// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "10/16/2017 12:02:27"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Processor (
	clk,
	newClock,
	Reset,
	inst,
	pss,
	wa,
	imme,
	dat);
input 	clk;
output 	[0:0] newClock;
input 	Reset;
output 	[31:0] inst;
output 	[31:0] pss;
output 	[4:0] wa;
output 	[31:0] imme;
output 	[31:0] dat;

// Design Ports Information
// newClock[0]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[0]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[1]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[2]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[3]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[4]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[6]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[7]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[8]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[9]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[10]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[11]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[12]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[13]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[14]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[15]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[16]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[17]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[18]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[19]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[20]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[21]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[22]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[23]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[24]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[25]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[26]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[27]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[28]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[29]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[30]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[31]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[0]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[1]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[2]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[3]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[4]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[5]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[6]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[7]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[8]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[9]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[10]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[11]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[12]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[13]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[14]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[15]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[17]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[18]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[19]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[20]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[21]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[22]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[23]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[24]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[25]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[26]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[27]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[28]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[29]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[30]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pss[31]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[0]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[1]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[2]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[3]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[4]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[0]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[1]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[3]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[5]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[6]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[7]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[8]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[9]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[10]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[11]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[12]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[14]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[15]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[16]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[17]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[18]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[19]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[20]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[21]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[22]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[23]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[24]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[25]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[26]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[27]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[28]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[29]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[30]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imme[31]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[0]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[1]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[2]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[3]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[4]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[5]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[6]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[7]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[9]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[10]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[11]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[12]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[13]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[14]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[15]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[16]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[17]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[18]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[19]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[20]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[21]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[22]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[23]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[24]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[25]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[26]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[27]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[28]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[29]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[30]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat[31]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// Reset	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \alu|Mult0~40 ;
wire \alu|Mult0~41 ;
wire \alu|Mult0~42 ;
wire \alu|Mult0~43 ;
wire \alu|Mult0~44 ;
wire \alu|Mult0~45 ;
wire \alu|Mult0~46 ;
wire \alu|Mult0~47 ;
wire \alu|Mult0~48 ;
wire \alu|Mult0~49 ;
wire \alu|Mult0~50 ;
wire \alu|Mult0~51 ;
wire \alu|Mult0~52 ;
wire \alu|Mult0~53 ;
wire \alu|Mult0~54 ;
wire \alu|Mult0~55 ;
wire \alu|Mult0~56 ;
wire \alu|Mult0~57 ;
wire \alu|Mult0~58 ;
wire \alu|Mult0~59 ;
wire \alu|Mult0~60 ;
wire \alu|Mult0~61 ;
wire \alu|Mult0~62 ;
wire \alu|Mult0~63 ;
wire \alu|Mult0~64 ;
wire \alu|Mult0~65 ;
wire \alu|Mult0~66 ;
wire \alu|Mult0~67 ;
wire \alu|Mult0~68 ;
wire \alu|Mult0~69 ;
wire \alu|Mult0~70 ;
wire \alu|Mult0~71 ;
wire \alu|Mult0~419 ;
wire \alu|Mult0~420 ;
wire \alu|Mult0~421 ;
wire \alu|Mult0~422 ;
wire \alu|Mult0~423 ;
wire \alu|Mult0~424 ;
wire \alu|Mult0~425 ;
wire \alu|Mult0~426 ;
wire \alu|Mult0~427 ;
wire \alu|Mult0~428 ;
wire \alu|Mult0~429 ;
wire \alu|Mult0~430 ;
wire \alu|Mult0~431 ;
wire \alu|Mult0~432 ;
wire \alu|Mult0~433 ;
wire \alu|Mult0~434 ;
wire \alu|Mult0~435 ;
wire \alu|Mult0~436 ;
wire \alu|Mult0~437 ;
wire \alu|Mult0~438 ;
wire \alu|Mult0~439 ;
wire \alu|Mult0~440 ;
wire \alu|Mult0~441 ;
wire \alu|Mult0~442 ;
wire \alu|Mult0~443 ;
wire \alu|Mult0~444 ;
wire \alu|Mult0~445 ;
wire \alu|Mult0~446 ;
wire \alu|Mult0~447 ;
wire \alu|Mult0~448 ;
wire \alu|Mult0~449 ;
wire \alu|Mult0~450 ;
wire \alu|Mult0~451 ;
wire \alu|Mult0~452 ;
wire \alu|Mult0~453 ;
wire \alu|Mult0~454 ;
wire \alu|Mult0~455 ;
wire \alu|Mult0~456 ;
wire \alu|Mult0~457 ;
wire \alu|Mult0~458 ;
wire \alu|Mult0~459 ;
wire \alu|Mult0~460 ;
wire \alu|Mult0~461 ;
wire \alu|Mult0~462 ;
wire \alu|Mult0~463 ;
wire \alu|Mult0~464 ;
wire \alu|Mult0~465 ;
wire \alu|Mult0~466 ;
wire \alu|Mult0~467 ;
wire \alu|Mult0~468 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \move_cont[0]~1_combout ;
wire \move_cont[1]~0_combout ;
wire \Add0~0_combout ;
wire \newClock[0]~reg0feeder_combout ;
wire \newClock[0]~reg0_q ;
wire \Reset~input_o ;
wire \pcreg|DataOut[0]~feeder_combout ;
wire \pcreg|DataOut[3]~feeder_combout ;
wire \insmem|Add0~2 ;
wire \insmem|Add0~6 ;
wire \insmem|Add0~10 ;
wire \insmem|Add0~13_sumout ;
wire \insmem|mem~4109_combout ;
wire \insmem|mem~4110_combout ;
wire \pcreg|DataOut[5]~feeder_combout ;
wire \insmem|Add0~14 ;
wire \insmem|Add0~18 ;
wire \insmem|Add0~21_sumout ;
wire \insmem|NEWPC[5]~5_combout ;
wire \insmem|mem~4107_combout ;
wire \insmem|UsableInstruc~1_combout ;
wire \insmem|mem~4100_combout ;
wire \insmem|mem~4096_combout ;
wire \insmem|Equal0~0_combout ;
wire \insmem|mem~4103_combout ;
wire \insmem|mem~4102_combout ;
wire \insmem|mem~4104_combout ;
wire \insmem|Equal0~1_combout ;
wire \insmem|IMM[1]~0_combout ;
wire \ifid|OPCODE~1_combout ;
wire \insmem|mem~4108_combout ;
wire \insmem|UsableInstruc~2_combout ;
wire \ifid|OPCODE~3_combout ;
wire \insmem|UsableInstruc~4_combout ;
wire \ifid|OPCODE~2_combout ;
wire \insmem|UsableInstruc~3_combout ;
wire \ifid|OPCODE~4_combout ;
wire \ctrlunit|RegSelector~0_combout ;
wire \ifid|OPCODE~0_combout ;
wire \ctrlunit|WideOr2~0_combout ;
wire \reg1|Mux0~0_combout ;
wire \insmem|mem~4113_combout ;
wire \idex|RVALUE1[20]~0_combout ;
wire \ctrlunit|WideOr0~0_combout ;
wire \insmem|mem~4115_combout ;
wire \reg2|Mux4~0_combout ;
wire \idex|OPCODE~1_combout ;
wire \reg1|Mux2~0_combout ;
wire \reg1|Mux1~0_combout ;
wire \regbank|Register[1][1]~feeder_combout ;
wire \ctrlunit|WideOr1~0_combout ;
wire \exmen|WRITEADDRESS[4]~feeder_combout ;
wire \insmem|mem~4117_combout ;
wire \idex|RD[0]~feeder_combout ;
wire \regbank|Decoder0~29_combout ;
wire \regbank|Register[1][1]~q ;
wire \insmem|mem~4116_combout ;
wire \reg1|Mux3~0_combout ;
wire \reg1|Mux4~0_combout ;
wire \regbank|Decoder0~28_combout ;
wire \regbank|Register[0][1]~q ;
wire \regbank|Decoder0~31_combout ;
wire \regbank|Register[3][1]~q ;
wire \regbank|Decoder0~30_combout ;
wire \regbank|Register[2][1]~q ;
wire \idex|RVALUE1~53_combout ;
wire \regbank|Register[13][1]~feeder_combout ;
wire \regbank|Decoder0~21_combout ;
wire \regbank|Register[13][1]~q ;
wire \regbank|Decoder0~22_combout ;
wire \regbank|Register[14][1]~q ;
wire \regbank|Decoder0~20_combout ;
wire \regbank|Register[12][1]~q ;
wire \regbank|Decoder0~23_combout ;
wire \regbank|Register[15][1]~q ;
wire \idex|RVALUE1~51_combout ;
wire \regbank|Decoder0~25_combout ;
wire \regbank|Register[5][1]~q ;
wire \regbank|Decoder0~26_combout ;
wire \regbank|Register[6][1]~q ;
wire \regbank|Decoder0~27_combout ;
wire \regbank|Register[7][1]~q ;
wire \regbank|Decoder0~24_combout ;
wire \regbank|Register[4][1]~q ;
wire \idex|RVALUE1~52_combout ;
wire \idex|RVALUE1~54_combout ;
wire \regbank|Decoder0~17_combout ;
wire \regbank|Register[9][1]~DUPLICATE_q ;
wire \regbank|Decoder0~18_combout ;
wire \regbank|Register[10][1]~q ;
wire \regbank|Decoder0~16_combout ;
wire \regbank|Register[8][1]~DUPLICATE_q ;
wire \regbank|Decoder0~19_combout ;
wire \regbank|Register[11][1]~q ;
wire \idex|RVALUE1~50_combout ;
wire \regbank|Register[16][1]~feeder_combout ;
wire \regbank|Decoder0~0_combout ;
wire \regbank|Register[16][1]~q ;
wire \regbank|Decoder0~2_combout ;
wire \regbank|Register[24][1]~q ;
wire \regbank|Decoder0~1_combout ;
wire \regbank|Register[20][1]~q ;
wire \regbank|Decoder0~3_combout ;
wire \regbank|Register[28][1]~q ;
wire \idex|RVALUE1~45_combout ;
wire \regbank|Register[19][1]~feeder_combout ;
wire \regbank|Decoder0~12_combout ;
wire \regbank|Register[19][1]~q ;
wire \regbank|Decoder0~14_combout ;
wire \regbank|Register[27][1]~q ;
wire \regbank|Decoder0~13_combout ;
wire \regbank|Register[23][1]~q ;
wire \regbank|Decoder0~15_combout ;
wire \regbank|Register[31][1]~q ;
wire \idex|RVALUE1~48_combout ;
wire \regbank|Decoder0~8_combout ;
wire \regbank|Register[18][1]~q ;
wire \regbank|Decoder0~9_combout ;
wire \regbank|Register[22][1]~q ;
wire \regbank|Decoder0~10_combout ;
wire \regbank|Register[26][1]~q ;
wire \regbank|Decoder0~11_combout ;
wire \regbank|Register[30][1]~q ;
wire \idex|RVALUE1~47_combout ;
wire \regbank|Decoder0~4_combout ;
wire \regbank|Register[17][1]~q ;
wire \regbank|Decoder0~6_combout ;
wire \regbank|Register[25][1]~q ;
wire \regbank|Decoder0~5_combout ;
wire \regbank|Register[21][1]~q ;
wire \regbank|Decoder0~7_combout ;
wire \regbank|Register[29][1]~q ;
wire \idex|RVALUE1~46_combout ;
wire \idex|RVALUE1~49_combout ;
wire \idex|RVALUE1~55_combout ;
wire \idex|RVALUE1[1]~SCLR_LUT_combout ;
wire \idex|RVALUE1[1]~_Duplicate_2_q ;
wire \idex|OPCODE~2_combout ;
wire \exmen|MEMORYADDRESS~11_combout ;
wire \insmem|mem~4114_combout ;
wire \insmem|IMM[13]~DUPLICATE_q ;
wire \reg2|Mux3~0_combout ;
wire \exmen|MEMORYADDRESS[15]~feeder_combout ;
wire \ctrlunit|Decoder0~0_combout ;
wire \idex|MEMRD[0]~feeder_combout ;
wire \ctrlunit|Decoder0~1_combout ;
wire \datamen|Memory~0_combout ;
wire \regbank|Register[8][15]~feeder_combout ;
wire \regbank|Register[8][15]~q ;
wire \regbank|Register[11][15]~q ;
wire \regbank|Register[9][15]~q ;
wire \regbank|Register[10][15]~q ;
wire \idex|RVALUE2~160_combout ;
wire \reg2|Mux0~0_combout ;
wire \regbank|Register[4][15]~feeder_combout ;
wire \regbank|Register[4][15]~q ;
wire \regbank|Register[5][15]~feeder_combout ;
wire \regbank|Register[5][15]~q ;
wire \regbank|Register[7][15]~q ;
wire \regbank|Register[6][15]~q ;
wire \idex|RVALUE2~162_combout ;
wire \regbank|Register[15][15]~q ;
wire \regbank|Register[12][15]~feeder_combout ;
wire \regbank|Register[12][15]~q ;
wire \regbank|Register[13][15]~feeder_combout ;
wire \regbank|Register[13][15]~q ;
wire \regbank|Register[14][15]~q ;
wire \idex|RVALUE2~161_combout ;
wire \reg2|Mux1~0_combout ;
wire \reg2|Mux2~0_combout ;
wire \regbank|Register[1][15]~feeder_combout ;
wire \regbank|Register[1][15]~q ;
wire \regbank|Register[3][15]~q ;
wire \regbank|Register[2][15]~q ;
wire \regbank|Register[0][15]~q ;
wire \idex|RVALUE2~163_combout ;
wire \idex|RVALUE2~164_combout ;
wire \regbank|Register[22][15]~q ;
wire \regbank|Register[18][15]~q ;
wire \regbank|Register[30][15]~q ;
wire \regbank|Register[26][15]~q ;
wire \idex|RVALUE2~157_combout ;
wire \regbank|Register[31][15]~q ;
wire \regbank|Register[19][15]~feeder_combout ;
wire \regbank|Register[19][15]~q ;
wire \regbank|Register[27][15]~q ;
wire \regbank|Register[23][15]~q ;
wire \idex|RVALUE2~158_combout ;
wire \regbank|Register[16][15]~q ;
wire \regbank|Register[28][15]~q ;
wire \regbank|Register[20][15]~q ;
wire \regbank|Register[24][15]~q ;
wire \idex|RVALUE2~155_combout ;
wire \regbank|Register[17][15]~q ;
wire \regbank|Register[21][15]~feeder_combout ;
wire \regbank|Register[21][15]~q ;
wire \regbank|Register[25][15]~q ;
wire \regbank|Register[29][15]~q ;
wire \idex|RVALUE2~156_combout ;
wire \idex|RVALUE2~159_combout ;
wire \idex|RVALUE2[19]~0_combout ;
wire \idex|RVALUE2~165_combout ;
wire \regbank|Register[6][16]~q ;
wire \regbank|Register[4][16]~feeder_combout ;
wire \regbank|Register[4][16]~q ;
wire \regbank|Register[5][16]~feeder_combout ;
wire \regbank|Register[5][16]~q ;
wire \regbank|Register[7][16]~q ;
wire \idex|RVALUE1~184_combout ;
wire \regbank|Register[14][16]~q ;
wire \regbank|Register[12][16]~feeder_combout ;
wire \regbank|Register[12][16]~q ;
wire \regbank|Register[15][16]~q ;
wire \regbank|Register[13][16]~feeder_combout ;
wire \regbank|Register[13][16]~q ;
wire \idex|RVALUE1~183_combout ;
wire \regbank|Register[1][16]~feeder_combout ;
wire \regbank|Register[1][16]~q ;
wire \regbank|Register[0][16]~feeder_combout ;
wire \regbank|Register[0][16]~q ;
wire \regbank|Register[3][16]~q ;
wire \regbank|Register[2][16]~q ;
wire \idex|RVALUE1~185_combout ;
wire \idex|RVALUE1~186_combout ;
wire \regbank|Register[27][16]~q ;
wire \regbank|Register[19][16]~q ;
wire \regbank|Register[31][16]~q ;
wire \regbank|Register[23][16]~feeder_combout ;
wire \regbank|Register[23][16]~q ;
wire \idex|RVALUE1~180_combout ;
wire \regbank|Register[26][16]~q ;
wire \regbank|Register[18][16]~q ;
wire \regbank|Register[30][16]~q ;
wire \regbank|Register[22][16]~feeder_combout ;
wire \regbank|Register[22][16]~q ;
wire \idex|RVALUE1~179_combout ;
wire \regbank|Register[21][16]~feeder_combout ;
wire \regbank|Register[21][16]~q ;
wire \regbank|Register[25][16]~q ;
wire \regbank|Register[29][16]~q ;
wire \regbank|Register[17][16]~feeder_combout ;
wire \regbank|Register[17][16]~q ;
wire \idex|RVALUE1~178_combout ;
wire \regbank|Register[24][16]~q ;
wire \regbank|Register[20][16]~q ;
wire \regbank|Register[16][16]~q ;
wire \idex|RVALUE1~177_combout ;
wire \idex|RVALUE1~181_combout ;
wire \regbank|Register[10][16]~q ;
wire \regbank|Register[9][16]~q ;
wire \regbank|Register[8][16]~feeder_combout ;
wire \regbank|Register[8][16]~q ;
wire \regbank|Register[11][16]~q ;
wire \idex|RVALUE1~182_combout ;
wire \idex|RVALUE1~187_combout ;
wire \idex|RVALUE1[16]~SCLR_LUT_combout ;
wire \idex|RVALUE1[16]~_Duplicate_2_q ;
wire \idex|OPCODE~0_combout ;
wire \idex|OPCODE~3_combout ;
wire \idex|OPCODE~4_combout ;
wire \exmen|MEMORYADDRESS~86_combout ;
wire \regbank|Register[16][0]~feeder_combout ;
wire \regbank|Register[16][0]~q ;
wire \regbank|Register[20][0]~q ;
wire \regbank|Register[24][0]~q ;
wire \regbank|Register[28][0]~q ;
wire \idex|RVALUE2~56_combout ;
wire \regbank|Register[21][0]~feeder_combout ;
wire \regbank|Register[21][0]~q ;
wire \regbank|Register[29][0]~q ;
wire \regbank|Register[25][0]~q ;
wire \regbank|Register[17][0]~q ;
wire \idex|RVALUE2~57_combout ;
wire \regbank|Register[22][0]~q ;
wire \regbank|Register[30][0]~q ;
wire \regbank|Register[26][0]~q ;
wire \regbank|Register[18][0]~q ;
wire \idex|RVALUE2~58_combout ;
wire \regbank|Register[19][0]~q ;
wire \regbank|Register[31][0]~q ;
wire \regbank|Register[27][0]~q ;
wire \idex|RVALUE2~59_combout ;
wire \idex|RVALUE2~60_combout ;
wire \regbank|Register[0][0]~q ;
wire \regbank|Register[1][0]~q ;
wire \regbank|Register[2][0]~q ;
wire \regbank|Register[3][0]~q ;
wire \idex|RVALUE2~64_combout ;
wire \regbank|Register[4][0]~feeder_combout ;
wire \regbank|Register[4][0]~q ;
wire \regbank|Register[7][0]~q ;
wire \regbank|Register[6][0]~q ;
wire \regbank|Register[5][0]~feeder_combout ;
wire \regbank|Register[5][0]~q ;
wire \idex|RVALUE2~63_combout ;
wire \regbank|Register[13][0]~q ;
wire \regbank|Register[15][0]~q ;
wire \regbank|Register[14][0]~q ;
wire \regbank|Register[12][0]~q ;
wire \idex|RVALUE2~62_combout ;
wire \idex|RVALUE2~65_combout ;
wire \regbank|Register[8][0]~q ;
wire \regbank|Register[11][0]~q ;
wire \regbank|Register[10][0]~q ;
wire \regbank|Register[9][0]~feeder_combout ;
wire \regbank|Register[9][0]~q ;
wire \idex|RVALUE2~61_combout ;
wire \idex|RVALUE2~66_combout ;
wire \alumuxB|Output[0]~5_combout ;
wire \alumuxB|Output[1]~4_combout ;
wire \regbank|Register[9][2]~q ;
wire \regbank|Register[11][2]~q ;
wire \regbank|Register[10][2]~q ;
wire \idex|RVALUE2~39_combout ;
wire \regbank|Register[18][2]~q ;
wire \regbank|Register[22][2]~q ;
wire \regbank|Register[26][2]~q ;
wire \regbank|Register[30][2]~q ;
wire \idex|RVALUE2~36_combout ;
wire \regbank|Register[16][2]~feeder_combout ;
wire \regbank|Register[16][2]~q ;
wire \regbank|Register[28][2]~q ;
wire \regbank|Register[24][2]~q ;
wire \regbank|Register[20][2]~q ;
wire \idex|RVALUE2~34_combout ;
wire \regbank|Register[31][2]~q ;
wire \regbank|Register[23][2]~q ;
wire \regbank|Register[27][2]~q ;
wire \regbank|Register[19][2]~q ;
wire \idex|RVALUE2~37_combout ;
wire \regbank|Register[21][2]~q ;
wire \regbank|Register[17][2]~q ;
wire \regbank|Register[25][2]~q ;
wire \regbank|Register[29][2]~q ;
wire \idex|RVALUE2~35_combout ;
wire \idex|RVALUE2~38_combout ;
wire \regbank|Register[15][2]~q ;
wire \regbank|Register[12][2]~q ;
wire \regbank|Register[14][2]~q ;
wire \regbank|Register[13][2]~q ;
wire \idex|RVALUE2~40_combout ;
wire \regbank|Register[7][2]~q ;
wire \regbank|Register[4][2]~feeder_combout ;
wire \regbank|Register[4][2]~q ;
wire \regbank|Register[6][2]~q ;
wire \regbank|Register[5][2]~q ;
wire \idex|RVALUE2~41_combout ;
wire \regbank|Register[3][2]~q ;
wire \regbank|Register[0][2]~q ;
wire \regbank|Register[1][2]~feeder_combout ;
wire \regbank|Register[1][2]~q ;
wire \regbank|Register[2][2]~q ;
wire \idex|RVALUE2~42_combout ;
wire \idex|RVALUE2~43_combout ;
wire \idex|RVALUE2~44_combout ;
wire \alumuxB|Output[2]~3_combout ;
wire \exmen|MEMORYADDRESS~29_combout ;
wire \regbank|Register[18][4]~q ;
wire \regbank|Register[26][4]~q ;
wire \regbank|Register[30][4]~q ;
wire \regbank|Register[22][4]~q ;
wire \idex|RVALUE1~14_combout ;
wire \regbank|Register[19][4]~q ;
wire \regbank|Register[23][4]~q ;
wire \regbank|Register[27][4]~q ;
wire \regbank|Register[31][4]~q ;
wire \idex|RVALUE1~15_combout ;
wire \regbank|Register[21][4]~feeder_combout ;
wire \regbank|Register[21][4]~q ;
wire \regbank|Register[25][4]~q ;
wire \regbank|Register[29][4]~q ;
wire \regbank|Register[17][4]~q ;
wire \idex|RVALUE1~13_combout ;
wire \regbank|Register[20][4]~q ;
wire \regbank|Register[24][4]~q ;
wire \regbank|Register[28][4]~q ;
wire \regbank|Register[16][4]~q ;
wire \idex|RVALUE1~12_combout ;
wire \idex|RVALUE1~16_combout ;
wire \regbank|Register[10][4]~q ;
wire \regbank|Register[11][4]~q ;
wire \regbank|Register[9][4]~feeder_combout ;
wire \regbank|Register[9][4]~q ;
wire \idex|RVALUE1~17_combout ;
wire \regbank|Register[13][4]~q ;
wire \regbank|Register[14][4]~q ;
wire \regbank|Register[15][4]~q ;
wire \regbank|Register[12][4]~q ;
wire \idex|RVALUE1~18_combout ;
wire \regbank|Register[4][4]~q ;
wire \regbank|Register[6][4]~q ;
wire \regbank|Register[5][4]~q ;
wire \regbank|Register[7][4]~q ;
wire \idex|RVALUE1~19_combout ;
wire \regbank|Register[1][4]~q ;
wire \regbank|Register[0][4]~feeder_combout ;
wire \regbank|Register[0][4]~q ;
wire \regbank|Register[3][4]~q ;
wire \regbank|Register[2][4]~q ;
wire \idex|RVALUE1~20_combout ;
wire \idex|RVALUE1~21_combout ;
wire \idex|RVALUE1~22_combout ;
wire \idex|RVALUE1[4]~SCLR_LUT_combout ;
wire \idex|RVALUE1[4]~_Duplicate_2_q ;
wire \alu|ALUOut~2_combout ;
wire \regbank|Register[17][20]~feeder_combout ;
wire \regbank|Register[17][20]~q ;
wire \regbank|Register[29][20]~q ;
wire \regbank|Register[21][20]~DUPLICATE_q ;
wire \regbank|Register[25][20]~q ;
wire \idex|RVALUE2~123_combout ;
wire \regbank|Register[18][20]~q ;
wire \regbank|Register[22][20]~q ;
wire \regbank|Register[30][20]~q ;
wire \regbank|Register[26][20]~q ;
wire \idex|RVALUE2~124_combout ;
wire \regbank|Register[20][20]~q ;
wire \regbank|Register[16][20]~feeder_combout ;
wire \regbank|Register[16][20]~q ;
wire \regbank|Register[28][20]~q ;
wire \regbank|Register[24][20]~q ;
wire \idex|RVALUE2~122_combout ;
wire \regbank|Register[31][20]~q ;
wire \regbank|Register[19][20]~q ;
wire \regbank|Register[27][20]~q ;
wire \regbank|Register[23][20]~q ;
wire \idex|RVALUE2~125_combout ;
wire \idex|RVALUE2~126_combout ;
wire \regbank|Register[5][20]~feeder_combout ;
wire \regbank|Register[5][20]~q ;
wire \regbank|Register[7][20]~q ;
wire \regbank|Register[4][20]~feeder_combout ;
wire \regbank|Register[4][20]~q ;
wire \regbank|Register[6][20]~q ;
wire \idex|RVALUE2~129_combout ;
wire \regbank|Register[3][20]~q ;
wire \regbank|Register[1][20]~q ;
wire \regbank|Register[2][20]~q ;
wire \regbank|Register[0][20]~feeder_combout ;
wire \regbank|Register[0][20]~q ;
wire \idex|RVALUE2~130_combout ;
wire \regbank|Register[13][20]~q ;
wire \regbank|Register[15][20]~q ;
wire \regbank|Register[14][20]~q ;
wire \idex|RVALUE2~128_combout ;
wire \idex|RVALUE2~131_combout ;
wire \regbank|Register[11][20]~q ;
wire \regbank|Register[8][20]~q ;
wire \regbank|Register[10][20]~q ;
wire \regbank|Register[9][20]~q ;
wire \idex|RVALUE2~127_combout ;
wire \idex|RVALUE2~132_combout ;
wire \alumuxB|Output[20]~27_combout ;
wire \alu|ALUOut~16_combout ;
wire \exmen|MEMORYADDRESS~28_combout ;
wire \alu|ShiftLeft0~0_combout ;
wire \regbank|Register[14][3]~q ;
wire \regbank|Register[12][3]~q ;
wire \regbank|Register[15][3]~q ;
wire \regbank|Register[13][3]~q ;
wire \idex|RVALUE1~29_combout ;
wire \regbank|Register[0][3]~q ;
wire \regbank|Register[2][3]~q ;
wire \regbank|Register[3][3]~q ;
wire \regbank|Register[1][3]~feeder_combout ;
wire \regbank|Register[1][3]~q ;
wire \idex|RVALUE1~31_combout ;
wire \regbank|Register[4][3]~q ;
wire \regbank|Register[6][3]~q ;
wire \regbank|Register[7][3]~q ;
wire \regbank|Register[5][3]~feeder_combout ;
wire \regbank|Register[5][3]~q ;
wire \idex|RVALUE1~30_combout ;
wire \idex|RVALUE1~32_combout ;
wire \regbank|Register[22][3]~q ;
wire \regbank|Register[18][3]~q ;
wire \regbank|Register[26][3]~q ;
wire \regbank|Register[30][3]~q ;
wire \idex|RVALUE1~25_combout ;
wire \regbank|Register[25][3]~q ;
wire \regbank|Register[17][3]~feeder_combout ;
wire \regbank|Register[17][3]~q ;
wire \regbank|Register[21][3]~feeder_combout ;
wire \regbank|Register[21][3]~q ;
wire \regbank|Register[29][3]~q ;
wire \idex|RVALUE1~24_combout ;
wire \regbank|Register[20][3]~q ;
wire \regbank|Register[16][3]~feeder_combout ;
wire \regbank|Register[16][3]~q ;
wire \regbank|Register[24][3]~q ;
wire \regbank|Register[28][3]~q ;
wire \idex|RVALUE1~23_combout ;
wire \regbank|Register[23][3]~q ;
wire \regbank|Register[19][3]~feeder_combout ;
wire \regbank|Register[19][3]~q ;
wire \regbank|Register[31][3]~q ;
wire \regbank|Register[27][3]~q ;
wire \idex|RVALUE1~26_combout ;
wire \idex|RVALUE1~27_combout ;
wire \regbank|Register[10][3]~q ;
wire \regbank|Register[11][3]~q ;
wire \regbank|Register[9][3]~q ;
wire \idex|RVALUE1~28_combout ;
wire \idex|RVALUE1~33_combout ;
wire \idex|RVALUE1[3]~SCLR_LUT_combout ;
wire \idex|RVALUE1[3]~_Duplicate_2_q ;
wire \alu|ShiftLeft0~5_combout ;
wire \alu|ShiftLeft0~6_combout ;
wire \regbank|Register[11][7]~q ;
wire \regbank|Register[8][7]~feeder_combout ;
wire \regbank|Register[8][7]~q ;
wire \regbank|Register[9][7]~q ;
wire \idex|RVALUE2~94_combout ;
wire \regbank|Register[21][7]~q ;
wire \regbank|Register[29][7]~q ;
wire \regbank|Register[25][7]~q ;
wire \regbank|Register[17][7]~q ;
wire \idex|RVALUE2~90_combout ;
wire \regbank|Register[23][7]~q ;
wire \regbank|Register[19][7]~q ;
wire \regbank|Register[27][7]~q ;
wire \regbank|Register[31][7]~q ;
wire \idex|RVALUE2~92_combout ;
wire \regbank|Register[22][7]~feeder_combout ;
wire \regbank|Register[22][7]~q ;
wire \regbank|Register[18][7]~feeder_combout ;
wire \regbank|Register[18][7]~q ;
wire \regbank|Register[30][7]~q ;
wire \regbank|Register[26][7]~q ;
wire \idex|RVALUE2~91_combout ;
wire \regbank|Register[20][7]~q ;
wire \regbank|Register[16][7]~q ;
wire \regbank|Register[28][7]~q ;
wire \regbank|Register[24][7]~q ;
wire \idex|RVALUE2~89_combout ;
wire \idex|RVALUE2~93_combout ;
wire \regbank|Register[5][7]~feeder_combout ;
wire \regbank|Register[5][7]~q ;
wire \regbank|Register[7][7]~q ;
wire \regbank|Register[4][7]~q ;
wire \regbank|Register[6][7]~q ;
wire \idex|RVALUE2~96_combout ;
wire \regbank|Register[13][7]~q ;
wire \regbank|Register[15][7]~q ;
wire \regbank|Register[14][7]~q ;
wire \regbank|Register[12][7]~q ;
wire \idex|RVALUE2~95_combout ;
wire \regbank|Register[0][7]~q ;
wire \regbank|Register[1][7]~feeder_combout ;
wire \regbank|Register[1][7]~q ;
wire \regbank|Register[2][7]~q ;
wire \regbank|Register[3][7]~q ;
wire \idex|RVALUE2~97_combout ;
wire \idex|RVALUE2~98_combout ;
wire \idex|RVALUE2~99_combout ;
wire \alumuxB|Output[7]~7_combout ;
wire \alu|ALUOut~5_combout ;
wire \exmen|MEMORYADDRESS~31_combout ;
wire \exmen|MEMORYADDRESS~30_combout ;
wire \datamen|DataOut[13]~feeder_combout ;
wire \regbank|Register[9][13]~q ;
wire \regbank|Register[8][13]~q ;
wire \regbank|Register[11][13]~q ;
wire \regbank|Register[10][13]~q ;
wire \idex|RVALUE2~226_combout ;
wire \regbank|Register[21][13]~feeder_combout ;
wire \regbank|Register[21][13]~q ;
wire \regbank|Register[17][13]~q ;
wire \regbank|Register[25][13]~q ;
wire \regbank|Register[29][13]~q ;
wire \idex|RVALUE2~222_combout ;
wire \regbank|Register[20][13]~q ;
wire \regbank|Register[16][13]~q ;
wire \regbank|Register[24][13]~q ;
wire \regbank|Register[28][13]~q ;
wire \idex|RVALUE2~221_combout ;
wire \regbank|Register[23][13]~feeder_combout ;
wire \regbank|Register[23][13]~q ;
wire \regbank|Register[19][13]~q ;
wire \regbank|Register[27][13]~q ;
wire \regbank|Register[31][13]~q ;
wire \idex|RVALUE2~224_combout ;
wire \regbank|Register[30][13]~q ;
wire \regbank|Register[22][13]~feeder_combout ;
wire \regbank|Register[22][13]~q ;
wire \regbank|Register[26][13]~q ;
wire \regbank|Register[18][13]~feeder_combout ;
wire \regbank|Register[18][13]~q ;
wire \idex|RVALUE2~223_combout ;
wire \idex|RVALUE2~225_combout ;
wire \regbank|Register[1][13]~feeder_combout ;
wire \regbank|Register[1][13]~q ;
wire \regbank|Register[3][13]~q ;
wire \regbank|Register[2][13]~q ;
wire \regbank|Register[0][13]~feeder_combout ;
wire \regbank|Register[0][13]~q ;
wire \idex|RVALUE2~229_combout ;
wire \regbank|Register[12][13]~q ;
wire \regbank|Register[15][13]~q ;
wire \regbank|Register[14][13]~q ;
wire \regbank|Register[13][13]~q ;
wire \idex|RVALUE2~227_combout ;
wire \regbank|Register[4][13]~feeder_combout ;
wire \regbank|Register[4][13]~q ;
wire \regbank|Register[5][13]~feeder_combout ;
wire \regbank|Register[5][13]~q ;
wire \regbank|Register[6][13]~q ;
wire \regbank|Register[7][13]~q ;
wire \idex|RVALUE2~228_combout ;
wire \idex|RVALUE2~230_combout ;
wire \idex|RVALUE2~231_combout ;
wire \regbank|Register[9][13]~DUPLICATE_q ;
wire \idex|RVALUE1~226_combout ;
wire \idex|RVALUE1~223_combout ;
wire \idex|RVALUE1~221_combout ;
wire \idex|RVALUE1~224_combout ;
wire \idex|RVALUE1~222_combout ;
wire \idex|RVALUE1~225_combout ;
wire \idex|RVALUE1~229_combout ;
wire \idex|RVALUE1~227_combout ;
wire \idex|RVALUE1~228_combout ;
wire \idex|RVALUE1~230_combout ;
wire \idex|RVALUE1~231_combout ;
wire \idex|RVALUE1[13]~SCLR_LUT_combout ;
wire \idex|RVALUE1[13]~_Duplicate_2_q ;
wire \regbank|Register[22][12]~q ;
wire \regbank|Register[30][12]~q ;
wire \regbank|Register[26][12]~q ;
wire \regbank|Register[18][12]~feeder_combout ;
wire \regbank|Register[18][12]~q ;
wire \idex|RVALUE2~234_combout ;
wire \regbank|Register[28][12]~q ;
wire \regbank|Register[16][12]~feeder_combout ;
wire \regbank|Register[16][12]~q ;
wire \regbank|Register[24][12]~q ;
wire \regbank|Register[20][12]~q ;
wire \idex|RVALUE2~232_combout ;
wire \regbank|Register[29][12]~q ;
wire \regbank|Register[21][12]~q ;
wire \regbank|Register[25][12]~q ;
wire \regbank|Register[17][12]~feeder_combout ;
wire \regbank|Register[17][12]~q ;
wire \idex|RVALUE2~233_combout ;
wire \regbank|Register[31][12]~q ;
wire \regbank|Register[23][12]~q ;
wire \regbank|Register[27][12]~q ;
wire \regbank|Register[19][12]~feeder_combout ;
wire \regbank|Register[19][12]~q ;
wire \idex|RVALUE2~235_combout ;
wire \idex|RVALUE2~236_combout ;
wire \regbank|Register[5][12]~q ;
wire \regbank|Register[7][12]~q ;
wire \regbank|Register[6][12]~q ;
wire \regbank|Register[4][12]~feeder_combout ;
wire \regbank|Register[4][12]~q ;
wire \idex|RVALUE2~239_combout ;
wire \regbank|Register[15][12]~q ;
wire \regbank|Register[12][12]~q ;
wire \regbank|Register[14][12]~q ;
wire \idex|RVALUE2~238_combout ;
wire \regbank|Register[3][12]~q ;
wire \regbank|Register[0][12]~q ;
wire \regbank|Register[2][12]~q ;
wire \regbank|Register[1][12]~q ;
wire \idex|RVALUE2~240_combout ;
wire \idex|RVALUE2~241_combout ;
wire \regbank|Register[8][12]~q ;
wire \regbank|Register[11][12]~q ;
wire \regbank|Register[9][12]~feeder_combout ;
wire \regbank|Register[9][12]~q ;
wire \regbank|Register[10][12]~q ;
wire \idex|RVALUE2~237_combout ;
wire \idex|RVALUE2~242_combout ;
wire \alumuxB|Output[11]~10_combout ;
wire \regbank|Register[9][11]~feeder_combout ;
wire \regbank|Register[9][11]~q ;
wire \regbank|Register[8][11]~feeder_combout ;
wire \regbank|Register[8][11]~q ;
wire \regbank|Register[10][11]~q ;
wire \regbank|Register[11][11]~q ;
wire \idex|RVALUE1~204_combout ;
wire \regbank|Register[21][11]~q ;
wire \regbank|Register[17][11]~q ;
wire \regbank|Register[29][11]~q ;
wire \regbank|Register[25][11]~q ;
wire \idex|RVALUE1~200_combout ;
wire \regbank|Register[26][11]~q ;
wire \regbank|Register[22][11]~q ;
wire \regbank|Register[30][11]~q ;
wire \regbank|Register[18][11]~q ;
wire \idex|RVALUE1~201_combout ;
wire \regbank|Register[24][11]~q ;
wire \regbank|Register[20][11]~feeder_combout ;
wire \regbank|Register[20][11]~q ;
wire \regbank|Register[28][11]~q ;
wire \regbank|Register[16][11]~feeder_combout ;
wire \regbank|Register[16][11]~q ;
wire \idex|RVALUE1~199_combout ;
wire \regbank|Register[23][11]~q ;
wire \regbank|Register[31][11]~q ;
wire \regbank|Register[27][11]~q ;
wire \idex|RVALUE1~202_combout ;
wire \idex|RVALUE1~203_combout ;
wire \regbank|Register[4][11]~q ;
wire \regbank|Register[6][11]~q ;
wire \regbank|Register[7][11]~q ;
wire \regbank|Register[5][11]~feeder_combout ;
wire \regbank|Register[5][11]~q ;
wire \idex|RVALUE1~206_combout ;
wire \regbank|Register[13][11]~q ;
wire \regbank|Register[12][11]~q ;
wire \regbank|Register[14][11]~q ;
wire \regbank|Register[15][11]~q ;
wire \idex|RVALUE1~205_combout ;
wire \regbank|Register[0][11]~feeder_combout ;
wire \regbank|Register[0][11]~q ;
wire \regbank|Register[1][11]~q ;
wire \regbank|Register[3][11]~q ;
wire \regbank|Register[2][11]~q ;
wire \idex|RVALUE1~207_combout ;
wire \idex|RVALUE1~208_combout ;
wire \idex|RVALUE1~209_combout ;
wire \idex|RVALUE1[11]~SCLR_LUT_combout ;
wire \idex|RVALUE1[11]~_Duplicate_2feeder_combout ;
wire \idex|RVALUE1[11]~_Duplicate_2_q ;
wire \alu|ALUOut~9_combout ;
wire \datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ;
wire \exmen|MEMORYADDRESS~80_combout ;
wire \idex|RVALUE1~160_combout ;
wire \idex|RVALUE1~161_combout ;
wire \idex|RVALUE1~163_combout ;
wire \idex|RVALUE1~162_combout ;
wire \idex|RVALUE1~164_combout ;
wire \idex|RVALUE1~157_combout ;
wire \idex|RVALUE1~156_combout ;
wire \idex|RVALUE1~158_combout ;
wire \idex|RVALUE1~155_combout ;
wire \idex|RVALUE1~159_combout ;
wire \idex|RVALUE1~165_combout ;
wire \idex|RVALUE1[15]~SCLR_LUT_combout ;
wire \idex|RVALUE1[15]~_Duplicate_2_q ;
wire \regbank|Register[9][14]~q ;
wire \regbank|Register[8][14]~feeder_combout ;
wire \regbank|Register[8][14]~q ;
wire \regbank|Register[10][14]~q ;
wire \regbank|Register[11][14]~q ;
wire \idex|RVALUE1~193_combout ;
wire \regbank|Register[17][14]~DUPLICATE_q ;
wire \regbank|Register[25][14]~q ;
wire \regbank|Register[29][14]~q ;
wire \regbank|Register[21][14]~feeder_combout ;
wire \regbank|Register[21][14]~q ;
wire \idex|RVALUE1~189_combout ;
wire \regbank|Register[24][14]~q ;
wire \regbank|Register[20][14]~feeder_combout ;
wire \regbank|Register[20][14]~q ;
wire \regbank|Register[16][14]~feeder_combout ;
wire \regbank|Register[16][14]~q ;
wire \regbank|Register[28][14]~q ;
wire \idex|RVALUE1~188_combout ;
wire \regbank|Register[23][14]~feeder_combout ;
wire \regbank|Register[23][14]~q ;
wire \regbank|Register[19][14]~feeder_combout ;
wire \regbank|Register[19][14]~q ;
wire \regbank|Register[31][14]~q ;
wire \regbank|Register[27][14]~q ;
wire \idex|RVALUE1~191_combout ;
wire \regbank|Register[26][14]~q ;
wire \regbank|Register[18][14]~q ;
wire \regbank|Register[30][14]~q ;
wire \regbank|Register[22][14]~feeder_combout ;
wire \regbank|Register[22][14]~q ;
wire \idex|RVALUE1~190_combout ;
wire \idex|RVALUE1~192_combout ;
wire \regbank|Register[6][14]~q ;
wire \regbank|Register[4][14]~feeder_combout ;
wire \regbank|Register[4][14]~q ;
wire \regbank|Register[7][14]~q ;
wire \regbank|Register[5][14]~q ;
wire \idex|RVALUE1~195_combout ;
wire \regbank|Register[0][14]~q ;
wire \regbank|Register[1][14]~feeder_combout ;
wire \regbank|Register[1][14]~q ;
wire \regbank|Register[3][14]~q ;
wire \regbank|Register[2][14]~q ;
wire \idex|RVALUE1~196_combout ;
wire \regbank|Register[12][14]~q ;
wire \regbank|Register[14][14]~q ;
wire \regbank|Register[15][14]~q ;
wire \regbank|Register[13][14]~q ;
wire \idex|RVALUE1~194_combout ;
wire \idex|RVALUE1~197_combout ;
wire \idex|RVALUE1~198_combout ;
wire \idex|RVALUE1[14]~SCLR_LUT_combout ;
wire \idex|RVALUE1[14]~_Duplicate_2_q ;
wire \regbank|Register[17][14]~q ;
wire \idex|RVALUE2~189_combout ;
wire \idex|RVALUE2~188_combout ;
wire \idex|RVALUE2~191_combout ;
wire \idex|RVALUE2~190_combout ;
wire \idex|RVALUE2~192_combout ;
wire \idex|RVALUE2~193_combout ;
wire \idex|RVALUE2~194_combout ;
wire \idex|RVALUE2~196_combout ;
wire \idex|RVALUE2~195_combout ;
wire \idex|RVALUE2~197_combout ;
wire \idex|RVALUE2~198_combout ;
wire \alu|Add1~50 ;
wire \alu|Add1~54 ;
wire \alu|Add1~58 ;
wire \alu|Add1~61_sumout ;
wire \exmen|MEMORYADDRESS~79_combout ;
wire \alumuxB|Output[15]~9_combout ;
wire \exmen|MEMORYADDRESS~222_combout ;
wire \alu|Add1~57_sumout ;
wire \alumuxB|Output[14]~22_combout ;
wire \exmen|MEMORYADDRESS~226_combout ;
wire \exmen|MEMORYADDRESS~75_combout ;
wire \alu|Add0~54 ;
wire \alu|Add0~58 ;
wire \alu|Add0~61_sumout ;
wire \regbank|Register[6][8]~q ;
wire \regbank|Register[5][8]~q ;
wire \regbank|Register[7][8]~q ;
wire \regbank|Register[4][8]~feeder_combout ;
wire \regbank|Register[4][8]~q ;
wire \idex|RVALUE1~74_combout ;
wire \regbank|Register[2][8]~q ;
wire \regbank|Register[0][8]~feeder_combout ;
wire \regbank|Register[0][8]~q ;
wire \regbank|Register[3][8]~q ;
wire \regbank|Register[1][8]~q ;
wire \idex|RVALUE1~75_combout ;
wire \regbank|Register[12][8]~feeder_combout ;
wire \regbank|Register[12][8]~q ;
wire \regbank|Register[14][8]~q ;
wire \regbank|Register[15][8]~q ;
wire \idex|RVALUE1~73_combout ;
wire \idex|RVALUE1~76_combout ;
wire \regbank|Register[22][8]~feeder_combout ;
wire \regbank|Register[22][8]~q ;
wire \regbank|Register[26][8]~q ;
wire \regbank|Register[30][8]~q ;
wire \regbank|Register[18][8]~feeder_combout ;
wire \regbank|Register[18][8]~q ;
wire \idex|RVALUE1~69_combout ;
wire \regbank|Register[24][8]~q ;
wire \regbank|Register[20][8]~feeder_combout ;
wire \regbank|Register[20][8]~q ;
wire \regbank|Register[16][8]~q ;
wire \regbank|Register[28][8]~q ;
wire \idex|RVALUE1~67_combout ;
wire \regbank|Register[23][8]~q ;
wire \regbank|Register[27][8]~q ;
wire \regbank|Register[31][8]~q ;
wire \regbank|Register[19][8]~q ;
wire \idex|RVALUE1~70_combout ;
wire \regbank|Register[21][8]~q ;
wire \regbank|Register[17][8]~q ;
wire \regbank|Register[29][8]~q ;
wire \regbank|Register[25][8]~q ;
wire \idex|RVALUE1~68_combout ;
wire \idex|RVALUE1~71_combout ;
wire \regbank|Register[8][8]~feeder_combout ;
wire \regbank|Register[8][8]~q ;
wire \regbank|Register[9][8]~q ;
wire \regbank|Register[11][8]~q ;
wire \regbank|Register[10][8]~q ;
wire \idex|RVALUE1~72_combout ;
wire \idex|RVALUE1~77_combout ;
wire \idex|RVALUE1[8]~SCLR_LUT_combout ;
wire \idex|RVALUE1[8]~_Duplicate_2_q ;
wire \regbank|Register[14][17]~q ;
wire \regbank|Register[12][17]~q ;
wire \regbank|Register[15][17]~q ;
wire \regbank|Register[13][17]~feeder_combout ;
wire \regbank|Register[13][17]~q ;
wire \idex|RVALUE1~172_combout ;
wire \regbank|Register[4][17]~q ;
wire \regbank|Register[6][17]~q ;
wire \regbank|Register[7][17]~q ;
wire \regbank|Register[5][17]~q ;
wire \idex|RVALUE1~173_combout ;
wire \regbank|Register[2][17]~q ;
wire \regbank|Register[3][17]~q ;
wire \regbank|Register[0][17]~feeder_combout ;
wire \regbank|Register[0][17]~q ;
wire \idex|RVALUE1~174_combout ;
wire \idex|RVALUE1~175_combout ;
wire \regbank|Register[8][17]~feeder_combout ;
wire \regbank|Register[8][17]~q ;
wire \regbank|Register[10][17]~q ;
wire \regbank|Register[9][17]~q ;
wire \regbank|Register[11][17]~q ;
wire \idex|RVALUE1~171_combout ;
wire \regbank|Register[17][17]~q ;
wire \regbank|Register[21][17]~feeder_combout ;
wire \regbank|Register[21][17]~q ;
wire \regbank|Register[29][17]~q ;
wire \regbank|Register[25][17]~q ;
wire \idex|RVALUE1~167_combout ;
wire \regbank|Register[22][17]~q ;
wire \regbank|Register[18][17]~feeder_combout ;
wire \regbank|Register[18][17]~q ;
wire \regbank|Register[26][17]~q ;
wire \regbank|Register[30][17]~q ;
wire \idex|RVALUE1~168_combout ;
wire \regbank|Register[24][17]~q ;
wire \regbank|Register[20][17]~q ;
wire \regbank|Register[28][17]~q ;
wire \regbank|Register[16][17]~feeder_combout ;
wire \regbank|Register[16][17]~q ;
wire \idex|RVALUE1~166_combout ;
wire \regbank|Register[27][17]~q ;
wire \regbank|Register[19][17]~feeder_combout ;
wire \regbank|Register[19][17]~q ;
wire \regbank|Register[31][17]~q ;
wire \regbank|Register[23][17]~q ;
wire \idex|RVALUE1~169_combout ;
wire \idex|RVALUE1~170_combout ;
wire \idex|RVALUE1~176_combout ;
wire \idex|RVALUE1[17]~SCLR_LUT_combout ;
wire \idex|RVALUE1[17]~_Duplicate_2_q ;
wire \alu|Add1~62 ;
wire \alu|Add1~66 ;
wire \alu|Add1~69_sumout ;
wire \alumuxB|Output[17]~24_combout ;
wire \alu|ShiftLeft0~31_combout ;
wire \regbank|Register[18][10]~q ;
wire \regbank|Register[22][10]~q ;
wire \regbank|Register[26][10]~q ;
wire \regbank|Register[30][10]~q ;
wire \idex|RVALUE2~212_combout ;
wire \regbank|Register[29][10]~q ;
wire \regbank|Register[21][10]~q ;
wire \regbank|Register[25][10]~q ;
wire \regbank|Register[17][10]~q ;
wire \idex|RVALUE2~211_combout ;
wire \regbank|Register[28][10]~q ;
wire \regbank|Register[24][10]~q ;
wire \regbank|Register[20][10]~q ;
wire \idex|RVALUE2~210_combout ;
wire \regbank|Register[31][10]~q ;
wire \regbank|Register[19][10]~q ;
wire \regbank|Register[27][10]~q ;
wire \regbank|Register[23][10]~feeder_combout ;
wire \regbank|Register[23][10]~q ;
wire \idex|RVALUE2~213_combout ;
wire \idex|RVALUE2~214_combout ;
wire \regbank|Register[8][10]~q ;
wire \regbank|Register[11][10]~q ;
wire \regbank|Register[10][10]~q ;
wire \regbank|Register[9][10]~q ;
wire \idex|RVALUE2~215_combout ;
wire \regbank|Register[12][10]~q ;
wire \regbank|Register[15][10]~q ;
wire \regbank|Register[13][10]~q ;
wire \regbank|Register[14][10]~q ;
wire \idex|RVALUE2~216_combout ;
wire \regbank|Register[4][10]~q ;
wire \regbank|Register[5][10]~feeder_combout ;
wire \regbank|Register[5][10]~q ;
wire \regbank|Register[6][10]~q ;
wire \regbank|Register[7][10]~q ;
wire \idex|RVALUE2~217_combout ;
wire \regbank|Register[1][10]~feeder_combout ;
wire \regbank|Register[1][10]~q ;
wire \regbank|Register[3][10]~q ;
wire \regbank|Register[0][10]~q ;
wire \regbank|Register[2][10]~q ;
wire \idex|RVALUE2~218_combout ;
wire \idex|RVALUE2~219_combout ;
wire \idex|RVALUE2~220_combout ;
wire \regbank|Register[20][9]~feeder_combout ;
wire \regbank|Register[20][9]~q ;
wire \regbank|Register[28][9]~q ;
wire \regbank|Register[24][9]~q ;
wire \regbank|Register[16][9]~q ;
wire \idex|RVALUE2~67_combout ;
wire \regbank|Register[19][9]~feeder_combout ;
wire \regbank|Register[19][9]~q ;
wire \regbank|Register[23][9]~q ;
wire \regbank|Register[27][9]~q ;
wire \regbank|Register[31][9]~q ;
wire \idex|RVALUE2~70_combout ;
wire \regbank|Register[30][9]~q ;
wire \regbank|Register[22][9]~q ;
wire \regbank|Register[18][9]~feeder_combout ;
wire \regbank|Register[18][9]~q ;
wire \regbank|Register[26][9]~q ;
wire \idex|RVALUE2~69_combout ;
wire \regbank|Register[21][9]~feeder_combout ;
wire \regbank|Register[21][9]~q ;
wire \regbank|Register[29][9]~q ;
wire \regbank|Register[25][9]~q ;
wire \regbank|Register[17][9]~q ;
wire \idex|RVALUE2~68_combout ;
wire \idex|RVALUE2~71_combout ;
wire \regbank|Register[9][9]~q ;
wire \regbank|Register[8][9]~q ;
wire \regbank|Register[11][9]~q ;
wire \regbank|Register[10][9]~q ;
wire \idex|RVALUE2~72_combout ;
wire \regbank|Register[0][9]~feeder_combout ;
wire \regbank|Register[0][9]~q ;
wire \regbank|Register[3][9]~q ;
wire \regbank|Register[2][9]~q ;
wire \regbank|Register[1][9]~q ;
wire \idex|RVALUE2~75_combout ;
wire \regbank|Register[13][9]~feeder_combout ;
wire \regbank|Register[13][9]~q ;
wire \regbank|Register[15][9]~q ;
wire \regbank|Register[12][9]~q ;
wire \regbank|Register[14][9]~q ;
wire \idex|RVALUE2~73_combout ;
wire \regbank|Register[4][9]~q ;
wire \regbank|Register[6][9]~q ;
wire \regbank|Register[7][9]~q ;
wire \idex|RVALUE2~74_combout ;
wire \idex|RVALUE2~76_combout ;
wire \idex|RVALUE2~77_combout ;
wire \regbank|Register[26][6]~q ;
wire \regbank|Register[22][6]~q ;
wire \regbank|Register[30][6]~q ;
wire \regbank|Register[18][6]~q ;
wire \idex|RVALUE1~102_combout ;
wire \regbank|Register[19][6]~q ;
wire \regbank|Register[27][6]~q ;
wire \regbank|Register[31][6]~q ;
wire \regbank|Register[23][6]~feeder_combout ;
wire \regbank|Register[23][6]~q ;
wire \idex|RVALUE1~103_combout ;
wire \regbank|Register[16][6]~q ;
wire \regbank|Register[24][6]~q ;
wire \regbank|Register[20][6]~q ;
wire \regbank|Register[28][6]~q ;
wire \idex|RVALUE1~100_combout ;
wire \regbank|Register[21][6]~feeder_combout ;
wire \regbank|Register[21][6]~q ;
wire \regbank|Register[17][6]~q ;
wire \regbank|Register[25][6]~q ;
wire \regbank|Register[29][6]~q ;
wire \idex|RVALUE1~101_combout ;
wire \idex|RVALUE1~104_combout ;
wire \regbank|Register[4][6]~feeder_combout ;
wire \regbank|Register[4][6]~q ;
wire \regbank|Register[5][6]~q ;
wire \regbank|Register[6][6]~q ;
wire \idex|RVALUE1~107_combout ;
wire \regbank|Register[14][6]~q ;
wire \regbank|Register[13][6]~q ;
wire \regbank|Register[15][6]~q ;
wire \regbank|Register[12][6]~q ;
wire \idex|RVALUE1~106_combout ;
wire \regbank|Register[2][6]~q ;
wire \regbank|Register[0][6]~q ;
wire \regbank|Register[3][6]~q ;
wire \regbank|Register[1][6]~q ;
wire \idex|RVALUE1~108_combout ;
wire \idex|RVALUE1~109_combout ;
wire \regbank|Register[8][6]~q ;
wire \regbank|Register[9][6]~q ;
wire \regbank|Register[11][6]~q ;
wire \regbank|Register[10][6]~q ;
wire \idex|RVALUE1~105_combout ;
wire \idex|RVALUE1~110_combout ;
wire \idex|RVALUE1[6]~SCLR_LUT_combout ;
wire \idex|RVALUE1[6]~_Duplicate_2_q ;
wire \regbank|Register[19][5]~q ;
wire \regbank|Register[27][5]~q ;
wire \regbank|Register[31][5]~q ;
wire \regbank|Register[23][5]~feeder_combout ;
wire \regbank|Register[23][5]~q ;
wire \idex|RVALUE1~4_combout ;
wire \regbank|Register[26][5]~q ;
wire \regbank|Register[22][5]~q ;
wire \regbank|Register[30][5]~q ;
wire \regbank|Register[18][5]~feeder_combout ;
wire \regbank|Register[18][5]~q ;
wire \idex|RVALUE1~3_combout ;
wire \regbank|Register[20][5]~q ;
wire \regbank|Register[24][5]~q ;
wire \regbank|Register[28][5]~q ;
wire \regbank|Register[16][5]~feeder_combout ;
wire \regbank|Register[16][5]~q ;
wire \idex|RVALUE1~1_combout ;
wire \regbank|Register[17][5]~q ;
wire \regbank|Register[25][5]~q ;
wire \regbank|Register[29][5]~q ;
wire \regbank|Register[21][5]~q ;
wire \idex|RVALUE1~2_combout ;
wire \idex|RVALUE1~5_combout ;
wire \regbank|Register[8][5]~q ;
wire \regbank|Register[10][5]~q ;
wire \regbank|Register[11][5]~q ;
wire \idex|RVALUE1~6_combout ;
wire \regbank|Register[14][5]~q ;
wire \regbank|Register[13][5]~q ;
wire \regbank|Register[12][5]~q ;
wire \regbank|Register[15][5]~q ;
wire \idex|RVALUE1~7_combout ;
wire \regbank|Register[2][5]~q ;
wire \regbank|Register[0][5]~q ;
wire \regbank|Register[3][5]~q ;
wire \regbank|Register[1][5]~q ;
wire \idex|RVALUE1~9_combout ;
wire \regbank|Register[4][5]~q ;
wire \regbank|Register[6][5]~q ;
wire \regbank|Register[7][5]~q ;
wire \regbank|Register[5][5]~q ;
wire \idex|RVALUE1~8_combout ;
wire \idex|RVALUE1~10_combout ;
wire \idex|RVALUE1~11_combout ;
wire \idex|RVALUE1[5]~SCLR_LUT_combout ;
wire \idex|RVALUE1[5]~_Duplicate_2_q ;
wire \alu|Add0~130_cout ;
wire \alu|Add0~2 ;
wire \alu|Add0~6 ;
wire \alu|Add0~10 ;
wire \alu|Add0~14 ;
wire \alu|Add0~18 ;
wire \alu|Add0~22 ;
wire \alu|Add0~26 ;
wire \alu|Add0~30 ;
wire \alu|Add0~34 ;
wire \alu|Add0~37_sumout ;
wire \regbank|Register[25][30]~q ;
wire \regbank|Register[21][30]~q ;
wire \regbank|Register[17][30]~feeder_combout ;
wire \regbank|Register[17][30]~q ;
wire \idex|RVALUE1~332_combout ;
wire \regbank|Register[26][30]~q ;
wire \regbank|Register[18][30]~feeder_combout ;
wire \regbank|Register[18][30]~q ;
wire \regbank|Register[30][30]~q ;
wire \regbank|Register[22][30]~q ;
wire \idex|RVALUE1~333_combout ;
wire \regbank|Register[16][30]~q ;
wire \regbank|Register[24][30]~q ;
wire \regbank|Register[28][30]~q ;
wire \regbank|Register[20][30]~feeder_combout ;
wire \regbank|Register[20][30]~q ;
wire \idex|RVALUE1~331_combout ;
wire \regbank|Register[27][30]~q ;
wire \regbank|Register[23][30]~q ;
wire \regbank|Register[31][30]~q ;
wire \regbank|Register[19][30]~feeder_combout ;
wire \regbank|Register[19][30]~q ;
wire \idex|RVALUE1~334_combout ;
wire \idex|RVALUE1~335_combout ;
wire \regbank|Register[9][30]~feeder_combout ;
wire \regbank|Register[9][30]~q ;
wire \regbank|Register[8][30]~feeder_combout ;
wire \regbank|Register[8][30]~q ;
wire \regbank|Register[11][30]~q ;
wire \regbank|Register[10][30]~q ;
wire \idex|RVALUE1~336_combout ;
wire \regbank|Register[2][30]~q ;
wire \regbank|Register[1][30]~q ;
wire \regbank|Register[3][30]~q ;
wire \regbank|Register[0][30]~q ;
wire \idex|RVALUE1~339_combout ;
wire \regbank|Register[5][30]~feeder_combout ;
wire \regbank|Register[5][30]~q ;
wire \regbank|Register[4][30]~feeder_combout ;
wire \regbank|Register[4][30]~q ;
wire \regbank|Register[6][30]~q ;
wire \regbank|Register[7][30]~q ;
wire \idex|RVALUE1~338_combout ;
wire \regbank|Register[14][30]~q ;
wire \regbank|Register[13][30]~feeder_combout ;
wire \regbank|Register[13][30]~q ;
wire \regbank|Register[12][30]~feeder_combout ;
wire \regbank|Register[12][30]~q ;
wire \regbank|Register[15][30]~q ;
wire \idex|RVALUE1~337_combout ;
wire \idex|RVALUE1~340_combout ;
wire \idex|RVALUE1~341_combout ;
wire \idex|RVALUE1[30]~SCLR_LUT_combout ;
wire \idex|RVALUE1[30]~_Duplicate_1_q ;
wire \regbank|Register[11][29]~q ;
wire \regbank|Register[9][29]~q ;
wire \regbank|Register[8][29]~feeder_combout ;
wire \regbank|Register[8][29]~DUPLICATE_q ;
wire \regbank|Register[10][29]~q ;
wire \idex|RVALUE2~347_combout ;
wire \regbank|Register[7][29]~q ;
wire \regbank|Register[4][29]~q ;
wire \regbank|Register[6][29]~q ;
wire \regbank|Register[5][29]~q ;
wire \idex|RVALUE2~349_combout ;
wire \regbank|Register[12][29]~feeder_combout ;
wire \regbank|Register[12][29]~q ;
wire \regbank|Register[15][29]~q ;
wire \regbank|Register[14][29]~q ;
wire \regbank|Register[13][29]~q ;
wire \idex|RVALUE2~348_combout ;
wire \regbank|Register[1][29]~q ;
wire \regbank|Register[3][29]~q ;
wire \regbank|Register[2][29]~q ;
wire \idex|RVALUE2~350_combout ;
wire \idex|RVALUE2~351_combout ;
wire \regbank|Register[18][29]~q ;
wire \regbank|Register[22][29]~feeder_combout ;
wire \regbank|Register[22][29]~q ;
wire \regbank|Register[30][29]~q ;
wire \regbank|Register[26][29]~q ;
wire \idex|RVALUE2~344_combout ;
wire \regbank|Register[28][29]~q ;
wire \regbank|Register[16][29]~q ;
wire \regbank|Register[20][29]~q ;
wire \regbank|Register[24][29]~q ;
wire \idex|RVALUE2~342_combout ;
wire \regbank|Register[23][29]~feeder_combout ;
wire \regbank|Register[23][29]~q ;
wire \regbank|Register[31][29]~q ;
wire \regbank|Register[27][29]~q ;
wire \regbank|Register[19][29]~feeder_combout ;
wire \regbank|Register[19][29]~q ;
wire \idex|RVALUE2~345_combout ;
wire \regbank|Register[29][29]~q ;
wire \regbank|Register[21][29]~feeder_combout ;
wire \regbank|Register[21][29]~q ;
wire \regbank|Register[25][29]~q ;
wire \regbank|Register[17][29]~feeder_combout ;
wire \regbank|Register[17][29]~q ;
wire \idex|RVALUE2~343_combout ;
wire \idex|RVALUE2~346_combout ;
wire \idex|RVALUE2~352_combout ;
wire \alumuxB|Output[29]~16_combout ;
wire \exmen|MEMORYADDRESS~1_combout ;
wire \alumuxB|Output[10]~11_combout ;
wire \exmen|MEMORYADDRESS~8_combout ;
wire \exmen|MEMORYADDRESS~7_combout ;
wire \alumuxB|Output[9]~8_combout ;
wire \exmen|MEMORYADDRESS~9_combout ;
wire \exmen|MEMORYADDRESS~25_combout ;
wire \exmen|MEMORYADDRESS[29]~114_combout ;
wire \regbank|Register[19][31]~feeder_combout ;
wire \regbank|Register[19][31]~q ;
wire \regbank|Register[23][31]~feeder_combout ;
wire \regbank|Register[23][31]~q ;
wire \regbank|Register[31][31]~q ;
wire \regbank|Register[27][31]~q ;
wire \idex|RVALUE2~323_combout ;
wire \regbank|Register[18][31]~feeder_combout ;
wire \regbank|Register[18][31]~q ;
wire \regbank|Register[22][31]~feeder_combout ;
wire \regbank|Register[22][31]~q ;
wire \regbank|Register[30][31]~q ;
wire \regbank|Register[26][31]~q ;
wire \idex|RVALUE2~322_combout ;
wire \regbank|Register[28][31]~q ;
wire \regbank|Register[24][31]~q ;
wire \regbank|Register[16][31]~q ;
wire \regbank|Register[20][31]~q ;
wire \idex|RVALUE2~320_combout ;
wire \regbank|Register[25][31]~DUPLICATE_q ;
wire \regbank|Register[29][31]~q ;
wire \regbank|Register[21][31]~q ;
wire \regbank|Register[17][31]~q ;
wire \idex|RVALUE2~321_combout ;
wire \idex|RVALUE2~324_combout ;
wire \regbank|Register[11][31]~q ;
wire \regbank|Register[8][31]~feeder_combout ;
wire \regbank|Register[8][31]~q ;
wire \regbank|Register[9][31]~feeder_combout ;
wire \regbank|Register[9][31]~q ;
wire \regbank|Register[10][31]~q ;
wire \idex|RVALUE2~325_combout ;
wire \regbank|Register[1][31]~feeder_combout ;
wire \regbank|Register[1][31]~q ;
wire \regbank|Register[3][31]~q ;
wire \regbank|Register[2][31]~q ;
wire \regbank|Register[0][31]~feeder_combout ;
wire \regbank|Register[0][31]~q ;
wire \idex|RVALUE2~328_combout ;
wire \regbank|Register[12][31]~q ;
wire \regbank|Register[15][31]~q ;
wire \regbank|Register[14][31]~q ;
wire \idex|RVALUE2~326_combout ;
wire \regbank|Register[5][31]~feeder_combout ;
wire \regbank|Register[5][31]~q ;
wire \regbank|Register[4][31]~q ;
wire \regbank|Register[7][31]~q ;
wire \regbank|Register[6][31]~q ;
wire \idex|RVALUE2~327_combout ;
wire \idex|RVALUE2~329_combout ;
wire \idex|RVALUE2~330_combout ;
wire \alumuxB|Output[31]~14_combout ;
wire \alu|ShiftLeft0~12_combout ;
wire \alu|ShiftLeft0~20_combout ;
wire \alu|ShiftLeft0~28_combout ;
wire \alu|ShiftLeft0~4_combout ;
wire \alu|ShiftLeft0~29_combout ;
wire \regbank|Register[16][28]~q ;
wire \regbank|Register[28][28]~q ;
wire \regbank|Register[24][28]~q ;
wire \regbank|Register[20][28]~feeder_combout ;
wire \regbank|Register[20][28]~q ;
wire \idex|RVALUE2~243_combout ;
wire \regbank|Register[19][28]~feeder_combout ;
wire \regbank|Register[19][28]~q ;
wire \regbank|Register[31][28]~q ;
wire \regbank|Register[27][28]~q ;
wire \regbank|Register[23][28]~feeder_combout ;
wire \regbank|Register[23][28]~q ;
wire \idex|RVALUE2~246_combout ;
wire \regbank|Register[29][28]~q ;
wire \regbank|Register[17][28]~q ;
wire \regbank|Register[25][28]~q ;
wire \idex|RVALUE2~244_combout ;
wire \regbank|Register[18][28]~q ;
wire \regbank|Register[30][28]~q ;
wire \regbank|Register[26][28]~q ;
wire \regbank|Register[22][28]~q ;
wire \idex|RVALUE2~245_combout ;
wire \idex|RVALUE2~247_combout ;
wire \regbank|Register[7][28]~q ;
wire \regbank|Register[4][28]~q ;
wire \regbank|Register[6][28]~q ;
wire \regbank|Register[5][28]~q ;
wire \idex|RVALUE2~250_combout ;
wire \regbank|Register[12][28]~q ;
wire \regbank|Register[15][28]~q ;
wire \regbank|Register[14][28]~q ;
wire \regbank|Register[13][28]~q ;
wire \idex|RVALUE2~249_combout ;
wire \regbank|Register[3][28]~q ;
wire \regbank|Register[0][28]~q ;
wire \regbank|Register[2][28]~q ;
wire \regbank|Register[1][28]~feeder_combout ;
wire \regbank|Register[1][28]~q ;
wire \idex|RVALUE2~251_combout ;
wire \idex|RVALUE2~252_combout ;
wire \regbank|Register[11][28]~q ;
wire \regbank|Register[9][28]~feeder_combout ;
wire \regbank|Register[9][28]~q ;
wire \regbank|Register[10][28]~q ;
wire \regbank|Register[8][28]~feeder_combout ;
wire \regbank|Register[8][28]~q ;
wire \idex|RVALUE2~248_combout ;
wire \idex|RVALUE2~253_combout ;
wire \alumuxB|Output[27]~30_combout ;
wire \regbank|Register[14][27]~q ;
wire \regbank|Register[15][27]~q ;
wire \regbank|Register[13][27]~q ;
wire \idex|RVALUE1~260_combout ;
wire \regbank|Register[0][27]~feeder_combout ;
wire \regbank|Register[0][27]~q ;
wire \regbank|Register[2][27]~q ;
wire \regbank|Register[1][27]~q ;
wire \regbank|Register[3][27]~q ;
wire \idex|RVALUE1~262_combout ;
wire \regbank|Register[4][27]~q ;
wire \regbank|Register[5][27]~feeder_combout ;
wire \regbank|Register[5][27]~q ;
wire \regbank|Register[6][27]~q ;
wire \regbank|Register[7][27]~q ;
wire \idex|RVALUE1~261_combout ;
wire \idex|RVALUE1~263_combout ;
wire \regbank|Register[27][27]~q ;
wire \regbank|Register[19][27]~q ;
wire \regbank|Register[31][27]~q ;
wire \regbank|Register[23][27]~feeder_combout ;
wire \regbank|Register[23][27]~q ;
wire \idex|RVALUE1~257_combout ;
wire \regbank|Register[22][27]~feeder_combout ;
wire \regbank|Register[22][27]~q ;
wire \regbank|Register[18][27]~q ;
wire \regbank|Register[26][27]~q ;
wire \regbank|Register[30][27]~q ;
wire \idex|RVALUE1~256_combout ;
wire \regbank|Register[16][27]~feeder_combout ;
wire \regbank|Register[16][27]~q ;
wire \regbank|Register[24][27]~q ;
wire \regbank|Register[28][27]~q ;
wire \regbank|Register[20][27]~feeder_combout ;
wire \regbank|Register[20][27]~q ;
wire \idex|RVALUE1~254_combout ;
wire \regbank|Register[21][27]~feeder_combout ;
wire \regbank|Register[21][27]~q ;
wire \regbank|Register[17][27]~q ;
wire \regbank|Register[25][27]~q ;
wire \regbank|Register[29][27]~q ;
wire \idex|RVALUE1~255_combout ;
wire \idex|RVALUE1~258_combout ;
wire \regbank|Register[10][27]~q ;
wire \regbank|Register[9][27]~q ;
wire \regbank|Register[11][27]~q ;
wire \regbank|Register[8][27]~q ;
wire \idex|RVALUE1~259_combout ;
wire \idex|RVALUE1~264_combout ;
wire \idex|RVALUE1[27]~SCLR_LUT_combout ;
wire \idex|RVALUE1[27]~_Duplicate_1_q ;
wire \alu|ShiftRight0~26_combout ;
wire \regbank|Register[28][23]~q ;
wire \regbank|Register[16][23]~feeder_combout ;
wire \regbank|Register[16][23]~q ;
wire \regbank|Register[24][23]~q ;
wire \regbank|Register[20][23]~q ;
wire \idex|RVALUE2~298_combout ;
wire \regbank|Register[18][23]~feeder_combout ;
wire \regbank|Register[18][23]~q ;
wire \regbank|Register[30][23]~q ;
wire \regbank|Register[26][23]~q ;
wire \regbank|Register[22][23]~q ;
wire \idex|RVALUE2~300_combout ;
wire \regbank|Register[23][23]~q ;
wire \regbank|Register[31][23]~q ;
wire \regbank|Register[27][23]~q ;
wire \regbank|Register[19][23]~q ;
wire \idex|RVALUE2~301_combout ;
wire \regbank|Register[17][23]~feeder_combout ;
wire \regbank|Register[17][23]~q ;
wire \regbank|Register[21][23]~q ;
wire \regbank|Register[29][23]~q ;
wire \regbank|Register[25][23]~q ;
wire \idex|RVALUE2~299_combout ;
wire \idex|RVALUE2~302_combout ;
wire \regbank|Register[13][23]~q ;
wire \regbank|Register[12][23]~q ;
wire \regbank|Register[14][23]~q ;
wire \regbank|Register[15][23]~q ;
wire \idex|RVALUE2~304_combout ;
wire \regbank|Register[5][23]~feeder_combout ;
wire \regbank|Register[5][23]~q ;
wire \regbank|Register[7][23]~q ;
wire \regbank|Register[6][23]~q ;
wire \regbank|Register[4][23]~q ;
wire \idex|RVALUE2~305_combout ;
wire \regbank|Register[3][23]~q ;
wire \regbank|Register[1][23]~feeder_combout ;
wire \regbank|Register[1][23]~q ;
wire \regbank|Register[2][23]~q ;
wire \regbank|Register[0][23]~q ;
wire \idex|RVALUE2~306_combout ;
wire \idex|RVALUE2~307_combout ;
wire \regbank|Register[9][23]~q ;
wire \regbank|Register[10][23]~q ;
wire \regbank|Register[11][23]~q ;
wire \idex|RVALUE2~303_combout ;
wire \idex|RVALUE2~308_combout ;
wire \alumuxB|Output[23]~17_combout ;
wire \alu|ALUOut~19_combout ;
wire \alu|ShiftLeft0~13_combout ;
wire \regbank|Register[8][18]~feeder_combout ;
wire \regbank|Register[8][18]~q ;
wire \regbank|Register[11][18]~q ;
wire \regbank|Register[10][18]~q ;
wire \regbank|Register[9][18]~q ;
wire \idex|RVALUE2~149_combout ;
wire \regbank|Register[31][18]~q ;
wire \regbank|Register[23][18]~q ;
wire \regbank|Register[27][18]~q ;
wire \regbank|Register[19][18]~feeder_combout ;
wire \regbank|Register[19][18]~q ;
wire \idex|RVALUE2~147_combout ;
wire \regbank|Register[28][18]~q ;
wire \regbank|Register[16][18]~q ;
wire \regbank|Register[20][18]~q ;
wire \idex|RVALUE2~144_combout ;
wire \regbank|Register[17][18]~q ;
wire \regbank|Register[21][18]~feeder_combout ;
wire \regbank|Register[21][18]~q ;
wire \regbank|Register[29][18]~q ;
wire \regbank|Register[25][18]~q ;
wire \idex|RVALUE2~145_combout ;
wire \regbank|Register[18][18]~q ;
wire \regbank|Register[22][18]~q ;
wire \regbank|Register[26][18]~q ;
wire \regbank|Register[30][18]~q ;
wire \idex|RVALUE2~146_combout ;
wire \idex|RVALUE2~148_combout ;
wire \regbank|Register[4][18]~q ;
wire \regbank|Register[7][18]~q ;
wire \regbank|Register[6][18]~q ;
wire \regbank|Register[5][18]~q ;
wire \idex|RVALUE2~151_combout ;
wire \regbank|Register[15][18]~q ;
wire \regbank|Register[13][18]~q ;
wire \regbank|Register[14][18]~q ;
wire \regbank|Register[12][18]~q ;
wire \idex|RVALUE2~150_combout ;
wire \regbank|Register[1][18]~q ;
wire \regbank|Register[3][18]~q ;
wire \regbank|Register[2][18]~q ;
wire \regbank|Register[0][18]~feeder_combout ;
wire \regbank|Register[0][18]~q ;
wire \idex|RVALUE2~152_combout ;
wire \idex|RVALUE2~153_combout ;
wire \idex|RVALUE2~154_combout ;
wire \alu|Add0~62 ;
wire \alu|Add0~66 ;
wire \alu|Add0~70 ;
wire \alu|Add0~73_sumout ;
wire \alu|ShiftLeft0~3_combout ;
wire \alu|ShiftLeft0~26_combout ;
wire \alu|ShiftLeft0~18_combout ;
wire \alu|ShiftLeft0~10_combout ;
wire \alu|ShiftLeft0~32_combout ;
wire \exmen|MEMORYADDRESS~100_combout ;
wire \alu|ShiftLeft0~1_combout ;
wire \regbank|Register[23][19]~q ;
wire \regbank|Register[31][19]~q ;
wire \regbank|Register[19][19]~feeder_combout ;
wire \regbank|Register[19][19]~q ;
wire \regbank|Register[27][19]~q ;
wire \idex|RVALUE2~136_combout ;
wire \regbank|Register[30][19]~q ;
wire \regbank|Register[18][19]~q ;
wire \regbank|Register[26][19]~q ;
wire \regbank|Register[22][19]~q ;
wire \idex|RVALUE2~135_combout ;
wire \regbank|Register[20][19]~q ;
wire \regbank|Register[16][19]~q ;
wire \regbank|Register[24][19]~q ;
wire \regbank|Register[28][19]~q ;
wire \idex|RVALUE2~133_combout ;
wire \regbank|Register[17][19]~q ;
wire \regbank|Register[29][19]~q ;
wire \regbank|Register[25][19]~q ;
wire \regbank|Register[21][19]~q ;
wire \idex|RVALUE2~134_combout ;
wire \idex|RVALUE2~137_combout ;
wire \regbank|Register[8][19]~q ;
wire \regbank|Register[11][19]~q ;
wire \regbank|Register[9][19]~q ;
wire \regbank|Register[10][19]~q ;
wire \idex|RVALUE2~138_combout ;
wire \regbank|Register[0][19]~feeder_combout ;
wire \regbank|Register[0][19]~q ;
wire \regbank|Register[3][19]~q ;
wire \regbank|Register[1][19]~q ;
wire \idex|RVALUE2~141_combout ;
wire \regbank|Register[13][19]~feeder_combout ;
wire \regbank|Register[13][19]~q ;
wire \regbank|Register[12][19]~q ;
wire \regbank|Register[14][19]~q ;
wire \regbank|Register[15][19]~q ;
wire \idex|RVALUE2~139_combout ;
wire \regbank|Register[5][19]~q ;
wire \regbank|Register[7][19]~q ;
wire \regbank|Register[6][19]~q ;
wire \regbank|Register[4][19]~feeder_combout ;
wire \regbank|Register[4][19]~q ;
wire \idex|RVALUE2~140_combout ;
wire \idex|RVALUE2~142_combout ;
wire \idex|RVALUE2~143_combout ;
wire \alumuxB|Output[19]~26_combout ;
wire \exmen|MEMORYADDRESS~102_combout ;
wire \alu|ShiftLeft0~35_combout ;
wire \alu|ShiftLeft0~16_combout ;
wire \exmen|MEMORYADDRESS~105_combout ;
wire \regbank|Register[28][21]~q ;
wire \regbank|Register[20][21]~q ;
wire \regbank|Register[16][21]~q ;
wire \regbank|Register[24][21]~q ;
wire \idex|RVALUE2~111_combout ;
wire \regbank|Register[31][21]~q ;
wire \regbank|Register[27][21]~q ;
wire \regbank|Register[19][21]~q ;
wire \regbank|Register[23][21]~q ;
wire \idex|RVALUE2~114_combout ;
wire \regbank|Register[17][21]~q ;
wire \regbank|Register[29][21]~q ;
wire \regbank|Register[25][21]~q ;
wire \regbank|Register[21][21]~q ;
wire \idex|RVALUE2~112_combout ;
wire \regbank|Register[18][21]~feeder_combout ;
wire \regbank|Register[18][21]~q ;
wire \regbank|Register[22][21]~q ;
wire \regbank|Register[26][21]~q ;
wire \regbank|Register[30][21]~q ;
wire \idex|RVALUE2~113_combout ;
wire \idex|RVALUE2~115_combout ;
wire \regbank|Register[9][21]~q ;
wire \regbank|Register[8][21]~q ;
wire \regbank|Register[10][21]~q ;
wire \regbank|Register[11][21]~q ;
wire \idex|RVALUE2~116_combout ;
wire \regbank|Register[12][21]~q ;
wire \regbank|Register[15][21]~q ;
wire \regbank|Register[14][21]~q ;
wire \regbank|Register[13][21]~feeder_combout ;
wire \regbank|Register[13][21]~q ;
wire \idex|RVALUE2~117_combout ;
wire \regbank|Register[5][21]~q ;
wire \regbank|Register[6][21]~q ;
wire \regbank|Register[7][21]~q ;
wire \idex|RVALUE2~118_combout ;
wire \regbank|Register[1][21]~feeder_combout ;
wire \regbank|Register[1][21]~q ;
wire \regbank|Register[3][21]~q ;
wire \regbank|Register[2][21]~q ;
wire \regbank|Register[0][21]~q ;
wire \idex|RVALUE2~119_combout ;
wire \idex|RVALUE2~120_combout ;
wire \idex|RVALUE2~121_combout ;
wire \alumuxB|Output[21]~28_combout ;
wire \alu|ShiftLeft0~8_combout ;
wire \alu|ShiftLeft0~2_combout ;
wire \alu|ShiftLeft0~7_combout ;
wire \alu|ShiftLeft0~9_combout ;
wire \exmen|MEMORYADDRESS~161_combout ;
wire \alu|Add0~74 ;
wire \alu|Add0~78 ;
wire \alu|Add0~82 ;
wire \alu|Add0~85_sumout ;
wire \alu|ALUOut~17_combout ;
wire \alu|ShiftRight0~25_combout ;
wire \alu|ShiftRight0~42_combout ;
wire \alu|ShiftLeft0~36_combout ;
wire \regbank|Register[19][25]~q ;
wire \regbank|Register[23][25]~q ;
wire \regbank|Register[27][25]~q ;
wire \regbank|Register[31][25]~q ;
wire \idex|RVALUE2~279_combout ;
wire \regbank|Register[17][25]~feeder_combout ;
wire \regbank|Register[17][25]~q ;
wire \regbank|Register[29][25]~q ;
wire \regbank|Register[25][25]~q ;
wire \regbank|Register[21][25]~q ;
wire \idex|RVALUE2~277_combout ;
wire \regbank|Register[28][25]~q ;
wire \regbank|Register[20][25]~feeder_combout ;
wire \regbank|Register[20][25]~q ;
wire \regbank|Register[24][25]~q ;
wire \regbank|Register[16][25]~q ;
wire \idex|RVALUE2~276_combout ;
wire \regbank|Register[22][25]~feeder_combout ;
wire \regbank|Register[22][25]~q ;
wire \regbank|Register[26][25]~q ;
wire \regbank|Register[30][25]~q ;
wire \regbank|Register[18][25]~q ;
wire \idex|RVALUE2~278_combout ;
wire \idex|RVALUE2~280_combout ;
wire \regbank|Register[3][25]~q ;
wire \regbank|Register[1][25]~q ;
wire \regbank|Register[2][25]~q ;
wire \idex|RVALUE2~284_combout ;
wire \regbank|Register[12][25]~q ;
wire \regbank|Register[13][25]~q ;
wire \regbank|Register[15][25]~q ;
wire \regbank|Register[14][25]~q ;
wire \idex|RVALUE2~282_combout ;
wire \regbank|Register[4][25]~feeder_combout ;
wire \regbank|Register[4][25]~q ;
wire \regbank|Register[7][25]~q ;
wire \regbank|Register[6][25]~q ;
wire \regbank|Register[5][25]~q ;
wire \idex|RVALUE2~283_combout ;
wire \idex|RVALUE2~285_combout ;
wire \regbank|Register[9][25]~feeder_combout ;
wire \regbank|Register[9][25]~q ;
wire \regbank|Register[8][25]~feeder_combout ;
wire \regbank|Register[8][25]~q ;
wire \regbank|Register[11][25]~q ;
wire \regbank|Register[10][25]~q ;
wire \idex|RVALUE2~281_combout ;
wire \idex|RVALUE2~286_combout ;
wire \alumuxB|Output[25]~19_combout ;
wire \alu|ShiftLeft0~17_combout ;
wire \alumuxB|Output[12]~13_combout ;
wire \alumuxB|Output[13]~12_combout ;
wire \alumuxB|Output[16]~23_combout ;
wire \alumuxB|Output[18]~25_combout ;
wire \regbank|Register[15][22]~q ;
wire \regbank|Register[12][22]~q ;
wire \regbank|Register[14][22]~q ;
wire \idex|RVALUE2~315_combout ;
wire \regbank|Register[3][22]~q ;
wire \regbank|Register[1][22]~q ;
wire \regbank|Register[2][22]~q ;
wire \regbank|Register[0][22]~q ;
wire \idex|RVALUE2~317_combout ;
wire \regbank|Register[4][22]~q ;
wire \regbank|Register[5][22]~q ;
wire \regbank|Register[6][22]~q ;
wire \regbank|Register[7][22]~q ;
wire \idex|RVALUE2~316_combout ;
wire \idex|RVALUE2~318_combout ;
wire \regbank|Register[20][22]~feeder_combout ;
wire \regbank|Register[20][22]~q ;
wire \regbank|Register[16][22]~feeder_combout ;
wire \regbank|Register[16][22]~q ;
wire \regbank|Register[24][22]~q ;
wire \regbank|Register[28][22]~q ;
wire \idex|RVALUE2~309_combout ;
wire \regbank|Register[29][22]~q ;
wire \regbank|Register[21][22]~q ;
wire \regbank|Register[17][22]~q ;
wire \regbank|Register[25][22]~q ;
wire \idex|RVALUE2~310_combout ;
wire \regbank|Register[18][22]~feeder_combout ;
wire \regbank|Register[18][22]~q ;
wire \regbank|Register[22][22]~q ;
wire \regbank|Register[26][22]~q ;
wire \regbank|Register[30][22]~q ;
wire \idex|RVALUE2~311_combout ;
wire \regbank|Register[23][22]~feeder_combout ;
wire \regbank|Register[23][22]~q ;
wire \regbank|Register[31][22]~q ;
wire \regbank|Register[27][22]~q ;
wire \regbank|Register[19][22]~feeder_combout ;
wire \regbank|Register[19][22]~q ;
wire \idex|RVALUE2~312_combout ;
wire \idex|RVALUE2~313_combout ;
wire \regbank|Register[9][22]~q ;
wire \regbank|Register[8][22]~feeder_combout ;
wire \regbank|Register[8][22]~q ;
wire \regbank|Register[11][22]~q ;
wire \regbank|Register[10][22]~q ;
wire \idex|RVALUE2~314_combout ;
wire \idex|RVALUE2~319_combout ;
wire \alumuxB|Output[22]~29_combout ;
wire \regbank|Register[15][24]~q ;
wire \regbank|Register[12][24]~feeder_combout ;
wire \regbank|Register[12][24]~q ;
wire \regbank|Register[14][24]~q ;
wire \regbank|Register[13][24]~q ;
wire \idex|RVALUE2~293_combout ;
wire \regbank|Register[7][24]~q ;
wire \regbank|Register[4][24]~q ;
wire \regbank|Register[6][24]~q ;
wire \regbank|Register[5][24]~feeder_combout ;
wire \regbank|Register[5][24]~q ;
wire \idex|RVALUE2~294_combout ;
wire \regbank|Register[1][24]~q ;
wire \regbank|Register[0][24]~q ;
wire \regbank|Register[3][24]~q ;
wire \regbank|Register[2][24]~q ;
wire \idex|RVALUE2~295_combout ;
wire \idex|RVALUE2~296_combout ;
wire \regbank|Register[17][24]~q ;
wire \regbank|Register[29][24]~q ;
wire \regbank|Register[25][24]~q ;
wire \regbank|Register[21][24]~feeder_combout ;
wire \regbank|Register[21][24]~q ;
wire \idex|RVALUE2~288_combout ;
wire \regbank|Register[31][24]~q ;
wire \regbank|Register[23][24]~feeder_combout ;
wire \regbank|Register[23][24]~q ;
wire \regbank|Register[27][24]~q ;
wire \regbank|Register[19][24]~q ;
wire \idex|RVALUE2~290_combout ;
wire \regbank|Register[16][24]~feeder_combout ;
wire \regbank|Register[16][24]~q ;
wire \regbank|Register[28][24]~q ;
wire \regbank|Register[24][24]~q ;
wire \idex|RVALUE2~287_combout ;
wire \regbank|Register[22][24]~q ;
wire \regbank|Register[30][24]~q ;
wire \regbank|Register[26][24]~q ;
wire \regbank|Register[18][24]~q ;
wire \idex|RVALUE2~289_combout ;
wire \idex|RVALUE2~291_combout ;
wire \regbank|Register[8][24]~feeder_combout ;
wire \regbank|Register[8][24]~q ;
wire \regbank|Register[9][24]~q ;
wire \regbank|Register[11][24]~q ;
wire \regbank|Register[10][24]~q ;
wire \idex|RVALUE2~292_combout ;
wire \idex|RVALUE2~297_combout ;
wire \alumuxB|Output[24]~20_combout ;
wire \regbank|Register[8][26]~q ;
wire \regbank|Register[11][26]~q ;
wire \regbank|Register[9][26]~q ;
wire \regbank|Register[10][26]~q ;
wire \idex|RVALUE2~270_combout ;
wire \regbank|Register[13][26]~feeder_combout ;
wire \regbank|Register[13][26]~q ;
wire \regbank|Register[15][26]~q ;
wire \regbank|Register[14][26]~q ;
wire \regbank|Register[12][26]~feeder_combout ;
wire \regbank|Register[12][26]~q ;
wire \idex|RVALUE2~271_combout ;
wire \regbank|Register[5][26]~q ;
wire \regbank|Register[7][26]~q ;
wire \regbank|Register[6][26]~q ;
wire \regbank|Register[4][26]~feeder_combout ;
wire \regbank|Register[4][26]~q ;
wire \idex|RVALUE2~272_combout ;
wire \regbank|Register[3][26]~q ;
wire \regbank|Register[0][26]~feeder_combout ;
wire \regbank|Register[0][26]~q ;
wire \regbank|Register[1][26]~feeder_combout ;
wire \regbank|Register[1][26]~q ;
wire \regbank|Register[2][26]~q ;
wire \idex|RVALUE2~273_combout ;
wire \idex|RVALUE2~274_combout ;
wire \regbank|Register[23][26]~feeder_combout ;
wire \regbank|Register[23][26]~q ;
wire \regbank|Register[31][26]~q ;
wire \regbank|Register[27][26]~q ;
wire \regbank|Register[19][26]~q ;
wire \idex|RVALUE2~268_combout ;
wire \regbank|Register[28][26]~q ;
wire \regbank|Register[20][26]~feeder_combout ;
wire \regbank|Register[20][26]~q ;
wire \regbank|Register[16][26]~q ;
wire \idex|RVALUE2~265_combout ;
wire \regbank|Register[17][26]~feeder_combout ;
wire \regbank|Register[17][26]~q ;
wire \regbank|Register[29][26]~q ;
wire \regbank|Register[21][26]~q ;
wire \regbank|Register[25][26]~q ;
wire \idex|RVALUE2~266_combout ;
wire \regbank|Register[30][26]~q ;
wire \regbank|Register[18][26]~q ;
wire \regbank|Register[26][26]~q ;
wire \regbank|Register[22][26]~feeder_combout ;
wire \regbank|Register[22][26]~q ;
wire \idex|RVALUE2~267_combout ;
wire \idex|RVALUE2~269_combout ;
wire \idex|RVALUE2~275_combout ;
wire \alumuxB|Output[26]~18_combout ;
wire \alumuxB|Output[28]~31_combout ;
wire \alu|Mult0~411 ;
wire \alu|Mult0~32 ;
wire \alu|Mult0~31 ;
wire \alu|Mult0~410 ;
wire \alu|Mult0~30 ;
wire \alu|Mult0~409 ;
wire \alu|Mult0~408 ;
wire \alu|Mult0~29 ;
wire \alu|Mult0~407 ;
wire \alu|Mult0~28 ;
wire \alu|Mult0~27 ;
wire \alu|Mult0~406 ;
wire \alu|Mult0~26 ;
wire \alu|Mult0~405_resulta ;
wire \alu|Mult0~343 ;
wire \alu|Mult0~347 ;
wire \alu|Mult0~351 ;
wire \alu|Mult0~355 ;
wire \alu|Mult0~359 ;
wire \alu|Mult0~363 ;
wire \alu|Mult0~366_sumout ;
wire \alu|ShiftRight0~3_combout ;
wire \alu|ShiftRight0~2_combout ;
wire \alu|ShiftRight0~40_combout ;
wire \alu|ALUOut~20_combout ;
wire \alu|ShiftLeft0~38_combout ;
wire \alu|ShiftLeft0~30_combout ;
wire \alu|ShiftLeft0~34_combout ;
wire \alu|ShiftLeft0~22_combout ;
wire \exmen|MEMORYADDRESS~108_combout ;
wire \alu|ShiftLeft0~15_combout ;
wire \exmen|MEMORYADDRESS~170_combout ;
wire \exmen|MEMORYADDRESS~171_combout ;
wire \alu|Add0~86 ;
wire \alu|Add0~90 ;
wire \alu|Add0~94 ;
wire \alu|Add0~97_sumout ;
wire \exmen|MEMORYADDRESS~172_combout ;
wire \alu|Add1~70 ;
wire \alu|Add1~74 ;
wire \alu|Add1~78 ;
wire \alu|Add1~82 ;
wire \alu|Add1~86 ;
wire \alu|Add1~90 ;
wire \alu|Add1~94 ;
wire \alu|Add1~97_sumout ;
wire \exmen|MEMORYADDRESS~194_combout ;
wire \exmen|MEMORYADDRESS[18]~94_combout ;
wire \exmen|MEMORYADDRESS~5_combout ;
wire \exmen|MEMORYADDRESS~4_combout ;
wire \exmen|MEMORYADDRESS~91_combout ;
wire \exmen|MEMORYADDRESS~92_combout ;
wire \exmen|MEMORYADDRESS[18]~93_combout ;
wire \exmen|MEMORYADDRESS[18]~95_combout ;
wire \datamen|DataOut[24]~feeder_combout ;
wire \menwb|WRITEDATA[24]~feeder_combout ;
wire \regbank|Register[20][24]~q ;
wire \idex|RVALUE1~287_combout ;
wire \idex|RVALUE1~289_combout ;
wire \idex|RVALUE1~288_combout ;
wire \idex|RVALUE1~290_combout ;
wire \idex|RVALUE1~291_combout ;
wire \idex|RVALUE1~295_combout ;
wire \idex|RVALUE1~294_combout ;
wire \idex|RVALUE1~293_combout ;
wire \idex|RVALUE1~296_combout ;
wire \idex|RVALUE1~292_combout ;
wire \idex|RVALUE1~297_combout ;
wire \idex|RVALUE1[24]~SCLR_LUT_combout ;
wire \idex|RVALUE1[24]~_Duplicate_1_q ;
wire \alu|ShiftLeft0~39_combout ;
wire \exmen|MEMORYADDRESS~109_combout ;
wire \exmen|MEMORYADDRESS~173_combout ;
wire \alu|Add0~98 ;
wire \alu|Add0~101_sumout ;
wire \alu|ALUOut~21_combout ;
wire \alu|ShiftRight0~41_combout ;
wire \exmen|MEMORYADDRESS~174_combout ;
wire \exmen|MEMORYADDRESS~175_combout ;
wire \alu|Mult0~33 ;
wire \alu|Mult0~412 ;
wire \alu|Mult0~367 ;
wire \alu|Mult0~370_sumout ;
wire \alu|Add1~98 ;
wire \alu|Add1~101_sumout ;
wire \exmen|MEMORYADDRESS~190_combout ;
wire \regbank|Register[0][25]~q ;
wire \idex|RVALUE1~284_combout ;
wire \idex|RVALUE1~282_combout ;
wire \idex|RVALUE1~283_combout ;
wire \idex|RVALUE1~285_combout ;
wire \idex|RVALUE1~279_combout ;
wire \idex|RVALUE1~278_combout ;
wire \idex|RVALUE1~277_combout ;
wire \idex|RVALUE1~276_combout ;
wire \idex|RVALUE1~280_combout ;
wire \idex|RVALUE1~281_combout ;
wire \idex|RVALUE1~286_combout ;
wire \idex|RVALUE1[25]~SCLR_LUT_combout ;
wire \idex|RVALUE1[25]~_Duplicate_1_q ;
wire \alu|ShiftLeft0~40_combout ;
wire \exmen|MEMORYADDRESS~110_combout ;
wire \alu|ShiftLeft0~19_combout ;
wire \exmen|MEMORYADDRESS~176_combout ;
wire \alu|ALUOut~22_combout ;
wire \exmen|MEMORYADDRESS~177_combout ;
wire \alu|Add0~102 ;
wire \alu|Add0~105_sumout ;
wire \exmen|MEMORYADDRESS~178_combout ;
wire \alu|Mult0~34 ;
wire \alu|Mult0~413 ;
wire \alu|Mult0~371 ;
wire \alu|Mult0~374_sumout ;
wire \alu|Add1~102 ;
wire \alu|Add1~105_sumout ;
wire \exmen|MEMORYADDRESS~186_combout ;
wire \regbank|Register[24][26]~q ;
wire \idex|RVALUE1~265_combout ;
wire \idex|RVALUE1~266_combout ;
wire \idex|RVALUE1~268_combout ;
wire \idex|RVALUE1~267_combout ;
wire \idex|RVALUE1~269_combout ;
wire \idex|RVALUE1~270_combout ;
wire \idex|RVALUE1~273_combout ;
wire \idex|RVALUE1~271_combout ;
wire \idex|RVALUE1~272_combout ;
wire \idex|RVALUE1~274_combout ;
wire \idex|RVALUE1~275_combout ;
wire \idex|RVALUE1[26]~SCLR_LUT_combout ;
wire \idex|RVALUE1[26]~_Duplicate_1_q ;
wire \alu|ShiftRight0~12_combout ;
wire \alu|ShiftRight0~11_combout ;
wire \alu|ShiftRight0~37_combout ;
wire \exmen|MEMORYADDRESS~162_combout ;
wire \exmen|MEMORYADDRESS~163_combout ;
wire \alu|Mult0~354_sumout ;
wire \alu|Add1~85_sumout ;
wire \exmen|MEMORYADDRESS~206_combout ;
wire \regbank|Register[4][21]~feeder_combout ;
wire \regbank|Register[4][21]~q ;
wire \idex|RVALUE1~118_combout ;
wire \idex|RVALUE1~117_combout ;
wire \idex|RVALUE1~119_combout ;
wire \idex|RVALUE1~120_combout ;
wire \idex|RVALUE1~116_combout ;
wire \idex|RVALUE1~111_combout ;
wire \idex|RVALUE1~114_combout ;
wire \idex|RVALUE1~112_combout ;
wire \idex|RVALUE1~113_combout ;
wire \idex|RVALUE1~115_combout ;
wire \idex|RVALUE1~121_combout ;
wire \idex|RVALUE1[21]~SCLR_LUT_combout ;
wire \idex|RVALUE1[21]~_Duplicate_1_q ;
wire \alu|ShiftRight0~31_combout ;
wire \alu|ShiftRight0~32_combout ;
wire \alu|ShiftRight0~33_combout ;
wire \alu|ShiftRight0~35_combout ;
wire \exmen|MEMORYADDRESS~103_combout ;
wire \exmen|MEMORYADDRESS~156_combout ;
wire \alu|Add0~77_sumout ;
wire \exmen|MEMORYADDRESS~157_combout ;
wire \alu|Add1~77_sumout ;
wire \alu|Mult0~346_sumout ;
wire \exmen|MEMORYADDRESS~214_combout ;
wire \regbank|Register[2][19]~q ;
wire \idex|RVALUE1~141_combout ;
wire \idex|RVALUE1~140_combout ;
wire \idex|RVALUE1~139_combout ;
wire \idex|RVALUE1~142_combout ;
wire \idex|RVALUE1~134_combout ;
wire \idex|RVALUE1~135_combout ;
wire \idex|RVALUE1~133_combout ;
wire \idex|RVALUE1~136_combout ;
wire \idex|RVALUE1~137_combout ;
wire \regbank|Register[8][19]~DUPLICATE_q ;
wire \idex|RVALUE1~138_combout ;
wire \idex|RVALUE1~143_combout ;
wire \idex|RVALUE1[19]~SCLR_LUT_combout ;
wire \idex|RVALUE1[19]~_Duplicate_1_q ;
wire \alu|ShiftRight0~23_combout ;
wire \alu|ShiftRight0~27_combout ;
wire \exmen|MEMORYADDRESS~101_combout ;
wire \exmen|MEMORYADDRESS~154_combout ;
wire \exmen|MEMORYADDRESS~155_combout ;
wire \alu|Mult0~342_sumout ;
wire \alu|Add1~73_sumout ;
wire \exmen|MEMORYADDRESS~218_combout ;
wire \regbank|Register[24][18]~q ;
wire \idex|RVALUE1~144_combout ;
wire \idex|RVALUE1~147_combout ;
wire \idex|RVALUE1~145_combout ;
wire \idex|RVALUE1~146_combout ;
wire \idex|RVALUE1~148_combout ;
wire \idex|RVALUE1~149_combout ;
wire \idex|RVALUE1~152_combout ;
wire \idex|RVALUE1~150_combout ;
wire \idex|RVALUE1~151_combout ;
wire \idex|RVALUE1~153_combout ;
wire \idex|RVALUE1~154_combout ;
wire \idex|RVALUE1[18]~SCLR_LUT_combout ;
wire \idex|RVALUE1[18]~_Duplicate_1_q ;
wire \alu|ShiftLeft0~33_combout ;
wire \exmen|MEMORYADDRESS~107_combout ;
wire \exmen|MEMORYADDRESS~167_combout ;
wire \alu|ShiftRight0~39_combout ;
wire \exmen|MEMORYADDRESS~168_combout ;
wire \alu|Add0~93_sumout ;
wire \exmen|MEMORYADDRESS~169_combout ;
wire \alu|Mult0~362_sumout ;
wire \alu|Add1~93_sumout ;
wire \exmen|MEMORYADDRESS~198_combout ;
wire \menwb|WRITEDATA[23]~feeder_combout ;
wire \regbank|Register[8][23]~q ;
wire \idex|RVALUE1~303_combout ;
wire \idex|RVALUE1~306_combout ;
wire \idex|RVALUE1~304_combout ;
wire \idex|RVALUE1~305_combout ;
wire \idex|RVALUE1~307_combout ;
wire \idex|RVALUE1~298_combout ;
wire \idex|RVALUE1~301_combout ;
wire \idex|RVALUE1~299_combout ;
wire \idex|RVALUE1~300_combout ;
wire \idex|RVALUE1~302_combout ;
wire \idex|RVALUE1~308_combout ;
wire \idex|RVALUE1[23]~SCLR_LUT_combout ;
wire \idex|RVALUE1[23]~_Duplicate_1_q ;
wire \alu|ShiftRight0~24_combout ;
wire \alu|ShiftRight0~38_combout ;
wire \alu|ALUOut~18_combout ;
wire \alu|ShiftLeft0~11_combout ;
wire \exmen|MEMORYADDRESS~106_combout ;
wire \exmen|MEMORYADDRESS~164_combout ;
wire \exmen|MEMORYADDRESS~165_combout ;
wire \alu|Mult0~358_sumout ;
wire \alu|Add0~89_sumout ;
wire \exmen|MEMORYADDRESS~166_combout ;
wire \alu|Add1~89_sumout ;
wire \exmen|MEMORYADDRESS~202_combout ;
wire \regbank|Register[13][22]~feeder_combout ;
wire \regbank|Register[13][22]~q ;
wire \idex|RVALUE1~315_combout ;
wire \idex|RVALUE1~317_combout ;
wire \idex|RVALUE1~316_combout ;
wire \idex|RVALUE1~318_combout ;
wire \idex|RVALUE1~314_combout ;
wire \idex|RVALUE1~312_combout ;
wire \idex|RVALUE1~309_combout ;
wire \idex|RVALUE1~311_combout ;
wire \idex|RVALUE1~310_combout ;
wire \idex|RVALUE1~313_combout ;
wire \idex|RVALUE1~319_combout ;
wire \idex|RVALUE1[22]~SCLR_LUT_combout ;
wire \idex|RVALUE1[22]~_Duplicate_1_q ;
wire \alu|ShiftLeft0~37_combout ;
wire \alu|ShiftLeft0~41_combout ;
wire \exmen|MEMORYADDRESS~111_combout ;
wire \alu|ShiftLeft0~21_combout ;
wire \exmen|MEMORYADDRESS~179_combout ;
wire \alu|Add0~106 ;
wire \alu|Add0~109_sumout ;
wire \alu|ALUOut~23_combout ;
wire \alu|ShiftRight0~43_combout ;
wire \exmen|MEMORYADDRESS~180_combout ;
wire \exmen|MEMORYADDRESS~181_combout ;
wire \alu|Mult0~35 ;
wire \alu|Mult0~414 ;
wire \alu|Mult0~375 ;
wire \alu|Mult0~378_sumout ;
wire \alu|Add1~106 ;
wire \alu|Add1~109_sumout ;
wire \exmen|MEMORYADDRESS~182_combout ;
wire \menwb|WRITEDATA[27]~feeder_combout ;
wire \regbank|Register[12][27]~q ;
wire \idex|RVALUE2~260_combout ;
wire \idex|RVALUE2~262_combout ;
wire \idex|RVALUE2~261_combout ;
wire \idex|RVALUE2~263_combout ;
wire \idex|RVALUE2~259_combout ;
wire \idex|RVALUE2~256_combout ;
wire \idex|RVALUE2~254_combout ;
wire \idex|RVALUE2~257_combout ;
wire \idex|RVALUE2~255_combout ;
wire \idex|RVALUE2~258_combout ;
wire \idex|RVALUE2~264_combout ;
wire \alu|Add0~110 ;
wire \alu|Add0~113_sumout ;
wire \alu|ShiftLeft0~23_combout ;
wire \exmen|MEMORYADDRESS~112_combout ;
wire \exmen|MEMORYADDRESS~113_combout ;
wire \exmen|MEMORYADDRESS~115_combout ;
wire \exmen|MEMORYADDRESS~142_combout ;
wire \exmen|MEMORYADDRESS~143_combout ;
wire \alu|Mult0~36 ;
wire \alu|Mult0~415 ;
wire \alu|Mult0~379 ;
wire \alu|Mult0~382_sumout ;
wire \alu|Add1~110 ;
wire \alu|Add1~113_sumout ;
wire \exmen|MEMORYADDRESS~144_combout ;
wire \exmen|MEMORYADDRESS~116_combout ;
wire \regbank|Register[21][28]~q ;
wire \idex|RVALUE1~244_combout ;
wire \idex|RVALUE1~246_combout ;
wire \idex|RVALUE1~245_combout ;
wire \idex|RVALUE1~243_combout ;
wire \idex|RVALUE1~247_combout ;
wire \idex|RVALUE1~248_combout ;
wire \idex|RVALUE1~249_combout ;
wire \idex|RVALUE1~250_combout ;
wire \idex|RVALUE1~251_combout ;
wire \idex|RVALUE1~252_combout ;
wire \idex|RVALUE1~253_combout ;
wire \idex|RVALUE1[28]~SCLR_LUT_combout ;
wire \idex|RVALUE1[28]~_Duplicate_1_q ;
wire \exmen|MEMORYADDRESS~125_combout ;
wire \exmen|MEMORYADDRESS~126_combout ;
wire \exmen|MEMORYADDRESS~127_combout ;
wire \exmen|MEMORYADDRESS~151_combout ;
wire \alu|Add0~114 ;
wire \alu|Add0~118 ;
wire \alu|Add0~122 ;
wire \alu|Add0~125_sumout ;
wire \exmen|MEMORYADDRESS~152_combout ;
wire \alu|Mult0~418 ;
wire \alu|Mult0~39 ;
wire \alu|Mult0~417 ;
wire \alu|Mult0~38 ;
wire \alu|Mult0~37 ;
wire \alu|Mult0~416 ;
wire \alu|Mult0~383 ;
wire \alu|Mult0~387 ;
wire \alu|Mult0~391 ;
wire \alu|Mult0~394_sumout ;
wire \alu|Add1~122 ;
wire \alu|Add1~125_sumout ;
wire \exmen|MEMORYADDRESS~153_combout ;
wire \exmen|MEMORYADDRESS~128_combout ;
wire \regbank|Register[13][31]~q ;
wire \idex|RVALUE1~326_combout ;
wire \idex|RVALUE1~327_combout ;
wire \idex|RVALUE1~328_combout ;
wire \idex|RVALUE1~329_combout ;
wire \idex|RVALUE1~325_combout ;
wire \idex|RVALUE1~323_combout ;
wire \idex|RVALUE1~322_combout ;
wire \regbank|Register[25][31]~q ;
wire \idex|RVALUE1~321_combout ;
wire \idex|RVALUE1~320_combout ;
wire \idex|RVALUE1~324_combout ;
wire \idex|RVALUE1~330_combout ;
wire \idex|RVALUE1[31]~SCLR_LUT_combout ;
wire \idex|RVALUE1[31]~_Duplicate_1_q ;
wire \alu|ShiftRight0~13_combout ;
wire \exmen|MEMORYADDRESS~117_combout ;
wire \exmen|MEMORYADDRESS~118_combout ;
wire \alu|ShiftLeft0~25_combout ;
wire \exmen|MEMORYADDRESS~119_combout ;
wire \exmen|MEMORYADDRESS~145_combout ;
wire \alu|Add0~117_sumout ;
wire \exmen|MEMORYADDRESS~146_combout ;
wire \alu|Add1~114 ;
wire \alu|Add1~117_sumout ;
wire \exmen|MEMORYADDRESS~147_combout ;
wire \alu|Mult0~386_sumout ;
wire \exmen|MEMORYADDRESS~120_combout ;
wire \datamen|DataOut[29]~feeder_combout ;
wire \menwb|WRITEDATA[29]~feeder_combout ;
wire \regbank|Register[0][29]~feeder_combout ;
wire \regbank|Register[0][29]~q ;
wire \idex|RVALUE1~350_combout ;
wire \idex|RVALUE1~349_combout ;
wire \idex|RVALUE1~348_combout ;
wire \idex|RVALUE1~351_combout ;
wire \idex|RVALUE1~345_combout ;
wire \idex|RVALUE1~342_combout ;
wire \idex|RVALUE1~343_combout ;
wire \idex|RVALUE1~344_combout ;
wire \idex|RVALUE1~346_combout ;
wire \regbank|Register[8][29]~q ;
wire \idex|RVALUE1~347_combout ;
wire \idex|RVALUE1~352_combout ;
wire \idex|RVALUE1[29]~SCLR_LUT_combout ;
wire \idex|RVALUE1[29]~_Duplicate_1_q ;
wire \alu|Add1~118 ;
wire \alu|Add1~121_sumout ;
wire \alu|ShiftLeft0~27_combout ;
wire \exmen|MEMORYADDRESS~121_combout ;
wire \exmen|MEMORYADDRESS~122_combout ;
wire \exmen|MEMORYADDRESS~123_combout ;
wire \exmen|MEMORYADDRESS~148_combout ;
wire \exmen|MEMORYADDRESS~150_combout ;
wire \alu|Mult0~390_sumout ;
wire \alu|Add0~121_sumout ;
wire \exmen|MEMORYADDRESS~149_combout ;
wire \exmen|MEMORYADDRESS~124_combout ;
wire \regbank|Register[29][30]~q ;
wire \idex|RVALUE2~332_combout ;
wire \idex|RVALUE2~333_combout ;
wire \idex|RVALUE2~334_combout ;
wire \idex|RVALUE2~331_combout ;
wire \idex|RVALUE2~335_combout ;
wire \idex|RVALUE2~338_combout ;
wire \idex|RVALUE2~337_combout ;
wire \idex|RVALUE2~339_combout ;
wire \idex|RVALUE2~340_combout ;
wire \idex|RVALUE2~336_combout ;
wire \idex|RVALUE2~341_combout ;
wire \alumuxB|Output[30]~15_combout ;
wire \exmen|MEMORYADDRESS~6_combout ;
wire \exmen|MEMORYADDRESS~24_combout ;
wire \alu|ShiftRight0~17_combout ;
wire \alu|ShiftRight0~10_combout ;
wire \alu|ShiftRight0~18_combout ;
wire \exmen|MEMORYADDRESS~57_combout ;
wire \exmen|MEMORYADDRESS~58_combout ;
wire \alu|ALUOut~7_combout ;
wire \alu|Mult0~17 ;
wire \exmen|MEMORYADDRESS~59_combout ;
wire \alu|Add1~6 ;
wire \alu|Add1~10 ;
wire \alu|Add1~14 ;
wire \alu|Add1~18 ;
wire \alu|Add1~22 ;
wire \alu|Add1~26 ;
wire \alu|Add1~30 ;
wire \alu|Add1~34 ;
wire \alu|Add1~37_sumout ;
wire \exmen|MEMORYADDRESS~60_combout ;
wire \regbank|Register[5][9]~feeder_combout ;
wire \regbank|Register[5][9]~q ;
wire \idex|RVALUE1~85_combout ;
wire \idex|RVALUE1~84_combout ;
wire \idex|RVALUE1~86_combout ;
wire \idex|RVALUE1~87_combout ;
wire \idex|RVALUE1~83_combout ;
wire \idex|RVALUE1~78_combout ;
wire \idex|RVALUE1~79_combout ;
wire \idex|RVALUE1~80_combout ;
wire \idex|RVALUE1~81_combout ;
wire \idex|RVALUE1~82_combout ;
wire \idex|RVALUE1~88_combout ;
wire \idex|RVALUE1[9]~SCLR_LUT_combout ;
wire \idex|RVALUE1[9]~_Duplicate_2_q ;
wire \alu|Add1~38 ;
wire \alu|Add1~41_sumout ;
wire \alu|ShiftRight0~22_combout ;
wire \alu|ShiftRight0~21_combout ;
wire \exmen|MEMORYADDRESS~61_combout ;
wire \exmen|MEMORYADDRESS~62_combout ;
wire \alu|Add0~38 ;
wire \alu|Add0~41_sumout ;
wire \alu|ALUOut~8_combout ;
wire \alu|Mult0~18 ;
wire \exmen|MEMORYADDRESS~63_combout ;
wire \exmen|MEMORYADDRESS~64_combout ;
wire \regbank|Register[16][10]~q ;
wire \idex|RVALUE1~210_combout ;
wire \idex|RVALUE1~211_combout ;
wire \idex|RVALUE1~213_combout ;
wire \idex|RVALUE1~212_combout ;
wire \idex|RVALUE1~214_combout ;
wire \idex|RVALUE1~216_combout ;
wire \idex|RVALUE1~218_combout ;
wire \idex|RVALUE1~217_combout ;
wire \idex|RVALUE1~219_combout ;
wire \idex|RVALUE1~215_combout ;
wire \idex|RVALUE1~220_combout ;
wire \idex|RVALUE1[10]~SCLR_LUT_combout ;
wire \idex|RVALUE1[10]~_Duplicate_2_q ;
wire \alu|ShiftLeft0~24_combout ;
wire \exmen|MEMORYADDRESS~96_combout ;
wire \alu|ShiftRight0~14_combout ;
wire \exmen|MEMORYADDRESS~97_combout ;
wire \alu|Add0~69_sumout ;
wire \alu|Mult0~25 ;
wire \alu|ALUOut~15_combout ;
wire \exmen|MEMORYADDRESS~98_combout ;
wire \exmen|MEMORYADDRESS~99_combout ;
wire \menwb|WRITEDATA[17]~feeder_combout ;
wire \regbank|Register[1][17]~feeder_combout ;
wire \regbank|Register[1][17]~q ;
wire \idex|RVALUE2~174_combout ;
wire \idex|RVALUE2~172_combout ;
wire \idex|RVALUE2~173_combout ;
wire \idex|RVALUE2~175_combout ;
wire \idex|RVALUE2~166_combout ;
wire \idex|RVALUE2~168_combout ;
wire \idex|RVALUE2~169_combout ;
wire \idex|RVALUE2~167_combout ;
wire \idex|RVALUE2~170_combout ;
wire \regbank|Register[9][17]~DUPLICATE_q ;
wire \idex|RVALUE2~171_combout ;
wire \idex|RVALUE2~176_combout ;
wire \exmen|MEMORYADDRESS~3_combout ;
wire \exmen|MEMORYADDRESS~26_combout ;
wire \alu|ShiftRight0~0_combout ;
wire \alu|ShiftRight0~8_combout ;
wire \alu|ShiftRight0~7_combout ;
wire \exmen|MEMORYADDRESS~53_combout ;
wire \exmen|MEMORYADDRESS~54_combout ;
wire \alu|Add0~33_sumout ;
wire \alu|ALUOut~6_combout ;
wire \alu|Mult0~16 ;
wire \exmen|MEMORYADDRESS~55_combout ;
wire \alu|Add1~33_sumout ;
wire \exmen|MEMORYADDRESS~56_combout ;
wire \regbank|Register[13][8]~q ;
wire \idex|RVALUE2~84_combout ;
wire \idex|RVALUE2~86_combout ;
wire \idex|RVALUE2~85_combout ;
wire \idex|RVALUE2~87_combout ;
wire \idex|RVALUE2~81_combout ;
wire \idex|RVALUE2~79_combout ;
wire \idex|RVALUE2~78_combout ;
wire \idex|RVALUE2~80_combout ;
wire \idex|RVALUE2~82_combout ;
wire \idex|RVALUE2~83_combout ;
wire \idex|RVALUE2~88_combout ;
wire \alumuxB|Output[8]~6_combout ;
wire \alu|Mult0~23 ;
wire \alu|ALUOut~13_combout ;
wire \exmen|MEMORYADDRESS~84_combout ;
wire \alu|Add0~57_sumout ;
wire \exmen|MEMORYADDRESS~76_combout ;
wire \exmen|MEMORYADDRESS~77_combout ;
wire \alu|ALUOut~12_combout ;
wire \exmen|MEMORYADDRESS~78_combout ;
wire \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0_combout ;
wire \exmen|MEMORYADDRESS~22_combout ;
wire \alu|ShiftRight0~20_combout ;
wire \exmen|MEMORYADDRESS~23_combout ;
wire \exmen|MEMORYADDRESS~27_combout ;
wire \exmen|MEMORYADDRESS~132_combout ;
wire \alu|Add0~9_sumout ;
wire \alu|ALUOut~0_combout ;
wire \exmen|MEMORYADDRESS~133_combout ;
wire \alu|Add1~9_sumout ;
wire \alu|Mult0~10 ;
wire \exmen|MEMORYADDRESS~32_combout ;
wire \exmen|MEMORYADDRESS[2]~feeder_combout ;
wire \alu|Add1~13_sumout ;
wire \alu|Add0~13_sumout ;
wire \alu|ALUOut~1_combout ;
wire \exmen|MEMORYADDRESS~135_combout ;
wire \exmen|MEMORYADDRESS~33_combout ;
wire \alu|ShiftRight0~30_combout ;
wire \alu|ShiftRight0~28_combout ;
wire \alu|ShiftRight0~29_combout ;
wire \exmen|MEMORYADDRESS~34_combout ;
wire \exmen|MEMORYADDRESS~35_combout ;
wire \exmen|MEMORYADDRESS~134_combout ;
wire \alu|Mult0~11 ;
wire \exmen|MEMORYADDRESS~36_combout ;
wire \exmen|MEMORYADDRESS[3]~feeder_combout ;
wire \alu|Add1~21_sumout ;
wire \alu|Add0~21_sumout ;
wire \alu|Mult0~13 ;
wire \alu|ShiftRight0~16_combout ;
wire \exmen|MEMORYADDRESS~41_combout ;
wire \exmen|MEMORYADDRESS~42_combout ;
wire \alu|ALUOut~3_combout ;
wire \exmen|MEMORYADDRESS~43_combout ;
wire \exmen|MEMORYADDRESS~44_combout ;
wire \exmen|MEMORYADDRESS[5]~feeder_combout ;
wire \alu|ALUOut~4_combout ;
wire \exmen|MEMORYADDRESS~45_combout ;
wire \exmen|MEMORYADDRESS~46_combout ;
wire \alu|Mult0~14 ;
wire \alu|Add0~25_sumout ;
wire \exmen|MEMORYADDRESS~47_combout ;
wire \alu|Add1~25_sumout ;
wire \exmen|MEMORYADDRESS~48_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode687w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ;
wire \datamen|DataOut~6_combout ;
wire \menwb|WRITEDATA[6]~feeder_combout ;
wire \regbank|Register[7][6]~q ;
wire \idex|RVALUE2~107_combout ;
wire \idex|RVALUE2~108_combout ;
wire \idex|RVALUE2~106_combout ;
wire \idex|RVALUE2~109_combout ;
wire \idex|RVALUE2~100_combout ;
wire \idex|RVALUE2~103_combout ;
wire \idex|RVALUE2~102_combout ;
wire \idex|RVALUE2~101_combout ;
wire \idex|RVALUE2~104_combout ;
wire \idex|RVALUE2~105_combout ;
wire \idex|RVALUE2~110_combout ;
wire \alumuxB|Output[6]~21_combout ;
wire \alu|Mult0~19 ;
wire \exmen|MEMORYADDRESS~65_combout ;
wire \exmen|MEMORYADDRESS~66_combout ;
wire \alu|Add0~42 ;
wire \alu|Add0~45_sumout ;
wire \exmen|MEMORYADDRESS~67_combout ;
wire \alu|Add1~42 ;
wire \alu|Add1~45_sumout ;
wire \exmen|MEMORYADDRESS~68_combout ;
wire \datamen|DataOut[11]~feeder_combout ;
wire \regbank|Register[19][11]~q ;
wire \idex|RVALUE2~202_combout ;
wire \idex|RVALUE2~201_combout ;
wire \idex|RVALUE2~200_combout ;
wire \idex|RVALUE2~199_combout ;
wire \idex|RVALUE2~203_combout ;
wire \idex|RVALUE2~204_combout ;
wire \idex|RVALUE2~207_combout ;
wire \idex|RVALUE2~205_combout ;
wire \idex|RVALUE2~206_combout ;
wire \idex|RVALUE2~208_combout ;
wire \idex|RVALUE2~209_combout ;
wire \alu|Add1~46 ;
wire \alu|Add1~49_sumout ;
wire \alu|Add0~46 ;
wire \alu|Add0~49_sumout ;
wire \alu|ALUOut~10_combout ;
wire \exmen|MEMORYADDRESS~137_combout ;
wire \alu|Mult0~20 ;
wire \exmen|MEMORYADDRESS~69_combout ;
wire \exmen|MEMORYADDRESS~70_combout ;
wire \exmen|MEMORYADDRESS~136_combout ;
wire \exmen|MEMORYADDRESS~71_combout ;
wire \menwb|WRITEDATA[12]~feeder_combout ;
wire \regbank|Register[13][12]~feeder_combout ;
wire \regbank|Register[13][12]~q ;
wire \idex|RVALUE1~238_combout ;
wire \idex|RVALUE1~240_combout ;
wire \idex|RVALUE1~239_combout ;
wire \idex|RVALUE1~241_combout ;
wire \idex|RVALUE1~237_combout ;
wire \idex|RVALUE1~235_combout ;
wire \idex|RVALUE1~233_combout ;
wire \idex|RVALUE1~234_combout ;
wire \idex|RVALUE1~232_combout ;
wire \idex|RVALUE1~236_combout ;
wire \idex|RVALUE1~242_combout ;
wire \idex|RVALUE1[12]~SCLR_LUT_combout ;
wire \idex|RVALUE1[12]~_Duplicate_2_q ;
wire \alu|Add0~50 ;
wire \alu|Add0~53_sumout ;
wire \alu|ALUOut~11_combout ;
wire \exmen|MEMORYADDRESS~139_combout ;
wire \alu|Mult0~21 ;
wire \exmen|MEMORYADDRESS~72_combout ;
wire \exmen|MEMORYADDRESS~73_combout ;
wire \exmen|MEMORYADDRESS~138_combout ;
wire \alu|Add1~53_sumout ;
wire \exmen|MEMORYADDRESS~74_combout ;
wire \datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \exmen|DATAIN[3]~feeder_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a54 ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ;
wire \datamen|DataOut~0_combout ;
wire \menwb|WRITEDATA[5]~feeder_combout ;
wire \regbank|Register[9][5]~q ;
wire \idex|RVALUE2~6_combout ;
wire \idex|RVALUE2~1_combout ;
wire \idex|RVALUE2~2_combout ;
wire \idex|RVALUE2~3_combout ;
wire \idex|RVALUE2~4_combout ;
wire \idex|RVALUE2~5_combout ;
wire \idex|RVALUE2~9_combout ;
wire \idex|RVALUE2~7_combout ;
wire \idex|RVALUE2~8_combout ;
wire \idex|RVALUE2~10_combout ;
wire \idex|RVALUE2~11_combout ;
wire \alumuxB|Output[5]~0_combout ;
wire \alu|Mult0~15 ;
wire \alu|Add0~29_sumout ;
wire \exmen|MEMORYADDRESS~49_combout ;
wire \exmen|MEMORYADDRESS~50_combout ;
wire \exmen|MEMORYADDRESS~51_combout ;
wire \alu|Add1~29_sumout ;
wire \exmen|MEMORYADDRESS~52_combout ;
wire \menwb|WRITEDATA[7]~feeder_combout ;
wire \regbank|Register[10][7]~q ;
wire \idex|RVALUE1~94_combout ;
wire \idex|RVALUE1~91_combout ;
wire \idex|RVALUE1~92_combout ;
wire \idex|RVALUE1~90_combout ;
wire \idex|RVALUE1~89_combout ;
wire \idex|RVALUE1~93_combout ;
wire \idex|RVALUE1~97_combout ;
wire \idex|RVALUE1~95_combout ;
wire \idex|RVALUE1~96_combout ;
wire \idex|RVALUE1~98_combout ;
wire \idex|RVALUE1~99_combout ;
wire \idex|RVALUE1[7]~SCLR_LUT_combout ;
wire \idex|RVALUE1[7]~_Duplicate_2_q ;
wire \alu|ShiftLeft0~14_combout ;
wire \exmen|MEMORYADDRESS~104_combout ;
wire \exmen|MEMORYADDRESS~158_combout ;
wire \exmen|MEMORYADDRESS~159_combout ;
wire \alu|Add0~81_sumout ;
wire \exmen|MEMORYADDRESS~160_combout ;
wire \alu|Mult0~350_sumout ;
wire \alu|Add1~81_sumout ;
wire \exmen|MEMORYADDRESS~210_combout ;
wire \regbank|Register[12][20]~feeder_combout ;
wire \regbank|Register[12][20]~q ;
wire \idex|RVALUE1~128_combout ;
wire \idex|RVALUE1~130_combout ;
wire \idex|RVALUE1~129_combout ;
wire \idex|RVALUE1~131_combout ;
wire \idex|RVALUE1~124_combout ;
wire \idex|RVALUE1~125_combout ;
wire \idex|RVALUE1~122_combout ;
wire \regbank|Register[21][20]~q ;
wire \idex|RVALUE1~123_combout ;
wire \idex|RVALUE1~126_combout ;
wire \idex|RVALUE1~127_combout ;
wire \idex|RVALUE1~132_combout ;
wire \idex|RVALUE1[20]~SCLR_LUT_combout ;
wire \idex|RVALUE1[20]~_Duplicate_1_q ;
wire \alu|ShiftRight0~1_combout ;
wire \alu|ShiftRight0~36_combout ;
wire \alu|ShiftRight0~6_combout ;
wire \exmen|MEMORYADDRESS~37_combout ;
wire \exmen|MEMORYADDRESS~38_combout ;
wire \alu|Add0~17_sumout ;
wire \alu|Mult0~12 ;
wire \exmen|MEMORYADDRESS~39_combout ;
wire \alu|Add1~17_sumout ;
wire \exmen|MEMORYADDRESS~40_combout ;
wire \exmen|DATAIN[4]~feeder_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a53 ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ;
wire \datamen|DataOut~1_combout ;
wire \regbank|Register[8][4]~q ;
wire \idex|RVALUE2~17_combout ;
wire \idex|RVALUE2~12_combout ;
wire \idex|RVALUE2~14_combout ;
wire \idex|RVALUE2~13_combout ;
wire \idex|RVALUE2~15_combout ;
wire \idex|RVALUE2~16_combout ;
wire \idex|RVALUE2~18_combout ;
wire \idex|RVALUE2~19_combout ;
wire \idex|RVALUE2~20_combout ;
wire \idex|RVALUE2~21_combout ;
wire \idex|RVALUE2~22_combout ;
wire \alumuxB|Output[4]~1_combout ;
wire \alu|Mult0~22 ;
wire \exmen|MEMORYADDRESS~140_combout ;
wire \exmen|MEMORYADDRESS~81_combout ;
wire \datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ;
wire \datamen|DataOut~2_combout ;
wire \menwb|WRITEDATA[3]~feeder_combout ;
wire \regbank|Register[8][3]~q ;
wire \idex|RVALUE2~28_combout ;
wire \idex|RVALUE2~23_combout ;
wire \idex|RVALUE2~24_combout ;
wire \idex|RVALUE2~26_combout ;
wire \regbank|Register[18][3]~DUPLICATE_q ;
wire \idex|RVALUE2~25_combout ;
wire \idex|RVALUE2~27_combout ;
wire \idex|RVALUE2~31_combout ;
wire \idex|RVALUE2~30_combout ;
wire \idex|RVALUE2~29_combout ;
wire \idex|RVALUE2~32_combout ;
wire \idex|RVALUE2~33_combout ;
wire \alumuxB|Output[3]~2_combout ;
wire \alu|Mult0~24 ;
wire \alu|ALUOut~14_combout ;
wire \alu|ShiftRight0~4_combout ;
wire \exmen|MEMORYADDRESS~87_combout ;
wire \exmen|MEMORYADDRESS~88_combout ;
wire \alu|Add0~65_sumout ;
wire \exmen|MEMORYADDRESS~89_combout ;
wire \alu|Add1~65_sumout ;
wire \exmen|MEMORYADDRESS~90_combout ;
wire \regbank|Register[28][16]~q ;
wire \idex|RVALUE2~177_combout ;
wire \idex|RVALUE2~180_combout ;
wire \idex|RVALUE2~178_combout ;
wire \idex|RVALUE2~179_combout ;
wire \idex|RVALUE2~181_combout ;
wire \idex|RVALUE2~182_combout ;
wire \idex|RVALUE2~185_combout ;
wire \idex|RVALUE2~183_combout ;
wire \idex|RVALUE2~184_combout ;
wire \idex|RVALUE2~186_combout ;
wire \idex|RVALUE2~187_combout ;
wire \exmen|MEMORYADDRESS~2_combout ;
wire \ctrlunit|PCSelect[0]~0_combout ;
wire \exmen|MEMORYADDRESS~10_combout ;
wire \alu|ShiftRight0~5_combout ;
wire \alu|ShiftRight0~9_combout ;
wire \exmen|MEMORYADDRESS~230_combout ;
wire \alu|Mult0~8_resulta ;
wire \alu|Add1~1_sumout ;
wire \alu|Add0~1_sumout ;
wire \exmen|MEMORYADDRESS~130_combout ;
wire \exmen|MEMORYADDRESS~12_combout ;
wire \exmen|MEMORYADDRESS~129_combout ;
wire \exmen|MEMORYADDRESS~13_combout ;
wire \alu|LessThan0~12_combout ;
wire \alu|LessThan0~11_combout ;
wire \alu|LessThan0~9_combout ;
wire \alu|LessThan0~10_combout ;
wire \alu|LessThan0~8_combout ;
wire \alu|Equal0~2_combout ;
wire \alu|Equal0~3_combout ;
wire \alu|LessThan0~14_combout ;
wire \alu|LessThan0~18_combout ;
wire \alu|LessThan0~16_combout ;
wire \alu|LessThan0~17_combout ;
wire \alu|LessThan0~13_combout ;
wire \alu|LessThan0~15_combout ;
wire \alu|Equal0~4_combout ;
wire \alu|LessThan0~2_combout ;
wire \alu|LessThan0~1_combout ;
wire \alu|Equal0~1_combout ;
wire \alu|LessThan0~6_combout ;
wire \alu|LessThan0~4_combout ;
wire \alu|LessThan0~5_combout ;
wire \alu|LessThan0~3_combout ;
wire \alu|LessThan0~0_combout ;
wire \alu|Equal0~0_combout ;
wire \alu|LessThan0~7_combout ;
wire \alu|Equal0~5_combout ;
wire \alu|LessThan0~32_combout ;
wire \alu|LessThan0~28_combout ;
wire \alu|LessThan0~29_combout ;
wire \alu|LessThan0~30_combout ;
wire \alu|LessThan0~31_combout ;
wire \alu|LessThan0~33_combout ;
wire \alu|LessThan0~22_combout ;
wire \alu|LessThan0~19_combout ;
wire \alu|LessThan0~20_combout ;
wire \alu|LessThan0~21_combout ;
wire \alu|LessThan0~24_combout ;
wire \alu|LessThan0~23_combout ;
wire \alu|LessThan0~25_combout ;
wire \alu|LessThan0~26_combout ;
wire \alu|LessThan0~27_combout ;
wire \alu|LessThan0~34_combout ;
wire \alu|LessThan0~35_combout ;
wire \exmen|MEMORYADDRESS~0_combout ;
wire \exmen|MEMORYADDRESS~14_combout ;
wire \exmen|DATAIN[0]~feeder_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \exmen|DATAIN[1]~feeder_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ;
wire \datamen|DataOut~5_combout ;
wire \regbank|Register[23][0]~q ;
wire \idex|RVALUE1~59_combout ;
wire \idex|RVALUE1~57_combout ;
wire \idex|RVALUE1~56_combout ;
wire \idex|RVALUE1~58_combout ;
wire \idex|RVALUE1~60_combout ;
wire \idex|RVALUE1~63_combout ;
wire \idex|RVALUE1~64_combout ;
wire \idex|RVALUE1~62_combout ;
wire \idex|RVALUE1~65_combout ;
wire \idex|RVALUE1~61_combout ;
wire \idex|RVALUE1~66_combout ;
wire \idex|RVALUE1[0]~SCLR_LUT_combout ;
wire \idex|RVALUE1[0]~_Duplicate_2_q ;
wire \alu|Add1~2 ;
wire \alu|Add1~5_sumout ;
wire \exmen|MEMORYADDRESS~131_combout ;
wire \alu|Mult0~9 ;
wire \exmen|MEMORYADDRESS~19_combout ;
wire \alu|Equal0~8_combout ;
wire \exmen|MEMORYADDRESS~17_combout ;
wire \exmen|MEMORYADDRESS~20_combout ;
wire \exmen|MEMORYADDRESS~15_combout ;
wire \alu|ShiftRight0~15_combout ;
wire \alu|ShiftRight0~19_combout ;
wire \exmen|MEMORYADDRESS~16_combout ;
wire \alu|Add0~5_sumout ;
wire \exmen|MEMORYADDRESS~18_combout ;
wire \alu|LessThan0~36_combout ;
wire \exmen|MEMORYADDRESS~21_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a50 ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ;
wire \datamen|DataOut~4_combout ;
wire \menwb|WRITEDATA[1]~feeder_combout ;
wire \regbank|Register[8][1]~q ;
wire \regbank|Register[9][1]~q ;
wire \idex|RVALUE2~50_combout ;
wire \idex|RVALUE2~45_combout ;
wire \idex|RVALUE2~46_combout ;
wire \idex|RVALUE2~48_combout ;
wire \idex|RVALUE2~47_combout ;
wire \idex|RVALUE2~49_combout ;
wire \idex|RVALUE2~53_combout ;
wire \idex|RVALUE2~51_combout ;
wire \idex|RVALUE2~52_combout ;
wire \idex|RVALUE2~54_combout ;
wire \idex|RVALUE2~55_combout ;
wire \alu|ShiftRight0~34_combout ;
wire \exmen|MEMORYADDRESS~82_combout ;
wire \exmen|MEMORYADDRESS~83_combout ;
wire \exmen|MEMORYADDRESS~141_combout ;
wire \exmen|MEMORYADDRESS~85_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ;
wire \datamen|DataOut~3_combout ;
wire \menwb|WRITEDATA[2]~feeder_combout ;
wire \regbank|Register[8][2]~q ;
wire \idex|RVALUE1~39_combout ;
wire \idex|RVALUE1~34_combout ;
wire \idex|RVALUE1~37_combout ;
wire \idex|RVALUE1~35_combout ;
wire \idex|RVALUE1~36_combout ;
wire \idex|RVALUE1~38_combout ;
wire \idex|RVALUE1~42_combout ;
wire \idex|RVALUE1~40_combout ;
wire \idex|RVALUE1~41_combout ;
wire \idex|RVALUE1~43_combout ;
wire \idex|RVALUE1~44_combout ;
wire \idex|RVALUE1[2]~SCLR_LUT_combout ;
wire \idex|RVALUE1[2]~_Duplicate_2_q ;
wire \alu|Equal0~6_combout ;
wire \alu|Equal0~7_combout ;
wire \ctrlunit|PCSelect[0]~1_combout ;
wire \ctrlunit|PCSelect[0]~2_combout ;
wire \insmem|mem~4106_combout ;
wire \insmem|Equal0~3_combout ;
wire \insmem|ended[0]~0_combout ;
wire \insmem|IMM[2]~DUPLICATE_q ;
wire \insmem|NEWPC[3]~3_combout ;
wire \insmem|mem~4101_combout ;
wire \insmem|mem~4112_combout ;
wire \pcreg|DataOut[2]~feeder_combout ;
wire \insmem|Add0~9_sumout ;
wire \insmem|NEWPC[2]~2_combout ;
wire \insmem|mem~4111_combout ;
wire \pcreg|DataOut[1]~feeder_combout ;
wire \insmem|Add0~5_sumout ;
wire \insmem|NEWPC[1]~1_combout ;
wire \insmem|mem~4105_combout ;
wire \insmem|UsableInstruc~0_combout ;
wire \insmem|Equal1~0_combout ;
wire \insmem|Add0~1_sumout ;
wire \insmem|NEWPC[0]~0_combout ;
wire \insmem|mem~4099_combout ;
wire \pcreg|DataOut[4]~feeder_combout ;
wire \insmem|Add0~17_sumout ;
wire \insmem|NEWPC[4]~4_combout ;
wire \insmem|Equal0~2_combout ;
wire \pcreg|DataOut[6]~feeder_combout ;
wire \insmem|Add0~22 ;
wire \insmem|Add0~25_sumout ;
wire \insmem|NEWPC[6]~6_combout ;
wire \insmem|mem~4097_combout ;
wire \insmem|mem~4098_combout ;
wire \pcreg|DataOut[7]~feeder_combout ;
wire \insmem|Add0~26 ;
wire \insmem|Add0~29_sumout ;
wire \insmem|NEWPC[7]~7_combout ;
wire \pcreg|DataOut[8]~feeder_combout ;
wire \insmem|Add0~30 ;
wire \insmem|Add0~33_sumout ;
wire \insmem|NEWPC[8]~8_combout ;
wire \pcreg|DataOut[9]~feeder_combout ;
wire \insmem|Add0~34 ;
wire \insmem|Add0~37_sumout ;
wire \insmem|NEWPC[9]~9_combout ;
wire \pcreg|DataOut[10]~feeder_combout ;
wire \insmem|Add0~38 ;
wire \insmem|Add0~41_sumout ;
wire \insmem|NEWPC[10]~10_combout ;
wire \pcreg|DataOut[11]~feeder_combout ;
wire \insmem|Add0~42 ;
wire \insmem|Add0~45_sumout ;
wire \insmem|NEWPC[11]~11_combout ;
wire \pcreg|DataOut[12]~feeder_combout ;
wire \insmem|Add0~46 ;
wire \insmem|Add0~49_sumout ;
wire \insmem|NEWPC[12]~12_combout ;
wire \pcreg|DataOut[13]~feeder_combout ;
wire \insmem|Add0~50 ;
wire \insmem|Add0~53_sumout ;
wire \insmem|NEWPC[13]~13_combout ;
wire \pcreg|DataOut[14]~feeder_combout ;
wire \insmem|Add0~54 ;
wire \insmem|Add0~57_sumout ;
wire \insmem|NEWPC[14]~14_combout ;
wire \pcreg|DataOut[15]~feeder_combout ;
wire \insmem|Add0~58 ;
wire \insmem|Add0~61_sumout ;
wire \insmem|NEWPC[15]~15_combout ;
wire \pcreg|DataOut[16]~feeder_combout ;
wire \insmem|Add0~62 ;
wire \insmem|Add0~65_sumout ;
wire \insmem|NEWPC[16]~16_combout ;
wire \pcreg|DataOut[17]~feeder_combout ;
wire \insmem|Add0~66 ;
wire \insmem|Add0~69_sumout ;
wire \insmem|NEWPC[17]~17_combout ;
wire \pcreg|DataOut[18]~feeder_combout ;
wire \insmem|Add0~70 ;
wire \insmem|Add0~73_sumout ;
wire \insmem|NEWPC[18]~18_combout ;
wire \pcreg|DataOut[19]~feeder_combout ;
wire \insmem|Add0~74 ;
wire \insmem|Add0~77_sumout ;
wire \insmem|NEWPC[19]~19_combout ;
wire \pcreg|DataOut[20]~feeder_combout ;
wire \insmem|Add0~78 ;
wire \insmem|Add0~81_sumout ;
wire \insmem|NEWPC[20]~20_combout ;
wire \pcreg|DataOut[21]~feeder_combout ;
wire \insmem|Add0~82 ;
wire \insmem|Add0~85_sumout ;
wire \insmem|NEWPC[21]~21_combout ;
wire \pcreg|DataOut[22]~feeder_combout ;
wire \insmem|Add0~86 ;
wire \insmem|Add0~89_sumout ;
wire \insmem|NEWPC[22]~22_combout ;
wire \pcreg|DataOut[23]~feeder_combout ;
wire \insmem|Add0~90 ;
wire \insmem|Add0~93_sumout ;
wire \insmem|NEWPC[23]~23_combout ;
wire \pcreg|DataOut[24]~feeder_combout ;
wire \insmem|Add0~94 ;
wire \insmem|Add0~97_sumout ;
wire \insmem|NEWPC[24]~24_combout ;
wire \pcreg|DataOut[25]~feeder_combout ;
wire \insmem|Add0~98 ;
wire \insmem|Add0~101_sumout ;
wire \insmem|NEWPC[25]~25_combout ;
wire \pcreg|DataOut[26]~feeder_combout ;
wire \insmem|Add0~102 ;
wire \insmem|Add0~105_sumout ;
wire \insmem|NEWPC[26]~26_combout ;
wire \pcreg|DataOut[27]~feeder_combout ;
wire \insmem|Add0~106 ;
wire \insmem|Add0~109_sumout ;
wire \insmem|NEWPC[27]~27_combout ;
wire \pcreg|DataOut[28]~feeder_combout ;
wire \insmem|Add0~110 ;
wire \insmem|Add0~113_sumout ;
wire \insmem|NEWPC[28]~28_combout ;
wire \pcreg|DataOut[29]~feeder_combout ;
wire \insmem|Add0~114 ;
wire \insmem|Add0~117_sumout ;
wire \insmem|NEWPC[29]~29_combout ;
wire \pcreg|DataOut[30]~feeder_combout ;
wire \insmem|Add0~118 ;
wire \insmem|Add0~121_sumout ;
wire \insmem|NEWPC[30]~30_combout ;
wire \pcreg|DataOut[31]~feeder_combout ;
wire \insmem|Add0~122 ;
wire \insmem|Add0~125_sumout ;
wire \insmem|NEWPC[31]~31_combout ;
wire [0:0] \ctrlunit|MemWD ;
wire [0:0] \ctrlunit|MemRD ;
wire [0:0] \ctrlunit|RegWrite ;
wire [4:0] \ifid|OPCODE ;
wire [0:0] \ctrlunit|BSelector ;
wire [1:0] \ctrlunit|RegSelector ;
wire [4:0] \idex|OPCODE ;
wire [5:0] move_cont;
wire [0:0] \insmem|ended ;
wire [0:0] \idex|MEMWD ;
wire [31:0] \idex|RVALUE2 ;
wire [31:0] \exmen|DATAIN ;
wire [0:0] \exmen|MEMWD ;
wire [16:0] \ifid|IMM ;
wire [31:0] \pcreg|DataOut ;
wire [4:0] \ifid|RD ;
wire [2:0] \datamen|Memory_rtl_0|auto_generated|address_reg_b ;
wire [4:0] \exmen|WRITEADDRESS ;
wire [31:0] \exmen|MEMORYADDRESS ;
wire [4:0] \insmem|OpCode ;
wire [31:0] \idex|IMMVALUE ;
wire [16:0] \insmem|IMM ;
wire [0:0] \idex|BSELECTOR ;
wire [0:0] \idex|MEMRD ;
wire [4:0] \ifid|RS ;
wire [31:0] \menwb|WRITEDATA ;
wire [0:0] \exmen|REGWRITE ;
wire [31:0] \insmem|JADDR ;
wire [31:0] \datamen|DataOut ;
wire [0:0] \exmen|MEMRD ;
wire [0:0] \menwb|REGWRITE ;
wire [4:0] \idex|RD ;
wire [3:0] \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w ;
wire [4:0] \menwb|WRITEADDRESS ;
wire [0:0] \idex|REGWRITE ;

wire [63:0] \alu|Mult0~8_RESULTA_bus ;
wire [63:0] \alu|Mult0~405_RESULTA_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [1:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [1:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [1:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [1:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \datamen|Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;

assign \alu|Mult0~8_resulta  = \alu|Mult0~8_RESULTA_bus [0];
assign \alu|Mult0~9  = \alu|Mult0~8_RESULTA_bus [1];
assign \alu|Mult0~10  = \alu|Mult0~8_RESULTA_bus [2];
assign \alu|Mult0~11  = \alu|Mult0~8_RESULTA_bus [3];
assign \alu|Mult0~12  = \alu|Mult0~8_RESULTA_bus [4];
assign \alu|Mult0~13  = \alu|Mult0~8_RESULTA_bus [5];
assign \alu|Mult0~14  = \alu|Mult0~8_RESULTA_bus [6];
assign \alu|Mult0~15  = \alu|Mult0~8_RESULTA_bus [7];
assign \alu|Mult0~16  = \alu|Mult0~8_RESULTA_bus [8];
assign \alu|Mult0~17  = \alu|Mult0~8_RESULTA_bus [9];
assign \alu|Mult0~18  = \alu|Mult0~8_RESULTA_bus [10];
assign \alu|Mult0~19  = \alu|Mult0~8_RESULTA_bus [11];
assign \alu|Mult0~20  = \alu|Mult0~8_RESULTA_bus [12];
assign \alu|Mult0~21  = \alu|Mult0~8_RESULTA_bus [13];
assign \alu|Mult0~22  = \alu|Mult0~8_RESULTA_bus [14];
assign \alu|Mult0~23  = \alu|Mult0~8_RESULTA_bus [15];
assign \alu|Mult0~24  = \alu|Mult0~8_RESULTA_bus [16];
assign \alu|Mult0~25  = \alu|Mult0~8_RESULTA_bus [17];
assign \alu|Mult0~26  = \alu|Mult0~8_RESULTA_bus [18];
assign \alu|Mult0~27  = \alu|Mult0~8_RESULTA_bus [19];
assign \alu|Mult0~28  = \alu|Mult0~8_RESULTA_bus [20];
assign \alu|Mult0~29  = \alu|Mult0~8_RESULTA_bus [21];
assign \alu|Mult0~30  = \alu|Mult0~8_RESULTA_bus [22];
assign \alu|Mult0~31  = \alu|Mult0~8_RESULTA_bus [23];
assign \alu|Mult0~32  = \alu|Mult0~8_RESULTA_bus [24];
assign \alu|Mult0~33  = \alu|Mult0~8_RESULTA_bus [25];
assign \alu|Mult0~34  = \alu|Mult0~8_RESULTA_bus [26];
assign \alu|Mult0~35  = \alu|Mult0~8_RESULTA_bus [27];
assign \alu|Mult0~36  = \alu|Mult0~8_RESULTA_bus [28];
assign \alu|Mult0~37  = \alu|Mult0~8_RESULTA_bus [29];
assign \alu|Mult0~38  = \alu|Mult0~8_RESULTA_bus [30];
assign \alu|Mult0~39  = \alu|Mult0~8_RESULTA_bus [31];
assign \alu|Mult0~40  = \alu|Mult0~8_RESULTA_bus [32];
assign \alu|Mult0~41  = \alu|Mult0~8_RESULTA_bus [33];
assign \alu|Mult0~42  = \alu|Mult0~8_RESULTA_bus [34];
assign \alu|Mult0~43  = \alu|Mult0~8_RESULTA_bus [35];
assign \alu|Mult0~44  = \alu|Mult0~8_RESULTA_bus [36];
assign \alu|Mult0~45  = \alu|Mult0~8_RESULTA_bus [37];
assign \alu|Mult0~46  = \alu|Mult0~8_RESULTA_bus [38];
assign \alu|Mult0~47  = \alu|Mult0~8_RESULTA_bus [39];
assign \alu|Mult0~48  = \alu|Mult0~8_RESULTA_bus [40];
assign \alu|Mult0~49  = \alu|Mult0~8_RESULTA_bus [41];
assign \alu|Mult0~50  = \alu|Mult0~8_RESULTA_bus [42];
assign \alu|Mult0~51  = \alu|Mult0~8_RESULTA_bus [43];
assign \alu|Mult0~52  = \alu|Mult0~8_RESULTA_bus [44];
assign \alu|Mult0~53  = \alu|Mult0~8_RESULTA_bus [45];
assign \alu|Mult0~54  = \alu|Mult0~8_RESULTA_bus [46];
assign \alu|Mult0~55  = \alu|Mult0~8_RESULTA_bus [47];
assign \alu|Mult0~56  = \alu|Mult0~8_RESULTA_bus [48];
assign \alu|Mult0~57  = \alu|Mult0~8_RESULTA_bus [49];
assign \alu|Mult0~58  = \alu|Mult0~8_RESULTA_bus [50];
assign \alu|Mult0~59  = \alu|Mult0~8_RESULTA_bus [51];
assign \alu|Mult0~60  = \alu|Mult0~8_RESULTA_bus [52];
assign \alu|Mult0~61  = \alu|Mult0~8_RESULTA_bus [53];
assign \alu|Mult0~62  = \alu|Mult0~8_RESULTA_bus [54];
assign \alu|Mult0~63  = \alu|Mult0~8_RESULTA_bus [55];
assign \alu|Mult0~64  = \alu|Mult0~8_RESULTA_bus [56];
assign \alu|Mult0~65  = \alu|Mult0~8_RESULTA_bus [57];
assign \alu|Mult0~66  = \alu|Mult0~8_RESULTA_bus [58];
assign \alu|Mult0~67  = \alu|Mult0~8_RESULTA_bus [59];
assign \alu|Mult0~68  = \alu|Mult0~8_RESULTA_bus [60];
assign \alu|Mult0~69  = \alu|Mult0~8_RESULTA_bus [61];
assign \alu|Mult0~70  = \alu|Mult0~8_RESULTA_bus [62];
assign \alu|Mult0~71  = \alu|Mult0~8_RESULTA_bus [63];

assign \alu|Mult0~405_resulta  = \alu|Mult0~405_RESULTA_bus [0];
assign \alu|Mult0~406  = \alu|Mult0~405_RESULTA_bus [1];
assign \alu|Mult0~407  = \alu|Mult0~405_RESULTA_bus [2];
assign \alu|Mult0~408  = \alu|Mult0~405_RESULTA_bus [3];
assign \alu|Mult0~409  = \alu|Mult0~405_RESULTA_bus [4];
assign \alu|Mult0~410  = \alu|Mult0~405_RESULTA_bus [5];
assign \alu|Mult0~411  = \alu|Mult0~405_RESULTA_bus [6];
assign \alu|Mult0~412  = \alu|Mult0~405_RESULTA_bus [7];
assign \alu|Mult0~413  = \alu|Mult0~405_RESULTA_bus [8];
assign \alu|Mult0~414  = \alu|Mult0~405_RESULTA_bus [9];
assign \alu|Mult0~415  = \alu|Mult0~405_RESULTA_bus [10];
assign \alu|Mult0~416  = \alu|Mult0~405_RESULTA_bus [11];
assign \alu|Mult0~417  = \alu|Mult0~405_RESULTA_bus [12];
assign \alu|Mult0~418  = \alu|Mult0~405_RESULTA_bus [13];
assign \alu|Mult0~419  = \alu|Mult0~405_RESULTA_bus [14];
assign \alu|Mult0~420  = \alu|Mult0~405_RESULTA_bus [15];
assign \alu|Mult0~421  = \alu|Mult0~405_RESULTA_bus [16];
assign \alu|Mult0~422  = \alu|Mult0~405_RESULTA_bus [17];
assign \alu|Mult0~423  = \alu|Mult0~405_RESULTA_bus [18];
assign \alu|Mult0~424  = \alu|Mult0~405_RESULTA_bus [19];
assign \alu|Mult0~425  = \alu|Mult0~405_RESULTA_bus [20];
assign \alu|Mult0~426  = \alu|Mult0~405_RESULTA_bus [21];
assign \alu|Mult0~427  = \alu|Mult0~405_RESULTA_bus [22];
assign \alu|Mult0~428  = \alu|Mult0~405_RESULTA_bus [23];
assign \alu|Mult0~429  = \alu|Mult0~405_RESULTA_bus [24];
assign \alu|Mult0~430  = \alu|Mult0~405_RESULTA_bus [25];
assign \alu|Mult0~431  = \alu|Mult0~405_RESULTA_bus [26];
assign \alu|Mult0~432  = \alu|Mult0~405_RESULTA_bus [27];
assign \alu|Mult0~433  = \alu|Mult0~405_RESULTA_bus [28];
assign \alu|Mult0~434  = \alu|Mult0~405_RESULTA_bus [29];
assign \alu|Mult0~435  = \alu|Mult0~405_RESULTA_bus [30];
assign \alu|Mult0~436  = \alu|Mult0~405_RESULTA_bus [31];
assign \alu|Mult0~437  = \alu|Mult0~405_RESULTA_bus [32];
assign \alu|Mult0~438  = \alu|Mult0~405_RESULTA_bus [33];
assign \alu|Mult0~439  = \alu|Mult0~405_RESULTA_bus [34];
assign \alu|Mult0~440  = \alu|Mult0~405_RESULTA_bus [35];
assign \alu|Mult0~441  = \alu|Mult0~405_RESULTA_bus [36];
assign \alu|Mult0~442  = \alu|Mult0~405_RESULTA_bus [37];
assign \alu|Mult0~443  = \alu|Mult0~405_RESULTA_bus [38];
assign \alu|Mult0~444  = \alu|Mult0~405_RESULTA_bus [39];
assign \alu|Mult0~445  = \alu|Mult0~405_RESULTA_bus [40];
assign \alu|Mult0~446  = \alu|Mult0~405_RESULTA_bus [41];
assign \alu|Mult0~447  = \alu|Mult0~405_RESULTA_bus [42];
assign \alu|Mult0~448  = \alu|Mult0~405_RESULTA_bus [43];
assign \alu|Mult0~449  = \alu|Mult0~405_RESULTA_bus [44];
assign \alu|Mult0~450  = \alu|Mult0~405_RESULTA_bus [45];
assign \alu|Mult0~451  = \alu|Mult0~405_RESULTA_bus [46];
assign \alu|Mult0~452  = \alu|Mult0~405_RESULTA_bus [47];
assign \alu|Mult0~453  = \alu|Mult0~405_RESULTA_bus [48];
assign \alu|Mult0~454  = \alu|Mult0~405_RESULTA_bus [49];
assign \alu|Mult0~455  = \alu|Mult0~405_RESULTA_bus [50];
assign \alu|Mult0~456  = \alu|Mult0~405_RESULTA_bus [51];
assign \alu|Mult0~457  = \alu|Mult0~405_RESULTA_bus [52];
assign \alu|Mult0~458  = \alu|Mult0~405_RESULTA_bus [53];
assign \alu|Mult0~459  = \alu|Mult0~405_RESULTA_bus [54];
assign \alu|Mult0~460  = \alu|Mult0~405_RESULTA_bus [55];
assign \alu|Mult0~461  = \alu|Mult0~405_RESULTA_bus [56];
assign \alu|Mult0~462  = \alu|Mult0~405_RESULTA_bus [57];
assign \alu|Mult0~463  = \alu|Mult0~405_RESULTA_bus [58];
assign \alu|Mult0~464  = \alu|Mult0~405_RESULTA_bus [59];
assign \alu|Mult0~465  = \alu|Mult0~405_RESULTA_bus [60];
assign \alu|Mult0~466  = \alu|Mult0~405_RESULTA_bus [61];
assign \alu|Mult0~467  = \alu|Mult0~405_RESULTA_bus [62];
assign \alu|Mult0~468  = \alu|Mult0~405_RESULTA_bus [63];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a33~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a40~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a47~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a12~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a19~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a26~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a32~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a39~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a46~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a11~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a18~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a25~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a31~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a38~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a45~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a52~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];
assign \datamen|Memory_rtl_0|auto_generated|ram_block1a54  = \datamen|Memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [1];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a3~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a10~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a17~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a24~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a30~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a37~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a44~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a51~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];
assign \datamen|Memory_rtl_0|auto_generated|ram_block1a53  = \datamen|Memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [1];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a2~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a9~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a16~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a23~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a29~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a36~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a43~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a8~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a15~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a22~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a28~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a35~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a42~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a49~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];
assign \datamen|Memory_rtl_0|auto_generated|ram_block1a50  = \datamen|Memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [1];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a7~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a14~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a21~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a34~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a41~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a48~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a55~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a6~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a13~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a20~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \datamen|Memory_rtl_0|auto_generated|ram_block1a27~portbdataout  = \datamen|Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \newClock[0]~output (
	.i(\newClock[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(newClock[0]),
	.obar());
// synopsys translate_off
defparam \newClock[0]~output .bus_hold = "false";
defparam \newClock[0]~output .open_drain_output = "false";
defparam \newClock[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \inst[0]~output (
	.i(\insmem|IMM [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[0]),
	.obar());
// synopsys translate_off
defparam \inst[0]~output .bus_hold = "false";
defparam \inst[0]~output .open_drain_output = "false";
defparam \inst[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \inst[1]~output (
	.i(\insmem|IMM [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[1]),
	.obar());
// synopsys translate_off
defparam \inst[1]~output .bus_hold = "false";
defparam \inst[1]~output .open_drain_output = "false";
defparam \inst[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \inst[2]~output (
	.i(\insmem|IMM[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[2]),
	.obar());
// synopsys translate_off
defparam \inst[2]~output .bus_hold = "false";
defparam \inst[2]~output .open_drain_output = "false";
defparam \inst[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \inst[3]~output (
	.i(\insmem|IMM[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[3]),
	.obar());
// synopsys translate_off
defparam \inst[3]~output .bus_hold = "false";
defparam \inst[3]~output .open_drain_output = "false";
defparam \inst[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \inst[4]~output (
	.i(\insmem|IMM [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[4]),
	.obar());
// synopsys translate_off
defparam \inst[4]~output .bus_hold = "false";
defparam \inst[4]~output .open_drain_output = "false";
defparam \inst[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \inst[5]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[5]),
	.obar());
// synopsys translate_off
defparam \inst[5]~output .bus_hold = "false";
defparam \inst[5]~output .open_drain_output = "false";
defparam \inst[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \inst[6]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[6]),
	.obar());
// synopsys translate_off
defparam \inst[6]~output .bus_hold = "false";
defparam \inst[6]~output .open_drain_output = "false";
defparam \inst[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \inst[7]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[7]),
	.obar());
// synopsys translate_off
defparam \inst[7]~output .bus_hold = "false";
defparam \inst[7]~output .open_drain_output = "false";
defparam \inst[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \inst[8]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[8]),
	.obar());
// synopsys translate_off
defparam \inst[8]~output .bus_hold = "false";
defparam \inst[8]~output .open_drain_output = "false";
defparam \inst[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \inst[9]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[9]),
	.obar());
// synopsys translate_off
defparam \inst[9]~output .bus_hold = "false";
defparam \inst[9]~output .open_drain_output = "false";
defparam \inst[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \inst[10]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[10]),
	.obar());
// synopsys translate_off
defparam \inst[10]~output .bus_hold = "false";
defparam \inst[10]~output .open_drain_output = "false";
defparam \inst[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \inst[11]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[11]),
	.obar());
// synopsys translate_off
defparam \inst[11]~output .bus_hold = "false";
defparam \inst[11]~output .open_drain_output = "false";
defparam \inst[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \inst[12]~output (
	.i(\insmem|IMM [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[12]),
	.obar());
// synopsys translate_off
defparam \inst[12]~output .bus_hold = "false";
defparam \inst[12]~output .open_drain_output = "false";
defparam \inst[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \inst[13]~output (
	.i(\insmem|IMM[13]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[13]),
	.obar());
// synopsys translate_off
defparam \inst[13]~output .bus_hold = "false";
defparam \inst[13]~output .open_drain_output = "false";
defparam \inst[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \inst[14]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[14]),
	.obar());
// synopsys translate_off
defparam \inst[14]~output .bus_hold = "false";
defparam \inst[14]~output .open_drain_output = "false";
defparam \inst[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \inst[15]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[15]),
	.obar());
// synopsys translate_off
defparam \inst[15]~output .bus_hold = "false";
defparam \inst[15]~output .open_drain_output = "false";
defparam \inst[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \inst[16]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[16]),
	.obar());
// synopsys translate_off
defparam \inst[16]~output .bus_hold = "false";
defparam \inst[16]~output .open_drain_output = "false";
defparam \inst[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \inst[17]~output (
	.i(\insmem|JADDR [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[17]),
	.obar());
// synopsys translate_off
defparam \inst[17]~output .bus_hold = "false";
defparam \inst[17]~output .open_drain_output = "false";
defparam \inst[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \inst[18]~output (
	.i(\insmem|JADDR [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[18]),
	.obar());
// synopsys translate_off
defparam \inst[18]~output .bus_hold = "false";
defparam \inst[18]~output .open_drain_output = "false";
defparam \inst[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \inst[19]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[19]),
	.obar());
// synopsys translate_off
defparam \inst[19]~output .bus_hold = "false";
defparam \inst[19]~output .open_drain_output = "false";
defparam \inst[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \inst[20]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[20]),
	.obar());
// synopsys translate_off
defparam \inst[20]~output .bus_hold = "false";
defparam \inst[20]~output .open_drain_output = "false";
defparam \inst[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \inst[21]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[21]),
	.obar());
// synopsys translate_off
defparam \inst[21]~output .bus_hold = "false";
defparam \inst[21]~output .open_drain_output = "false";
defparam \inst[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \inst[22]~output (
	.i(\insmem|JADDR [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[22]),
	.obar());
// synopsys translate_off
defparam \inst[22]~output .bus_hold = "false";
defparam \inst[22]~output .open_drain_output = "false";
defparam \inst[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \inst[23]~output (
	.i(\insmem|JADDR [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[23]),
	.obar());
// synopsys translate_off
defparam \inst[23]~output .bus_hold = "false";
defparam \inst[23]~output .open_drain_output = "false";
defparam \inst[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \inst[24]~output (
	.i(\insmem|IMM [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[24]),
	.obar());
// synopsys translate_off
defparam \inst[24]~output .bus_hold = "false";
defparam \inst[24]~output .open_drain_output = "false";
defparam \inst[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \inst[25]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[25]),
	.obar());
// synopsys translate_off
defparam \inst[25]~output .bus_hold = "false";
defparam \inst[25]~output .open_drain_output = "false";
defparam \inst[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \inst[26]~output (
	.i(\insmem|IMM [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[26]),
	.obar());
// synopsys translate_off
defparam \inst[26]~output .bus_hold = "false";
defparam \inst[26]~output .open_drain_output = "false";
defparam \inst[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \inst[27]~output (
	.i(!\insmem|OpCode [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[27]),
	.obar());
// synopsys translate_off
defparam \inst[27]~output .bus_hold = "false";
defparam \inst[27]~output .open_drain_output = "false";
defparam \inst[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \inst[28]~output (
	.i(!\insmem|OpCode [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[28]),
	.obar());
// synopsys translate_off
defparam \inst[28]~output .bus_hold = "false";
defparam \inst[28]~output .open_drain_output = "false";
defparam \inst[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \inst[29]~output (
	.i(!\insmem|OpCode [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[29]),
	.obar());
// synopsys translate_off
defparam \inst[29]~output .bus_hold = "false";
defparam \inst[29]~output .open_drain_output = "false";
defparam \inst[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \inst[30]~output (
	.i(!\insmem|OpCode [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[30]),
	.obar());
// synopsys translate_off
defparam \inst[30]~output .bus_hold = "false";
defparam \inst[30]~output .open_drain_output = "false";
defparam \inst[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \inst[31]~output (
	.i(!\insmem|OpCode [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[31]),
	.obar());
// synopsys translate_off
defparam \inst[31]~output .bus_hold = "false";
defparam \inst[31]~output .open_drain_output = "false";
defparam \inst[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \pss[0]~output (
	.i(\insmem|NEWPC[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[0]),
	.obar());
// synopsys translate_off
defparam \pss[0]~output .bus_hold = "false";
defparam \pss[0]~output .open_drain_output = "false";
defparam \pss[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \pss[1]~output (
	.i(\insmem|NEWPC[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[1]),
	.obar());
// synopsys translate_off
defparam \pss[1]~output .bus_hold = "false";
defparam \pss[1]~output .open_drain_output = "false";
defparam \pss[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \pss[2]~output (
	.i(\insmem|NEWPC[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[2]),
	.obar());
// synopsys translate_off
defparam \pss[2]~output .bus_hold = "false";
defparam \pss[2]~output .open_drain_output = "false";
defparam \pss[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \pss[3]~output (
	.i(\insmem|NEWPC[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[3]),
	.obar());
// synopsys translate_off
defparam \pss[3]~output .bus_hold = "false";
defparam \pss[3]~output .open_drain_output = "false";
defparam \pss[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \pss[4]~output (
	.i(\insmem|NEWPC[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[4]),
	.obar());
// synopsys translate_off
defparam \pss[4]~output .bus_hold = "false";
defparam \pss[4]~output .open_drain_output = "false";
defparam \pss[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \pss[5]~output (
	.i(\insmem|NEWPC[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[5]),
	.obar());
// synopsys translate_off
defparam \pss[5]~output .bus_hold = "false";
defparam \pss[5]~output .open_drain_output = "false";
defparam \pss[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \pss[6]~output (
	.i(\insmem|NEWPC[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[6]),
	.obar());
// synopsys translate_off
defparam \pss[6]~output .bus_hold = "false";
defparam \pss[6]~output .open_drain_output = "false";
defparam \pss[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \pss[7]~output (
	.i(\insmem|NEWPC[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[7]),
	.obar());
// synopsys translate_off
defparam \pss[7]~output .bus_hold = "false";
defparam \pss[7]~output .open_drain_output = "false";
defparam \pss[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \pss[8]~output (
	.i(\insmem|NEWPC[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[8]),
	.obar());
// synopsys translate_off
defparam \pss[8]~output .bus_hold = "false";
defparam \pss[8]~output .open_drain_output = "false";
defparam \pss[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \pss[9]~output (
	.i(\insmem|NEWPC[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[9]),
	.obar());
// synopsys translate_off
defparam \pss[9]~output .bus_hold = "false";
defparam \pss[9]~output .open_drain_output = "false";
defparam \pss[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \pss[10]~output (
	.i(\insmem|NEWPC[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[10]),
	.obar());
// synopsys translate_off
defparam \pss[10]~output .bus_hold = "false";
defparam \pss[10]~output .open_drain_output = "false";
defparam \pss[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \pss[11]~output (
	.i(\insmem|NEWPC[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[11]),
	.obar());
// synopsys translate_off
defparam \pss[11]~output .bus_hold = "false";
defparam \pss[11]~output .open_drain_output = "false";
defparam \pss[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \pss[12]~output (
	.i(\insmem|NEWPC[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[12]),
	.obar());
// synopsys translate_off
defparam \pss[12]~output .bus_hold = "false";
defparam \pss[12]~output .open_drain_output = "false";
defparam \pss[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \pss[13]~output (
	.i(\insmem|NEWPC[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[13]),
	.obar());
// synopsys translate_off
defparam \pss[13]~output .bus_hold = "false";
defparam \pss[13]~output .open_drain_output = "false";
defparam \pss[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \pss[14]~output (
	.i(\insmem|NEWPC[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[14]),
	.obar());
// synopsys translate_off
defparam \pss[14]~output .bus_hold = "false";
defparam \pss[14]~output .open_drain_output = "false";
defparam \pss[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \pss[15]~output (
	.i(\insmem|NEWPC[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[15]),
	.obar());
// synopsys translate_off
defparam \pss[15]~output .bus_hold = "false";
defparam \pss[15]~output .open_drain_output = "false";
defparam \pss[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \pss[16]~output (
	.i(\insmem|NEWPC[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[16]),
	.obar());
// synopsys translate_off
defparam \pss[16]~output .bus_hold = "false";
defparam \pss[16]~output .open_drain_output = "false";
defparam \pss[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \pss[17]~output (
	.i(\insmem|NEWPC[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[17]),
	.obar());
// synopsys translate_off
defparam \pss[17]~output .bus_hold = "false";
defparam \pss[17]~output .open_drain_output = "false";
defparam \pss[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \pss[18]~output (
	.i(\insmem|NEWPC[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[18]),
	.obar());
// synopsys translate_off
defparam \pss[18]~output .bus_hold = "false";
defparam \pss[18]~output .open_drain_output = "false";
defparam \pss[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \pss[19]~output (
	.i(\insmem|NEWPC[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[19]),
	.obar());
// synopsys translate_off
defparam \pss[19]~output .bus_hold = "false";
defparam \pss[19]~output .open_drain_output = "false";
defparam \pss[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \pss[20]~output (
	.i(\insmem|NEWPC[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[20]),
	.obar());
// synopsys translate_off
defparam \pss[20]~output .bus_hold = "false";
defparam \pss[20]~output .open_drain_output = "false";
defparam \pss[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \pss[21]~output (
	.i(\insmem|NEWPC[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[21]),
	.obar());
// synopsys translate_off
defparam \pss[21]~output .bus_hold = "false";
defparam \pss[21]~output .open_drain_output = "false";
defparam \pss[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \pss[22]~output (
	.i(\insmem|NEWPC[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[22]),
	.obar());
// synopsys translate_off
defparam \pss[22]~output .bus_hold = "false";
defparam \pss[22]~output .open_drain_output = "false";
defparam \pss[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \pss[23]~output (
	.i(\insmem|NEWPC[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[23]),
	.obar());
// synopsys translate_off
defparam \pss[23]~output .bus_hold = "false";
defparam \pss[23]~output .open_drain_output = "false";
defparam \pss[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \pss[24]~output (
	.i(\insmem|NEWPC[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[24]),
	.obar());
// synopsys translate_off
defparam \pss[24]~output .bus_hold = "false";
defparam \pss[24]~output .open_drain_output = "false";
defparam \pss[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \pss[25]~output (
	.i(\insmem|NEWPC[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[25]),
	.obar());
// synopsys translate_off
defparam \pss[25]~output .bus_hold = "false";
defparam \pss[25]~output .open_drain_output = "false";
defparam \pss[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \pss[26]~output (
	.i(\insmem|NEWPC[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[26]),
	.obar());
// synopsys translate_off
defparam \pss[26]~output .bus_hold = "false";
defparam \pss[26]~output .open_drain_output = "false";
defparam \pss[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \pss[27]~output (
	.i(\insmem|NEWPC[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[27]),
	.obar());
// synopsys translate_off
defparam \pss[27]~output .bus_hold = "false";
defparam \pss[27]~output .open_drain_output = "false";
defparam \pss[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \pss[28]~output (
	.i(\insmem|NEWPC[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[28]),
	.obar());
// synopsys translate_off
defparam \pss[28]~output .bus_hold = "false";
defparam \pss[28]~output .open_drain_output = "false";
defparam \pss[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \pss[29]~output (
	.i(\insmem|NEWPC[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[29]),
	.obar());
// synopsys translate_off
defparam \pss[29]~output .bus_hold = "false";
defparam \pss[29]~output .open_drain_output = "false";
defparam \pss[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \pss[30]~output (
	.i(\insmem|NEWPC[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[30]),
	.obar());
// synopsys translate_off
defparam \pss[30]~output .bus_hold = "false";
defparam \pss[30]~output .open_drain_output = "false";
defparam \pss[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \pss[31]~output (
	.i(\insmem|NEWPC[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pss[31]),
	.obar());
// synopsys translate_off
defparam \pss[31]~output .bus_hold = "false";
defparam \pss[31]~output .open_drain_output = "false";
defparam \pss[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \wa[0]~output (
	.i(\ifid|RD [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wa[0]),
	.obar());
// synopsys translate_off
defparam \wa[0]~output .bus_hold = "false";
defparam \wa[0]~output .open_drain_output = "false";
defparam \wa[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \wa[1]~output (
	.i(\ifid|RD [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wa[1]),
	.obar());
// synopsys translate_off
defparam \wa[1]~output .bus_hold = "false";
defparam \wa[1]~output .open_drain_output = "false";
defparam \wa[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \wa[2]~output (
	.i(\ifid|RD [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wa[2]),
	.obar());
// synopsys translate_off
defparam \wa[2]~output .bus_hold = "false";
defparam \wa[2]~output .open_drain_output = "false";
defparam \wa[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \wa[3]~output (
	.i(\ifid|RD [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wa[3]),
	.obar());
// synopsys translate_off
defparam \wa[3]~output .bus_hold = "false";
defparam \wa[3]~output .open_drain_output = "false";
defparam \wa[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \wa[4]~output (
	.i(\ifid|RD [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wa[4]),
	.obar());
// synopsys translate_off
defparam \wa[4]~output .bus_hold = "false";
defparam \wa[4]~output .open_drain_output = "false";
defparam \wa[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \imme[0]~output (
	.i(\idex|IMMVALUE [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[0]),
	.obar());
// synopsys translate_off
defparam \imme[0]~output .bus_hold = "false";
defparam \imme[0]~output .open_drain_output = "false";
defparam \imme[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \imme[1]~output (
	.i(\idex|IMMVALUE [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[1]),
	.obar());
// synopsys translate_off
defparam \imme[1]~output .bus_hold = "false";
defparam \imme[1]~output .open_drain_output = "false";
defparam \imme[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \imme[2]~output (
	.i(\idex|IMMVALUE [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[2]),
	.obar());
// synopsys translate_off
defparam \imme[2]~output .bus_hold = "false";
defparam \imme[2]~output .open_drain_output = "false";
defparam \imme[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \imme[3]~output (
	.i(\idex|IMMVALUE [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[3]),
	.obar());
// synopsys translate_off
defparam \imme[3]~output .bus_hold = "false";
defparam \imme[3]~output .open_drain_output = "false";
defparam \imme[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \imme[4]~output (
	.i(\idex|IMMVALUE [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[4]),
	.obar());
// synopsys translate_off
defparam \imme[4]~output .bus_hold = "false";
defparam \imme[4]~output .open_drain_output = "false";
defparam \imme[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \imme[5]~output (
	.i(\idex|IMMVALUE [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[5]),
	.obar());
// synopsys translate_off
defparam \imme[5]~output .bus_hold = "false";
defparam \imme[5]~output .open_drain_output = "false";
defparam \imme[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \imme[6]~output (
	.i(\idex|IMMVALUE [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[6]),
	.obar());
// synopsys translate_off
defparam \imme[6]~output .bus_hold = "false";
defparam \imme[6]~output .open_drain_output = "false";
defparam \imme[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \imme[7]~output (
	.i(\idex|IMMVALUE [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[7]),
	.obar());
// synopsys translate_off
defparam \imme[7]~output .bus_hold = "false";
defparam \imme[7]~output .open_drain_output = "false";
defparam \imme[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \imme[8]~output (
	.i(\idex|IMMVALUE [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[8]),
	.obar());
// synopsys translate_off
defparam \imme[8]~output .bus_hold = "false";
defparam \imme[8]~output .open_drain_output = "false";
defparam \imme[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \imme[9]~output (
	.i(\idex|IMMVALUE [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[9]),
	.obar());
// synopsys translate_off
defparam \imme[9]~output .bus_hold = "false";
defparam \imme[9]~output .open_drain_output = "false";
defparam \imme[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \imme[10]~output (
	.i(\idex|IMMVALUE [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[10]),
	.obar());
// synopsys translate_off
defparam \imme[10]~output .bus_hold = "false";
defparam \imme[10]~output .open_drain_output = "false";
defparam \imme[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \imme[11]~output (
	.i(\idex|IMMVALUE [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[11]),
	.obar());
// synopsys translate_off
defparam \imme[11]~output .bus_hold = "false";
defparam \imme[11]~output .open_drain_output = "false";
defparam \imme[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \imme[12]~output (
	.i(\idex|IMMVALUE [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[12]),
	.obar());
// synopsys translate_off
defparam \imme[12]~output .bus_hold = "false";
defparam \imme[12]~output .open_drain_output = "false";
defparam \imme[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \imme[13]~output (
	.i(\idex|IMMVALUE [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[13]),
	.obar());
// synopsys translate_off
defparam \imme[13]~output .bus_hold = "false";
defparam \imme[13]~output .open_drain_output = "false";
defparam \imme[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \imme[14]~output (
	.i(\idex|IMMVALUE [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[14]),
	.obar());
// synopsys translate_off
defparam \imme[14]~output .bus_hold = "false";
defparam \imme[14]~output .open_drain_output = "false";
defparam \imme[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \imme[15]~output (
	.i(\idex|IMMVALUE [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[15]),
	.obar());
// synopsys translate_off
defparam \imme[15]~output .bus_hold = "false";
defparam \imme[15]~output .open_drain_output = "false";
defparam \imme[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \imme[16]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[16]),
	.obar());
// synopsys translate_off
defparam \imme[16]~output .bus_hold = "false";
defparam \imme[16]~output .open_drain_output = "false";
defparam \imme[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \imme[17]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[17]),
	.obar());
// synopsys translate_off
defparam \imme[17]~output .bus_hold = "false";
defparam \imme[17]~output .open_drain_output = "false";
defparam \imme[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \imme[18]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[18]),
	.obar());
// synopsys translate_off
defparam \imme[18]~output .bus_hold = "false";
defparam \imme[18]~output .open_drain_output = "false";
defparam \imme[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \imme[19]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[19]),
	.obar());
// synopsys translate_off
defparam \imme[19]~output .bus_hold = "false";
defparam \imme[19]~output .open_drain_output = "false";
defparam \imme[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \imme[20]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[20]),
	.obar());
// synopsys translate_off
defparam \imme[20]~output .bus_hold = "false";
defparam \imme[20]~output .open_drain_output = "false";
defparam \imme[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \imme[21]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[21]),
	.obar());
// synopsys translate_off
defparam \imme[21]~output .bus_hold = "false";
defparam \imme[21]~output .open_drain_output = "false";
defparam \imme[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \imme[22]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[22]),
	.obar());
// synopsys translate_off
defparam \imme[22]~output .bus_hold = "false";
defparam \imme[22]~output .open_drain_output = "false";
defparam \imme[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \imme[23]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[23]),
	.obar());
// synopsys translate_off
defparam \imme[23]~output .bus_hold = "false";
defparam \imme[23]~output .open_drain_output = "false";
defparam \imme[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \imme[24]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[24]),
	.obar());
// synopsys translate_off
defparam \imme[24]~output .bus_hold = "false";
defparam \imme[24]~output .open_drain_output = "false";
defparam \imme[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \imme[25]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[25]),
	.obar());
// synopsys translate_off
defparam \imme[25]~output .bus_hold = "false";
defparam \imme[25]~output .open_drain_output = "false";
defparam \imme[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \imme[26]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[26]),
	.obar());
// synopsys translate_off
defparam \imme[26]~output .bus_hold = "false";
defparam \imme[26]~output .open_drain_output = "false";
defparam \imme[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \imme[27]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[27]),
	.obar());
// synopsys translate_off
defparam \imme[27]~output .bus_hold = "false";
defparam \imme[27]~output .open_drain_output = "false";
defparam \imme[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \imme[28]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[28]),
	.obar());
// synopsys translate_off
defparam \imme[28]~output .bus_hold = "false";
defparam \imme[28]~output .open_drain_output = "false";
defparam \imme[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \imme[29]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[29]),
	.obar());
// synopsys translate_off
defparam \imme[29]~output .bus_hold = "false";
defparam \imme[29]~output .open_drain_output = "false";
defparam \imme[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \imme[30]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[30]),
	.obar());
// synopsys translate_off
defparam \imme[30]~output .bus_hold = "false";
defparam \imme[30]~output .open_drain_output = "false";
defparam \imme[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \imme[31]~output (
	.i(\idex|IMMVALUE [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imme[31]),
	.obar());
// synopsys translate_off
defparam \imme[31]~output .bus_hold = "false";
defparam \imme[31]~output .open_drain_output = "false";
defparam \imme[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \dat[0]~output (
	.i(\exmen|MEMORYADDRESS [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[0]),
	.obar());
// synopsys translate_off
defparam \dat[0]~output .bus_hold = "false";
defparam \dat[0]~output .open_drain_output = "false";
defparam \dat[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \dat[1]~output (
	.i(\exmen|MEMORYADDRESS [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[1]),
	.obar());
// synopsys translate_off
defparam \dat[1]~output .bus_hold = "false";
defparam \dat[1]~output .open_drain_output = "false";
defparam \dat[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \dat[2]~output (
	.i(\exmen|MEMORYADDRESS [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[2]),
	.obar());
// synopsys translate_off
defparam \dat[2]~output .bus_hold = "false";
defparam \dat[2]~output .open_drain_output = "false";
defparam \dat[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \dat[3]~output (
	.i(\exmen|MEMORYADDRESS [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[3]),
	.obar());
// synopsys translate_off
defparam \dat[3]~output .bus_hold = "false";
defparam \dat[3]~output .open_drain_output = "false";
defparam \dat[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \dat[4]~output (
	.i(\exmen|MEMORYADDRESS [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[4]),
	.obar());
// synopsys translate_off
defparam \dat[4]~output .bus_hold = "false";
defparam \dat[4]~output .open_drain_output = "false";
defparam \dat[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \dat[5]~output (
	.i(\exmen|MEMORYADDRESS [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[5]),
	.obar());
// synopsys translate_off
defparam \dat[5]~output .bus_hold = "false";
defparam \dat[5]~output .open_drain_output = "false";
defparam \dat[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \dat[6]~output (
	.i(\exmen|MEMORYADDRESS [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[6]),
	.obar());
// synopsys translate_off
defparam \dat[6]~output .bus_hold = "false";
defparam \dat[6]~output .open_drain_output = "false";
defparam \dat[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \dat[7]~output (
	.i(\exmen|MEMORYADDRESS [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[7]),
	.obar());
// synopsys translate_off
defparam \dat[7]~output .bus_hold = "false";
defparam \dat[7]~output .open_drain_output = "false";
defparam \dat[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \dat[8]~output (
	.i(\exmen|MEMORYADDRESS [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[8]),
	.obar());
// synopsys translate_off
defparam \dat[8]~output .bus_hold = "false";
defparam \dat[8]~output .open_drain_output = "false";
defparam \dat[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \dat[9]~output (
	.i(\exmen|MEMORYADDRESS [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[9]),
	.obar());
// synopsys translate_off
defparam \dat[9]~output .bus_hold = "false";
defparam \dat[9]~output .open_drain_output = "false";
defparam \dat[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \dat[10]~output (
	.i(\exmen|MEMORYADDRESS [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[10]),
	.obar());
// synopsys translate_off
defparam \dat[10]~output .bus_hold = "false";
defparam \dat[10]~output .open_drain_output = "false";
defparam \dat[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \dat[11]~output (
	.i(\exmen|MEMORYADDRESS [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[11]),
	.obar());
// synopsys translate_off
defparam \dat[11]~output .bus_hold = "false";
defparam \dat[11]~output .open_drain_output = "false";
defparam \dat[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \dat[12]~output (
	.i(\exmen|MEMORYADDRESS [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[12]),
	.obar());
// synopsys translate_off
defparam \dat[12]~output .bus_hold = "false";
defparam \dat[12]~output .open_drain_output = "false";
defparam \dat[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \dat[13]~output (
	.i(\exmen|MEMORYADDRESS [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[13]),
	.obar());
// synopsys translate_off
defparam \dat[13]~output .bus_hold = "false";
defparam \dat[13]~output .open_drain_output = "false";
defparam \dat[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \dat[14]~output (
	.i(\exmen|MEMORYADDRESS [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[14]),
	.obar());
// synopsys translate_off
defparam \dat[14]~output .bus_hold = "false";
defparam \dat[14]~output .open_drain_output = "false";
defparam \dat[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \dat[15]~output (
	.i(\exmen|MEMORYADDRESS [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[15]),
	.obar());
// synopsys translate_off
defparam \dat[15]~output .bus_hold = "false";
defparam \dat[15]~output .open_drain_output = "false";
defparam \dat[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \dat[16]~output (
	.i(\exmen|MEMORYADDRESS [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[16]),
	.obar());
// synopsys translate_off
defparam \dat[16]~output .bus_hold = "false";
defparam \dat[16]~output .open_drain_output = "false";
defparam \dat[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \dat[17]~output (
	.i(\exmen|MEMORYADDRESS [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[17]),
	.obar());
// synopsys translate_off
defparam \dat[17]~output .bus_hold = "false";
defparam \dat[17]~output .open_drain_output = "false";
defparam \dat[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \dat[18]~output (
	.i(\exmen|MEMORYADDRESS [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[18]),
	.obar());
// synopsys translate_off
defparam \dat[18]~output .bus_hold = "false";
defparam \dat[18]~output .open_drain_output = "false";
defparam \dat[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \dat[19]~output (
	.i(\exmen|MEMORYADDRESS [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[19]),
	.obar());
// synopsys translate_off
defparam \dat[19]~output .bus_hold = "false";
defparam \dat[19]~output .open_drain_output = "false";
defparam \dat[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \dat[20]~output (
	.i(\exmen|MEMORYADDRESS [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[20]),
	.obar());
// synopsys translate_off
defparam \dat[20]~output .bus_hold = "false";
defparam \dat[20]~output .open_drain_output = "false";
defparam \dat[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \dat[21]~output (
	.i(\exmen|MEMORYADDRESS [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[21]),
	.obar());
// synopsys translate_off
defparam \dat[21]~output .bus_hold = "false";
defparam \dat[21]~output .open_drain_output = "false";
defparam \dat[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \dat[22]~output (
	.i(\exmen|MEMORYADDRESS [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[22]),
	.obar());
// synopsys translate_off
defparam \dat[22]~output .bus_hold = "false";
defparam \dat[22]~output .open_drain_output = "false";
defparam \dat[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \dat[23]~output (
	.i(\exmen|MEMORYADDRESS [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[23]),
	.obar());
// synopsys translate_off
defparam \dat[23]~output .bus_hold = "false";
defparam \dat[23]~output .open_drain_output = "false";
defparam \dat[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \dat[24]~output (
	.i(\exmen|MEMORYADDRESS [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[24]),
	.obar());
// synopsys translate_off
defparam \dat[24]~output .bus_hold = "false";
defparam \dat[24]~output .open_drain_output = "false";
defparam \dat[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \dat[25]~output (
	.i(\exmen|MEMORYADDRESS [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[25]),
	.obar());
// synopsys translate_off
defparam \dat[25]~output .bus_hold = "false";
defparam \dat[25]~output .open_drain_output = "false";
defparam \dat[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \dat[26]~output (
	.i(\exmen|MEMORYADDRESS [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[26]),
	.obar());
// synopsys translate_off
defparam \dat[26]~output .bus_hold = "false";
defparam \dat[26]~output .open_drain_output = "false";
defparam \dat[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \dat[27]~output (
	.i(\exmen|MEMORYADDRESS [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[27]),
	.obar());
// synopsys translate_off
defparam \dat[27]~output .bus_hold = "false";
defparam \dat[27]~output .open_drain_output = "false";
defparam \dat[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \dat[28]~output (
	.i(\exmen|MEMORYADDRESS [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[28]),
	.obar());
// synopsys translate_off
defparam \dat[28]~output .bus_hold = "false";
defparam \dat[28]~output .open_drain_output = "false";
defparam \dat[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \dat[29]~output (
	.i(\exmen|MEMORYADDRESS [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[29]),
	.obar());
// synopsys translate_off
defparam \dat[29]~output .bus_hold = "false";
defparam \dat[29]~output .open_drain_output = "false";
defparam \dat[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \dat[30]~output (
	.i(\exmen|MEMORYADDRESS [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[30]),
	.obar());
// synopsys translate_off
defparam \dat[30]~output .bus_hold = "false";
defparam \dat[30]~output .open_drain_output = "false";
defparam \dat[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \dat[31]~output (
	.i(\exmen|MEMORYADDRESS [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dat[31]),
	.obar());
// synopsys translate_off
defparam \dat[31]~output .bus_hold = "false";
defparam \dat[31]~output .open_drain_output = "false";
defparam \dat[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N42
cyclonev_lcell_comb \move_cont[0]~1 (
// Equation(s):
// \move_cont[0]~1_combout  = ( !move_cont[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!move_cont[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\move_cont[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \move_cont[0]~1 .extended_lut = "off";
defparam \move_cont[0]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \move_cont[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N44
dffeas \move_cont[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\move_cont[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(move_cont[0]),
	.prn(vcc));
// synopsys translate_off
defparam \move_cont[0] .is_wysiwyg = "true";
defparam \move_cont[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y1_N8
dffeas \move_cont[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(move_cont[2]),
	.prn(vcc));
// synopsys translate_off
defparam \move_cont[2] .is_wysiwyg = "true";
defparam \move_cont[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N9
cyclonev_lcell_comb \move_cont[1]~0 (
// Equation(s):
// \move_cont[1]~0_combout  = ( move_cont[0] & ( !move_cont[1] ) ) # ( !move_cont[0] & ( move_cont[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!move_cont[1]),
	.datae(gnd),
	.dataf(!move_cont[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\move_cont[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \move_cont[1]~0 .extended_lut = "off";
defparam \move_cont[1]~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \move_cont[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N10
dffeas \move_cont[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\move_cont[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(move_cont[1]),
	.prn(vcc));
// synopsys translate_off
defparam \move_cont[1] .is_wysiwyg = "true";
defparam \move_cont[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N6
cyclonev_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = ( move_cont[1] & ( !move_cont[0] $ (!move_cont[2]) ) ) # ( !move_cont[1] & ( move_cont[2] ) )

	.dataa(gnd),
	.datab(!move_cont[0]),
	.datac(gnd),
	.datad(!move_cont[2]),
	.datae(gnd),
	.dataf(!move_cont[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~0 .extended_lut = "off";
defparam \Add0~0 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N3
cyclonev_lcell_comb \newClock[0]~reg0feeder (
// Equation(s):
// \newClock[0]~reg0feeder_combout  = ( \Add0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\newClock[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \newClock[0]~reg0feeder .extended_lut = "off";
defparam \newClock[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \newClock[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y1_N5
dffeas \newClock[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\newClock[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\newClock[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \newClock[0]~reg0 .is_wysiwyg = "true";
defparam \newClock[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y7_N10
dffeas \ifid|IMM[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[0] .is_wysiwyg = "true";
defparam \ifid|IMM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N5
dffeas \idex|IMMVALUE[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[0] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N6
cyclonev_lcell_comb \pcreg|DataOut[0]~feeder (
// Equation(s):
// \pcreg|DataOut[0]~feeder_combout  = ( \idex|IMMVALUE [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[0]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N10
dffeas \ifid|IMM[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[3] .is_wysiwyg = "true";
defparam \ifid|IMM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N14
dffeas \idex|IMMVALUE[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[3] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \pcreg|DataOut[3]~feeder (
// Equation(s):
// \pcreg|DataOut[3]~feeder_combout  = \idex|IMMVALUE [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[3]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pcreg|DataOut[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N0
cyclonev_lcell_comb \insmem|Add0~1 (
// Equation(s):
// \insmem|Add0~1_sumout  = SUM(( \pcreg|DataOut [0] ) + ( VCC ) + ( !VCC ))
// \insmem|Add0~2  = CARRY(( \pcreg|DataOut [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pcreg|DataOut [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~1_sumout ),
	.cout(\insmem|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~1 .extended_lut = "off";
defparam \insmem|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \insmem|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N3
cyclonev_lcell_comb \insmem|Add0~5 (
// Equation(s):
// \insmem|Add0~5_sumout  = SUM(( \pcreg|DataOut [1] ) + ( GND ) + ( \insmem|Add0~2  ))
// \insmem|Add0~6  = CARRY(( \pcreg|DataOut [1] ) + ( GND ) + ( \insmem|Add0~2  ))

	.dataa(!\pcreg|DataOut [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~5_sumout ),
	.cout(\insmem|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~5 .extended_lut = "off";
defparam \insmem|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \insmem|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N6
cyclonev_lcell_comb \insmem|Add0~9 (
// Equation(s):
// \insmem|Add0~9_sumout  = SUM(( \pcreg|DataOut [2] ) + ( GND ) + ( \insmem|Add0~6  ))
// \insmem|Add0~10  = CARRY(( \pcreg|DataOut [2] ) + ( GND ) + ( \insmem|Add0~6  ))

	.dataa(gnd),
	.datab(!\pcreg|DataOut [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~9_sumout ),
	.cout(\insmem|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~9 .extended_lut = "off";
defparam \insmem|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \insmem|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N9
cyclonev_lcell_comb \insmem|Add0~13 (
// Equation(s):
// \insmem|Add0~13_sumout  = SUM(( \pcreg|DataOut [3] ) + ( GND ) + ( \insmem|Add0~10  ))
// \insmem|Add0~14  = CARRY(( \pcreg|DataOut [3] ) + ( GND ) + ( \insmem|Add0~10  ))

	.dataa(!\pcreg|DataOut [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~13_sumout ),
	.cout(\insmem|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~13 .extended_lut = "off";
defparam \insmem|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \insmem|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N27
cyclonev_lcell_comb \insmem|mem~4109 (
// Equation(s):
// \insmem|mem~4109_combout  = ( \pcreg|DataOut [2] & ( (\pcreg|DataOut [1] & ((!\pcreg|DataOut [0]) # (\pcreg|DataOut [3]))) ) ) # ( !\pcreg|DataOut [2] & ( (!\pcreg|DataOut [3] & (!\pcreg|DataOut [1] $ (!\pcreg|DataOut [0]))) ) )

	.dataa(!\pcreg|DataOut [1]),
	.datab(!\pcreg|DataOut [0]),
	.datac(gnd),
	.datad(!\pcreg|DataOut [3]),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4109 .extended_lut = "off";
defparam \insmem|mem~4109 .lut_mask = 64'h6600660044554455;
defparam \insmem|mem~4109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N0
cyclonev_lcell_comb \insmem|mem~4110 (
// Equation(s):
// \insmem|mem~4110_combout  = ( \pcreg|DataOut [2] & ( (\pcreg|DataOut [1] & (!\pcreg|DataOut [0] & !\pcreg|DataOut [3])) ) ) # ( !\pcreg|DataOut [2] & ( (!\pcreg|DataOut [1] & (\pcreg|DataOut [0] & !\pcreg|DataOut [3])) # (\pcreg|DataOut [1] & 
// (!\pcreg|DataOut [0])) ) )

	.dataa(!\pcreg|DataOut [1]),
	.datab(!\pcreg|DataOut [0]),
	.datac(!\pcreg|DataOut [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4110 .extended_lut = "off";
defparam \insmem|mem~4110 .lut_mask = 64'h6464646440404040;
defparam \insmem|mem~4110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N23
dffeas \ifid|IMM[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[5] .is_wysiwyg = "true";
defparam \ifid|IMM[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N5
dffeas \idex|IMMVALUE[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [5]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[5] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N51
cyclonev_lcell_comb \pcreg|DataOut[5]~feeder (
// Equation(s):
// \pcreg|DataOut[5]~feeder_combout  = ( \idex|IMMVALUE [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[5]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N12
cyclonev_lcell_comb \insmem|Add0~17 (
// Equation(s):
// \insmem|Add0~17_sumout  = SUM(( \pcreg|DataOut [4] ) + ( GND ) + ( \insmem|Add0~14  ))
// \insmem|Add0~18  = CARRY(( \pcreg|DataOut [4] ) + ( GND ) + ( \insmem|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~17_sumout ),
	.cout(\insmem|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~17 .extended_lut = "off";
defparam \insmem|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N15
cyclonev_lcell_comb \insmem|Add0~21 (
// Equation(s):
// \insmem|Add0~21_sumout  = SUM(( \pcreg|DataOut [5] ) + ( GND ) + ( \insmem|Add0~18  ))
// \insmem|Add0~22  = CARRY(( \pcreg|DataOut [5] ) + ( GND ) + ( \insmem|Add0~18  ))

	.dataa(!\pcreg|DataOut [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~21_sumout ),
	.cout(\insmem|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~21 .extended_lut = "off";
defparam \insmem|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \insmem|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N27
cyclonev_lcell_comb \insmem|NEWPC[5]~5 (
// Equation(s):
// \insmem|NEWPC[5]~5_combout  = (!\insmem|Equal1~0_combout  & ((\insmem|Add0~21_sumout ))) # (\insmem|Equal1~0_combout  & (\insmem|IMM [5]))

	.dataa(!\insmem|IMM [5]),
	.datab(gnd),
	.datac(!\insmem|Equal1~0_combout ),
	.datad(!\insmem|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[5]~5 .extended_lut = "off";
defparam \insmem|NEWPC[5]~5 .lut_mask = 64'h05F505F505F505F5;
defparam \insmem|NEWPC[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N45
cyclonev_lcell_comb \insmem|mem~4107 (
// Equation(s):
// \insmem|mem~4107_combout  = ( \pcreg|DataOut [2] & ( (\pcreg|DataOut [1] & ((!\pcreg|DataOut [0]) # (\pcreg|DataOut [3]))) ) )

	.dataa(!\pcreg|DataOut [1]),
	.datab(gnd),
	.datac(!\pcreg|DataOut [0]),
	.datad(!\pcreg|DataOut [3]),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4107 .extended_lut = "off";
defparam \insmem|mem~4107 .lut_mask = 64'h0000000050555055;
defparam \insmem|mem~4107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N12
cyclonev_lcell_comb \insmem|UsableInstruc~1 (
// Equation(s):
// \insmem|UsableInstruc~1_combout  = ( \insmem|mem~4107_combout  & ( (!\insmem|ended [0] & \insmem|mem~4106_combout ) ) )

	.dataa(gnd),
	.datab(!\insmem|ended [0]),
	.datac(gnd),
	.datad(!\insmem|mem~4106_combout ),
	.datae(gnd),
	.dataf(!\insmem|mem~4107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|UsableInstruc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|UsableInstruc~1 .extended_lut = "off";
defparam \insmem|UsableInstruc~1 .lut_mask = 64'h0000000000CC00CC;
defparam \insmem|UsableInstruc~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N12
cyclonev_lcell_comb \insmem|mem~4100 (
// Equation(s):
// \insmem|mem~4100_combout  = ( \pcreg|DataOut [1] & ( (!\pcreg|DataOut [4] & !\pcreg|DataOut [0]) ) ) # ( !\pcreg|DataOut [1] & ( (\pcreg|DataOut [4] & (!\pcreg|DataOut [0] & !\pcreg|DataOut [3])) ) )

	.dataa(gnd),
	.datab(!\pcreg|DataOut [4]),
	.datac(!\pcreg|DataOut [0]),
	.datad(!\pcreg|DataOut [3]),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4100 .extended_lut = "off";
defparam \insmem|mem~4100 .lut_mask = 64'h30003000C0C0C0C0;
defparam \insmem|mem~4100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N15
cyclonev_lcell_comb \insmem|mem~4096 (
// Equation(s):
// \insmem|mem~4096_combout  = ( \pcreg|DataOut [1] & ( (!\pcreg|DataOut [0] & !\pcreg|DataOut [4]) ) ) # ( !\pcreg|DataOut [1] & ( (!\pcreg|DataOut [3] & (!\pcreg|DataOut [0] $ (!\pcreg|DataOut [4]))) ) )

	.dataa(!\pcreg|DataOut [0]),
	.datab(!\pcreg|DataOut [4]),
	.datac(gnd),
	.datad(!\pcreg|DataOut [3]),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4096 .extended_lut = "off";
defparam \insmem|mem~4096 .lut_mask = 64'h6600660088888888;
defparam \insmem|mem~4096 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N6
cyclonev_lcell_comb \insmem|Equal0~0 (
// Equation(s):
// \insmem|Equal0~0_combout  = ( \insmem|mem~4096_combout  & ( (!\pcreg|DataOut [2] & (\insmem|mem~4100_combout  & (\insmem|mem~4101_combout  & \insmem|mem~4097_combout ))) ) )

	.dataa(!\pcreg|DataOut [2]),
	.datab(!\insmem|mem~4100_combout ),
	.datac(!\insmem|mem~4101_combout ),
	.datad(!\insmem|mem~4097_combout ),
	.datae(gnd),
	.dataf(!\insmem|mem~4096_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|Equal0~0 .extended_lut = "off";
defparam \insmem|Equal0~0 .lut_mask = 64'h0000000000020002;
defparam \insmem|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N54
cyclonev_lcell_comb \insmem|mem~4103 (
// Equation(s):
// \insmem|mem~4103_combout  = ( !\pcreg|DataOut [3] & ( (!\pcreg|DataOut [5] & !\pcreg|DataOut [6]) ) )

	.dataa(!\pcreg|DataOut [5]),
	.datab(!\pcreg|DataOut [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4103 .extended_lut = "off";
defparam \insmem|mem~4103 .lut_mask = 64'h8888888800000000;
defparam \insmem|mem~4103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N9
cyclonev_lcell_comb \insmem|mem~4102 (
// Equation(s):
// \insmem|mem~4102_combout  = ( \pcreg|DataOut [2] & ( (!\pcreg|DataOut [0] & (!\pcreg|DataOut [4] & \pcreg|DataOut [1])) ) ) # ( !\pcreg|DataOut [2] & ( (!\pcreg|DataOut [0] & (\pcreg|DataOut [4] & !\pcreg|DataOut [1])) ) )

	.dataa(gnd),
	.datab(!\pcreg|DataOut [0]),
	.datac(!\pcreg|DataOut [4]),
	.datad(!\pcreg|DataOut [1]),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4102 .extended_lut = "off";
defparam \insmem|mem~4102 .lut_mask = 64'h0C000C0000C000C0;
defparam \insmem|mem~4102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N6
cyclonev_lcell_comb \insmem|mem~4104 (
// Equation(s):
// \insmem|mem~4104_combout  = ( \pcreg|DataOut [2] & ( (!\pcreg|DataOut [4] & (!\pcreg|DataOut [0] & \pcreg|DataOut [1])) ) ) # ( !\pcreg|DataOut [2] & ( (!\pcreg|DataOut [0] & (!\pcreg|DataOut [4] $ (!\pcreg|DataOut [1]))) ) )

	.dataa(!\pcreg|DataOut [4]),
	.datab(!\pcreg|DataOut [0]),
	.datac(!\pcreg|DataOut [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4104 .extended_lut = "off";
defparam \insmem|mem~4104 .lut_mask = 64'h4848484808080808;
defparam \insmem|mem~4104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N18
cyclonev_lcell_comb \insmem|Equal0~1 (
// Equation(s):
// \insmem|Equal0~1_combout  = ( !\insmem|mem~4106_combout  & ( \insmem|mem~4107_combout  & ( (\insmem|mem~4103_combout  & (\insmem|mem~4102_combout  & \insmem|mem~4104_combout )) ) ) ) # ( \insmem|mem~4106_combout  & ( !\insmem|mem~4107_combout  & ( 
// (\insmem|mem~4103_combout  & (!\insmem|mem~4105_combout  & (\insmem|mem~4102_combout  & \insmem|mem~4104_combout ))) ) ) ) # ( !\insmem|mem~4106_combout  & ( !\insmem|mem~4107_combout  & ( (\insmem|mem~4103_combout  & (\insmem|mem~4102_combout  & 
// \insmem|mem~4104_combout )) ) ) )

	.dataa(!\insmem|mem~4103_combout ),
	.datab(!\insmem|mem~4105_combout ),
	.datac(!\insmem|mem~4102_combout ),
	.datad(!\insmem|mem~4104_combout ),
	.datae(!\insmem|mem~4106_combout ),
	.dataf(!\insmem|mem~4107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|Equal0~1 .extended_lut = "off";
defparam \insmem|Equal0~1 .lut_mask = 64'h0005000400050000;
defparam \insmem|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N54
cyclonev_lcell_comb \insmem|IMM[1]~0 (
// Equation(s):
// \insmem|IMM[1]~0_combout  = ( \insmem|Equal0~2_combout  & ( \insmem|Equal0~1_combout  & ( ((!\insmem|Equal0~0_combout ) # ((!\insmem|mem~4099_combout ) # (\insmem|ended [0]))) # (\insmem|Equal0~3_combout ) ) ) ) # ( !\insmem|Equal0~2_combout  & ( 
// \insmem|Equal0~1_combout  ) ) # ( \insmem|Equal0~2_combout  & ( !\insmem|Equal0~1_combout  ) ) # ( !\insmem|Equal0~2_combout  & ( !\insmem|Equal0~1_combout  ) )

	.dataa(!\insmem|Equal0~3_combout ),
	.datab(!\insmem|Equal0~0_combout ),
	.datac(!\insmem|ended [0]),
	.datad(!\insmem|mem~4099_combout ),
	.datae(!\insmem|Equal0~2_combout ),
	.dataf(!\insmem|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|IMM[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|IMM[1]~0 .extended_lut = "off";
defparam \insmem|IMM[1]~0 .lut_mask = 64'hFFFFFFFFFFFFFFDF;
defparam \insmem|IMM[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N13
dffeas \insmem|OpCode[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|UsableInstruc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|OpCode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|OpCode[1] .is_wysiwyg = "true";
defparam \insmem|OpCode[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N48
cyclonev_lcell_comb \ifid|OPCODE~1 (
// Equation(s):
// \ifid|OPCODE~1_combout  = (!\Reset~input_o  & \insmem|OpCode [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(!\insmem|OpCode [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ifid|OPCODE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ifid|OPCODE~1 .extended_lut = "off";
defparam \ifid|OPCODE~1 .lut_mask = 64'h00F000F000F000F0;
defparam \ifid|OPCODE~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N50
dffeas \ifid|OPCODE[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ifid|OPCODE~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|OPCODE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|OPCODE[1] .is_wysiwyg = "true";
defparam \ifid|OPCODE[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N24
cyclonev_lcell_comb \insmem|mem~4108 (
// Equation(s):
// \insmem|mem~4108_combout  = ( \pcreg|DataOut [2] & ( (\pcreg|DataOut [1] & \pcreg|DataOut [3]) ) ) # ( !\pcreg|DataOut [2] & ( (!\pcreg|DataOut [3] & (!\pcreg|DataOut [1] $ (!\pcreg|DataOut [0]))) ) )

	.dataa(!\pcreg|DataOut [1]),
	.datab(!\pcreg|DataOut [0]),
	.datac(!\pcreg|DataOut [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4108 .extended_lut = "off";
defparam \insmem|mem~4108 .lut_mask = 64'h6060606005050505;
defparam \insmem|mem~4108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N48
cyclonev_lcell_comb \insmem|UsableInstruc~2 (
// Equation(s):
// \insmem|UsableInstruc~2_combout  = ( !\insmem|ended [0] & ( (\insmem|mem~4106_combout  & \insmem|mem~4108_combout ) ) )

	.dataa(gnd),
	.datab(!\insmem|mem~4106_combout ),
	.datac(!\insmem|mem~4108_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|ended [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|UsableInstruc~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|UsableInstruc~2 .extended_lut = "off";
defparam \insmem|UsableInstruc~2 .lut_mask = 64'h0303030300000000;
defparam \insmem|UsableInstruc~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N49
dffeas \insmem|OpCode[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|UsableInstruc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|OpCode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|OpCode[2] .is_wysiwyg = "true";
defparam \insmem|OpCode[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N21
cyclonev_lcell_comb \ifid|OPCODE~3 (
// Equation(s):
// \ifid|OPCODE~3_combout  = ( \insmem|OpCode [2] & ( !\Reset~input_o  ) )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|OpCode [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ifid|OPCODE~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ifid|OPCODE~3 .extended_lut = "off";
defparam \ifid|OPCODE~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \ifid|OPCODE~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N23
dffeas \ifid|OPCODE[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ifid|OPCODE~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|OPCODE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|OPCODE[2] .is_wysiwyg = "true";
defparam \ifid|OPCODE[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N36
cyclonev_lcell_comb \insmem|UsableInstruc~4 (
// Equation(s):
// \insmem|UsableInstruc~4_combout  = ( \insmem|mem~4110_combout  & ( (!\insmem|ended [0] & \insmem|mem~4106_combout ) ) )

	.dataa(gnd),
	.datab(!\insmem|ended [0]),
	.datac(gnd),
	.datad(!\insmem|mem~4106_combout ),
	.datae(gnd),
	.dataf(!\insmem|mem~4110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|UsableInstruc~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|UsableInstruc~4 .extended_lut = "off";
defparam \insmem|UsableInstruc~4 .lut_mask = 64'h0000000000CC00CC;
defparam \insmem|UsableInstruc~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N38
dffeas \insmem|OpCode[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|UsableInstruc~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|OpCode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|OpCode[4] .is_wysiwyg = "true";
defparam \insmem|OpCode[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N18
cyclonev_lcell_comb \ifid|OPCODE~2 (
// Equation(s):
// \ifid|OPCODE~2_combout  = (!\Reset~input_o  & \insmem|OpCode [4])

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\insmem|OpCode [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ifid|OPCODE~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ifid|OPCODE~2 .extended_lut = "off";
defparam \ifid|OPCODE~2 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \ifid|OPCODE~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N20
dffeas \ifid|OPCODE[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ifid|OPCODE~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|OPCODE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|OPCODE[4] .is_wysiwyg = "true";
defparam \ifid|OPCODE[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N51
cyclonev_lcell_comb \insmem|UsableInstruc~3 (
// Equation(s):
// \insmem|UsableInstruc~3_combout  = ( !\insmem|ended [0] & ( (\insmem|mem~4106_combout  & \insmem|mem~4109_combout ) ) )

	.dataa(gnd),
	.datab(!\insmem|mem~4106_combout ),
	.datac(gnd),
	.datad(!\insmem|mem~4109_combout ),
	.datae(gnd),
	.dataf(!\insmem|ended [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|UsableInstruc~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|UsableInstruc~3 .extended_lut = "off";
defparam \insmem|UsableInstruc~3 .lut_mask = 64'h0033003300000000;
defparam \insmem|UsableInstruc~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N52
dffeas \insmem|OpCode[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|UsableInstruc~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|OpCode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|OpCode[3] .is_wysiwyg = "true";
defparam \insmem|OpCode[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N24
cyclonev_lcell_comb \ifid|OPCODE~4 (
// Equation(s):
// \ifid|OPCODE~4_combout  = ( \insmem|OpCode [3] & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(gnd),
	.datae(!\insmem|OpCode [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ifid|OPCODE~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ifid|OPCODE~4 .extended_lut = "off";
defparam \ifid|OPCODE~4 .lut_mask = 64'h0000F0F00000F0F0;
defparam \ifid|OPCODE~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N26
dffeas \ifid|OPCODE[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ifid|OPCODE~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|OPCODE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|OPCODE[3] .is_wysiwyg = "true";
defparam \ifid|OPCODE[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N42
cyclonev_lcell_comb \ctrlunit|RegSelector~0 (
// Equation(s):
// \ctrlunit|RegSelector~0_combout  = ( !\ifid|OPCODE [3] & ( (\ifid|OPCODE [1] & (!\ifid|OPCODE [2] & \ifid|OPCODE [4])) ) )

	.dataa(gnd),
	.datab(!\ifid|OPCODE [1]),
	.datac(!\ifid|OPCODE [2]),
	.datad(!\ifid|OPCODE [4]),
	.datae(gnd),
	.dataf(!\ifid|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlunit|RegSelector~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlunit|RegSelector~0 .extended_lut = "off";
defparam \ctrlunit|RegSelector~0 .lut_mask = 64'h0030003000000000;
defparam \ctrlunit|RegSelector~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N43
dffeas \ctrlunit|RegSelector[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrlunit|RegSelector~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlunit|RegSelector [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlunit|RegSelector[1] .is_wysiwyg = "true";
defparam \ctrlunit|RegSelector[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N48
cyclonev_lcell_comb \ifid|OPCODE~0 (
// Equation(s):
// \ifid|OPCODE~0_combout  = ( \insmem|OpCode [0] & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(!\Reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|OpCode [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ifid|OPCODE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ifid|OPCODE~0 .extended_lut = "off";
defparam \ifid|OPCODE~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \ifid|OPCODE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N50
dffeas \ifid|OPCODE[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ifid|OPCODE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|OPCODE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|OPCODE[0] .is_wysiwyg = "true";
defparam \ifid|OPCODE[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N45
cyclonev_lcell_comb \ctrlunit|WideOr2~0 (
// Equation(s):
// \ctrlunit|WideOr2~0_combout  = ( \ifid|OPCODE [3] & ( (\ifid|OPCODE [4] & ((!\ifid|OPCODE [2] & (\ifid|OPCODE [1] & !\ifid|OPCODE [0])) # (\ifid|OPCODE [2] & (!\ifid|OPCODE [1])))) ) ) # ( !\ifid|OPCODE [3] & ( (\ifid|OPCODE [4] & ((!\ifid|OPCODE [1]) # 
// (\ifid|OPCODE [2]))) ) )

	.dataa(!\ifid|OPCODE [2]),
	.datab(!\ifid|OPCODE [1]),
	.datac(!\ifid|OPCODE [4]),
	.datad(!\ifid|OPCODE [0]),
	.datae(gnd),
	.dataf(!\ifid|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlunit|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlunit|WideOr2~0 .extended_lut = "off";
defparam \ctrlunit|WideOr2~0 .lut_mask = 64'h0D0D0D0D06040604;
defparam \ctrlunit|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N46
dffeas \ctrlunit|RegSelector[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrlunit|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlunit|RegSelector [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlunit|RegSelector[0] .is_wysiwyg = "true";
defparam \ctrlunit|RegSelector[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N11
dffeas \ifid|RD[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|RD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|RD[4] .is_wysiwyg = "true";
defparam \ifid|RD[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N16
dffeas \ifid|RS[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|RS [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|RS[4] .is_wysiwyg = "true";
defparam \ifid|RS[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N9
cyclonev_lcell_comb \reg1|Mux0~0 (
// Equation(s):
// \reg1|Mux0~0_combout  = ( \ifid|RD [4] & ( \ifid|RS [4] & ( (!\ctrlunit|RegSelector [1]) # (!\ctrlunit|RegSelector [0]) ) ) ) # ( !\ifid|RD [4] & ( \ifid|RS [4] & ( !\ctrlunit|RegSelector [0] ) ) ) # ( \ifid|RD [4] & ( !\ifid|RS [4] & ( 
// (!\ctrlunit|RegSelector [1] & \ctrlunit|RegSelector [0]) ) ) )

	.dataa(!\ctrlunit|RegSelector [1]),
	.datab(gnd),
	.datac(!\ctrlunit|RegSelector [0]),
	.datad(gnd),
	.datae(!\ifid|RD [4]),
	.dataf(!\ifid|RS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1|Mux0~0 .extended_lut = "off";
defparam \reg1|Mux0~0 .lut_mask = 64'h00000A0AF0F0FAFA;
defparam \reg1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N24
cyclonev_lcell_comb \insmem|mem~4113 (
// Equation(s):
// \insmem|mem~4113_combout  = ( \pcreg|DataOut [3] & ( \pcreg|DataOut [2] & ( (\pcreg|DataOut [0] & (\pcreg|DataOut [1] & (\insmem|mem~4097_combout  & !\pcreg|DataOut [4]))) ) ) ) # ( !\pcreg|DataOut [3] & ( !\pcreg|DataOut [2] & ( (!\pcreg|DataOut [0] & 
// (!\pcreg|DataOut [1] & (\insmem|mem~4097_combout  & \pcreg|DataOut [4]))) ) ) )

	.dataa(!\pcreg|DataOut [0]),
	.datab(!\pcreg|DataOut [1]),
	.datac(!\insmem|mem~4097_combout ),
	.datad(!\pcreg|DataOut [4]),
	.datae(!\pcreg|DataOut [3]),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4113 .extended_lut = "off";
defparam \insmem|mem~4113 .lut_mask = 64'h0008000000000100;
defparam \insmem|mem~4113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N25
dffeas \insmem|IMM[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|mem~4113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\insmem|ended [0]),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|IMM [12]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|IMM[12] .is_wysiwyg = "true";
defparam \insmem|IMM[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N14
dffeas \ifid|RD[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|RD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|RD[2] .is_wysiwyg = "true";
defparam \ifid|RD[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N50
dffeas \ifid|RD[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|RD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|RD[3] .is_wysiwyg = "true";
defparam \ifid|RD[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N32
dffeas \ifid|RS[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|RS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|RS[2] .is_wysiwyg = "true";
defparam \ifid|RS[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N22
dffeas \ifid|RS[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|RS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|RS[3] .is_wysiwyg = "true";
defparam \ifid|RS[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N30
cyclonev_lcell_comb \idex|RVALUE1[20]~0 (
// Equation(s):
// \idex|RVALUE1[20]~0_combout  = ( \ifid|RS [2] & ( \ifid|RS [3] & ( (!\ctrlunit|RegSelector [1] & (!\ifid|RD [2] & (\ifid|RD [3] & \ctrlunit|RegSelector [0]))) ) ) ) # ( !\ifid|RS [2] & ( \ifid|RS [3] & ( (!\ctrlunit|RegSelector [0]) # 
// ((!\ctrlunit|RegSelector [1] & (!\ifid|RD [2] & \ifid|RD [3]))) ) ) ) # ( \ifid|RS [2] & ( !\ifid|RS [3] & ( (!\ctrlunit|RegSelector [1] & (!\ifid|RD [2] & (\ifid|RD [3] & \ctrlunit|RegSelector [0]))) ) ) ) # ( !\ifid|RS [2] & ( !\ifid|RS [3] & ( 
// (!\ctrlunit|RegSelector [1] & (!\ifid|RD [2] & (\ifid|RD [3] & \ctrlunit|RegSelector [0]))) ) ) )

	.dataa(!\ctrlunit|RegSelector [1]),
	.datab(!\ifid|RD [2]),
	.datac(!\ifid|RD [3]),
	.datad(!\ctrlunit|RegSelector [0]),
	.datae(!\ifid|RS [2]),
	.dataf(!\ifid|RS [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[20]~0 .extended_lut = "off";
defparam \idex|RVALUE1[20]~0 .lut_mask = 64'h00080008FF080008;
defparam \idex|RVALUE1[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N18
cyclonev_lcell_comb \ctrlunit|WideOr0~0 (
// Equation(s):
// \ctrlunit|WideOr0~0_combout  = ( \ifid|OPCODE [3] & ( (\ifid|OPCODE [4] & ((!\ifid|OPCODE [2] & (!\ifid|OPCODE [0] & \ifid|OPCODE [1])) # (\ifid|OPCODE [2] & ((!\ifid|OPCODE [1]))))) ) ) # ( !\ifid|OPCODE [3] & ( (\ifid|OPCODE [4] & ((\ifid|OPCODE [1]) # 
// (\ifid|OPCODE [2]))) ) )

	.dataa(!\ifid|OPCODE [2]),
	.datab(!\ifid|OPCODE [4]),
	.datac(!\ifid|OPCODE [0]),
	.datad(!\ifid|OPCODE [1]),
	.datae(gnd),
	.dataf(!\ifid|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlunit|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlunit|WideOr0~0 .extended_lut = "off";
defparam \ctrlunit|WideOr0~0 .lut_mask = 64'h1133113311201120;
defparam \ctrlunit|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N19
dffeas \ctrlunit|BSelector[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrlunit|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlunit|BSelector [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlunit|BSelector[0] .is_wysiwyg = "true";
defparam \ctrlunit|BSelector[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N5
dffeas \idex|BSELECTOR[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ctrlunit|BSelector [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|BSELECTOR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|BSELECTOR[0] .is_wysiwyg = "true";
defparam \idex|BSELECTOR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N30
cyclonev_lcell_comb \insmem|mem~4115 (
// Equation(s):
// \insmem|mem~4115_combout  = ( !\pcreg|DataOut [3] & ( \pcreg|DataOut [2] & ( (!\pcreg|DataOut [0] & (\pcreg|DataOut [1] & (\insmem|mem~4097_combout  & !\pcreg|DataOut [4]))) ) ) ) # ( \pcreg|DataOut [3] & ( !\pcreg|DataOut [2] & ( (!\pcreg|DataOut [0] & 
// (\pcreg|DataOut [1] & (\insmem|mem~4097_combout  & !\pcreg|DataOut [4]))) ) ) ) # ( !\pcreg|DataOut [3] & ( !\pcreg|DataOut [2] & ( (!\pcreg|DataOut [1] & (\insmem|mem~4097_combout  & (!\pcreg|DataOut [0] $ (!\pcreg|DataOut [4])))) ) ) )

	.dataa(!\pcreg|DataOut [0]),
	.datab(!\pcreg|DataOut [1]),
	.datac(!\insmem|mem~4097_combout ),
	.datad(!\pcreg|DataOut [4]),
	.datae(!\pcreg|DataOut [3]),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4115 .extended_lut = "off";
defparam \insmem|mem~4115 .lut_mask = 64'h0408020002000000;
defparam \insmem|mem~4115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N31
dffeas \insmem|JADDR[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|mem~4115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\insmem|ended [0]),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|JADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|JADDR[17] .is_wysiwyg = "true";
defparam \insmem|JADDR[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N35
dffeas \ifid|RD[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|JADDR [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|RD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|RD[0] .is_wysiwyg = "true";
defparam \ifid|RD[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N25
dffeas \ifid|RS[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|JADDR [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|RS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|RS[0] .is_wysiwyg = "true";
defparam \ifid|RS[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N28
dffeas \ifid|IMM[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[12] .is_wysiwyg = "true";
defparam \ifid|IMM[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N27
cyclonev_lcell_comb \reg2|Mux4~0 (
// Equation(s):
// \reg2|Mux4~0_combout  = ( \ctrlunit|RegSelector [1] & ( (\ifid|RD [0] & !\ctrlunit|RegSelector [0]) ) ) # ( !\ctrlunit|RegSelector [1] & ( (!\ctrlunit|RegSelector [0] & ((\ifid|IMM [12]))) # (\ctrlunit|RegSelector [0] & (\ifid|RS [0])) ) )

	.dataa(!\ifid|RD [0]),
	.datab(!\ctrlunit|RegSelector [0]),
	.datac(!\ifid|RS [0]),
	.datad(!\ifid|IMM [12]),
	.datae(gnd),
	.dataf(!\ctrlunit|RegSelector [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2|Mux4~0 .extended_lut = "off";
defparam \reg2|Mux4~0 .lut_mask = 64'h03CF03CF44444444;
defparam \reg2|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N21
cyclonev_lcell_comb \idex|OPCODE~1 (
// Equation(s):
// \idex|OPCODE~1_combout  = ( \ifid|OPCODE [1] & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ifid|OPCODE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|OPCODE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|OPCODE~1 .extended_lut = "off";
defparam \idex|OPCODE~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \idex|OPCODE~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N23
dffeas \idex|OPCODE[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|OPCODE~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|OPCODE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|OPCODE[1] .is_wysiwyg = "true";
defparam \idex|OPCODE[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N12
cyclonev_lcell_comb \reg1|Mux2~0 (
// Equation(s):
// \reg1|Mux2~0_combout  = ( \ifid|RS [2] & ( (!\ctrlunit|RegSelector [0]) # ((!\ctrlunit|RegSelector [1] & \ifid|RD [2])) ) ) # ( !\ifid|RS [2] & ( (!\ctrlunit|RegSelector [1] & (\ctrlunit|RegSelector [0] & \ifid|RD [2])) ) )

	.dataa(!\ctrlunit|RegSelector [1]),
	.datab(!\ctrlunit|RegSelector [0]),
	.datac(gnd),
	.datad(!\ifid|RD [2]),
	.datae(gnd),
	.dataf(!\ifid|RS [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1|Mux2~0 .extended_lut = "off";
defparam \reg1|Mux2~0 .lut_mask = 64'h00220022CCEECCEE;
defparam \reg1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N48
cyclonev_lcell_comb \reg1|Mux1~0 (
// Equation(s):
// \reg1|Mux1~0_combout  = ( \ctrlunit|RegSelector [0] & ( (!\ctrlunit|RegSelector [1] & \ifid|RD [3]) ) ) # ( !\ctrlunit|RegSelector [0] & ( \ifid|RS [3] ) )

	.dataa(!\ctrlunit|RegSelector [1]),
	.datab(!\ifid|RS [3]),
	.datac(gnd),
	.datad(!\ifid|RD [3]),
	.datae(gnd),
	.dataf(!\ctrlunit|RegSelector [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1|Mux1~0 .extended_lut = "off";
defparam \reg1|Mux1~0 .lut_mask = 64'h3333333300AA00AA;
defparam \reg1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \regbank|Register[1][1]~feeder (
// Equation(s):
// \regbank|Register[1][1]~feeder_combout  = \menwb|WRITEDATA [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][1]~feeder .extended_lut = "off";
defparam \regbank|Register[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N21
cyclonev_lcell_comb \ctrlunit|WideOr1~0 (
// Equation(s):
// \ctrlunit|WideOr1~0_combout  = ( \ifid|OPCODE [3] & ( ((\ifid|OPCODE [2] & (\ifid|OPCODE [1] & !\ifid|OPCODE [0]))) # (\ifid|OPCODE [4]) ) ) # ( !\ifid|OPCODE [3] & ( (\ifid|OPCODE [4] & ((\ifid|OPCODE [1]) # (\ifid|OPCODE [2]))) ) )

	.dataa(!\ifid|OPCODE [2]),
	.datab(!\ifid|OPCODE [4]),
	.datac(!\ifid|OPCODE [1]),
	.datad(!\ifid|OPCODE [0]),
	.datae(gnd),
	.dataf(!\ifid|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlunit|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlunit|WideOr1~0 .extended_lut = "off";
defparam \ctrlunit|WideOr1~0 .lut_mask = 64'h1313131337333733;
defparam \ctrlunit|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N23
dffeas \ctrlunit|RegWrite[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrlunit|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlunit|RegWrite [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlunit|RegWrite[0] .is_wysiwyg = "true";
defparam \ctrlunit|RegWrite[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N16
dffeas \idex|REGWRITE[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ctrlunit|RegWrite [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|REGWRITE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|REGWRITE[0] .is_wysiwyg = "true";
defparam \idex|REGWRITE[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N13
dffeas \exmen|REGWRITE[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|REGWRITE [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|REGWRITE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|REGWRITE[0] .is_wysiwyg = "true";
defparam \exmen|REGWRITE[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N20
dffeas \menwb|REGWRITE[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|REGWRITE [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|REGWRITE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|REGWRITE[0] .is_wysiwyg = "true";
defparam \menwb|REGWRITE[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N2
dffeas \idex|RD[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|RD [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RD[4] .is_wysiwyg = "true";
defparam \idex|RD[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N0
cyclonev_lcell_comb \exmen|WRITEADDRESS[4]~feeder (
// Equation(s):
// \exmen|WRITEADDRESS[4]~feeder_combout  = \idex|RD [4]

	.dataa(!\idex|RD [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|WRITEADDRESS[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|WRITEADDRESS[4]~feeder .extended_lut = "off";
defparam \exmen|WRITEADDRESS[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \exmen|WRITEADDRESS[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N1
dffeas \exmen|WRITEADDRESS[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|WRITEADDRESS[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|WRITEADDRESS [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|WRITEADDRESS[4] .is_wysiwyg = "true";
defparam \exmen|WRITEADDRESS[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N44
dffeas \menwb|WRITEADDRESS[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|WRITEADDRESS [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEADDRESS [4]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEADDRESS[4] .is_wysiwyg = "true";
defparam \menwb|WRITEADDRESS[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N34
dffeas \idex|RD[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|RD [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RD[2] .is_wysiwyg = "true";
defparam \idex|RD[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N58
dffeas \exmen|WRITEADDRESS[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RD [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|WRITEADDRESS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|WRITEADDRESS[2] .is_wysiwyg = "true";
defparam \exmen|WRITEADDRESS[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N2
dffeas \menwb|WRITEADDRESS[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|WRITEADDRESS [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEADDRESS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEADDRESS[2] .is_wysiwyg = "true";
defparam \menwb|WRITEADDRESS[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N10
dffeas \idex|RD[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|RD [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RD[3] .is_wysiwyg = "true";
defparam \idex|RD[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N4
dffeas \exmen|WRITEADDRESS[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RD [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|WRITEADDRESS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|WRITEADDRESS[3] .is_wysiwyg = "true";
defparam \exmen|WRITEADDRESS[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N8
dffeas \menwb|WRITEADDRESS[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|WRITEADDRESS [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEADDRESS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEADDRESS[3] .is_wysiwyg = "true";
defparam \menwb|WRITEADDRESS[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N30
cyclonev_lcell_comb \insmem|mem~4117 (
// Equation(s):
// \insmem|mem~4117_combout  = ( \insmem|mem~4104_combout  & ( \insmem|mem~4103_combout  ) )

	.dataa(!\insmem|mem~4103_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|mem~4104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4117 .extended_lut = "off";
defparam \insmem|mem~4117 .lut_mask = 64'h0000000055555555;
defparam \insmem|mem~4117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N31
dffeas \insmem|JADDR[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|mem~4117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\insmem|ended [0]),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|JADDR [23]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|JADDR[23] .is_wysiwyg = "true";
defparam \insmem|JADDR[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N8
dffeas \ifid|RD[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|JADDR [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|RD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|RD[1] .is_wysiwyg = "true";
defparam \ifid|RD[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N16
dffeas \idex|RD[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|RD [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RD[1] .is_wysiwyg = "true";
defparam \idex|RD[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N28
dffeas \exmen|WRITEADDRESS[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RD [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|WRITEADDRESS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|WRITEADDRESS[1] .is_wysiwyg = "true";
defparam \exmen|WRITEADDRESS[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N35
dffeas \menwb|WRITEADDRESS[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|WRITEADDRESS [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEADDRESS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEADDRESS[1] .is_wysiwyg = "true";
defparam \menwb|WRITEADDRESS[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N30
cyclonev_lcell_comb \idex|RD[0]~feeder (
// Equation(s):
// \idex|RD[0]~feeder_combout  = ( \ifid|RD [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ifid|RD [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RD[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RD[0]~feeder .extended_lut = "off";
defparam \idex|RD[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \idex|RD[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N31
dffeas \idex|RD[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RD[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RD[0] .is_wysiwyg = "true";
defparam \idex|RD[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N16
dffeas \exmen|WRITEADDRESS[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RD [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|WRITEADDRESS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|WRITEADDRESS[0] .is_wysiwyg = "true";
defparam \exmen|WRITEADDRESS[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N32
dffeas \menwb|WRITEADDRESS[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|WRITEADDRESS [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEADDRESS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEADDRESS[0] .is_wysiwyg = "true";
defparam \menwb|WRITEADDRESS[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \regbank|Decoder0~29 (
// Equation(s):
// \regbank|Decoder0~29_combout  = ( !\menwb|WRITEADDRESS [1] & ( \menwb|WRITEADDRESS [0] & ( (\menwb|REGWRITE [0] & (!\menwb|WRITEADDRESS [4] & (!\menwb|WRITEADDRESS [2] & !\menwb|WRITEADDRESS [3]))) ) ) )

	.dataa(!\menwb|REGWRITE [0]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [2]),
	.datad(!\menwb|WRITEADDRESS [3]),
	.datae(!\menwb|WRITEADDRESS [1]),
	.dataf(!\menwb|WRITEADDRESS [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~29 .extended_lut = "off";
defparam \regbank|Decoder0~29 .lut_mask = 64'h0000000040000000;
defparam \regbank|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N35
dffeas \regbank|Register[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][1] .is_wysiwyg = "true";
defparam \regbank|Register[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N36
cyclonev_lcell_comb \insmem|mem~4116 (
// Equation(s):
// \insmem|mem~4116_combout  = ( \pcreg|DataOut [3] & ( \pcreg|DataOut [2] & ( (\pcreg|DataOut [0] & (\pcreg|DataOut [1] & (\insmem|mem~4097_combout  & !\pcreg|DataOut [4]))) ) ) ) # ( \pcreg|DataOut [3] & ( !\pcreg|DataOut [2] & ( (!\pcreg|DataOut [0] & 
// (\pcreg|DataOut [1] & (\insmem|mem~4097_combout  & !\pcreg|DataOut [4]))) ) ) ) # ( !\pcreg|DataOut [3] & ( !\pcreg|DataOut [2] & ( (!\pcreg|DataOut [0] & (\insmem|mem~4097_combout  & (!\pcreg|DataOut [1] $ (!\pcreg|DataOut [4])))) ) ) )

	.dataa(!\pcreg|DataOut [0]),
	.datab(!\pcreg|DataOut [1]),
	.datac(!\insmem|mem~4097_combout ),
	.datad(!\pcreg|DataOut [4]),
	.datae(!\pcreg|DataOut [3]),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4116 .extended_lut = "off";
defparam \insmem|mem~4116 .lut_mask = 64'h0208020000000100;
defparam \insmem|mem~4116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N38
dffeas \insmem|JADDR[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|mem~4116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\insmem|ended [0]),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|JADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|JADDR[18] .is_wysiwyg = "true";
defparam \insmem|JADDR[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N2
dffeas \ifid|RS[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|JADDR [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|RS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|RS[1] .is_wysiwyg = "true";
defparam \ifid|RS[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N0
cyclonev_lcell_comb \reg1|Mux3~0 (
// Equation(s):
// \reg1|Mux3~0_combout  = ( \ctrlunit|RegSelector [0] & ( (\ifid|RD [1] & !\ctrlunit|RegSelector [1]) ) ) # ( !\ctrlunit|RegSelector [0] & ( \ifid|RS [1] ) )

	.dataa(gnd),
	.datab(!\ifid|RD [1]),
	.datac(!\ctrlunit|RegSelector [1]),
	.datad(!\ifid|RS [1]),
	.datae(gnd),
	.dataf(!\ctrlunit|RegSelector [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1|Mux3~0 .extended_lut = "off";
defparam \reg1|Mux3~0 .lut_mask = 64'h00FF00FF30303030;
defparam \reg1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N24
cyclonev_lcell_comb \reg1|Mux4~0 (
// Equation(s):
// \reg1|Mux4~0_combout  = ( \ctrlunit|RegSelector [1] & ( (!\ctrlunit|RegSelector [0] & \ifid|RS [0]) ) ) # ( !\ctrlunit|RegSelector [1] & ( (!\ctrlunit|RegSelector [0] & ((\ifid|RS [0]))) # (\ctrlunit|RegSelector [0] & (\ifid|RD [0])) ) )

	.dataa(!\ifid|RD [0]),
	.datab(!\ctrlunit|RegSelector [0]),
	.datac(gnd),
	.datad(!\ifid|RS [0]),
	.datae(gnd),
	.dataf(!\ctrlunit|RegSelector [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1|Mux4~0 .extended_lut = "off";
defparam \reg1|Mux4~0 .lut_mask = 64'h11DD11DD00CC00CC;
defparam \reg1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \regbank|Decoder0~28 (
// Equation(s):
// \regbank|Decoder0~28_combout  = ( !\menwb|WRITEADDRESS [2] & ( !\menwb|WRITEADDRESS [4] & ( (\menwb|REGWRITE [0] & (!\menwb|WRITEADDRESS [0] & (!\menwb|WRITEADDRESS [1] & !\menwb|WRITEADDRESS [3]))) ) ) )

	.dataa(!\menwb|REGWRITE [0]),
	.datab(!\menwb|WRITEADDRESS [0]),
	.datac(!\menwb|WRITEADDRESS [1]),
	.datad(!\menwb|WRITEADDRESS [3]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~28 .extended_lut = "off";
defparam \regbank|Decoder0~28 .lut_mask = 64'h4000000000000000;
defparam \regbank|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N4
dffeas \regbank|Register[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][1] .is_wysiwyg = "true";
defparam \regbank|Register[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N45
cyclonev_lcell_comb \regbank|Decoder0~31 (
// Equation(s):
// \regbank|Decoder0~31_combout  = ( !\menwb|WRITEADDRESS [2] & ( !\menwb|WRITEADDRESS [4] & ( (\menwb|WRITEADDRESS [1] & (!\menwb|WRITEADDRESS [3] & (\menwb|WRITEADDRESS [0] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [3]),
	.datac(!\menwb|WRITEADDRESS [0]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~31 .extended_lut = "off";
defparam \regbank|Decoder0~31 .lut_mask = 64'h0004000000000000;
defparam \regbank|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N50
dffeas \regbank|Register[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][1] .is_wysiwyg = "true";
defparam \regbank|Register[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \regbank|Decoder0~30 (
// Equation(s):
// \regbank|Decoder0~30_combout  = ( !\menwb|WRITEADDRESS [0] & ( \menwb|WRITEADDRESS [1] & ( (\menwb|REGWRITE [0] & (!\menwb|WRITEADDRESS [4] & (!\menwb|WRITEADDRESS [3] & !\menwb|WRITEADDRESS [2]))) ) ) )

	.dataa(!\menwb|REGWRITE [0]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [3]),
	.datad(!\menwb|WRITEADDRESS [2]),
	.datae(!\menwb|WRITEADDRESS [0]),
	.dataf(!\menwb|WRITEADDRESS [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~30 .extended_lut = "off";
defparam \regbank|Decoder0~30 .lut_mask = 64'h0000000040000000;
defparam \regbank|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N44
dffeas \regbank|Register[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][1] .is_wysiwyg = "true";
defparam \regbank|Register[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \idex|RVALUE1~53 (
// Equation(s):
// \idex|RVALUE1~53_combout  = ( \regbank|Register[3][1]~q  & ( \regbank|Register[2][1]~q  & ( ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][1]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][1]~q ))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][1]~q  & ( \regbank|Register[2][1]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][1]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][1]~q )))) # (\reg1|Mux3~0_combout  & 
// (((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[3][1]~q  & ( !\regbank|Register[2][1]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][1]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][1]~q )))) # 
// (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[3][1]~q  & ( !\regbank|Register[2][1]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][1]~q ))) # (\reg1|Mux4~0_combout  & 
// (\regbank|Register[1][1]~q )))) ) ) )

	.dataa(!\regbank|Register[1][1]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[0][1]~q ),
	.datae(!\regbank|Register[3][1]~q ),
	.dataf(!\regbank|Register[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~53 .extended_lut = "off";
defparam \idex|RVALUE1~53 .lut_mask = 64'h04C407C734F437F7;
defparam \idex|RVALUE1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N0
cyclonev_lcell_comb \regbank|Register[13][1]~feeder (
// Equation(s):
// \regbank|Register[13][1]~feeder_combout  = ( \menwb|WRITEDATA [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[13][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[13][1]~feeder .extended_lut = "off";
defparam \regbank|Register[13][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[13][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N3
cyclonev_lcell_comb \regbank|Decoder0~21 (
// Equation(s):
// \regbank|Decoder0~21_combout  = ( \menwb|WRITEADDRESS [2] & ( !\menwb|WRITEADDRESS [4] & ( (!\menwb|WRITEADDRESS [1] & (\menwb|WRITEADDRESS [3] & (\menwb|WRITEADDRESS [0] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [3]),
	.datac(!\menwb|WRITEADDRESS [0]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~21 .extended_lut = "off";
defparam \regbank|Decoder0~21 .lut_mask = 64'h0000000200000000;
defparam \regbank|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N2
dffeas \regbank|Register[13][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][1] .is_wysiwyg = "true";
defparam \regbank|Register[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \regbank|Decoder0~22 (
// Equation(s):
// \regbank|Decoder0~22_combout  = ( \menwb|WRITEADDRESS [3] & ( \menwb|WRITEADDRESS [2] & ( (!\menwb|WRITEADDRESS [0] & (!\menwb|WRITEADDRESS [4] & (\menwb|WRITEADDRESS [1] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [0]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [1]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [3]),
	.dataf(!\menwb|WRITEADDRESS [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~22 .extended_lut = "off";
defparam \regbank|Decoder0~22 .lut_mask = 64'h0000000000000008;
defparam \regbank|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N20
dffeas \regbank|Register[14][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][1] .is_wysiwyg = "true";
defparam \regbank|Register[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \regbank|Decoder0~20 (
// Equation(s):
// \regbank|Decoder0~20_combout  = ( \menwb|WRITEADDRESS [3] & ( !\menwb|WRITEADDRESS [1] & ( (\menwb|WRITEADDRESS [2] & (!\menwb|WRITEADDRESS [4] & (!\menwb|WRITEADDRESS [0] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [2]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [0]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [3]),
	.dataf(!\menwb|WRITEADDRESS [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~20 .extended_lut = "off";
defparam \regbank|Decoder0~20 .lut_mask = 64'h0000004000000000;
defparam \regbank|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N34
dffeas \regbank|Register[12][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][1] .is_wysiwyg = "true";
defparam \regbank|Register[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N21
cyclonev_lcell_comb \regbank|Decoder0~23 (
// Equation(s):
// \regbank|Decoder0~23_combout  = ( \menwb|WRITEADDRESS [2] & ( !\menwb|WRITEADDRESS [4] & ( (\menwb|WRITEADDRESS [1] & (\menwb|WRITEADDRESS [3] & (\menwb|WRITEADDRESS [0] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [3]),
	.datac(!\menwb|WRITEADDRESS [0]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~23 .extended_lut = "off";
defparam \regbank|Decoder0~23 .lut_mask = 64'h0000000100000000;
defparam \regbank|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N25
dffeas \regbank|Register[15][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][1] .is_wysiwyg = "true";
defparam \regbank|Register[15][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \idex|RVALUE1~51 (
// Equation(s):
// \idex|RVALUE1~51_combout  = ( \regbank|Register[15][1]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[14][1]~q ) # (\reg1|Mux4~0_combout ) ) ) ) # ( !\regbank|Register[15][1]~q  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & 
// \regbank|Register[14][1]~q ) ) ) ) # ( \regbank|Register[15][1]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[12][1]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][1]~q )) ) ) ) # ( !\regbank|Register[15][1]~q  & 
// ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[12][1]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][1]~q )) ) ) )

	.dataa(!\regbank|Register[13][1]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[14][1]~q ),
	.datad(!\regbank|Register[12][1]~q ),
	.datae(!\regbank|Register[15][1]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~51 .extended_lut = "off";
defparam \idex|RVALUE1~51 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \idex|RVALUE1~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \regbank|Decoder0~25 (
// Equation(s):
// \regbank|Decoder0~25_combout  = ( !\menwb|WRITEADDRESS [3] & ( \menwb|WRITEADDRESS [2] & ( (!\menwb|WRITEADDRESS [1] & (!\menwb|WRITEADDRESS [4] & (\menwb|WRITEADDRESS [0] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [0]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [3]),
	.dataf(!\menwb|WRITEADDRESS [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~25 .extended_lut = "off";
defparam \regbank|Decoder0~25 .lut_mask = 64'h0000000000080000;
defparam \regbank|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N5
dffeas \regbank|Register[5][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][1] .is_wysiwyg = "true";
defparam \regbank|Register[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \regbank|Decoder0~26 (
// Equation(s):
// \regbank|Decoder0~26_combout  = ( \menwb|WRITEADDRESS [1] & ( !\menwb|WRITEADDRESS [3] & ( (\menwb|WRITEADDRESS [2] & (!\menwb|WRITEADDRESS [4] & (\menwb|REGWRITE [0] & !\menwb|WRITEADDRESS [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [2]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|REGWRITE [0]),
	.datad(!\menwb|WRITEADDRESS [0]),
	.datae(!\menwb|WRITEADDRESS [1]),
	.dataf(!\menwb|WRITEADDRESS [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~26 .extended_lut = "off";
defparam \regbank|Decoder0~26 .lut_mask = 64'h0000040000000000;
defparam \regbank|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N38
dffeas \regbank|Register[6][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][1] .is_wysiwyg = "true";
defparam \regbank|Register[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \regbank|Decoder0~27 (
// Equation(s):
// \regbank|Decoder0~27_combout  = ( \menwb|WRITEADDRESS [2] & ( !\menwb|WRITEADDRESS [4] & ( (\menwb|WRITEADDRESS [1] & (!\menwb|WRITEADDRESS [3] & (\menwb|REGWRITE [0] & \menwb|WRITEADDRESS [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [3]),
	.datac(!\menwb|REGWRITE [0]),
	.datad(!\menwb|WRITEADDRESS [0]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~27 .extended_lut = "off";
defparam \regbank|Decoder0~27 .lut_mask = 64'h0000000400000000;
defparam \regbank|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N43
dffeas \regbank|Register[7][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][1] .is_wysiwyg = "true";
defparam \regbank|Register[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \regbank|Decoder0~24 (
// Equation(s):
// \regbank|Decoder0~24_combout  = ( !\menwb|WRITEADDRESS [3] & ( \menwb|WRITEADDRESS [2] & ( (!\menwb|WRITEADDRESS [0] & (!\menwb|WRITEADDRESS [4] & (!\menwb|WRITEADDRESS [1] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [0]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [1]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [3]),
	.dataf(!\menwb|WRITEADDRESS [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~24 .extended_lut = "off";
defparam \regbank|Decoder0~24 .lut_mask = 64'h0000000000800000;
defparam \regbank|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N31
dffeas \regbank|Register[4][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][1] .is_wysiwyg = "true";
defparam \regbank|Register[4][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N42
cyclonev_lcell_comb \idex|RVALUE1~52 (
// Equation(s):
// \idex|RVALUE1~52_combout  = ( \regbank|Register[7][1]~q  & ( \regbank|Register[4][1]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\regbank|Register[5][1]~q ))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout ) # 
// (\regbank|Register[6][1]~q )))) ) ) ) # ( !\regbank|Register[7][1]~q  & ( \regbank|Register[4][1]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\regbank|Register[5][1]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[6][1]~q  & 
// !\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[7][1]~q  & ( !\regbank|Register[4][1]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[5][1]~q  & ((\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout ) # 
// (\regbank|Register[6][1]~q )))) ) ) ) # ( !\regbank|Register[7][1]~q  & ( !\regbank|Register[4][1]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[5][1]~q  & ((\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[6][1]~q  & 
// !\reg1|Mux4~0_combout )))) ) ) )

	.dataa(!\regbank|Register[5][1]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[6][1]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[7][1]~q ),
	.dataf(!\regbank|Register[4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~52 .extended_lut = "off";
defparam \idex|RVALUE1~52 .lut_mask = 64'h03440377CF44CF77;
defparam \idex|RVALUE1~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N33
cyclonev_lcell_comb \idex|RVALUE1~54 (
// Equation(s):
// \idex|RVALUE1~54_combout  = ( \idex|RVALUE1~52_combout  & ( (!\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout  & (\idex|RVALUE1~53_combout ))) # (\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout ) # ((\idex|RVALUE1~51_combout )))) ) ) # ( 
// !\idex|RVALUE1~52_combout  & ( (!\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout  & (\idex|RVALUE1~53_combout ))) # (\reg1|Mux2~0_combout  & (\reg1|Mux1~0_combout  & ((\idex|RVALUE1~51_combout )))) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\idex|RVALUE1~53_combout ),
	.datad(!\idex|RVALUE1~51_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~54 .extended_lut = "off";
defparam \idex|RVALUE1~54 .lut_mask = 64'h081908194C5D4C5D;
defparam \idex|RVALUE1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \regbank|Decoder0~17 (
// Equation(s):
// \regbank|Decoder0~17_combout  = ( !\menwb|WRITEADDRESS [2] & ( \menwb|WRITEADDRESS [3] & ( (!\menwb|WRITEADDRESS [1] & (!\menwb|WRITEADDRESS [4] & (\menwb|REGWRITE [0] & \menwb|WRITEADDRESS [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|REGWRITE [0]),
	.datad(!\menwb|WRITEADDRESS [0]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~17 .extended_lut = "off";
defparam \regbank|Decoder0~17 .lut_mask = 64'h0000000000080000;
defparam \regbank|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N41
dffeas \regbank|Register[9][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][1]~DUPLICATE .is_wysiwyg = "true";
defparam \regbank|Register[9][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \regbank|Decoder0~18 (
// Equation(s):
// \regbank|Decoder0~18_combout  = ( \menwb|WRITEADDRESS [3] & ( !\menwb|WRITEADDRESS [4] & ( (!\menwb|WRITEADDRESS [0] & (!\menwb|WRITEADDRESS [2] & (\menwb|WRITEADDRESS [1] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [0]),
	.datab(!\menwb|WRITEADDRESS [2]),
	.datac(!\menwb|WRITEADDRESS [1]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [3]),
	.dataf(!\menwb|WRITEADDRESS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~18 .extended_lut = "off";
defparam \regbank|Decoder0~18 .lut_mask = 64'h0000000800000000;
defparam \regbank|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N7
dffeas \regbank|Register[10][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][1] .is_wysiwyg = "true";
defparam \regbank|Register[10][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \regbank|Decoder0~16 (
// Equation(s):
// \regbank|Decoder0~16_combout  = ( !\menwb|WRITEADDRESS [4] & ( \menwb|WRITEADDRESS [3] & ( (!\menwb|WRITEADDRESS [1] & (!\menwb|WRITEADDRESS [0] & (!\menwb|WRITEADDRESS [2] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [0]),
	.datac(!\menwb|WRITEADDRESS [2]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [4]),
	.dataf(!\menwb|WRITEADDRESS [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~16 .extended_lut = "off";
defparam \regbank|Decoder0~16 .lut_mask = 64'h0000000000800000;
defparam \regbank|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N31
dffeas \regbank|Register[8][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][1]~DUPLICATE .is_wysiwyg = "true";
defparam \regbank|Register[8][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \regbank|Decoder0~19 (
// Equation(s):
// \regbank|Decoder0~19_combout  = ( !\menwb|WRITEADDRESS [2] & ( \menwb|WRITEADDRESS [3] & ( (\menwb|REGWRITE [0] & (!\menwb|WRITEADDRESS [4] & (\menwb|WRITEADDRESS [1] & \menwb|WRITEADDRESS [0]))) ) ) )

	.dataa(!\menwb|REGWRITE [0]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [1]),
	.datad(!\menwb|WRITEADDRESS [0]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~19 .extended_lut = "off";
defparam \regbank|Decoder0~19 .lut_mask = 64'h0000000000040000;
defparam \regbank|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N43
dffeas \regbank|Register[11][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][1] .is_wysiwyg = "true";
defparam \regbank|Register[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N42
cyclonev_lcell_comb \idex|RVALUE1~50 (
// Equation(s):
// \idex|RVALUE1~50_combout  = ( \regbank|Register[11][1]~q  & ( \reg1|Mux4~0_combout  & ( (\regbank|Register[9][1]~DUPLICATE_q ) # (\reg1|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[11][1]~q  & ( \reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & 
// \regbank|Register[9][1]~DUPLICATE_q ) ) ) ) # ( \regbank|Register[11][1]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & ((\regbank|Register[8][1]~DUPLICATE_q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[10][1]~q )) ) ) ) # ( 
// !\regbank|Register[11][1]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & ((\regbank|Register[8][1]~DUPLICATE_q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[10][1]~q )) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[9][1]~DUPLICATE_q ),
	.datac(!\regbank|Register[10][1]~q ),
	.datad(!\regbank|Register[8][1]~DUPLICATE_q ),
	.datae(!\regbank|Register[11][1]~q ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~50 .extended_lut = "off";
defparam \idex|RVALUE1~50 .lut_mask = 64'h05AF05AF22227777;
defparam \idex|RVALUE1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \regbank|Register[16][1]~feeder (
// Equation(s):
// \regbank|Register[16][1]~feeder_combout  = ( \menwb|WRITEDATA [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][1]~feeder .extended_lut = "off";
defparam \regbank|Register[16][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[16][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \regbank|Decoder0~0 (
// Equation(s):
// \regbank|Decoder0~0_combout  = ( !\menwb|WRITEADDRESS [3] & ( \menwb|WRITEADDRESS [4] & ( (!\menwb|WRITEADDRESS [1] & (!\menwb|WRITEADDRESS [0] & (\menwb|REGWRITE [0] & !\menwb|WRITEADDRESS [2]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [0]),
	.datac(!\menwb|REGWRITE [0]),
	.datad(!\menwb|WRITEADDRESS [2]),
	.datae(!\menwb|WRITEADDRESS [3]),
	.dataf(!\menwb|WRITEADDRESS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~0 .extended_lut = "off";
defparam \regbank|Decoder0~0 .lut_mask = 64'h0000000008000000;
defparam \regbank|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N34
dffeas \regbank|Register[16][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][1] .is_wysiwyg = "true";
defparam \regbank|Register[16][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \regbank|Decoder0~2 (
// Equation(s):
// \regbank|Decoder0~2_combout  = ( \menwb|WRITEADDRESS [3] & ( !\menwb|WRITEADDRESS [0] & ( (!\menwb|WRITEADDRESS [1] & (\menwb|WRITEADDRESS [4] & (!\menwb|WRITEADDRESS [2] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [2]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [3]),
	.dataf(!\menwb|WRITEADDRESS [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~2 .extended_lut = "off";
defparam \regbank|Decoder0~2 .lut_mask = 64'h0000002000000000;
defparam \regbank|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N26
dffeas \regbank|Register[24][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][1] .is_wysiwyg = "true";
defparam \regbank|Register[24][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N15
cyclonev_lcell_comb \regbank|Decoder0~1 (
// Equation(s):
// \regbank|Decoder0~1_combout  = ( \menwb|WRITEADDRESS [2] & ( \menwb|WRITEADDRESS [4] & ( (!\menwb|WRITEADDRESS [1] & (!\menwb|WRITEADDRESS [3] & (!\menwb|WRITEADDRESS [0] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [3]),
	.datac(!\menwb|WRITEADDRESS [0]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~1 .extended_lut = "off";
defparam \regbank|Decoder0~1 .lut_mask = 64'h0000000000000080;
defparam \regbank|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N49
dffeas \regbank|Register[20][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][1] .is_wysiwyg = "true";
defparam \regbank|Register[20][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \regbank|Decoder0~3 (
// Equation(s):
// \regbank|Decoder0~3_combout  = ( !\menwb|WRITEADDRESS [0] & ( \menwb|WRITEADDRESS [2] & ( (!\menwb|WRITEADDRESS [1] & (\menwb|WRITEADDRESS [4] & (\menwb|REGWRITE [0] & \menwb|WRITEADDRESS [3]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|REGWRITE [0]),
	.datad(!\menwb|WRITEADDRESS [3]),
	.datae(!\menwb|WRITEADDRESS [0]),
	.dataf(!\menwb|WRITEADDRESS [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~3 .extended_lut = "off";
defparam \regbank|Decoder0~3 .lut_mask = 64'h0000000000020000;
defparam \regbank|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N2
dffeas \regbank|Register[28][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][1] .is_wysiwyg = "true";
defparam \regbank|Register[28][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \idex|RVALUE1~45 (
// Equation(s):
// \idex|RVALUE1~45_combout  = ( \regbank|Register[28][1]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[20][1]~q ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[28][1]~q  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & 
// \regbank|Register[20][1]~q ) ) ) ) # ( \regbank|Register[28][1]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][1]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][1]~q ))) ) ) ) # ( !\regbank|Register[28][1]~q  & 
// ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][1]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][1]~q ))) ) ) )

	.dataa(!\regbank|Register[16][1]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[24][1]~q ),
	.datad(!\regbank|Register[20][1]~q ),
	.datae(!\regbank|Register[28][1]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~45 .extended_lut = "off";
defparam \idex|RVALUE1~45 .lut_mask = 64'h4747474700CC33FF;
defparam \idex|RVALUE1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \regbank|Register[19][1]~feeder (
// Equation(s):
// \regbank|Register[19][1]~feeder_combout  = \menwb|WRITEDATA [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][1]~feeder .extended_lut = "off";
defparam \regbank|Register[19][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[19][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N45
cyclonev_lcell_comb \regbank|Decoder0~12 (
// Equation(s):
// \regbank|Decoder0~12_combout  = ( \menwb|WRITEADDRESS [4] & ( !\menwb|WRITEADDRESS [2] & ( (\menwb|WRITEADDRESS [1] & (!\menwb|WRITEADDRESS [3] & (\menwb|WRITEADDRESS [0] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [3]),
	.datac(!\menwb|WRITEADDRESS [0]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [4]),
	.dataf(!\menwb|WRITEADDRESS [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~12 .extended_lut = "off";
defparam \regbank|Decoder0~12 .lut_mask = 64'h0000000400000000;
defparam \regbank|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N31
dffeas \regbank|Register[19][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][1] .is_wysiwyg = "true";
defparam \regbank|Register[19][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \regbank|Decoder0~14 (
// Equation(s):
// \regbank|Decoder0~14_combout  = ( !\menwb|WRITEADDRESS [2] & ( \menwb|WRITEADDRESS [4] & ( (\menwb|REGWRITE [0] & (\menwb|WRITEADDRESS [0] & (\menwb|WRITEADDRESS [1] & \menwb|WRITEADDRESS [3]))) ) ) )

	.dataa(!\menwb|REGWRITE [0]),
	.datab(!\menwb|WRITEADDRESS [0]),
	.datac(!\menwb|WRITEADDRESS [1]),
	.datad(!\menwb|WRITEADDRESS [3]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~14 .extended_lut = "off";
defparam \regbank|Decoder0~14 .lut_mask = 64'h0000000000010000;
defparam \regbank|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N20
dffeas \regbank|Register[27][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][1] .is_wysiwyg = "true";
defparam \regbank|Register[27][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N33
cyclonev_lcell_comb \regbank|Decoder0~13 (
// Equation(s):
// \regbank|Decoder0~13_combout  = ( \menwb|WRITEADDRESS [2] & ( \menwb|WRITEADDRESS [4] & ( (\menwb|WRITEADDRESS [1] & (!\menwb|WRITEADDRESS [3] & (\menwb|WRITEADDRESS [0] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [3]),
	.datac(!\menwb|WRITEADDRESS [0]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~13 .extended_lut = "off";
defparam \regbank|Decoder0~13 .lut_mask = 64'h0000000000000004;
defparam \regbank|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N32
dffeas \regbank|Register[23][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][1] .is_wysiwyg = "true";
defparam \regbank|Register[23][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N48
cyclonev_lcell_comb \regbank|Decoder0~15 (
// Equation(s):
// \regbank|Decoder0~15_combout  = ( \menwb|WRITEADDRESS [2] & ( \menwb|WRITEADDRESS [4] & ( (\menwb|REGWRITE [0] & (\menwb|WRITEADDRESS [0] & (\menwb|WRITEADDRESS [1] & \menwb|WRITEADDRESS [3]))) ) ) )

	.dataa(!\menwb|REGWRITE [0]),
	.datab(!\menwb|WRITEADDRESS [0]),
	.datac(!\menwb|WRITEADDRESS [1]),
	.datad(!\menwb|WRITEADDRESS [3]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~15 .extended_lut = "off";
defparam \regbank|Decoder0~15 .lut_mask = 64'h0000000000000001;
defparam \regbank|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N56
dffeas \regbank|Register[31][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][1] .is_wysiwyg = "true";
defparam \regbank|Register[31][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \idex|RVALUE1~48 (
// Equation(s):
// \idex|RVALUE1~48_combout  = ( \regbank|Register[31][1]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[27][1]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[31][1]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[27][1]~q ) ) ) ) # ( \regbank|Register[31][1]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[19][1]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[23][1]~q ))) ) ) ) # ( !\regbank|Register[31][1]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[19][1]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[23][1]~q ))) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\regbank|Register[19][1]~q ),
	.datac(!\regbank|Register[27][1]~q ),
	.datad(!\regbank|Register[23][1]~q ),
	.datae(!\regbank|Register[31][1]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~48 .extended_lut = "off";
defparam \idex|RVALUE1~48 .lut_mask = 64'h227722770A0A5F5F;
defparam \idex|RVALUE1~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \regbank|Decoder0~8 (
// Equation(s):
// \regbank|Decoder0~8_combout  = ( !\menwb|WRITEADDRESS [3] & ( \menwb|REGWRITE [0] & ( (!\menwb|WRITEADDRESS [2] & (\menwb|WRITEADDRESS [4] & (\menwb|WRITEADDRESS [1] & !\menwb|WRITEADDRESS [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [2]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [1]),
	.datad(!\menwb|WRITEADDRESS [0]),
	.datae(!\menwb|WRITEADDRESS [3]),
	.dataf(!\menwb|REGWRITE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~8 .extended_lut = "off";
defparam \regbank|Decoder0~8 .lut_mask = 64'h0000000002000000;
defparam \regbank|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N2
dffeas \regbank|Register[18][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][1] .is_wysiwyg = "true";
defparam \regbank|Register[18][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \regbank|Decoder0~9 (
// Equation(s):
// \regbank|Decoder0~9_combout  = ( \menwb|WRITEADDRESS [2] & ( !\menwb|WRITEADDRESS [3] & ( (\menwb|WRITEADDRESS [1] & (\menwb|WRITEADDRESS [4] & (\menwb|REGWRITE [0] & !\menwb|WRITEADDRESS [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|REGWRITE [0]),
	.datad(!\menwb|WRITEADDRESS [0]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~9 .extended_lut = "off";
defparam \regbank|Decoder0~9 .lut_mask = 64'h0000010000000000;
defparam \regbank|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N8
dffeas \regbank|Register[22][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][1] .is_wysiwyg = "true";
defparam \regbank|Register[22][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \regbank|Decoder0~10 (
// Equation(s):
// \regbank|Decoder0~10_combout  = ( \menwb|WRITEADDRESS [3] & ( !\menwb|WRITEADDRESS [2] & ( (\menwb|WRITEADDRESS [1] & (\menwb|WRITEADDRESS [4] & (!\menwb|WRITEADDRESS [0] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [0]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [3]),
	.dataf(!\menwb|WRITEADDRESS [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~10 .extended_lut = "off";
defparam \regbank|Decoder0~10 .lut_mask = 64'h0000001000000000;
defparam \regbank|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N14
dffeas \regbank|Register[26][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][1] .is_wysiwyg = "true";
defparam \regbank|Register[26][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N57
cyclonev_lcell_comb \regbank|Decoder0~11 (
// Equation(s):
// \regbank|Decoder0~11_combout  = ( \menwb|WRITEADDRESS [1] & ( !\menwb|WRITEADDRESS [0] & ( (\menwb|REGWRITE [0] & (\menwb|WRITEADDRESS [4] & (\menwb|WRITEADDRESS [2] & \menwb|WRITEADDRESS [3]))) ) ) )

	.dataa(!\menwb|REGWRITE [0]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [2]),
	.datad(!\menwb|WRITEADDRESS [3]),
	.datae(!\menwb|WRITEADDRESS [1]),
	.dataf(!\menwb|WRITEADDRESS [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~11 .extended_lut = "off";
defparam \regbank|Decoder0~11 .lut_mask = 64'h0000000100000000;
defparam \regbank|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N19
dffeas \regbank|Register[30][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][1] .is_wysiwyg = "true";
defparam \regbank|Register[30][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \idex|RVALUE1~47 (
// Equation(s):
// \idex|RVALUE1~47_combout  = ( \regbank|Register[30][1]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[26][1]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[30][1]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[26][1]~q ) ) ) ) # ( \regbank|Register[30][1]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[18][1]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][1]~q ))) ) ) ) # ( !\regbank|Register[30][1]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[18][1]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][1]~q ))) ) ) )

	.dataa(!\regbank|Register[18][1]~q ),
	.datab(!\regbank|Register[22][1]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[26][1]~q ),
	.datae(!\regbank|Register[30][1]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~47 .extended_lut = "off";
defparam \idex|RVALUE1~47 .lut_mask = 64'h5353535300F00FFF;
defparam \idex|RVALUE1~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \regbank|Decoder0~4 (
// Equation(s):
// \regbank|Decoder0~4_combout  = ( \menwb|WRITEADDRESS [0] & ( !\menwb|WRITEADDRESS [3] & ( (!\menwb|WRITEADDRESS [1] & (\menwb|WRITEADDRESS [4] & (\menwb|REGWRITE [0] & !\menwb|WRITEADDRESS [2]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|REGWRITE [0]),
	.datad(!\menwb|WRITEADDRESS [2]),
	.datae(!\menwb|WRITEADDRESS [0]),
	.dataf(!\menwb|WRITEADDRESS [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~4 .extended_lut = "off";
defparam \regbank|Decoder0~4 .lut_mask = 64'h0000020000000000;
defparam \regbank|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N38
dffeas \regbank|Register[17][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][1] .is_wysiwyg = "true";
defparam \regbank|Register[17][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \regbank|Decoder0~6 (
// Equation(s):
// \regbank|Decoder0~6_combout  = ( !\menwb|WRITEADDRESS [2] & ( \menwb|WRITEADDRESS [0] & ( (!\menwb|WRITEADDRESS [1] & (\menwb|WRITEADDRESS [4] & (\menwb|WRITEADDRESS [3] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [3]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~6 .extended_lut = "off";
defparam \regbank|Decoder0~6 .lut_mask = 64'h0000000000020000;
defparam \regbank|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N56
dffeas \regbank|Register[25][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][1] .is_wysiwyg = "true";
defparam \regbank|Register[25][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N9
cyclonev_lcell_comb \regbank|Decoder0~5 (
// Equation(s):
// \regbank|Decoder0~5_combout  = ( \menwb|WRITEADDRESS [2] & ( \menwb|WRITEADDRESS [4] & ( (!\menwb|WRITEADDRESS [1] & (!\menwb|WRITEADDRESS [3] & (\menwb|WRITEADDRESS [0] & \menwb|REGWRITE [0]))) ) ) )

	.dataa(!\menwb|WRITEADDRESS [1]),
	.datab(!\menwb|WRITEADDRESS [3]),
	.datac(!\menwb|WRITEADDRESS [0]),
	.datad(!\menwb|REGWRITE [0]),
	.datae(!\menwb|WRITEADDRESS [2]),
	.dataf(!\menwb|WRITEADDRESS [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~5 .extended_lut = "off";
defparam \regbank|Decoder0~5 .lut_mask = 64'h0000000000000008;
defparam \regbank|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N28
dffeas \regbank|Register[21][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][1] .is_wysiwyg = "true";
defparam \regbank|Register[21][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \regbank|Decoder0~7 (
// Equation(s):
// \regbank|Decoder0~7_combout  = ( \menwb|WRITEADDRESS [0] & ( !\menwb|WRITEADDRESS [1] & ( (\menwb|REGWRITE [0] & (\menwb|WRITEADDRESS [4] & (\menwb|WRITEADDRESS [3] & \menwb|WRITEADDRESS [2]))) ) ) )

	.dataa(!\menwb|REGWRITE [0]),
	.datab(!\menwb|WRITEADDRESS [4]),
	.datac(!\menwb|WRITEADDRESS [3]),
	.datad(!\menwb|WRITEADDRESS [2]),
	.datae(!\menwb|WRITEADDRESS [0]),
	.dataf(!\menwb|WRITEADDRESS [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Decoder0~7 .extended_lut = "off";
defparam \regbank|Decoder0~7 .lut_mask = 64'h0000000100000000;
defparam \regbank|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N32
dffeas \regbank|Register[29][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][1] .is_wysiwyg = "true";
defparam \regbank|Register[29][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N30
cyclonev_lcell_comb \idex|RVALUE1~46 (
// Equation(s):
// \idex|RVALUE1~46_combout  = ( \regbank|Register[29][1]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[25][1]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[29][1]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[25][1]~q ) ) ) ) # ( \regbank|Register[29][1]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][1]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][1]~q ))) ) ) ) # ( !\regbank|Register[29][1]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][1]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][1]~q ))) ) ) )

	.dataa(!\regbank|Register[17][1]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[25][1]~q ),
	.datad(!\regbank|Register[21][1]~q ),
	.datae(!\regbank|Register[29][1]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~46 .extended_lut = "off";
defparam \idex|RVALUE1~46 .lut_mask = 64'h447744770C0C3F3F;
defparam \idex|RVALUE1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \idex|RVALUE1~49 (
// Equation(s):
// \idex|RVALUE1~49_combout  = ( \reg1|Mux4~0_combout  & ( \idex|RVALUE1~46_combout  & ( (!\reg1|Mux3~0_combout ) # (\idex|RVALUE1~48_combout ) ) ) ) # ( !\reg1|Mux4~0_combout  & ( \idex|RVALUE1~46_combout  & ( (!\reg1|Mux3~0_combout  & 
// (\idex|RVALUE1~45_combout )) # (\reg1|Mux3~0_combout  & ((\idex|RVALUE1~47_combout ))) ) ) ) # ( \reg1|Mux4~0_combout  & ( !\idex|RVALUE1~46_combout  & ( (\idex|RVALUE1~48_combout  & \reg1|Mux3~0_combout ) ) ) ) # ( !\reg1|Mux4~0_combout  & ( 
// !\idex|RVALUE1~46_combout  & ( (!\reg1|Mux3~0_combout  & (\idex|RVALUE1~45_combout )) # (\reg1|Mux3~0_combout  & ((\idex|RVALUE1~47_combout ))) ) ) )

	.dataa(!\idex|RVALUE1~45_combout ),
	.datab(!\idex|RVALUE1~48_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\idex|RVALUE1~47_combout ),
	.datae(!\reg1|Mux4~0_combout ),
	.dataf(!\idex|RVALUE1~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~49 .extended_lut = "off";
defparam \idex|RVALUE1~49 .lut_mask = 64'h505F0303505FF3F3;
defparam \idex|RVALUE1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N54
cyclonev_lcell_comb \idex|RVALUE1~55 (
// Equation(s):
// \idex|RVALUE1~55_combout  = ( \idex|RVALUE1~49_combout  & ( (((\idex|RVALUE1~50_combout  & \idex|RVALUE1[20]~0_combout )) # (\reg1|Mux0~0_combout )) # (\idex|RVALUE1~54_combout ) ) ) # ( !\idex|RVALUE1~49_combout  & ( (!\reg1|Mux0~0_combout  & 
// (((\idex|RVALUE1~50_combout  & \idex|RVALUE1[20]~0_combout )) # (\idex|RVALUE1~54_combout ))) ) )

	.dataa(!\idex|RVALUE1~54_combout ),
	.datab(!\idex|RVALUE1~50_combout ),
	.datac(!\idex|RVALUE1[20]~0_combout ),
	.datad(!\reg1|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~55 .extended_lut = "off";
defparam \idex|RVALUE1~55 .lut_mask = 64'h5700570057FF57FF;
defparam \idex|RVALUE1~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N6
cyclonev_lcell_comb \idex|RVALUE1[1]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[1]~SCLR_LUT_combout  = ( \idex|RVALUE1~55_combout  & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[1]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[1]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \idex|RVALUE1[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N32
dffeas \idex|RVALUE1[1]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[1]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N39
cyclonev_lcell_comb \idex|OPCODE~2 (
// Equation(s):
// \idex|OPCODE~2_combout  = ( \ifid|OPCODE [4] & ( !\Reset~input_o  ) )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ifid|OPCODE [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|OPCODE~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|OPCODE~2 .extended_lut = "off";
defparam \idex|OPCODE~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \idex|OPCODE~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N41
dffeas \idex|OPCODE[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|OPCODE~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|OPCODE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|OPCODE[4] .is_wysiwyg = "true";
defparam \idex|OPCODE[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N57
cyclonev_lcell_comb \exmen|MEMORYADDRESS~11 (
// Equation(s):
// \exmen|MEMORYADDRESS~11_combout  = ( \idex|OPCODE [4] & ( !\Reset~input_o  ) )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|OPCODE [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~11 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \exmen|MEMORYADDRESS~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N33
cyclonev_lcell_comb \insmem|mem~4114 (
// Equation(s):
// \insmem|mem~4114_combout  = (\insmem|mem~4103_combout  & \insmem|mem~4102_combout )

	.dataa(!\insmem|mem~4103_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\insmem|mem~4102_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4114 .extended_lut = "off";
defparam \insmem|mem~4114 .lut_mask = 64'h0055005500550055;
defparam \insmem|mem~4114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N34
dffeas \insmem|IMM[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|mem~4114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\insmem|ended [0]),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|IMM[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|IMM[13]~DUPLICATE .is_wysiwyg = "true";
defparam \insmem|IMM[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N4
dffeas \ifid|IMM[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[13] .is_wysiwyg = "true";
defparam \ifid|IMM[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N3
cyclonev_lcell_comb \reg2|Mux3~0 (
// Equation(s):
// \reg2|Mux3~0_combout  = ( \ctrlunit|RegSelector [0] & ( (!\ctrlunit|RegSelector [1] & \ifid|RS [1]) ) ) # ( !\ctrlunit|RegSelector [0] & ( (!\ctrlunit|RegSelector [1] & ((\ifid|IMM [13]))) # (\ctrlunit|RegSelector [1] & (\ifid|RD [1])) ) )

	.dataa(!\ctrlunit|RegSelector [1]),
	.datab(!\ifid|RD [1]),
	.datac(!\ifid|RS [1]),
	.datad(!\ifid|IMM [13]),
	.datae(gnd),
	.dataf(!\ctrlunit|RegSelector [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2|Mux3~0 .extended_lut = "off";
defparam \reg2|Mux3~0 .lut_mask = 64'h11BB11BB0A0A0A0A;
defparam \reg2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS[15]~feeder (
// Equation(s):
// \exmen|MEMORYADDRESS[15]~feeder_combout  = ( \exmen|MEMORYADDRESS~85_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[15]~feeder .extended_lut = "off";
defparam \exmen|MEMORYADDRESS[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \exmen|MEMORYADDRESS[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N32
dffeas \exmen|MEMORYADDRESS[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [15]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[15] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N54
cyclonev_lcell_comb \ctrlunit|Decoder0~0 (
// Equation(s):
// \ctrlunit|Decoder0~0_combout  = ( !\ifid|OPCODE [3] & ( (!\ifid|OPCODE [2] & (\ifid|OPCODE [4] & (\ifid|OPCODE [0] & \ifid|OPCODE [1]))) ) )

	.dataa(!\ifid|OPCODE [2]),
	.datab(!\ifid|OPCODE [4]),
	.datac(!\ifid|OPCODE [0]),
	.datad(!\ifid|OPCODE [1]),
	.datae(gnd),
	.dataf(!\ifid|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlunit|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlunit|Decoder0~0 .extended_lut = "off";
defparam \ctrlunit|Decoder0~0 .lut_mask = 64'h0002000200000000;
defparam \ctrlunit|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N55
dffeas \ctrlunit|MemRD[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrlunit|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlunit|MemRD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlunit|MemRD[0] .is_wysiwyg = "true";
defparam \ctrlunit|MemRD[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N33
cyclonev_lcell_comb \idex|MEMRD[0]~feeder (
// Equation(s):
// \idex|MEMRD[0]~feeder_combout  = ( \ctrlunit|MemRD [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrlunit|MemRD [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|MEMRD[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|MEMRD[0]~feeder .extended_lut = "off";
defparam \idex|MEMRD[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \idex|MEMRD[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N35
dffeas \idex|MEMRD[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|MEMRD[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|MEMRD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|MEMRD[0] .is_wysiwyg = "true";
defparam \idex|MEMRD[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N53
dffeas \exmen|MEMRD[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|MEMRD [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMRD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMRD[0] .is_wysiwyg = "true";
defparam \exmen|MEMRD[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N57
cyclonev_lcell_comb \ctrlunit|Decoder0~1 (
// Equation(s):
// \ctrlunit|Decoder0~1_combout  = ( !\ifid|OPCODE [3] & ( (!\ifid|OPCODE [2] & (\ifid|OPCODE [4] & (\ifid|OPCODE [1] & !\ifid|OPCODE [0]))) ) )

	.dataa(!\ifid|OPCODE [2]),
	.datab(!\ifid|OPCODE [4]),
	.datac(!\ifid|OPCODE [1]),
	.datad(!\ifid|OPCODE [0]),
	.datae(gnd),
	.dataf(!\ifid|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlunit|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlunit|Decoder0~1 .extended_lut = "off";
defparam \ctrlunit|Decoder0~1 .lut_mask = 64'h0200020000000000;
defparam \ctrlunit|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N58
dffeas \ctrlunit|MemWD[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrlunit|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlunit|MemWD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlunit|MemWD[0] .is_wysiwyg = "true";
defparam \ctrlunit|MemWD[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N7
dffeas \idex|MEMWD[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ctrlunit|MemWD [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|MEMWD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|MEMWD[0] .is_wysiwyg = "true";
defparam \idex|MEMWD[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N32
dffeas \exmen|MEMWD[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|MEMWD [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMWD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMWD[0] .is_wysiwyg = "true";
defparam \exmen|MEMWD[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N30
cyclonev_lcell_comb \datamen|Memory~0 (
// Equation(s):
// \datamen|Memory~0_combout  = ( \exmen|MEMWD [0] & ( \exmen|MEMRD [0] ) ) # ( !\exmen|MEMWD [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\exmen|MEMRD [0]),
	.datad(gnd),
	.datae(!\exmen|MEMWD [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory~0 .extended_lut = "off";
defparam \datamen|Memory~0 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \datamen|Memory~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N46
dffeas \datamen|DataOut[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[15] .is_wysiwyg = "true";
defparam \datamen|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N17
dffeas \menwb|WRITEDATA[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[15] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N24
cyclonev_lcell_comb \regbank|Register[8][15]~feeder (
// Equation(s):
// \regbank|Register[8][15]~feeder_combout  = ( \menwb|WRITEDATA [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][15]~feeder .extended_lut = "off";
defparam \regbank|Register[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N25
dffeas \regbank|Register[8][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][15] .is_wysiwyg = "true";
defparam \regbank|Register[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N55
dffeas \regbank|Register[11][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][15] .is_wysiwyg = "true";
defparam \regbank|Register[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N10
dffeas \regbank|Register[9][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][15] .is_wysiwyg = "true";
defparam \regbank|Register[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N20
dffeas \regbank|Register[10][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][15] .is_wysiwyg = "true";
defparam \regbank|Register[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N18
cyclonev_lcell_comb \idex|RVALUE2~160 (
// Equation(s):
// \idex|RVALUE2~160_combout  = ( \regbank|Register[10][15]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][15]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][15]~q )) ) ) ) # ( !\regbank|Register[10][15]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][15]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][15]~q )) ) ) ) # ( \regbank|Register[10][15]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][15]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[10][15]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[8][15]~q ) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[8][15]~q ),
	.datac(!\regbank|Register[11][15]~q ),
	.datad(!\regbank|Register[9][15]~q ),
	.datae(!\regbank|Register[10][15]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~160 .extended_lut = "off";
defparam \idex|RVALUE2~160 .lut_mask = 64'h2222777705AF05AF;
defparam \idex|RVALUE2~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N37
dffeas \ifid|IMM[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[16] .is_wysiwyg = "true";
defparam \ifid|IMM[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N36
cyclonev_lcell_comb \reg2|Mux0~0 (
// Equation(s):
// \reg2|Mux0~0_combout  = ( \ifid|IMM [16] & ( \ctrlunit|RegSelector [1] & ( (\ifid|RD [4] & !\ctrlunit|RegSelector [0]) ) ) ) # ( !\ifid|IMM [16] & ( \ctrlunit|RegSelector [1] & ( (\ifid|RD [4] & !\ctrlunit|RegSelector [0]) ) ) ) # ( \ifid|IMM [16] & ( 
// !\ctrlunit|RegSelector [1] & ( (!\ctrlunit|RegSelector [0]) # (\ifid|RS [4]) ) ) ) # ( !\ifid|IMM [16] & ( !\ctrlunit|RegSelector [1] & ( (\ifid|RS [4] & \ctrlunit|RegSelector [0]) ) ) )

	.dataa(gnd),
	.datab(!\ifid|RD [4]),
	.datac(!\ifid|RS [4]),
	.datad(!\ctrlunit|RegSelector [0]),
	.datae(!\ifid|IMM [16]),
	.dataf(!\ctrlunit|RegSelector [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2|Mux0~0 .extended_lut = "off";
defparam \reg2|Mux0~0 .lut_mask = 64'h000FFF0F33003300;
defparam \reg2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \regbank|Register[4][15]~feeder (
// Equation(s):
// \regbank|Register[4][15]~feeder_combout  = ( \menwb|WRITEDATA [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][15]~feeder .extended_lut = "off";
defparam \regbank|Register[4][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[4][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N13
dffeas \regbank|Register[4][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][15] .is_wysiwyg = "true";
defparam \regbank|Register[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N48
cyclonev_lcell_comb \regbank|Register[5][15]~feeder (
// Equation(s):
// \regbank|Register[5][15]~feeder_combout  = ( \menwb|WRITEDATA [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][15]~feeder .extended_lut = "off";
defparam \regbank|Register[5][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[5][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N49
dffeas \regbank|Register[5][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][15] .is_wysiwyg = "true";
defparam \regbank|Register[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N14
dffeas \regbank|Register[7][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][15] .is_wysiwyg = "true";
defparam \regbank|Register[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N8
dffeas \regbank|Register[6][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][15] .is_wysiwyg = "true";
defparam \regbank|Register[6][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \idex|RVALUE2~162 (
// Equation(s):
// \idex|RVALUE2~162_combout  = ( \regbank|Register[6][15]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[5][15]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][15]~q ))) ) ) ) # ( !\regbank|Register[6][15]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[5][15]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][15]~q ))) ) ) ) # ( \regbank|Register[6][15]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[4][15]~q ) ) ) ) # ( !\regbank|Register[6][15]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[4][15]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[4][15]~q ),
	.datab(!\regbank|Register[5][15]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[7][15]~q ),
	.datae(!\regbank|Register[6][15]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~162 .extended_lut = "off";
defparam \idex|RVALUE2~162 .lut_mask = 64'h50505F5F303F303F;
defparam \idex|RVALUE2~162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N26
dffeas \regbank|Register[15][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][15] .is_wysiwyg = "true";
defparam \regbank|Register[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \regbank|Register[12][15]~feeder (
// Equation(s):
// \regbank|Register[12][15]~feeder_combout  = ( \menwb|WRITEDATA [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[12][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[12][15]~feeder .extended_lut = "off";
defparam \regbank|Register[12][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[12][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N7
dffeas \regbank|Register[12][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[12][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][15] .is_wysiwyg = "true";
defparam \regbank|Register[12][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N30
cyclonev_lcell_comb \regbank|Register[13][15]~feeder (
// Equation(s):
// \regbank|Register[13][15]~feeder_combout  = ( \menwb|WRITEDATA [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[13][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[13][15]~feeder .extended_lut = "off";
defparam \regbank|Register[13][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[13][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N31
dffeas \regbank|Register[13][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][15] .is_wysiwyg = "true";
defparam \regbank|Register[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N49
dffeas \regbank|Register[14][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][15] .is_wysiwyg = "true";
defparam \regbank|Register[14][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N48
cyclonev_lcell_comb \idex|RVALUE2~161 (
// Equation(s):
// \idex|RVALUE2~161_combout  = ( \regbank|Register[14][15]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[13][15]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][15]~q )) ) ) ) # ( !\regbank|Register[14][15]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[13][15]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][15]~q )) ) ) ) # ( \regbank|Register[14][15]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[12][15]~q ) ) ) ) # ( !\regbank|Register[14][15]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[12][15]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[15][15]~q ),
	.datab(!\regbank|Register[12][15]~q ),
	.datac(!\regbank|Register[13][15]~q ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[14][15]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~161 .extended_lut = "off";
defparam \idex|RVALUE2~161 .lut_mask = 64'h330033FF0F550F55;
defparam \idex|RVALUE2~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N52
dffeas \ifid|IMM[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[15] .is_wysiwyg = "true";
defparam \ifid|IMM[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N51
cyclonev_lcell_comb \reg2|Mux1~0 (
// Equation(s):
// \reg2|Mux1~0_combout  = ( \ifid|RD [3] & ( (!\ctrlunit|RegSelector [1] & ((!\ctrlunit|RegSelector [0] & ((\ifid|IMM [15]))) # (\ctrlunit|RegSelector [0] & (\ifid|RS [3])))) # (\ctrlunit|RegSelector [1] & (((!\ctrlunit|RegSelector [0])))) ) ) # ( !\ifid|RD 
// [3] & ( (!\ctrlunit|RegSelector [1] & ((!\ctrlunit|RegSelector [0] & ((\ifid|IMM [15]))) # (\ctrlunit|RegSelector [0] & (\ifid|RS [3])))) ) )

	.dataa(!\ctrlunit|RegSelector [1]),
	.datab(!\ifid|RS [3]),
	.datac(!\ctrlunit|RegSelector [0]),
	.datad(!\ifid|IMM [15]),
	.datae(gnd),
	.dataf(!\ifid|RD [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2|Mux1~0 .extended_lut = "off";
defparam \reg2|Mux1~0 .lut_mask = 64'h02A202A252F252F2;
defparam \reg2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N16
dffeas \ifid|IMM[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[14] .is_wysiwyg = "true";
defparam \ifid|IMM[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N15
cyclonev_lcell_comb \reg2|Mux2~0 (
// Equation(s):
// \reg2|Mux2~0_combout  = ( \ifid|RD [2] & ( (!\ctrlunit|RegSelector [1] & ((!\ctrlunit|RegSelector [0] & ((\ifid|IMM [14]))) # (\ctrlunit|RegSelector [0] & (\ifid|RS [2])))) # (\ctrlunit|RegSelector [1] & (!\ctrlunit|RegSelector [0])) ) ) # ( !\ifid|RD [2] 
// & ( (!\ctrlunit|RegSelector [1] & ((!\ctrlunit|RegSelector [0] & ((\ifid|IMM [14]))) # (\ctrlunit|RegSelector [0] & (\ifid|RS [2])))) ) )

	.dataa(!\ctrlunit|RegSelector [1]),
	.datab(!\ctrlunit|RegSelector [0]),
	.datac(!\ifid|RS [2]),
	.datad(!\ifid|IMM [14]),
	.datae(gnd),
	.dataf(!\ifid|RD [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2|Mux2~0 .extended_lut = "off";
defparam \reg2|Mux2~0 .lut_mask = 64'h028A028A46CE46CE;
defparam \reg2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \regbank|Register[1][15]~feeder (
// Equation(s):
// \regbank|Register[1][15]~feeder_combout  = ( \menwb|WRITEDATA [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][15]~feeder .extended_lut = "off";
defparam \regbank|Register[1][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[1][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N8
dffeas \regbank|Register[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][15] .is_wysiwyg = "true";
defparam \regbank|Register[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N26
dffeas \regbank|Register[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][15] .is_wysiwyg = "true";
defparam \regbank|Register[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N50
dffeas \regbank|Register[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][15] .is_wysiwyg = "true";
defparam \regbank|Register[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N35
dffeas \regbank|Register[0][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][15] .is_wysiwyg = "true";
defparam \regbank|Register[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \idex|RVALUE2~163 (
// Equation(s):
// \idex|RVALUE2~163_combout  = ( \regbank|Register[2][15]~q  & ( \regbank|Register[0][15]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][15]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][15]~q )))) ) ) ) # ( 
// !\regbank|Register[2][15]~q  & ( \regbank|Register[0][15]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[1][15]~q ))) # (\reg2|Mux3~0_combout  & (((\regbank|Register[3][15]~q  & \reg2|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[2][15]~q  & ( !\regbank|Register[0][15]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[1][15]~q  & ((\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[3][15]~q )))) ) ) ) # ( 
// !\regbank|Register[2][15]~q  & ( !\regbank|Register[0][15]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][15]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][15]~q ))))) ) ) )

	.dataa(!\regbank|Register[1][15]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[3][15]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[2][15]~q ),
	.dataf(!\regbank|Register[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~163 .extended_lut = "off";
defparam \idex|RVALUE2~163 .lut_mask = 64'h00473347CC47FF47;
defparam \idex|RVALUE2~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N9
cyclonev_lcell_comb \idex|RVALUE2~164 (
// Equation(s):
// \idex|RVALUE2~164_combout  = ( \reg2|Mux2~0_combout  & ( \idex|RVALUE2~163_combout  & ( (!\reg2|Mux1~0_combout  & (\idex|RVALUE2~162_combout )) # (\reg2|Mux1~0_combout  & ((\idex|RVALUE2~161_combout ))) ) ) ) # ( !\reg2|Mux2~0_combout  & ( 
// \idex|RVALUE2~163_combout  & ( !\reg2|Mux1~0_combout  ) ) ) # ( \reg2|Mux2~0_combout  & ( !\idex|RVALUE2~163_combout  & ( (!\reg2|Mux1~0_combout  & (\idex|RVALUE2~162_combout )) # (\reg2|Mux1~0_combout  & ((\idex|RVALUE2~161_combout ))) ) ) )

	.dataa(!\idex|RVALUE2~162_combout ),
	.datab(gnd),
	.datac(!\idex|RVALUE2~161_combout ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\reg2|Mux2~0_combout ),
	.dataf(!\idex|RVALUE2~163_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~164 .extended_lut = "off";
defparam \idex|RVALUE2~164 .lut_mask = 64'h0000550FFF00550F;
defparam \idex|RVALUE2~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N41
dffeas \regbank|Register[22][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][15] .is_wysiwyg = "true";
defparam \regbank|Register[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N16
dffeas \regbank|Register[18][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][15] .is_wysiwyg = "true";
defparam \regbank|Register[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N49
dffeas \regbank|Register[30][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][15] .is_wysiwyg = "true";
defparam \regbank|Register[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N14
dffeas \regbank|Register[26][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][15] .is_wysiwyg = "true";
defparam \regbank|Register[26][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \idex|RVALUE2~157 (
// Equation(s):
// \idex|RVALUE2~157_combout  = ( \regbank|Register[26][15]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[30][15]~q ) ) ) ) # ( !\regbank|Register[26][15]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[30][15]~q ) ) ) ) # ( \regbank|Register[26][15]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[18][15]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[22][15]~q )) ) ) ) # ( 
// !\regbank|Register[26][15]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[18][15]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[22][15]~q )) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[22][15]~q ),
	.datac(!\regbank|Register[18][15]~q ),
	.datad(!\regbank|Register[30][15]~q ),
	.datae(!\regbank|Register[26][15]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~157 .extended_lut = "off";
defparam \idex|RVALUE2~157 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \idex|RVALUE2~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N56
dffeas \regbank|Register[31][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][15] .is_wysiwyg = "true";
defparam \regbank|Register[31][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N21
cyclonev_lcell_comb \regbank|Register[19][15]~feeder (
// Equation(s):
// \regbank|Register[19][15]~feeder_combout  = ( \menwb|WRITEDATA [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][15]~feeder .extended_lut = "off";
defparam \regbank|Register[19][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[19][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N22
dffeas \regbank|Register[19][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][15] .is_wysiwyg = "true";
defparam \regbank|Register[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N50
dffeas \regbank|Register[27][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][15] .is_wysiwyg = "true";
defparam \regbank|Register[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N44
dffeas \regbank|Register[23][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][15] .is_wysiwyg = "true";
defparam \regbank|Register[23][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N48
cyclonev_lcell_comb \idex|RVALUE2~158 (
// Equation(s):
// \idex|RVALUE2~158_combout  = ( \regbank|Register[27][15]~q  & ( \regbank|Register[23][15]~q  & ( (!\reg2|Mux1~0_combout  & (((\regbank|Register[19][15]~q ) # (\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # 
// (\regbank|Register[31][15]~q ))) ) ) ) # ( !\regbank|Register[27][15]~q  & ( \regbank|Register[23][15]~q  & ( (!\reg2|Mux1~0_combout  & (((\regbank|Register[19][15]~q ) # (\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][15]~q  
// & (\reg2|Mux2~0_combout ))) ) ) ) # ( \regbank|Register[27][15]~q  & ( !\regbank|Register[23][15]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout  & \regbank|Register[19][15]~q )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # 
// (\regbank|Register[31][15]~q ))) ) ) ) # ( !\regbank|Register[27][15]~q  & ( !\regbank|Register[23][15]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout  & \regbank|Register[19][15]~q )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][15]~q  
// & (\reg2|Mux2~0_combout ))) ) ) )

	.dataa(!\regbank|Register[31][15]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[19][15]~q ),
	.datae(!\regbank|Register[27][15]~q ),
	.dataf(!\regbank|Register[23][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~158 .extended_lut = "off";
defparam \idex|RVALUE2~158 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \idex|RVALUE2~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N34
dffeas \regbank|Register[16][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][15] .is_wysiwyg = "true";
defparam \regbank|Register[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \regbank|Register[28][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][15] .is_wysiwyg = "true";
defparam \regbank|Register[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N28
dffeas \regbank|Register[20][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][15] .is_wysiwyg = "true";
defparam \regbank|Register[20][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N43
dffeas \regbank|Register[24][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][15] .is_wysiwyg = "true";
defparam \regbank|Register[24][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \idex|RVALUE2~155 (
// Equation(s):
// \idex|RVALUE2~155_combout  = ( \regbank|Register[24][15]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[28][15]~q ) ) ) ) # ( !\regbank|Register[24][15]~q  & ( \reg2|Mux1~0_combout  & ( (\regbank|Register[28][15]~q  & 
// \reg2|Mux2~0_combout ) ) ) ) # ( \regbank|Register[24][15]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][15]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[20][15]~q ))) ) ) ) # ( !\regbank|Register[24][15]~q  & ( 
// !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][15]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[20][15]~q ))) ) ) )

	.dataa(!\regbank|Register[16][15]~q ),
	.datab(!\regbank|Register[28][15]~q ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[20][15]~q ),
	.datae(!\regbank|Register[24][15]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~155 .extended_lut = "off";
defparam \idex|RVALUE2~155 .lut_mask = 64'h505F505F0303F3F3;
defparam \idex|RVALUE2~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N55
dffeas \regbank|Register[17][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][15] .is_wysiwyg = "true";
defparam \regbank|Register[17][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N48
cyclonev_lcell_comb \regbank|Register[21][15]~feeder (
// Equation(s):
// \regbank|Register[21][15]~feeder_combout  = ( \menwb|WRITEDATA [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][15]~feeder .extended_lut = "off";
defparam \regbank|Register[21][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[21][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N50
dffeas \regbank|Register[21][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][15] .is_wysiwyg = "true";
defparam \regbank|Register[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N8
dffeas \regbank|Register[25][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][15] .is_wysiwyg = "true";
defparam \regbank|Register[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N44
dffeas \regbank|Register[29][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][15] .is_wysiwyg = "true";
defparam \regbank|Register[29][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N6
cyclonev_lcell_comb \idex|RVALUE2~156 (
// Equation(s):
// \idex|RVALUE2~156_combout  = ( \regbank|Register[25][15]~q  & ( \regbank|Register[29][15]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[17][15]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][15]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[25][15]~q  & ( \regbank|Register[29][15]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[17][15]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][15]~q ))))) # (\reg2|Mux1~0_combout  & 
// (((\reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[25][15]~q  & ( !\regbank|Register[29][15]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[17][15]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][15]~q ))))) # 
// (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[25][15]~q  & ( !\regbank|Register[29][15]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[17][15]~q )) # (\reg2|Mux2~0_combout  & 
// ((\regbank|Register[21][15]~q ))))) ) ) )

	.dataa(!\regbank|Register[17][15]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[21][15]~q ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[25][15]~q ),
	.dataf(!\regbank|Register[29][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~156 .extended_lut = "off";
defparam \idex|RVALUE2~156 .lut_mask = 64'h440C770C443F773F;
defparam \idex|RVALUE2~156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \idex|RVALUE2~159 (
// Equation(s):
// \idex|RVALUE2~159_combout  = ( \idex|RVALUE2~156_combout  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout ) # (\idex|RVALUE2~158_combout ) ) ) ) # ( !\idex|RVALUE2~156_combout  & ( \reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout  & 
// \idex|RVALUE2~158_combout ) ) ) ) # ( \idex|RVALUE2~156_combout  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\idex|RVALUE2~155_combout ))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~157_combout )) ) ) ) # ( !\idex|RVALUE2~156_combout  & ( 
// !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\idex|RVALUE2~155_combout ))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~157_combout )) ) ) )

	.dataa(!\idex|RVALUE2~157_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\idex|RVALUE2~158_combout ),
	.datad(!\idex|RVALUE2~155_combout ),
	.datae(!\idex|RVALUE2~156_combout ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~159 .extended_lut = "off";
defparam \idex|RVALUE2~159 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \idex|RVALUE2~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \idex|RVALUE2[19]~0 (
// Equation(s):
// \idex|RVALUE2[19]~0_combout  = ( \reg2|Mux1~0_combout  & ( !\reg2|Mux2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg2|Mux1~0_combout ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2[19]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2[19]~0 .extended_lut = "off";
defparam \idex|RVALUE2[19]~0 .lut_mask = 64'h0000FFFF00000000;
defparam \idex|RVALUE2[19]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N51
cyclonev_lcell_comb \idex|RVALUE2~165 (
// Equation(s):
// \idex|RVALUE2~165_combout  = ( \idex|RVALUE2[19]~0_combout  & ( (!\reg2|Mux0~0_combout  & (((\idex|RVALUE2~164_combout )) # (\idex|RVALUE2~160_combout ))) # (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~159_combout )))) ) ) # ( !\idex|RVALUE2[19]~0_combout  & 
// ( (!\reg2|Mux0~0_combout  & (\idex|RVALUE2~164_combout )) # (\reg2|Mux0~0_combout  & ((\idex|RVALUE2~159_combout ))) ) )

	.dataa(!\idex|RVALUE2~160_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~164_combout ),
	.datad(!\idex|RVALUE2~159_combout ),
	.datae(!\idex|RVALUE2[19]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~165 .extended_lut = "off";
defparam \idex|RVALUE2~165 .lut_mask = 64'h0C3F4C7F0C3F4C7F;
defparam \idex|RVALUE2~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N53
dffeas \idex|RVALUE2[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[15] .is_wysiwyg = "true";
defparam \idex|RVALUE2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N56
dffeas \regbank|Register[6][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][16] .is_wysiwyg = "true";
defparam \regbank|Register[6][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N21
cyclonev_lcell_comb \regbank|Register[4][16]~feeder (
// Equation(s):
// \regbank|Register[4][16]~feeder_combout  = ( \menwb|WRITEDATA [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][16]~feeder .extended_lut = "off";
defparam \regbank|Register[4][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[4][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N22
dffeas \regbank|Register[4][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][16] .is_wysiwyg = "true";
defparam \regbank|Register[4][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N33
cyclonev_lcell_comb \regbank|Register[5][16]~feeder (
// Equation(s):
// \regbank|Register[5][16]~feeder_combout  = ( \menwb|WRITEDATA [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][16]~feeder .extended_lut = "off";
defparam \regbank|Register[5][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[5][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N35
dffeas \regbank|Register[5][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][16] .is_wysiwyg = "true";
defparam \regbank|Register[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N2
dffeas \regbank|Register[7][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][16] .is_wysiwyg = "true";
defparam \regbank|Register[7][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N0
cyclonev_lcell_comb \idex|RVALUE1~184 (
// Equation(s):
// \idex|RVALUE1~184_combout  = ( \regbank|Register[7][16]~q  & ( \reg1|Mux3~0_combout  & ( (\reg1|Mux4~0_combout ) # (\regbank|Register[6][16]~q ) ) ) ) # ( !\regbank|Register[7][16]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[6][16]~q  & 
// !\reg1|Mux4~0_combout ) ) ) ) # ( \regbank|Register[7][16]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][16]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][16]~q ))) ) ) ) # ( !\regbank|Register[7][16]~q  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][16]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][16]~q ))) ) ) )

	.dataa(!\regbank|Register[6][16]~q ),
	.datab(!\regbank|Register[4][16]~q ),
	.datac(!\regbank|Register[5][16]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[7][16]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~184 .extended_lut = "off";
defparam \idex|RVALUE1~184 .lut_mask = 64'h330F330F550055FF;
defparam \idex|RVALUE1~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N26
dffeas \regbank|Register[14][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][16] .is_wysiwyg = "true";
defparam \regbank|Register[14][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N30
cyclonev_lcell_comb \regbank|Register[12][16]~feeder (
// Equation(s):
// \regbank|Register[12][16]~feeder_combout  = ( \menwb|WRITEDATA [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[12][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[12][16]~feeder .extended_lut = "off";
defparam \regbank|Register[12][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[12][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N32
dffeas \regbank|Register[12][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][16] .is_wysiwyg = "true";
defparam \regbank|Register[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N2
dffeas \regbank|Register[15][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][16] .is_wysiwyg = "true";
defparam \regbank|Register[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N33
cyclonev_lcell_comb \regbank|Register[13][16]~feeder (
// Equation(s):
// \regbank|Register[13][16]~feeder_combout  = \menwb|WRITEDATA [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[13][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[13][16]~feeder .extended_lut = "off";
defparam \regbank|Register[13][16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[13][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N34
dffeas \regbank|Register[13][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][16] .is_wysiwyg = "true";
defparam \regbank|Register[13][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N0
cyclonev_lcell_comb \idex|RVALUE1~183 (
// Equation(s):
// \idex|RVALUE1~183_combout  = ( \regbank|Register[15][16]~q  & ( \regbank|Register[13][16]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][16]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][16]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][16]~q  & ( \regbank|Register[13][16]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[12][16]~q ) # (\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][16]~q  & (!\reg1|Mux4~0_combout ))) ) ) ) # ( 
// \regbank|Register[15][16]~q  & ( !\regbank|Register[13][16]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & \regbank|Register[12][16]~q )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[14][16]~q ))) ) ) ) # ( 
// !\regbank|Register[15][16]~q  & ( !\regbank|Register[13][16]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][16]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][16]~q )))) ) ) )

	.dataa(!\regbank|Register[14][16]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[12][16]~q ),
	.datae(!\regbank|Register[15][16]~q ),
	.dataf(!\regbank|Register[13][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~183 .extended_lut = "off";
defparam \idex|RVALUE1~183 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \idex|RVALUE1~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N3
cyclonev_lcell_comb \regbank|Register[1][16]~feeder (
// Equation(s):
// \regbank|Register[1][16]~feeder_combout  = ( \menwb|WRITEDATA [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][16]~feeder .extended_lut = "off";
defparam \regbank|Register[1][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[1][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N4
dffeas \regbank|Register[1][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][16] .is_wysiwyg = "true";
defparam \regbank|Register[1][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \regbank|Register[0][16]~feeder (
// Equation(s):
// \regbank|Register[0][16]~feeder_combout  = ( \menwb|WRITEDATA [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][16]~feeder .extended_lut = "off";
defparam \regbank|Register[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N50
dffeas \regbank|Register[0][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][16] .is_wysiwyg = "true";
defparam \regbank|Register[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N56
dffeas \regbank|Register[3][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][16] .is_wysiwyg = "true";
defparam \regbank|Register[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N20
dffeas \regbank|Register[2][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][16] .is_wysiwyg = "true";
defparam \regbank|Register[2][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \idex|RVALUE1~185 (
// Equation(s):
// \idex|RVALUE1~185_combout  = ( \regbank|Register[3][16]~q  & ( \regbank|Register[2][16]~q  & ( ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][16]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][16]~q ))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][16]~q  & ( \regbank|Register[2][16]~q  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # (\regbank|Register[0][16]~q )))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][16]~q  & ((!\reg1|Mux3~0_combout )))) ) ) ) # ( 
// \regbank|Register[3][16]~q  & ( !\regbank|Register[2][16]~q  & ( (!\reg1|Mux4~0_combout  & (((\regbank|Register[0][16]~q  & !\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\regbank|Register[1][16]~q ))) ) ) ) # ( 
// !\regbank|Register[3][16]~q  & ( !\regbank|Register[2][16]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][16]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][16]~q )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[1][16]~q ),
	.datac(!\regbank|Register[0][16]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[3][16]~q ),
	.dataf(!\regbank|Register[2][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~185 .extended_lut = "off";
defparam \idex|RVALUE1~185 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \idex|RVALUE1~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \idex|RVALUE1~186 (
// Equation(s):
// \idex|RVALUE1~186_combout  = ( \idex|RVALUE1~185_combout  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\idex|RVALUE1~184_combout ))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout  & \idex|RVALUE1~183_combout )))) ) ) # ( 
// !\idex|RVALUE1~185_combout  & ( (\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\idex|RVALUE1~184_combout )) # (\reg1|Mux1~0_combout  & ((\idex|RVALUE1~183_combout ))))) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\idex|RVALUE1~184_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\idex|RVALUE1~183_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~186 .extended_lut = "off";
defparam \idex|RVALUE1~186 .lut_mask = 64'h02070207A2A7A2A7;
defparam \idex|RVALUE1~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N50
dffeas \regbank|Register[27][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][16] .is_wysiwyg = "true";
defparam \regbank|Register[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N32
dffeas \regbank|Register[19][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][16] .is_wysiwyg = "true";
defparam \regbank|Register[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N56
dffeas \regbank|Register[31][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][16] .is_wysiwyg = "true";
defparam \regbank|Register[31][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N39
cyclonev_lcell_comb \regbank|Register[23][16]~feeder (
// Equation(s):
// \regbank|Register[23][16]~feeder_combout  = ( \menwb|WRITEDATA [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][16]~feeder .extended_lut = "off";
defparam \regbank|Register[23][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[23][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N40
dffeas \regbank|Register[23][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][16] .is_wysiwyg = "true";
defparam \regbank|Register[23][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N54
cyclonev_lcell_comb \idex|RVALUE1~180 (
// Equation(s):
// \idex|RVALUE1~180_combout  = ( \regbank|Register[31][16]~q  & ( \regbank|Register[23][16]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][16]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][16]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][16]~q  & ( \regbank|Register[23][16]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][16]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][16]~q )))) # (\reg1|Mux2~0_combout  & 
// (((!\reg1|Mux1~0_combout )))) ) ) ) # ( \regbank|Register[31][16]~q  & ( !\regbank|Register[23][16]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][16]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][16]~q )))) 
// # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[31][16]~q  & ( !\regbank|Register[23][16]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][16]~q ))) # (\reg1|Mux1~0_combout  & 
// (\regbank|Register[27][16]~q )))) ) ) )

	.dataa(!\regbank|Register[27][16]~q ),
	.datab(!\regbank|Register[19][16]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\regbank|Register[31][16]~q ),
	.dataf(!\regbank|Register[23][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~180 .extended_lut = "off";
defparam \idex|RVALUE1~180 .lut_mask = 64'h3050305F3F503F5F;
defparam \idex|RVALUE1~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N19
dffeas \regbank|Register[26][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][16] .is_wysiwyg = "true";
defparam \regbank|Register[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N16
dffeas \regbank|Register[18][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][16] .is_wysiwyg = "true";
defparam \regbank|Register[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N55
dffeas \regbank|Register[30][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][16] .is_wysiwyg = "true";
defparam \regbank|Register[30][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N24
cyclonev_lcell_comb \regbank|Register[22][16]~feeder (
// Equation(s):
// \regbank|Register[22][16]~feeder_combout  = \menwb|WRITEDATA [16]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[22][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[22][16]~feeder .extended_lut = "off";
defparam \regbank|Register[22][16]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[22][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N25
dffeas \regbank|Register[22][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[22][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][16] .is_wysiwyg = "true";
defparam \regbank|Register[22][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N54
cyclonev_lcell_comb \idex|RVALUE1~179 (
// Equation(s):
// \idex|RVALUE1~179_combout  = ( \regbank|Register[30][16]~q  & ( \regbank|Register[22][16]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[18][16]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][16]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[30][16]~q  & ( \regbank|Register[22][16]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # (\regbank|Register[18][16]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][16]~q  & ((!\reg1|Mux2~0_combout )))) ) ) ) # ( 
// \regbank|Register[30][16]~q  & ( !\regbank|Register[22][16]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[18][16]~q  & !\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # (\regbank|Register[26][16]~q ))) ) ) ) # ( 
// !\regbank|Register[30][16]~q  & ( !\regbank|Register[22][16]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[18][16]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][16]~q )))) ) ) )

	.dataa(!\regbank|Register[26][16]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[18][16]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[30][16]~q ),
	.dataf(!\regbank|Register[22][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~179 .extended_lut = "off";
defparam \idex|RVALUE1~179 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \idex|RVALUE1~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N51
cyclonev_lcell_comb \regbank|Register[21][16]~feeder (
// Equation(s):
// \regbank|Register[21][16]~feeder_combout  = \menwb|WRITEDATA [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][16]~feeder .extended_lut = "off";
defparam \regbank|Register[21][16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[21][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N53
dffeas \regbank|Register[21][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][16] .is_wysiwyg = "true";
defparam \regbank|Register[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N37
dffeas \regbank|Register[25][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][16] .is_wysiwyg = "true";
defparam \regbank|Register[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N44
dffeas \regbank|Register[29][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][16] .is_wysiwyg = "true";
defparam \regbank|Register[29][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \regbank|Register[17][16]~feeder (
// Equation(s):
// \regbank|Register[17][16]~feeder_combout  = \menwb|WRITEDATA [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[17][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[17][16]~feeder .extended_lut = "off";
defparam \regbank|Register[17][16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[17][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N31
dffeas \regbank|Register[17][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[17][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][16] .is_wysiwyg = "true";
defparam \regbank|Register[17][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N42
cyclonev_lcell_comb \idex|RVALUE1~178 (
// Equation(s):
// \idex|RVALUE1~178_combout  = ( \regbank|Register[29][16]~q  & ( \regbank|Register[17][16]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[25][16]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # 
// (\regbank|Register[21][16]~q ))) ) ) ) # ( !\regbank|Register[29][16]~q  & ( \regbank|Register[17][16]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[25][16]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][16]~q  
// & (!\reg1|Mux1~0_combout ))) ) ) ) # ( \regbank|Register[29][16]~q  & ( !\regbank|Register[17][16]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[25][16]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # 
// (\regbank|Register[21][16]~q ))) ) ) ) # ( !\regbank|Register[29][16]~q  & ( !\regbank|Register[17][16]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[25][16]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][16]~q  & 
// (!\reg1|Mux1~0_combout ))) ) ) )

	.dataa(!\regbank|Register[21][16]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[25][16]~q ),
	.datae(!\regbank|Register[29][16]~q ),
	.dataf(!\regbank|Register[17][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~178 .extended_lut = "off";
defparam \idex|RVALUE1~178 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \idex|RVALUE1~178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N43
dffeas \regbank|Register[24][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][16] .is_wysiwyg = "true";
defparam \regbank|Register[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N8
dffeas \regbank|Register[20][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][16] .is_wysiwyg = "true";
defparam \regbank|Register[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N46
dffeas \regbank|Register[16][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][16] .is_wysiwyg = "true";
defparam \regbank|Register[16][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N18
cyclonev_lcell_comb \idex|RVALUE1~177 (
// Equation(s):
// \idex|RVALUE1~177_combout  = ( \regbank|Register[28][16]~q  & ( \regbank|Register[16][16]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[20][16]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[24][16]~q ))) ) ) ) # ( !\regbank|Register[28][16]~q  & ( \regbank|Register[16][16]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[20][16]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][16]~q  
// & (!\reg1|Mux2~0_combout ))) ) ) ) # ( \regbank|Register[28][16]~q  & ( !\regbank|Register[16][16]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout  & \regbank|Register[20][16]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[24][16]~q ))) ) ) ) # ( !\regbank|Register[28][16]~q  & ( !\regbank|Register[16][16]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout  & \regbank|Register[20][16]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][16]~q  & 
// (!\reg1|Mux2~0_combout ))) ) ) )

	.dataa(!\regbank|Register[24][16]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[20][16]~q ),
	.datae(!\regbank|Register[28][16]~q ),
	.dataf(!\regbank|Register[16][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~177 .extended_lut = "off";
defparam \idex|RVALUE1~177 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \idex|RVALUE1~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N9
cyclonev_lcell_comb \idex|RVALUE1~181 (
// Equation(s):
// \idex|RVALUE1~181_combout  = ( \idex|RVALUE1~178_combout  & ( \idex|RVALUE1~177_combout  & ( (!\reg1|Mux3~0_combout ) # ((!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~179_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~180_combout ))) ) ) ) # ( 
// !\idex|RVALUE1~178_combout  & ( \idex|RVALUE1~177_combout  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # (\idex|RVALUE1~179_combout )))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~180_combout  & (\reg1|Mux3~0_combout ))) ) ) ) # ( 
// \idex|RVALUE1~178_combout  & ( !\idex|RVALUE1~177_combout  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout  & \idex|RVALUE1~179_combout )))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\idex|RVALUE1~180_combout ))) ) ) ) # ( 
// !\idex|RVALUE1~178_combout  & ( !\idex|RVALUE1~177_combout  & ( (\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~179_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~180_combout )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\idex|RVALUE1~180_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\idex|RVALUE1~179_combout ),
	.datae(!\idex|RVALUE1~178_combout ),
	.dataf(!\idex|RVALUE1~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~181 .extended_lut = "off";
defparam \idex|RVALUE1~181 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \idex|RVALUE1~181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N7
dffeas \regbank|Register[10][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][16] .is_wysiwyg = "true";
defparam \regbank|Register[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \regbank|Register[9][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][16] .is_wysiwyg = "true";
defparam \regbank|Register[9][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \regbank|Register[8][16]~feeder (
// Equation(s):
// \regbank|Register[8][16]~feeder_combout  = ( \menwb|WRITEDATA [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][16]~feeder .extended_lut = "off";
defparam \regbank|Register[8][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N44
dffeas \regbank|Register[8][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][16] .is_wysiwyg = "true";
defparam \regbank|Register[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N13
dffeas \regbank|Register[11][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][16] .is_wysiwyg = "true";
defparam \regbank|Register[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \idex|RVALUE1~182 (
// Equation(s):
// \idex|RVALUE1~182_combout  = ( \regbank|Register[11][16]~q  & ( \reg1|Mux4~0_combout  & ( (\reg1|Mux3~0_combout ) # (\regbank|Register[9][16]~q ) ) ) ) # ( !\regbank|Register[11][16]~q  & ( \reg1|Mux4~0_combout  & ( (\regbank|Register[9][16]~q  & 
// !\reg1|Mux3~0_combout ) ) ) ) # ( \regbank|Register[11][16]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & ((\regbank|Register[8][16]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[10][16]~q )) ) ) ) # ( !\regbank|Register[11][16]~q  & ( 
// !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & ((\regbank|Register[8][16]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[10][16]~q )) ) ) )

	.dataa(!\regbank|Register[10][16]~q ),
	.datab(!\regbank|Register[9][16]~q ),
	.datac(!\regbank|Register[8][16]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[11][16]~q ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~182 .extended_lut = "off";
defparam \idex|RVALUE1~182 .lut_mask = 64'h0F550F55330033FF;
defparam \idex|RVALUE1~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N27
cyclonev_lcell_comb \idex|RVALUE1~187 (
// Equation(s):
// \idex|RVALUE1~187_combout  = ( \idex|RVALUE1[20]~0_combout  & ( (!\reg1|Mux0~0_combout  & (((\idex|RVALUE1~182_combout )) # (\idex|RVALUE1~186_combout ))) # (\reg1|Mux0~0_combout  & (((\idex|RVALUE1~181_combout )))) ) ) # ( !\idex|RVALUE1[20]~0_combout  & 
// ( (!\reg1|Mux0~0_combout  & (\idex|RVALUE1~186_combout )) # (\reg1|Mux0~0_combout  & ((\idex|RVALUE1~181_combout ))) ) )

	.dataa(!\idex|RVALUE1~186_combout ),
	.datab(!\idex|RVALUE1~181_combout ),
	.datac(!\idex|RVALUE1~182_combout ),
	.datad(!\reg1|Mux0~0_combout ),
	.datae(!\idex|RVALUE1[20]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~187 .extended_lut = "off";
defparam \idex|RVALUE1~187 .lut_mask = 64'h55335F3355335F33;
defparam \idex|RVALUE1~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N21
cyclonev_lcell_comb \idex|RVALUE1[16]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[16]~SCLR_LUT_combout  = ( !\Reset~input_o  & ( \idex|RVALUE1~187_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|RVALUE1~187_combout ),
	.datae(gnd),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[16]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[16]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[16]~SCLR_LUT .lut_mask = 64'h00FF00FF00000000;
defparam \idex|RVALUE1[16]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N26
dffeas \idex|RVALUE1[16]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[16]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[16]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[16]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[16]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N42
cyclonev_lcell_comb \idex|OPCODE~0 (
// Equation(s):
// \idex|OPCODE~0_combout  = ( \ifid|OPCODE [0] & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(!\Reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ifid|OPCODE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|OPCODE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|OPCODE~0 .extended_lut = "off";
defparam \idex|OPCODE~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \idex|OPCODE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N44
dffeas \idex|OPCODE[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|OPCODE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|OPCODE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|OPCODE[0] .is_wysiwyg = "true";
defparam \idex|OPCODE[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N12
cyclonev_lcell_comb \idex|OPCODE~3 (
// Equation(s):
// \idex|OPCODE~3_combout  = (!\Reset~input_o  & \ifid|OPCODE [2])

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(!\ifid|OPCODE [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|OPCODE~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|OPCODE~3 .extended_lut = "off";
defparam \idex|OPCODE~3 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \idex|OPCODE~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N14
dffeas \idex|OPCODE[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|OPCODE~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|OPCODE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|OPCODE[2] .is_wysiwyg = "true";
defparam \idex|OPCODE[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N15
cyclonev_lcell_comb \idex|OPCODE~4 (
// Equation(s):
// \idex|OPCODE~4_combout  = ( \ifid|OPCODE [3] & ( !\Reset~input_o  ) )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ifid|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|OPCODE~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|OPCODE~4 .extended_lut = "off";
defparam \idex|OPCODE~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \idex|OPCODE~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N17
dffeas \idex|OPCODE[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|OPCODE~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|OPCODE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|OPCODE[3] .is_wysiwyg = "true";
defparam \idex|OPCODE[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~86 (
// Equation(s):
// \exmen|MEMORYADDRESS~86_combout  = ( \idex|OPCODE [3] & ( (!\idex|OPCODE [0]) # (!\idex|OPCODE [2]) ) ) # ( !\idex|OPCODE [3] & ( (!\idex|OPCODE [1]) # (\idex|OPCODE [2]) ) )

	.dataa(!\idex|OPCODE [1]),
	.datab(gnd),
	.datac(!\idex|OPCODE [0]),
	.datad(!\idex|OPCODE [2]),
	.datae(gnd),
	.dataf(!\idex|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~86 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~86 .lut_mask = 64'hAAFFAAFFFFF0FFF0;
defparam \exmen|MEMORYADDRESS~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N33
cyclonev_lcell_comb \regbank|Register[16][0]~feeder (
// Equation(s):
// \regbank|Register[16][0]~feeder_combout  = \menwb|WRITEDATA [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][0]~feeder .extended_lut = "off";
defparam \regbank|Register[16][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[16][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N35
dffeas \regbank|Register[16][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][0] .is_wysiwyg = "true";
defparam \regbank|Register[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N4
dffeas \regbank|Register[20][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][0] .is_wysiwyg = "true";
defparam \regbank|Register[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N8
dffeas \regbank|Register[24][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][0] .is_wysiwyg = "true";
defparam \regbank|Register[24][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N14
dffeas \regbank|Register[28][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][0] .is_wysiwyg = "true";
defparam \regbank|Register[28][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N6
cyclonev_lcell_comb \idex|RVALUE2~56 (
// Equation(s):
// \idex|RVALUE2~56_combout  = ( \regbank|Register[24][0]~q  & ( \regbank|Register[28][0]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[16][0]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[20][0]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[24][0]~q  & ( \regbank|Register[28][0]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][0]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((\regbank|Register[20][0]~q ) # (\reg2|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[24][0]~q  & ( !\regbank|Register[28][0]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[16][0]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[20][0]~q )))) ) ) ) # ( 
// !\regbank|Register[24][0]~q  & ( !\regbank|Register[28][0]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[16][0]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[20][0]~q ))))) ) ) )

	.dataa(!\regbank|Register[16][0]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[20][0]~q ),
	.datae(!\regbank|Register[24][0]~q ),
	.dataf(!\regbank|Register[28][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~56 .extended_lut = "off";
defparam \idex|RVALUE2~56 .lut_mask = 64'h40704C7C43734F7F;
defparam \idex|RVALUE2~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N30
cyclonev_lcell_comb \regbank|Register[21][0]~feeder (
// Equation(s):
// \regbank|Register[21][0]~feeder_combout  = ( \menwb|WRITEDATA [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][0]~feeder .extended_lut = "off";
defparam \regbank|Register[21][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[21][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N31
dffeas \regbank|Register[21][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][0] .is_wysiwyg = "true";
defparam \regbank|Register[21][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N14
dffeas \regbank|Register[29][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][0] .is_wysiwyg = "true";
defparam \regbank|Register[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N38
dffeas \regbank|Register[25][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][0] .is_wysiwyg = "true";
defparam \regbank|Register[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N32
dffeas \regbank|Register[17][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][0] .is_wysiwyg = "true";
defparam \regbank|Register[17][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N36
cyclonev_lcell_comb \idex|RVALUE2~57 (
// Equation(s):
// \idex|RVALUE2~57_combout  = ( \regbank|Register[25][0]~q  & ( \regbank|Register[17][0]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][0]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[29][0]~q )))) ) ) ) # ( 
// !\regbank|Register[25][0]~q  & ( \regbank|Register[17][0]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[21][0]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[29][0]~q )))) ) ) ) # ( 
// \regbank|Register[25][0]~q  & ( !\regbank|Register[17][0]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[21][0]~q  & (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[29][0]~q )))) ) ) ) # ( 
// !\regbank|Register[25][0]~q  & ( !\regbank|Register[17][0]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][0]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[29][0]~q ))))) ) ) )

	.dataa(!\regbank|Register[21][0]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[29][0]~q ),
	.datae(!\regbank|Register[25][0]~q ),
	.dataf(!\regbank|Register[17][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~57 .extended_lut = "off";
defparam \idex|RVALUE2~57 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N2
dffeas \regbank|Register[22][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][0] .is_wysiwyg = "true";
defparam \regbank|Register[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N43
dffeas \regbank|Register[30][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][0] .is_wysiwyg = "true";
defparam \regbank|Register[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N8
dffeas \regbank|Register[26][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][0] .is_wysiwyg = "true";
defparam \regbank|Register[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N52
dffeas \regbank|Register[18][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][0] .is_wysiwyg = "true";
defparam \regbank|Register[18][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \idex|RVALUE2~58 (
// Equation(s):
// \idex|RVALUE2~58_combout  = ( \regbank|Register[26][0]~q  & ( \regbank|Register[18][0]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[22][0]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][0]~q )))) ) ) ) # ( 
// !\regbank|Register[26][0]~q  & ( \regbank|Register[18][0]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[22][0]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[30][0]~q )))) ) ) ) # ( 
// \regbank|Register[26][0]~q  & ( !\regbank|Register[18][0]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][0]~q  & (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[30][0]~q )))) ) ) ) # ( 
// !\regbank|Register[26][0]~q  & ( !\regbank|Register[18][0]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[22][0]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][0]~q ))))) ) ) )

	.dataa(!\regbank|Register[22][0]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[30][0]~q ),
	.datae(!\regbank|Register[26][0]~q ),
	.dataf(!\regbank|Register[18][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~58 .extended_lut = "off";
defparam \idex|RVALUE2~58 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N1
dffeas \regbank|Register[19][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][0] .is_wysiwyg = "true";
defparam \regbank|Register[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N14
dffeas \regbank|Register[31][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][0] .is_wysiwyg = "true";
defparam \regbank|Register[31][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N8
dffeas \regbank|Register[27][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][0] .is_wysiwyg = "true";
defparam \regbank|Register[27][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \idex|RVALUE2~59 (
// Equation(s):
// \idex|RVALUE2~59_combout  = ( \regbank|Register[27][0]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][0]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][0]~q ))) ) ) ) # ( !\regbank|Register[27][0]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][0]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][0]~q ))) ) ) ) # ( \regbank|Register[27][0]~q  & ( !\reg2|Mux2~0_combout  & ( (\reg2|Mux1~0_combout ) # 
// (\regbank|Register[19][0]~q ) ) ) ) # ( !\regbank|Register[27][0]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[19][0]~q  & !\reg2|Mux1~0_combout ) ) ) )

	.dataa(!\regbank|Register[19][0]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[23][0]~q ),
	.datad(!\regbank|Register[31][0]~q ),
	.datae(!\regbank|Register[27][0]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~59 .extended_lut = "off";
defparam \idex|RVALUE2~59 .lut_mask = 64'h444477770C3F0C3F;
defparam \idex|RVALUE2~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \idex|RVALUE2~60 (
// Equation(s):
// \idex|RVALUE2~60_combout  = ( \idex|RVALUE2~58_combout  & ( \idex|RVALUE2~59_combout  & ( ((!\reg2|Mux4~0_combout  & (\idex|RVALUE2~56_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~57_combout )))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\idex|RVALUE2~58_combout  & ( \idex|RVALUE2~59_combout  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\idex|RVALUE2~56_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~57_combout ))))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout 
// )))) ) ) ) # ( \idex|RVALUE2~58_combout  & ( !\idex|RVALUE2~59_combout  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\idex|RVALUE2~56_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~57_combout ))))) # (\reg2|Mux3~0_combout  & 
// (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\idex|RVALUE2~58_combout  & ( !\idex|RVALUE2~59_combout  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\idex|RVALUE2~56_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~57_combout ))))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\idex|RVALUE2~56_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\idex|RVALUE2~57_combout ),
	.datae(!\idex|RVALUE2~58_combout ),
	.dataf(!\idex|RVALUE2~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~60 .extended_lut = "off";
defparam \idex|RVALUE2~60 .lut_mask = 64'h202A707A252F757F;
defparam \idex|RVALUE2~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N53
dffeas \regbank|Register[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][0] .is_wysiwyg = "true";
defparam \regbank|Register[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N58
dffeas \regbank|Register[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][0] .is_wysiwyg = "true";
defparam \regbank|Register[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N37
dffeas \regbank|Register[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][0] .is_wysiwyg = "true";
defparam \regbank|Register[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N14
dffeas \regbank|Register[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][0] .is_wysiwyg = "true";
defparam \regbank|Register[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \idex|RVALUE2~64 (
// Equation(s):
// \idex|RVALUE2~64_combout  = ( \regbank|Register[2][0]~q  & ( \regbank|Register[3][0]~q  & ( ((!\reg2|Mux4~0_combout  & (\regbank|Register[0][0]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[1][0]~q )))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[2][0]~q  & ( \regbank|Register[3][0]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[0][0]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((\regbank|Register[1][0]~q ) # (\reg2|Mux3~0_combout )))) ) ) ) # ( 
// \regbank|Register[2][0]~q  & ( !\regbank|Register[3][0]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[0][0]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout  & \regbank|Register[1][0]~q )))) ) ) ) # ( 
// !\regbank|Register[2][0]~q  & ( !\regbank|Register[3][0]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[0][0]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[1][0]~q ))))) ) ) )

	.dataa(!\regbank|Register[0][0]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[1][0]~q ),
	.datae(!\regbank|Register[2][0]~q ),
	.dataf(!\regbank|Register[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~64 .extended_lut = "off";
defparam \idex|RVALUE2~64 .lut_mask = 64'h40704C7C43734F7F;
defparam \idex|RVALUE2~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N21
cyclonev_lcell_comb \regbank|Register[4][0]~feeder (
// Equation(s):
// \regbank|Register[4][0]~feeder_combout  = \menwb|WRITEDATA [0]

	.dataa(!\menwb|WRITEDATA [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][0]~feeder .extended_lut = "off";
defparam \regbank|Register[4][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N23
dffeas \regbank|Register[4][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][0] .is_wysiwyg = "true";
defparam \regbank|Register[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N14
dffeas \regbank|Register[7][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][0] .is_wysiwyg = "true";
defparam \regbank|Register[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N8
dffeas \regbank|Register[6][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][0] .is_wysiwyg = "true";
defparam \regbank|Register[6][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N30
cyclonev_lcell_comb \regbank|Register[5][0]~feeder (
// Equation(s):
// \regbank|Register[5][0]~feeder_combout  = ( \menwb|WRITEDATA [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][0]~feeder .extended_lut = "off";
defparam \regbank|Register[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N31
dffeas \regbank|Register[5][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][0] .is_wysiwyg = "true";
defparam \regbank|Register[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N6
cyclonev_lcell_comb \idex|RVALUE2~63 (
// Equation(s):
// \idex|RVALUE2~63_combout  = ( \regbank|Register[6][0]~q  & ( \regbank|Register[5][0]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[4][0]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[7][0]~q )))) ) ) ) # ( !\regbank|Register[6][0]~q  & ( \regbank|Register[5][0]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[4][0]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[7][0]~q )))) ) ) ) # ( \regbank|Register[6][0]~q  & ( !\regbank|Register[5][0]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[4][0]~q ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[7][0]~q )))) ) ) ) # ( !\regbank|Register[6][0]~q  & ( !\regbank|Register[5][0]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[4][0]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[7][0]~q )))) ) ) )

	.dataa(!\regbank|Register[4][0]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[7][0]~q ),
	.datae(!\regbank|Register[6][0]~q ),
	.dataf(!\regbank|Register[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~63 .extended_lut = "off";
defparam \idex|RVALUE2~63 .lut_mask = 64'h40434C4F70737C7F;
defparam \idex|RVALUE2~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N5
dffeas \regbank|Register[13][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][0] .is_wysiwyg = "true";
defparam \regbank|Register[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N8
dffeas \regbank|Register[15][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][0] .is_wysiwyg = "true";
defparam \regbank|Register[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N31
dffeas \regbank|Register[14][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][0] .is_wysiwyg = "true";
defparam \regbank|Register[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N22
dffeas \regbank|Register[12][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][0] .is_wysiwyg = "true";
defparam \regbank|Register[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N30
cyclonev_lcell_comb \idex|RVALUE2~62 (
// Equation(s):
// \idex|RVALUE2~62_combout  = ( \regbank|Register[14][0]~q  & ( \regbank|Register[12][0]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][0]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[15][0]~q )))) ) ) ) # ( 
// !\regbank|Register[14][0]~q  & ( \regbank|Register[12][0]~q  & ( (!\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][0]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[15][0]~q ))))) ) ) ) # ( \regbank|Register[14][0]~q  & ( !\regbank|Register[12][0]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][0]~q )) # 
// (\reg2|Mux3~0_combout  & ((\regbank|Register[15][0]~q ))))) ) ) ) # ( !\regbank|Register[14][0]~q  & ( !\regbank|Register[12][0]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][0]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[15][0]~q ))))) ) ) )

	.dataa(!\regbank|Register[13][0]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[15][0]~q ),
	.datae(!\regbank|Register[14][0]~q ),
	.dataf(!\regbank|Register[12][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~62 .extended_lut = "off";
defparam \idex|RVALUE2~62 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \idex|RVALUE2~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~65 (
// Equation(s):
// \idex|RVALUE2~65_combout  = ( \idex|RVALUE2~62_combout  & ( (!\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout  & (\idex|RVALUE2~64_combout ))) # (\reg2|Mux2~0_combout  & (((\idex|RVALUE2~63_combout )) # (\reg2|Mux1~0_combout ))) ) ) # ( 
// !\idex|RVALUE2~62_combout  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\idex|RVALUE2~64_combout )) # (\reg2|Mux2~0_combout  & ((\idex|RVALUE2~63_combout ))))) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\idex|RVALUE2~64_combout ),
	.datad(!\idex|RVALUE2~63_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~65 .extended_lut = "off";
defparam \idex|RVALUE2~65 .lut_mask = 64'h084C084C195D195D;
defparam \idex|RVALUE2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N16
dffeas \regbank|Register[8][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][0] .is_wysiwyg = "true";
defparam \regbank|Register[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N2
dffeas \regbank|Register[11][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][0] .is_wysiwyg = "true";
defparam \regbank|Register[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N26
dffeas \regbank|Register[10][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][0] .is_wysiwyg = "true";
defparam \regbank|Register[10][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N18
cyclonev_lcell_comb \regbank|Register[9][0]~feeder (
// Equation(s):
// \regbank|Register[9][0]~feeder_combout  = ( \menwb|WRITEDATA [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[9][0]~feeder .extended_lut = "off";
defparam \regbank|Register[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N19
dffeas \regbank|Register[9][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][0] .is_wysiwyg = "true";
defparam \regbank|Register[9][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N24
cyclonev_lcell_comb \idex|RVALUE2~61 (
// Equation(s):
// \idex|RVALUE2~61_combout  = ( \regbank|Register[10][0]~q  & ( \regbank|Register[9][0]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][0]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][0]~q )))) ) ) ) # ( !\regbank|Register[10][0]~q  & ( \regbank|Register[9][0]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][0]~q  & ((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][0]~q )))) ) ) ) # ( \regbank|Register[10][0]~q  & ( !\regbank|Register[9][0]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][0]~q ))) # (\reg2|Mux4~0_combout  & (((\regbank|Register[11][0]~q  & 
// \reg2|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[10][0]~q  & ( !\regbank|Register[9][0]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][0]~q  & ((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((\regbank|Register[11][0]~q  & 
// \reg2|Mux3~0_combout )))) ) ) )

	.dataa(!\reg2|Mux4~0_combout ),
	.datab(!\regbank|Register[8][0]~q ),
	.datac(!\regbank|Register[11][0]~q ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[10][0]~q ),
	.dataf(!\regbank|Register[9][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~61 .extended_lut = "off";
defparam \idex|RVALUE2~61 .lut_mask = 64'h220522AF770577AF;
defparam \idex|RVALUE2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N45
cyclonev_lcell_comb \idex|RVALUE2~66 (
// Equation(s):
// \idex|RVALUE2~66_combout  = ( \idex|RVALUE2~61_combout  & ( (!\reg2|Mux0~0_combout  & (((\idex|RVALUE2~65_combout )) # (\idex|RVALUE2[19]~0_combout ))) # (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~60_combout )))) ) ) # ( !\idex|RVALUE2~61_combout  & ( 
// (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2~65_combout ))) # (\reg2|Mux0~0_combout  & (\idex|RVALUE2~60_combout )) ) )

	.dataa(!\idex|RVALUE2[19]~0_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~60_combout ),
	.datad(!\idex|RVALUE2~65_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~66 .extended_lut = "off";
defparam \idex|RVALUE2~66 .lut_mask = 64'h03CF03CF47CF47CF;
defparam \idex|RVALUE2~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N47
dffeas \idex|RVALUE2[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[0] .is_wysiwyg = "true";
defparam \idex|RVALUE2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N3
cyclonev_lcell_comb \alumuxB|Output[0]~5 (
// Equation(s):
// \alumuxB|Output[0]~5_combout  = ( \idex|RVALUE2 [0] & ( (!\idex|BSELECTOR [0]) # (\idex|IMMVALUE [0]) ) ) # ( !\idex|RVALUE2 [0] & ( (\idex|BSELECTOR [0] & \idex|IMMVALUE [0]) ) )

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|IMMVALUE [0]),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[0]~5 .extended_lut = "off";
defparam \alumuxB|Output[0]~5 .lut_mask = 64'h00550055AAFFAAFF;
defparam \alumuxB|Output[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N0
cyclonev_lcell_comb \alumuxB|Output[1]~4 (
// Equation(s):
// \alumuxB|Output[1]~4_combout  = ( \idex|RVALUE2 [1] & ( (!\idex|BSELECTOR [0]) # (\idex|IMMVALUE [1]) ) ) # ( !\idex|RVALUE2 [1] & ( (\idex|BSELECTOR [0] & \idex|IMMVALUE [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|BSELECTOR [0]),
	.datad(!\idex|IMMVALUE [1]),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[1]~4 .extended_lut = "off";
defparam \alumuxB|Output[1]~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \alumuxB|Output[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N34
dffeas \regbank|Register[9][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][2] .is_wysiwyg = "true";
defparam \regbank|Register[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N44
dffeas \regbank|Register[11][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][2] .is_wysiwyg = "true";
defparam \regbank|Register[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N38
dffeas \regbank|Register[10][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][2] .is_wysiwyg = "true";
defparam \regbank|Register[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N36
cyclonev_lcell_comb \idex|RVALUE2~39 (
// Equation(s):
// \idex|RVALUE2~39_combout  = ( \regbank|Register[10][2]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[11][2]~q ) ) ) ) # ( !\regbank|Register[10][2]~q  & ( \reg2|Mux3~0_combout  & ( (\reg2|Mux4~0_combout  & 
// \regbank|Register[11][2]~q ) ) ) ) # ( \regbank|Register[10][2]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[8][2]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][2]~q )) ) ) ) # ( !\regbank|Register[10][2]~q  & ( 
// !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[8][2]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][2]~q )) ) ) )

	.dataa(!\reg2|Mux4~0_combout ),
	.datab(!\regbank|Register[9][2]~q ),
	.datac(!\regbank|Register[8][2]~q ),
	.datad(!\regbank|Register[11][2]~q ),
	.datae(!\regbank|Register[10][2]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~39 .extended_lut = "off";
defparam \idex|RVALUE2~39 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \idex|RVALUE2~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N1
dffeas \regbank|Register[18][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][2] .is_wysiwyg = "true";
defparam \regbank|Register[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N17
dffeas \regbank|Register[22][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][2] .is_wysiwyg = "true";
defparam \regbank|Register[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N44
dffeas \regbank|Register[26][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][2] .is_wysiwyg = "true";
defparam \regbank|Register[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N50
dffeas \regbank|Register[30][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][2] .is_wysiwyg = "true";
defparam \regbank|Register[30][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N42
cyclonev_lcell_comb \idex|RVALUE2~36 (
// Equation(s):
// \idex|RVALUE2~36_combout  = ( \regbank|Register[26][2]~q  & ( \regbank|Register[30][2]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][2]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][2]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[26][2]~q  & ( \regbank|Register[30][2]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][2]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((\regbank|Register[22][2]~q ) # (\reg2|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[26][2]~q  & ( !\regbank|Register[30][2]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[18][2]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[22][2]~q )))) ) ) ) # ( 
// !\regbank|Register[26][2]~q  & ( !\regbank|Register[30][2]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][2]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][2]~q ))))) ) ) )

	.dataa(!\regbank|Register[18][2]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[22][2]~q ),
	.datae(!\regbank|Register[26][2]~q ),
	.dataf(!\regbank|Register[30][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~36 .extended_lut = "off";
defparam \idex|RVALUE2~36 .lut_mask = 64'h40704C7C43734F7F;
defparam \idex|RVALUE2~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \regbank|Register[16][2]~feeder (
// Equation(s):
// \regbank|Register[16][2]~feeder_combout  = ( \menwb|WRITEDATA [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][2]~feeder .extended_lut = "off";
defparam \regbank|Register[16][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[16][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \regbank|Register[16][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][2] .is_wysiwyg = "true";
defparam \regbank|Register[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N34
dffeas \regbank|Register[28][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][2] .is_wysiwyg = "true";
defparam \regbank|Register[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N7
dffeas \regbank|Register[24][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][2] .is_wysiwyg = "true";
defparam \regbank|Register[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N32
dffeas \regbank|Register[20][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][2] .is_wysiwyg = "true";
defparam \regbank|Register[20][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \idex|RVALUE2~34 (
// Equation(s):
// \idex|RVALUE2~34_combout  = ( \regbank|Register[24][2]~q  & ( \regbank|Register[20][2]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )) # (\regbank|Register[16][2]~q ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # 
// (\regbank|Register[28][2]~q )))) ) ) ) # ( !\regbank|Register[24][2]~q  & ( \regbank|Register[20][2]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )) # (\regbank|Register[16][2]~q ))) # (\reg2|Mux1~0_combout  & (((\regbank|Register[28][2]~q  & 
// \reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[24][2]~q  & ( !\regbank|Register[20][2]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[16][2]~q  & ((!\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # 
// (\regbank|Register[28][2]~q )))) ) ) ) # ( !\regbank|Register[24][2]~q  & ( !\regbank|Register[20][2]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[16][2]~q  & ((!\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (((\regbank|Register[28][2]~q  & 
// \reg2|Mux2~0_combout )))) ) ) )

	.dataa(!\regbank|Register[16][2]~q ),
	.datab(!\regbank|Register[28][2]~q ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[24][2]~q ),
	.dataf(!\regbank|Register[20][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~34 .extended_lut = "off";
defparam \idex|RVALUE2~34 .lut_mask = 64'h50035F0350F35FF3;
defparam \idex|RVALUE2~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N2
dffeas \regbank|Register[31][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][2] .is_wysiwyg = "true";
defparam \regbank|Register[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N28
dffeas \regbank|Register[23][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][2] .is_wysiwyg = "true";
defparam \regbank|Register[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N26
dffeas \regbank|Register[27][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][2] .is_wysiwyg = "true";
defparam \regbank|Register[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N20
dffeas \regbank|Register[19][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][2] .is_wysiwyg = "true";
defparam \regbank|Register[19][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N24
cyclonev_lcell_comb \idex|RVALUE2~37 (
// Equation(s):
// \idex|RVALUE2~37_combout  = ( \regbank|Register[27][2]~q  & ( \regbank|Register[19][2]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][2]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][2]~q ))) ) ) ) # ( 
// !\regbank|Register[27][2]~q  & ( \regbank|Register[19][2]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[23][2]~q )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][2]~q  & ((\reg2|Mux2~0_combout )))) ) ) ) # ( 
// \regbank|Register[27][2]~q  & ( !\regbank|Register[19][2]~q  & ( (!\reg2|Mux1~0_combout  & (((\regbank|Register[23][2]~q  & \reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[31][2]~q ))) ) ) ) # ( 
// !\regbank|Register[27][2]~q  & ( !\regbank|Register[19][2]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][2]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][2]~q )))) ) ) )

	.dataa(!\regbank|Register[31][2]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[23][2]~q ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[27][2]~q ),
	.dataf(!\regbank|Register[19][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~37 .extended_lut = "off";
defparam \idex|RVALUE2~37 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \idex|RVALUE2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N34
dffeas \regbank|Register[21][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][2] .is_wysiwyg = "true";
defparam \regbank|Register[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N34
dffeas \regbank|Register[17][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][2] .is_wysiwyg = "true";
defparam \regbank|Register[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N38
dffeas \regbank|Register[25][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][2] .is_wysiwyg = "true";
defparam \regbank|Register[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N14
dffeas \regbank|Register[29][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][2] .is_wysiwyg = "true";
defparam \regbank|Register[29][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~35 (
// Equation(s):
// \idex|RVALUE2~35_combout  = ( \regbank|Register[25][2]~q  & ( \regbank|Register[29][2]~q  & ( ((!\reg2|Mux2~0_combout  & ((\regbank|Register[17][2]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[21][2]~q ))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[25][2]~q  & ( \regbank|Register[29][2]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[17][2]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[21][2]~q )))) # (\reg2|Mux1~0_combout  & 
// (((\reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[25][2]~q  & ( !\regbank|Register[29][2]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[17][2]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[21][2]~q )))) # 
// (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[25][2]~q  & ( !\regbank|Register[29][2]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[17][2]~q ))) # (\reg2|Mux2~0_combout  & 
// (\regbank|Register[21][2]~q )))) ) ) )

	.dataa(!\regbank|Register[21][2]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[17][2]~q ),
	.datae(!\regbank|Register[25][2]~q ),
	.dataf(!\regbank|Register[29][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~35 .extended_lut = "off";
defparam \idex|RVALUE2~35 .lut_mask = 64'h04C434F407C737F7;
defparam \idex|RVALUE2~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \idex|RVALUE2~38 (
// Equation(s):
// \idex|RVALUE2~38_combout  = ( \reg2|Mux3~0_combout  & ( \idex|RVALUE2~35_combout  & ( (!\reg2|Mux4~0_combout  & (\idex|RVALUE2~36_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~37_combout ))) ) ) ) # ( !\reg2|Mux3~0_combout  & ( 
// \idex|RVALUE2~35_combout  & ( (\reg2|Mux4~0_combout ) # (\idex|RVALUE2~34_combout ) ) ) ) # ( \reg2|Mux3~0_combout  & ( !\idex|RVALUE2~35_combout  & ( (!\reg2|Mux4~0_combout  & (\idex|RVALUE2~36_combout )) # (\reg2|Mux4~0_combout  & 
// ((\idex|RVALUE2~37_combout ))) ) ) ) # ( !\reg2|Mux3~0_combout  & ( !\idex|RVALUE2~35_combout  & ( (\idex|RVALUE2~34_combout  & !\reg2|Mux4~0_combout ) ) ) )

	.dataa(!\idex|RVALUE2~36_combout ),
	.datab(!\idex|RVALUE2~34_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\idex|RVALUE2~37_combout ),
	.datae(!\reg2|Mux3~0_combout ),
	.dataf(!\idex|RVALUE2~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~38 .extended_lut = "off";
defparam \idex|RVALUE2~38 .lut_mask = 64'h3030505F3F3F505F;
defparam \idex|RVALUE2~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N38
dffeas \regbank|Register[15][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][2] .is_wysiwyg = "true";
defparam \regbank|Register[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N59
dffeas \regbank|Register[12][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][2] .is_wysiwyg = "true";
defparam \regbank|Register[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N2
dffeas \regbank|Register[14][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][2] .is_wysiwyg = "true";
defparam \regbank|Register[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N55
dffeas \regbank|Register[13][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][2] .is_wysiwyg = "true";
defparam \regbank|Register[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N0
cyclonev_lcell_comb \idex|RVALUE2~40 (
// Equation(s):
// \idex|RVALUE2~40_combout  = ( \regbank|Register[14][2]~q  & ( \regbank|Register[13][2]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout ) # (\regbank|Register[12][2]~q )))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )) # 
// (\regbank|Register[15][2]~q ))) ) ) ) # ( !\regbank|Register[14][2]~q  & ( \regbank|Register[13][2]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[12][2]~q  & !\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )) # 
// (\regbank|Register[15][2]~q ))) ) ) ) # ( \regbank|Register[14][2]~q  & ( !\regbank|Register[13][2]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout ) # (\regbank|Register[12][2]~q )))) # (\reg2|Mux4~0_combout  & (\regbank|Register[15][2]~q  & 
// ((\reg2|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[14][2]~q  & ( !\regbank|Register[13][2]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[12][2]~q  & !\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (\regbank|Register[15][2]~q  & 
// ((\reg2|Mux3~0_combout )))) ) ) )

	.dataa(!\regbank|Register[15][2]~q ),
	.datab(!\regbank|Register[12][2]~q ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[14][2]~q ),
	.dataf(!\regbank|Register[13][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~40 .extended_lut = "off";
defparam \idex|RVALUE2~40 .lut_mask = 64'h300530F53F053FF5;
defparam \idex|RVALUE2~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N2
dffeas \regbank|Register[7][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][2] .is_wysiwyg = "true";
defparam \regbank|Register[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N30
cyclonev_lcell_comb \regbank|Register[4][2]~feeder (
// Equation(s):
// \regbank|Register[4][2]~feeder_combout  = ( \menwb|WRITEDATA [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][2]~feeder .extended_lut = "off";
defparam \regbank|Register[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N32
dffeas \regbank|Register[4][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][2] .is_wysiwyg = "true";
defparam \regbank|Register[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N26
dffeas \regbank|Register[6][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][2] .is_wysiwyg = "true";
defparam \regbank|Register[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N1
dffeas \regbank|Register[5][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][2] .is_wysiwyg = "true";
defparam \regbank|Register[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N24
cyclonev_lcell_comb \idex|RVALUE2~41 (
// Equation(s):
// \idex|RVALUE2~41_combout  = ( \regbank|Register[6][2]~q  & ( \regbank|Register[5][2]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[4][2]~q ) # (\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )) # 
// (\regbank|Register[7][2]~q ))) ) ) ) # ( !\regbank|Register[6][2]~q  & ( \regbank|Register[5][2]~q  & ( (!\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout  & \regbank|Register[4][2]~q )))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )) # 
// (\regbank|Register[7][2]~q ))) ) ) ) # ( \regbank|Register[6][2]~q  & ( !\regbank|Register[5][2]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[4][2]~q ) # (\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (\regbank|Register[7][2]~q  & 
// (\reg2|Mux3~0_combout ))) ) ) ) # ( !\regbank|Register[6][2]~q  & ( !\regbank|Register[5][2]~q  & ( (!\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout  & \regbank|Register[4][2]~q )))) # (\reg2|Mux4~0_combout  & (\regbank|Register[7][2]~q  & 
// (\reg2|Mux3~0_combout ))) ) ) )

	.dataa(!\regbank|Register[7][2]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[4][2]~q ),
	.datae(!\regbank|Register[6][2]~q ),
	.dataf(!\regbank|Register[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~41 .extended_lut = "off";
defparam \idex|RVALUE2~41 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \idex|RVALUE2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N2
dffeas \regbank|Register[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][2] .is_wysiwyg = "true";
defparam \regbank|Register[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N20
dffeas \regbank|Register[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][2] .is_wysiwyg = "true";
defparam \regbank|Register[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \regbank|Register[1][2]~feeder (
// Equation(s):
// \regbank|Register[1][2]~feeder_combout  = \menwb|WRITEDATA [2]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][2]~feeder .extended_lut = "off";
defparam \regbank|Register[1][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N7
dffeas \regbank|Register[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][2] .is_wysiwyg = "true";
defparam \regbank|Register[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N55
dffeas \regbank|Register[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][2] .is_wysiwyg = "true";
defparam \regbank|Register[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \idex|RVALUE2~42 (
// Equation(s):
// \idex|RVALUE2~42_combout  = ( \regbank|Register[2][2]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[1][2]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][2]~q )) ) ) ) # ( !\regbank|Register[2][2]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[1][2]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][2]~q )) ) ) ) # ( \regbank|Register[2][2]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[0][2]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[2][2]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[0][2]~q ) ) ) )

	.dataa(!\regbank|Register[3][2]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[0][2]~q ),
	.datad(!\regbank|Register[1][2]~q ),
	.datae(!\regbank|Register[2][2]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~42 .extended_lut = "off";
defparam \idex|RVALUE2~42 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \idex|RVALUE2~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \idex|RVALUE2~43 (
// Equation(s):
// \idex|RVALUE2~43_combout  = ( \idex|RVALUE2~42_combout  & ( \reg2|Mux1~0_combout  & ( (\idex|RVALUE2~40_combout  & \reg2|Mux2~0_combout ) ) ) ) # ( !\idex|RVALUE2~42_combout  & ( \reg2|Mux1~0_combout  & ( (\idex|RVALUE2~40_combout  & \reg2|Mux2~0_combout 
// ) ) ) ) # ( \idex|RVALUE2~42_combout  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\idex|RVALUE2~41_combout ) ) ) ) # ( !\idex|RVALUE2~42_combout  & ( !\reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & \idex|RVALUE2~41_combout ) ) ) )

	.dataa(!\idex|RVALUE2~40_combout ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\idex|RVALUE2~41_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE2~42_combout ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~43 .extended_lut = "off";
defparam \idex|RVALUE2~43 .lut_mask = 64'h0303CFCF11111111;
defparam \idex|RVALUE2~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \idex|RVALUE2~44 (
// Equation(s):
// \idex|RVALUE2~44_combout  = ( \idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~43_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~38_combout ) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~43_combout  & ( (!\reg2|Mux0~0_combout ) # 
// (\idex|RVALUE2~38_combout ) ) ) ) # ( \idex|RVALUE2[19]~0_combout  & ( !\idex|RVALUE2~43_combout  & ( (!\reg2|Mux0~0_combout  & (\idex|RVALUE2~39_combout )) # (\reg2|Mux0~0_combout  & ((\idex|RVALUE2~38_combout ))) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  
// & ( !\idex|RVALUE2~43_combout  & ( (\reg2|Mux0~0_combout  & \idex|RVALUE2~38_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~39_combout ),
	.datad(!\idex|RVALUE2~38_combout ),
	.datae(!\idex|RVALUE2[19]~0_combout ),
	.dataf(!\idex|RVALUE2~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~44 .extended_lut = "off";
defparam \idex|RVALUE2~44 .lut_mask = 64'h00330C3FCCFFCCFF;
defparam \idex|RVALUE2~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N2
dffeas \idex|RVALUE2[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[2] .is_wysiwyg = "true";
defparam \idex|RVALUE2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N9
cyclonev_lcell_comb \alumuxB|Output[2]~3 (
// Equation(s):
// \alumuxB|Output[2]~3_combout  = (!\idex|BSELECTOR [0] & (\idex|RVALUE2 [2])) # (\idex|BSELECTOR [0] & ((\idex|IMMVALUE [2])))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|RVALUE2 [2]),
	.datad(!\idex|IMMVALUE [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[2]~3 .extended_lut = "off";
defparam \alumuxB|Output[2]~3 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \alumuxB|Output[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N15
cyclonev_lcell_comb \exmen|MEMORYADDRESS~29 (
// Equation(s):
// \exmen|MEMORYADDRESS~29_combout  = ( \idex|OPCODE [3] & ( (!\idex|OPCODE [2] & !\idex|OPCODE [1]) ) ) # ( !\idex|OPCODE [3] )

	.dataa(gnd),
	.datab(!\idex|OPCODE [2]),
	.datac(gnd),
	.datad(!\idex|OPCODE [1]),
	.datae(gnd),
	.dataf(!\idex|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~29 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~29 .lut_mask = 64'hFFFFFFFFCC00CC00;
defparam \exmen|MEMORYADDRESS~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N34
dffeas \regbank|Register[18][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][4] .is_wysiwyg = "true";
defparam \regbank|Register[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N32
dffeas \regbank|Register[26][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][4] .is_wysiwyg = "true";
defparam \regbank|Register[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N38
dffeas \regbank|Register[30][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][4] .is_wysiwyg = "true";
defparam \regbank|Register[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N28
dffeas \regbank|Register[22][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][4] .is_wysiwyg = "true";
defparam \regbank|Register[22][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N36
cyclonev_lcell_comb \idex|RVALUE1~14 (
// Equation(s):
// \idex|RVALUE1~14_combout  = ( \regbank|Register[30][4]~q  & ( \regbank|Register[22][4]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[18][4]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[26][4]~q )))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[30][4]~q  & ( \regbank|Register[22][4]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[18][4]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[26][4]~q ))))) # (\reg1|Mux2~0_combout  & 
// (!\reg1|Mux1~0_combout )) ) ) ) # ( \regbank|Register[30][4]~q  & ( !\regbank|Register[22][4]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[18][4]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[26][4]~q ))))) # 
// (\reg1|Mux2~0_combout  & (\reg1|Mux1~0_combout )) ) ) ) # ( !\regbank|Register[30][4]~q  & ( !\regbank|Register[22][4]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[18][4]~q )) # (\reg1|Mux1~0_combout  & 
// ((\regbank|Register[26][4]~q ))))) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[18][4]~q ),
	.datad(!\regbank|Register[26][4]~q ),
	.datae(!\regbank|Register[30][4]~q ),
	.dataf(!\regbank|Register[22][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~14 .extended_lut = "off";
defparam \idex|RVALUE1~14 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \idex|RVALUE1~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N4
dffeas \regbank|Register[19][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][4] .is_wysiwyg = "true";
defparam \regbank|Register[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N35
dffeas \regbank|Register[23][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][4] .is_wysiwyg = "true";
defparam \regbank|Register[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N8
dffeas \regbank|Register[27][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][4] .is_wysiwyg = "true";
defparam \regbank|Register[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N44
dffeas \regbank|Register[31][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][4] .is_wysiwyg = "true";
defparam \regbank|Register[31][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \idex|RVALUE1~15 (
// Equation(s):
// \idex|RVALUE1~15_combout  = ( \regbank|Register[31][4]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[27][4]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[31][4]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[27][4]~q ) ) ) ) # ( \regbank|Register[31][4]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[19][4]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[23][4]~q ))) ) ) ) # ( !\regbank|Register[31][4]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[19][4]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[23][4]~q ))) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\regbank|Register[19][4]~q ),
	.datac(!\regbank|Register[23][4]~q ),
	.datad(!\regbank|Register[27][4]~q ),
	.datae(!\regbank|Register[31][4]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~15 .extended_lut = "off";
defparam \idex|RVALUE1~15 .lut_mask = 64'h2727272700AA55FF;
defparam \idex|RVALUE1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N3
cyclonev_lcell_comb \regbank|Register[21][4]~feeder (
// Equation(s):
// \regbank|Register[21][4]~feeder_combout  = ( \menwb|WRITEDATA [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][4]~feeder .extended_lut = "off";
defparam \regbank|Register[21][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[21][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N4
dffeas \regbank|Register[21][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][4] .is_wysiwyg = "true";
defparam \regbank|Register[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N14
dffeas \regbank|Register[25][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][4] .is_wysiwyg = "true";
defparam \regbank|Register[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N50
dffeas \regbank|Register[29][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][4] .is_wysiwyg = "true";
defparam \regbank|Register[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N41
dffeas \regbank|Register[17][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][4] .is_wysiwyg = "true";
defparam \regbank|Register[17][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N48
cyclonev_lcell_comb \idex|RVALUE1~13 (
// Equation(s):
// \idex|RVALUE1~13_combout  = ( \regbank|Register[29][4]~q  & ( \regbank|Register[17][4]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout ) # ((\regbank|Register[21][4]~q )))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[25][4]~q )) # 
// (\reg1|Mux2~0_combout ))) ) ) ) # ( !\regbank|Register[29][4]~q  & ( \regbank|Register[17][4]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout ) # ((\regbank|Register[21][4]~q )))) # (\reg1|Mux1~0_combout  & (!\reg1|Mux2~0_combout  & 
// ((\regbank|Register[25][4]~q )))) ) ) ) # ( \regbank|Register[29][4]~q  & ( !\regbank|Register[17][4]~q  & ( (!\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout  & (\regbank|Register[21][4]~q ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[25][4]~q )) # 
// (\reg1|Mux2~0_combout ))) ) ) ) # ( !\regbank|Register[29][4]~q  & ( !\regbank|Register[17][4]~q  & ( (!\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout  & (\regbank|Register[21][4]~q ))) # (\reg1|Mux1~0_combout  & (!\reg1|Mux2~0_combout  & 
// ((\regbank|Register[25][4]~q )))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[21][4]~q ),
	.datad(!\regbank|Register[25][4]~q ),
	.datae(!\regbank|Register[29][4]~q ),
	.dataf(!\regbank|Register[17][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~13 .extended_lut = "off";
defparam \idex|RVALUE1~13 .lut_mask = 64'h024613578ACE9BDF;
defparam \idex|RVALUE1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N53
dffeas \regbank|Register[20][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][4] .is_wysiwyg = "true";
defparam \regbank|Register[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N25
dffeas \regbank|Register[24][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][4] .is_wysiwyg = "true";
defparam \regbank|Register[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N31
dffeas \regbank|Register[28][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][4] .is_wysiwyg = "true";
defparam \regbank|Register[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N31
dffeas \regbank|Register[16][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][4] .is_wysiwyg = "true";
defparam \regbank|Register[16][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N30
cyclonev_lcell_comb \idex|RVALUE1~12 (
// Equation(s):
// \idex|RVALUE1~12_combout  = ( \regbank|Register[28][4]~q  & ( \regbank|Register[16][4]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[20][4]~q ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[24][4]~q ) # 
// (\reg1|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[28][4]~q  & ( \regbank|Register[16][4]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[20][4]~q ))) # (\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & 
// \regbank|Register[24][4]~q )))) ) ) ) # ( \regbank|Register[28][4]~q  & ( !\regbank|Register[16][4]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[20][4]~q  & (\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[24][4]~q ) # 
// (\reg1|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[28][4]~q  & ( !\regbank|Register[16][4]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[20][4]~q  & (\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & 
// \regbank|Register[24][4]~q )))) ) ) )

	.dataa(!\regbank|Register[20][4]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[24][4]~q ),
	.datae(!\regbank|Register[28][4]~q ),
	.dataf(!\regbank|Register[16][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~12 .extended_lut = "off";
defparam \idex|RVALUE1~12 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N0
cyclonev_lcell_comb \idex|RVALUE1~16 (
// Equation(s):
// \idex|RVALUE1~16_combout  = ( \reg1|Mux4~0_combout  & ( \idex|RVALUE1~12_combout  & ( (!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~13_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~15_combout )) ) ) ) # ( !\reg1|Mux4~0_combout  & ( 
// \idex|RVALUE1~12_combout  & ( (!\reg1|Mux3~0_combout ) # (\idex|RVALUE1~14_combout ) ) ) ) # ( \reg1|Mux4~0_combout  & ( !\idex|RVALUE1~12_combout  & ( (!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~13_combout ))) # (\reg1|Mux3~0_combout  & 
// (\idex|RVALUE1~15_combout )) ) ) ) # ( !\reg1|Mux4~0_combout  & ( !\idex|RVALUE1~12_combout  & ( (\idex|RVALUE1~14_combout  & \reg1|Mux3~0_combout ) ) ) )

	.dataa(!\idex|RVALUE1~14_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\idex|RVALUE1~15_combout ),
	.datad(!\idex|RVALUE1~13_combout ),
	.datae(!\reg1|Mux4~0_combout ),
	.dataf(!\idex|RVALUE1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~16 .extended_lut = "off";
defparam \idex|RVALUE1~16 .lut_mask = 64'h111103CFDDDD03CF;
defparam \idex|RVALUE1~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N38
dffeas \regbank|Register[10][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][4] .is_wysiwyg = "true";
defparam \regbank|Register[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N44
dffeas \regbank|Register[11][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][4] .is_wysiwyg = "true";
defparam \regbank|Register[11][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N30
cyclonev_lcell_comb \regbank|Register[9][4]~feeder (
// Equation(s):
// \regbank|Register[9][4]~feeder_combout  = \menwb|WRITEDATA [4]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[9][4]~feeder .extended_lut = "off";
defparam \regbank|Register[9][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N32
dffeas \regbank|Register[9][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][4] .is_wysiwyg = "true";
defparam \regbank|Register[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N42
cyclonev_lcell_comb \idex|RVALUE1~17 (
// Equation(s):
// \idex|RVALUE1~17_combout  = ( \regbank|Register[11][4]~q  & ( \regbank|Register[9][4]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][4]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][4]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][4]~q  & ( \regbank|Register[9][4]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][4]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][4]~q ))))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[11][4]~q  & ( !\regbank|Register[9][4]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][4]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][4]~q ))))) # 
// (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[11][4]~q  & ( !\regbank|Register[9][4]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][4]~q )) # (\reg1|Mux3~0_combout  & 
// ((\regbank|Register[10][4]~q ))))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[8][4]~q ),
	.datac(!\regbank|Register[10][4]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[11][4]~q ),
	.dataf(!\regbank|Register[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~17 .extended_lut = "off";
defparam \idex|RVALUE1~17 .lut_mask = 64'h220A225F770A775F;
defparam \idex|RVALUE1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N35
dffeas \regbank|Register[13][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][4] .is_wysiwyg = "true";
defparam \regbank|Register[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N8
dffeas \regbank|Register[14][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][4] .is_wysiwyg = "true";
defparam \regbank|Register[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N13
dffeas \regbank|Register[15][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][4] .is_wysiwyg = "true";
defparam \regbank|Register[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N31
dffeas \regbank|Register[12][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][4] .is_wysiwyg = "true";
defparam \regbank|Register[12][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N12
cyclonev_lcell_comb \idex|RVALUE1~18 (
// Equation(s):
// \idex|RVALUE1~18_combout  = ( \regbank|Register[15][4]~q  & ( \regbank|Register[12][4]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # (\regbank|Register[14][4]~q )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # 
// (\regbank|Register[13][4]~q ))) ) ) ) # ( !\regbank|Register[15][4]~q  & ( \regbank|Register[12][4]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # (\regbank|Register[14][4]~q )))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][4]~q  & 
// ((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[15][4]~q  & ( !\regbank|Register[12][4]~q  & ( (!\reg1|Mux4~0_combout  & (((\regbank|Register[14][4]~q  & \reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # 
// (\regbank|Register[13][4]~q ))) ) ) ) # ( !\regbank|Register[15][4]~q  & ( !\regbank|Register[12][4]~q  & ( (!\reg1|Mux4~0_combout  & (((\regbank|Register[14][4]~q  & \reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][4]~q  & 
// ((!\reg1|Mux3~0_combout )))) ) ) )

	.dataa(!\regbank|Register[13][4]~q ),
	.datab(!\regbank|Register[14][4]~q ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[15][4]~q ),
	.dataf(!\regbank|Register[12][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~18 .extended_lut = "off";
defparam \idex|RVALUE1~18 .lut_mask = 64'h0530053FF530F53F;
defparam \idex|RVALUE1~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N34
dffeas \regbank|Register[4][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][4] .is_wysiwyg = "true";
defparam \regbank|Register[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N38
dffeas \regbank|Register[6][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][4] .is_wysiwyg = "true";
defparam \regbank|Register[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N34
dffeas \regbank|Register[5][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][4] .is_wysiwyg = "true";
defparam \regbank|Register[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N44
dffeas \regbank|Register[7][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][4] .is_wysiwyg = "true";
defparam \regbank|Register[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N42
cyclonev_lcell_comb \idex|RVALUE1~19 (
// Equation(s):
// \idex|RVALUE1~19_combout  = ( \regbank|Register[7][4]~q  & ( \reg1|Mux4~0_combout  & ( (\regbank|Register[5][4]~q ) # (\reg1|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[7][4]~q  & ( \reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & 
// \regbank|Register[5][4]~q ) ) ) ) # ( \regbank|Register[7][4]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[4][4]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][4]~q ))) ) ) ) # ( !\regbank|Register[7][4]~q  & ( 
// !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[4][4]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][4]~q ))) ) ) )

	.dataa(!\regbank|Register[4][4]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[6][4]~q ),
	.datad(!\regbank|Register[5][4]~q ),
	.datae(!\regbank|Register[7][4]~q ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~19 .extended_lut = "off";
defparam \idex|RVALUE1~19 .lut_mask = 64'h4747474700CC33FF;
defparam \idex|RVALUE1~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N2
dffeas \regbank|Register[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][4] .is_wysiwyg = "true";
defparam \regbank|Register[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N51
cyclonev_lcell_comb \regbank|Register[0][4]~feeder (
// Equation(s):
// \regbank|Register[0][4]~feeder_combout  = \menwb|WRITEDATA [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][4]~feeder .extended_lut = "off";
defparam \regbank|Register[0][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N52
dffeas \regbank|Register[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][4] .is_wysiwyg = "true";
defparam \regbank|Register[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N32
dffeas \regbank|Register[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][4] .is_wysiwyg = "true";
defparam \regbank|Register[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N26
dffeas \regbank|Register[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][4] .is_wysiwyg = "true";
defparam \regbank|Register[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \idex|RVALUE1~20 (
// Equation(s):
// \idex|RVALUE1~20_combout  = ( \regbank|Register[3][4]~q  & ( \regbank|Register[2][4]~q  & ( ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][4]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][4]~q ))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][4]~q  & ( \regbank|Register[2][4]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][4]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][4]~q )))) # (\reg1|Mux3~0_combout  & 
// (((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[3][4]~q  & ( !\regbank|Register[2][4]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][4]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][4]~q )))) # 
// (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[3][4]~q  & ( !\regbank|Register[2][4]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][4]~q ))) # (\reg1|Mux4~0_combout  & 
// (\regbank|Register[1][4]~q )))) ) ) )

	.dataa(!\regbank|Register[1][4]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[0][4]~q ),
	.datae(!\regbank|Register[3][4]~q ),
	.dataf(!\regbank|Register[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~20 .extended_lut = "off";
defparam \idex|RVALUE1~20 .lut_mask = 64'h04C407C734F437F7;
defparam \idex|RVALUE1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N33
cyclonev_lcell_comb \idex|RVALUE1~21 (
// Equation(s):
// \idex|RVALUE1~21_combout  = ( \idex|RVALUE1~19_combout  & ( \idex|RVALUE1~20_combout  & ( (!\reg1|Mux1~0_combout ) # ((\reg1|Mux2~0_combout  & \idex|RVALUE1~18_combout )) ) ) ) # ( !\idex|RVALUE1~19_combout  & ( \idex|RVALUE1~20_combout  & ( 
// (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (\idex|RVALUE1~18_combout  & \reg1|Mux1~0_combout )) ) ) ) # ( \idex|RVALUE1~19_combout  & ( !\idex|RVALUE1~20_combout  & ( (\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout ) 
// # (\idex|RVALUE1~18_combout ))) ) ) ) # ( !\idex|RVALUE1~19_combout  & ( !\idex|RVALUE1~20_combout  & ( (\reg1|Mux2~0_combout  & (\idex|RVALUE1~18_combout  & \reg1|Mux1~0_combout )) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\idex|RVALUE1~18_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~19_combout ),
	.dataf(!\idex|RVALUE1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~21 .extended_lut = "off";
defparam \idex|RVALUE1~21 .lut_mask = 64'h01015151A1A1F1F1;
defparam \idex|RVALUE1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N9
cyclonev_lcell_comb \idex|RVALUE1~22 (
// Equation(s):
// \idex|RVALUE1~22_combout  = ( \reg1|Mux0~0_combout  & ( \idex|RVALUE1~21_combout  & ( \idex|RVALUE1~16_combout  ) ) ) # ( !\reg1|Mux0~0_combout  & ( \idex|RVALUE1~21_combout  ) ) # ( \reg1|Mux0~0_combout  & ( !\idex|RVALUE1~21_combout  & ( 
// \idex|RVALUE1~16_combout  ) ) ) # ( !\reg1|Mux0~0_combout  & ( !\idex|RVALUE1~21_combout  & ( (\idex|RVALUE1~17_combout  & \idex|RVALUE1[20]~0_combout ) ) ) )

	.dataa(!\idex|RVALUE1~16_combout ),
	.datab(!\idex|RVALUE1~17_combout ),
	.datac(!\idex|RVALUE1[20]~0_combout ),
	.datad(gnd),
	.datae(!\reg1|Mux0~0_combout ),
	.dataf(!\idex|RVALUE1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~22 .extended_lut = "off";
defparam \idex|RVALUE1~22 .lut_mask = 64'h03035555FFFF5555;
defparam \idex|RVALUE1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N6
cyclonev_lcell_comb \idex|RVALUE1[4]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[4]~SCLR_LUT_combout  = ( !\Reset~input_o  & ( \idex|RVALUE1~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE1~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[4]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[4]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \idex|RVALUE1[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N14
dffeas \idex|RVALUE1[4]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[4]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N30
cyclonev_lcell_comb \alu|ALUOut~2 (
// Equation(s):
// \alu|ALUOut~2_combout  = ( !\idex|RVALUE1[4]~_Duplicate_2_q  & ( !\alumuxB|Output[4]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~2 .extended_lut = "off";
defparam \alu|ALUOut~2 .lut_mask = 64'hFFFF000000000000;
defparam \alu|ALUOut~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N44
dffeas \idex|IMMVALUE[16] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [16]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[16] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N30
cyclonev_lcell_comb \regbank|Register[17][20]~feeder (
// Equation(s):
// \regbank|Register[17][20]~feeder_combout  = ( \menwb|WRITEDATA [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[17][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[17][20]~feeder .extended_lut = "off";
defparam \regbank|Register[17][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[17][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \regbank|Register[17][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[17][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][20] .is_wysiwyg = "true";
defparam \regbank|Register[17][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N1
dffeas \regbank|Register[29][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][20] .is_wysiwyg = "true";
defparam \regbank|Register[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N52
dffeas \regbank|Register[21][20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][20]~DUPLICATE .is_wysiwyg = "true";
defparam \regbank|Register[21][20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N26
dffeas \regbank|Register[25][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][20] .is_wysiwyg = "true";
defparam \regbank|Register[25][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N24
cyclonev_lcell_comb \idex|RVALUE2~123 (
// Equation(s):
// \idex|RVALUE2~123_combout  = ( \regbank|Register[25][20]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[29][20]~q ) ) ) ) # ( !\regbank|Register[25][20]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[29][20]~q ) ) ) ) # ( \regbank|Register[25][20]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[17][20]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][20]~DUPLICATE_q ))) ) ) ) # ( 
// !\regbank|Register[25][20]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[17][20]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][20]~DUPLICATE_q ))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[17][20]~q ),
	.datac(!\regbank|Register[29][20]~q ),
	.datad(!\regbank|Register[21][20]~DUPLICATE_q ),
	.datae(!\regbank|Register[25][20]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~123 .extended_lut = "off";
defparam \idex|RVALUE2~123 .lut_mask = 64'h227722770505AFAF;
defparam \idex|RVALUE2~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N10
dffeas \regbank|Register[18][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][20] .is_wysiwyg = "true";
defparam \regbank|Register[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N5
dffeas \regbank|Register[22][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][20] .is_wysiwyg = "true";
defparam \regbank|Register[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N14
dffeas \regbank|Register[30][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][20] .is_wysiwyg = "true";
defparam \regbank|Register[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N8
dffeas \regbank|Register[26][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][20] .is_wysiwyg = "true";
defparam \regbank|Register[26][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \idex|RVALUE2~124 (
// Equation(s):
// \idex|RVALUE2~124_combout  = ( \regbank|Register[26][20]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][20]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][20]~q ))) ) ) ) # ( !\regbank|Register[26][20]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][20]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][20]~q ))) ) ) ) # ( \regbank|Register[26][20]~q  & ( !\reg2|Mux2~0_combout  & ( (\reg2|Mux1~0_combout ) # 
// (\regbank|Register[18][20]~q ) ) ) ) # ( !\regbank|Register[26][20]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[18][20]~q  & !\reg2|Mux1~0_combout ) ) ) )

	.dataa(!\regbank|Register[18][20]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[22][20]~q ),
	.datad(!\regbank|Register[30][20]~q ),
	.datae(!\regbank|Register[26][20]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~124 .extended_lut = "off";
defparam \idex|RVALUE2~124 .lut_mask = 64'h444477770C3F0C3F;
defparam \idex|RVALUE2~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N26
dffeas \regbank|Register[20][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][20] .is_wysiwyg = "true";
defparam \regbank|Register[20][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N48
cyclonev_lcell_comb \regbank|Register[16][20]~feeder (
// Equation(s):
// \regbank|Register[16][20]~feeder_combout  = ( \menwb|WRITEDATA [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][20]~feeder .extended_lut = "off";
defparam \regbank|Register[16][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[16][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N49
dffeas \regbank|Register[16][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][20] .is_wysiwyg = "true";
defparam \regbank|Register[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N8
dffeas \regbank|Register[28][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][20] .is_wysiwyg = "true";
defparam \regbank|Register[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \regbank|Register[24][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][20] .is_wysiwyg = "true";
defparam \regbank|Register[24][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \idex|RVALUE2~122 (
// Equation(s):
// \idex|RVALUE2~122_combout  = ( \regbank|Register[24][20]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[28][20]~q ) ) ) ) # ( !\regbank|Register[24][20]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[28][20]~q ) ) ) ) # ( \regbank|Register[24][20]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[16][20]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][20]~q )) ) ) ) # ( 
// !\regbank|Register[24][20]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[16][20]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][20]~q )) ) ) )

	.dataa(!\regbank|Register[20][20]~q ),
	.datab(!\regbank|Register[16][20]~q ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[28][20]~q ),
	.datae(!\regbank|Register[24][20]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~122 .extended_lut = "off";
defparam \idex|RVALUE2~122 .lut_mask = 64'h35353535000FF0FF;
defparam \idex|RVALUE2~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N14
dffeas \regbank|Register[31][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][20] .is_wysiwyg = "true";
defparam \regbank|Register[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N7
dffeas \regbank|Register[19][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][20] .is_wysiwyg = "true";
defparam \regbank|Register[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N38
dffeas \regbank|Register[27][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][20] .is_wysiwyg = "true";
defparam \regbank|Register[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N32
dffeas \regbank|Register[23][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][20] .is_wysiwyg = "true";
defparam \regbank|Register[23][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N36
cyclonev_lcell_comb \idex|RVALUE2~125 (
// Equation(s):
// \idex|RVALUE2~125_combout  = ( \regbank|Register[27][20]~q  & ( \regbank|Register[23][20]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[19][20]~q )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[31][20]~q ))) ) ) ) # ( !\regbank|Register[27][20]~q  & ( \regbank|Register[23][20]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[19][20]~q  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[31][20]~q ))) ) ) ) # ( \regbank|Register[27][20]~q  & ( !\regbank|Register[23][20]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[19][20]~q )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[31][20]~q  
// & ((\reg2|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[27][20]~q  & ( !\regbank|Register[23][20]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[19][20]~q  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[31][20]~q  & 
// ((\reg2|Mux1~0_combout )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[31][20]~q ),
	.datac(!\regbank|Register[19][20]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[27][20]~q ),
	.dataf(!\regbank|Register[23][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~125 .extended_lut = "off";
defparam \idex|RVALUE2~125 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \idex|RVALUE2~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \idex|RVALUE2~126 (
// Equation(s):
// \idex|RVALUE2~126_combout  = ( \reg2|Mux3~0_combout  & ( \idex|RVALUE2~125_combout  & ( (\idex|RVALUE2~124_combout ) # (\reg2|Mux4~0_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( \idex|RVALUE2~125_combout  & ( (!\reg2|Mux4~0_combout  & 
// ((\idex|RVALUE2~122_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~123_combout )) ) ) ) # ( \reg2|Mux3~0_combout  & ( !\idex|RVALUE2~125_combout  & ( (!\reg2|Mux4~0_combout  & \idex|RVALUE2~124_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( 
// !\idex|RVALUE2~125_combout  & ( (!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~122_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~123_combout )) ) ) )

	.dataa(!\idex|RVALUE2~123_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\idex|RVALUE2~124_combout ),
	.datad(!\idex|RVALUE2~122_combout ),
	.datae(!\reg2|Mux3~0_combout ),
	.dataf(!\idex|RVALUE2~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~126 .extended_lut = "off";
defparam \idex|RVALUE2~126 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \idex|RVALUE2~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N33
cyclonev_lcell_comb \regbank|Register[5][20]~feeder (
// Equation(s):
// \regbank|Register[5][20]~feeder_combout  = \menwb|WRITEDATA [20]

	.dataa(!\menwb|WRITEDATA [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][20]~feeder .extended_lut = "off";
defparam \regbank|Register[5][20]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[5][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N34
dffeas \regbank|Register[5][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][20] .is_wysiwyg = "true";
defparam \regbank|Register[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N50
dffeas \regbank|Register[7][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][20] .is_wysiwyg = "true";
defparam \regbank|Register[7][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \regbank|Register[4][20]~feeder (
// Equation(s):
// \regbank|Register[4][20]~feeder_combout  = \menwb|WRITEDATA [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][20]~feeder .extended_lut = "off";
defparam \regbank|Register[4][20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[4][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N8
dffeas \regbank|Register[4][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][20] .is_wysiwyg = "true";
defparam \regbank|Register[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N14
dffeas \regbank|Register[6][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][20] .is_wysiwyg = "true";
defparam \regbank|Register[6][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N12
cyclonev_lcell_comb \idex|RVALUE2~129 (
// Equation(s):
// \idex|RVALUE2~129_combout  = ( \regbank|Register[6][20]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[5][20]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][20]~q ))) ) ) ) # ( !\regbank|Register[6][20]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[5][20]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][20]~q ))) ) ) ) # ( \regbank|Register[6][20]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[4][20]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[6][20]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[4][20]~q ) ) ) )

	.dataa(!\regbank|Register[5][20]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[7][20]~q ),
	.datad(!\regbank|Register[4][20]~q ),
	.datae(!\regbank|Register[6][20]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~129 .extended_lut = "off";
defparam \idex|RVALUE2~129 .lut_mask = 64'h00CC33FF47474747;
defparam \idex|RVALUE2~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N20
dffeas \regbank|Register[3][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][20] .is_wysiwyg = "true";
defparam \regbank|Register[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N34
dffeas \regbank|Register[1][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][20] .is_wysiwyg = "true";
defparam \regbank|Register[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N14
dffeas \regbank|Register[2][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][20] .is_wysiwyg = "true";
defparam \regbank|Register[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N6
cyclonev_lcell_comb \regbank|Register[0][20]~feeder (
// Equation(s):
// \regbank|Register[0][20]~feeder_combout  = \menwb|WRITEDATA [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][20]~feeder .extended_lut = "off";
defparam \regbank|Register[0][20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[0][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N8
dffeas \regbank|Register[0][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][20] .is_wysiwyg = "true";
defparam \regbank|Register[0][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N12
cyclonev_lcell_comb \idex|RVALUE2~130 (
// Equation(s):
// \idex|RVALUE2~130_combout  = ( \regbank|Register[2][20]~q  & ( \regbank|Register[0][20]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & ((\regbank|Register[1][20]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][20]~q ))) ) ) ) # ( 
// !\regbank|Register[2][20]~q  & ( \regbank|Register[0][20]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[1][20]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][20]~q  & ((\reg2|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[2][20]~q  & ( !\regbank|Register[0][20]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[1][20]~q  & \reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[3][20]~q ))) ) ) ) # ( 
// !\regbank|Register[2][20]~q  & ( !\regbank|Register[0][20]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & ((\regbank|Register[1][20]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][20]~q )))) ) ) )

	.dataa(!\regbank|Register[3][20]~q ),
	.datab(!\regbank|Register[1][20]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[2][20]~q ),
	.dataf(!\regbank|Register[0][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~130 .extended_lut = "off";
defparam \idex|RVALUE2~130 .lut_mask = 64'h00350F35F035FF35;
defparam \idex|RVALUE2~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N31
dffeas \regbank|Register[13][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][20] .is_wysiwyg = "true";
defparam \regbank|Register[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N14
dffeas \regbank|Register[15][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][20] .is_wysiwyg = "true";
defparam \regbank|Register[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N38
dffeas \regbank|Register[14][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][20] .is_wysiwyg = "true";
defparam \regbank|Register[14][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \idex|RVALUE2~128 (
// Equation(s):
// \idex|RVALUE2~128_combout  = ( \regbank|Register[14][20]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[15][20]~q ) ) ) ) # ( !\regbank|Register[14][20]~q  & ( \reg2|Mux3~0_combout  & ( (\reg2|Mux4~0_combout  & 
// \regbank|Register[15][20]~q ) ) ) ) # ( \regbank|Register[14][20]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[12][20]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[13][20]~q ))) ) ) ) # ( 
// !\regbank|Register[14][20]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[12][20]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[13][20]~q ))) ) ) )

	.dataa(!\regbank|Register[12][20]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[13][20]~q ),
	.datad(!\regbank|Register[15][20]~q ),
	.datae(!\regbank|Register[14][20]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~128 .extended_lut = "off";
defparam \idex|RVALUE2~128 .lut_mask = 64'h474747470033CCFF;
defparam \idex|RVALUE2~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N18
cyclonev_lcell_comb \idex|RVALUE2~131 (
// Equation(s):
// \idex|RVALUE2~131_combout  = ( \idex|RVALUE2~130_combout  & ( \idex|RVALUE2~128_combout  & ( (!\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & ((\reg2|Mux1~0_combout ) # (\idex|RVALUE2~129_combout ))) ) ) ) # ( 
// !\idex|RVALUE2~130_combout  & ( \idex|RVALUE2~128_combout  & ( (\reg2|Mux2~0_combout  & ((\reg2|Mux1~0_combout ) # (\idex|RVALUE2~129_combout ))) ) ) ) # ( \idex|RVALUE2~130_combout  & ( !\idex|RVALUE2~128_combout  & ( (!\reg2|Mux1~0_combout  & 
// ((!\reg2|Mux2~0_combout ) # (\idex|RVALUE2~129_combout ))) ) ) ) # ( !\idex|RVALUE2~130_combout  & ( !\idex|RVALUE2~128_combout  & ( (\idex|RVALUE2~129_combout  & (\reg2|Mux2~0_combout  & !\reg2|Mux1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\idex|RVALUE2~129_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\idex|RVALUE2~130_combout ),
	.dataf(!\idex|RVALUE2~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~131 .extended_lut = "off";
defparam \idex|RVALUE2~131 .lut_mask = 64'h0300F300030FF30F;
defparam \idex|RVALUE2~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N8
dffeas \regbank|Register[11][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][20] .is_wysiwyg = "true";
defparam \regbank|Register[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N37
dffeas \regbank|Register[8][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][20] .is_wysiwyg = "true";
defparam \regbank|Register[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N32
dffeas \regbank|Register[10][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][20] .is_wysiwyg = "true";
defparam \regbank|Register[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N46
dffeas \regbank|Register[9][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][20] .is_wysiwyg = "true";
defparam \regbank|Register[9][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \idex|RVALUE2~127 (
// Equation(s):
// \idex|RVALUE2~127_combout  = ( \regbank|Register[10][20]~q  & ( \regbank|Register[9][20]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout ) # (\regbank|Register[8][20]~q )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[11][20]~q ))) ) ) ) # ( !\regbank|Register[10][20]~q  & ( \regbank|Register[9][20]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout ) # (\regbank|Register[8][20]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][20]~q  & 
// ((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[10][20]~q  & ( !\regbank|Register[9][20]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[8][20]~q  & !\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[11][20]~q ))) ) ) ) # ( !\regbank|Register[10][20]~q  & ( !\regbank|Register[9][20]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[8][20]~q  & !\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][20]~q  & 
// ((\reg2|Mux4~0_combout )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[11][20]~q ),
	.datac(!\regbank|Register[8][20]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[10][20]~q ),
	.dataf(!\regbank|Register[9][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~127 .extended_lut = "off";
defparam \idex|RVALUE2~127 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \idex|RVALUE2~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \idex|RVALUE2~132 (
// Equation(s):
// \idex|RVALUE2~132_combout  = ( \idex|RVALUE2~127_combout  & ( (!\reg2|Mux0~0_combout  & (((\idex|RVALUE2~131_combout )) # (\idex|RVALUE2[19]~0_combout ))) # (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~126_combout )))) ) ) # ( !\idex|RVALUE2~127_combout  & ( 
// (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2~131_combout ))) # (\reg2|Mux0~0_combout  & (\idex|RVALUE2~126_combout )) ) )

	.dataa(!\reg2|Mux0~0_combout ),
	.datab(!\idex|RVALUE2[19]~0_combout ),
	.datac(!\idex|RVALUE2~126_combout ),
	.datad(!\idex|RVALUE2~131_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~132 .extended_lut = "off";
defparam \idex|RVALUE2~132 .lut_mask = 64'h05AF05AF27AF27AF;
defparam \idex|RVALUE2~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N2
dffeas \idex|RVALUE2[20] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[20] .is_wysiwyg = "true";
defparam \idex|RVALUE2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N18
cyclonev_lcell_comb \alumuxB|Output[20]~27 (
// Equation(s):
// \alumuxB|Output[20]~27_combout  = (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [20]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16]))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(gnd),
	.datac(!\idex|BSELECTOR [0]),
	.datad(!\idex|RVALUE2 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[20]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[20]~27 .extended_lut = "off";
defparam \alumuxB|Output[20]~27 .lut_mask = 64'h05F505F505F505F5;
defparam \alumuxB|Output[20]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N12
cyclonev_lcell_comb \alu|ALUOut~16 (
// Equation(s):
// \alu|ALUOut~16_combout  = ( !\alumuxB|Output[20]~27_combout  & ( !\idex|RVALUE1[20]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alumuxB|Output[20]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~16 .extended_lut = "off";
defparam \alu|ALUOut~16 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu|ALUOut~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~28 (
// Equation(s):
// \exmen|MEMORYADDRESS~28_combout  = ( \idex|OPCODE [3] & ( (!\idex|OPCODE [2] & \idex|OPCODE [1]) ) ) # ( !\idex|OPCODE [3] & ( (!\idex|OPCODE [2]) # (!\idex|OPCODE [1]) ) )

	.dataa(gnd),
	.datab(!\idex|OPCODE [2]),
	.datac(gnd),
	.datad(!\idex|OPCODE [1]),
	.datae(gnd),
	.dataf(!\idex|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~28 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~28 .lut_mask = 64'hFFCCFFCC00CC00CC;
defparam \exmen|MEMORYADDRESS~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N24
cyclonev_lcell_comb \alu|ShiftLeft0~0 (
// Equation(s):
// \alu|ShiftLeft0~0_combout  = ( \idex|RVALUE2 [0] & ( \idex|RVALUE1[0]~_Duplicate_2_q  & ( (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [0] & !\idex|IMMVALUE [1])) ) ) ) # ( !\idex|RVALUE2 [0] & ( \idex|RVALUE1[0]~_Duplicate_2_q  & ( (!\idex|BSELECTOR [0] & 
// (((!\idex|RVALUE2 [1])))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [0] & ((!\idex|IMMVALUE [1])))) ) ) )

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [0]),
	.datac(!\idex|RVALUE2 [1]),
	.datad(!\idex|IMMVALUE [1]),
	.datae(!\idex|RVALUE2 [0]),
	.dataf(!\idex|RVALUE1[0]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~0 .extended_lut = "off";
defparam \alu|ShiftLeft0~0 .lut_mask = 64'h00000000E4A04400;
defparam \alu|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N56
dffeas \regbank|Register[14][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][3] .is_wysiwyg = "true";
defparam \regbank|Register[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N46
dffeas \regbank|Register[12][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][3] .is_wysiwyg = "true";
defparam \regbank|Register[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N2
dffeas \regbank|Register[15][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][3] .is_wysiwyg = "true";
defparam \regbank|Register[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N20
dffeas \regbank|Register[13][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][3] .is_wysiwyg = "true";
defparam \regbank|Register[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N0
cyclonev_lcell_comb \idex|RVALUE1~29 (
// Equation(s):
// \idex|RVALUE1~29_combout  = ( \regbank|Register[15][3]~q  & ( \regbank|Register[13][3]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][3]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][3]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][3]~q  & ( \regbank|Register[13][3]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][3]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][3]~q )))) # (\reg1|Mux4~0_combout  & 
// (!\reg1|Mux3~0_combout )) ) ) ) # ( \regbank|Register[15][3]~q  & ( !\regbank|Register[13][3]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][3]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][3]~q )))) # 
// (\reg1|Mux4~0_combout  & (\reg1|Mux3~0_combout )) ) ) ) # ( !\regbank|Register[15][3]~q  & ( !\regbank|Register[13][3]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][3]~q ))) # (\reg1|Mux3~0_combout  & 
// (\regbank|Register[14][3]~q )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[14][3]~q ),
	.datad(!\regbank|Register[12][3]~q ),
	.datae(!\regbank|Register[15][3]~q ),
	.dataf(!\regbank|Register[13][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~29 .extended_lut = "off";
defparam \idex|RVALUE1~29 .lut_mask = 64'h028A139B46CE57DF;
defparam \idex|RVALUE1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N31
dffeas \regbank|Register[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][3] .is_wysiwyg = "true";
defparam \regbank|Register[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N8
dffeas \regbank|Register[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][3] .is_wysiwyg = "true";
defparam \regbank|Register[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N44
dffeas \regbank|Register[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][3] .is_wysiwyg = "true";
defparam \regbank|Register[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \regbank|Register[1][3]~feeder (
// Equation(s):
// \regbank|Register[1][3]~feeder_combout  = ( \menwb|WRITEDATA [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][3]~feeder .extended_lut = "off";
defparam \regbank|Register[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N10
dffeas \regbank|Register[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][3] .is_wysiwyg = "true";
defparam \regbank|Register[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \idex|RVALUE1~31 (
// Equation(s):
// \idex|RVALUE1~31_combout  = ( \regbank|Register[3][3]~q  & ( \regbank|Register[1][3]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[0][3]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][3]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][3]~q  & ( \regbank|Register[1][3]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[0][3]~q ))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & \regbank|Register[2][3]~q )))) ) ) ) # ( 
// \regbank|Register[3][3]~q  & ( !\regbank|Register[1][3]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[0][3]~q  & (!\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[2][3]~q ) # (\reg1|Mux4~0_combout )))) ) ) ) # ( 
// !\regbank|Register[3][3]~q  & ( !\regbank|Register[1][3]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[0][3]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][3]~q ))))) ) ) )

	.dataa(!\regbank|Register[0][3]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[2][3]~q ),
	.datae(!\regbank|Register[3][3]~q ),
	.dataf(!\regbank|Register[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~31 .extended_lut = "off";
defparam \idex|RVALUE1~31 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N19
dffeas \regbank|Register[4][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][3] .is_wysiwyg = "true";
defparam \regbank|Register[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N20
dffeas \regbank|Register[6][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][3] .is_wysiwyg = "true";
defparam \regbank|Register[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N56
dffeas \regbank|Register[7][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][3] .is_wysiwyg = "true";
defparam \regbank|Register[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N33
cyclonev_lcell_comb \regbank|Register[5][3]~feeder (
// Equation(s):
// \regbank|Register[5][3]~feeder_combout  = \menwb|WRITEDATA [3]

	.dataa(!\menwb|WRITEDATA [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][3]~feeder .extended_lut = "off";
defparam \regbank|Register[5][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N35
dffeas \regbank|Register[5][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][3] .is_wysiwyg = "true";
defparam \regbank|Register[5][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N54
cyclonev_lcell_comb \idex|RVALUE1~30 (
// Equation(s):
// \idex|RVALUE1~30_combout  = ( \regbank|Register[7][3]~q  & ( \regbank|Register[5][3]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][3]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][3]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][3]~q  & ( \regbank|Register[5][3]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[4][3]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[6][3]~q  & !\reg1|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[7][3]~q  & ( !\regbank|Register[5][3]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[4][3]~q  & ((!\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout ) # (\regbank|Register[6][3]~q )))) ) ) ) # ( 
// !\regbank|Register[7][3]~q  & ( !\regbank|Register[5][3]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][3]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][3]~q ))))) ) ) )

	.dataa(!\regbank|Register[4][3]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[6][3]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[7][3]~q ),
	.dataf(!\regbank|Register[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~30 .extended_lut = "off";
defparam \idex|RVALUE1~30 .lut_mask = 64'h4700473347CC47FF;
defparam \idex|RVALUE1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \idex|RVALUE1~32 (
// Equation(s):
// \idex|RVALUE1~32_combout  = ( \idex|RVALUE1~31_combout  & ( \idex|RVALUE1~30_combout  & ( (!\reg1|Mux1~0_combout ) # ((\idex|RVALUE1~29_combout  & \reg1|Mux2~0_combout )) ) ) ) # ( !\idex|RVALUE1~31_combout  & ( \idex|RVALUE1~30_combout  & ( 
// (\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout ) # (\idex|RVALUE1~29_combout ))) ) ) ) # ( \idex|RVALUE1~31_combout  & ( !\idex|RVALUE1~30_combout  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & 
// (\idex|RVALUE1~29_combout  & \reg1|Mux1~0_combout )) ) ) ) # ( !\idex|RVALUE1~31_combout  & ( !\idex|RVALUE1~30_combout  & ( (\idex|RVALUE1~29_combout  & (\reg1|Mux2~0_combout  & \reg1|Mux1~0_combout )) ) ) )

	.dataa(!\idex|RVALUE1~29_combout ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~31_combout ),
	.dataf(!\idex|RVALUE1~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~32 .extended_lut = "off";
defparam \idex|RVALUE1~32 .lut_mask = 64'h0101C1C13131F1F1;
defparam \idex|RVALUE1~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N34
dffeas \regbank|Register[22][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][3] .is_wysiwyg = "true";
defparam \regbank|Register[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N32
dffeas \regbank|Register[18][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][3] .is_wysiwyg = "true";
defparam \regbank|Register[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N8
dffeas \regbank|Register[26][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][3] .is_wysiwyg = "true";
defparam \regbank|Register[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N44
dffeas \regbank|Register[30][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][3] .is_wysiwyg = "true";
defparam \regbank|Register[30][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N42
cyclonev_lcell_comb \idex|RVALUE1~25 (
// Equation(s):
// \idex|RVALUE1~25_combout  = ( \regbank|Register[30][3]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[26][3]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[30][3]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[26][3]~q ) ) ) ) # ( \regbank|Register[30][3]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][3]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][3]~q )) ) ) ) # ( !\regbank|Register[30][3]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][3]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][3]~q )) ) ) )

	.dataa(!\regbank|Register[22][3]~q ),
	.datab(!\regbank|Register[18][3]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[26][3]~q ),
	.datae(!\regbank|Register[30][3]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~25 .extended_lut = "off";
defparam \idex|RVALUE1~25 .lut_mask = 64'h3535353500F00FFF;
defparam \idex|RVALUE1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N56
dffeas \regbank|Register[25][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][3] .is_wysiwyg = "true";
defparam \regbank|Register[25][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \regbank|Register[17][3]~feeder (
// Equation(s):
// \regbank|Register[17][3]~feeder_combout  = ( \menwb|WRITEDATA [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[17][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[17][3]~feeder .extended_lut = "off";
defparam \regbank|Register[17][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[17][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N2
dffeas \regbank|Register[17][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][3] .is_wysiwyg = "true";
defparam \regbank|Register[17][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N51
cyclonev_lcell_comb \regbank|Register[21][3]~feeder (
// Equation(s):
// \regbank|Register[21][3]~feeder_combout  = ( \menwb|WRITEDATA [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][3]~feeder .extended_lut = "off";
defparam \regbank|Register[21][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[21][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y8_N52
dffeas \regbank|Register[21][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][3] .is_wysiwyg = "true";
defparam \regbank|Register[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N1
dffeas \regbank|Register[29][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][3] .is_wysiwyg = "true";
defparam \regbank|Register[29][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N0
cyclonev_lcell_comb \idex|RVALUE1~24 (
// Equation(s):
// \idex|RVALUE1~24_combout  = ( \regbank|Register[29][3]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[25][3]~q ) ) ) ) # ( !\regbank|Register[29][3]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[25][3]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[29][3]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][3]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][3]~q ))) ) ) ) # ( !\regbank|Register[29][3]~q  & ( 
// !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][3]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][3]~q ))) ) ) )

	.dataa(!\regbank|Register[25][3]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[17][3]~q ),
	.datad(!\regbank|Register[21][3]~q ),
	.datae(!\regbank|Register[29][3]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~24 .extended_lut = "off";
defparam \idex|RVALUE1~24 .lut_mask = 64'h0C3F0C3F44447777;
defparam \idex|RVALUE1~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N2
dffeas \regbank|Register[20][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][3] .is_wysiwyg = "true";
defparam \regbank|Register[20][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \regbank|Register[16][3]~feeder (
// Equation(s):
// \regbank|Register[16][3]~feeder_combout  = ( \menwb|WRITEDATA [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][3]~feeder .extended_lut = "off";
defparam \regbank|Register[16][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[16][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N37
dffeas \regbank|Register[16][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][3] .is_wysiwyg = "true";
defparam \regbank|Register[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N38
dffeas \regbank|Register[24][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][3] .is_wysiwyg = "true";
defparam \regbank|Register[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N14
dffeas \regbank|Register[28][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][3] .is_wysiwyg = "true";
defparam \regbank|Register[28][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \idex|RVALUE1~23 (
// Equation(s):
// \idex|RVALUE1~23_combout  = ( \regbank|Register[28][3]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[24][3]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[28][3]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[24][3]~q ) ) ) ) # ( \regbank|Register[28][3]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[16][3]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][3]~q )) ) ) ) # ( !\regbank|Register[28][3]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[16][3]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][3]~q )) ) ) )

	.dataa(!\regbank|Register[20][3]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[16][3]~q ),
	.datad(!\regbank|Register[24][3]~q ),
	.datae(!\regbank|Register[28][3]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~23 .extended_lut = "off";
defparam \idex|RVALUE1~23 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \idex|RVALUE1~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N5
dffeas \regbank|Register[23][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][3] .is_wysiwyg = "true";
defparam \regbank|Register[23][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N30
cyclonev_lcell_comb \regbank|Register[19][3]~feeder (
// Equation(s):
// \regbank|Register[19][3]~feeder_combout  = ( \menwb|WRITEDATA [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][3]~feeder .extended_lut = "off";
defparam \regbank|Register[19][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[19][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N31
dffeas \regbank|Register[19][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][3] .is_wysiwyg = "true";
defparam \regbank|Register[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N7
dffeas \regbank|Register[31][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][3] .is_wysiwyg = "true";
defparam \regbank|Register[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N31
dffeas \regbank|Register[27][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][3] .is_wysiwyg = "true";
defparam \regbank|Register[27][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N6
cyclonev_lcell_comb \idex|RVALUE1~26 (
// Equation(s):
// \idex|RVALUE1~26_combout  = ( \regbank|Register[31][3]~q  & ( \regbank|Register[27][3]~q  & ( ((!\reg1|Mux2~0_combout  & ((\regbank|Register[19][3]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][3]~q ))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][3]~q  & ( \regbank|Register[27][3]~q  & ( (!\reg1|Mux2~0_combout  & (((\regbank|Register[19][3]~q ) # (\reg1|Mux1~0_combout )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][3]~q  & (!\reg1|Mux1~0_combout ))) ) ) ) # ( 
// \regbank|Register[31][3]~q  & ( !\regbank|Register[27][3]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & \regbank|Register[19][3]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[23][3]~q ))) ) ) ) # ( 
// !\regbank|Register[31][3]~q  & ( !\regbank|Register[27][3]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[19][3]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][3]~q )))) ) ) )

	.dataa(!\regbank|Register[23][3]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[19][3]~q ),
	.datae(!\regbank|Register[31][3]~q ),
	.dataf(!\regbank|Register[27][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~26 .extended_lut = "off";
defparam \idex|RVALUE1~26 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \idex|RVALUE1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N45
cyclonev_lcell_comb \idex|RVALUE1~27 (
// Equation(s):
// \idex|RVALUE1~27_combout  = ( \reg1|Mux3~0_combout  & ( \idex|RVALUE1~26_combout  & ( (\idex|RVALUE1~25_combout ) # (\reg1|Mux4~0_combout ) ) ) ) # ( !\reg1|Mux3~0_combout  & ( \idex|RVALUE1~26_combout  & ( (!\reg1|Mux4~0_combout  & 
// ((\idex|RVALUE1~23_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~24_combout )) ) ) ) # ( \reg1|Mux3~0_combout  & ( !\idex|RVALUE1~26_combout  & ( (!\reg1|Mux4~0_combout  & \idex|RVALUE1~25_combout ) ) ) ) # ( !\reg1|Mux3~0_combout  & ( 
// !\idex|RVALUE1~26_combout  & ( (!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~23_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~24_combout )) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\idex|RVALUE1~25_combout ),
	.datac(!\idex|RVALUE1~24_combout ),
	.datad(!\idex|RVALUE1~23_combout ),
	.datae(!\reg1|Mux3~0_combout ),
	.dataf(!\idex|RVALUE1~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~27 .extended_lut = "off";
defparam \idex|RVALUE1~27 .lut_mask = 64'h05AF222205AF7777;
defparam \idex|RVALUE1~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N25
dffeas \regbank|Register[10][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][3] .is_wysiwyg = "true";
defparam \regbank|Register[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N32
dffeas \regbank|Register[11][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][3] .is_wysiwyg = "true";
defparam \regbank|Register[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N50
dffeas \regbank|Register[9][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][3] .is_wysiwyg = "true";
defparam \regbank|Register[9][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N30
cyclonev_lcell_comb \idex|RVALUE1~28 (
// Equation(s):
// \idex|RVALUE1~28_combout  = ( \regbank|Register[11][3]~q  & ( \regbank|Register[9][3]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][3]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][3]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][3]~q  & ( \regbank|Register[9][3]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][3]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][3]~q ))))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[11][3]~q  & ( !\regbank|Register[9][3]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][3]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][3]~q ))))) # 
// (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[11][3]~q  & ( !\regbank|Register[9][3]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][3]~q )) # (\reg1|Mux3~0_combout  & 
// ((\regbank|Register[10][3]~q ))))) ) ) )

	.dataa(!\regbank|Register[8][3]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[10][3]~q ),
	.datae(!\regbank|Register[11][3]~q ),
	.dataf(!\regbank|Register[9][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~28 .extended_lut = "off";
defparam \idex|RVALUE1~28 .lut_mask = 64'h404C434F707C737F;
defparam \idex|RVALUE1~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N48
cyclonev_lcell_comb \idex|RVALUE1~33 (
// Equation(s):
// \idex|RVALUE1~33_combout  = ( \idex|RVALUE1~28_combout  & ( (!\reg1|Mux0~0_combout  & (((\idex|RVALUE1~32_combout )) # (\idex|RVALUE1[20]~0_combout ))) # (\reg1|Mux0~0_combout  & (((\idex|RVALUE1~27_combout )))) ) ) # ( !\idex|RVALUE1~28_combout  & ( 
// (!\reg1|Mux0~0_combout  & (\idex|RVALUE1~32_combout )) # (\reg1|Mux0~0_combout  & ((\idex|RVALUE1~27_combout ))) ) )

	.dataa(!\idex|RVALUE1[20]~0_combout ),
	.datab(!\reg1|Mux0~0_combout ),
	.datac(!\idex|RVALUE1~32_combout ),
	.datad(!\idex|RVALUE1~27_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~33 .extended_lut = "off";
defparam \idex|RVALUE1~33 .lut_mask = 64'h0C3F0C3F4C7F4C7F;
defparam \idex|RVALUE1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N33
cyclonev_lcell_comb \idex|RVALUE1[3]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[3]~SCLR_LUT_combout  = ( \idex|RVALUE1~33_combout  & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[3]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[3]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \idex|RVALUE1[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N23
dffeas \idex|RVALUE1[3]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[3]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N18
cyclonev_lcell_comb \alu|ShiftLeft0~5 (
// Equation(s):
// \alu|ShiftLeft0~5_combout  = ( \idex|RVALUE1[3]~_Duplicate_2_q  & ( \alumuxB|Output[1]~4_combout  & ( (!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[2]~_Duplicate_2_q ))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[1]~_Duplicate_2_q )) ) ) ) # ( 
// !\idex|RVALUE1[3]~_Duplicate_2_q  & ( \alumuxB|Output[1]~4_combout  & ( (!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[2]~_Duplicate_2_q ))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[1]~_Duplicate_2_q )) ) ) ) # ( 
// \idex|RVALUE1[3]~_Duplicate_2_q  & ( !\alumuxB|Output[1]~4_combout  & ( (\idex|RVALUE1[4]~_Duplicate_2_q ) # (\alumuxB|Output[0]~5_combout ) ) ) ) # ( !\idex|RVALUE1[3]~_Duplicate_2_q  & ( !\alumuxB|Output[1]~4_combout  & ( (!\alumuxB|Output[0]~5_combout  
// & \idex|RVALUE1[4]~_Duplicate_2_q ) ) ) )

	.dataa(!\idex|RVALUE1[1]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[0]~5_combout ),
	.datad(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~5 .extended_lut = "off";
defparam \alu|ShiftLeft0~5 .lut_mask = 64'h00F00FFF35353535;
defparam \alu|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N39
cyclonev_lcell_comb \alu|ShiftLeft0~6 (
// Equation(s):
// \alu|ShiftLeft0~6_combout  = ( \alu|ShiftLeft0~5_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftLeft0~0_combout ))) ) ) # ( !\alu|ShiftLeft0~5_combout  & ( (!\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftLeft0~0_combout  & \alumuxB|Output[2]~3_combout )) ) )

	.dataa(!\alumuxB|Output[3]~2_combout ),
	.datab(!\alu|ShiftLeft0~0_combout ),
	.datac(gnd),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~6 .extended_lut = "off";
defparam \alu|ShiftLeft0~6 .lut_mask = 64'h00220022AA22AA22;
defparam \alu|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N7
dffeas \regbank|Register[11][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][7] .is_wysiwyg = "true";
defparam \regbank|Register[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N39
cyclonev_lcell_comb \regbank|Register[8][7]~feeder (
// Equation(s):
// \regbank|Register[8][7]~feeder_combout  = \menwb|WRITEDATA [7]

	.dataa(!\menwb|WRITEDATA [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][7]~feeder .extended_lut = "off";
defparam \regbank|Register[8][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N41
dffeas \regbank|Register[8][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][7] .is_wysiwyg = "true";
defparam \regbank|Register[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N32
dffeas \regbank|Register[9][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][7] .is_wysiwyg = "true";
defparam \regbank|Register[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N0
cyclonev_lcell_comb \idex|RVALUE2~94 (
// Equation(s):
// \idex|RVALUE2~94_combout  = ( \regbank|Register[10][7]~q  & ( \regbank|Register[9][7]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout ) # (\regbank|Register[8][7]~q )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[11][7]~q ))) ) ) ) # ( !\regbank|Register[10][7]~q  & ( \regbank|Register[9][7]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout ) # (\regbank|Register[8][7]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][7]~q  & 
// ((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[10][7]~q  & ( !\regbank|Register[9][7]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[8][7]~q  & !\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[11][7]~q ))) ) ) ) # ( !\regbank|Register[10][7]~q  & ( !\regbank|Register[9][7]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[8][7]~q  & !\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][7]~q  & 
// ((\reg2|Mux4~0_combout )))) ) ) )

	.dataa(!\regbank|Register[11][7]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[8][7]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[10][7]~q ),
	.dataf(!\regbank|Register[9][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~94 .extended_lut = "off";
defparam \idex|RVALUE2~94 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \idex|RVALUE2~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N52
dffeas \regbank|Register[21][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][7] .is_wysiwyg = "true";
defparam \regbank|Register[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N32
dffeas \regbank|Register[29][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][7] .is_wysiwyg = "true";
defparam \regbank|Register[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N56
dffeas \regbank|Register[25][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][7] .is_wysiwyg = "true";
defparam \regbank|Register[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N16
dffeas \regbank|Register[17][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][7] .is_wysiwyg = "true";
defparam \regbank|Register[17][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N54
cyclonev_lcell_comb \idex|RVALUE2~90 (
// Equation(s):
// \idex|RVALUE2~90_combout  = ( \regbank|Register[25][7]~q  & ( \regbank|Register[17][7]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][7]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[29][7]~q )))) ) ) ) # ( 
// !\regbank|Register[25][7]~q  & ( \regbank|Register[17][7]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[21][7]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[29][7]~q )))) ) ) ) # ( 
// \regbank|Register[25][7]~q  & ( !\regbank|Register[17][7]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[21][7]~q  & (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[29][7]~q )))) ) ) ) # ( 
// !\regbank|Register[25][7]~q  & ( !\regbank|Register[17][7]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][7]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[29][7]~q ))))) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\regbank|Register[21][7]~q ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[29][7]~q ),
	.datae(!\regbank|Register[25][7]~q ),
	.dataf(!\regbank|Register[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~90 .extended_lut = "off";
defparam \idex|RVALUE2~90 .lut_mask = 64'h02075257A2A7F2F7;
defparam \idex|RVALUE2~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N4
dffeas \regbank|Register[23][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][7] .is_wysiwyg = "true";
defparam \regbank|Register[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N41
dffeas \regbank|Register[19][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][7] .is_wysiwyg = "true";
defparam \regbank|Register[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N43
dffeas \regbank|Register[27][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][7] .is_wysiwyg = "true";
defparam \regbank|Register[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N20
dffeas \regbank|Register[31][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][7] .is_wysiwyg = "true";
defparam \regbank|Register[31][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \idex|RVALUE2~92 (
// Equation(s):
// \idex|RVALUE2~92_combout  = ( \regbank|Register[27][7]~q  & ( \regbank|Register[31][7]~q  & ( ((!\reg2|Mux2~0_combout  & ((\regbank|Register[19][7]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[23][7]~q ))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[27][7]~q  & ( \regbank|Register[31][7]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[19][7]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[23][7]~q )))) # (\reg2|Mux1~0_combout  & 
// (((\reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[27][7]~q  & ( !\regbank|Register[31][7]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[19][7]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[23][7]~q )))) # 
// (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[27][7]~q  & ( !\regbank|Register[31][7]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[19][7]~q ))) # (\reg2|Mux2~0_combout  & 
// (\regbank|Register[23][7]~q )))) ) ) )

	.dataa(!\regbank|Register[23][7]~q ),
	.datab(!\regbank|Register[19][7]~q ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[27][7]~q ),
	.dataf(!\regbank|Register[31][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~92 .extended_lut = "off";
defparam \idex|RVALUE2~92 .lut_mask = 64'h30503F50305F3F5F;
defparam \idex|RVALUE2~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N9
cyclonev_lcell_comb \regbank|Register[22][7]~feeder (
// Equation(s):
// \regbank|Register[22][7]~feeder_combout  = ( \menwb|WRITEDATA [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[22][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[22][7]~feeder .extended_lut = "off";
defparam \regbank|Register[22][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[22][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N10
dffeas \regbank|Register[22][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][7] .is_wysiwyg = "true";
defparam \regbank|Register[22][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N9
cyclonev_lcell_comb \regbank|Register[18][7]~feeder (
// Equation(s):
// \regbank|Register[18][7]~feeder_combout  = ( \menwb|WRITEDATA [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[18][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[18][7]~feeder .extended_lut = "off";
defparam \regbank|Register[18][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[18][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N10
dffeas \regbank|Register[18][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][7] .is_wysiwyg = "true";
defparam \regbank|Register[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N19
dffeas \regbank|Register[30][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][7] .is_wysiwyg = "true";
defparam \regbank|Register[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N44
dffeas \regbank|Register[26][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][7] .is_wysiwyg = "true";
defparam \regbank|Register[26][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \idex|RVALUE2~91 (
// Equation(s):
// \idex|RVALUE2~91_combout  = ( \regbank|Register[26][7]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][7]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][7]~q ))) ) ) ) # ( !\regbank|Register[26][7]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][7]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][7]~q ))) ) ) ) # ( \regbank|Register[26][7]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[18][7]~q ) # 
// (\reg2|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[26][7]~q  & ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & \regbank|Register[18][7]~q ) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\regbank|Register[22][7]~q ),
	.datac(!\regbank|Register[18][7]~q ),
	.datad(!\regbank|Register[30][7]~q ),
	.datae(!\regbank|Register[26][7]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~91 .extended_lut = "off";
defparam \idex|RVALUE2~91 .lut_mask = 64'h0A0A5F5F22772277;
defparam \idex|RVALUE2~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N37
dffeas \regbank|Register[20][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][7] .is_wysiwyg = "true";
defparam \regbank|Register[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N40
dffeas \regbank|Register[16][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][7] .is_wysiwyg = "true";
defparam \regbank|Register[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N44
dffeas \regbank|Register[28][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][7] .is_wysiwyg = "true";
defparam \regbank|Register[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N37
dffeas \regbank|Register[24][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][7] .is_wysiwyg = "true";
defparam \regbank|Register[24][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \idex|RVALUE2~89 (
// Equation(s):
// \idex|RVALUE2~89_combout  = ( \regbank|Register[24][7]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[28][7]~q ) ) ) ) # ( !\regbank|Register[24][7]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[28][7]~q ) ) ) ) # ( \regbank|Register[24][7]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[16][7]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][7]~q )) ) ) ) # ( !\regbank|Register[24][7]~q  & 
// ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[16][7]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][7]~q )) ) ) )

	.dataa(!\regbank|Register[20][7]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\regbank|Register[16][7]~q ),
	.datad(!\regbank|Register[28][7]~q ),
	.datae(!\regbank|Register[24][7]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~89 .extended_lut = "off";
defparam \idex|RVALUE2~89 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \idex|RVALUE2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \idex|RVALUE2~93 (
// Equation(s):
// \idex|RVALUE2~93_combout  = ( \idex|RVALUE2~91_combout  & ( \idex|RVALUE2~89_combout  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\idex|RVALUE2~90_combout )) # (\reg2|Mux3~0_combout  & ((\idex|RVALUE2~92_combout )))) ) ) ) # ( 
// !\idex|RVALUE2~91_combout  & ( \idex|RVALUE2~89_combout  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\idex|RVALUE2~90_combout ))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & \idex|RVALUE2~92_combout )))) ) ) ) # ( 
// \idex|RVALUE2~91_combout  & ( !\idex|RVALUE2~89_combout  & ( (!\reg2|Mux3~0_combout  & (\idex|RVALUE2~90_combout  & (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\idex|RVALUE2~92_combout )))) ) ) ) # ( 
// !\idex|RVALUE2~91_combout  & ( !\idex|RVALUE2~89_combout  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\idex|RVALUE2~90_combout )) # (\reg2|Mux3~0_combout  & ((\idex|RVALUE2~92_combout ))))) ) ) )

	.dataa(!\idex|RVALUE2~90_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\idex|RVALUE2~92_combout ),
	.datae(!\idex|RVALUE2~91_combout ),
	.dataf(!\idex|RVALUE2~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~93 .extended_lut = "off";
defparam \idex|RVALUE2~93 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N0
cyclonev_lcell_comb \regbank|Register[5][7]~feeder (
// Equation(s):
// \regbank|Register[5][7]~feeder_combout  = ( \menwb|WRITEDATA [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][7]~feeder .extended_lut = "off";
defparam \regbank|Register[5][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N2
dffeas \regbank|Register[5][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][7] .is_wysiwyg = "true";
defparam \regbank|Register[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N25
dffeas \regbank|Register[7][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][7] .is_wysiwyg = "true";
defparam \regbank|Register[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N22
dffeas \regbank|Register[4][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][7] .is_wysiwyg = "true";
defparam \regbank|Register[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N50
dffeas \regbank|Register[6][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][7] .is_wysiwyg = "true";
defparam \regbank|Register[6][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N48
cyclonev_lcell_comb \idex|RVALUE2~96 (
// Equation(s):
// \idex|RVALUE2~96_combout  = ( \regbank|Register[6][7]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[7][7]~q ) ) ) ) # ( !\regbank|Register[6][7]~q  & ( \reg2|Mux3~0_combout  & ( (\regbank|Register[7][7]~q  & 
// \reg2|Mux4~0_combout ) ) ) ) # ( \regbank|Register[6][7]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[4][7]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][7]~q )) ) ) ) # ( !\regbank|Register[6][7]~q  & ( 
// !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[4][7]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][7]~q )) ) ) )

	.dataa(!\regbank|Register[5][7]~q ),
	.datab(!\regbank|Register[7][7]~q ),
	.datac(!\regbank|Register[4][7]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[6][7]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~96 .extended_lut = "off";
defparam \idex|RVALUE2~96 .lut_mask = 64'h0F550F550033FF33;
defparam \idex|RVALUE2~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N59
dffeas \regbank|Register[13][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][7] .is_wysiwyg = "true";
defparam \regbank|Register[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N43
dffeas \regbank|Register[15][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][7] .is_wysiwyg = "true";
defparam \regbank|Register[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N37
dffeas \regbank|Register[14][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][7] .is_wysiwyg = "true";
defparam \regbank|Register[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N34
dffeas \regbank|Register[12][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][7] .is_wysiwyg = "true";
defparam \regbank|Register[12][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~95 (
// Equation(s):
// \idex|RVALUE2~95_combout  = ( \regbank|Register[14][7]~q  & ( \regbank|Register[12][7]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][7]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[15][7]~q )))) ) ) ) # ( 
// !\regbank|Register[14][7]~q  & ( \regbank|Register[12][7]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[13][7]~q ))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & \regbank|Register[15][7]~q )))) ) ) ) # ( 
// \regbank|Register[14][7]~q  & ( !\regbank|Register[12][7]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[13][7]~q  & (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[15][7]~q )))) ) ) ) # ( 
// !\regbank|Register[14][7]~q  & ( !\regbank|Register[12][7]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][7]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[15][7]~q ))))) ) ) )

	.dataa(!\regbank|Register[13][7]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[15][7]~q ),
	.datae(!\regbank|Register[14][7]~q ),
	.dataf(!\regbank|Register[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~95 .extended_lut = "off";
defparam \idex|RVALUE2~95 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N10
dffeas \regbank|Register[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][7] .is_wysiwyg = "true";
defparam \regbank|Register[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \regbank|Register[1][7]~feeder (
// Equation(s):
// \regbank|Register[1][7]~feeder_combout  = \menwb|WRITEDATA [7]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][7]~feeder .extended_lut = "off";
defparam \regbank|Register[1][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N31
dffeas \regbank|Register[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][7] .is_wysiwyg = "true";
defparam \regbank|Register[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N19
dffeas \regbank|Register[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][7] .is_wysiwyg = "true";
defparam \regbank|Register[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N26
dffeas \regbank|Register[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][7] .is_wysiwyg = "true";
defparam \regbank|Register[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \idex|RVALUE2~97 (
// Equation(s):
// \idex|RVALUE2~97_combout  = ( \regbank|Register[2][7]~q  & ( \regbank|Register[3][7]~q  & ( ((!\reg2|Mux4~0_combout  & (\regbank|Register[0][7]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[1][7]~q )))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[2][7]~q  & ( \regbank|Register[3][7]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[0][7]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[1][7]~q ))))) # (\reg2|Mux3~0_combout  & 
// (((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[2][7]~q  & ( !\regbank|Register[3][7]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[0][7]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[1][7]~q ))))) # 
// (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[2][7]~q  & ( !\regbank|Register[3][7]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[0][7]~q )) # (\reg2|Mux4~0_combout  & 
// ((\regbank|Register[1][7]~q ))))) ) ) )

	.dataa(!\regbank|Register[0][7]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[1][7]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[2][7]~q ),
	.dataf(!\regbank|Register[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~97 .extended_lut = "off";
defparam \idex|RVALUE2~97 .lut_mask = 64'h440C770C443F773F;
defparam \idex|RVALUE2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N57
cyclonev_lcell_comb \idex|RVALUE2~98 (
// Equation(s):
// \idex|RVALUE2~98_combout  = ( \idex|RVALUE2~97_combout  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\idex|RVALUE2~96_combout )) # (\reg2|Mux1~0_combout  & ((\idex|RVALUE2~95_combout 
// ))))) ) ) # ( !\idex|RVALUE2~97_combout  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\idex|RVALUE2~96_combout )) # (\reg2|Mux1~0_combout  & ((\idex|RVALUE2~95_combout ))))) ) )

	.dataa(!\idex|RVALUE2~96_combout ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\idex|RVALUE2~95_combout ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~98 .extended_lut = "off";
defparam \idex|RVALUE2~98 .lut_mask = 64'h11031103DD03DD03;
defparam \idex|RVALUE2~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N3
cyclonev_lcell_comb \idex|RVALUE2~99 (
// Equation(s):
// \idex|RVALUE2~99_combout  = ( \reg2|Mux0~0_combout  & ( \idex|RVALUE2~98_combout  & ( \idex|RVALUE2~93_combout  ) ) ) # ( !\reg2|Mux0~0_combout  & ( \idex|RVALUE2~98_combout  ) ) # ( \reg2|Mux0~0_combout  & ( !\idex|RVALUE2~98_combout  & ( 
// \idex|RVALUE2~93_combout  ) ) ) # ( !\reg2|Mux0~0_combout  & ( !\idex|RVALUE2~98_combout  & ( (\idex|RVALUE2[19]~0_combout  & \idex|RVALUE2~94_combout ) ) ) )

	.dataa(!\idex|RVALUE2[19]~0_combout ),
	.datab(!\idex|RVALUE2~94_combout ),
	.datac(!\idex|RVALUE2~93_combout ),
	.datad(gnd),
	.datae(!\reg2|Mux0~0_combout ),
	.dataf(!\idex|RVALUE2~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~99 .extended_lut = "off";
defparam \idex|RVALUE2~99 .lut_mask = 64'h11110F0FFFFF0F0F;
defparam \idex|RVALUE2~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N5
dffeas \idex|RVALUE2[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[7] .is_wysiwyg = "true";
defparam \idex|RVALUE2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y8_N34
dffeas \ifid|IMM[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[7] .is_wysiwyg = "true";
defparam \ifid|IMM[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N11
dffeas \idex|IMMVALUE[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [7]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[7] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N9
cyclonev_lcell_comb \alumuxB|Output[7]~7 (
// Equation(s):
// \alumuxB|Output[7]~7_combout  = (!\idex|BSELECTOR [0] & (\idex|RVALUE2 [7])) # (\idex|BSELECTOR [0] & ((\idex|IMMVALUE [7])))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [7]),
	.datad(!\idex|IMMVALUE [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[7]~7 .extended_lut = "off";
defparam \alumuxB|Output[7]~7 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \alumuxB|Output[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N24
cyclonev_lcell_comb \alu|ALUOut~5 (
// Equation(s):
// \alu|ALUOut~5_combout  = ( !\alumuxB|Output[7]~7_combout  & ( !\idex|RVALUE1[7]~_Duplicate_2_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alumuxB|Output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~5 .extended_lut = "off";
defparam \alu|ALUOut~5 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu|ALUOut~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~31 (
// Equation(s):
// \exmen|MEMORYADDRESS~31_combout  = ( \idex|OPCODE [2] & ( !\Reset~input_o  & ( (\idex|OPCODE [0] & (\idex|OPCODE [4] & ((\idex|OPCODE [3]) # (\idex|OPCODE [1])))) ) ) ) # ( !\idex|OPCODE [2] & ( !\Reset~input_o  & ( (\idex|OPCODE [4] & ((!\idex|OPCODE [1] 
// & (\idex|OPCODE [0] & \idex|OPCODE [3])) # (\idex|OPCODE [1] & ((!\idex|OPCODE [3]))))) ) ) )

	.dataa(!\idex|OPCODE [1]),
	.datab(!\idex|OPCODE [0]),
	.datac(!\idex|OPCODE [4]),
	.datad(!\idex|OPCODE [3]),
	.datae(!\idex|OPCODE [2]),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~31 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~31 .lut_mask = 64'h0502010300000000;
defparam \exmen|MEMORYADDRESS~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~30 (
// Equation(s):
// \exmen|MEMORYADDRESS~30_combout  = ( \idex|OPCODE [2] & ( !\Reset~input_o  & ( (\idex|OPCODE [4] & ((!\idex|OPCODE [1]) # ((!\idex|OPCODE [0]) # (\idex|OPCODE [3])))) ) ) ) # ( !\idex|OPCODE [2] & ( !\Reset~input_o  & ( (\idex|OPCODE [4] & 
// (((!\idex|OPCODE [0]) # (!\idex|OPCODE [3])) # (\idex|OPCODE [1]))) ) ) )

	.dataa(!\idex|OPCODE [1]),
	.datab(!\idex|OPCODE [0]),
	.datac(!\idex|OPCODE [4]),
	.datad(!\idex|OPCODE [3]),
	.datae(!\idex|OPCODE [2]),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~30 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~30 .lut_mask = 64'h0F0D0E0F00000000;
defparam \exmen|MEMORYADDRESS~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N8
dffeas \idex|IMMVALUE[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [13]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[13] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N18
cyclonev_lcell_comb \datamen|DataOut[13]~feeder (
// Equation(s):
// \datamen|DataOut[13]~feeder_combout  = ( \exmen|MEMORYADDRESS [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|DataOut[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|DataOut[13]~feeder .extended_lut = "off";
defparam \datamen|DataOut[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamen|DataOut[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N19
dffeas \datamen|DataOut[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datamen|DataOut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(gnd),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[13] .is_wysiwyg = "true";
defparam \datamen|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N35
dffeas \menwb|WRITEDATA[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[13] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N47
dffeas \regbank|Register[9][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][13] .is_wysiwyg = "true";
defparam \regbank|Register[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N43
dffeas \regbank|Register[8][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][13] .is_wysiwyg = "true";
defparam \regbank|Register[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N1
dffeas \regbank|Register[11][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][13] .is_wysiwyg = "true";
defparam \regbank|Register[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N20
dffeas \regbank|Register[10][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][13] .is_wysiwyg = "true";
defparam \regbank|Register[10][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N18
cyclonev_lcell_comb \idex|RVALUE2~226 (
// Equation(s):
// \idex|RVALUE2~226_combout  = ( \regbank|Register[10][13]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][13]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][13]~q ))) ) ) ) # ( !\regbank|Register[10][13]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][13]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][13]~q ))) ) ) ) # ( \regbank|Register[10][13]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[8][13]~q ) ) ) ) # ( !\regbank|Register[10][13]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][13]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[9][13]~q ),
	.datab(!\regbank|Register[8][13]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[11][13]~q ),
	.datae(!\regbank|Register[10][13]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~226 .extended_lut = "off";
defparam \idex|RVALUE2~226 .lut_mask = 64'h30303F3F505F505F;
defparam \idex|RVALUE2~226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N48
cyclonev_lcell_comb \regbank|Register[21][13]~feeder (
// Equation(s):
// \regbank|Register[21][13]~feeder_combout  = \menwb|WRITEDATA [13]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][13]~feeder .extended_lut = "off";
defparam \regbank|Register[21][13]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[21][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N50
dffeas \regbank|Register[21][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][13] .is_wysiwyg = "true";
defparam \regbank|Register[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N40
dffeas \regbank|Register[17][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][13] .is_wysiwyg = "true";
defparam \regbank|Register[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N20
dffeas \regbank|Register[25][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][13] .is_wysiwyg = "true";
defparam \regbank|Register[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N26
dffeas \regbank|Register[29][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][13] .is_wysiwyg = "true";
defparam \regbank|Register[29][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N18
cyclonev_lcell_comb \idex|RVALUE2~222 (
// Equation(s):
// \idex|RVALUE2~222_combout  = ( \regbank|Register[25][13]~q  & ( \regbank|Register[29][13]~q  & ( ((!\reg2|Mux2~0_combout  & ((\regbank|Register[17][13]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[21][13]~q ))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[25][13]~q  & ( \regbank|Register[29][13]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[17][13]~q )))) # (\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[21][13]~q ))) ) ) ) # ( 
// \regbank|Register[25][13]~q  & ( !\regbank|Register[29][13]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[17][13]~q ) # (\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[21][13]~q  & (!\reg2|Mux1~0_combout ))) ) ) ) # ( 
// !\regbank|Register[25][13]~q  & ( !\regbank|Register[29][13]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[17][13]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[21][13]~q )))) ) ) )

	.dataa(!\regbank|Register[21][13]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[17][13]~q ),
	.datae(!\regbank|Register[25][13]~q ),
	.dataf(!\regbank|Register[29][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~222 .extended_lut = "off";
defparam \idex|RVALUE2~222 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \idex|RVALUE2~222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \regbank|Register[20][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][13] .is_wysiwyg = "true";
defparam \regbank|Register[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N59
dffeas \regbank|Register[16][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][13] .is_wysiwyg = "true";
defparam \regbank|Register[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N50
dffeas \regbank|Register[24][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][13] .is_wysiwyg = "true";
defparam \regbank|Register[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N26
dffeas \regbank|Register[28][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][13] .is_wysiwyg = "true";
defparam \regbank|Register[28][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \idex|RVALUE2~221 (
// Equation(s):
// \idex|RVALUE2~221_combout  = ( \regbank|Register[24][13]~q  & ( \regbank|Register[28][13]~q  & ( ((!\reg2|Mux2~0_combout  & ((\regbank|Register[16][13]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][13]~q ))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[24][13]~q  & ( \regbank|Register[28][13]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[16][13]~q  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[20][13]~q ))) ) ) ) # ( 
// \regbank|Register[24][13]~q  & ( !\regbank|Register[28][13]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[16][13]~q )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][13]~q  & ((!\reg2|Mux1~0_combout )))) ) ) ) # ( 
// !\regbank|Register[24][13]~q  & ( !\regbank|Register[28][13]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[16][13]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][13]~q )))) ) ) )

	.dataa(!\regbank|Register[20][13]~q ),
	.datab(!\regbank|Register[16][13]~q ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[24][13]~q ),
	.dataf(!\regbank|Register[28][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~221 .extended_lut = "off";
defparam \idex|RVALUE2~221 .lut_mask = 64'h350035F0350F35FF;
defparam \idex|RVALUE2~221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \regbank|Register[23][13]~feeder (
// Equation(s):
// \regbank|Register[23][13]~feeder_combout  = ( \menwb|WRITEDATA [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][13]~feeder .extended_lut = "off";
defparam \regbank|Register[23][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[23][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N31
dffeas \regbank|Register[23][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][13] .is_wysiwyg = "true";
defparam \regbank|Register[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N55
dffeas \regbank|Register[19][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][13] .is_wysiwyg = "true";
defparam \regbank|Register[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N31
dffeas \regbank|Register[27][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][13] .is_wysiwyg = "true";
defparam \regbank|Register[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N8
dffeas \regbank|Register[31][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][13] .is_wysiwyg = "true";
defparam \regbank|Register[31][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \idex|RVALUE2~224 (
// Equation(s):
// \idex|RVALUE2~224_combout  = ( \regbank|Register[27][13]~q  & ( \regbank|Register[31][13]~q  & ( ((!\reg2|Mux2~0_combout  & ((\regbank|Register[19][13]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[23][13]~q ))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[27][13]~q  & ( \regbank|Register[31][13]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[19][13]~q )))) # (\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[23][13]~q ))) ) ) ) # ( 
// \regbank|Register[27][13]~q  & ( !\regbank|Register[31][13]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[19][13]~q ) # (\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[23][13]~q  & (!\reg2|Mux1~0_combout ))) ) ) ) # ( 
// !\regbank|Register[27][13]~q  & ( !\regbank|Register[31][13]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[19][13]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[23][13]~q )))) ) ) )

	.dataa(!\regbank|Register[23][13]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[19][13]~q ),
	.datae(!\regbank|Register[27][13]~q ),
	.dataf(!\regbank|Register[31][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~224 .extended_lut = "off";
defparam \idex|RVALUE2~224 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \idex|RVALUE2~224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N38
dffeas \regbank|Register[30][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][13] .is_wysiwyg = "true";
defparam \regbank|Register[30][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N54
cyclonev_lcell_comb \regbank|Register[22][13]~feeder (
// Equation(s):
// \regbank|Register[22][13]~feeder_combout  = ( \menwb|WRITEDATA [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[22][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[22][13]~feeder .extended_lut = "off";
defparam \regbank|Register[22][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[22][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N55
dffeas \regbank|Register[22][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[22][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][13] .is_wysiwyg = "true";
defparam \regbank|Register[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N2
dffeas \regbank|Register[26][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][13] .is_wysiwyg = "true";
defparam \regbank|Register[26][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \regbank|Register[18][13]~feeder (
// Equation(s):
// \regbank|Register[18][13]~feeder_combout  = ( \menwb|WRITEDATA [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[18][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[18][13]~feeder .extended_lut = "off";
defparam \regbank|Register[18][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[18][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N26
dffeas \regbank|Register[18][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[18][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][13] .is_wysiwyg = "true";
defparam \regbank|Register[18][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \idex|RVALUE2~223 (
// Equation(s):
// \idex|RVALUE2~223_combout  = ( \regbank|Register[26][13]~q  & ( \regbank|Register[18][13]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][13]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][13]~q ))) ) ) ) # ( 
// !\regbank|Register[26][13]~q  & ( \regbank|Register[18][13]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][13]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[30][13]~q )))) ) ) ) # ( \regbank|Register[26][13]~q  & ( !\regbank|Register[18][13]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][13]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[30][13]~q )))) ) ) ) # ( !\regbank|Register[26][13]~q  & ( !\regbank|Register[18][13]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][13]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[30][13]~q )))) ) ) )

	.dataa(!\regbank|Register[30][13]~q ),
	.datab(!\regbank|Register[22][13]~q ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[26][13]~q ),
	.dataf(!\regbank|Register[18][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~223 .extended_lut = "off";
defparam \idex|RVALUE2~223 .lut_mask = 64'h030503F5F305F3F5;
defparam \idex|RVALUE2~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \idex|RVALUE2~225 (
// Equation(s):
// \idex|RVALUE2~225_combout  = ( \reg2|Mux3~0_combout  & ( \idex|RVALUE2~223_combout  & ( (!\reg2|Mux4~0_combout ) # (\idex|RVALUE2~224_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( \idex|RVALUE2~223_combout  & ( (!\reg2|Mux4~0_combout  & 
// ((\idex|RVALUE2~221_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~222_combout )) ) ) ) # ( \reg2|Mux3~0_combout  & ( !\idex|RVALUE2~223_combout  & ( (\reg2|Mux4~0_combout  & \idex|RVALUE2~224_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( 
// !\idex|RVALUE2~223_combout  & ( (!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~221_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~222_combout )) ) ) )

	.dataa(!\reg2|Mux4~0_combout ),
	.datab(!\idex|RVALUE2~222_combout ),
	.datac(!\idex|RVALUE2~221_combout ),
	.datad(!\idex|RVALUE2~224_combout ),
	.datae(!\reg2|Mux3~0_combout ),
	.dataf(!\idex|RVALUE2~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~225 .extended_lut = "off";
defparam \idex|RVALUE2~225 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \idex|RVALUE2~225 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N30
cyclonev_lcell_comb \regbank|Register[1][13]~feeder (
// Equation(s):
// \regbank|Register[1][13]~feeder_combout  = \menwb|WRITEDATA [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][13]~feeder .extended_lut = "off";
defparam \regbank|Register[1][13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[1][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N31
dffeas \regbank|Register[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][13] .is_wysiwyg = "true";
defparam \regbank|Register[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N44
dffeas \regbank|Register[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][13] .is_wysiwyg = "true";
defparam \regbank|Register[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N37
dffeas \regbank|Register[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][13] .is_wysiwyg = "true";
defparam \regbank|Register[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \regbank|Register[0][13]~feeder (
// Equation(s):
// \regbank|Register[0][13]~feeder_combout  = \menwb|WRITEDATA [13]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][13]~feeder .extended_lut = "off";
defparam \regbank|Register[0][13]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N7
dffeas \regbank|Register[0][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][13] .is_wysiwyg = "true";
defparam \regbank|Register[0][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N36
cyclonev_lcell_comb \idex|RVALUE2~229 (
// Equation(s):
// \idex|RVALUE2~229_combout  = ( \regbank|Register[2][13]~q  & ( \regbank|Register[0][13]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][13]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][13]~q )))) ) ) ) # ( 
// !\regbank|Register[2][13]~q  & ( \regbank|Register[0][13]~q  & ( (!\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][13]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[3][13]~q ))))) ) ) ) # ( \regbank|Register[2][13]~q  & ( !\regbank|Register[0][13]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][13]~q )) # 
// (\reg2|Mux3~0_combout  & ((\regbank|Register[3][13]~q ))))) ) ) ) # ( !\regbank|Register[2][13]~q  & ( !\regbank|Register[0][13]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][13]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[3][13]~q ))))) ) ) )

	.dataa(!\regbank|Register[1][13]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[3][13]~q ),
	.datae(!\regbank|Register[2][13]~q ),
	.dataf(!\regbank|Register[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~229 .extended_lut = "off";
defparam \idex|RVALUE2~229 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \idex|RVALUE2~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N8
dffeas \regbank|Register[12][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][13] .is_wysiwyg = "true";
defparam \regbank|Register[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N55
dffeas \regbank|Register[15][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][13] .is_wysiwyg = "true";
defparam \regbank|Register[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N25
dffeas \regbank|Register[14][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][13] .is_wysiwyg = "true";
defparam \regbank|Register[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N32
dffeas \regbank|Register[13][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][13] .is_wysiwyg = "true";
defparam \regbank|Register[13][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N24
cyclonev_lcell_comb \idex|RVALUE2~227 (
// Equation(s):
// \idex|RVALUE2~227_combout  = ( \regbank|Register[14][13]~q  & ( \regbank|Register[13][13]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )) # (\regbank|Register[12][13]~q ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # 
// (\regbank|Register[15][13]~q )))) ) ) ) # ( !\regbank|Register[14][13]~q  & ( \regbank|Register[13][13]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )) # (\regbank|Register[12][13]~q ))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & 
// \regbank|Register[15][13]~q )))) ) ) ) # ( \regbank|Register[14][13]~q  & ( !\regbank|Register[13][13]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[12][13]~q  & (!\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # 
// (\regbank|Register[15][13]~q )))) ) ) ) # ( !\regbank|Register[14][13]~q  & ( !\regbank|Register[13][13]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[12][13]~q  & (!\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & 
// \regbank|Register[15][13]~q )))) ) ) )

	.dataa(!\regbank|Register[12][13]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[15][13]~q ),
	.datae(!\regbank|Register[14][13]~q ),
	.dataf(!\regbank|Register[13][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~227 .extended_lut = "off";
defparam \idex|RVALUE2~227 .lut_mask = 64'h404370734C4F7C7F;
defparam \idex|RVALUE2~227 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N21
cyclonev_lcell_comb \regbank|Register[4][13]~feeder (
// Equation(s):
// \regbank|Register[4][13]~feeder_combout  = ( \menwb|WRITEDATA [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][13]~feeder .extended_lut = "off";
defparam \regbank|Register[4][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[4][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N22
dffeas \regbank|Register[4][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][13] .is_wysiwyg = "true";
defparam \regbank|Register[4][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N36
cyclonev_lcell_comb \regbank|Register[5][13]~feeder (
// Equation(s):
// \regbank|Register[5][13]~feeder_combout  = \menwb|WRITEDATA [13]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][13]~feeder .extended_lut = "off";
defparam \regbank|Register[5][13]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[5][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N37
dffeas \regbank|Register[5][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][13] .is_wysiwyg = "true";
defparam \regbank|Register[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N7
dffeas \regbank|Register[6][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][13] .is_wysiwyg = "true";
defparam \regbank|Register[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N14
dffeas \regbank|Register[7][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][13] .is_wysiwyg = "true";
defparam \regbank|Register[7][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N6
cyclonev_lcell_comb \idex|RVALUE2~228 (
// Equation(s):
// \idex|RVALUE2~228_combout  = ( \regbank|Register[6][13]~q  & ( \regbank|Register[7][13]~q  & ( ((!\reg2|Mux4~0_combout  & (\regbank|Register[4][13]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[5][13]~q )))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[6][13]~q  & ( \regbank|Register[7][13]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[4][13]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[5][13]~q ))))) # (\reg2|Mux3~0_combout  & 
// (((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[6][13]~q  & ( !\regbank|Register[7][13]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[4][13]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[5][13]~q ))))) # 
// (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[6][13]~q  & ( !\regbank|Register[7][13]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[4][13]~q )) # (\reg2|Mux4~0_combout  & 
// ((\regbank|Register[5][13]~q ))))) ) ) )

	.dataa(!\regbank|Register[4][13]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[5][13]~q ),
	.datae(!\regbank|Register[6][13]~q ),
	.dataf(!\regbank|Register[7][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~228 .extended_lut = "off";
defparam \idex|RVALUE2~228 .lut_mask = 64'h404C707C434F737F;
defparam \idex|RVALUE2~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \idex|RVALUE2~230 (
// Equation(s):
// \idex|RVALUE2~230_combout  = ( \idex|RVALUE2~228_combout  & ( (!\reg2|Mux1~0_combout  & (((\idex|RVALUE2~229_combout )) # (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (\reg2|Mux2~0_combout  & ((\idex|RVALUE2~227_combout )))) ) ) # ( 
// !\idex|RVALUE2~228_combout  & ( (!\reg2|Mux1~0_combout  & (!\reg2|Mux2~0_combout  & (\idex|RVALUE2~229_combout ))) # (\reg2|Mux1~0_combout  & (\reg2|Mux2~0_combout  & ((\idex|RVALUE2~227_combout )))) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\idex|RVALUE2~229_combout ),
	.datad(!\idex|RVALUE2~227_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~228_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~230 .extended_lut = "off";
defparam \idex|RVALUE2~230 .lut_mask = 64'h081908192A3B2A3B;
defparam \idex|RVALUE2~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N42
cyclonev_lcell_comb \idex|RVALUE2~231 (
// Equation(s):
// \idex|RVALUE2~231_combout  = ( \idex|RVALUE2~230_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~225_combout ) ) ) # ( !\idex|RVALUE2~230_combout  & ( (!\reg2|Mux0~0_combout  & (\idex|RVALUE2[19]~0_combout  & (\idex|RVALUE2~226_combout ))) # 
// (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~225_combout )))) ) )

	.dataa(!\idex|RVALUE2[19]~0_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~226_combout ),
	.datad(!\idex|RVALUE2~225_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~231 .extended_lut = "off";
defparam \idex|RVALUE2~231 .lut_mask = 64'h04370437CCFFCCFF;
defparam \idex|RVALUE2~231 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N44
dffeas \idex|RVALUE2[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~231_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[13] .is_wysiwyg = "true";
defparam \idex|RVALUE2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N46
dffeas \regbank|Register[9][13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][13]~DUPLICATE .is_wysiwyg = "true";
defparam \regbank|Register[9][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N0
cyclonev_lcell_comb \idex|RVALUE1~226 (
// Equation(s):
// \idex|RVALUE1~226_combout  = ( \regbank|Register[11][13]~q  & ( \regbank|Register[8][13]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[9][13]~DUPLICATE_q )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[10][13]~q ))) ) ) ) # ( !\regbank|Register[11][13]~q  & ( \regbank|Register[8][13]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[9][13]~DUPLICATE_q )))) # (\reg1|Mux3~0_combout  & 
// (\regbank|Register[10][13]~q  & (!\reg1|Mux4~0_combout ))) ) ) ) # ( \regbank|Register[11][13]~q  & ( !\regbank|Register[8][13]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout  & \regbank|Register[9][13]~DUPLICATE_q )))) # (\reg1|Mux3~0_combout  
// & (((\reg1|Mux4~0_combout )) # (\regbank|Register[10][13]~q ))) ) ) ) # ( !\regbank|Register[11][13]~q  & ( !\regbank|Register[8][13]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout  & \regbank|Register[9][13]~DUPLICATE_q )))) # 
// (\reg1|Mux3~0_combout  & (\regbank|Register[10][13]~q  & (!\reg1|Mux4~0_combout ))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[10][13]~q ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[9][13]~DUPLICATE_q ),
	.datae(!\regbank|Register[11][13]~q ),
	.dataf(!\regbank|Register[8][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~226 .extended_lut = "off";
defparam \idex|RVALUE1~226 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \idex|RVALUE1~226 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \idex|RVALUE1~223 (
// Equation(s):
// \idex|RVALUE1~223_combout  = ( \regbank|Register[30][13]~q  & ( \regbank|Register[18][13]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[22][13]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[26][13]~q ))) ) ) ) # ( !\regbank|Register[30][13]~q  & ( \regbank|Register[18][13]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[22][13]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][13]~q  
// & ((!\reg1|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[30][13]~q  & ( !\regbank|Register[18][13]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[22][13]~q  & \reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[26][13]~q ))) ) ) ) # ( !\regbank|Register[30][13]~q  & ( !\regbank|Register[18][13]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[22][13]~q  & \reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][13]~q  & 
// ((!\reg1|Mux2~0_combout )))) ) ) )

	.dataa(!\regbank|Register[26][13]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[22][13]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[30][13]~q ),
	.dataf(!\regbank|Register[18][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~223 .extended_lut = "off";
defparam \idex|RVALUE1~223 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \idex|RVALUE1~223 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N24
cyclonev_lcell_comb \idex|RVALUE1~221 (
// Equation(s):
// \idex|RVALUE1~221_combout  = ( \regbank|Register[28][13]~q  & ( \regbank|Register[24][13]~q  & ( ((!\reg1|Mux2~0_combout  & ((\regbank|Register[16][13]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][13]~q ))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[28][13]~q  & ( \regbank|Register[24][13]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[16][13]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][13]~q )))) # (\reg1|Mux1~0_combout  & 
// (!\reg1|Mux2~0_combout )) ) ) ) # ( \regbank|Register[28][13]~q  & ( !\regbank|Register[24][13]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[16][13]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][13]~q )))) # 
// (\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout )) ) ) ) # ( !\regbank|Register[28][13]~q  & ( !\regbank|Register[24][13]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[16][13]~q ))) # (\reg1|Mux2~0_combout  & 
// (\regbank|Register[20][13]~q )))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[20][13]~q ),
	.datad(!\regbank|Register[16][13]~q ),
	.datae(!\regbank|Register[28][13]~q ),
	.dataf(!\regbank|Register[24][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~221 .extended_lut = "off";
defparam \idex|RVALUE1~221 .lut_mask = 64'h028A139B46CE57DF;
defparam \idex|RVALUE1~221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N6
cyclonev_lcell_comb \idex|RVALUE1~224 (
// Equation(s):
// \idex|RVALUE1~224_combout  = ( \regbank|Register[31][13]~q  & ( \regbank|Register[23][13]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][13]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][13]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][13]~q  & ( \regbank|Register[23][13]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][13]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][13]~q )))) # (\reg1|Mux2~0_combout  & 
// (((!\reg1|Mux1~0_combout )))) ) ) ) # ( \regbank|Register[31][13]~q  & ( !\regbank|Register[23][13]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][13]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][13]~q )))) 
// # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[31][13]~q  & ( !\regbank|Register[23][13]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][13]~q ))) # (\reg1|Mux1~0_combout  & 
// (\regbank|Register[27][13]~q )))) ) ) )

	.dataa(!\regbank|Register[27][13]~q ),
	.datab(!\regbank|Register[19][13]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\regbank|Register[31][13]~q ),
	.dataf(!\regbank|Register[23][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~224 .extended_lut = "off";
defparam \idex|RVALUE1~224 .lut_mask = 64'h3050305F3F503F5F;
defparam \idex|RVALUE1~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N24
cyclonev_lcell_comb \idex|RVALUE1~222 (
// Equation(s):
// \idex|RVALUE1~222_combout  = ( \regbank|Register[29][13]~q  & ( \regbank|Register[25][13]~q  & ( ((!\reg1|Mux2~0_combout  & ((\regbank|Register[17][13]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][13]~q ))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[29][13]~q  & ( \regbank|Register[25][13]~q  & ( (!\reg1|Mux2~0_combout  & (((\regbank|Register[17][13]~q ) # (\reg1|Mux1~0_combout )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][13]~q  & (!\reg1|Mux1~0_combout ))) ) ) ) # ( 
// \regbank|Register[29][13]~q  & ( !\regbank|Register[25][13]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & \regbank|Register[17][13]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[21][13]~q ))) ) ) ) # ( 
// !\regbank|Register[29][13]~q  & ( !\regbank|Register[25][13]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[17][13]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][13]~q )))) ) ) )

	.dataa(!\regbank|Register[21][13]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[17][13]~q ),
	.datae(!\regbank|Register[29][13]~q ),
	.dataf(!\regbank|Register[25][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~222 .extended_lut = "off";
defparam \idex|RVALUE1~222 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \idex|RVALUE1~222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N57
cyclonev_lcell_comb \idex|RVALUE1~225 (
// Equation(s):
// \idex|RVALUE1~225_combout  = ( \reg1|Mux3~0_combout  & ( \idex|RVALUE1~222_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~223_combout )) # (\reg1|Mux4~0_combout  & ((\idex|RVALUE1~224_combout ))) ) ) ) # ( !\reg1|Mux3~0_combout  & ( 
// \idex|RVALUE1~222_combout  & ( (\reg1|Mux4~0_combout ) # (\idex|RVALUE1~221_combout ) ) ) ) # ( \reg1|Mux3~0_combout  & ( !\idex|RVALUE1~222_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~223_combout )) # (\reg1|Mux4~0_combout  & 
// ((\idex|RVALUE1~224_combout ))) ) ) ) # ( !\reg1|Mux3~0_combout  & ( !\idex|RVALUE1~222_combout  & ( (\idex|RVALUE1~221_combout  & !\reg1|Mux4~0_combout ) ) ) )

	.dataa(!\idex|RVALUE1~223_combout ),
	.datab(!\idex|RVALUE1~221_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\idex|RVALUE1~224_combout ),
	.datae(!\reg1|Mux3~0_combout ),
	.dataf(!\idex|RVALUE1~222_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~225 .extended_lut = "off";
defparam \idex|RVALUE1~225 .lut_mask = 64'h3030505F3F3F505F;
defparam \idex|RVALUE1~225 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N42
cyclonev_lcell_comb \idex|RVALUE1~229 (
// Equation(s):
// \idex|RVALUE1~229_combout  = ( \regbank|Register[3][13]~q  & ( \regbank|Register[1][13]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[0][13]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][13]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][13]~q  & ( \regbank|Register[1][13]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[0][13]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][13]~q )))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[3][13]~q  & ( !\regbank|Register[1][13]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[0][13]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][13]~q )))) # 
// (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[3][13]~q  & ( !\regbank|Register[1][13]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[0][13]~q ))) # (\reg1|Mux3~0_combout  & 
// (\regbank|Register[2][13]~q )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[2][13]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[0][13]~q ),
	.datae(!\regbank|Register[3][13]~q ),
	.dataf(!\regbank|Register[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~229 .extended_lut = "off";
defparam \idex|RVALUE1~229 .lut_mask = 64'h02A207A752F257F7;
defparam \idex|RVALUE1~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N54
cyclonev_lcell_comb \idex|RVALUE1~227 (
// Equation(s):
// \idex|RVALUE1~227_combout  = ( \regbank|Register[15][13]~q  & ( \regbank|Register[13][13]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][13]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][13]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][13]~q  & ( \regbank|Register[13][13]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[12][13]~q ) # (\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][13]~q  & (!\reg1|Mux4~0_combout ))) ) ) ) # ( 
// \regbank|Register[15][13]~q  & ( !\regbank|Register[13][13]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & \regbank|Register[12][13]~q )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[14][13]~q ))) ) ) ) # ( 
// !\regbank|Register[15][13]~q  & ( !\regbank|Register[13][13]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][13]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][13]~q )))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[14][13]~q ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[12][13]~q ),
	.datae(!\regbank|Register[15][13]~q ),
	.dataf(!\regbank|Register[13][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~227 .extended_lut = "off";
defparam \idex|RVALUE1~227 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \idex|RVALUE1~227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N12
cyclonev_lcell_comb \idex|RVALUE1~228 (
// Equation(s):
// \idex|RVALUE1~228_combout  = ( \regbank|Register[7][13]~q  & ( \regbank|Register[5][13]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][13]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][13]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][13]~q  & ( \regbank|Register[5][13]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[4][13]~q )) # (\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & ((\regbank|Register[6][13]~q )))) ) ) ) # ( 
// \regbank|Register[7][13]~q  & ( !\regbank|Register[5][13]~q  & ( (!\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & (\regbank|Register[4][13]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[6][13]~q )) # (\reg1|Mux4~0_combout ))) ) ) ) # ( 
// !\regbank|Register[7][13]~q  & ( !\regbank|Register[5][13]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][13]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][13]~q ))))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[4][13]~q ),
	.datad(!\regbank|Register[6][13]~q ),
	.datae(!\regbank|Register[7][13]~q ),
	.dataf(!\regbank|Register[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~228 .extended_lut = "off";
defparam \idex|RVALUE1~228 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \idex|RVALUE1~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N6
cyclonev_lcell_comb \idex|RVALUE1~230 (
// Equation(s):
// \idex|RVALUE1~230_combout  = ( \idex|RVALUE1~227_combout  & ( \idex|RVALUE1~228_combout  & ( ((!\reg1|Mux1~0_combout  & \idex|RVALUE1~229_combout )) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\idex|RVALUE1~227_combout  & ( \idex|RVALUE1~228_combout  & ( 
// (!\reg1|Mux1~0_combout  & ((\idex|RVALUE1~229_combout ) # (\reg1|Mux2~0_combout ))) ) ) ) # ( \idex|RVALUE1~227_combout  & ( !\idex|RVALUE1~228_combout  & ( (!\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout  & \idex|RVALUE1~229_combout )) # 
// (\reg1|Mux2~0_combout  & (\reg1|Mux1~0_combout )) ) ) ) # ( !\idex|RVALUE1~227_combout  & ( !\idex|RVALUE1~228_combout  & ( (!\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout  & \idex|RVALUE1~229_combout )) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\idex|RVALUE1~229_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~227_combout ),
	.dataf(!\idex|RVALUE1~228_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~230 .extended_lut = "off";
defparam \idex|RVALUE1~230 .lut_mask = 64'h080819194C4C5D5D;
defparam \idex|RVALUE1~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N6
cyclonev_lcell_comb \idex|RVALUE1~231 (
// Equation(s):
// \idex|RVALUE1~231_combout  = ( \idex|RVALUE1~225_combout  & ( \idex|RVALUE1~230_combout  ) ) # ( !\idex|RVALUE1~225_combout  & ( \idex|RVALUE1~230_combout  & ( !\reg1|Mux0~0_combout  ) ) ) # ( \idex|RVALUE1~225_combout  & ( !\idex|RVALUE1~230_combout  & ( 
// ((\idex|RVALUE1~226_combout  & \idex|RVALUE1[20]~0_combout )) # (\reg1|Mux0~0_combout ) ) ) ) # ( !\idex|RVALUE1~225_combout  & ( !\idex|RVALUE1~230_combout  & ( (\idex|RVALUE1~226_combout  & (\idex|RVALUE1[20]~0_combout  & !\reg1|Mux0~0_combout )) ) ) )

	.dataa(!\idex|RVALUE1~226_combout ),
	.datab(!\idex|RVALUE1[20]~0_combout ),
	.datac(!\reg1|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~225_combout ),
	.dataf(!\idex|RVALUE1~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~231 .extended_lut = "off";
defparam \idex|RVALUE1~231 .lut_mask = 64'h10101F1FF0F0FFFF;
defparam \idex|RVALUE1~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N48
cyclonev_lcell_comb \idex|RVALUE1[13]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[13]~SCLR_LUT_combout  = ( \idex|RVALUE1~231_combout  & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[13]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[13]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[13]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \idex|RVALUE1[13]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N8
dffeas \idex|RVALUE1[13]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[13]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[13]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[13]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[13]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N11
dffeas \idex|IMMVALUE[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [12]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[12] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N31
dffeas \regbank|Register[22][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][12] .is_wysiwyg = "true";
defparam \regbank|Register[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \regbank|Register[30][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][12] .is_wysiwyg = "true";
defparam \regbank|Register[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N49
dffeas \regbank|Register[26][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][12] .is_wysiwyg = "true";
defparam \regbank|Register[26][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N33
cyclonev_lcell_comb \regbank|Register[18][12]~feeder (
// Equation(s):
// \regbank|Register[18][12]~feeder_combout  = \menwb|WRITEDATA [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[18][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[18][12]~feeder .extended_lut = "off";
defparam \regbank|Register[18][12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[18][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N34
dffeas \regbank|Register[18][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[18][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][12] .is_wysiwyg = "true";
defparam \regbank|Register[18][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \idex|RVALUE2~234 (
// Equation(s):
// \idex|RVALUE2~234_combout  = ( \regbank|Register[26][12]~q  & ( \regbank|Register[18][12]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[22][12]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][12]~q )))) ) ) ) # ( 
// !\regbank|Register[26][12]~q  & ( \regbank|Register[18][12]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[22][12]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[30][12]~q )))) ) ) ) # ( 
// \regbank|Register[26][12]~q  & ( !\regbank|Register[18][12]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][12]~q  & (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[30][12]~q )))) ) ) ) # ( 
// !\regbank|Register[26][12]~q  & ( !\regbank|Register[18][12]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[22][12]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][12]~q ))))) ) ) )

	.dataa(!\regbank|Register[22][12]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[30][12]~q ),
	.datae(!\regbank|Register[26][12]~q ),
	.dataf(!\regbank|Register[18][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~234 .extended_lut = "off";
defparam \idex|RVALUE2~234 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~234 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N56
dffeas \regbank|Register[28][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][12] .is_wysiwyg = "true";
defparam \regbank|Register[28][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \regbank|Register[16][12]~feeder (
// Equation(s):
// \regbank|Register[16][12]~feeder_combout  = ( \menwb|WRITEDATA [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][12]~feeder .extended_lut = "off";
defparam \regbank|Register[16][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[16][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N37
dffeas \regbank|Register[16][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][12] .is_wysiwyg = "true";
defparam \regbank|Register[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N50
dffeas \regbank|Register[24][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][12] .is_wysiwyg = "true";
defparam \regbank|Register[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N32
dffeas \regbank|Register[20][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][12] .is_wysiwyg = "true";
defparam \regbank|Register[20][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \idex|RVALUE2~232 (
// Equation(s):
// \idex|RVALUE2~232_combout  = ( \regbank|Register[24][12]~q  & ( \regbank|Register[20][12]~q  & ( (!\reg2|Mux1~0_combout  & (((\regbank|Register[16][12]~q ) # (\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # 
// (\regbank|Register[28][12]~q ))) ) ) ) # ( !\regbank|Register[24][12]~q  & ( \regbank|Register[20][12]~q  & ( (!\reg2|Mux1~0_combout  & (((\regbank|Register[16][12]~q ) # (\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[28][12]~q  
// & (\reg2|Mux2~0_combout ))) ) ) ) # ( \regbank|Register[24][12]~q  & ( !\regbank|Register[20][12]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout  & \regbank|Register[16][12]~q )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # 
// (\regbank|Register[28][12]~q ))) ) ) ) # ( !\regbank|Register[24][12]~q  & ( !\regbank|Register[20][12]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout  & \regbank|Register[16][12]~q )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[28][12]~q  
// & (\reg2|Mux2~0_combout ))) ) ) )

	.dataa(!\regbank|Register[28][12]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[16][12]~q ),
	.datae(!\regbank|Register[24][12]~q ),
	.dataf(!\regbank|Register[20][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~232 .extended_lut = "off";
defparam \idex|RVALUE2~232 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \idex|RVALUE2~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N26
dffeas \regbank|Register[29][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][12] .is_wysiwyg = "true";
defparam \regbank|Register[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N44
dffeas \regbank|Register[21][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][12] .is_wysiwyg = "true";
defparam \regbank|Register[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N19
dffeas \regbank|Register[25][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][12] .is_wysiwyg = "true";
defparam \regbank|Register[25][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \regbank|Register[17][12]~feeder (
// Equation(s):
// \regbank|Register[17][12]~feeder_combout  = ( \menwb|WRITEDATA [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[17][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[17][12]~feeder .extended_lut = "off";
defparam \regbank|Register[17][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[17][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N53
dffeas \regbank|Register[17][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[17][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][12] .is_wysiwyg = "true";
defparam \regbank|Register[17][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \idex|RVALUE2~233 (
// Equation(s):
// \idex|RVALUE2~233_combout  = ( \regbank|Register[25][12]~q  & ( \regbank|Register[17][12]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[21][12]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[29][12]~q ))) ) ) ) # ( 
// !\regbank|Register[25][12]~q  & ( \regbank|Register[17][12]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[21][12]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[29][12]~q )))) ) ) ) # ( \regbank|Register[25][12]~q  & ( !\regbank|Register[17][12]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[21][12]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[29][12]~q )))) ) ) ) # ( !\regbank|Register[25][12]~q  & ( !\regbank|Register[17][12]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[21][12]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[29][12]~q )))) ) ) )

	.dataa(!\regbank|Register[29][12]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[21][12]~q ),
	.datae(!\regbank|Register[25][12]~q ),
	.dataf(!\regbank|Register[17][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~233 .extended_lut = "off";
defparam \idex|RVALUE2~233 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \idex|RVALUE2~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N25
dffeas \regbank|Register[31][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][12] .is_wysiwyg = "true";
defparam \regbank|Register[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N44
dffeas \regbank|Register[23][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][12] .is_wysiwyg = "true";
defparam \regbank|Register[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N20
dffeas \regbank|Register[27][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][12] .is_wysiwyg = "true";
defparam \regbank|Register[27][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N42
cyclonev_lcell_comb \regbank|Register[19][12]~feeder (
// Equation(s):
// \regbank|Register[19][12]~feeder_combout  = ( \menwb|WRITEDATA [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][12]~feeder .extended_lut = "off";
defparam \regbank|Register[19][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[19][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N43
dffeas \regbank|Register[19][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][12] .is_wysiwyg = "true";
defparam \regbank|Register[19][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N18
cyclonev_lcell_comb \idex|RVALUE2~235 (
// Equation(s):
// \idex|RVALUE2~235_combout  = ( \regbank|Register[27][12]~q  & ( \regbank|Register[19][12]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][12]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][12]~q ))) ) ) ) # ( 
// !\regbank|Register[27][12]~q  & ( \regbank|Register[19][12]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[23][12]~q )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][12]~q  & (\reg2|Mux2~0_combout ))) ) ) ) # ( 
// \regbank|Register[27][12]~q  & ( !\regbank|Register[19][12]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[23][12]~q )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[31][12]~q ))) ) ) ) # ( 
// !\regbank|Register[27][12]~q  & ( !\regbank|Register[19][12]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][12]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][12]~q )))) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\regbank|Register[31][12]~q ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[23][12]~q ),
	.datae(!\regbank|Register[27][12]~q ),
	.dataf(!\regbank|Register[19][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~235 .extended_lut = "off";
defparam \idex|RVALUE2~235 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \idex|RVALUE2~235 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \idex|RVALUE2~236 (
// Equation(s):
// \idex|RVALUE2~236_combout  = ( \reg2|Mux4~0_combout  & ( \idex|RVALUE2~235_combout  & ( (\idex|RVALUE2~233_combout ) # (\reg2|Mux3~0_combout ) ) ) ) # ( !\reg2|Mux4~0_combout  & ( \idex|RVALUE2~235_combout  & ( (!\reg2|Mux3~0_combout  & 
// ((\idex|RVALUE2~232_combout ))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~234_combout )) ) ) ) # ( \reg2|Mux4~0_combout  & ( !\idex|RVALUE2~235_combout  & ( (!\reg2|Mux3~0_combout  & \idex|RVALUE2~233_combout ) ) ) ) # ( !\reg2|Mux4~0_combout  & ( 
// !\idex|RVALUE2~235_combout  & ( (!\reg2|Mux3~0_combout  & ((\idex|RVALUE2~232_combout ))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~234_combout )) ) ) )

	.dataa(!\idex|RVALUE2~234_combout ),
	.datab(!\idex|RVALUE2~232_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\idex|RVALUE2~233_combout ),
	.datae(!\reg2|Mux4~0_combout ),
	.dataf(!\idex|RVALUE2~235_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~236 .extended_lut = "off";
defparam \idex|RVALUE2~236 .lut_mask = 64'h353500F035350FFF;
defparam \idex|RVALUE2~236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N1
dffeas \regbank|Register[5][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][12] .is_wysiwyg = "true";
defparam \regbank|Register[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N56
dffeas \regbank|Register[7][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][12] .is_wysiwyg = "true";
defparam \regbank|Register[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N19
dffeas \regbank|Register[6][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][12] .is_wysiwyg = "true";
defparam \regbank|Register[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N33
cyclonev_lcell_comb \regbank|Register[4][12]~feeder (
// Equation(s):
// \regbank|Register[4][12]~feeder_combout  = ( \menwb|WRITEDATA [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][12]~feeder .extended_lut = "off";
defparam \regbank|Register[4][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[4][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N35
dffeas \regbank|Register[4][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][12] .is_wysiwyg = "true";
defparam \regbank|Register[4][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \idex|RVALUE2~239 (
// Equation(s):
// \idex|RVALUE2~239_combout  = ( \regbank|Register[6][12]~q  & ( \regbank|Register[4][12]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[5][12]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][12]~q )))) ) ) ) # ( 
// !\regbank|Register[6][12]~q  & ( \regbank|Register[4][12]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[5][12]~q ))) # (\reg2|Mux3~0_combout  & (((\regbank|Register[7][12]~q  & \reg2|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[6][12]~q  & ( !\regbank|Register[4][12]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[5][12]~q  & ((\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[7][12]~q )))) ) ) ) # ( 
// !\regbank|Register[6][12]~q  & ( !\regbank|Register[4][12]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[5][12]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][12]~q ))))) ) ) )

	.dataa(!\regbank|Register[5][12]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[7][12]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[6][12]~q ),
	.dataf(!\regbank|Register[4][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~239 .extended_lut = "off";
defparam \idex|RVALUE2~239 .lut_mask = 64'h00473347CC47FF47;
defparam \idex|RVALUE2~239 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N44
dffeas \regbank|Register[15][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][12] .is_wysiwyg = "true";
defparam \regbank|Register[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N32
dffeas \regbank|Register[12][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][12] .is_wysiwyg = "true";
defparam \regbank|Register[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N38
dffeas \regbank|Register[14][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][12] .is_wysiwyg = "true";
defparam \regbank|Register[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~238 (
// Equation(s):
// \idex|RVALUE2~238_combout  = ( \regbank|Register[14][12]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[15][12]~q ) ) ) ) # ( !\regbank|Register[14][12]~q  & ( \reg2|Mux3~0_combout  & ( (\regbank|Register[15][12]~q  & 
// \reg2|Mux4~0_combout ) ) ) ) # ( \regbank|Register[14][12]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[12][12]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[13][12]~q ))) ) ) ) # ( !\regbank|Register[14][12]~q  & ( 
// !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[12][12]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[13][12]~q ))) ) ) )

	.dataa(!\regbank|Register[15][12]~q ),
	.datab(!\regbank|Register[12][12]~q ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[13][12]~q ),
	.datae(!\regbank|Register[14][12]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~238 .extended_lut = "off";
defparam \idex|RVALUE2~238 .lut_mask = 64'h303F303F0505F5F5;
defparam \idex|RVALUE2~238 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N56
dffeas \regbank|Register[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][12] .is_wysiwyg = "true";
defparam \regbank|Register[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N4
dffeas \regbank|Register[0][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][12] .is_wysiwyg = "true";
defparam \regbank|Register[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N50
dffeas \regbank|Register[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][12] .is_wysiwyg = "true";
defparam \regbank|Register[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N35
dffeas \regbank|Register[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][12] .is_wysiwyg = "true";
defparam \regbank|Register[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N48
cyclonev_lcell_comb \idex|RVALUE2~240 (
// Equation(s):
// \idex|RVALUE2~240_combout  = ( \regbank|Register[2][12]~q  & ( \regbank|Register[1][12]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[0][12]~q )) # (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # 
// ((\regbank|Register[3][12]~q )))) ) ) ) # ( !\regbank|Register[2][12]~q  & ( \regbank|Register[1][12]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[0][12]~q )) # (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & 
// (\regbank|Register[3][12]~q ))) ) ) ) # ( \regbank|Register[2][12]~q  & ( !\regbank|Register[1][12]~q  & ( (!\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout  & ((\regbank|Register[0][12]~q )))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # 
// ((\regbank|Register[3][12]~q )))) ) ) ) # ( !\regbank|Register[2][12]~q  & ( !\regbank|Register[1][12]~q  & ( (!\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout  & ((\regbank|Register[0][12]~q )))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & 
// (\regbank|Register[3][12]~q ))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[3][12]~q ),
	.datad(!\regbank|Register[0][12]~q ),
	.datae(!\regbank|Register[2][12]~q ),
	.dataf(!\regbank|Register[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~240 .extended_lut = "off";
defparam \idex|RVALUE2~240 .lut_mask = 64'h018945CD23AB67EF;
defparam \idex|RVALUE2~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N12
cyclonev_lcell_comb \idex|RVALUE2~241 (
// Equation(s):
// \idex|RVALUE2~241_combout  = ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\idex|RVALUE2~239_combout )) # (\reg2|Mux1~0_combout  & ((\idex|RVALUE2~238_combout ))) ) ) # ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & 
// \idex|RVALUE2~240_combout ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\idex|RVALUE2~239_combout ),
	.datac(!\idex|RVALUE2~238_combout ),
	.datad(!\idex|RVALUE2~240_combout ),
	.datae(gnd),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~241 .extended_lut = "off";
defparam \idex|RVALUE2~241 .lut_mask = 64'h00AA00AA27272727;
defparam \idex|RVALUE2~241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N28
dffeas \regbank|Register[8][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][12] .is_wysiwyg = "true";
defparam \regbank|Register[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N56
dffeas \regbank|Register[11][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][12] .is_wysiwyg = "true";
defparam \regbank|Register[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N33
cyclonev_lcell_comb \regbank|Register[9][12]~feeder (
// Equation(s):
// \regbank|Register[9][12]~feeder_combout  = ( \menwb|WRITEDATA [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[9][12]~feeder .extended_lut = "off";
defparam \regbank|Register[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N34
dffeas \regbank|Register[9][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][12] .is_wysiwyg = "true";
defparam \regbank|Register[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N50
dffeas \regbank|Register[10][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][12] .is_wysiwyg = "true";
defparam \regbank|Register[10][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N48
cyclonev_lcell_comb \idex|RVALUE2~237 (
// Equation(s):
// \idex|RVALUE2~237_combout  = ( \regbank|Register[10][12]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][12]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][12]~q )) ) ) ) # ( !\regbank|Register[10][12]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][12]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][12]~q )) ) ) ) # ( \regbank|Register[10][12]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[8][12]~q ) ) ) ) # ( !\regbank|Register[10][12]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][12]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[8][12]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[11][12]~q ),
	.datad(!\regbank|Register[9][12]~q ),
	.datae(!\regbank|Register[10][12]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~237 .extended_lut = "off";
defparam \idex|RVALUE2~237 .lut_mask = 64'h4444777703CF03CF;
defparam \idex|RVALUE2~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N54
cyclonev_lcell_comb \idex|RVALUE2~242 (
// Equation(s):
// \idex|RVALUE2~242_combout  = ( \idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~237_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~236_combout ) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~237_combout  & ( (!\reg2|Mux0~0_combout  & 
// ((\idex|RVALUE2~241_combout ))) # (\reg2|Mux0~0_combout  & (\idex|RVALUE2~236_combout )) ) ) ) # ( \idex|RVALUE2[19]~0_combout  & ( !\idex|RVALUE2~237_combout  & ( (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2~241_combout ))) # (\reg2|Mux0~0_combout  & 
// (\idex|RVALUE2~236_combout )) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  & ( !\idex|RVALUE2~237_combout  & ( (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2~241_combout ))) # (\reg2|Mux0~0_combout  & (\idex|RVALUE2~236_combout )) ) ) )

	.dataa(!\idex|RVALUE2~236_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(gnd),
	.datad(!\idex|RVALUE2~241_combout ),
	.datae(!\idex|RVALUE2[19]~0_combout ),
	.dataf(!\idex|RVALUE2~237_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~242 .extended_lut = "off";
defparam \idex|RVALUE2~242 .lut_mask = 64'h11DD11DD11DDDDDD;
defparam \idex|RVALUE2~242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N56
dffeas \idex|RVALUE2[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~242_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[12] .is_wysiwyg = "true";
defparam \idex|RVALUE2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N23
dffeas \ifid|IMM[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[11] .is_wysiwyg = "true";
defparam \ifid|IMM[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N2
dffeas \idex|IMMVALUE[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [11]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[11] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N0
cyclonev_lcell_comb \alumuxB|Output[11]~10 (
// Equation(s):
// \alumuxB|Output[11]~10_combout  = ( \idex|RVALUE2 [11] & ( (!\idex|BSELECTOR [0]) # (\idex|IMMVALUE [11]) ) ) # ( !\idex|RVALUE2 [11] & ( (\idex|BSELECTOR [0] & \idex|IMMVALUE [11]) ) )

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(gnd),
	.datad(!\idex|IMMVALUE [11]),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[11]~10 .extended_lut = "off";
defparam \alumuxB|Output[11]~10 .lut_mask = 64'h00330033CCFFCCFF;
defparam \alumuxB|Output[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N0
cyclonev_lcell_comb \regbank|Register[9][11]~feeder (
// Equation(s):
// \regbank|Register[9][11]~feeder_combout  = ( \menwb|WRITEDATA [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[9][11]~feeder .extended_lut = "off";
defparam \regbank|Register[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N1
dffeas \regbank|Register[9][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][11] .is_wysiwyg = "true";
defparam \regbank|Register[9][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N21
cyclonev_lcell_comb \regbank|Register[8][11]~feeder (
// Equation(s):
// \regbank|Register[8][11]~feeder_combout  = ( \menwb|WRITEDATA [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][11]~feeder .extended_lut = "off";
defparam \regbank|Register[8][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N22
dffeas \regbank|Register[8][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][11] .is_wysiwyg = "true";
defparam \regbank|Register[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N25
dffeas \regbank|Register[10][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][11] .is_wysiwyg = "true";
defparam \regbank|Register[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N17
dffeas \regbank|Register[11][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][11] .is_wysiwyg = "true";
defparam \regbank|Register[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N15
cyclonev_lcell_comb \idex|RVALUE1~204 (
// Equation(s):
// \idex|RVALUE1~204_combout  = ( \regbank|Register[11][11]~q  & ( \reg1|Mux4~0_combout  & ( (\reg1|Mux3~0_combout ) # (\regbank|Register[9][11]~q ) ) ) ) # ( !\regbank|Register[11][11]~q  & ( \reg1|Mux4~0_combout  & ( (\regbank|Register[9][11]~q  & 
// !\reg1|Mux3~0_combout ) ) ) ) # ( \regbank|Register[11][11]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[8][11]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][11]~q ))) ) ) ) # ( !\regbank|Register[11][11]~q  & ( 
// !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[8][11]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][11]~q ))) ) ) )

	.dataa(!\regbank|Register[9][11]~q ),
	.datab(!\regbank|Register[8][11]~q ),
	.datac(!\regbank|Register[10][11]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[11][11]~q ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~204 .extended_lut = "off";
defparam \idex|RVALUE1~204 .lut_mask = 64'h330F330F550055FF;
defparam \idex|RVALUE1~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N49
dffeas \regbank|Register[21][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][11] .is_wysiwyg = "true";
defparam \regbank|Register[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N28
dffeas \regbank|Register[17][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][11] .is_wysiwyg = "true";
defparam \regbank|Register[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N26
dffeas \regbank|Register[29][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][11] .is_wysiwyg = "true";
defparam \regbank|Register[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N20
dffeas \regbank|Register[25][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][11] .is_wysiwyg = "true";
defparam \regbank|Register[25][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N24
cyclonev_lcell_comb \idex|RVALUE1~200 (
// Equation(s):
// \idex|RVALUE1~200_combout  = ( \regbank|Register[29][11]~q  & ( \regbank|Register[25][11]~q  & ( ((!\reg1|Mux2~0_combout  & ((\regbank|Register[17][11]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][11]~q ))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[29][11]~q  & ( \regbank|Register[25][11]~q  & ( (!\reg1|Mux2~0_combout  & (((\regbank|Register[17][11]~q ) # (\reg1|Mux1~0_combout )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][11]~q  & (!\reg1|Mux1~0_combout ))) ) ) ) # ( 
// \regbank|Register[29][11]~q  & ( !\regbank|Register[25][11]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & \regbank|Register[17][11]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[21][11]~q ))) ) ) ) # ( 
// !\regbank|Register[29][11]~q  & ( !\regbank|Register[25][11]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[17][11]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][11]~q )))) ) ) )

	.dataa(!\regbank|Register[21][11]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[17][11]~q ),
	.datae(!\regbank|Register[29][11]~q ),
	.dataf(!\regbank|Register[25][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~200 .extended_lut = "off";
defparam \idex|RVALUE1~200 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \idex|RVALUE1~200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N50
dffeas \regbank|Register[26][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][11] .is_wysiwyg = "true";
defparam \regbank|Register[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N26
dffeas \regbank|Register[22][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][11] .is_wysiwyg = "true";
defparam \regbank|Register[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N26
dffeas \regbank|Register[30][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][11] .is_wysiwyg = "true";
defparam \regbank|Register[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N1
dffeas \regbank|Register[18][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][11] .is_wysiwyg = "true";
defparam \regbank|Register[18][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N24
cyclonev_lcell_comb \idex|RVALUE1~201 (
// Equation(s):
// \idex|RVALUE1~201_combout  = ( \regbank|Register[30][11]~q  & ( \regbank|Register[18][11]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[22][11]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[26][11]~q ))) ) ) ) # ( !\regbank|Register[30][11]~q  & ( \regbank|Register[18][11]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[22][11]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][11]~q  
// & (!\reg1|Mux2~0_combout ))) ) ) ) # ( \regbank|Register[30][11]~q  & ( !\regbank|Register[18][11]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout  & \regbank|Register[22][11]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[26][11]~q ))) ) ) ) # ( !\regbank|Register[30][11]~q  & ( !\regbank|Register[18][11]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout  & \regbank|Register[22][11]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][11]~q  & 
// (!\reg1|Mux2~0_combout ))) ) ) )

	.dataa(!\regbank|Register[26][11]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[22][11]~q ),
	.datae(!\regbank|Register[30][11]~q ),
	.dataf(!\regbank|Register[18][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~201 .extended_lut = "off";
defparam \idex|RVALUE1~201 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \idex|RVALUE1~201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N2
dffeas \regbank|Register[24][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][11] .is_wysiwyg = "true";
defparam \regbank|Register[24][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \regbank|Register[20][11]~feeder (
// Equation(s):
// \regbank|Register[20][11]~feeder_combout  = ( \menwb|WRITEDATA [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[20][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[20][11]~feeder .extended_lut = "off";
defparam \regbank|Register[20][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[20][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N1
dffeas \regbank|Register[20][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[20][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][11] .is_wysiwyg = "true";
defparam \regbank|Register[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N8
dffeas \regbank|Register[28][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][11] .is_wysiwyg = "true";
defparam \regbank|Register[28][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \regbank|Register[16][11]~feeder (
// Equation(s):
// \regbank|Register[16][11]~feeder_combout  = \menwb|WRITEDATA [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][11]~feeder .extended_lut = "off";
defparam \regbank|Register[16][11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[16][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N32
dffeas \regbank|Register[16][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][11] .is_wysiwyg = "true";
defparam \regbank|Register[16][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \idex|RVALUE1~199 (
// Equation(s):
// \idex|RVALUE1~199_combout  = ( \regbank|Register[28][11]~q  & ( \regbank|Register[16][11]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[20][11]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[24][11]~q ))) ) ) ) # ( !\regbank|Register[28][11]~q  & ( \regbank|Register[16][11]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[20][11]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][11]~q  
// & ((!\reg1|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[28][11]~q  & ( !\regbank|Register[16][11]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[20][11]~q  & \reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[24][11]~q ))) ) ) ) # ( !\regbank|Register[28][11]~q  & ( !\regbank|Register[16][11]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[20][11]~q  & \reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][11]~q  & 
// ((!\reg1|Mux2~0_combout )))) ) ) )

	.dataa(!\regbank|Register[24][11]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[20][11]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[28][11]~q ),
	.dataf(!\regbank|Register[16][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~199 .extended_lut = "off";
defparam \idex|RVALUE1~199 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \idex|RVALUE1~199 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N14
dffeas \regbank|Register[23][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][11] .is_wysiwyg = "true";
defparam \regbank|Register[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N25
dffeas \regbank|Register[31][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][11] .is_wysiwyg = "true";
defparam \regbank|Register[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N50
dffeas \regbank|Register[27][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][11] .is_wysiwyg = "true";
defparam \regbank|Register[27][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \idex|RVALUE1~202 (
// Equation(s):
// \idex|RVALUE1~202_combout  = ( \regbank|Register[31][11]~q  & ( \regbank|Register[27][11]~q  & ( ((!\reg1|Mux2~0_combout  & (\regbank|Register[19][11]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[23][11]~q )))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][11]~q  & ( \regbank|Register[27][11]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[19][11]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[23][11]~q ))))) # (\reg1|Mux1~0_combout  & 
// (((!\reg1|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[31][11]~q  & ( !\regbank|Register[27][11]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[19][11]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[23][11]~q ))))) 
// # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[31][11]~q  & ( !\regbank|Register[27][11]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[19][11]~q )) # (\reg1|Mux2~0_combout  & 
// ((\regbank|Register[23][11]~q ))))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\regbank|Register[19][11]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[23][11]~q ),
	.datae(!\regbank|Register[31][11]~q ),
	.dataf(!\regbank|Register[27][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~202 .extended_lut = "off";
defparam \idex|RVALUE1~202 .lut_mask = 64'h202A252F707A757F;
defparam \idex|RVALUE1~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N15
cyclonev_lcell_comb \idex|RVALUE1~203 (
// Equation(s):
// \idex|RVALUE1~203_combout  = ( \reg1|Mux4~0_combout  & ( \idex|RVALUE1~202_combout  & ( (\idex|RVALUE1~200_combout ) # (\reg1|Mux3~0_combout ) ) ) ) # ( !\reg1|Mux4~0_combout  & ( \idex|RVALUE1~202_combout  & ( (!\reg1|Mux3~0_combout  & 
// ((\idex|RVALUE1~199_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~201_combout )) ) ) ) # ( \reg1|Mux4~0_combout  & ( !\idex|RVALUE1~202_combout  & ( (!\reg1|Mux3~0_combout  & \idex|RVALUE1~200_combout ) ) ) ) # ( !\reg1|Mux4~0_combout  & ( 
// !\idex|RVALUE1~202_combout  & ( (!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~199_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~201_combout )) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\idex|RVALUE1~200_combout ),
	.datac(!\idex|RVALUE1~201_combout ),
	.datad(!\idex|RVALUE1~199_combout ),
	.datae(!\reg1|Mux4~0_combout ),
	.dataf(!\idex|RVALUE1~202_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~203 .extended_lut = "off";
defparam \idex|RVALUE1~203 .lut_mask = 64'h05AF222205AF7777;
defparam \idex|RVALUE1~203 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N11
dffeas \regbank|Register[4][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][11] .is_wysiwyg = "true";
defparam \regbank|Register[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N8
dffeas \regbank|Register[6][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][11] .is_wysiwyg = "true";
defparam \regbank|Register[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N14
dffeas \regbank|Register[7][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][11] .is_wysiwyg = "true";
defparam \regbank|Register[7][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N39
cyclonev_lcell_comb \regbank|Register[5][11]~feeder (
// Equation(s):
// \regbank|Register[5][11]~feeder_combout  = \menwb|WRITEDATA [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][11]~feeder .extended_lut = "off";
defparam \regbank|Register[5][11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[5][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N41
dffeas \regbank|Register[5][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][11] .is_wysiwyg = "true";
defparam \regbank|Register[5][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N12
cyclonev_lcell_comb \idex|RVALUE1~206 (
// Equation(s):
// \idex|RVALUE1~206_combout  = ( \regbank|Register[7][11]~q  & ( \regbank|Register[5][11]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][11]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][11]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][11]~q  & ( \regbank|Register[5][11]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[4][11]~q )) # (\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & ((\regbank|Register[6][11]~q )))) ) ) ) # ( 
// \regbank|Register[7][11]~q  & ( !\regbank|Register[5][11]~q  & ( (!\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & (\regbank|Register[4][11]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[6][11]~q )) # (\reg1|Mux4~0_combout ))) ) ) ) # ( 
// !\regbank|Register[7][11]~q  & ( !\regbank|Register[5][11]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][11]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][11]~q ))))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[4][11]~q ),
	.datad(!\regbank|Register[6][11]~q ),
	.datae(!\regbank|Register[7][11]~q ),
	.dataf(!\regbank|Register[5][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~206 .extended_lut = "off";
defparam \idex|RVALUE1~206 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \idex|RVALUE1~206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N32
dffeas \regbank|Register[13][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][11] .is_wysiwyg = "true";
defparam \regbank|Register[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N10
dffeas \regbank|Register[12][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][11] .is_wysiwyg = "true";
defparam \regbank|Register[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N44
dffeas \regbank|Register[14][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][11] .is_wysiwyg = "true";
defparam \regbank|Register[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N50
dffeas \regbank|Register[15][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][11] .is_wysiwyg = "true";
defparam \regbank|Register[15][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N48
cyclonev_lcell_comb \idex|RVALUE1~205 (
// Equation(s):
// \idex|RVALUE1~205_combout  = ( \regbank|Register[15][11]~q  & ( \reg1|Mux4~0_combout  & ( (\regbank|Register[13][11]~q ) # (\reg1|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[15][11]~q  & ( \reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & 
// \regbank|Register[13][11]~q ) ) ) ) # ( \regbank|Register[15][11]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[12][11]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][11]~q ))) ) ) ) # ( 
// !\regbank|Register[15][11]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[12][11]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][11]~q ))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[13][11]~q ),
	.datac(!\regbank|Register[12][11]~q ),
	.datad(!\regbank|Register[14][11]~q ),
	.datae(!\regbank|Register[15][11]~q ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~205 .extended_lut = "off";
defparam \idex|RVALUE1~205 .lut_mask = 64'h0A5F0A5F22227777;
defparam \idex|RVALUE1~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N3
cyclonev_lcell_comb \regbank|Register[0][11]~feeder (
// Equation(s):
// \regbank|Register[0][11]~feeder_combout  = \menwb|WRITEDATA [11]

	.dataa(!\menwb|WRITEDATA [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][11]~feeder .extended_lut = "off";
defparam \regbank|Register[0][11]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N5
dffeas \regbank|Register[0][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][11] .is_wysiwyg = "true";
defparam \regbank|Register[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N19
dffeas \regbank|Register[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][11] .is_wysiwyg = "true";
defparam \regbank|Register[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N44
dffeas \regbank|Register[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][11] .is_wysiwyg = "true";
defparam \regbank|Register[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N38
dffeas \regbank|Register[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][11] .is_wysiwyg = "true";
defparam \regbank|Register[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \idex|RVALUE1~207 (
// Equation(s):
// \idex|RVALUE1~207_combout  = ( \regbank|Register[3][11]~q  & ( \regbank|Register[2][11]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][11]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][11]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][11]~q  & ( \regbank|Register[2][11]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][11]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][11]~q ))))) # (\reg1|Mux3~0_combout  & 
// (((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[3][11]~q  & ( !\regbank|Register[2][11]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][11]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][11]~q ))))) # 
// (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[3][11]~q  & ( !\regbank|Register[2][11]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][11]~q )) # (\reg1|Mux4~0_combout  & 
// ((\regbank|Register[1][11]~q ))))) ) ) )

	.dataa(!\regbank|Register[0][11]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[1][11]~q ),
	.datae(!\regbank|Register[3][11]~q ),
	.dataf(!\regbank|Register[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~207 .extended_lut = "off";
defparam \idex|RVALUE1~207 .lut_mask = 64'h404C434F707C737F;
defparam \idex|RVALUE1~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N18
cyclonev_lcell_comb \idex|RVALUE1~208 (
// Equation(s):
// \idex|RVALUE1~208_combout  = ( \idex|RVALUE1~207_combout  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\idex|RVALUE1~206_combout )) # (\reg1|Mux1~0_combout  & ((\idex|RVALUE1~205_combout ))) ) ) ) # ( !\idex|RVALUE1~207_combout  & ( 
// \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\idex|RVALUE1~206_combout )) # (\reg1|Mux1~0_combout  & ((\idex|RVALUE1~205_combout ))) ) ) ) # ( \idex|RVALUE1~207_combout  & ( !\reg1|Mux2~0_combout  & ( !\reg1|Mux1~0_combout  ) ) )

	.dataa(!\idex|RVALUE1~206_combout ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\idex|RVALUE1~205_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~207_combout ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~208 .extended_lut = "off";
defparam \idex|RVALUE1~208 .lut_mask = 64'h0000CCCC47474747;
defparam \idex|RVALUE1~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N27
cyclonev_lcell_comb \idex|RVALUE1~209 (
// Equation(s):
// \idex|RVALUE1~209_combout  = ( \idex|RVALUE1~203_combout  & ( \idex|RVALUE1~208_combout  ) ) # ( !\idex|RVALUE1~203_combout  & ( \idex|RVALUE1~208_combout  & ( !\reg1|Mux0~0_combout  ) ) ) # ( \idex|RVALUE1~203_combout  & ( !\idex|RVALUE1~208_combout  & ( 
// ((\idex|RVALUE1~204_combout  & \idex|RVALUE1[20]~0_combout )) # (\reg1|Mux0~0_combout ) ) ) ) # ( !\idex|RVALUE1~203_combout  & ( !\idex|RVALUE1~208_combout  & ( (!\reg1|Mux0~0_combout  & (\idex|RVALUE1~204_combout  & \idex|RVALUE1[20]~0_combout )) ) ) )

	.dataa(!\reg1|Mux0~0_combout ),
	.datab(!\idex|RVALUE1~204_combout ),
	.datac(!\idex|RVALUE1[20]~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~203_combout ),
	.dataf(!\idex|RVALUE1~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~209 .extended_lut = "off";
defparam \idex|RVALUE1~209 .lut_mask = 64'h02025757AAAAFFFF;
defparam \idex|RVALUE1~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N15
cyclonev_lcell_comb \idex|RVALUE1[11]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[11]~SCLR_LUT_combout  = ( \idex|RVALUE1~209_combout  & ( !\Reset~input_o  ) )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[11]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[11]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[11]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \idex|RVALUE1[11]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N30
cyclonev_lcell_comb \idex|RVALUE1[11]~_Duplicate_2feeder (
// Equation(s):
// \idex|RVALUE1[11]~_Duplicate_2feeder_combout  = ( \idex|RVALUE1[11]~SCLR_LUT_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[11]~SCLR_LUT_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[11]~_Duplicate_2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[11]~_Duplicate_2feeder .extended_lut = "off";
defparam \idex|RVALUE1[11]~_Duplicate_2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \idex|RVALUE1[11]~_Duplicate_2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N32
dffeas \idex|RVALUE1[11]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[11]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[11]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[11]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[11]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N27
cyclonev_lcell_comb \alu|ALUOut~9 (
// Equation(s):
// \alu|ALUOut~9_combout  = (!\alumuxB|Output[11]~10_combout  & !\idex|RVALUE1[11]~_Duplicate_2_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alumuxB|Output[11]~10_combout ),
	.datad(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~9 .extended_lut = "off";
defparam \alu|ALUOut~9 .lut_mask = 64'hF000F000F000F000;
defparam \alu|ALUOut~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N39
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout  = ( \exmen|MEMORYADDRESS [13] & ( (!\datamen|Memory~0_combout  & (\exmen|MEMORYADDRESS [15] & !\exmen|MEMORYADDRESS [14])) ) )

	.dataa(!\datamen|Memory~0_combout ),
	.datab(gnd),
	.datac(!\exmen|MEMORYADDRESS [15]),
	.datad(!\exmen|MEMORYADDRESS [14]),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0 .lut_mask = 64'h000000000A000A00;
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~80 (
// Equation(s):
// \exmen|MEMORYADDRESS~80_combout  = ( \idex|OPCODE [3] & ( (!\idex|OPCODE [0]) # ((!\idex|OPCODE [2] & \idex|OPCODE [1])) ) ) # ( !\idex|OPCODE [3] & ( (!\idex|OPCODE [1]) # ((!\idex|OPCODE [0] & \idex|OPCODE [2])) ) )

	.dataa(!\idex|OPCODE [0]),
	.datab(!\idex|OPCODE [2]),
	.datac(!\idex|OPCODE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~80 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~80 .lut_mask = 64'hF2F2F2F2AEAEAEAE;
defparam \exmen|MEMORYADDRESS~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N11
dffeas \idex|IMMVALUE[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [15]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[15] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N54
cyclonev_lcell_comb \idex|RVALUE1~160 (
// Equation(s):
// \idex|RVALUE1~160_combout  = ( \regbank|Register[11][15]~q  & ( \regbank|Register[10][15]~q  & ( ((!\reg1|Mux4~0_combout  & ((\regbank|Register[8][15]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][15]~q ))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][15]~q  & ( \regbank|Register[10][15]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[8][15]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][15]~q )))) # (\reg1|Mux3~0_combout  & 
// (((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[11][15]~q  & ( !\regbank|Register[10][15]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[8][15]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][15]~q )))) # 
// (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[11][15]~q  & ( !\regbank|Register[10][15]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[8][15]~q ))) # (\reg1|Mux4~0_combout  & 
// (\regbank|Register[9][15]~q )))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[9][15]~q ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[8][15]~q ),
	.datae(!\regbank|Register[11][15]~q ),
	.dataf(!\regbank|Register[10][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~160 .extended_lut = "off";
defparam \idex|RVALUE1~160 .lut_mask = 64'h02A207A752F257F7;
defparam \idex|RVALUE1~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N24
cyclonev_lcell_comb \idex|RVALUE1~161 (
// Equation(s):
// \idex|RVALUE1~161_combout  = ( \regbank|Register[15][15]~q  & ( \regbank|Register[13][15]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][15]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][15]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][15]~q  & ( \regbank|Register[13][15]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][15]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][15]~q ))))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[15][15]~q  & ( !\regbank|Register[13][15]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][15]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][15]~q ))))) 
// # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[15][15]~q  & ( !\regbank|Register[13][15]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][15]~q )) # (\reg1|Mux3~0_combout  & 
// ((\regbank|Register[14][15]~q ))))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[12][15]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[14][15]~q ),
	.datae(!\regbank|Register[15][15]~q ),
	.dataf(!\regbank|Register[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~161 .extended_lut = "off";
defparam \idex|RVALUE1~161 .lut_mask = 64'h202A252F707A757F;
defparam \idex|RVALUE1~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \idex|RVALUE1~163 (
// Equation(s):
// \idex|RVALUE1~163_combout  = ( \regbank|Register[3][15]~q  & ( \regbank|Register[0][15]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout ) # ((\regbank|Register[2][15]~q )))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[1][15]~q )) # 
// (\reg1|Mux3~0_combout ))) ) ) ) # ( !\regbank|Register[3][15]~q  & ( \regbank|Register[0][15]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout ) # ((\regbank|Register[2][15]~q )))) # (\reg1|Mux4~0_combout  & (!\reg1|Mux3~0_combout  & 
// ((\regbank|Register[1][15]~q )))) ) ) ) # ( \regbank|Register[3][15]~q  & ( !\regbank|Register[0][15]~q  & ( (!\reg1|Mux4~0_combout  & (\reg1|Mux3~0_combout  & (\regbank|Register[2][15]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[1][15]~q )) # 
// (\reg1|Mux3~0_combout ))) ) ) ) # ( !\regbank|Register[3][15]~q  & ( !\regbank|Register[0][15]~q  & ( (!\reg1|Mux4~0_combout  & (\reg1|Mux3~0_combout  & (\regbank|Register[2][15]~q ))) # (\reg1|Mux4~0_combout  & (!\reg1|Mux3~0_combout  & 
// ((\regbank|Register[1][15]~q )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[2][15]~q ),
	.datad(!\regbank|Register[1][15]~q ),
	.datae(!\regbank|Register[3][15]~q ),
	.dataf(!\regbank|Register[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~163 .extended_lut = "off";
defparam \idex|RVALUE1~163 .lut_mask = 64'h024613578ACE9BDF;
defparam \idex|RVALUE1~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N12
cyclonev_lcell_comb \idex|RVALUE1~162 (
// Equation(s):
// \idex|RVALUE1~162_combout  = ( \regbank|Register[7][15]~q  & ( \regbank|Register[6][15]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][15]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][15]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][15]~q  & ( \regbank|Register[6][15]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][15]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][15]~q ))))) # (\reg1|Mux3~0_combout  & 
// (((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[7][15]~q  & ( !\regbank|Register[6][15]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][15]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][15]~q ))))) # 
// (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[7][15]~q  & ( !\regbank|Register[6][15]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][15]~q )) # (\reg1|Mux4~0_combout  & 
// ((\regbank|Register[5][15]~q ))))) ) ) )

	.dataa(!\regbank|Register[4][15]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[5][15]~q ),
	.datae(!\regbank|Register[7][15]~q ),
	.dataf(!\regbank|Register[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~162 .extended_lut = "off";
defparam \idex|RVALUE1~162 .lut_mask = 64'h404C434F707C737F;
defparam \idex|RVALUE1~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \idex|RVALUE1~164 (
// Equation(s):
// \idex|RVALUE1~164_combout  = ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\idex|RVALUE1~162_combout ))) # (\reg1|Mux1~0_combout  & (\idex|RVALUE1~161_combout )) ) ) # ( !\reg1|Mux2~0_combout  & ( (\idex|RVALUE1~163_combout  & 
// !\reg1|Mux1~0_combout ) ) )

	.dataa(!\idex|RVALUE1~161_combout ),
	.datab(!\idex|RVALUE1~163_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\idex|RVALUE1~162_combout ),
	.datae(gnd),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~164 .extended_lut = "off";
defparam \idex|RVALUE1~164 .lut_mask = 64'h3030303005F505F5;
defparam \idex|RVALUE1~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N48
cyclonev_lcell_comb \idex|RVALUE1~157 (
// Equation(s):
// \idex|RVALUE1~157_combout  = ( \regbank|Register[30][15]~q  & ( \regbank|Register[22][15]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[18][15]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[26][15]~q )))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[30][15]~q  & ( \regbank|Register[22][15]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[18][15]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[26][15]~q ))))) # (\reg1|Mux2~0_combout  & 
// (((!\reg1|Mux1~0_combout )))) ) ) ) # ( \regbank|Register[30][15]~q  & ( !\regbank|Register[22][15]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[18][15]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[26][15]~q ))))) 
// # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[30][15]~q  & ( !\regbank|Register[22][15]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[18][15]~q )) # (\reg1|Mux1~0_combout  & 
// ((\regbank|Register[26][15]~q ))))) ) ) )

	.dataa(!\regbank|Register[18][15]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[26][15]~q ),
	.datae(!\regbank|Register[30][15]~q ),
	.dataf(!\regbank|Register[22][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~157 .extended_lut = "off";
defparam \idex|RVALUE1~157 .lut_mask = 64'h404C434F707C737F;
defparam \idex|RVALUE1~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N42
cyclonev_lcell_comb \idex|RVALUE1~156 (
// Equation(s):
// \idex|RVALUE1~156_combout  = ( \regbank|Register[29][15]~q  & ( \regbank|Register[17][15]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[25][15]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # 
// (\regbank|Register[21][15]~q ))) ) ) ) # ( !\regbank|Register[29][15]~q  & ( \regbank|Register[17][15]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[25][15]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][15]~q  
// & (!\reg1|Mux1~0_combout ))) ) ) ) # ( \regbank|Register[29][15]~q  & ( !\regbank|Register[17][15]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[25][15]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # 
// (\regbank|Register[21][15]~q ))) ) ) ) # ( !\regbank|Register[29][15]~q  & ( !\regbank|Register[17][15]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[25][15]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][15]~q  & 
// (!\reg1|Mux1~0_combout ))) ) ) )

	.dataa(!\regbank|Register[21][15]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[25][15]~q ),
	.datae(!\regbank|Register[29][15]~q ),
	.dataf(!\regbank|Register[17][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~156 .extended_lut = "off";
defparam \idex|RVALUE1~156 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \idex|RVALUE1~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N54
cyclonev_lcell_comb \idex|RVALUE1~158 (
// Equation(s):
// \idex|RVALUE1~158_combout  = ( \regbank|Register[31][15]~q  & ( \regbank|Register[23][15]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][15]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][15]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][15]~q  & ( \regbank|Register[23][15]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][15]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][15]~q )))) # (\reg1|Mux2~0_combout  & 
// (((!\reg1|Mux1~0_combout )))) ) ) ) # ( \regbank|Register[31][15]~q  & ( !\regbank|Register[23][15]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][15]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][15]~q )))) 
// # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[31][15]~q  & ( !\regbank|Register[23][15]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][15]~q ))) # (\reg1|Mux1~0_combout  & 
// (\regbank|Register[27][15]~q )))) ) ) )

	.dataa(!\regbank|Register[27][15]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[19][15]~q ),
	.datae(!\regbank|Register[31][15]~q ),
	.dataf(!\regbank|Register[23][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~158 .extended_lut = "off";
defparam \idex|RVALUE1~158 .lut_mask = 64'h04C407C734F437F7;
defparam \idex|RVALUE1~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \idex|RVALUE1~155 (
// Equation(s):
// \idex|RVALUE1~155_combout  = ( \regbank|Register[28][15]~q  & ( \regbank|Register[20][15]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[16][15]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][15]~q )))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[28][15]~q  & ( \regbank|Register[20][15]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[16][15]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][15]~q ))))) # (\reg1|Mux2~0_combout  & 
// (((!\reg1|Mux1~0_combout )))) ) ) ) # ( \regbank|Register[28][15]~q  & ( !\regbank|Register[20][15]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[16][15]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][15]~q ))))) 
// # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[28][15]~q  & ( !\regbank|Register[20][15]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[16][15]~q )) # (\reg1|Mux1~0_combout  & 
// ((\regbank|Register[24][15]~q ))))) ) ) )

	.dataa(!\regbank|Register[16][15]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[24][15]~q ),
	.datae(!\regbank|Register[28][15]~q ),
	.dataf(!\regbank|Register[20][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~155 .extended_lut = "off";
defparam \idex|RVALUE1~155 .lut_mask = 64'h404C434F707C737F;
defparam \idex|RVALUE1~155 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \idex|RVALUE1~159 (
// Equation(s):
// \idex|RVALUE1~159_combout  = ( \reg1|Mux4~0_combout  & ( \idex|RVALUE1~155_combout  & ( (!\reg1|Mux3~0_combout  & (\idex|RVALUE1~156_combout )) # (\reg1|Mux3~0_combout  & ((\idex|RVALUE1~158_combout ))) ) ) ) # ( !\reg1|Mux4~0_combout  & ( 
// \idex|RVALUE1~155_combout  & ( (!\reg1|Mux3~0_combout ) # (\idex|RVALUE1~157_combout ) ) ) ) # ( \reg1|Mux4~0_combout  & ( !\idex|RVALUE1~155_combout  & ( (!\reg1|Mux3~0_combout  & (\idex|RVALUE1~156_combout )) # (\reg1|Mux3~0_combout  & 
// ((\idex|RVALUE1~158_combout ))) ) ) ) # ( !\reg1|Mux4~0_combout  & ( !\idex|RVALUE1~155_combout  & ( (\idex|RVALUE1~157_combout  & \reg1|Mux3~0_combout ) ) ) )

	.dataa(!\idex|RVALUE1~157_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\idex|RVALUE1~156_combout ),
	.datad(!\idex|RVALUE1~158_combout ),
	.datae(!\reg1|Mux4~0_combout ),
	.dataf(!\idex|RVALUE1~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~159 .extended_lut = "off";
defparam \idex|RVALUE1~159 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \idex|RVALUE1~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N33
cyclonev_lcell_comb \idex|RVALUE1~165 (
// Equation(s):
// \idex|RVALUE1~165_combout  = ( \idex|RVALUE1~159_combout  & ( (((\idex|RVALUE1~160_combout  & \idex|RVALUE1[20]~0_combout )) # (\reg1|Mux0~0_combout )) # (\idex|RVALUE1~164_combout ) ) ) # ( !\idex|RVALUE1~159_combout  & ( (!\reg1|Mux0~0_combout  & 
// (((\idex|RVALUE1~160_combout  & \idex|RVALUE1[20]~0_combout )) # (\idex|RVALUE1~164_combout ))) ) )

	.dataa(!\idex|RVALUE1~160_combout ),
	.datab(!\idex|RVALUE1~164_combout ),
	.datac(!\reg1|Mux0~0_combout ),
	.datad(!\idex|RVALUE1[20]~0_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~165 .extended_lut = "off";
defparam \idex|RVALUE1~165 .lut_mask = 64'h307030703F7F3F7F;
defparam \idex|RVALUE1~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N30
cyclonev_lcell_comb \idex|RVALUE1[15]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[15]~SCLR_LUT_combout  = ( \idex|RVALUE1~165_combout  & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[15]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[15]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[15]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \idex|RVALUE1[15]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N32
dffeas \idex|RVALUE1[15]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[15]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[15]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[15]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[15]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N47
dffeas \idex|IMMVALUE[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [14]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[14] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N40
dffeas \datamen|DataOut[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[14] .is_wysiwyg = "true";
defparam \datamen|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N23
dffeas \menwb|WRITEDATA[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[14] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N2
dffeas \regbank|Register[9][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][14] .is_wysiwyg = "true";
defparam \regbank|Register[9][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N3
cyclonev_lcell_comb \regbank|Register[8][14]~feeder (
// Equation(s):
// \regbank|Register[8][14]~feeder_combout  = \menwb|WRITEDATA [14]

	.dataa(!\menwb|WRITEDATA [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][14]~feeder .extended_lut = "off";
defparam \regbank|Register[8][14]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N4
dffeas \regbank|Register[8][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][14] .is_wysiwyg = "true";
defparam \regbank|Register[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N20
dffeas \regbank|Register[10][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][14] .is_wysiwyg = "true";
defparam \regbank|Register[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N55
dffeas \regbank|Register[11][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][14] .is_wysiwyg = "true";
defparam \regbank|Register[11][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N54
cyclonev_lcell_comb \idex|RVALUE1~193 (
// Equation(s):
// \idex|RVALUE1~193_combout  = ( \regbank|Register[11][14]~q  & ( \reg1|Mux3~0_combout  & ( (\reg1|Mux4~0_combout ) # (\regbank|Register[10][14]~q ) ) ) ) # ( !\regbank|Register[11][14]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[10][14]~q  & 
// !\reg1|Mux4~0_combout ) ) ) ) # ( \regbank|Register[11][14]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[8][14]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][14]~q )) ) ) ) # ( !\regbank|Register[11][14]~q  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[8][14]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][14]~q )) ) ) )

	.dataa(!\regbank|Register[9][14]~q ),
	.datab(!\regbank|Register[8][14]~q ),
	.datac(!\regbank|Register[10][14]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[11][14]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~193 .extended_lut = "off";
defparam \idex|RVALUE1~193 .lut_mask = 64'h335533550F000FFF;
defparam \idex|RVALUE1~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \regbank|Register[17][14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][14]~DUPLICATE .is_wysiwyg = "true";
defparam \regbank|Register[17][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \regbank|Register[25][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][14] .is_wysiwyg = "true";
defparam \regbank|Register[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \regbank|Register[29][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][14] .is_wysiwyg = "true";
defparam \regbank|Register[29][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \regbank|Register[21][14]~feeder (
// Equation(s):
// \regbank|Register[21][14]~feeder_combout  = ( \menwb|WRITEDATA [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][14]~feeder .extended_lut = "off";
defparam \regbank|Register[21][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[21][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N37
dffeas \regbank|Register[21][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][14] .is_wysiwyg = "true";
defparam \regbank|Register[21][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \idex|RVALUE1~189 (
// Equation(s):
// \idex|RVALUE1~189_combout  = ( \regbank|Register[29][14]~q  & ( \regbank|Register[21][14]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[17][14]~DUPLICATE_q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[25][14]~q )))) # (\reg1|Mux2~0_combout ) ) 
// ) ) # ( !\regbank|Register[29][14]~q  & ( \regbank|Register[21][14]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # (\regbank|Register[17][14]~DUPLICATE_q ))) # (\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & \regbank|Register[25][14]~q 
// )))) ) ) ) # ( \regbank|Register[29][14]~q  & ( !\regbank|Register[21][14]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[17][14]~DUPLICATE_q  & (!\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[25][14]~q ) # 
// (\reg1|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[29][14]~q  & ( !\regbank|Register[21][14]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[17][14]~DUPLICATE_q )) # (\reg1|Mux1~0_combout  & 
// ((\regbank|Register[25][14]~q ))))) ) ) )

	.dataa(!\regbank|Register[17][14]~DUPLICATE_q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[25][14]~q ),
	.datae(!\regbank|Register[29][14]~q ),
	.dataf(!\regbank|Register[21][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~189 .extended_lut = "off";
defparam \idex|RVALUE1~189 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N56
dffeas \regbank|Register[24][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][14] .is_wysiwyg = "true";
defparam \regbank|Register[24][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \regbank|Register[20][14]~feeder (
// Equation(s):
// \regbank|Register[20][14]~feeder_combout  = \menwb|WRITEDATA [14]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[20][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[20][14]~feeder .extended_lut = "off";
defparam \regbank|Register[20][14]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[20][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \regbank|Register[20][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[20][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][14] .is_wysiwyg = "true";
defparam \regbank|Register[20][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \regbank|Register[16][14]~feeder (
// Equation(s):
// \regbank|Register[16][14]~feeder_combout  = ( \menwb|WRITEDATA [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][14]~feeder .extended_lut = "off";
defparam \regbank|Register[16][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[16][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \regbank|Register[16][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][14] .is_wysiwyg = "true";
defparam \regbank|Register[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N32
dffeas \regbank|Register[28][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][14] .is_wysiwyg = "true";
defparam \regbank|Register[28][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N30
cyclonev_lcell_comb \idex|RVALUE1~188 (
// Equation(s):
// \idex|RVALUE1~188_combout  = ( \regbank|Register[28][14]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[24][14]~q ) ) ) ) # ( !\regbank|Register[28][14]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[24][14]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[28][14]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[16][14]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][14]~q )) ) ) ) # ( !\regbank|Register[28][14]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[16][14]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][14]~q )) ) ) )

	.dataa(!\regbank|Register[24][14]~q ),
	.datab(!\regbank|Register[20][14]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[16][14]~q ),
	.datae(!\regbank|Register[28][14]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~188 .extended_lut = "off";
defparam \idex|RVALUE1~188 .lut_mask = 64'h03F303F350505F5F;
defparam \idex|RVALUE1~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \regbank|Register[23][14]~feeder (
// Equation(s):
// \regbank|Register[23][14]~feeder_combout  = \menwb|WRITEDATA [14]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][14]~feeder .extended_lut = "off";
defparam \regbank|Register[23][14]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[23][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N2
dffeas \regbank|Register[23][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][14] .is_wysiwyg = "true";
defparam \regbank|Register[23][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \regbank|Register[19][14]~feeder (
// Equation(s):
// \regbank|Register[19][14]~feeder_combout  = ( \menwb|WRITEDATA [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][14]~feeder .extended_lut = "off";
defparam \regbank|Register[19][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[19][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N34
dffeas \regbank|Register[19][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][14] .is_wysiwyg = "true";
defparam \regbank|Register[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N8
dffeas \regbank|Register[31][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][14] .is_wysiwyg = "true";
defparam \regbank|Register[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N32
dffeas \regbank|Register[27][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][14] .is_wysiwyg = "true";
defparam \regbank|Register[27][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \idex|RVALUE1~191 (
// Equation(s):
// \idex|RVALUE1~191_combout  = ( \regbank|Register[31][14]~q  & ( \regbank|Register[27][14]~q  & ( ((!\reg1|Mux2~0_combout  & ((\regbank|Register[19][14]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][14]~q ))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][14]~q  & ( \regbank|Register[27][14]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[19][14]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][14]~q )))) # (\reg1|Mux1~0_combout  & 
// (!\reg1|Mux2~0_combout )) ) ) ) # ( \regbank|Register[31][14]~q  & ( !\regbank|Register[27][14]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[19][14]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][14]~q )))) # 
// (\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout )) ) ) ) # ( !\regbank|Register[31][14]~q  & ( !\regbank|Register[27][14]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[19][14]~q ))) # (\reg1|Mux2~0_combout  & 
// (\regbank|Register[23][14]~q )))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[23][14]~q ),
	.datad(!\regbank|Register[19][14]~q ),
	.datae(!\regbank|Register[31][14]~q ),
	.dataf(!\regbank|Register[27][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~191 .extended_lut = "off";
defparam \idex|RVALUE1~191 .lut_mask = 64'h028A139B46CE57DF;
defparam \idex|RVALUE1~191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N20
dffeas \regbank|Register[26][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][14] .is_wysiwyg = "true";
defparam \regbank|Register[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N4
dffeas \regbank|Register[18][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][14] .is_wysiwyg = "true";
defparam \regbank|Register[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N26
dffeas \regbank|Register[30][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][14] .is_wysiwyg = "true";
defparam \regbank|Register[30][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \regbank|Register[22][14]~feeder (
// Equation(s):
// \regbank|Register[22][14]~feeder_combout  = ( \menwb|WRITEDATA [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[22][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[22][14]~feeder .extended_lut = "off";
defparam \regbank|Register[22][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[22][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N14
dffeas \regbank|Register[22][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[22][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][14] .is_wysiwyg = "true";
defparam \regbank|Register[22][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \idex|RVALUE1~190 (
// Equation(s):
// \idex|RVALUE1~190_combout  = ( \regbank|Register[30][14]~q  & ( \regbank|Register[22][14]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[18][14]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][14]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[30][14]~q  & ( \regbank|Register[22][14]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[18][14]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][14]~q )))) # (\reg1|Mux2~0_combout  & 
// (((!\reg1|Mux1~0_combout )))) ) ) ) # ( \regbank|Register[30][14]~q  & ( !\regbank|Register[22][14]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[18][14]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][14]~q )))) 
// # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[30][14]~q  & ( !\regbank|Register[22][14]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[18][14]~q ))) # (\reg1|Mux1~0_combout  & 
// (\regbank|Register[26][14]~q )))) ) ) )

	.dataa(!\regbank|Register[26][14]~q ),
	.datab(!\regbank|Register[18][14]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\regbank|Register[30][14]~q ),
	.dataf(!\regbank|Register[22][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~190 .extended_lut = "off";
defparam \idex|RVALUE1~190 .lut_mask = 64'h3050305F3F503F5F;
defparam \idex|RVALUE1~190 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \idex|RVALUE1~192 (
// Equation(s):
// \idex|RVALUE1~192_combout  = ( \idex|RVALUE1~190_combout  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout ) # (\idex|RVALUE1~191_combout ) ) ) ) # ( !\idex|RVALUE1~190_combout  & ( \reg1|Mux3~0_combout  & ( (\reg1|Mux4~0_combout  & 
// \idex|RVALUE1~191_combout ) ) ) ) # ( \idex|RVALUE1~190_combout  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~188_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~189_combout )) ) ) ) # ( !\idex|RVALUE1~190_combout  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~188_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~189_combout )) ) ) )

	.dataa(!\idex|RVALUE1~189_combout ),
	.datab(!\idex|RVALUE1~188_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\idex|RVALUE1~191_combout ),
	.datae(!\idex|RVALUE1~190_combout ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~192 .extended_lut = "off";
defparam \idex|RVALUE1~192 .lut_mask = 64'h35353535000FF0FF;
defparam \idex|RVALUE1~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N26
dffeas \regbank|Register[6][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][14] .is_wysiwyg = "true";
defparam \regbank|Register[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N39
cyclonev_lcell_comb \regbank|Register[4][14]~feeder (
// Equation(s):
// \regbank|Register[4][14]~feeder_combout  = ( \menwb|WRITEDATA [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][14]~feeder .extended_lut = "off";
defparam \regbank|Register[4][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[4][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N40
dffeas \regbank|Register[4][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][14] .is_wysiwyg = "true";
defparam \regbank|Register[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N2
dffeas \regbank|Register[7][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][14] .is_wysiwyg = "true";
defparam \regbank|Register[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N38
dffeas \regbank|Register[5][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][14] .is_wysiwyg = "true";
defparam \regbank|Register[5][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \idex|RVALUE1~195 (
// Equation(s):
// \idex|RVALUE1~195_combout  = ( \regbank|Register[7][14]~q  & ( \regbank|Register[5][14]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[4][14]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][14]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][14]~q  & ( \regbank|Register[5][14]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout ) # (\regbank|Register[4][14]~q )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][14]~q  & ((!\reg1|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[7][14]~q  & ( !\regbank|Register[5][14]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[4][14]~q  & !\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[6][14]~q ))) ) ) ) # ( 
// !\regbank|Register[7][14]~q  & ( !\regbank|Register[5][14]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[4][14]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][14]~q )))) ) ) )

	.dataa(!\regbank|Register[6][14]~q ),
	.datab(!\regbank|Register[4][14]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[7][14]~q ),
	.dataf(!\regbank|Register[5][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~195 .extended_lut = "off";
defparam \idex|RVALUE1~195 .lut_mask = 64'h3500350F35F035FF;
defparam \idex|RVALUE1~195 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N2
dffeas \regbank|Register[0][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][14] .is_wysiwyg = "true";
defparam \regbank|Register[0][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N33
cyclonev_lcell_comb \regbank|Register[1][14]~feeder (
// Equation(s):
// \regbank|Register[1][14]~feeder_combout  = ( \menwb|WRITEDATA [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][14]~feeder .extended_lut = "off";
defparam \regbank|Register[1][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[1][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N34
dffeas \regbank|Register[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][14] .is_wysiwyg = "true";
defparam \regbank|Register[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N32
dffeas \regbank|Register[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][14] .is_wysiwyg = "true";
defparam \regbank|Register[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N26
dffeas \regbank|Register[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][14] .is_wysiwyg = "true";
defparam \regbank|Register[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \idex|RVALUE1~196 (
// Equation(s):
// \idex|RVALUE1~196_combout  = ( \regbank|Register[3][14]~q  & ( \regbank|Register[2][14]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][14]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][14]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][14]~q  & ( \regbank|Register[2][14]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][14]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][14]~q ))))) # (\reg1|Mux3~0_combout  & 
// (((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[3][14]~q  & ( !\regbank|Register[2][14]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][14]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][14]~q ))))) # 
// (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[3][14]~q  & ( !\regbank|Register[2][14]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][14]~q )) # (\reg1|Mux4~0_combout  & 
// ((\regbank|Register[1][14]~q ))))) ) ) )

	.dataa(!\regbank|Register[0][14]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[1][14]~q ),
	.datae(!\regbank|Register[3][14]~q ),
	.dataf(!\regbank|Register[2][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~196 .extended_lut = "off";
defparam \idex|RVALUE1~196 .lut_mask = 64'h404C434F707C737F;
defparam \idex|RVALUE1~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N37
dffeas \regbank|Register[12][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][14] .is_wysiwyg = "true";
defparam \regbank|Register[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N25
dffeas \regbank|Register[14][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][14] .is_wysiwyg = "true";
defparam \regbank|Register[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N32
dffeas \regbank|Register[15][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][14] .is_wysiwyg = "true";
defparam \regbank|Register[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N35
dffeas \regbank|Register[13][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][14] .is_wysiwyg = "true";
defparam \regbank|Register[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N30
cyclonev_lcell_comb \idex|RVALUE1~194 (
// Equation(s):
// \idex|RVALUE1~194_combout  = ( \regbank|Register[15][14]~q  & ( \regbank|Register[13][14]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][14]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][14]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][14]~q  & ( \regbank|Register[13][14]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][14]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][14]~q ))))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[15][14]~q  & ( !\regbank|Register[13][14]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][14]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][14]~q ))))) 
// # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[15][14]~q  & ( !\regbank|Register[13][14]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][14]~q )) # (\reg1|Mux3~0_combout  & 
// ((\regbank|Register[14][14]~q ))))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[12][14]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[14][14]~q ),
	.datae(!\regbank|Register[15][14]~q ),
	.dataf(!\regbank|Register[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~194 .extended_lut = "off";
defparam \idex|RVALUE1~194 .lut_mask = 64'h202A252F707A757F;
defparam \idex|RVALUE1~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \idex|RVALUE1~197 (
// Equation(s):
// \idex|RVALUE1~197_combout  = ( \idex|RVALUE1~196_combout  & ( \idex|RVALUE1~194_combout  & ( (!\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout )) # (\reg1|Mux2~0_combout  & ((\idex|RVALUE1~195_combout ) # (\reg1|Mux1~0_combout ))) ) ) ) # ( 
// !\idex|RVALUE1~196_combout  & ( \idex|RVALUE1~194_combout  & ( (\reg1|Mux2~0_combout  & ((\idex|RVALUE1~195_combout ) # (\reg1|Mux1~0_combout ))) ) ) ) # ( \idex|RVALUE1~196_combout  & ( !\idex|RVALUE1~194_combout  & ( (!\reg1|Mux1~0_combout  & 
// ((!\reg1|Mux2~0_combout ) # (\idex|RVALUE1~195_combout ))) ) ) ) # ( !\idex|RVALUE1~196_combout  & ( !\idex|RVALUE1~194_combout  & ( (\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout  & \idex|RVALUE1~195_combout )) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\idex|RVALUE1~195_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~196_combout ),
	.dataf(!\idex|RVALUE1~194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~197 .extended_lut = "off";
defparam \idex|RVALUE1~197 .lut_mask = 64'h04048C8C15159D9D;
defparam \idex|RVALUE1~197 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N0
cyclonev_lcell_comb \idex|RVALUE1~198 (
// Equation(s):
// \idex|RVALUE1~198_combout  = ( \idex|RVALUE1~197_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~192_combout ) ) ) # ( !\idex|RVALUE1~197_combout  & ( (!\reg1|Mux0~0_combout  & (\idex|RVALUE1~193_combout  & (\idex|RVALUE1[20]~0_combout ))) # 
// (\reg1|Mux0~0_combout  & (((\idex|RVALUE1~192_combout )))) ) )

	.dataa(!\idex|RVALUE1~193_combout ),
	.datab(!\reg1|Mux0~0_combout ),
	.datac(!\idex|RVALUE1[20]~0_combout ),
	.datad(!\idex|RVALUE1~192_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~198 .extended_lut = "off";
defparam \idex|RVALUE1~198 .lut_mask = 64'h04370437CCFFCCFF;
defparam \idex|RVALUE1~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N39
cyclonev_lcell_comb \idex|RVALUE1[14]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[14]~SCLR_LUT_combout  = ( \idex|RVALUE1~198_combout  & ( !\Reset~input_o  ) )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[14]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[14]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[14]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \idex|RVALUE1[14]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N41
dffeas \idex|RVALUE1[14]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[14]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[14]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[14]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[14]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N52
dffeas \regbank|Register[17][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][14] .is_wysiwyg = "true";
defparam \regbank|Register[17][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \idex|RVALUE2~189 (
// Equation(s):
// \idex|RVALUE2~189_combout  = ( \regbank|Register[25][14]~q  & ( \regbank|Register[21][14]~q  & ( (!\reg2|Mux1~0_combout  & (((\regbank|Register[17][14]~q )) # (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout ) # 
// ((\regbank|Register[29][14]~q )))) ) ) ) # ( !\regbank|Register[25][14]~q  & ( \regbank|Register[21][14]~q  & ( (!\reg2|Mux1~0_combout  & (((\regbank|Register[17][14]~q )) # (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (\reg2|Mux2~0_combout  & 
// (\regbank|Register[29][14]~q ))) ) ) ) # ( \regbank|Register[25][14]~q  & ( !\regbank|Register[21][14]~q  & ( (!\reg2|Mux1~0_combout  & (!\reg2|Mux2~0_combout  & ((\regbank|Register[17][14]~q )))) # (\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout ) # 
// ((\regbank|Register[29][14]~q )))) ) ) ) # ( !\regbank|Register[25][14]~q  & ( !\regbank|Register[21][14]~q  & ( (!\reg2|Mux1~0_combout  & (!\reg2|Mux2~0_combout  & ((\regbank|Register[17][14]~q )))) # (\reg2|Mux1~0_combout  & (\reg2|Mux2~0_combout  & 
// (\regbank|Register[29][14]~q ))) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\regbank|Register[29][14]~q ),
	.datad(!\regbank|Register[17][14]~q ),
	.datae(!\regbank|Register[25][14]~q ),
	.dataf(!\regbank|Register[21][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~189 .extended_lut = "off";
defparam \idex|RVALUE2~189 .lut_mask = 64'h018945CD23AB67EF;
defparam \idex|RVALUE2~189 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \idex|RVALUE2~188 (
// Equation(s):
// \idex|RVALUE2~188_combout  = ( \regbank|Register[24][14]~q  & ( \regbank|Register[16][14]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][14]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[28][14]~q )))) ) ) ) # ( 
// !\regbank|Register[24][14]~q  & ( \regbank|Register[16][14]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[20][14]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[28][14]~q )))) ) ) ) # ( 
// \regbank|Register[24][14]~q  & ( !\regbank|Register[16][14]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[20][14]~q  & (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[28][14]~q )))) ) ) ) # ( 
// !\regbank|Register[24][14]~q  & ( !\regbank|Register[16][14]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][14]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[28][14]~q ))))) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\regbank|Register[20][14]~q ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[28][14]~q ),
	.datae(!\regbank|Register[24][14]~q ),
	.dataf(!\regbank|Register[16][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~188 .extended_lut = "off";
defparam \idex|RVALUE2~188 .lut_mask = 64'h02075257A2A7F2F7;
defparam \idex|RVALUE2~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N30
cyclonev_lcell_comb \idex|RVALUE2~191 (
// Equation(s):
// \idex|RVALUE2~191_combout  = ( \regbank|Register[27][14]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][14]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][14]~q ))) ) ) ) # ( !\regbank|Register[27][14]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][14]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][14]~q ))) ) ) ) # ( \regbank|Register[27][14]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[19][14]~q ) # 
// (\reg2|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[27][14]~q  & ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & \regbank|Register[19][14]~q ) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\regbank|Register[19][14]~q ),
	.datac(!\regbank|Register[23][14]~q ),
	.datad(!\regbank|Register[31][14]~q ),
	.datae(!\regbank|Register[27][14]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~191 .extended_lut = "off";
defparam \idex|RVALUE2~191 .lut_mask = 64'h222277770A5F0A5F;
defparam \idex|RVALUE2~191 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \idex|RVALUE2~190 (
// Equation(s):
// \idex|RVALUE2~190_combout  = ( \regbank|Register[26][14]~q  & ( \regbank|Register[30][14]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][14]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][14]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[26][14]~q  & ( \regbank|Register[30][14]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][14]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((\regbank|Register[22][14]~q ) # (\reg2|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[26][14]~q  & ( !\regbank|Register[30][14]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[18][14]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[22][14]~q )))) ) ) ) # ( 
// !\regbank|Register[26][14]~q  & ( !\regbank|Register[30][14]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][14]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][14]~q ))))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[18][14]~q ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[22][14]~q ),
	.datae(!\regbank|Register[26][14]~q ),
	.dataf(!\regbank|Register[30][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~190 .extended_lut = "off";
defparam \idex|RVALUE2~190 .lut_mask = 64'h20702A7A25752F7F;
defparam \idex|RVALUE2~190 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \idex|RVALUE2~192 (
// Equation(s):
// \idex|RVALUE2~192_combout  = ( \idex|RVALUE2~191_combout  & ( \idex|RVALUE2~190_combout  & ( ((!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~188_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~189_combout ))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\idex|RVALUE2~191_combout  & ( \idex|RVALUE2~190_combout  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~188_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~189_combout )))) # (\reg2|Mux3~0_combout  & 
// (((!\reg2|Mux4~0_combout )))) ) ) ) # ( \idex|RVALUE2~191_combout  & ( !\idex|RVALUE2~190_combout  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~188_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~189_combout )))) # 
// (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )))) ) ) ) # ( !\idex|RVALUE2~191_combout  & ( !\idex|RVALUE2~190_combout  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~188_combout ))) # (\reg2|Mux4~0_combout  & 
// (\idex|RVALUE2~189_combout )))) ) ) )

	.dataa(!\idex|RVALUE2~189_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\idex|RVALUE2~188_combout ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\idex|RVALUE2~191_combout ),
	.dataf(!\idex|RVALUE2~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~192 .extended_lut = "off";
defparam \idex|RVALUE2~192 .lut_mask = 64'h0C440C773F443F77;
defparam \idex|RVALUE2~192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N18
cyclonev_lcell_comb \idex|RVALUE2~193 (
// Equation(s):
// \idex|RVALUE2~193_combout  = ( \regbank|Register[10][14]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][14]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][14]~q )) ) ) ) # ( !\regbank|Register[10][14]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][14]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][14]~q )) ) ) ) # ( \regbank|Register[10][14]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][14]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[10][14]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[8][14]~q ) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[11][14]~q ),
	.datac(!\regbank|Register[9][14]~q ),
	.datad(!\regbank|Register[8][14]~q ),
	.datae(!\regbank|Register[10][14]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~193 .extended_lut = "off";
defparam \idex|RVALUE2~193 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \idex|RVALUE2~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N24
cyclonev_lcell_comb \idex|RVALUE2~194 (
// Equation(s):
// \idex|RVALUE2~194_combout  = ( \regbank|Register[14][14]~q  & ( \regbank|Register[15][14]~q  & ( ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][14]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][14]~q ))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[14][14]~q  & ( \regbank|Register[15][14]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][14]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][14]~q )))) # (\reg2|Mux3~0_combout  & 
// (((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[14][14]~q  & ( !\regbank|Register[15][14]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][14]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][14]~q )))) # 
// (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[14][14]~q  & ( !\regbank|Register[15][14]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][14]~q ))) # (\reg2|Mux4~0_combout  & 
// (\regbank|Register[13][14]~q )))) ) ) )

	.dataa(!\regbank|Register[13][14]~q ),
	.datab(!\regbank|Register[12][14]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[14][14]~q ),
	.dataf(!\regbank|Register[15][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~194 .extended_lut = "off";
defparam \idex|RVALUE2~194 .lut_mask = 64'h30503F50305F3F5F;
defparam \idex|RVALUE2~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \idex|RVALUE2~196 (
// Equation(s):
// \idex|RVALUE2~196_combout  = ( \regbank|Register[2][14]~q  & ( \regbank|Register[3][14]~q  & ( ((!\reg2|Mux4~0_combout  & (\regbank|Register[0][14]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[1][14]~q )))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[2][14]~q  & ( \regbank|Register[3][14]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[0][14]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((\regbank|Register[1][14]~q ) # (\reg2|Mux3~0_combout )))) ) ) ) # ( 
// \regbank|Register[2][14]~q  & ( !\regbank|Register[3][14]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[0][14]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout  & \regbank|Register[1][14]~q )))) ) ) ) # ( 
// !\regbank|Register[2][14]~q  & ( !\regbank|Register[3][14]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[0][14]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[1][14]~q ))))) ) ) )

	.dataa(!\regbank|Register[0][14]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[1][14]~q ),
	.datae(!\regbank|Register[2][14]~q ),
	.dataf(!\regbank|Register[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~196 .extended_lut = "off";
defparam \idex|RVALUE2~196 .lut_mask = 64'h40704C7C43734F7F;
defparam \idex|RVALUE2~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N24
cyclonev_lcell_comb \idex|RVALUE2~195 (
// Equation(s):
// \idex|RVALUE2~195_combout  = ( \regbank|Register[6][14]~q  & ( \regbank|Register[5][14]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[4][14]~q )) # (\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout ) # 
// ((\regbank|Register[7][14]~q )))) ) ) ) # ( !\regbank|Register[6][14]~q  & ( \regbank|Register[5][14]~q  & ( (!\reg2|Mux4~0_combout  & (!\reg2|Mux3~0_combout  & ((\regbank|Register[4][14]~q )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout ) # 
// ((\regbank|Register[7][14]~q )))) ) ) ) # ( \regbank|Register[6][14]~q  & ( !\regbank|Register[5][14]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[4][14]~q )) # (\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (\reg2|Mux3~0_combout  & 
// (\regbank|Register[7][14]~q ))) ) ) ) # ( !\regbank|Register[6][14]~q  & ( !\regbank|Register[5][14]~q  & ( (!\reg2|Mux4~0_combout  & (!\reg2|Mux3~0_combout  & ((\regbank|Register[4][14]~q )))) # (\reg2|Mux4~0_combout  & (\reg2|Mux3~0_combout  & 
// (\regbank|Register[7][14]~q ))) ) ) )

	.dataa(!\reg2|Mux4~0_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[7][14]~q ),
	.datad(!\regbank|Register[4][14]~q ),
	.datae(!\regbank|Register[6][14]~q ),
	.dataf(!\regbank|Register[5][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~195 .extended_lut = "off";
defparam \idex|RVALUE2~195 .lut_mask = 64'h018923AB45CD67EF;
defparam \idex|RVALUE2~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N39
cyclonev_lcell_comb \idex|RVALUE2~197 (
// Equation(s):
// \idex|RVALUE2~197_combout  = ( \idex|RVALUE2~196_combout  & ( \idex|RVALUE2~195_combout  & ( (!\reg2|Mux1~0_combout ) # ((\reg2|Mux2~0_combout  & \idex|RVALUE2~194_combout )) ) ) ) # ( !\idex|RVALUE2~196_combout  & ( \idex|RVALUE2~195_combout  & ( 
// (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout ) # (\idex|RVALUE2~194_combout ))) ) ) ) # ( \idex|RVALUE2~196_combout  & ( !\idex|RVALUE2~195_combout  & ( (!\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout )) # (\reg2|Mux2~0_combout  & 
// (\reg2|Mux1~0_combout  & \idex|RVALUE2~194_combout )) ) ) ) # ( !\idex|RVALUE2~196_combout  & ( !\idex|RVALUE2~195_combout  & ( (\reg2|Mux2~0_combout  & (\reg2|Mux1~0_combout  & \idex|RVALUE2~194_combout )) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(gnd),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\idex|RVALUE2~194_combout ),
	.datae(!\idex|RVALUE2~196_combout ),
	.dataf(!\idex|RVALUE2~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~197 .extended_lut = "off";
defparam \idex|RVALUE2~197 .lut_mask = 64'h0005A0A55055F0F5;
defparam \idex|RVALUE2~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N15
cyclonev_lcell_comb \idex|RVALUE2~198 (
// Equation(s):
// \idex|RVALUE2~198_combout  = ( \idex|RVALUE2~193_combout  & ( \idex|RVALUE2~197_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~192_combout ) ) ) ) # ( !\idex|RVALUE2~193_combout  & ( \idex|RVALUE2~197_combout  & ( (!\reg2|Mux0~0_combout ) # 
// (\idex|RVALUE2~192_combout ) ) ) ) # ( \idex|RVALUE2~193_combout  & ( !\idex|RVALUE2~197_combout  & ( (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2[19]~0_combout ))) # (\reg2|Mux0~0_combout  & (\idex|RVALUE2~192_combout )) ) ) ) # ( !\idex|RVALUE2~193_combout 
//  & ( !\idex|RVALUE2~197_combout  & ( (\idex|RVALUE2~192_combout  & \reg2|Mux0~0_combout ) ) ) )

	.dataa(!\idex|RVALUE2~192_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2[19]~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE2~193_combout ),
	.dataf(!\idex|RVALUE2~197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~198 .extended_lut = "off";
defparam \idex|RVALUE2~198 .lut_mask = 64'h11111D1DDDDDDDDD;
defparam \idex|RVALUE2~198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N17
dffeas \idex|RVALUE2[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[14] .is_wysiwyg = "true";
defparam \idex|RVALUE2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N36
cyclonev_lcell_comb \alu|Add1~49 (
// Equation(s):
// \alu|Add1~49_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [12]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [12])) ) + ( \idex|RVALUE1[12]~_Duplicate_2_q  ) + ( \alu|Add1~46  ))
// \alu|Add1~50  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [12]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [12])) ) + ( \idex|RVALUE1[12]~_Duplicate_2_q  ) + ( \alu|Add1~46  ))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [12]),
	.datad(!\idex|RVALUE2 [12]),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~49_sumout ),
	.cout(\alu|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~49 .extended_lut = "off";
defparam \alu|Add1~49 .lut_mask = 64'h0000FF00000003CF;
defparam \alu|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N39
cyclonev_lcell_comb \alu|Add1~53 (
// Equation(s):
// \alu|Add1~53_sumout  = SUM(( \idex|RVALUE1[13]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [13]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [13])) ) + ( \alu|Add1~50  ))
// \alu|Add1~54  = CARRY(( \idex|RVALUE1[13]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [13]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [13])) ) + ( \alu|Add1~50  ))

	.dataa(!\idex|IMMVALUE [13]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [13]),
	.datad(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~53_sumout ),
	.cout(\alu|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~53 .extended_lut = "off";
defparam \alu|Add1~53 .lut_mask = 64'h0000E2E2000000FF;
defparam \alu|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N42
cyclonev_lcell_comb \alu|Add1~57 (
// Equation(s):
// \alu|Add1~57_sumout  = SUM(( \idex|RVALUE1[14]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [14]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [14])) ) + ( \alu|Add1~54  ))
// \alu|Add1~58  = CARRY(( \idex|RVALUE1[14]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [14]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [14])) ) + ( \alu|Add1~54  ))

	.dataa(!\idex|IMMVALUE [14]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [14]),
	.datag(gnd),
	.cin(\alu|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~57_sumout ),
	.cout(\alu|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~57 .extended_lut = "off";
defparam \alu|Add1~57 .lut_mask = 64'h0000EE2200000F0F;
defparam \alu|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N45
cyclonev_lcell_comb \alu|Add1~61 (
// Equation(s):
// \alu|Add1~61_sumout  = SUM(( \idex|RVALUE1[15]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [15]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [15])) ) + ( \alu|Add1~58  ))
// \alu|Add1~62  = CARRY(( \idex|RVALUE1[15]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [15]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [15])) ) + ( \alu|Add1~58  ))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [15]),
	.datad(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [15]),
	.datag(gnd),
	.cin(\alu|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~61_sumout ),
	.cout(\alu|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~61 .extended_lut = "off";
defparam \alu|Add1~61 .lut_mask = 64'h0000FC30000000FF;
defparam \alu|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N51
cyclonev_lcell_comb \exmen|MEMORYADDRESS~79 (
// Equation(s):
// \exmen|MEMORYADDRESS~79_combout  = ( \idex|OPCODE [1] & ( (!\idex|OPCODE [0]) # ((!\idex|OPCODE [2]) # (\idex|OPCODE [3])) ) ) # ( !\idex|OPCODE [1] & ( (!\idex|OPCODE [0]) # ((!\idex|OPCODE [3]) # (\idex|OPCODE [2])) ) )

	.dataa(!\idex|OPCODE [0]),
	.datab(!\idex|OPCODE [2]),
	.datac(!\idex|OPCODE [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|OPCODE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~79 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~79 .lut_mask = 64'hFBFBFBFBEFEFEFEF;
defparam \exmen|MEMORYADDRESS~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N9
cyclonev_lcell_comb \alumuxB|Output[15]~9 (
// Equation(s):
// \alumuxB|Output[15]~9_combout  = (!\idex|BSELECTOR [0] & (\idex|RVALUE2 [15])) # (\idex|BSELECTOR [0] & ((\idex|IMMVALUE [15])))

	.dataa(!\idex|RVALUE2 [15]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(gnd),
	.datad(!\idex|IMMVALUE [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[15]~9 .extended_lut = "off";
defparam \alumuxB|Output[15]~9 .lut_mask = 64'h4477447744774477;
defparam \alumuxB|Output[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~222 (
// Equation(s):
// \exmen|MEMORYADDRESS~222_combout  = ( !\exmen|MEMORYADDRESS~79_combout  & ( (!\exmen|MEMORYADDRESS~80_combout  & (\idex|OPCODE [4] & (\idex|RVALUE1[15]~_Duplicate_2_q  & (!\Reset~input_o  & \alumuxB|Output[15]~9_combout )))) ) ) # ( 
// \exmen|MEMORYADDRESS~79_combout  & ( (!\exmen|MEMORYADDRESS~80_combout  & (\idex|OPCODE [4] & (\alu|Add1~61_sumout  & (!\Reset~input_o )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~80_combout ),
	.datab(!\idex|OPCODE [4]),
	.datac(!\alu|Add1~61_sumout ),
	.datad(!\Reset~input_o ),
	.datae(!\exmen|MEMORYADDRESS~79_combout ),
	.dataf(!\alumuxB|Output[15]~9_combout ),
	.datag(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~222 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~222 .lut_mask = 64'h0000020002000200;
defparam \exmen|MEMORYADDRESS~222 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N45
cyclonev_lcell_comb \alumuxB|Output[14]~22 (
// Equation(s):
// \alumuxB|Output[14]~22_combout  = (!\idex|BSELECTOR [0] & (\idex|RVALUE2 [14])) # (\idex|BSELECTOR [0] & ((\idex|IMMVALUE [14])))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|RVALUE2 [14]),
	.datad(!\idex|IMMVALUE [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[14]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[14]~22 .extended_lut = "off";
defparam \alumuxB|Output[14]~22 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \alumuxB|Output[14]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~226 (
// Equation(s):
// \exmen|MEMORYADDRESS~226_combout  = ( !\exmen|MEMORYADDRESS~79_combout  & ( (!\exmen|MEMORYADDRESS~80_combout  & (\idex|OPCODE [4] & (\idex|RVALUE1[14]~_Duplicate_2_q  & (!\Reset~input_o  & \alumuxB|Output[14]~22_combout )))) ) ) # ( 
// \exmen|MEMORYADDRESS~79_combout  & ( (!\exmen|MEMORYADDRESS~80_combout  & (\idex|OPCODE [4] & (\alu|Add1~57_sumout  & (!\Reset~input_o )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~80_combout ),
	.datab(!\idex|OPCODE [4]),
	.datac(!\alu|Add1~57_sumout ),
	.datad(!\Reset~input_o ),
	.datae(!\exmen|MEMORYADDRESS~79_combout ),
	.dataf(!\alumuxB|Output[14]~22_combout ),
	.datag(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~226 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~226 .lut_mask = 64'h0000020002000200;
defparam \exmen|MEMORYADDRESS~226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~75 (
// Equation(s):
// \exmen|MEMORYADDRESS~75_combout  = ( \idex|OPCODE [2] & ( !\Reset~input_o  & ( (\idex|OPCODE [4] & ((!\idex|OPCODE [0]) # ((!\idex|OPCODE [1] & !\idex|OPCODE [3])))) ) ) ) # ( !\idex|OPCODE [2] & ( !\Reset~input_o  & ( (\idex|OPCODE [4] & ((!\idex|OPCODE 
// [1] & ((!\idex|OPCODE [0]) # (!\idex|OPCODE [3]))) # (\idex|OPCODE [1] & ((\idex|OPCODE [3]))))) ) ) )

	.dataa(!\idex|OPCODE [1]),
	.datab(!\idex|OPCODE [4]),
	.datac(!\idex|OPCODE [0]),
	.datad(!\idex|OPCODE [3]),
	.datae(!\idex|OPCODE [2]),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~75 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~75 .lut_mask = 64'h2231323000000000;
defparam \exmen|MEMORYADDRESS~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N42
cyclonev_lcell_comb \alu|Add0~53 (
// Equation(s):
// \alu|Add0~53_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [13]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [13])) ) + ( \idex|RVALUE1[13]~_Duplicate_2_q  ) + ( \alu|Add0~50  ))
// \alu|Add0~54  = CARRY(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [13]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [13])) ) + ( \idex|RVALUE1[13]~_Duplicate_2_q  ) + ( \alu|Add0~50  ))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [13]),
	.datad(!\idex|RVALUE2 [13]),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~53_sumout ),
	.cout(\alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~53 .extended_lut = "off";
defparam \alu|Add0~53 .lut_mask = 64'h0000FF000000FC30;
defparam \alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N45
cyclonev_lcell_comb \alu|Add0~57 (
// Equation(s):
// \alu|Add0~57_sumout  = SUM(( \idex|RVALUE1[14]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [14]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [14])) ) + ( \alu|Add0~54  ))
// \alu|Add0~58  = CARRY(( \idex|RVALUE1[14]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [14]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [14])) ) + ( \alu|Add0~54  ))

	.dataa(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [14]),
	.datag(gnd),
	.cin(\alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~57_sumout ),
	.cout(\alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~57 .extended_lut = "off";
defparam \alu|Add0~57 .lut_mask = 64'h000003CF00005555;
defparam \alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N48
cyclonev_lcell_comb \alu|Add0~61 (
// Equation(s):
// \alu|Add0~61_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [15]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [15])) ) + ( \idex|RVALUE1[15]~_Duplicate_2_q  ) + ( \alu|Add0~58  ))
// \alu|Add0~62  = CARRY(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [15]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [15])) ) + ( \idex|RVALUE1[15]~_Duplicate_2_q  ) + ( \alu|Add0~58  ))

	.dataa(!\idex|IMMVALUE [15]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~61_sumout ),
	.cout(\alu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~61 .extended_lut = "off";
defparam \alu|Add0~61 .lut_mask = 64'h0000FF000000E2E2;
defparam \alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N50
dffeas \regbank|Register[6][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][8] .is_wysiwyg = "true";
defparam \regbank|Register[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N40
dffeas \regbank|Register[5][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][8] .is_wysiwyg = "true";
defparam \regbank|Register[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N55
dffeas \regbank|Register[7][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][8] .is_wysiwyg = "true";
defparam \regbank|Register[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N18
cyclonev_lcell_comb \regbank|Register[4][8]~feeder (
// Equation(s):
// \regbank|Register[4][8]~feeder_combout  = \menwb|WRITEDATA [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][8]~feeder .extended_lut = "off";
defparam \regbank|Register[4][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N20
dffeas \regbank|Register[4][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][8] .is_wysiwyg = "true";
defparam \regbank|Register[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N54
cyclonev_lcell_comb \idex|RVALUE1~74 (
// Equation(s):
// \idex|RVALUE1~74_combout  = ( \regbank|Register[7][8]~q  & ( \regbank|Register[4][8]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[5][8]~q )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[6][8]~q ))) ) ) ) # ( !\regbank|Register[7][8]~q  & ( \regbank|Register[4][8]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[5][8]~q )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][8]~q  & 
// ((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[7][8]~q  & ( !\regbank|Register[4][8]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[5][8]~q  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[6][8]~q ))) ) ) ) # ( !\regbank|Register[7][8]~q  & ( !\regbank|Register[4][8]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[5][8]~q  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][8]~q  & 
// ((!\reg1|Mux4~0_combout )))) ) ) )

	.dataa(!\regbank|Register[6][8]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[5][8]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[7][8]~q ),
	.dataf(!\regbank|Register[4][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~74 .extended_lut = "off";
defparam \idex|RVALUE1~74 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \idex|RVALUE1~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N56
dffeas \regbank|Register[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][8] .is_wysiwyg = "true";
defparam \regbank|Register[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \regbank|Register[0][8]~feeder (
// Equation(s):
// \regbank|Register[0][8]~feeder_combout  = \menwb|WRITEDATA [8]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][8]~feeder .extended_lut = "off";
defparam \regbank|Register[0][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N1
dffeas \regbank|Register[0][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][8] .is_wysiwyg = "true";
defparam \regbank|Register[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N2
dffeas \regbank|Register[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][8] .is_wysiwyg = "true";
defparam \regbank|Register[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N8
dffeas \regbank|Register[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][8] .is_wysiwyg = "true";
defparam \regbank|Register[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \idex|RVALUE1~75 (
// Equation(s):
// \idex|RVALUE1~75_combout  = ( \regbank|Register[3][8]~q  & ( \regbank|Register[1][8]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[0][8]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][8]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][8]~q  & ( \regbank|Register[1][8]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[0][8]~q ) # (\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][8]~q  & (!\reg1|Mux4~0_combout ))) ) ) ) # ( 
// \regbank|Register[3][8]~q  & ( !\regbank|Register[1][8]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & \regbank|Register[0][8]~q )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[2][8]~q ))) ) ) ) # ( 
// !\regbank|Register[3][8]~q  & ( !\regbank|Register[1][8]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[0][8]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][8]~q )))) ) ) )

	.dataa(!\regbank|Register[2][8]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[0][8]~q ),
	.datae(!\regbank|Register[3][8]~q ),
	.dataf(!\regbank|Register[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~75 .extended_lut = "off";
defparam \idex|RVALUE1~75 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \idex|RVALUE1~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N33
cyclonev_lcell_comb \regbank|Register[12][8]~feeder (
// Equation(s):
// \regbank|Register[12][8]~feeder_combout  = ( \menwb|WRITEDATA [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[12][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[12][8]~feeder .extended_lut = "off";
defparam \regbank|Register[12][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[12][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N34
dffeas \regbank|Register[12][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][8] .is_wysiwyg = "true";
defparam \regbank|Register[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N37
dffeas \regbank|Register[14][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][8] .is_wysiwyg = "true";
defparam \regbank|Register[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N44
dffeas \regbank|Register[15][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][8] .is_wysiwyg = "true";
defparam \regbank|Register[15][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N42
cyclonev_lcell_comb \idex|RVALUE1~73 (
// Equation(s):
// \idex|RVALUE1~73_combout  = ( \regbank|Register[15][8]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[14][8]~q ) # (\reg1|Mux4~0_combout ) ) ) ) # ( !\regbank|Register[15][8]~q  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & 
// \regbank|Register[14][8]~q ) ) ) ) # ( \regbank|Register[15][8]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[12][8]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[13][8]~q ))) ) ) ) # ( !\regbank|Register[15][8]~q  & 
// ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[12][8]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[13][8]~q ))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[12][8]~q ),
	.datac(!\regbank|Register[13][8]~q ),
	.datad(!\regbank|Register[14][8]~q ),
	.datae(!\regbank|Register[15][8]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~73 .extended_lut = "off";
defparam \idex|RVALUE1~73 .lut_mask = 64'h2727272700AA55FF;
defparam \idex|RVALUE1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \idex|RVALUE1~76 (
// Equation(s):
// \idex|RVALUE1~76_combout  = ( \idex|RVALUE1~75_combout  & ( \idex|RVALUE1~73_combout  & ( (!\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout )) # (\reg1|Mux2~0_combout  & ((\idex|RVALUE1~74_combout ) # (\reg1|Mux1~0_combout ))) ) ) ) # ( 
// !\idex|RVALUE1~75_combout  & ( \idex|RVALUE1~73_combout  & ( (\reg1|Mux2~0_combout  & ((\idex|RVALUE1~74_combout ) # (\reg1|Mux1~0_combout ))) ) ) ) # ( \idex|RVALUE1~75_combout  & ( !\idex|RVALUE1~73_combout  & ( (!\reg1|Mux1~0_combout  & 
// ((!\reg1|Mux2~0_combout ) # (\idex|RVALUE1~74_combout ))) ) ) ) # ( !\idex|RVALUE1~75_combout  & ( !\idex|RVALUE1~73_combout  & ( (\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout  & \idex|RVALUE1~74_combout )) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\idex|RVALUE1~74_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~75_combout ),
	.dataf(!\idex|RVALUE1~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~76 .extended_lut = "off";
defparam \idex|RVALUE1~76 .lut_mask = 64'h04048C8C15159D9D;
defparam \idex|RVALUE1~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \regbank|Register[22][8]~feeder (
// Equation(s):
// \regbank|Register[22][8]~feeder_combout  = ( \menwb|WRITEDATA [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[22][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[22][8]~feeder .extended_lut = "off";
defparam \regbank|Register[22][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[22][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N1
dffeas \regbank|Register[22][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[22][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][8] .is_wysiwyg = "true";
defparam \regbank|Register[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N2
dffeas \regbank|Register[26][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][8] .is_wysiwyg = "true";
defparam \regbank|Register[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N8
dffeas \regbank|Register[30][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][8] .is_wysiwyg = "true";
defparam \regbank|Register[30][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N6
cyclonev_lcell_comb \regbank|Register[18][8]~feeder (
// Equation(s):
// \regbank|Register[18][8]~feeder_combout  = ( \menwb|WRITEDATA [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[18][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[18][8]~feeder .extended_lut = "off";
defparam \regbank|Register[18][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[18][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N7
dffeas \regbank|Register[18][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[18][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][8] .is_wysiwyg = "true";
defparam \regbank|Register[18][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \idex|RVALUE1~69 (
// Equation(s):
// \idex|RVALUE1~69_combout  = ( \regbank|Register[30][8]~q  & ( \regbank|Register[18][8]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[22][8]~q ))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # 
// (\regbank|Register[26][8]~q )))) ) ) ) # ( !\regbank|Register[30][8]~q  & ( \regbank|Register[18][8]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[22][8]~q ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[26][8]~q  & 
// !\reg1|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[30][8]~q  & ( !\regbank|Register[18][8]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[22][8]~q  & ((\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # 
// (\regbank|Register[26][8]~q )))) ) ) ) # ( !\regbank|Register[30][8]~q  & ( !\regbank|Register[18][8]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[22][8]~q  & ((\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[26][8]~q  & 
// !\reg1|Mux2~0_combout )))) ) ) )

	.dataa(!\regbank|Register[22][8]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[26][8]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[30][8]~q ),
	.dataf(!\regbank|Register[18][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~69 .extended_lut = "off";
defparam \idex|RVALUE1~69 .lut_mask = 64'h03440377CF44CF77;
defparam \idex|RVALUE1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N14
dffeas \regbank|Register[24][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][8] .is_wysiwyg = "true";
defparam \regbank|Register[24][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \regbank|Register[20][8]~feeder (
// Equation(s):
// \regbank|Register[20][8]~feeder_combout  = ( \menwb|WRITEDATA [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[20][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[20][8]~feeder .extended_lut = "off";
defparam \regbank|Register[20][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[20][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \regbank|Register[20][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[20][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][8] .is_wysiwyg = "true";
defparam \regbank|Register[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N38
dffeas \regbank|Register[16][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][8] .is_wysiwyg = "true";
defparam \regbank|Register[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N50
dffeas \regbank|Register[28][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][8] .is_wysiwyg = "true";
defparam \regbank|Register[28][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \idex|RVALUE1~67 (
// Equation(s):
// \idex|RVALUE1~67_combout  = ( \regbank|Register[28][8]~q  & ( \reg1|Mux2~0_combout  & ( (\reg1|Mux1~0_combout ) # (\regbank|Register[20][8]~q ) ) ) ) # ( !\regbank|Register[28][8]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[20][8]~q  & 
// !\reg1|Mux1~0_combout ) ) ) ) # ( \regbank|Register[28][8]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\regbank|Register[16][8]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][8]~q )) ) ) ) # ( !\regbank|Register[28][8]~q  & ( 
// !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\regbank|Register[16][8]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][8]~q )) ) ) )

	.dataa(!\regbank|Register[24][8]~q ),
	.datab(!\regbank|Register[20][8]~q ),
	.datac(!\regbank|Register[16][8]~q ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\regbank|Register[28][8]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~67 .extended_lut = "off";
defparam \idex|RVALUE1~67 .lut_mask = 64'h0F550F55330033FF;
defparam \idex|RVALUE1~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N16
dffeas \regbank|Register[23][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][8] .is_wysiwyg = "true";
defparam \regbank|Register[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N7
dffeas \regbank|Register[27][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][8] .is_wysiwyg = "true";
defparam \regbank|Register[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N14
dffeas \regbank|Register[31][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][8] .is_wysiwyg = "true";
defparam \regbank|Register[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N32
dffeas \regbank|Register[19][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][8] .is_wysiwyg = "true";
defparam \regbank|Register[19][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \idex|RVALUE1~70 (
// Equation(s):
// \idex|RVALUE1~70_combout  = ( \regbank|Register[31][8]~q  & ( \regbank|Register[19][8]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[23][8]~q ))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # 
// (\regbank|Register[27][8]~q )))) ) ) ) # ( !\regbank|Register[31][8]~q  & ( \regbank|Register[19][8]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[23][8]~q ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[27][8]~q  & 
// !\reg1|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[31][8]~q  & ( !\regbank|Register[19][8]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[23][8]~q  & ((\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # 
// (\regbank|Register[27][8]~q )))) ) ) ) # ( !\regbank|Register[31][8]~q  & ( !\regbank|Register[19][8]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[23][8]~q  & ((\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[27][8]~q  & 
// !\reg1|Mux2~0_combout )))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\regbank|Register[23][8]~q ),
	.datac(!\regbank|Register[27][8]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[31][8]~q ),
	.dataf(!\regbank|Register[19][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~70 .extended_lut = "off";
defparam \idex|RVALUE1~70 .lut_mask = 64'h05220577AF22AF77;
defparam \idex|RVALUE1~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N5
dffeas \regbank|Register[21][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][8] .is_wysiwyg = "true";
defparam \regbank|Register[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N37
dffeas \regbank|Register[17][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][8] .is_wysiwyg = "true";
defparam \regbank|Register[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N13
dffeas \regbank|Register[29][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][8] .is_wysiwyg = "true";
defparam \regbank|Register[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N8
dffeas \regbank|Register[25][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][8] .is_wysiwyg = "true";
defparam \regbank|Register[25][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N12
cyclonev_lcell_comb \idex|RVALUE1~68 (
// Equation(s):
// \idex|RVALUE1~68_combout  = ( \regbank|Register[29][8]~q  & ( \regbank|Register[25][8]~q  & ( ((!\reg1|Mux2~0_combout  & ((\regbank|Register[17][8]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][8]~q ))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[29][8]~q  & ( \regbank|Register[25][8]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout ) # (\regbank|Register[17][8]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][8]~q  & ((!\reg1|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[29][8]~q  & ( !\regbank|Register[25][8]~q  & ( (!\reg1|Mux2~0_combout  & (((\regbank|Register[17][8]~q  & !\reg1|Mux1~0_combout )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[21][8]~q ))) ) ) ) # ( 
// !\regbank|Register[29][8]~q  & ( !\regbank|Register[25][8]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[17][8]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][8]~q )))) ) ) )

	.dataa(!\regbank|Register[21][8]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[17][8]~q ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\regbank|Register[29][8]~q ),
	.dataf(!\regbank|Register[25][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~68 .extended_lut = "off";
defparam \idex|RVALUE1~68 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \idex|RVALUE1~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \idex|RVALUE1~71 (
// Equation(s):
// \idex|RVALUE1~71_combout  = ( \idex|RVALUE1~70_combout  & ( \idex|RVALUE1~68_combout  & ( ((!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~67_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~69_combout ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\idex|RVALUE1~70_combout  & ( \idex|RVALUE1~68_combout  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~67_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~69_combout )))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout 
// )))) ) ) ) # ( \idex|RVALUE1~70_combout  & ( !\idex|RVALUE1~68_combout  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~67_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~69_combout )))) # (\reg1|Mux4~0_combout  & 
// (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\idex|RVALUE1~70_combout  & ( !\idex|RVALUE1~68_combout  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~67_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~69_combout )))) ) ) )

	.dataa(!\idex|RVALUE1~69_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\idex|RVALUE1~67_combout ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\idex|RVALUE1~70_combout ),
	.dataf(!\idex|RVALUE1~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~71 .extended_lut = "off";
defparam \idex|RVALUE1~71 .lut_mask = 64'h0C440C773F443F77;
defparam \idex|RVALUE1~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \regbank|Register[8][8]~feeder (
// Equation(s):
// \regbank|Register[8][8]~feeder_combout  = ( \menwb|WRITEDATA [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][8]~feeder .extended_lut = "off";
defparam \regbank|Register[8][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N13
dffeas \regbank|Register[8][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][8] .is_wysiwyg = "true";
defparam \regbank|Register[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N14
dffeas \regbank|Register[9][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][8] .is_wysiwyg = "true";
defparam \regbank|Register[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N55
dffeas \regbank|Register[11][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][8] .is_wysiwyg = "true";
defparam \regbank|Register[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N20
dffeas \regbank|Register[10][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][8] .is_wysiwyg = "true";
defparam \regbank|Register[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N54
cyclonev_lcell_comb \idex|RVALUE1~72 (
// Equation(s):
// \idex|RVALUE1~72_combout  = ( \regbank|Register[11][8]~q  & ( \regbank|Register[10][8]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][8]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][8]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][8]~q  & ( \regbank|Register[10][8]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][8]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][8]~q ))))) # (\reg1|Mux3~0_combout  & 
// (!\reg1|Mux4~0_combout )) ) ) ) # ( \regbank|Register[11][8]~q  & ( !\regbank|Register[10][8]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][8]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][8]~q ))))) # 
// (\reg1|Mux3~0_combout  & (\reg1|Mux4~0_combout )) ) ) ) # ( !\regbank|Register[11][8]~q  & ( !\regbank|Register[10][8]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][8]~q )) # (\reg1|Mux4~0_combout  & 
// ((\regbank|Register[9][8]~q ))))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[8][8]~q ),
	.datad(!\regbank|Register[9][8]~q ),
	.datae(!\regbank|Register[11][8]~q ),
	.dataf(!\regbank|Register[10][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~72 .extended_lut = "off";
defparam \idex|RVALUE1~72 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \idex|RVALUE1~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N12
cyclonev_lcell_comb \idex|RVALUE1~77 (
// Equation(s):
// \idex|RVALUE1~77_combout  = ( \reg1|Mux0~0_combout  & ( \idex|RVALUE1~71_combout  ) ) # ( !\reg1|Mux0~0_combout  & ( ((\idex|RVALUE1~72_combout  & \idex|RVALUE1[20]~0_combout )) # (\idex|RVALUE1~76_combout ) ) )

	.dataa(!\idex|RVALUE1~76_combout ),
	.datab(!\idex|RVALUE1~71_combout ),
	.datac(!\idex|RVALUE1~72_combout ),
	.datad(!\idex|RVALUE1[20]~0_combout ),
	.datae(gnd),
	.dataf(!\reg1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~77 .extended_lut = "off";
defparam \idex|RVALUE1~77 .lut_mask = 64'h555F555F33333333;
defparam \idex|RVALUE1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N3
cyclonev_lcell_comb \idex|RVALUE1[8]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[8]~SCLR_LUT_combout  = (!\Reset~input_o  & \idex|RVALUE1~77_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(!\idex|RVALUE1~77_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[8]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[8]~SCLR_LUT .lut_mask = 64'h00F000F000F000F0;
defparam \idex|RVALUE1[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N11
dffeas \idex|RVALUE1[8]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[8]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N13
dffeas \regbank|Register[14][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][17] .is_wysiwyg = "true";
defparam \regbank|Register[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N41
dffeas \regbank|Register[12][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][17] .is_wysiwyg = "true";
defparam \regbank|Register[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N20
dffeas \regbank|Register[15][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][17] .is_wysiwyg = "true";
defparam \regbank|Register[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N21
cyclonev_lcell_comb \regbank|Register[13][17]~feeder (
// Equation(s):
// \regbank|Register[13][17]~feeder_combout  = ( \menwb|WRITEDATA [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[13][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[13][17]~feeder .extended_lut = "off";
defparam \regbank|Register[13][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[13][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N23
dffeas \regbank|Register[13][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][17] .is_wysiwyg = "true";
defparam \regbank|Register[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N18
cyclonev_lcell_comb \idex|RVALUE1~172 (
// Equation(s):
// \idex|RVALUE1~172_combout  = ( \regbank|Register[15][17]~q  & ( \regbank|Register[13][17]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][17]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][17]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][17]~q  & ( \regbank|Register[13][17]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[12][17]~q ) # (\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][17]~q  & (!\reg1|Mux4~0_combout ))) ) ) ) # ( 
// \regbank|Register[15][17]~q  & ( !\regbank|Register[13][17]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & \regbank|Register[12][17]~q )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[14][17]~q ))) ) ) ) # ( 
// !\regbank|Register[15][17]~q  & ( !\regbank|Register[13][17]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][17]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][17]~q )))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[14][17]~q ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[12][17]~q ),
	.datae(!\regbank|Register[15][17]~q ),
	.dataf(!\regbank|Register[13][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~172 .extended_lut = "off";
defparam \idex|RVALUE1~172 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \idex|RVALUE1~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N5
dffeas \regbank|Register[4][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][17] .is_wysiwyg = "true";
defparam \regbank|Register[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N44
dffeas \regbank|Register[6][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][17] .is_wysiwyg = "true";
defparam \regbank|Register[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N20
dffeas \regbank|Register[7][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][17] .is_wysiwyg = "true";
defparam \regbank|Register[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N32
dffeas \regbank|Register[5][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][17] .is_wysiwyg = "true";
defparam \regbank|Register[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N18
cyclonev_lcell_comb \idex|RVALUE1~173 (
// Equation(s):
// \idex|RVALUE1~173_combout  = ( \regbank|Register[7][17]~q  & ( \regbank|Register[5][17]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][17]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][17]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][17]~q  & ( \regbank|Register[5][17]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[4][17]~q )) # (\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & ((\regbank|Register[6][17]~q )))) ) ) ) # ( 
// \regbank|Register[7][17]~q  & ( !\regbank|Register[5][17]~q  & ( (!\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & (\regbank|Register[4][17]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[6][17]~q )) # (\reg1|Mux4~0_combout ))) ) ) ) # ( 
// !\regbank|Register[7][17]~q  & ( !\regbank|Register[5][17]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][17]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][17]~q ))))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[4][17]~q ),
	.datad(!\regbank|Register[6][17]~q ),
	.datae(!\regbank|Register[7][17]~q ),
	.dataf(!\regbank|Register[5][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~173 .extended_lut = "off";
defparam \idex|RVALUE1~173 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \idex|RVALUE1~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N14
dffeas \regbank|Register[2][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][17] .is_wysiwyg = "true";
defparam \regbank|Register[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N50
dffeas \regbank|Register[3][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][17] .is_wysiwyg = "true";
defparam \regbank|Register[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N9
cyclonev_lcell_comb \regbank|Register[0][17]~feeder (
// Equation(s):
// \regbank|Register[0][17]~feeder_combout  = \menwb|WRITEDATA [17]

	.dataa(!\menwb|WRITEDATA [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][17]~feeder .extended_lut = "off";
defparam \regbank|Register[0][17]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N11
dffeas \regbank|Register[0][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][17] .is_wysiwyg = "true";
defparam \regbank|Register[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \idex|RVALUE1~174 (
// Equation(s):
// \idex|RVALUE1~174_combout  = ( \regbank|Register[3][17]~q  & ( \regbank|Register[0][17]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\regbank|Register[1][17]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[2][17]~q ) # 
// (\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[3][17]~q  & ( \regbank|Register[0][17]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\regbank|Register[1][17]~q ))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & 
// \regbank|Register[2][17]~q )))) ) ) ) # ( \regbank|Register[3][17]~q  & ( !\regbank|Register[0][17]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[1][17]~q  & (\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[2][17]~q ) # 
// (\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[3][17]~q  & ( !\regbank|Register[0][17]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[1][17]~q  & (\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & 
// \regbank|Register[2][17]~q )))) ) ) )

	.dataa(!\regbank|Register[1][17]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[2][17]~q ),
	.datae(!\regbank|Register[3][17]~q ),
	.dataf(!\regbank|Register[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~174 .extended_lut = "off";
defparam \idex|RVALUE1~174 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N57
cyclonev_lcell_comb \idex|RVALUE1~175 (
// Equation(s):
// \idex|RVALUE1~175_combout  = ( \reg1|Mux1~0_combout  & ( (\idex|RVALUE1~172_combout  & \reg1|Mux2~0_combout ) ) ) # ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\idex|RVALUE1~174_combout ))) # (\reg1|Mux2~0_combout  & 
// (\idex|RVALUE1~173_combout )) ) )

	.dataa(!\idex|RVALUE1~172_combout ),
	.datab(!\idex|RVALUE1~173_combout ),
	.datac(!\idex|RVALUE1~174_combout ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~175 .extended_lut = "off";
defparam \idex|RVALUE1~175 .lut_mask = 64'h0F330F3300550055;
defparam \idex|RVALUE1~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \regbank|Register[8][17]~feeder (
// Equation(s):
// \regbank|Register[8][17]~feeder_combout  = ( \menwb|WRITEDATA [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][17]~feeder .extended_lut = "off";
defparam \regbank|Register[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N19
dffeas \regbank|Register[8][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][17] .is_wysiwyg = "true";
defparam \regbank|Register[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N38
dffeas \regbank|Register[10][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][17] .is_wysiwyg = "true";
defparam \regbank|Register[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N52
dffeas \regbank|Register[9][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][17] .is_wysiwyg = "true";
defparam \regbank|Register[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N14
dffeas \regbank|Register[11][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][17] .is_wysiwyg = "true";
defparam \regbank|Register[11][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N12
cyclonev_lcell_comb \idex|RVALUE1~171 (
// Equation(s):
// \idex|RVALUE1~171_combout  = ( \regbank|Register[11][17]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[10][17]~q ) # (\reg1|Mux4~0_combout ) ) ) ) # ( !\regbank|Register[11][17]~q  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & 
// \regbank|Register[10][17]~q ) ) ) ) # ( \regbank|Register[11][17]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[8][17]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][17]~q ))) ) ) ) # ( !\regbank|Register[11][17]~q 
//  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[8][17]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][17]~q ))) ) ) )

	.dataa(!\regbank|Register[8][17]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[10][17]~q ),
	.datad(!\regbank|Register[9][17]~q ),
	.datae(!\regbank|Register[11][17]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~171 .extended_lut = "off";
defparam \idex|RVALUE1~171 .lut_mask = 64'h447744770C0C3F3F;
defparam \idex|RVALUE1~171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N46
dffeas \regbank|Register[17][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][17] .is_wysiwyg = "true";
defparam \regbank|Register[17][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \regbank|Register[21][17]~feeder (
// Equation(s):
// \regbank|Register[21][17]~feeder_combout  = \menwb|WRITEDATA [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][17]~feeder .extended_lut = "off";
defparam \regbank|Register[21][17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[21][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \regbank|Register[21][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][17] .is_wysiwyg = "true";
defparam \regbank|Register[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N56
dffeas \regbank|Register[29][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][17] .is_wysiwyg = "true";
defparam \regbank|Register[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N20
dffeas \regbank|Register[25][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][17] .is_wysiwyg = "true";
defparam \regbank|Register[25][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \idex|RVALUE1~167 (
// Equation(s):
// \idex|RVALUE1~167_combout  = ( \regbank|Register[29][17]~q  & ( \regbank|Register[25][17]~q  & ( ((!\reg1|Mux2~0_combout  & (\regbank|Register[17][17]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][17]~q )))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[29][17]~q  & ( \regbank|Register[25][17]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[17][17]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][17]~q ))))) # (\reg1|Mux1~0_combout  & 
// (!\reg1|Mux2~0_combout )) ) ) ) # ( \regbank|Register[29][17]~q  & ( !\regbank|Register[25][17]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[17][17]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][17]~q ))))) # 
// (\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout )) ) ) ) # ( !\regbank|Register[29][17]~q  & ( !\regbank|Register[25][17]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[17][17]~q )) # (\reg1|Mux2~0_combout  & 
// ((\regbank|Register[21][17]~q ))))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[17][17]~q ),
	.datad(!\regbank|Register[21][17]~q ),
	.datae(!\regbank|Register[29][17]~q ),
	.dataf(!\regbank|Register[25][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~167 .extended_lut = "off";
defparam \idex|RVALUE1~167 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \idex|RVALUE1~167 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N35
dffeas \regbank|Register[22][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][17] .is_wysiwyg = "true";
defparam \regbank|Register[22][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N51
cyclonev_lcell_comb \regbank|Register[18][17]~feeder (
// Equation(s):
// \regbank|Register[18][17]~feeder_combout  = ( \menwb|WRITEDATA [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[18][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[18][17]~feeder .extended_lut = "off";
defparam \regbank|Register[18][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[18][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N53
dffeas \regbank|Register[18][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[18][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][17] .is_wysiwyg = "true";
defparam \regbank|Register[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N38
dffeas \regbank|Register[26][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][17] .is_wysiwyg = "true";
defparam \regbank|Register[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N14
dffeas \regbank|Register[30][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][17] .is_wysiwyg = "true";
defparam \regbank|Register[30][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N12
cyclonev_lcell_comb \idex|RVALUE1~168 (
// Equation(s):
// \idex|RVALUE1~168_combout  = ( \regbank|Register[30][17]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[26][17]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[30][17]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[26][17]~q ) ) ) ) # ( \regbank|Register[30][17]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][17]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][17]~q )) ) ) ) # ( 
// !\regbank|Register[30][17]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][17]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][17]~q )) ) ) )

	.dataa(!\regbank|Register[22][17]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[18][17]~q ),
	.datad(!\regbank|Register[26][17]~q ),
	.datae(!\regbank|Register[30][17]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~168 .extended_lut = "off";
defparam \idex|RVALUE1~168 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \idex|RVALUE1~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N26
dffeas \regbank|Register[24][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][17] .is_wysiwyg = "true";
defparam \regbank|Register[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N37
dffeas \regbank|Register[20][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][17] .is_wysiwyg = "true";
defparam \regbank|Register[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N2
dffeas \regbank|Register[28][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][17] .is_wysiwyg = "true";
defparam \regbank|Register[28][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \regbank|Register[16][17]~feeder (
// Equation(s):
// \regbank|Register[16][17]~feeder_combout  = \menwb|WRITEDATA [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][17]~feeder .extended_lut = "off";
defparam \regbank|Register[16][17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[16][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N32
dffeas \regbank|Register[16][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][17] .is_wysiwyg = "true";
defparam \regbank|Register[16][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N0
cyclonev_lcell_comb \idex|RVALUE1~166 (
// Equation(s):
// \idex|RVALUE1~166_combout  = ( \regbank|Register[28][17]~q  & ( \regbank|Register[16][17]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\regbank|Register[24][17]~q ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[20][17]~q ) # 
// (\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[28][17]~q  & ( \regbank|Register[16][17]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\regbank|Register[24][17]~q ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & 
// \regbank|Register[20][17]~q )))) ) ) ) # ( \regbank|Register[28][17]~q  & ( !\regbank|Register[16][17]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[24][17]~q  & (\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[20][17]~q ) # 
// (\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[28][17]~q  & ( !\regbank|Register[16][17]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[24][17]~q  & (\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & 
// \regbank|Register[20][17]~q )))) ) ) )

	.dataa(!\regbank|Register[24][17]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[20][17]~q ),
	.datae(!\regbank|Register[28][17]~q ),
	.dataf(!\regbank|Register[16][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~166 .extended_lut = "off";
defparam \idex|RVALUE1~166 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N43
dffeas \regbank|Register[27][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][17] .is_wysiwyg = "true";
defparam \regbank|Register[27][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N9
cyclonev_lcell_comb \regbank|Register[19][17]~feeder (
// Equation(s):
// \regbank|Register[19][17]~feeder_combout  = ( \menwb|WRITEDATA [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][17]~feeder .extended_lut = "off";
defparam \regbank|Register[19][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[19][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N10
dffeas \regbank|Register[19][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][17] .is_wysiwyg = "true";
defparam \regbank|Register[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N49
dffeas \regbank|Register[31][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][17] .is_wysiwyg = "true";
defparam \regbank|Register[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N41
dffeas \regbank|Register[23][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][17] .is_wysiwyg = "true";
defparam \regbank|Register[23][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \idex|RVALUE1~169 (
// Equation(s):
// \idex|RVALUE1~169_combout  = ( \regbank|Register[31][17]~q  & ( \regbank|Register[23][17]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][17]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][17]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][17]~q  & ( \regbank|Register[23][17]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # (\regbank|Register[19][17]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][17]~q  & ((!\reg1|Mux2~0_combout )))) ) ) ) # ( 
// \regbank|Register[31][17]~q  & ( !\regbank|Register[23][17]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[19][17]~q  & !\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # (\regbank|Register[27][17]~q ))) ) ) ) # ( 
// !\regbank|Register[31][17]~q  & ( !\regbank|Register[23][17]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][17]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][17]~q )))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\regbank|Register[27][17]~q ),
	.datac(!\regbank|Register[19][17]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[31][17]~q ),
	.dataf(!\regbank|Register[23][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~169 .extended_lut = "off";
defparam \idex|RVALUE1~169 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \idex|RVALUE1~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \idex|RVALUE1~170 (
// Equation(s):
// \idex|RVALUE1~170_combout  = ( \reg1|Mux4~0_combout  & ( \idex|RVALUE1~169_combout  & ( (\reg1|Mux3~0_combout ) # (\idex|RVALUE1~167_combout ) ) ) ) # ( !\reg1|Mux4~0_combout  & ( \idex|RVALUE1~169_combout  & ( (!\reg1|Mux3~0_combout  & 
// ((\idex|RVALUE1~166_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~168_combout )) ) ) ) # ( \reg1|Mux4~0_combout  & ( !\idex|RVALUE1~169_combout  & ( (\idex|RVALUE1~167_combout  & !\reg1|Mux3~0_combout ) ) ) ) # ( !\reg1|Mux4~0_combout  & ( 
// !\idex|RVALUE1~169_combout  & ( (!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~166_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~168_combout )) ) ) )

	.dataa(!\idex|RVALUE1~167_combout ),
	.datab(!\idex|RVALUE1~168_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\idex|RVALUE1~166_combout ),
	.datae(!\reg1|Mux4~0_combout ),
	.dataf(!\idex|RVALUE1~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~170 .extended_lut = "off";
defparam \idex|RVALUE1~170 .lut_mask = 64'h03F3505003F35F5F;
defparam \idex|RVALUE1~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \idex|RVALUE1~176 (
// Equation(s):
// \idex|RVALUE1~176_combout  = ( \idex|RVALUE1~171_combout  & ( \idex|RVALUE1~170_combout  & ( ((\idex|RVALUE1~175_combout ) # (\reg1|Mux0~0_combout )) # (\idex|RVALUE1[20]~0_combout ) ) ) ) # ( !\idex|RVALUE1~171_combout  & ( \idex|RVALUE1~170_combout  & ( 
// (\idex|RVALUE1~175_combout ) # (\reg1|Mux0~0_combout ) ) ) ) # ( \idex|RVALUE1~171_combout  & ( !\idex|RVALUE1~170_combout  & ( (!\reg1|Mux0~0_combout  & ((\idex|RVALUE1~175_combout ) # (\idex|RVALUE1[20]~0_combout ))) ) ) ) # ( !\idex|RVALUE1~171_combout 
//  & ( !\idex|RVALUE1~170_combout  & ( (!\reg1|Mux0~0_combout  & \idex|RVALUE1~175_combout ) ) ) )

	.dataa(gnd),
	.datab(!\idex|RVALUE1[20]~0_combout ),
	.datac(!\reg1|Mux0~0_combout ),
	.datad(!\idex|RVALUE1~175_combout ),
	.datae(!\idex|RVALUE1~171_combout ),
	.dataf(!\idex|RVALUE1~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~176 .extended_lut = "off";
defparam \idex|RVALUE1~176 .lut_mask = 64'h00F030F00FFF3FFF;
defparam \idex|RVALUE1~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \idex|RVALUE1[17]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[17]~SCLR_LUT_combout  = ( \idex|RVALUE1~176_combout  & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[17]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[17]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[17]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \idex|RVALUE1[17]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N23
dffeas \idex|RVALUE1[17]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[17]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[17]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[17]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[17]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N48
cyclonev_lcell_comb \alu|Add1~65 (
// Equation(s):
// \alu|Add1~65_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [16]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[16]~_Duplicate_2_q  ) + ( \alu|Add1~62  ))
// \alu|Add1~66  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [16]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[16]~_Duplicate_2_q  ) + ( \alu|Add1~62  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~65_sumout ),
	.cout(\alu|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~65 .extended_lut = "off";
defparam \alu|Add1~65 .lut_mask = 64'h0000FF0000001D1D;
defparam \alu|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N51
cyclonev_lcell_comb \alu|Add1~69 (
// Equation(s):
// \alu|Add1~69_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [17]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[17]~_Duplicate_2_q  ) + ( \alu|Add1~66  ))
// \alu|Add1~70  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [17]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[17]~_Duplicate_2_q  ) + ( \alu|Add1~66  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~69_sumout ),
	.cout(\alu|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~69 .extended_lut = "off";
defparam \alu|Add1~69 .lut_mask = 64'h0000FF0000001D1D;
defparam \alu|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N3
cyclonev_lcell_comb \alumuxB|Output[17]~24 (
// Equation(s):
// \alumuxB|Output[17]~24_combout  = ( \idex|IMMVALUE [16] & ( (\idex|BSELECTOR [0]) # (\idex|RVALUE2 [17]) ) ) # ( !\idex|IMMVALUE [16] & ( (\idex|RVALUE2 [17] & !\idex|BSELECTOR [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE2 [17]),
	.datad(!\idex|BSELECTOR [0]),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[17]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[17]~24 .extended_lut = "off";
defparam \alumuxB|Output[17]~24 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \alumuxB|Output[17]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N42
cyclonev_lcell_comb \alu|ShiftLeft0~31 (
// Equation(s):
// \alu|ShiftLeft0~31_combout  = ( \idex|RVALUE1[14]~_Duplicate_2_q  & ( \idex|RVALUE1[16]~_Duplicate_2_q  & ( ((!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[17]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[15]~_Duplicate_2_q )))) 
// # (\alumuxB|Output[0]~5_combout ) ) ) ) # ( !\idex|RVALUE1[14]~_Duplicate_2_q  & ( \idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout )) # (\idex|RVALUE1[17]~_Duplicate_2_q ))) # 
// (\alumuxB|Output[1]~4_combout  & (((\idex|RVALUE1[15]~_Duplicate_2_q  & !\alumuxB|Output[0]~5_combout )))) ) ) ) # ( \idex|RVALUE1[14]~_Duplicate_2_q  & ( !\idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & 
// (\idex|RVALUE1[17]~_Duplicate_2_q  & ((!\alumuxB|Output[0]~5_combout )))) # (\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[15]~_Duplicate_2_q )))) ) ) ) # ( !\idex|RVALUE1[14]~_Duplicate_2_q  & ( 
// !\idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[17]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[15]~_Duplicate_2_q ))))) ) ) )

	.dataa(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.datad(!\alumuxB|Output[0]~5_combout ),
	.datae(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~31 .extended_lut = "off";
defparam \alu|ShiftLeft0~31 .lut_mask = 64'h4700473347CC47FF;
defparam \alu|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N17
dffeas \ifid|IMM[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[10] .is_wysiwyg = "true";
defparam \ifid|IMM[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N5
dffeas \idex|IMMVALUE[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [10]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[10] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N13
dffeas \regbank|Register[18][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][10] .is_wysiwyg = "true";
defparam \regbank|Register[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N22
dffeas \regbank|Register[22][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][10] .is_wysiwyg = "true";
defparam \regbank|Register[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N56
dffeas \regbank|Register[26][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][10] .is_wysiwyg = "true";
defparam \regbank|Register[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N32
dffeas \regbank|Register[30][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][10] .is_wysiwyg = "true";
defparam \regbank|Register[30][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \idex|RVALUE2~212 (
// Equation(s):
// \idex|RVALUE2~212_combout  = ( \regbank|Register[26][10]~q  & ( \regbank|Register[30][10]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][10]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][10]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[26][10]~q  & ( \regbank|Register[30][10]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][10]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((\regbank|Register[22][10]~q ) # (\reg2|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[26][10]~q  & ( !\regbank|Register[30][10]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[18][10]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[22][10]~q )))) ) ) ) # ( 
// !\regbank|Register[26][10]~q  & ( !\regbank|Register[30][10]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][10]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][10]~q ))))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[18][10]~q ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[22][10]~q ),
	.datae(!\regbank|Register[26][10]~q ),
	.dataf(!\regbank|Register[30][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~212 .extended_lut = "off";
defparam \idex|RVALUE2~212 .lut_mask = 64'h20702A7A25752F7F;
defparam \idex|RVALUE2~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N56
dffeas \regbank|Register[29][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][10] .is_wysiwyg = "true";
defparam \regbank|Register[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N34
dffeas \regbank|Register[21][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][10] .is_wysiwyg = "true";
defparam \regbank|Register[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N20
dffeas \regbank|Register[25][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][10] .is_wysiwyg = "true";
defparam \regbank|Register[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N32
dffeas \regbank|Register[17][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][10] .is_wysiwyg = "true";
defparam \regbank|Register[17][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \idex|RVALUE2~211 (
// Equation(s):
// \idex|RVALUE2~211_combout  = ( \regbank|Register[25][10]~q  & ( \regbank|Register[17][10]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[21][10]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[29][10]~q ))) ) ) ) # ( 
// !\regbank|Register[25][10]~q  & ( \regbank|Register[17][10]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[21][10]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[29][10]~q )))) ) ) ) # ( \regbank|Register[25][10]~q  & ( !\regbank|Register[17][10]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[21][10]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[29][10]~q )))) ) ) ) # ( !\regbank|Register[25][10]~q  & ( !\regbank|Register[17][10]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[21][10]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[29][10]~q )))) ) ) )

	.dataa(!\regbank|Register[29][10]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[21][10]~q ),
	.datae(!\regbank|Register[25][10]~q ),
	.dataf(!\regbank|Register[17][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~211 .extended_lut = "off";
defparam \idex|RVALUE2~211 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \idex|RVALUE2~211 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N19
dffeas \regbank|Register[28][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][10] .is_wysiwyg = "true";
defparam \regbank|Register[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N44
dffeas \regbank|Register[24][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][10] .is_wysiwyg = "true";
defparam \regbank|Register[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N13
dffeas \regbank|Register[20][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][10] .is_wysiwyg = "true";
defparam \regbank|Register[20][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \idex|RVALUE2~210 (
// Equation(s):
// \idex|RVALUE2~210_combout  = ( \regbank|Register[24][10]~q  & ( \regbank|Register[20][10]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[16][10]~q ) # (\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[28][10]~q ))) ) ) ) # ( !\regbank|Register[24][10]~q  & ( \regbank|Register[20][10]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[16][10]~q )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[28][10]~q ))) ) ) ) # ( \regbank|Register[24][10]~q  & ( !\regbank|Register[20][10]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[16][10]~q ) # (\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[28][10]~q  
// & (\reg2|Mux1~0_combout ))) ) ) ) # ( !\regbank|Register[24][10]~q  & ( !\regbank|Register[20][10]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[16][10]~q )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[28][10]~q  & 
// (\reg2|Mux1~0_combout ))) ) ) )

	.dataa(!\regbank|Register[28][10]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[16][10]~q ),
	.datae(!\regbank|Register[24][10]~q ),
	.dataf(!\regbank|Register[20][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~210 .extended_lut = "off";
defparam \idex|RVALUE2~210 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \idex|RVALUE2~210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N2
dffeas \regbank|Register[31][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][10] .is_wysiwyg = "true";
defparam \regbank|Register[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N35
dffeas \regbank|Register[19][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][10] .is_wysiwyg = "true";
defparam \regbank|Register[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N26
dffeas \regbank|Register[27][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][10] .is_wysiwyg = "true";
defparam \regbank|Register[27][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N45
cyclonev_lcell_comb \regbank|Register[23][10]~feeder (
// Equation(s):
// \regbank|Register[23][10]~feeder_combout  = ( \menwb|WRITEDATA [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][10]~feeder .extended_lut = "off";
defparam \regbank|Register[23][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[23][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N47
dffeas \regbank|Register[23][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][10] .is_wysiwyg = "true";
defparam \regbank|Register[23][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \idex|RVALUE2~213 (
// Equation(s):
// \idex|RVALUE2~213_combout  = ( \regbank|Register[27][10]~q  & ( \regbank|Register[23][10]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[19][10]~q )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[31][10]~q ))) ) ) ) # ( !\regbank|Register[27][10]~q  & ( \regbank|Register[23][10]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[19][10]~q  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[31][10]~q ))) ) ) ) # ( \regbank|Register[27][10]~q  & ( !\regbank|Register[23][10]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[19][10]~q )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[31][10]~q  
// & ((\reg2|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[27][10]~q  & ( !\regbank|Register[23][10]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[19][10]~q  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[31][10]~q  & 
// ((\reg2|Mux1~0_combout )))) ) ) )

	.dataa(!\regbank|Register[31][10]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\regbank|Register[19][10]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[27][10]~q ),
	.dataf(!\regbank|Register[23][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~213 .extended_lut = "off";
defparam \idex|RVALUE2~213 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \idex|RVALUE2~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N54
cyclonev_lcell_comb \idex|RVALUE2~214 (
// Equation(s):
// \idex|RVALUE2~214_combout  = ( \reg2|Mux3~0_combout  & ( \idex|RVALUE2~213_combout  & ( (\reg2|Mux4~0_combout ) # (\idex|RVALUE2~212_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( \idex|RVALUE2~213_combout  & ( (!\reg2|Mux4~0_combout  & 
// ((\idex|RVALUE2~210_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~211_combout )) ) ) ) # ( \reg2|Mux3~0_combout  & ( !\idex|RVALUE2~213_combout  & ( (\idex|RVALUE2~212_combout  & !\reg2|Mux4~0_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( 
// !\idex|RVALUE2~213_combout  & ( (!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~210_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~211_combout )) ) ) )

	.dataa(!\idex|RVALUE2~212_combout ),
	.datab(!\idex|RVALUE2~211_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\idex|RVALUE2~210_combout ),
	.datae(!\reg2|Mux3~0_combout ),
	.dataf(!\idex|RVALUE2~213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~214 .extended_lut = "off";
defparam \idex|RVALUE2~214 .lut_mask = 64'h03F3505003F35F5F;
defparam \idex|RVALUE2~214 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N28
dffeas \regbank|Register[8][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][10] .is_wysiwyg = "true";
defparam \regbank|Register[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N25
dffeas \regbank|Register[11][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][10] .is_wysiwyg = "true";
defparam \regbank|Register[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N20
dffeas \regbank|Register[10][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][10] .is_wysiwyg = "true";
defparam \regbank|Register[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N44
dffeas \regbank|Register[9][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][10] .is_wysiwyg = "true";
defparam \regbank|Register[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \idex|RVALUE2~215 (
// Equation(s):
// \idex|RVALUE2~215_combout  = ( \regbank|Register[10][10]~q  & ( \regbank|Register[9][10]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][10]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][10]~q )))) ) ) ) # ( !\regbank|Register[10][10]~q  & ( \regbank|Register[9][10]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][10]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][10]~q )))) ) ) ) # ( \regbank|Register[10][10]~q  & ( !\regbank|Register[9][10]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][10]~q ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[11][10]~q )))) ) ) ) # ( !\regbank|Register[10][10]~q  & ( !\regbank|Register[9][10]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][10]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[11][10]~q )))) ) ) )

	.dataa(!\regbank|Register[8][10]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[11][10]~q ),
	.datae(!\regbank|Register[10][10]~q ),
	.dataf(!\regbank|Register[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~215 .extended_lut = "off";
defparam \idex|RVALUE2~215 .lut_mask = 64'h40434C4F70737C7F;
defparam \idex|RVALUE2~215 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N35
dffeas \regbank|Register[12][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][10] .is_wysiwyg = "true";
defparam \regbank|Register[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N50
dffeas \regbank|Register[15][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][10] .is_wysiwyg = "true";
defparam \regbank|Register[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N13
dffeas \regbank|Register[13][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][10] .is_wysiwyg = "true";
defparam \regbank|Register[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N44
dffeas \regbank|Register[14][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][10] .is_wysiwyg = "true";
defparam \regbank|Register[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N42
cyclonev_lcell_comb \idex|RVALUE2~216 (
// Equation(s):
// \idex|RVALUE2~216_combout  = ( \regbank|Register[14][10]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[13][10]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][10]~q )) ) ) ) # ( !\regbank|Register[14][10]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[13][10]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][10]~q )) ) ) ) # ( \regbank|Register[14][10]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[12][10]~q ) ) ) ) # ( !\regbank|Register[14][10]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[12][10]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[12][10]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[15][10]~q ),
	.datad(!\regbank|Register[13][10]~q ),
	.datae(!\regbank|Register[14][10]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~216 .extended_lut = "off";
defparam \idex|RVALUE2~216 .lut_mask = 64'h4444777703CF03CF;
defparam \idex|RVALUE2~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N19
dffeas \regbank|Register[4][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][10] .is_wysiwyg = "true";
defparam \regbank|Register[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N30
cyclonev_lcell_comb \regbank|Register[5][10]~feeder (
// Equation(s):
// \regbank|Register[5][10]~feeder_combout  = \menwb|WRITEDATA [10]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][10]~feeder .extended_lut = "off";
defparam \regbank|Register[5][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N31
dffeas \regbank|Register[5][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][10] .is_wysiwyg = "true";
defparam \regbank|Register[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N49
dffeas \regbank|Register[6][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][10] .is_wysiwyg = "true";
defparam \regbank|Register[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N26
dffeas \regbank|Register[7][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][10] .is_wysiwyg = "true";
defparam \regbank|Register[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \idex|RVALUE2~217 (
// Equation(s):
// \idex|RVALUE2~217_combout  = ( \regbank|Register[6][10]~q  & ( \regbank|Register[7][10]~q  & ( ((!\reg2|Mux4~0_combout  & (\regbank|Register[4][10]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[5][10]~q )))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[6][10]~q  & ( \regbank|Register[7][10]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[4][10]~q  & ((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout ) # (\regbank|Register[5][10]~q )))) ) ) ) # ( 
// \regbank|Register[6][10]~q  & ( !\regbank|Register[7][10]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[4][10]~q ))) # (\reg2|Mux4~0_combout  & (((\regbank|Register[5][10]~q  & !\reg2|Mux3~0_combout )))) ) ) ) # ( 
// !\regbank|Register[6][10]~q  & ( !\regbank|Register[7][10]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[4][10]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[5][10]~q ))))) ) ) )

	.dataa(!\regbank|Register[4][10]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[5][10]~q ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[6][10]~q ),
	.dataf(!\regbank|Register[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~217 .extended_lut = "off";
defparam \idex|RVALUE2~217 .lut_mask = 64'h470047CC473347FF;
defparam \idex|RVALUE2~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N18
cyclonev_lcell_comb \regbank|Register[1][10]~feeder (
// Equation(s):
// \regbank|Register[1][10]~feeder_combout  = ( \menwb|WRITEDATA [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][10]~feeder .extended_lut = "off";
defparam \regbank|Register[1][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N19
dffeas \regbank|Register[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][10] .is_wysiwyg = "true";
defparam \regbank|Register[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N56
dffeas \regbank|Register[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][10] .is_wysiwyg = "true";
defparam \regbank|Register[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N8
dffeas \regbank|Register[0][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][10] .is_wysiwyg = "true";
defparam \regbank|Register[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N20
dffeas \regbank|Register[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][10] .is_wysiwyg = "true";
defparam \regbank|Register[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \idex|RVALUE2~218 (
// Equation(s):
// \idex|RVALUE2~218_combout  = ( \regbank|Register[2][10]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[3][10]~q ) ) ) ) # ( !\regbank|Register[2][10]~q  & ( \reg2|Mux3~0_combout  & ( (\reg2|Mux4~0_combout  & 
// \regbank|Register[3][10]~q ) ) ) ) # ( \regbank|Register[2][10]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[0][10]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[1][10]~q )) ) ) ) # ( !\regbank|Register[2][10]~q  & 
// ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[0][10]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[1][10]~q )) ) ) )

	.dataa(!\regbank|Register[1][10]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[3][10]~q ),
	.datad(!\regbank|Register[0][10]~q ),
	.datae(!\regbank|Register[2][10]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~218 .extended_lut = "off";
defparam \idex|RVALUE2~218 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \idex|RVALUE2~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \idex|RVALUE2~219 (
// Equation(s):
// \idex|RVALUE2~219_combout  = ( \idex|RVALUE2~218_combout  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout ) # ((\idex|RVALUE2~217_combout )))) # (\reg2|Mux1~0_combout  & (\reg2|Mux2~0_combout  & (\idex|RVALUE2~216_combout ))) ) ) # ( 
// !\idex|RVALUE2~218_combout  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\idex|RVALUE2~217_combout ))) # (\reg2|Mux1~0_combout  & (\idex|RVALUE2~216_combout )))) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\idex|RVALUE2~216_combout ),
	.datad(!\idex|RVALUE2~217_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~219 .extended_lut = "off";
defparam \idex|RVALUE2~219 .lut_mask = 64'h0123012389AB89AB;
defparam \idex|RVALUE2~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N57
cyclonev_lcell_comb \idex|RVALUE2~220 (
// Equation(s):
// \idex|RVALUE2~220_combout  = ( \idex|RVALUE2~219_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~214_combout ) ) ) # ( !\idex|RVALUE2~219_combout  & ( (!\reg2|Mux0~0_combout  & (((\idex|RVALUE2[19]~0_combout  & \idex|RVALUE2~215_combout )))) # 
// (\reg2|Mux0~0_combout  & (\idex|RVALUE2~214_combout )) ) )

	.dataa(!\idex|RVALUE2~214_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2[19]~0_combout ),
	.datad(!\idex|RVALUE2~215_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~219_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~220 .extended_lut = "off";
defparam \idex|RVALUE2~220 .lut_mask = 64'h111D111DDDDDDDDD;
defparam \idex|RVALUE2~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N59
dffeas \idex|RVALUE2[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~220_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[10] .is_wysiwyg = "true";
defparam \idex|RVALUE2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y8_N40
dffeas \ifid|IMM[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[9] .is_wysiwyg = "true";
defparam \ifid|IMM[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N5
dffeas \idex|IMMVALUE[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [9]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[9] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \regbank|Register[20][9]~feeder (
// Equation(s):
// \regbank|Register[20][9]~feeder_combout  = ( \menwb|WRITEDATA [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[20][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[20][9]~feeder .extended_lut = "off";
defparam \regbank|Register[20][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[20][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N38
dffeas \regbank|Register[20][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[20][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][9] .is_wysiwyg = "true";
defparam \regbank|Register[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N49
dffeas \regbank|Register[28][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][9] .is_wysiwyg = "true";
defparam \regbank|Register[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N14
dffeas \regbank|Register[24][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][9] .is_wysiwyg = "true";
defparam \regbank|Register[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \regbank|Register[16][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][9] .is_wysiwyg = "true";
defparam \regbank|Register[16][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \idex|RVALUE2~67 (
// Equation(s):
// \idex|RVALUE2~67_combout  = ( \regbank|Register[24][9]~q  & ( \regbank|Register[16][9]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][9]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[28][9]~q )))) ) ) ) # ( 
// !\regbank|Register[24][9]~q  & ( \regbank|Register[16][9]~q  & ( (!\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout )) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][9]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[28][9]~q ))))) ) ) ) # ( \regbank|Register[24][9]~q  & ( !\regbank|Register[16][9]~q  & ( (!\reg2|Mux2~0_combout  & (\reg2|Mux1~0_combout )) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][9]~q )) # 
// (\reg2|Mux1~0_combout  & ((\regbank|Register[28][9]~q ))))) ) ) ) # ( !\regbank|Register[24][9]~q  & ( !\regbank|Register[16][9]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][9]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[28][9]~q ))))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[20][9]~q ),
	.datad(!\regbank|Register[28][9]~q ),
	.datae(!\regbank|Register[24][9]~q ),
	.dataf(!\regbank|Register[16][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~67 .extended_lut = "off";
defparam \idex|RVALUE2~67 .lut_mask = 64'h041526378C9DAEBF;
defparam \idex|RVALUE2~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N30
cyclonev_lcell_comb \regbank|Register[19][9]~feeder (
// Equation(s):
// \regbank|Register[19][9]~feeder_combout  = \menwb|WRITEDATA [9]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][9]~feeder .extended_lut = "off";
defparam \regbank|Register[19][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[19][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N31
dffeas \regbank|Register[19][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][9] .is_wysiwyg = "true";
defparam \regbank|Register[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N19
dffeas \regbank|Register[23][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][9] .is_wysiwyg = "true";
defparam \regbank|Register[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N56
dffeas \regbank|Register[27][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][9] .is_wysiwyg = "true";
defparam \regbank|Register[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N31
dffeas \regbank|Register[31][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][9] .is_wysiwyg = "true";
defparam \regbank|Register[31][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \idex|RVALUE2~70 (
// Equation(s):
// \idex|RVALUE2~70_combout  = ( \regbank|Register[27][9]~q  & ( \regbank|Register[31][9]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][9]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[23][9]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[27][9]~q  & ( \regbank|Register[31][9]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][9]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[23][9]~q ))))) # (\reg2|Mux1~0_combout  & 
// (((\reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[27][9]~q  & ( !\regbank|Register[31][9]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][9]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[23][9]~q ))))) # 
// (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[27][9]~q  & ( !\regbank|Register[31][9]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][9]~q )) # (\reg2|Mux2~0_combout  & 
// ((\regbank|Register[23][9]~q ))))) ) ) )

	.dataa(!\regbank|Register[19][9]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[23][9]~q ),
	.datae(!\regbank|Register[27][9]~q ),
	.dataf(!\regbank|Register[31][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~70 .extended_lut = "off";
defparam \idex|RVALUE2~70 .lut_mask = 64'h404C707C434F737F;
defparam \idex|RVALUE2~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N20
dffeas \regbank|Register[30][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][9] .is_wysiwyg = "true";
defparam \regbank|Register[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N8
dffeas \regbank|Register[22][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][9] .is_wysiwyg = "true";
defparam \regbank|Register[22][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N48
cyclonev_lcell_comb \regbank|Register[18][9]~feeder (
// Equation(s):
// \regbank|Register[18][9]~feeder_combout  = \menwb|WRITEDATA [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[18][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[18][9]~feeder .extended_lut = "off";
defparam \regbank|Register[18][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[18][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N49
dffeas \regbank|Register[18][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[18][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][9] .is_wysiwyg = "true";
defparam \regbank|Register[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N44
dffeas \regbank|Register[26][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][9] .is_wysiwyg = "true";
defparam \regbank|Register[26][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \idex|RVALUE2~69 (
// Equation(s):
// \idex|RVALUE2~69_combout  = ( \regbank|Register[26][9]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\regbank|Register[22][9]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][9]~q )) ) ) ) # ( !\regbank|Register[26][9]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\regbank|Register[22][9]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][9]~q )) ) ) ) # ( \regbank|Register[26][9]~q  & ( !\reg2|Mux2~0_combout  & ( (\reg2|Mux1~0_combout ) # 
// (\regbank|Register[18][9]~q ) ) ) ) # ( !\regbank|Register[26][9]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[18][9]~q  & !\reg2|Mux1~0_combout ) ) ) )

	.dataa(!\regbank|Register[30][9]~q ),
	.datab(!\regbank|Register[22][9]~q ),
	.datac(!\regbank|Register[18][9]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[26][9]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~69 .extended_lut = "off";
defparam \idex|RVALUE2~69 .lut_mask = 64'h0F000FFF33553355;
defparam \idex|RVALUE2~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N30
cyclonev_lcell_comb \regbank|Register[21][9]~feeder (
// Equation(s):
// \regbank|Register[21][9]~feeder_combout  = ( \menwb|WRITEDATA [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][9]~feeder .extended_lut = "off";
defparam \regbank|Register[21][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[21][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N32
dffeas \regbank|Register[21][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][9] .is_wysiwyg = "true";
defparam \regbank|Register[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N14
dffeas \regbank|Register[29][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][9] .is_wysiwyg = "true";
defparam \regbank|Register[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N8
dffeas \regbank|Register[25][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][9] .is_wysiwyg = "true";
defparam \regbank|Register[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N52
dffeas \regbank|Register[17][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][9] .is_wysiwyg = "true";
defparam \regbank|Register[17][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \idex|RVALUE2~68 (
// Equation(s):
// \idex|RVALUE2~68_combout  = ( \regbank|Register[25][9]~q  & ( \regbank|Register[17][9]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][9]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[29][9]~q )))) ) ) ) # ( 
// !\regbank|Register[25][9]~q  & ( \regbank|Register[17][9]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][9]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[29][9]~q ))))) ) ) ) # ( \regbank|Register[25][9]~q  & ( !\regbank|Register[17][9]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][9]~q )) # 
// (\reg2|Mux1~0_combout  & ((\regbank|Register[29][9]~q ))))) ) ) ) # ( !\regbank|Register[25][9]~q  & ( !\regbank|Register[17][9]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][9]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[29][9]~q ))))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[21][9]~q ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[29][9]~q ),
	.datae(!\regbank|Register[25][9]~q ),
	.dataf(!\regbank|Register[17][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~68 .extended_lut = "off";
defparam \idex|RVALUE2~68 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \idex|RVALUE2~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \idex|RVALUE2~71 (
// Equation(s):
// \idex|RVALUE2~71_combout  = ( \idex|RVALUE2~69_combout  & ( \idex|RVALUE2~68_combout  & ( (!\reg2|Mux3~0_combout  & (((\idex|RVALUE2~67_combout )) # (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # 
// ((\idex|RVALUE2~70_combout )))) ) ) ) # ( !\idex|RVALUE2~69_combout  & ( \idex|RVALUE2~68_combout  & ( (!\reg2|Mux3~0_combout  & (((\idex|RVALUE2~67_combout )) # (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & 
// ((\idex|RVALUE2~70_combout )))) ) ) ) # ( \idex|RVALUE2~69_combout  & ( !\idex|RVALUE2~68_combout  & ( (!\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout  & (\idex|RVALUE2~67_combout ))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # 
// ((\idex|RVALUE2~70_combout )))) ) ) ) # ( !\idex|RVALUE2~69_combout  & ( !\idex|RVALUE2~68_combout  & ( (!\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout  & (\idex|RVALUE2~67_combout ))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & 
// ((\idex|RVALUE2~70_combout )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\idex|RVALUE2~67_combout ),
	.datad(!\idex|RVALUE2~70_combout ),
	.datae(!\idex|RVALUE2~69_combout ),
	.dataf(!\idex|RVALUE2~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~71 .extended_lut = "off";
defparam \idex|RVALUE2~71 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \idex|RVALUE2~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y9_N31
dffeas \regbank|Register[9][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][9] .is_wysiwyg = "true";
defparam \regbank|Register[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N52
dffeas \regbank|Register[8][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][9] .is_wysiwyg = "true";
defparam \regbank|Register[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N14
dffeas \regbank|Register[11][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][9] .is_wysiwyg = "true";
defparam \regbank|Register[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y9_N7
dffeas \regbank|Register[10][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][9] .is_wysiwyg = "true";
defparam \regbank|Register[10][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N6
cyclonev_lcell_comb \idex|RVALUE2~72 (
// Equation(s):
// \idex|RVALUE2~72_combout  = ( \regbank|Register[10][9]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][9]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][9]~q ))) ) ) ) # ( !\regbank|Register[10][9]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][9]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][9]~q ))) ) ) ) # ( \regbank|Register[10][9]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][9]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[10][9]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[8][9]~q ) ) ) )

	.dataa(!\regbank|Register[9][9]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[8][9]~q ),
	.datad(!\regbank|Register[11][9]~q ),
	.datae(!\regbank|Register[10][9]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~72 .extended_lut = "off";
defparam \idex|RVALUE2~72 .lut_mask = 64'h0C0C3F3F44774477;
defparam \idex|RVALUE2~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \regbank|Register[0][9]~feeder (
// Equation(s):
// \regbank|Register[0][9]~feeder_combout  = ( \menwb|WRITEDATA [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][9]~feeder .extended_lut = "off";
defparam \regbank|Register[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N19
dffeas \regbank|Register[0][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][9] .is_wysiwyg = "true";
defparam \regbank|Register[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N14
dffeas \regbank|Register[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][9] .is_wysiwyg = "true";
defparam \regbank|Register[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N38
dffeas \regbank|Register[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][9] .is_wysiwyg = "true";
defparam \regbank|Register[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N11
dffeas \regbank|Register[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][9] .is_wysiwyg = "true";
defparam \regbank|Register[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \idex|RVALUE2~75 (
// Equation(s):
// \idex|RVALUE2~75_combout  = ( \regbank|Register[2][9]~q  & ( \regbank|Register[1][9]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )) # (\regbank|Register[0][9]~q ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # 
// (\regbank|Register[3][9]~q )))) ) ) ) # ( !\regbank|Register[2][9]~q  & ( \regbank|Register[1][9]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )) # (\regbank|Register[0][9]~q ))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & 
// \regbank|Register[3][9]~q )))) ) ) ) # ( \regbank|Register[2][9]~q  & ( !\regbank|Register[1][9]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[0][9]~q  & (!\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # 
// (\regbank|Register[3][9]~q )))) ) ) ) # ( !\regbank|Register[2][9]~q  & ( !\regbank|Register[1][9]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[0][9]~q  & (!\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & 
// \regbank|Register[3][9]~q )))) ) ) )

	.dataa(!\regbank|Register[0][9]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[3][9]~q ),
	.datae(!\regbank|Register[2][9]~q ),
	.dataf(!\regbank|Register[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~75 .extended_lut = "off";
defparam \idex|RVALUE2~75 .lut_mask = 64'h404370734C4F7C7F;
defparam \idex|RVALUE2~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N3
cyclonev_lcell_comb \regbank|Register[13][9]~feeder (
// Equation(s):
// \regbank|Register[13][9]~feeder_combout  = \menwb|WRITEDATA [9]

	.dataa(!\menwb|WRITEDATA [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[13][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[13][9]~feeder .extended_lut = "off";
defparam \regbank|Register[13][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[13][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N4
dffeas \regbank|Register[13][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][9] .is_wysiwyg = "true";
defparam \regbank|Register[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N49
dffeas \regbank|Register[15][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][9] .is_wysiwyg = "true";
defparam \regbank|Register[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N22
dffeas \regbank|Register[12][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][9] .is_wysiwyg = "true";
defparam \regbank|Register[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N14
dffeas \regbank|Register[14][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][9] .is_wysiwyg = "true";
defparam \regbank|Register[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N12
cyclonev_lcell_comb \idex|RVALUE2~73 (
// Equation(s):
// \idex|RVALUE2~73_combout  = ( \regbank|Register[14][9]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[15][9]~q ) ) ) ) # ( !\regbank|Register[14][9]~q  & ( \reg2|Mux3~0_combout  & ( (\regbank|Register[15][9]~q  & 
// \reg2|Mux4~0_combout ) ) ) ) # ( \regbank|Register[14][9]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[12][9]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][9]~q )) ) ) ) # ( !\regbank|Register[14][9]~q  & ( 
// !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[12][9]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][9]~q )) ) ) )

	.dataa(!\regbank|Register[13][9]~q ),
	.datab(!\regbank|Register[15][9]~q ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[12][9]~q ),
	.datae(!\regbank|Register[14][9]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~73 .extended_lut = "off";
defparam \idex|RVALUE2~73 .lut_mask = 64'h05F505F50303F3F3;
defparam \idex|RVALUE2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N41
dffeas \regbank|Register[4][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][9] .is_wysiwyg = "true";
defparam \regbank|Register[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N44
dffeas \regbank|Register[6][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][9] .is_wysiwyg = "true";
defparam \regbank|Register[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N50
dffeas \regbank|Register[7][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][9] .is_wysiwyg = "true";
defparam \regbank|Register[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N42
cyclonev_lcell_comb \idex|RVALUE2~74 (
// Equation(s):
// \idex|RVALUE2~74_combout  = ( \regbank|Register[6][9]~q  & ( \regbank|Register[7][9]~q  & ( ((!\reg2|Mux4~0_combout  & ((\regbank|Register[4][9]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][9]~q ))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[6][9]~q  & ( \regbank|Register[7][9]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[4][9]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][9]~q )))) # (\reg2|Mux3~0_combout  & 
// (((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[6][9]~q  & ( !\regbank|Register[7][9]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[4][9]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][9]~q )))) # 
// (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[6][9]~q  & ( !\regbank|Register[7][9]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[4][9]~q ))) # (\reg2|Mux4~0_combout  & 
// (\regbank|Register[5][9]~q )))) ) ) )

	.dataa(!\regbank|Register[5][9]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[4][9]~q ),
	.datae(!\regbank|Register[6][9]~q ),
	.dataf(!\regbank|Register[7][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~74 .extended_lut = "off";
defparam \idex|RVALUE2~74 .lut_mask = 64'h04C434F407C737F7;
defparam \idex|RVALUE2~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \idex|RVALUE2~76 (
// Equation(s):
// \idex|RVALUE2~76_combout  = ( \reg2|Mux2~0_combout  & ( \idex|RVALUE2~74_combout  & ( (!\reg2|Mux1~0_combout ) # (\idex|RVALUE2~73_combout ) ) ) ) # ( !\reg2|Mux2~0_combout  & ( \idex|RVALUE2~74_combout  & ( (\idex|RVALUE2~75_combout  & 
// !\reg2|Mux1~0_combout ) ) ) ) # ( \reg2|Mux2~0_combout  & ( !\idex|RVALUE2~74_combout  & ( (\idex|RVALUE2~73_combout  & \reg2|Mux1~0_combout ) ) ) ) # ( !\reg2|Mux2~0_combout  & ( !\idex|RVALUE2~74_combout  & ( (\idex|RVALUE2~75_combout  & 
// !\reg2|Mux1~0_combout ) ) ) )

	.dataa(!\idex|RVALUE2~75_combout ),
	.datab(!\idex|RVALUE2~73_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\reg2|Mux2~0_combout ),
	.dataf(!\idex|RVALUE2~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~76 .extended_lut = "off";
defparam \idex|RVALUE2~76 .lut_mask = 64'h505003035050F3F3;
defparam \idex|RVALUE2~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \idex|RVALUE2~77 (
// Equation(s):
// \idex|RVALUE2~77_combout  = ( \idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~76_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~71_combout ) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~76_combout  & ( (!\reg2|Mux0~0_combout ) # 
// (\idex|RVALUE2~71_combout ) ) ) ) # ( \idex|RVALUE2[19]~0_combout  & ( !\idex|RVALUE2~76_combout  & ( (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2~72_combout ))) # (\reg2|Mux0~0_combout  & (\idex|RVALUE2~71_combout )) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  
// & ( !\idex|RVALUE2~76_combout  & ( (\reg2|Mux0~0_combout  & \idex|RVALUE2~71_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~71_combout ),
	.datad(!\idex|RVALUE2~72_combout ),
	.datae(!\idex|RVALUE2[19]~0_combout ),
	.dataf(!\idex|RVALUE2~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~77 .extended_lut = "off";
defparam \idex|RVALUE2~77 .lut_mask = 64'h030303CFCFCFCFCF;
defparam \idex|RVALUE2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N14
dffeas \idex|RVALUE2[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[9] .is_wysiwyg = "true";
defparam \idex|RVALUE2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N29
dffeas \ifid|IMM[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[8] .is_wysiwyg = "true";
defparam \ifid|IMM[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N17
dffeas \idex|IMMVALUE[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [8]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[8] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N25
dffeas \regbank|Register[26][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][6] .is_wysiwyg = "true";
defparam \regbank|Register[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N22
dffeas \regbank|Register[22][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][6] .is_wysiwyg = "true";
defparam \regbank|Register[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N2
dffeas \regbank|Register[30][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][6] .is_wysiwyg = "true";
defparam \regbank|Register[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N35
dffeas \regbank|Register[18][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][6] .is_wysiwyg = "true";
defparam \regbank|Register[18][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N0
cyclonev_lcell_comb \idex|RVALUE1~102 (
// Equation(s):
// \idex|RVALUE1~102_combout  = ( \regbank|Register[30][6]~q  & ( \regbank|Register[18][6]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[22][6]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[26][6]~q ))) ) ) ) # ( !\regbank|Register[30][6]~q  & ( \regbank|Register[18][6]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[22][6]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][6]~q  & 
// (!\reg1|Mux2~0_combout ))) ) ) ) # ( \regbank|Register[30][6]~q  & ( !\regbank|Register[18][6]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout  & \regbank|Register[22][6]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[26][6]~q ))) ) ) ) # ( !\regbank|Register[30][6]~q  & ( !\regbank|Register[18][6]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout  & \regbank|Register[22][6]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][6]~q  & 
// (!\reg1|Mux2~0_combout ))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\regbank|Register[26][6]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[22][6]~q ),
	.datae(!\regbank|Register[30][6]~q ),
	.dataf(!\regbank|Register[18][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~102 .extended_lut = "off";
defparam \idex|RVALUE1~102 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \idex|RVALUE1~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N23
dffeas \regbank|Register[19][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][6] .is_wysiwyg = "true";
defparam \regbank|Register[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N8
dffeas \regbank|Register[27][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][6] .is_wysiwyg = "true";
defparam \regbank|Register[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N44
dffeas \regbank|Register[31][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][6] .is_wysiwyg = "true";
defparam \regbank|Register[31][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \regbank|Register[23][6]~feeder (
// Equation(s):
// \regbank|Register[23][6]~feeder_combout  = \menwb|WRITEDATA [6]

	.dataa(!\menwb|WRITEDATA [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][6]~feeder .extended_lut = "off";
defparam \regbank|Register[23][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[23][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N5
dffeas \regbank|Register[23][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][6] .is_wysiwyg = "true";
defparam \regbank|Register[23][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \idex|RVALUE1~103 (
// Equation(s):
// \idex|RVALUE1~103_combout  = ( \regbank|Register[31][6]~q  & ( \regbank|Register[23][6]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[19][6]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[27][6]~q )))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][6]~q  & ( \regbank|Register[23][6]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # (\regbank|Register[19][6]~q ))) # (\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & \regbank|Register[27][6]~q )))) ) ) ) # ( 
// \regbank|Register[31][6]~q  & ( !\regbank|Register[23][6]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[19][6]~q  & (!\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[27][6]~q ) # (\reg1|Mux2~0_combout )))) ) ) ) # ( 
// !\regbank|Register[31][6]~q  & ( !\regbank|Register[23][6]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[19][6]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[27][6]~q ))))) ) ) )

	.dataa(!\regbank|Register[19][6]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[27][6]~q ),
	.datae(!\regbank|Register[31][6]~q ),
	.dataf(!\regbank|Register[23][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~103 .extended_lut = "off";
defparam \idex|RVALUE1~103 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N46
dffeas \regbank|Register[16][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][6] .is_wysiwyg = "true";
defparam \regbank|Register[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N20
dffeas \regbank|Register[24][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][6] .is_wysiwyg = "true";
defparam \regbank|Register[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N17
dffeas \regbank|Register[20][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][6] .is_wysiwyg = "true";
defparam \regbank|Register[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \regbank|Register[28][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][6] .is_wysiwyg = "true";
defparam \regbank|Register[28][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \idex|RVALUE1~100 (
// Equation(s):
// \idex|RVALUE1~100_combout  = ( \regbank|Register[28][6]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[20][6]~q ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[28][6]~q  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & 
// \regbank|Register[20][6]~q ) ) ) ) # ( \regbank|Register[28][6]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][6]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][6]~q ))) ) ) ) # ( !\regbank|Register[28][6]~q  & 
// ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][6]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][6]~q ))) ) ) )

	.dataa(!\regbank|Register[16][6]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[24][6]~q ),
	.datad(!\regbank|Register[20][6]~q ),
	.datae(!\regbank|Register[28][6]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~100 .extended_lut = "off";
defparam \idex|RVALUE1~100 .lut_mask = 64'h4747474700CC33FF;
defparam \idex|RVALUE1~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \regbank|Register[21][6]~feeder (
// Equation(s):
// \regbank|Register[21][6]~feeder_combout  = ( \menwb|WRITEDATA [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][6]~feeder .extended_lut = "off";
defparam \regbank|Register[21][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[21][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N49
dffeas \regbank|Register[21][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][6] .is_wysiwyg = "true";
defparam \regbank|Register[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N8
dffeas \regbank|Register[17][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][6] .is_wysiwyg = "true";
defparam \regbank|Register[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N43
dffeas \regbank|Register[25][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][6] .is_wysiwyg = "true";
defparam \regbank|Register[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y7_N19
dffeas \regbank|Register[29][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][6] .is_wysiwyg = "true";
defparam \regbank|Register[29][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N18
cyclonev_lcell_comb \idex|RVALUE1~101 (
// Equation(s):
// \idex|RVALUE1~101_combout  = ( \regbank|Register[29][6]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[25][6]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[29][6]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[25][6]~q ) ) ) ) # ( \regbank|Register[29][6]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[17][6]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][6]~q )) ) ) ) # ( !\regbank|Register[29][6]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[17][6]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][6]~q )) ) ) )

	.dataa(!\regbank|Register[21][6]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[17][6]~q ),
	.datad(!\regbank|Register[25][6]~q ),
	.datae(!\regbank|Register[29][6]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~101 .extended_lut = "off";
defparam \idex|RVALUE1~101 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \idex|RVALUE1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N9
cyclonev_lcell_comb \idex|RVALUE1~104 (
// Equation(s):
// \idex|RVALUE1~104_combout  = ( \idex|RVALUE1~100_combout  & ( \idex|RVALUE1~101_combout  & ( (!\reg1|Mux3~0_combout ) # ((!\reg1|Mux4~0_combout  & (\idex|RVALUE1~102_combout )) # (\reg1|Mux4~0_combout  & ((\idex|RVALUE1~103_combout )))) ) ) ) # ( 
// !\idex|RVALUE1~100_combout  & ( \idex|RVALUE1~101_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~102_combout  & (\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # (\idex|RVALUE1~103_combout )))) ) ) ) # ( 
// \idex|RVALUE1~100_combout  & ( !\idex|RVALUE1~101_combout  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\idex|RVALUE1~102_combout ))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout  & \idex|RVALUE1~103_combout )))) ) ) ) # ( 
// !\idex|RVALUE1~100_combout  & ( !\idex|RVALUE1~101_combout  & ( (\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\idex|RVALUE1~102_combout )) # (\reg1|Mux4~0_combout  & ((\idex|RVALUE1~103_combout ))))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\idex|RVALUE1~102_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\idex|RVALUE1~103_combout ),
	.datae(!\idex|RVALUE1~100_combout ),
	.dataf(!\idex|RVALUE1~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~104 .extended_lut = "off";
defparam \idex|RVALUE1~104 .lut_mask = 64'h0207A2A75257F2F7;
defparam \idex|RVALUE1~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N33
cyclonev_lcell_comb \regbank|Register[4][6]~feeder (
// Equation(s):
// \regbank|Register[4][6]~feeder_combout  = \menwb|WRITEDATA [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][6]~feeder .extended_lut = "off";
defparam \regbank|Register[4][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N35
dffeas \regbank|Register[4][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][6] .is_wysiwyg = "true";
defparam \regbank|Register[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N34
dffeas \regbank|Register[5][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][6] .is_wysiwyg = "true";
defparam \regbank|Register[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N32
dffeas \regbank|Register[6][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][6] .is_wysiwyg = "true";
defparam \regbank|Register[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N36
cyclonev_lcell_comb \idex|RVALUE1~107 (
// Equation(s):
// \idex|RVALUE1~107_combout  = ( \regbank|Register[7][6]~q  & ( \reg1|Mux4~0_combout  & ( (\reg1|Mux3~0_combout ) # (\regbank|Register[5][6]~q ) ) ) ) # ( !\regbank|Register[7][6]~q  & ( \reg1|Mux4~0_combout  & ( (\regbank|Register[5][6]~q  & 
// !\reg1|Mux3~0_combout ) ) ) ) # ( \regbank|Register[7][6]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[4][6]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][6]~q ))) ) ) ) # ( !\regbank|Register[7][6]~q  & ( 
// !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[4][6]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][6]~q ))) ) ) )

	.dataa(!\regbank|Register[4][6]~q ),
	.datab(!\regbank|Register[5][6]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[6][6]~q ),
	.datae(!\regbank|Register[7][6]~q ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~107 .extended_lut = "off";
defparam \idex|RVALUE1~107 .lut_mask = 64'h505F505F30303F3F;
defparam \idex|RVALUE1~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N50
dffeas \regbank|Register[14][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][6] .is_wysiwyg = "true";
defparam \regbank|Register[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N22
dffeas \regbank|Register[13][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][6] .is_wysiwyg = "true";
defparam \regbank|Register[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N26
dffeas \regbank|Register[15][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][6] .is_wysiwyg = "true";
defparam \regbank|Register[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N28
dffeas \regbank|Register[12][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][6] .is_wysiwyg = "true";
defparam \regbank|Register[12][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N24
cyclonev_lcell_comb \idex|RVALUE1~106 (
// Equation(s):
// \idex|RVALUE1~106_combout  = ( \regbank|Register[15][6]~q  & ( \regbank|Register[12][6]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[14][6]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[13][6]~q ) # 
// (\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[15][6]~q  & ( \regbank|Register[12][6]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[14][6]~q ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout  & 
// \regbank|Register[13][6]~q )))) ) ) ) # ( \regbank|Register[15][6]~q  & ( !\regbank|Register[12][6]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[14][6]~q  & (\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[13][6]~q ) # 
// (\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[15][6]~q  & ( !\regbank|Register[12][6]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[14][6]~q  & (\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout  & 
// \regbank|Register[13][6]~q )))) ) ) )

	.dataa(!\regbank|Register[14][6]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[13][6]~q ),
	.datae(!\regbank|Register[15][6]~q ),
	.dataf(!\regbank|Register[12][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~106 .extended_lut = "off";
defparam \idex|RVALUE1~106 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N38
dffeas \regbank|Register[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][6] .is_wysiwyg = "true";
defparam \regbank|Register[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N22
dffeas \regbank|Register[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][6] .is_wysiwyg = "true";
defparam \regbank|Register[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N14
dffeas \regbank|Register[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][6] .is_wysiwyg = "true";
defparam \regbank|Register[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N34
dffeas \regbank|Register[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][6] .is_wysiwyg = "true";
defparam \regbank|Register[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \idex|RVALUE1~108 (
// Equation(s):
// \idex|RVALUE1~108_combout  = ( \regbank|Register[3][6]~q  & ( \regbank|Register[1][6]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[0][6]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][6]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][6]~q  & ( \regbank|Register[1][6]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[0][6]~q ) # (\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][6]~q  & (!\reg1|Mux4~0_combout ))) ) ) ) # ( 
// \regbank|Register[3][6]~q  & ( !\regbank|Register[1][6]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & \regbank|Register[0][6]~q )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[2][6]~q ))) ) ) ) # ( 
// !\regbank|Register[3][6]~q  & ( !\regbank|Register[1][6]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[0][6]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][6]~q )))) ) ) )

	.dataa(!\regbank|Register[2][6]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[0][6]~q ),
	.datae(!\regbank|Register[3][6]~q ),
	.dataf(!\regbank|Register[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~108 .extended_lut = "off";
defparam \idex|RVALUE1~108 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \idex|RVALUE1~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N45
cyclonev_lcell_comb \idex|RVALUE1~109 (
// Equation(s):
// \idex|RVALUE1~109_combout  = ( \idex|RVALUE1~108_combout  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout ) # ((\idex|RVALUE1~107_combout )))) # (\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout  & ((\idex|RVALUE1~106_combout )))) ) ) # ( 
// !\idex|RVALUE1~108_combout  & ( (\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\idex|RVALUE1~107_combout )) # (\reg1|Mux1~0_combout  & ((\idex|RVALUE1~106_combout ))))) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\idex|RVALUE1~107_combout ),
	.datad(!\idex|RVALUE1~106_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~109 .extended_lut = "off";
defparam \idex|RVALUE1~109 .lut_mask = 64'h021302138A9B8A9B;
defparam \idex|RVALUE1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N59
dffeas \regbank|Register[8][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][6] .is_wysiwyg = "true";
defparam \regbank|Register[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N38
dffeas \regbank|Register[9][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][6] .is_wysiwyg = "true";
defparam \regbank|Register[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N25
dffeas \regbank|Register[11][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][6] .is_wysiwyg = "true";
defparam \regbank|Register[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N50
dffeas \regbank|Register[10][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][6] .is_wysiwyg = "true";
defparam \regbank|Register[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N24
cyclonev_lcell_comb \idex|RVALUE1~105 (
// Equation(s):
// \idex|RVALUE1~105_combout  = ( \regbank|Register[11][6]~q  & ( \regbank|Register[10][6]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][6]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][6]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][6]~q  & ( \regbank|Register[10][6]~q  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\regbank|Register[8][6]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[9][6]~q  & !\reg1|Mux3~0_combout )))) ) ) ) # ( 
// \regbank|Register[11][6]~q  & ( !\regbank|Register[10][6]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[8][6]~q  & ((!\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # (\regbank|Register[9][6]~q )))) ) ) ) # ( 
// !\regbank|Register[11][6]~q  & ( !\regbank|Register[10][6]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][6]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][6]~q ))))) ) ) )

	.dataa(!\regbank|Register[8][6]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[9][6]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[11][6]~q ),
	.dataf(!\regbank|Register[10][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~105 .extended_lut = "off";
defparam \idex|RVALUE1~105 .lut_mask = 64'h4700473347CC47FF;
defparam \idex|RVALUE1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N36
cyclonev_lcell_comb \idex|RVALUE1~110 (
// Equation(s):
// \idex|RVALUE1~110_combout  = ( \idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~105_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~104_combout ) ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~105_combout  & ( (!\reg1|Mux0~0_combout  & 
// ((\idex|RVALUE1~109_combout ))) # (\reg1|Mux0~0_combout  & (\idex|RVALUE1~104_combout )) ) ) ) # ( \idex|RVALUE1[20]~0_combout  & ( !\idex|RVALUE1~105_combout  & ( (!\reg1|Mux0~0_combout  & ((\idex|RVALUE1~109_combout ))) # (\reg1|Mux0~0_combout  & 
// (\idex|RVALUE1~104_combout )) ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( !\idex|RVALUE1~105_combout  & ( (!\reg1|Mux0~0_combout  & ((\idex|RVALUE1~109_combout ))) # (\reg1|Mux0~0_combout  & (\idex|RVALUE1~104_combout )) ) ) )

	.dataa(!\idex|RVALUE1~104_combout ),
	.datab(!\idex|RVALUE1~109_combout ),
	.datac(!\reg1|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1[20]~0_combout ),
	.dataf(!\idex|RVALUE1~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~110 .extended_lut = "off";
defparam \idex|RVALUE1~110 .lut_mask = 64'h353535353535F5F5;
defparam \idex|RVALUE1~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N18
cyclonev_lcell_comb \idex|RVALUE1[6]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[6]~SCLR_LUT_combout  = ( \idex|RVALUE1~110_combout  & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(!\Reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[6]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[6]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \idex|RVALUE1[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N32
dffeas \idex|RVALUE1[6]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[6]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N35
dffeas \regbank|Register[19][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][5] .is_wysiwyg = "true";
defparam \regbank|Register[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N38
dffeas \regbank|Register[27][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][5] .is_wysiwyg = "true";
defparam \regbank|Register[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N14
dffeas \regbank|Register[31][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][5] .is_wysiwyg = "true";
defparam \regbank|Register[31][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N33
cyclonev_lcell_comb \regbank|Register[23][5]~feeder (
// Equation(s):
// \regbank|Register[23][5]~feeder_combout  = ( \menwb|WRITEDATA [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][5]~feeder .extended_lut = "off";
defparam \regbank|Register[23][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[23][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N34
dffeas \regbank|Register[23][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][5] .is_wysiwyg = "true";
defparam \regbank|Register[23][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N12
cyclonev_lcell_comb \idex|RVALUE1~4 (
// Equation(s):
// \idex|RVALUE1~4_combout  = ( \regbank|Register[31][5]~q  & ( \regbank|Register[23][5]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[19][5]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[27][5]~q )))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][5]~q  & ( \regbank|Register[23][5]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # (\regbank|Register[19][5]~q ))) # (\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & \regbank|Register[27][5]~q )))) ) ) ) # ( 
// \regbank|Register[31][5]~q  & ( !\regbank|Register[23][5]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[19][5]~q  & (!\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[27][5]~q ) # (\reg1|Mux2~0_combout )))) ) ) ) # ( 
// !\regbank|Register[31][5]~q  & ( !\regbank|Register[23][5]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[19][5]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[27][5]~q ))))) ) ) )

	.dataa(!\regbank|Register[19][5]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[27][5]~q ),
	.datae(!\regbank|Register[31][5]~q ),
	.dataf(!\regbank|Register[23][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~4 .extended_lut = "off";
defparam \idex|RVALUE1~4 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N1
dffeas \regbank|Register[26][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][5] .is_wysiwyg = "true";
defparam \regbank|Register[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N31
dffeas \regbank|Register[22][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][5] .is_wysiwyg = "true";
defparam \regbank|Register[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N7
dffeas \regbank|Register[30][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][5] .is_wysiwyg = "true";
defparam \regbank|Register[30][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \regbank|Register[18][5]~feeder (
// Equation(s):
// \regbank|Register[18][5]~feeder_combout  = ( \menwb|WRITEDATA [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[18][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[18][5]~feeder .extended_lut = "off";
defparam \regbank|Register[18][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[18][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N1
dffeas \regbank|Register[18][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[18][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][5] .is_wysiwyg = "true";
defparam \regbank|Register[18][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N6
cyclonev_lcell_comb \idex|RVALUE1~3 (
// Equation(s):
// \idex|RVALUE1~3_combout  = ( \regbank|Register[30][5]~q  & ( \regbank|Register[18][5]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[22][5]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[26][5]~q ))) ) ) ) # ( !\regbank|Register[30][5]~q  & ( \regbank|Register[18][5]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[22][5]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][5]~q  & 
// ((!\reg1|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[30][5]~q  & ( !\regbank|Register[18][5]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[22][5]~q  & \reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[26][5]~q ))) ) ) ) # ( !\regbank|Register[30][5]~q  & ( !\regbank|Register[18][5]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[22][5]~q  & \reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][5]~q  & 
// ((!\reg1|Mux2~0_combout )))) ) ) )

	.dataa(!\regbank|Register[26][5]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[22][5]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[30][5]~q ),
	.dataf(!\regbank|Register[18][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~3 .extended_lut = "off";
defparam \idex|RVALUE1~3 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \idex|RVALUE1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N5
dffeas \regbank|Register[20][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][5] .is_wysiwyg = "true";
defparam \regbank|Register[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N37
dffeas \regbank|Register[24][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][5] .is_wysiwyg = "true";
defparam \regbank|Register[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N14
dffeas \regbank|Register[28][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][5] .is_wysiwyg = "true";
defparam \regbank|Register[28][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \regbank|Register[16][5]~feeder (
// Equation(s):
// \regbank|Register[16][5]~feeder_combout  = ( \menwb|WRITEDATA [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][5]~feeder .extended_lut = "off";
defparam \regbank|Register[16][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[16][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N55
dffeas \regbank|Register[16][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][5] .is_wysiwyg = "true";
defparam \regbank|Register[16][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N12
cyclonev_lcell_comb \idex|RVALUE1~1 (
// Equation(s):
// \idex|RVALUE1~1_combout  = ( \regbank|Register[28][5]~q  & ( \regbank|Register[16][5]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout ) # ((\regbank|Register[24][5]~q )))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[20][5]~q )) # 
// (\reg1|Mux1~0_combout ))) ) ) ) # ( !\regbank|Register[28][5]~q  & ( \regbank|Register[16][5]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout ) # ((\regbank|Register[24][5]~q )))) # (\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout  & 
// (\regbank|Register[20][5]~q ))) ) ) ) # ( \regbank|Register[28][5]~q  & ( !\regbank|Register[16][5]~q  & ( (!\reg1|Mux2~0_combout  & (\reg1|Mux1~0_combout  & ((\regbank|Register[24][5]~q )))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[20][5]~q )) # 
// (\reg1|Mux1~0_combout ))) ) ) ) # ( !\regbank|Register[28][5]~q  & ( !\regbank|Register[16][5]~q  & ( (!\reg1|Mux2~0_combout  & (\reg1|Mux1~0_combout  & ((\regbank|Register[24][5]~q )))) # (\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout  & 
// (\regbank|Register[20][5]~q ))) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[20][5]~q ),
	.datad(!\regbank|Register[24][5]~q ),
	.datae(!\regbank|Register[28][5]~q ),
	.dataf(!\regbank|Register[16][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~1 .extended_lut = "off";
defparam \idex|RVALUE1~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \idex|RVALUE1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y7_N4
dffeas \regbank|Register[17][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][5] .is_wysiwyg = "true";
defparam \regbank|Register[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N38
dffeas \regbank|Register[25][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][5] .is_wysiwyg = "true";
defparam \regbank|Register[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N14
dffeas \regbank|Register[29][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][5] .is_wysiwyg = "true";
defparam \regbank|Register[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y8_N35
dffeas \regbank|Register[21][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][5] .is_wysiwyg = "true";
defparam \regbank|Register[21][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N12
cyclonev_lcell_comb \idex|RVALUE1~2 (
// Equation(s):
// \idex|RVALUE1~2_combout  = ( \regbank|Register[29][5]~q  & ( \regbank|Register[21][5]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[17][5]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[25][5]~q )))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[29][5]~q  & ( \regbank|Register[21][5]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[17][5]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[25][5]~q ))))) # (\reg1|Mux2~0_combout  & 
// (((!\reg1|Mux1~0_combout )))) ) ) ) # ( \regbank|Register[29][5]~q  & ( !\regbank|Register[21][5]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[17][5]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[25][5]~q ))))) # 
// (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[29][5]~q  & ( !\regbank|Register[21][5]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[17][5]~q )) # (\reg1|Mux1~0_combout  & 
// ((\regbank|Register[25][5]~q ))))) ) ) )

	.dataa(!\regbank|Register[17][5]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[25][5]~q ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\regbank|Register[29][5]~q ),
	.dataf(!\regbank|Register[21][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~2 .extended_lut = "off";
defparam \idex|RVALUE1~2 .lut_mask = 64'h440C443F770C773F;
defparam \idex|RVALUE1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N12
cyclonev_lcell_comb \idex|RVALUE1~5 (
// Equation(s):
// \idex|RVALUE1~5_combout  = ( \idex|RVALUE1~2_combout  & ( \reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout ) # (\idex|RVALUE1~4_combout ) ) ) ) # ( !\idex|RVALUE1~2_combout  & ( \reg1|Mux4~0_combout  & ( (\idex|RVALUE1~4_combout  & \reg1|Mux3~0_combout ) 
// ) ) ) # ( \idex|RVALUE1~2_combout  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~1_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~3_combout )) ) ) ) # ( !\idex|RVALUE1~2_combout  & ( !\reg1|Mux4~0_combout  & ( 
// (!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~1_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~3_combout )) ) ) )

	.dataa(!\idex|RVALUE1~4_combout ),
	.datab(!\idex|RVALUE1~3_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\idex|RVALUE1~1_combout ),
	.datae(!\idex|RVALUE1~2_combout ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~5 .extended_lut = "off";
defparam \idex|RVALUE1~5 .lut_mask = 64'h03F303F30505F5F5;
defparam \idex|RVALUE1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N40
dffeas \regbank|Register[8][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][5] .is_wysiwyg = "true";
defparam \regbank|Register[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N8
dffeas \regbank|Register[10][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][5] .is_wysiwyg = "true";
defparam \regbank|Register[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N44
dffeas \regbank|Register[11][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][5] .is_wysiwyg = "true";
defparam \regbank|Register[11][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N42
cyclonev_lcell_comb \idex|RVALUE1~6 (
// Equation(s):
// \idex|RVALUE1~6_combout  = ( \regbank|Register[11][5]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[10][5]~q ) # (\reg1|Mux4~0_combout ) ) ) ) # ( !\regbank|Register[11][5]~q  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & 
// \regbank|Register[10][5]~q ) ) ) ) # ( \regbank|Register[11][5]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[8][5]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][5]~q )) ) ) ) # ( !\regbank|Register[11][5]~q  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[8][5]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][5]~q )) ) ) )

	.dataa(!\regbank|Register[9][5]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[8][5]~q ),
	.datad(!\regbank|Register[10][5]~q ),
	.datae(!\regbank|Register[11][5]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~6 .extended_lut = "off";
defparam \idex|RVALUE1~6 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \idex|RVALUE1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N38
dffeas \regbank|Register[14][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][5] .is_wysiwyg = "true";
defparam \regbank|Register[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N1
dffeas \regbank|Register[13][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][5] .is_wysiwyg = "true";
defparam \regbank|Register[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N16
dffeas \regbank|Register[12][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][5] .is_wysiwyg = "true";
defparam \regbank|Register[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N14
dffeas \regbank|Register[15][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][5] .is_wysiwyg = "true";
defparam \regbank|Register[15][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N12
cyclonev_lcell_comb \idex|RVALUE1~7 (
// Equation(s):
// \idex|RVALUE1~7_combout  = ( \regbank|Register[15][5]~q  & ( \reg1|Mux3~0_combout  & ( (\reg1|Mux4~0_combout ) # (\regbank|Register[14][5]~q ) ) ) ) # ( !\regbank|Register[15][5]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[14][5]~q  & 
// !\reg1|Mux4~0_combout ) ) ) ) # ( \regbank|Register[15][5]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[12][5]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][5]~q )) ) ) ) # ( !\regbank|Register[15][5]~q  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[12][5]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][5]~q )) ) ) )

	.dataa(!\regbank|Register[14][5]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[13][5]~q ),
	.datad(!\regbank|Register[12][5]~q ),
	.datae(!\regbank|Register[15][5]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~7 .extended_lut = "off";
defparam \idex|RVALUE1~7 .lut_mask = 64'h03CF03CF44447777;
defparam \idex|RVALUE1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N8
dffeas \regbank|Register[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][5] .is_wysiwyg = "true";
defparam \regbank|Register[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N2
dffeas \regbank|Register[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][5] .is_wysiwyg = "true";
defparam \regbank|Register[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N44
dffeas \regbank|Register[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][5] .is_wysiwyg = "true";
defparam \regbank|Register[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N32
dffeas \regbank|Register[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][5] .is_wysiwyg = "true";
defparam \regbank|Register[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \idex|RVALUE1~9 (
// Equation(s):
// \idex|RVALUE1~9_combout  = ( \regbank|Register[3][5]~q  & ( \regbank|Register[1][5]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[0][5]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][5]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][5]~q  & ( \regbank|Register[1][5]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[0][5]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][5]~q )))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[3][5]~q  & ( !\regbank|Register[1][5]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[0][5]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][5]~q )))) # 
// (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[3][5]~q  & ( !\regbank|Register[1][5]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[0][5]~q ))) # (\reg1|Mux3~0_combout  & 
// (\regbank|Register[2][5]~q )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[2][5]~q ),
	.datac(!\regbank|Register[0][5]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[3][5]~q ),
	.dataf(!\regbank|Register[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~9 .extended_lut = "off";
defparam \idex|RVALUE1~9 .lut_mask = 64'h0A220A775F225F77;
defparam \idex|RVALUE1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N34
dffeas \regbank|Register[4][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][5] .is_wysiwyg = "true";
defparam \regbank|Register[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N8
dffeas \regbank|Register[6][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][5] .is_wysiwyg = "true";
defparam \regbank|Register[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N14
dffeas \regbank|Register[7][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][5] .is_wysiwyg = "true";
defparam \regbank|Register[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N32
dffeas \regbank|Register[5][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][5] .is_wysiwyg = "true";
defparam \regbank|Register[5][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N12
cyclonev_lcell_comb \idex|RVALUE1~8 (
// Equation(s):
// \idex|RVALUE1~8_combout  = ( \regbank|Register[7][5]~q  & ( \regbank|Register[5][5]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][5]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][5]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][5]~q  & ( \regbank|Register[5][5]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][5]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][5]~q ))))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[7][5]~q  & ( !\regbank|Register[5][5]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][5]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][5]~q ))))) # 
// (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[7][5]~q  & ( !\regbank|Register[5][5]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][5]~q )) # (\reg1|Mux3~0_combout  & 
// ((\regbank|Register[6][5]~q ))))) ) ) )

	.dataa(!\regbank|Register[4][5]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[6][5]~q ),
	.datae(!\regbank|Register[7][5]~q ),
	.dataf(!\regbank|Register[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~8 .extended_lut = "off";
defparam \idex|RVALUE1~8 .lut_mask = 64'h404C434F707C737F;
defparam \idex|RVALUE1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N9
cyclonev_lcell_comb \idex|RVALUE1~10 (
// Equation(s):
// \idex|RVALUE1~10_combout  = ( \idex|RVALUE1~8_combout  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # (\idex|RVALUE1~9_combout )))) # (\reg1|Mux1~0_combout  & (\idex|RVALUE1~7_combout  & ((\reg1|Mux2~0_combout )))) ) ) # ( 
// !\idex|RVALUE1~8_combout  & ( (!\reg1|Mux1~0_combout  & (((\idex|RVALUE1~9_combout  & !\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (\idex|RVALUE1~7_combout  & ((\reg1|Mux2~0_combout )))) ) )

	.dataa(!\idex|RVALUE1~7_combout ),
	.datab(!\idex|RVALUE1~9_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~10 .extended_lut = "off";
defparam \idex|RVALUE1~10 .lut_mask = 64'h3005300530F530F5;
defparam \idex|RVALUE1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N45
cyclonev_lcell_comb \idex|RVALUE1~11 (
// Equation(s):
// \idex|RVALUE1~11_combout  = ( \idex|RVALUE1~10_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~5_combout ) ) ) # ( !\idex|RVALUE1~10_combout  & ( (!\reg1|Mux0~0_combout  & (\idex|RVALUE1[20]~0_combout  & ((\idex|RVALUE1~6_combout )))) # 
// (\reg1|Mux0~0_combout  & (((\idex|RVALUE1~5_combout )))) ) )

	.dataa(!\reg1|Mux0~0_combout ),
	.datab(!\idex|RVALUE1[20]~0_combout ),
	.datac(!\idex|RVALUE1~5_combout ),
	.datad(!\idex|RVALUE1~6_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~11 .extended_lut = "off";
defparam \idex|RVALUE1~11 .lut_mask = 64'h05270527AFAFAFAF;
defparam \idex|RVALUE1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N6
cyclonev_lcell_comb \idex|RVALUE1[5]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[5]~SCLR_LUT_combout  = ( !\Reset~input_o  & ( \idex|RVALUE1~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|RVALUE1~11_combout ),
	.datae(gnd),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[5]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[5]~SCLR_LUT .lut_mask = 64'h00FF00FF00000000;
defparam \idex|RVALUE1[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N5
dffeas \idex|RVALUE1[5]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[5]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N30
cyclonev_lcell_comb \alu|Add0~130 (
// Equation(s):
// \alu|Add0~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu|Add0~130_cout ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~130 .extended_lut = "off";
defparam \alu|Add0~130 .lut_mask = 64'h000000000000FFFF;
defparam \alu|Add0~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N33
cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [0]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [0])) ) + ( \idex|RVALUE1[0]~_Duplicate_2_q  ) + ( \alu|Add0~130_cout  ))
// \alu|Add0~2  = CARRY(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [0]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [0])) ) + ( \idex|RVALUE1[0]~_Duplicate_2_q  ) + ( \alu|Add0~130_cout  ))

	.dataa(!\idex|IMMVALUE [0]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE1[0]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000F0F00000EE22;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N36
cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [1]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [1])) ) + ( \idex|RVALUE1[1]~_Duplicate_2_q  ) + ( \alu|Add0~2  ))
// \alu|Add0~6  = CARRY(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [1]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [1])) ) + ( \idex|RVALUE1[1]~_Duplicate_2_q  ) + ( \alu|Add0~2  ))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [1]),
	.datad(!\idex|RVALUE2 [1]),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000FF000000FC30;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N39
cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( \idex|RVALUE1[2]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [2]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [2])) ) + ( \alu|Add0~6  ))
// \alu|Add0~10  = CARRY(( \idex|RVALUE1[2]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [2]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [2])) ) + ( \alu|Add0~6  ))

	.dataa(!\idex|IMMVALUE [2]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [2]),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h000011DD00000F0F;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N42
cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( (!\idex|BSELECTOR [0] & (!\idex|RVALUE2 [3])) # (\idex|BSELECTOR [0] & ((!\idex|IMMVALUE [3]))) ) + ( \idex|RVALUE1[3]~_Duplicate_2_q  ) + ( \alu|Add0~10  ))
// \alu|Add0~14  = CARRY(( (!\idex|BSELECTOR [0] & (!\idex|RVALUE2 [3])) # (\idex|BSELECTOR [0] & ((!\idex|IMMVALUE [3]))) ) + ( \idex|RVALUE1[3]~_Duplicate_2_q  ) + ( \alu|Add0~10  ))

	.dataa(!\idex|RVALUE2 [3]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000FF000000B8B8;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N45
cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [4]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [4])) ) + ( \idex|RVALUE1[4]~_Duplicate_2_q  ) + ( \alu|Add0~14  ))
// \alu|Add0~18  = CARRY(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [4]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [4])) ) + ( \idex|RVALUE1[4]~_Duplicate_2_q  ) + ( \alu|Add0~14  ))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [4]),
	.datad(!\idex|RVALUE2 [4]),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000FF000000FC30;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N48
cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( \idex|RVALUE1[5]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [5]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [5])) ) + ( \alu|Add0~18  ))
// \alu|Add0~22  = CARRY(( \idex|RVALUE1[5]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [5]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [5])) ) + ( \alu|Add0~18  ))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [5]),
	.datad(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [5]),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h000003CF000000FF;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N51
cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( \idex|RVALUE1[6]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [6]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [6])) ) + ( \alu|Add0~22  ))
// \alu|Add0~26  = CARRY(( \idex|RVALUE1[6]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [6]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [6])) ) + ( \alu|Add0~22  ))

	.dataa(!\idex|IMMVALUE [6]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(gnd),
	.datad(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [6]),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h000011DD000000FF;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N54
cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [7]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [7])) ) + ( \idex|RVALUE1[7]~_Duplicate_2_q  ) + ( \alu|Add0~26  ))
// \alu|Add0~30  = CARRY(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [7]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [7])) ) + ( \idex|RVALUE1[7]~_Duplicate_2_q  ) + ( \alu|Add0~26  ))

	.dataa(!\idex|IMMVALUE [7]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000FF000000E2E2;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N57
cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( \idex|RVALUE1[8]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [8]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [8])) ) + ( \alu|Add0~30  ))
// \alu|Add0~34  = CARRY(( \idex|RVALUE1[8]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [8]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [8])) ) + ( \alu|Add0~30  ))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [8]),
	.datad(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [8]),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(\alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h000003CF000000FF;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N30
cyclonev_lcell_comb \alu|Add0~37 (
// Equation(s):
// \alu|Add0~37_sumout  = SUM(( \idex|RVALUE1[9]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [9]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [9])) ) + ( \alu|Add0~34  ))
// \alu|Add0~38  = CARRY(( \idex|RVALUE1[9]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [9]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [9])) ) + ( \alu|Add0~34  ))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [9]),
	.datad(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [9]),
	.datag(gnd),
	.cin(\alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~37_sumout ),
	.cout(\alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~37 .extended_lut = "off";
defparam \alu|Add0~37 .lut_mask = 64'h000003CF000000FF;
defparam \alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N20
dffeas \regbank|Register[25][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][30] .is_wysiwyg = "true";
defparam \regbank|Register[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N52
dffeas \regbank|Register[21][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][30] .is_wysiwyg = "true";
defparam \regbank|Register[21][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N15
cyclonev_lcell_comb \regbank|Register[17][30]~feeder (
// Equation(s):
// \regbank|Register[17][30]~feeder_combout  = ( \menwb|WRITEDATA [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[17][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[17][30]~feeder .extended_lut = "off";
defparam \regbank|Register[17][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[17][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \regbank|Register[17][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[17][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][30] .is_wysiwyg = "true";
defparam \regbank|Register[17][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \idex|RVALUE1~332 (
// Equation(s):
// \idex|RVALUE1~332_combout  = ( \regbank|Register[29][30]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[25][30]~q ) ) ) ) # ( !\regbank|Register[29][30]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[25][30]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[29][30]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[17][30]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][30]~q )) ) ) ) # ( !\regbank|Register[29][30]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[17][30]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][30]~q )) ) ) )

	.dataa(!\regbank|Register[25][30]~q ),
	.datab(!\regbank|Register[21][30]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[17][30]~q ),
	.datae(!\regbank|Register[29][30]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~332 .extended_lut = "off";
defparam \idex|RVALUE1~332 .lut_mask = 64'h03F303F350505F5F;
defparam \idex|RVALUE1~332 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N20
dffeas \regbank|Register[26][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][30] .is_wysiwyg = "true";
defparam \regbank|Register[26][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N15
cyclonev_lcell_comb \regbank|Register[18][30]~feeder (
// Equation(s):
// \regbank|Register[18][30]~feeder_combout  = \menwb|WRITEDATA [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[18][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[18][30]~feeder .extended_lut = "off";
defparam \regbank|Register[18][30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[18][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N17
dffeas \regbank|Register[18][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[18][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][30] .is_wysiwyg = "true";
defparam \regbank|Register[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N56
dffeas \regbank|Register[30][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][30] .is_wysiwyg = "true";
defparam \regbank|Register[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N53
dffeas \regbank|Register[22][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][30] .is_wysiwyg = "true";
defparam \regbank|Register[22][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N54
cyclonev_lcell_comb \idex|RVALUE1~333 (
// Equation(s):
// \idex|RVALUE1~333_combout  = ( \regbank|Register[30][30]~q  & ( \regbank|Register[22][30]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[18][30]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][30]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[30][30]~q  & ( \regbank|Register[22][30]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[18][30]~q ) # (\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][30]~q  & (!\reg1|Mux2~0_combout ))) ) ) ) # ( 
// \regbank|Register[30][30]~q  & ( !\regbank|Register[22][30]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & \regbank|Register[18][30]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # (\regbank|Register[26][30]~q ))) ) ) ) # ( 
// !\regbank|Register[30][30]~q  & ( !\regbank|Register[22][30]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[18][30]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][30]~q )))) ) ) )

	.dataa(!\regbank|Register[26][30]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[18][30]~q ),
	.datae(!\regbank|Register[30][30]~q ),
	.dataf(!\regbank|Register[22][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~333 .extended_lut = "off";
defparam \idex|RVALUE1~333 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \idex|RVALUE1~333 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N16
dffeas \regbank|Register[16][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][30] .is_wysiwyg = "true";
defparam \regbank|Register[16][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N49
dffeas \regbank|Register[24][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][30] .is_wysiwyg = "true";
defparam \regbank|Register[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \regbank|Register[28][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][30] .is_wysiwyg = "true";
defparam \regbank|Register[28][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N3
cyclonev_lcell_comb \regbank|Register[20][30]~feeder (
// Equation(s):
// \regbank|Register[20][30]~feeder_combout  = \menwb|WRITEDATA [30]

	.dataa(!\menwb|WRITEDATA [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[20][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[20][30]~feeder .extended_lut = "off";
defparam \regbank|Register[20][30]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[20][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N4
dffeas \regbank|Register[20][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[20][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][30] .is_wysiwyg = "true";
defparam \regbank|Register[20][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \idex|RVALUE1~331 (
// Equation(s):
// \idex|RVALUE1~331_combout  = ( \regbank|Register[28][30]~q  & ( \regbank|Register[20][30]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[16][30]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][30]~q )))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[28][30]~q  & ( \regbank|Register[20][30]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # (\regbank|Register[16][30]~q ))) # (\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & \regbank|Register[24][30]~q )))) ) ) ) # ( 
// \regbank|Register[28][30]~q  & ( !\regbank|Register[20][30]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][30]~q  & (!\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[24][30]~q ) # (\reg1|Mux2~0_combout )))) ) ) ) # ( 
// !\regbank|Register[28][30]~q  & ( !\regbank|Register[20][30]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[16][30]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][30]~q ))))) ) ) )

	.dataa(!\regbank|Register[16][30]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[24][30]~q ),
	.datae(!\regbank|Register[28][30]~q ),
	.dataf(!\regbank|Register[20][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~331 .extended_lut = "off";
defparam \idex|RVALUE1~331 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~331 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N50
dffeas \regbank|Register[27][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][30] .is_wysiwyg = "true";
defparam \regbank|Register[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N1
dffeas \regbank|Register[23][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][30] .is_wysiwyg = "true";
defparam \regbank|Register[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \regbank|Register[31][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][30] .is_wysiwyg = "true";
defparam \regbank|Register[31][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \regbank|Register[19][30]~feeder (
// Equation(s):
// \regbank|Register[19][30]~feeder_combout  = ( \menwb|WRITEDATA [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][30]~feeder .extended_lut = "off";
defparam \regbank|Register[19][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[19][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N20
dffeas \regbank|Register[19][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][30] .is_wysiwyg = "true";
defparam \regbank|Register[19][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \idex|RVALUE1~334 (
// Equation(s):
// \idex|RVALUE1~334_combout  = ( \regbank|Register[31][30]~q  & ( \regbank|Register[19][30]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[23][30]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[27][30]~q ))) ) ) ) # ( !\regbank|Register[31][30]~q  & ( \regbank|Register[19][30]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[23][30]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][30]~q  
// & ((!\reg1|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[31][30]~q  & ( !\regbank|Register[19][30]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[23][30]~q  & \reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[27][30]~q ))) ) ) ) # ( !\regbank|Register[31][30]~q  & ( !\regbank|Register[19][30]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[23][30]~q  & \reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][30]~q  & 
// ((!\reg1|Mux2~0_combout )))) ) ) )

	.dataa(!\regbank|Register[27][30]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[23][30]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[31][30]~q ),
	.dataf(!\regbank|Register[19][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~334 .extended_lut = "off";
defparam \idex|RVALUE1~334 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \idex|RVALUE1~334 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \idex|RVALUE1~335 (
// Equation(s):
// \idex|RVALUE1~335_combout  = ( \reg1|Mux3~0_combout  & ( \reg1|Mux4~0_combout  & ( \idex|RVALUE1~334_combout  ) ) ) # ( !\reg1|Mux3~0_combout  & ( \reg1|Mux4~0_combout  & ( \idex|RVALUE1~332_combout  ) ) ) # ( \reg1|Mux3~0_combout  & ( 
// !\reg1|Mux4~0_combout  & ( \idex|RVALUE1~333_combout  ) ) ) # ( !\reg1|Mux3~0_combout  & ( !\reg1|Mux4~0_combout  & ( \idex|RVALUE1~331_combout  ) ) )

	.dataa(!\idex|RVALUE1~332_combout ),
	.datab(!\idex|RVALUE1~333_combout ),
	.datac(!\idex|RVALUE1~331_combout ),
	.datad(!\idex|RVALUE1~334_combout ),
	.datae(!\reg1|Mux3~0_combout ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~335 .extended_lut = "off";
defparam \idex|RVALUE1~335 .lut_mask = 64'h0F0F3333555500FF;
defparam \idex|RVALUE1~335 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \regbank|Register[9][30]~feeder (
// Equation(s):
// \regbank|Register[9][30]~feeder_combout  = ( \menwb|WRITEDATA [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[9][30]~feeder .extended_lut = "off";
defparam \regbank|Register[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N13
dffeas \regbank|Register[9][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][30] .is_wysiwyg = "true";
defparam \regbank|Register[9][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N27
cyclonev_lcell_comb \regbank|Register[8][30]~feeder (
// Equation(s):
// \regbank|Register[8][30]~feeder_combout  = ( \menwb|WRITEDATA [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][30]~feeder .extended_lut = "off";
defparam \regbank|Register[8][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N29
dffeas \regbank|Register[8][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][30] .is_wysiwyg = "true";
defparam \regbank|Register[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N55
dffeas \regbank|Register[11][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][30] .is_wysiwyg = "true";
defparam \regbank|Register[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N19
dffeas \regbank|Register[10][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][30] .is_wysiwyg = "true";
defparam \regbank|Register[10][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \idex|RVALUE1~336 (
// Equation(s):
// \idex|RVALUE1~336_combout  = ( \regbank|Register[11][30]~q  & ( \regbank|Register[10][30]~q  & ( ((!\reg1|Mux4~0_combout  & ((\regbank|Register[8][30]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][30]~q ))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][30]~q  & ( \regbank|Register[10][30]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[8][30]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][30]~q )))) # (\reg1|Mux3~0_combout  & 
// (((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[11][30]~q  & ( !\regbank|Register[10][30]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[8][30]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][30]~q )))) # 
// (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[11][30]~q  & ( !\regbank|Register[10][30]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[8][30]~q ))) # (\reg1|Mux4~0_combout  & 
// (\regbank|Register[9][30]~q )))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[9][30]~q ),
	.datac(!\regbank|Register[8][30]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[11][30]~q ),
	.dataf(!\regbank|Register[10][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~336 .extended_lut = "off";
defparam \idex|RVALUE1~336 .lut_mask = 64'h0A220A775F225F77;
defparam \idex|RVALUE1~336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N50
dffeas \regbank|Register[2][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][30] .is_wysiwyg = "true";
defparam \regbank|Register[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N19
dffeas \regbank|Register[1][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][30] .is_wysiwyg = "true";
defparam \regbank|Register[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N25
dffeas \regbank|Register[3][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][30] .is_wysiwyg = "true";
defparam \regbank|Register[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N35
dffeas \regbank|Register[0][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][30] .is_wysiwyg = "true";
defparam \regbank|Register[0][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N24
cyclonev_lcell_comb \idex|RVALUE1~339 (
// Equation(s):
// \idex|RVALUE1~339_combout  = ( \regbank|Register[3][30]~q  & ( \regbank|Register[0][30]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[1][30]~q )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[2][30]~q ))) ) ) ) # ( !\regbank|Register[3][30]~q  & ( \regbank|Register[0][30]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[1][30]~q )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][30]~q  & 
// ((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[3][30]~q  & ( !\regbank|Register[0][30]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[1][30]~q  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[2][30]~q ))) ) ) ) # ( !\regbank|Register[3][30]~q  & ( !\regbank|Register[0][30]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[1][30]~q  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][30]~q  & 
// ((!\reg1|Mux4~0_combout )))) ) ) )

	.dataa(!\regbank|Register[2][30]~q ),
	.datab(!\regbank|Register[1][30]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[3][30]~q ),
	.dataf(!\regbank|Register[0][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~339 .extended_lut = "off";
defparam \idex|RVALUE1~339 .lut_mask = 64'h0530053FF530F53F;
defparam \idex|RVALUE1~339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N18
cyclonev_lcell_comb \regbank|Register[5][30]~feeder (
// Equation(s):
// \regbank|Register[5][30]~feeder_combout  = ( \menwb|WRITEDATA [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][30]~feeder .extended_lut = "off";
defparam \regbank|Register[5][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[5][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N19
dffeas \regbank|Register[5][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][30] .is_wysiwyg = "true";
defparam \regbank|Register[5][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N3
cyclonev_lcell_comb \regbank|Register[4][30]~feeder (
// Equation(s):
// \regbank|Register[4][30]~feeder_combout  = ( \menwb|WRITEDATA [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][30]~feeder .extended_lut = "off";
defparam \regbank|Register[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \regbank|Register[4][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][30] .is_wysiwyg = "true";
defparam \regbank|Register[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \regbank|Register[6][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][30] .is_wysiwyg = "true";
defparam \regbank|Register[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N56
dffeas \regbank|Register[7][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][30] .is_wysiwyg = "true";
defparam \regbank|Register[7][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N54
cyclonev_lcell_comb \idex|RVALUE1~338 (
// Equation(s):
// \idex|RVALUE1~338_combout  = ( \regbank|Register[7][30]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[6][30]~q ) # (\reg1|Mux4~0_combout ) ) ) ) # ( !\regbank|Register[7][30]~q  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & 
// \regbank|Register[6][30]~q ) ) ) ) # ( \regbank|Register[7][30]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[4][30]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[5][30]~q )) ) ) ) # ( !\regbank|Register[7][30]~q  & 
// ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[4][30]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[5][30]~q )) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[5][30]~q ),
	.datac(!\regbank|Register[4][30]~q ),
	.datad(!\regbank|Register[6][30]~q ),
	.datae(!\regbank|Register[7][30]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~338 .extended_lut = "off";
defparam \idex|RVALUE1~338 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \idex|RVALUE1~338 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N20
dffeas \regbank|Register[14][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][30] .is_wysiwyg = "true";
defparam \regbank|Register[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \regbank|Register[13][30]~feeder (
// Equation(s):
// \regbank|Register[13][30]~feeder_combout  = ( \menwb|WRITEDATA [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[13][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[13][30]~feeder .extended_lut = "off";
defparam \regbank|Register[13][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[13][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N35
dffeas \regbank|Register[13][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][30] .is_wysiwyg = "true";
defparam \regbank|Register[13][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \regbank|Register[12][30]~feeder (
// Equation(s):
// \regbank|Register[12][30]~feeder_combout  = \menwb|WRITEDATA [30]

	.dataa(!\menwb|WRITEDATA [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[12][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[12][30]~feeder .extended_lut = "off";
defparam \regbank|Register[12][30]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[12][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N4
dffeas \regbank|Register[12][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[12][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][30] .is_wysiwyg = "true";
defparam \regbank|Register[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N56
dffeas \regbank|Register[15][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][30] .is_wysiwyg = "true";
defparam \regbank|Register[15][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \idex|RVALUE1~337 (
// Equation(s):
// \idex|RVALUE1~337_combout  = ( \regbank|Register[15][30]~q  & ( \reg1|Mux3~0_combout  & ( (\reg1|Mux4~0_combout ) # (\regbank|Register[14][30]~q ) ) ) ) # ( !\regbank|Register[15][30]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[14][30]~q  & 
// !\reg1|Mux4~0_combout ) ) ) ) # ( \regbank|Register[15][30]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[12][30]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][30]~q )) ) ) ) # ( !\regbank|Register[15][30]~q  & 
// ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[12][30]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][30]~q )) ) ) )

	.dataa(!\regbank|Register[14][30]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[13][30]~q ),
	.datad(!\regbank|Register[12][30]~q ),
	.datae(!\regbank|Register[15][30]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~337 .extended_lut = "off";
defparam \idex|RVALUE1~337 .lut_mask = 64'h03CF03CF44447777;
defparam \idex|RVALUE1~337 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N51
cyclonev_lcell_comb \idex|RVALUE1~340 (
// Equation(s):
// \idex|RVALUE1~340_combout  = ( \reg1|Mux2~0_combout  & ( \idex|RVALUE1~337_combout  & ( (\idex|RVALUE1~338_combout ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\reg1|Mux2~0_combout  & ( \idex|RVALUE1~337_combout  & ( (\idex|RVALUE1~339_combout  & 
// !\reg1|Mux1~0_combout ) ) ) ) # ( \reg1|Mux2~0_combout  & ( !\idex|RVALUE1~337_combout  & ( (!\reg1|Mux1~0_combout  & \idex|RVALUE1~338_combout ) ) ) ) # ( !\reg1|Mux2~0_combout  & ( !\idex|RVALUE1~337_combout  & ( (\idex|RVALUE1~339_combout  & 
// !\reg1|Mux1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\idex|RVALUE1~339_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\idex|RVALUE1~338_combout ),
	.datae(!\reg1|Mux2~0_combout ),
	.dataf(!\idex|RVALUE1~337_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~340 .extended_lut = "off";
defparam \idex|RVALUE1~340 .lut_mask = 64'h303000F030300FFF;
defparam \idex|RVALUE1~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N12
cyclonev_lcell_comb \idex|RVALUE1~341 (
// Equation(s):
// \idex|RVALUE1~341_combout  = ( \idex|RVALUE1~340_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~335_combout ) ) ) # ( !\idex|RVALUE1~340_combout  & ( (!\reg1|Mux0~0_combout  & (\idex|RVALUE1[20]~0_combout  & ((\idex|RVALUE1~336_combout )))) # 
// (\reg1|Mux0~0_combout  & (((\idex|RVALUE1~335_combout )))) ) )

	.dataa(!\reg1|Mux0~0_combout ),
	.datab(!\idex|RVALUE1[20]~0_combout ),
	.datac(!\idex|RVALUE1~335_combout ),
	.datad(!\idex|RVALUE1~336_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~341 .extended_lut = "off";
defparam \idex|RVALUE1~341 .lut_mask = 64'h05270527AFAFAFAF;
defparam \idex|RVALUE1~341 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N3
cyclonev_lcell_comb \idex|RVALUE1[30]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[30]~SCLR_LUT_combout  = (!\Reset~input_o  & \idex|RVALUE1~341_combout )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|RVALUE1~341_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[30]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[30]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[30]~SCLR_LUT .lut_mask = 64'h00AA00AA00AA00AA;
defparam \idex|RVALUE1[30]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N5
dffeas \idex|RVALUE1[30]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[30]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[30]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[30]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[30]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N58
dffeas \regbank|Register[11][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][29] .is_wysiwyg = "true";
defparam \regbank|Register[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N44
dffeas \regbank|Register[9][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][29] .is_wysiwyg = "true";
defparam \regbank|Register[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N48
cyclonev_lcell_comb \regbank|Register[8][29]~feeder (
// Equation(s):
// \regbank|Register[8][29]~feeder_combout  = ( \menwb|WRITEDATA [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][29]~feeder .extended_lut = "off";
defparam \regbank|Register[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N49
dffeas \regbank|Register[8][29]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][29]~DUPLICATE .is_wysiwyg = "true";
defparam \regbank|Register[8][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N16
dffeas \regbank|Register[10][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][29] .is_wysiwyg = "true";
defparam \regbank|Register[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \idex|RVALUE2~347 (
// Equation(s):
// \idex|RVALUE2~347_combout  = ( \regbank|Register[10][29]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][29]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][29]~q )) ) ) ) # ( !\regbank|Register[10][29]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][29]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][29]~q )) ) ) ) # ( \regbank|Register[10][29]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][29]~DUPLICATE_q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[10][29]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[8][29]~DUPLICATE_q ) ) ) )

	.dataa(!\regbank|Register[11][29]~q ),
	.datab(!\regbank|Register[9][29]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[8][29]~DUPLICATE_q ),
	.datae(!\regbank|Register[10][29]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~347 .extended_lut = "off";
defparam \idex|RVALUE2~347 .lut_mask = 64'h00F00FFF35353535;
defparam \idex|RVALUE2~347 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N56
dffeas \regbank|Register[7][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][29] .is_wysiwyg = "true";
defparam \regbank|Register[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N29
dffeas \regbank|Register[4][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][29] .is_wysiwyg = "true";
defparam \regbank|Register[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N50
dffeas \regbank|Register[6][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][29] .is_wysiwyg = "true";
defparam \regbank|Register[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N31
dffeas \regbank|Register[5][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][29] .is_wysiwyg = "true";
defparam \regbank|Register[5][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \idex|RVALUE2~349 (
// Equation(s):
// \idex|RVALUE2~349_combout  = ( \regbank|Register[6][29]~q  & ( \regbank|Register[5][29]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[4][29]~q )) # (\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout ) # 
// ((\regbank|Register[7][29]~q )))) ) ) ) # ( !\regbank|Register[6][29]~q  & ( \regbank|Register[5][29]~q  & ( (!\reg2|Mux4~0_combout  & (!\reg2|Mux3~0_combout  & ((\regbank|Register[4][29]~q )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout ) # 
// ((\regbank|Register[7][29]~q )))) ) ) ) # ( \regbank|Register[6][29]~q  & ( !\regbank|Register[5][29]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[4][29]~q )) # (\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (\reg2|Mux3~0_combout  & 
// (\regbank|Register[7][29]~q ))) ) ) ) # ( !\regbank|Register[6][29]~q  & ( !\regbank|Register[5][29]~q  & ( (!\reg2|Mux4~0_combout  & (!\reg2|Mux3~0_combout  & ((\regbank|Register[4][29]~q )))) # (\reg2|Mux4~0_combout  & (\reg2|Mux3~0_combout  & 
// (\regbank|Register[7][29]~q ))) ) ) )

	.dataa(!\reg2|Mux4~0_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[7][29]~q ),
	.datad(!\regbank|Register[4][29]~q ),
	.datae(!\regbank|Register[6][29]~q ),
	.dataf(!\regbank|Register[5][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~349 .extended_lut = "off";
defparam \idex|RVALUE2~349 .lut_mask = 64'h018923AB45CD67EF;
defparam \idex|RVALUE2~349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \regbank|Register[12][29]~feeder (
// Equation(s):
// \regbank|Register[12][29]~feeder_combout  = \menwb|WRITEDATA [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[12][29]~feeder .extended_lut = "off";
defparam \regbank|Register[12][29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N2
dffeas \regbank|Register[12][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][29] .is_wysiwyg = "true";
defparam \regbank|Register[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N55
dffeas \regbank|Register[15][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][29] .is_wysiwyg = "true";
defparam \regbank|Register[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N50
dffeas \regbank|Register[14][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][29] .is_wysiwyg = "true";
defparam \regbank|Register[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N58
dffeas \regbank|Register[13][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][29] .is_wysiwyg = "true";
defparam \regbank|Register[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \idex|RVALUE2~348 (
// Equation(s):
// \idex|RVALUE2~348_combout  = ( \regbank|Register[14][29]~q  & ( \regbank|Register[13][29]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[12][29]~q )) # (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # 
// ((\regbank|Register[15][29]~q )))) ) ) ) # ( !\regbank|Register[14][29]~q  & ( \regbank|Register[13][29]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[12][29]~q )) # (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & 
// ((\regbank|Register[15][29]~q )))) ) ) ) # ( \regbank|Register[14][29]~q  & ( !\regbank|Register[13][29]~q  & ( (!\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout  & (\regbank|Register[12][29]~q ))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # 
// ((\regbank|Register[15][29]~q )))) ) ) ) # ( !\regbank|Register[14][29]~q  & ( !\regbank|Register[13][29]~q  & ( (!\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout  & (\regbank|Register[12][29]~q ))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & 
// ((\regbank|Register[15][29]~q )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[12][29]~q ),
	.datad(!\regbank|Register[15][29]~q ),
	.datae(!\regbank|Register[14][29]~q ),
	.dataf(!\regbank|Register[13][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~348 .extended_lut = "off";
defparam \idex|RVALUE2~348 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \idex|RVALUE2~348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N32
dffeas \regbank|Register[1][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][29] .is_wysiwyg = "true";
defparam \regbank|Register[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N56
dffeas \regbank|Register[3][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][29] .is_wysiwyg = "true";
defparam \regbank|Register[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N50
dffeas \regbank|Register[2][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][29] .is_wysiwyg = "true";
defparam \regbank|Register[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \idex|RVALUE2~350 (
// Equation(s):
// \idex|RVALUE2~350_combout  = ( \regbank|Register[2][29]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[1][29]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][29]~q ))) ) ) ) # ( !\regbank|Register[2][29]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[1][29]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][29]~q ))) ) ) ) # ( \regbank|Register[2][29]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[0][29]~q ) ) ) ) # ( !\regbank|Register[2][29]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[0][29]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[0][29]~q ),
	.datab(!\regbank|Register[1][29]~q ),
	.datac(!\regbank|Register[3][29]~q ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[2][29]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~350 .extended_lut = "off";
defparam \idex|RVALUE2~350 .lut_mask = 64'h550055FF330F330F;
defparam \idex|RVALUE2~350 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \idex|RVALUE2~351 (
// Equation(s):
// \idex|RVALUE2~351_combout  = ( \idex|RVALUE2~350_combout  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\idex|RVALUE2~349_combout )) # (\reg2|Mux1~0_combout  & 
// ((\idex|RVALUE2~348_combout ))))) ) ) # ( !\idex|RVALUE2~350_combout  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\idex|RVALUE2~349_combout )) # (\reg2|Mux1~0_combout  & ((\idex|RVALUE2~348_combout ))))) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\idex|RVALUE2~349_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\idex|RVALUE2~348_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~350_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~351 .extended_lut = "off";
defparam \idex|RVALUE2~351 .lut_mask = 64'h10151015B0B5B0B5;
defparam \idex|RVALUE2~351 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N14
dffeas \regbank|Register[18][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][29] .is_wysiwyg = "true";
defparam \regbank|Register[18][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N36
cyclonev_lcell_comb \regbank|Register[22][29]~feeder (
// Equation(s):
// \regbank|Register[22][29]~feeder_combout  = ( \menwb|WRITEDATA [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[22][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[22][29]~feeder .extended_lut = "off";
defparam \regbank|Register[22][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[22][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N37
dffeas \regbank|Register[22][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[22][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][29] .is_wysiwyg = "true";
defparam \regbank|Register[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N55
dffeas \regbank|Register[30][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][29] .is_wysiwyg = "true";
defparam \regbank|Register[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N50
dffeas \regbank|Register[26][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][29] .is_wysiwyg = "true";
defparam \regbank|Register[26][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \idex|RVALUE2~344 (
// Equation(s):
// \idex|RVALUE2~344_combout  = ( \regbank|Register[26][29]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][29]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][29]~q ))) ) ) ) # ( !\regbank|Register[26][29]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][29]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][29]~q ))) ) ) ) # ( \regbank|Register[26][29]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[18][29]~q ) # 
// (\reg2|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[26][29]~q  & ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & \regbank|Register[18][29]~q ) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\regbank|Register[18][29]~q ),
	.datac(!\regbank|Register[22][29]~q ),
	.datad(!\regbank|Register[30][29]~q ),
	.datae(!\regbank|Register[26][29]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~344 .extended_lut = "off";
defparam \idex|RVALUE2~344 .lut_mask = 64'h222277770A5F0A5F;
defparam \idex|RVALUE2~344 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N56
dffeas \regbank|Register[28][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][29] .is_wysiwyg = "true";
defparam \regbank|Register[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N29
dffeas \regbank|Register[16][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][29] .is_wysiwyg = "true";
defparam \regbank|Register[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N44
dffeas \regbank|Register[20][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][29] .is_wysiwyg = "true";
defparam \regbank|Register[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N20
dffeas \regbank|Register[24][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][29] .is_wysiwyg = "true";
defparam \regbank|Register[24][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N18
cyclonev_lcell_comb \idex|RVALUE2~342 (
// Equation(s):
// \idex|RVALUE2~342_combout  = ( \regbank|Register[24][29]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\regbank|Register[20][29]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[28][29]~q )) ) ) ) # ( !\regbank|Register[24][29]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\regbank|Register[20][29]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[28][29]~q )) ) ) ) # ( \regbank|Register[24][29]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[16][29]~q ) # 
// (\reg2|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[24][29]~q  & ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & \regbank|Register[16][29]~q ) ) ) )

	.dataa(!\regbank|Register[28][29]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[16][29]~q ),
	.datad(!\regbank|Register[20][29]~q ),
	.datae(!\regbank|Register[24][29]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~342 .extended_lut = "off";
defparam \idex|RVALUE2~342 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \idex|RVALUE2~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \regbank|Register[23][29]~feeder (
// Equation(s):
// \regbank|Register[23][29]~feeder_combout  = ( \menwb|WRITEDATA [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][29]~feeder .extended_lut = "off";
defparam \regbank|Register[23][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[23][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N34
dffeas \regbank|Register[23][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][29] .is_wysiwyg = "true";
defparam \regbank|Register[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N26
dffeas \regbank|Register[31][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][29] .is_wysiwyg = "true";
defparam \regbank|Register[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N50
dffeas \regbank|Register[27][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][29] .is_wysiwyg = "true";
defparam \regbank|Register[27][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \regbank|Register[19][29]~feeder (
// Equation(s):
// \regbank|Register[19][29]~feeder_combout  = ( \menwb|WRITEDATA [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][29]~feeder .extended_lut = "off";
defparam \regbank|Register[19][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[19][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N17
dffeas \regbank|Register[19][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][29] .is_wysiwyg = "true";
defparam \regbank|Register[19][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \idex|RVALUE2~345 (
// Equation(s):
// \idex|RVALUE2~345_combout  = ( \regbank|Register[27][29]~q  & ( \regbank|Register[19][29]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][29]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][29]~q )))) ) ) ) # ( 
// !\regbank|Register[27][29]~q  & ( \regbank|Register[19][29]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[23][29]~q ))) # (\reg2|Mux1~0_combout  & (((\regbank|Register[31][29]~q  & \reg2|Mux2~0_combout )))) ) ) ) # ( 
// \regbank|Register[27][29]~q  & ( !\regbank|Register[19][29]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][29]~q  & ((\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[31][29]~q )))) ) ) ) # ( 
// !\regbank|Register[27][29]~q  & ( !\regbank|Register[19][29]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][29]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][29]~q ))))) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\regbank|Register[23][29]~q ),
	.datac(!\regbank|Register[31][29]~q ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[27][29]~q ),
	.dataf(!\regbank|Register[19][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~345 .extended_lut = "off";
defparam \idex|RVALUE2~345 .lut_mask = 64'h00275527AA27FF27;
defparam \idex|RVALUE2~345 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N26
dffeas \regbank|Register[29][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][29] .is_wysiwyg = "true";
defparam \regbank|Register[29][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N57
cyclonev_lcell_comb \regbank|Register[21][29]~feeder (
// Equation(s):
// \regbank|Register[21][29]~feeder_combout  = ( \menwb|WRITEDATA [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][29]~feeder .extended_lut = "off";
defparam \regbank|Register[21][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[21][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N58
dffeas \regbank|Register[21][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][29] .is_wysiwyg = "true";
defparam \regbank|Register[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N50
dffeas \regbank|Register[25][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][29] .is_wysiwyg = "true";
defparam \regbank|Register[25][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \regbank|Register[17][29]~feeder (
// Equation(s):
// \regbank|Register[17][29]~feeder_combout  = ( \menwb|WRITEDATA [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[17][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[17][29]~feeder .extended_lut = "off";
defparam \regbank|Register[17][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[17][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N41
dffeas \regbank|Register[17][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[17][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][29] .is_wysiwyg = "true";
defparam \regbank|Register[17][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \idex|RVALUE2~343 (
// Equation(s):
// \idex|RVALUE2~343_combout  = ( \regbank|Register[25][29]~q  & ( \regbank|Register[17][29]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[21][29]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[29][29]~q ))) ) ) ) # ( 
// !\regbank|Register[25][29]~q  & ( \regbank|Register[17][29]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[21][29]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[29][29]~q )))) ) ) ) # ( \regbank|Register[25][29]~q  & ( !\regbank|Register[17][29]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[21][29]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[29][29]~q )))) ) ) ) # ( !\regbank|Register[25][29]~q  & ( !\regbank|Register[17][29]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[21][29]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[29][29]~q )))) ) ) )

	.dataa(!\regbank|Register[29][29]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[21][29]~q ),
	.datae(!\regbank|Register[25][29]~q ),
	.dataf(!\regbank|Register[17][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~343 .extended_lut = "off";
defparam \idex|RVALUE2~343 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \idex|RVALUE2~343 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \idex|RVALUE2~346 (
// Equation(s):
// \idex|RVALUE2~346_combout  = ( \reg2|Mux4~0_combout  & ( \idex|RVALUE2~343_combout  & ( (!\reg2|Mux3~0_combout ) # (\idex|RVALUE2~345_combout ) ) ) ) # ( !\reg2|Mux4~0_combout  & ( \idex|RVALUE2~343_combout  & ( (!\reg2|Mux3~0_combout  & 
// ((\idex|RVALUE2~342_combout ))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~344_combout )) ) ) ) # ( \reg2|Mux4~0_combout  & ( !\idex|RVALUE2~343_combout  & ( (\idex|RVALUE2~345_combout  & \reg2|Mux3~0_combout ) ) ) ) # ( !\reg2|Mux4~0_combout  & ( 
// !\idex|RVALUE2~343_combout  & ( (!\reg2|Mux3~0_combout  & ((\idex|RVALUE2~342_combout ))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~344_combout )) ) ) )

	.dataa(!\idex|RVALUE2~344_combout ),
	.datab(!\idex|RVALUE2~342_combout ),
	.datac(!\idex|RVALUE2~345_combout ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\reg2|Mux4~0_combout ),
	.dataf(!\idex|RVALUE2~343_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~346 .extended_lut = "off";
defparam \idex|RVALUE2~346 .lut_mask = 64'h3355000F3355FF0F;
defparam \idex|RVALUE2~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N3
cyclonev_lcell_comb \idex|RVALUE2~352 (
// Equation(s):
// \idex|RVALUE2~352_combout  = ( \idex|RVALUE2~346_combout  & ( (((\idex|RVALUE2[19]~0_combout  & \idex|RVALUE2~347_combout )) # (\idex|RVALUE2~351_combout )) # (\reg2|Mux0~0_combout ) ) ) # ( !\idex|RVALUE2~346_combout  & ( (!\reg2|Mux0~0_combout  & 
// (((\idex|RVALUE2[19]~0_combout  & \idex|RVALUE2~347_combout )) # (\idex|RVALUE2~351_combout ))) ) )

	.dataa(!\idex|RVALUE2[19]~0_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~347_combout ),
	.datad(!\idex|RVALUE2~351_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~346_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~352 .extended_lut = "off";
defparam \idex|RVALUE2~352 .lut_mask = 64'h04CC04CC37FF37FF;
defparam \idex|RVALUE2~352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N5
dffeas \idex|RVALUE2[29] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~352_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[29] .is_wysiwyg = "true";
defparam \idex|RVALUE2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N36
cyclonev_lcell_comb \alumuxB|Output[29]~16 (
// Equation(s):
// \alumuxB|Output[29]~16_combout  = ( \idex|RVALUE2 [29] & ( (!\idex|BSELECTOR [0]) # (\idex|IMMVALUE [16]) ) ) # ( !\idex|RVALUE2 [29] & ( (\idex|IMMVALUE [16] & \idex|BSELECTOR [0]) ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(gnd),
	.datac(!\idex|BSELECTOR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[29]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[29]~16 .extended_lut = "off";
defparam \alumuxB|Output[29]~16 .lut_mask = 64'h05050505F5F5F5F5;
defparam \alumuxB|Output[29]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS~1 (
// Equation(s):
// \exmen|MEMORYADDRESS~1_combout  = ( \idex|IMMVALUE [13] & ( (!\idex|BSELECTOR [0] & (!\idex|RVALUE2 [13] & !\idex|RVALUE2 [14])) ) ) # ( !\idex|IMMVALUE [13] & ( (!\idex|BSELECTOR [0] & (((!\idex|RVALUE2 [13] & !\idex|RVALUE2 [14])))) # (\idex|BSELECTOR 
// [0] & (!\idex|IMMVALUE [14])) ) )

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [14]),
	.datac(!\idex|RVALUE2 [13]),
	.datad(!\idex|RVALUE2 [14]),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~1 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~1 .lut_mask = 64'hE444E444A000A000;
defparam \exmen|MEMORYADDRESS~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N3
cyclonev_lcell_comb \alumuxB|Output[10]~11 (
// Equation(s):
// \alumuxB|Output[10]~11_combout  = ( \idex|RVALUE2 [10] & ( (!\idex|BSELECTOR [0]) # (\idex|IMMVALUE [10]) ) ) # ( !\idex|RVALUE2 [10] & ( (\idex|BSELECTOR [0] & \idex|IMMVALUE [10]) ) )

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(gnd),
	.datad(!\idex|IMMVALUE [10]),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[10]~11 .extended_lut = "off";
defparam \alumuxB|Output[10]~11 .lut_mask = 64'h00330033CCFFCCFF;
defparam \alumuxB|Output[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~8 (
// Equation(s):
// \exmen|MEMORYADDRESS~8_combout  = ( \idex|RVALUE2 [11] & ( (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [12] & !\idex|IMMVALUE [11])) ) ) # ( !\idex|RVALUE2 [11] & ( (!\idex|BSELECTOR [0] & (!\idex|RVALUE2 [12])) # (\idex|BSELECTOR [0] & (((!\idex|IMMVALUE 
// [12] & !\idex|IMMVALUE [11])))) ) )

	.dataa(!\idex|RVALUE2 [12]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [12]),
	.datad(!\idex|IMMVALUE [11]),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~8 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~8 .lut_mask = 64'hB888B88830003000;
defparam \exmen|MEMORYADDRESS~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~7 (
// Equation(s):
// \exmen|MEMORYADDRESS~7_combout  = ( \idex|RVALUE2 [5] & ( (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [6] & !\idex|IMMVALUE [5])) ) ) # ( !\idex|RVALUE2 [5] & ( (!\idex|BSELECTOR [0] & (!\idex|RVALUE2 [6])) # (\idex|BSELECTOR [0] & (((!\idex|IMMVALUE [6] & 
// !\idex|IMMVALUE [5])))) ) )

	.dataa(!\idex|RVALUE2 [6]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [6]),
	.datad(!\idex|IMMVALUE [5]),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~7 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~7 .lut_mask = 64'hB888B88830003000;
defparam \exmen|MEMORYADDRESS~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N39
cyclonev_lcell_comb \alumuxB|Output[9]~8 (
// Equation(s):
// \alumuxB|Output[9]~8_combout  = (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [9]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [9]))

	.dataa(!\idex|IMMVALUE [9]),
	.datab(gnd),
	.datac(!\idex|RVALUE2 [9]),
	.datad(!\idex|BSELECTOR [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[9]~8 .extended_lut = "off";
defparam \alumuxB|Output[9]~8 .lut_mask = 64'h0F550F550F550F55;
defparam \alumuxB|Output[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N18
cyclonev_lcell_comb \exmen|MEMORYADDRESS~9 (
// Equation(s):
// \exmen|MEMORYADDRESS~9_combout  = ( !\alumuxB|Output[9]~8_combout  & ( !\alumuxB|Output[8]~6_combout  & ( (!\alumuxB|Output[10]~11_combout  & (!\alumuxB|Output[7]~7_combout  & (\exmen|MEMORYADDRESS~8_combout  & \exmen|MEMORYADDRESS~7_combout ))) ) ) )

	.dataa(!\alumuxB|Output[10]~11_combout ),
	.datab(!\alumuxB|Output[7]~7_combout ),
	.datac(!\exmen|MEMORYADDRESS~8_combout ),
	.datad(!\exmen|MEMORYADDRESS~7_combout ),
	.datae(!\alumuxB|Output[9]~8_combout ),
	.dataf(!\alumuxB|Output[8]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~9 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~9 .lut_mask = 64'h0008000000000000;
defparam \exmen|MEMORYADDRESS~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N33
cyclonev_lcell_comb \exmen|MEMORYADDRESS~25 (
// Equation(s):
// \exmen|MEMORYADDRESS~25_combout  = ( \idex|RVALUE2 [4] & ( \idex|OPCODE [0] & ( (!\idex|BSELECTOR [0]) # (\idex|IMMVALUE [4]) ) ) ) # ( !\idex|RVALUE2 [4] & ( \idex|OPCODE [0] & ( (\idex|IMMVALUE [4] & \idex|BSELECTOR [0]) ) ) ) # ( \idex|RVALUE2 [4] & ( 
// !\idex|OPCODE [0] & ( (!\idex|IMMVALUE [4] & \idex|BSELECTOR [0]) ) ) ) # ( !\idex|RVALUE2 [4] & ( !\idex|OPCODE [0] & ( (!\idex|IMMVALUE [4]) # (!\idex|BSELECTOR [0]) ) ) )

	.dataa(!\idex|IMMVALUE [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|BSELECTOR [0]),
	.datae(!\idex|RVALUE2 [4]),
	.dataf(!\idex|OPCODE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~25 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~25 .lut_mask = 64'hFFAA00AA0055FF55;
defparam \exmen|MEMORYADDRESS~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS[29]~114 (
// Equation(s):
// \exmen|MEMORYADDRESS[29]~114_combout  = ( \exmen|MEMORYADDRESS~9_combout  & ( !\exmen|MEMORYADDRESS~25_combout  & ( (\exmen|MEMORYADDRESS~2_combout  & (\exmen|MEMORYADDRESS~3_combout  & (\exmen|MEMORYADDRESS~1_combout  & \exmen|MEMORYADDRESS~6_combout ))) 
// ) ) )

	.dataa(!\exmen|MEMORYADDRESS~2_combout ),
	.datab(!\exmen|MEMORYADDRESS~3_combout ),
	.datac(!\exmen|MEMORYADDRESS~1_combout ),
	.datad(!\exmen|MEMORYADDRESS~6_combout ),
	.datae(!\exmen|MEMORYADDRESS~9_combout ),
	.dataf(!\exmen|MEMORYADDRESS~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS[29]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[29]~114 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS[29]~114 .lut_mask = 64'h0000000100000000;
defparam \exmen|MEMORYADDRESS[29]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N9
cyclonev_lcell_comb \regbank|Register[19][31]~feeder (
// Equation(s):
// \regbank|Register[19][31]~feeder_combout  = ( \menwb|WRITEDATA [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][31]~feeder .extended_lut = "off";
defparam \regbank|Register[19][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[19][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N10
dffeas \regbank|Register[19][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][31] .is_wysiwyg = "true";
defparam \regbank|Register[19][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N3
cyclonev_lcell_comb \regbank|Register[23][31]~feeder (
// Equation(s):
// \regbank|Register[23][31]~feeder_combout  = \menwb|WRITEDATA [31]

	.dataa(!\menwb|WRITEDATA [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][31]~feeder .extended_lut = "off";
defparam \regbank|Register[23][31]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[23][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N4
dffeas \regbank|Register[23][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][31] .is_wysiwyg = "true";
defparam \regbank|Register[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N25
dffeas \regbank|Register[31][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][31] .is_wysiwyg = "true";
defparam \regbank|Register[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N49
dffeas \regbank|Register[27][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][31] .is_wysiwyg = "true";
defparam \regbank|Register[27][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N48
cyclonev_lcell_comb \idex|RVALUE2~323 (
// Equation(s):
// \idex|RVALUE2~323_combout  = ( \regbank|Register[27][31]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][31]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][31]~q ))) ) ) ) # ( !\regbank|Register[27][31]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][31]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][31]~q ))) ) ) ) # ( \regbank|Register[27][31]~q  & ( !\reg2|Mux2~0_combout  & ( (\reg2|Mux1~0_combout ) # 
// (\regbank|Register[19][31]~q ) ) ) ) # ( !\regbank|Register[27][31]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[19][31]~q  & !\reg2|Mux1~0_combout ) ) ) )

	.dataa(!\regbank|Register[19][31]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[23][31]~q ),
	.datad(!\regbank|Register[31][31]~q ),
	.datae(!\regbank|Register[27][31]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~323 .extended_lut = "off";
defparam \idex|RVALUE2~323 .lut_mask = 64'h444477770C3F0C3F;
defparam \idex|RVALUE2~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N33
cyclonev_lcell_comb \regbank|Register[18][31]~feeder (
// Equation(s):
// \regbank|Register[18][31]~feeder_combout  = ( \menwb|WRITEDATA [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[18][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[18][31]~feeder .extended_lut = "off";
defparam \regbank|Register[18][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[18][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N34
dffeas \regbank|Register[18][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[18][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][31] .is_wysiwyg = "true";
defparam \regbank|Register[18][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N3
cyclonev_lcell_comb \regbank|Register[22][31]~feeder (
// Equation(s):
// \regbank|Register[22][31]~feeder_combout  = ( \menwb|WRITEDATA [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[22][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[22][31]~feeder .extended_lut = "off";
defparam \regbank|Register[22][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[22][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N5
dffeas \regbank|Register[22][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[22][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][31] .is_wysiwyg = "true";
defparam \regbank|Register[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N44
dffeas \regbank|Register[30][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][31] .is_wysiwyg = "true";
defparam \regbank|Register[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N37
dffeas \regbank|Register[26][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][31] .is_wysiwyg = "true";
defparam \regbank|Register[26][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \idex|RVALUE2~322 (
// Equation(s):
// \idex|RVALUE2~322_combout  = ( \regbank|Register[26][31]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[30][31]~q ) ) ) ) # ( !\regbank|Register[26][31]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[30][31]~q ) ) ) ) # ( \regbank|Register[26][31]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][31]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][31]~q ))) ) ) ) # ( 
// !\regbank|Register[26][31]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][31]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][31]~q ))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[18][31]~q ),
	.datac(!\regbank|Register[22][31]~q ),
	.datad(!\regbank|Register[30][31]~q ),
	.datae(!\regbank|Register[26][31]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~322 .extended_lut = "off";
defparam \idex|RVALUE2~322 .lut_mask = 64'h272727270055AAFF;
defparam \idex|RVALUE2~322 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N52
dffeas \regbank|Register[28][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][31] .is_wysiwyg = "true";
defparam \regbank|Register[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N58
dffeas \regbank|Register[24][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][31] .is_wysiwyg = "true";
defparam \regbank|Register[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N26
dffeas \regbank|Register[16][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][31] .is_wysiwyg = "true";
defparam \regbank|Register[16][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N32
dffeas \regbank|Register[20][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][31] .is_wysiwyg = "true";
defparam \regbank|Register[20][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \idex|RVALUE2~320 (
// Equation(s):
// \idex|RVALUE2~320_combout  = ( \regbank|Register[16][31]~q  & ( \regbank|Register[20][31]~q  & ( (!\reg2|Mux1~0_combout ) # ((!\reg2|Mux2~0_combout  & ((\regbank|Register[24][31]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[28][31]~q ))) ) ) ) # ( 
// !\regbank|Register[16][31]~q  & ( \regbank|Register[20][31]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[24][31]~q ))) # (\reg2|Mux2~0_combout  & 
// (\regbank|Register[28][31]~q )))) ) ) ) # ( \regbank|Register[16][31]~q  & ( !\regbank|Register[20][31]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[24][31]~q ))) 
// # (\reg2|Mux2~0_combout  & (\regbank|Register[28][31]~q )))) ) ) ) # ( !\regbank|Register[16][31]~q  & ( !\regbank|Register[20][31]~q  & ( (\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[24][31]~q ))) # (\reg2|Mux2~0_combout  & 
// (\regbank|Register[28][31]~q )))) ) ) )

	.dataa(!\regbank|Register[28][31]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[24][31]~q ),
	.datae(!\regbank|Register[16][31]~q ),
	.dataf(!\regbank|Register[20][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~320 .extended_lut = "off";
defparam \idex|RVALUE2~320 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \idex|RVALUE2~320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N22
dffeas \regbank|Register[25][31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][31]~DUPLICATE .is_wysiwyg = "true";
defparam \regbank|Register[25][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N28
dffeas \regbank|Register[29][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][31] .is_wysiwyg = "true";
defparam \regbank|Register[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N46
dffeas \regbank|Register[21][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][31] .is_wysiwyg = "true";
defparam \regbank|Register[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N7
dffeas \regbank|Register[17][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][31] .is_wysiwyg = "true";
defparam \regbank|Register[17][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \idex|RVALUE2~321 (
// Equation(s):
// \idex|RVALUE2~321_combout  = ( \regbank|Register[17][31]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\regbank|Register[21][31]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[29][31]~q )) ) ) ) # ( !\regbank|Register[17][31]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\regbank|Register[21][31]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[29][31]~q )) ) ) ) # ( \regbank|Register[17][31]~q  & ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[25][31]~DUPLICATE_q ) ) ) ) # ( !\regbank|Register[17][31]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[25][31]~DUPLICATE_q  & \reg2|Mux1~0_combout ) ) ) )

	.dataa(!\regbank|Register[25][31]~DUPLICATE_q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[29][31]~q ),
	.datad(!\regbank|Register[21][31]~q ),
	.datae(!\regbank|Register[17][31]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~321 .extended_lut = "off";
defparam \idex|RVALUE2~321 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \idex|RVALUE2~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \idex|RVALUE2~324 (
// Equation(s):
// \idex|RVALUE2~324_combout  = ( \reg2|Mux4~0_combout  & ( \reg2|Mux3~0_combout  & ( \idex|RVALUE2~323_combout  ) ) ) # ( !\reg2|Mux4~0_combout  & ( \reg2|Mux3~0_combout  & ( \idex|RVALUE2~322_combout  ) ) ) # ( \reg2|Mux4~0_combout  & ( 
// !\reg2|Mux3~0_combout  & ( \idex|RVALUE2~321_combout  ) ) ) # ( !\reg2|Mux4~0_combout  & ( !\reg2|Mux3~0_combout  & ( \idex|RVALUE2~320_combout  ) ) )

	.dataa(!\idex|RVALUE2~323_combout ),
	.datab(!\idex|RVALUE2~322_combout ),
	.datac(!\idex|RVALUE2~320_combout ),
	.datad(!\idex|RVALUE2~321_combout ),
	.datae(!\reg2|Mux4~0_combout ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~324 .extended_lut = "off";
defparam \idex|RVALUE2~324 .lut_mask = 64'h0F0F00FF33335555;
defparam \idex|RVALUE2~324 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N56
dffeas \regbank|Register[11][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][31] .is_wysiwyg = "true";
defparam \regbank|Register[11][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N24
cyclonev_lcell_comb \regbank|Register[8][31]~feeder (
// Equation(s):
// \regbank|Register[8][31]~feeder_combout  = ( \menwb|WRITEDATA [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][31]~feeder .extended_lut = "off";
defparam \regbank|Register[8][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N25
dffeas \regbank|Register[8][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][31] .is_wysiwyg = "true";
defparam \regbank|Register[8][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N42
cyclonev_lcell_comb \regbank|Register[9][31]~feeder (
// Equation(s):
// \regbank|Register[9][31]~feeder_combout  = ( \menwb|WRITEDATA [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[9][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[9][31]~feeder .extended_lut = "off";
defparam \regbank|Register[9][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[9][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N43
dffeas \regbank|Register[9][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][31] .is_wysiwyg = "true";
defparam \regbank|Register[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N50
dffeas \regbank|Register[10][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][31] .is_wysiwyg = "true";
defparam \regbank|Register[10][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N48
cyclonev_lcell_comb \idex|RVALUE2~325 (
// Equation(s):
// \idex|RVALUE2~325_combout  = ( \regbank|Register[10][31]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][31]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][31]~q )) ) ) ) # ( !\regbank|Register[10][31]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][31]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][31]~q )) ) ) ) # ( \regbank|Register[10][31]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][31]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[10][31]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[8][31]~q ) ) ) )

	.dataa(!\regbank|Register[11][31]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[8][31]~q ),
	.datad(!\regbank|Register[9][31]~q ),
	.datae(!\regbank|Register[10][31]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~325 .extended_lut = "off";
defparam \idex|RVALUE2~325 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \idex|RVALUE2~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \regbank|Register[1][31]~feeder (
// Equation(s):
// \regbank|Register[1][31]~feeder_combout  = ( \menwb|WRITEDATA [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][31]~feeder .extended_lut = "off";
defparam \regbank|Register[1][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[1][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N31
dffeas \regbank|Register[1][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][31] .is_wysiwyg = "true";
defparam \regbank|Register[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N43
dffeas \regbank|Register[3][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][31] .is_wysiwyg = "true";
defparam \regbank|Register[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N38
dffeas \regbank|Register[2][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][31] .is_wysiwyg = "true";
defparam \regbank|Register[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N30
cyclonev_lcell_comb \regbank|Register[0][31]~feeder (
// Equation(s):
// \regbank|Register[0][31]~feeder_combout  = ( \menwb|WRITEDATA [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][31]~feeder .extended_lut = "off";
defparam \regbank|Register[0][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[0][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N32
dffeas \regbank|Register[0][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][31] .is_wysiwyg = "true";
defparam \regbank|Register[0][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N36
cyclonev_lcell_comb \idex|RVALUE2~328 (
// Equation(s):
// \idex|RVALUE2~328_combout  = ( \regbank|Register[2][31]~q  & ( \regbank|Register[0][31]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][31]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][31]~q )))) ) ) ) # ( 
// !\regbank|Register[2][31]~q  & ( \regbank|Register[0][31]~q  & ( (!\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][31]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[3][31]~q ))))) ) ) ) # ( \regbank|Register[2][31]~q  & ( !\regbank|Register[0][31]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][31]~q )) # 
// (\reg2|Mux3~0_combout  & ((\regbank|Register[3][31]~q ))))) ) ) ) # ( !\regbank|Register[2][31]~q  & ( !\regbank|Register[0][31]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][31]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[3][31]~q ))))) ) ) )

	.dataa(!\regbank|Register[1][31]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[3][31]~q ),
	.datae(!\regbank|Register[2][31]~q ),
	.dataf(!\regbank|Register[0][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~328 .extended_lut = "off";
defparam \idex|RVALUE2~328 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \idex|RVALUE2~328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N20
dffeas \regbank|Register[12][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][31] .is_wysiwyg = "true";
defparam \regbank|Register[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N14
dffeas \regbank|Register[15][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][31] .is_wysiwyg = "true";
defparam \regbank|Register[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N38
dffeas \regbank|Register[14][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][31] .is_wysiwyg = "true";
defparam \regbank|Register[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \idex|RVALUE2~326 (
// Equation(s):
// \idex|RVALUE2~326_combout  = ( \regbank|Register[14][31]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[13][31]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[15][31]~q ))) ) ) ) # ( !\regbank|Register[14][31]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[13][31]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[15][31]~q ))) ) ) ) # ( \regbank|Register[14][31]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[12][31]~q ) ) ) ) # ( !\regbank|Register[14][31]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[12][31]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[13][31]~q ),
	.datab(!\regbank|Register[12][31]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[15][31]~q ),
	.datae(!\regbank|Register[14][31]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~326 .extended_lut = "off";
defparam \idex|RVALUE2~326 .lut_mask = 64'h30303F3F505F505F;
defparam \idex|RVALUE2~326 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N30
cyclonev_lcell_comb \regbank|Register[5][31]~feeder (
// Equation(s):
// \regbank|Register[5][31]~feeder_combout  = \menwb|WRITEDATA [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][31]~feeder .extended_lut = "off";
defparam \regbank|Register[5][31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[5][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N32
dffeas \regbank|Register[5][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][31] .is_wysiwyg = "true";
defparam \regbank|Register[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N2
dffeas \regbank|Register[4][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][31] .is_wysiwyg = "true";
defparam \regbank|Register[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N44
dffeas \regbank|Register[7][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][31] .is_wysiwyg = "true";
defparam \regbank|Register[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N37
dffeas \regbank|Register[6][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][31] .is_wysiwyg = "true";
defparam \regbank|Register[6][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~327 (
// Equation(s):
// \idex|RVALUE2~327_combout  = ( \regbank|Register[6][31]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[5][31]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][31]~q ))) ) ) ) # ( !\regbank|Register[6][31]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[5][31]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][31]~q ))) ) ) ) # ( \regbank|Register[6][31]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[4][31]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[6][31]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[4][31]~q ) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[5][31]~q ),
	.datac(!\regbank|Register[4][31]~q ),
	.datad(!\regbank|Register[7][31]~q ),
	.datae(!\regbank|Register[6][31]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~327 .extended_lut = "off";
defparam \idex|RVALUE2~327 .lut_mask = 64'h0A0A5F5F22772277;
defparam \idex|RVALUE2~327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \idex|RVALUE2~329 (
// Equation(s):
// \idex|RVALUE2~329_combout  = ( \idex|RVALUE2~327_combout  & ( \reg2|Mux1~0_combout  & ( (\idex|RVALUE2~326_combout  & \reg2|Mux2~0_combout ) ) ) ) # ( !\idex|RVALUE2~327_combout  & ( \reg2|Mux1~0_combout  & ( (\idex|RVALUE2~326_combout  & 
// \reg2|Mux2~0_combout ) ) ) ) # ( \idex|RVALUE2~327_combout  & ( !\reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout ) # (\idex|RVALUE2~328_combout ) ) ) ) # ( !\idex|RVALUE2~327_combout  & ( !\reg2|Mux1~0_combout  & ( (\idex|RVALUE2~328_combout  & 
// !\reg2|Mux2~0_combout ) ) ) )

	.dataa(!\idex|RVALUE2~328_combout ),
	.datab(!\idex|RVALUE2~326_combout ),
	.datac(gnd),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\idex|RVALUE2~327_combout ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~329 .extended_lut = "off";
defparam \idex|RVALUE2~329 .lut_mask = 64'h550055FF00330033;
defparam \idex|RVALUE2~329 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \idex|RVALUE2~330 (
// Equation(s):
// \idex|RVALUE2~330_combout  = ( \idex|RVALUE2~329_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~324_combout ) ) ) # ( !\idex|RVALUE2~329_combout  & ( (!\reg2|Mux0~0_combout  & (((\idex|RVALUE2~325_combout  & \idex|RVALUE2[19]~0_combout )))) # 
// (\reg2|Mux0~0_combout  & (\idex|RVALUE2~324_combout )) ) )

	.dataa(!\idex|RVALUE2~324_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~325_combout ),
	.datad(!\idex|RVALUE2[19]~0_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~329_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~330 .extended_lut = "off";
defparam \idex|RVALUE2~330 .lut_mask = 64'h111D111DDDDDDDDD;
defparam \idex|RVALUE2~330 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N5
dffeas \idex|RVALUE2[31] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~330_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[31] .is_wysiwyg = "true";
defparam \idex|RVALUE2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N3
cyclonev_lcell_comb \alumuxB|Output[31]~14 (
// Equation(s):
// \alumuxB|Output[31]~14_combout  = ( \idex|BSELECTOR [0] & ( \idex|IMMVALUE [16] ) ) # ( !\idex|BSELECTOR [0] & ( \idex|RVALUE2 [31] ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|RVALUE2 [31]),
	.datae(gnd),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[31]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[31]~14 .extended_lut = "off";
defparam \alumuxB|Output[31]~14 .lut_mask = 64'h00FF00FF55555555;
defparam \alumuxB|Output[31]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N48
cyclonev_lcell_comb \alu|ShiftLeft0~12 (
// Equation(s):
// \alu|ShiftLeft0~12_combout  = ( \idex|RVALUE1[4]~_Duplicate_2_q  & ( \alumuxB|Output[0]~5_combout  & ( (\idex|RVALUE1[6]~_Duplicate_2_q ) # (\alumuxB|Output[1]~4_combout ) ) ) ) # ( !\idex|RVALUE1[4]~_Duplicate_2_q  & ( \alumuxB|Output[0]~5_combout  & ( 
// (!\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[6]~_Duplicate_2_q ) ) ) ) # ( \idex|RVALUE1[4]~_Duplicate_2_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[7]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & 
// ((\idex|RVALUE1[5]~_Duplicate_2_q ))) ) ) ) # ( !\idex|RVALUE1[4]~_Duplicate_2_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[7]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & 
// ((\idex|RVALUE1[5]~_Duplicate_2_q ))) ) ) )

	.dataa(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~12 .extended_lut = "off";
defparam \alu|ShiftLeft0~12 .lut_mask = 64'h4747474700CC33FF;
defparam \alu|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N54
cyclonev_lcell_comb \alu|ShiftLeft0~20 (
// Equation(s):
// \alu|ShiftLeft0~20_combout  = ( \idex|RVALUE1[11]~_Duplicate_2_q  & ( \alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[10]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[8]~_Duplicate_2_q ))) ) ) ) # 
// ( !\idex|RVALUE1[11]~_Duplicate_2_q  & ( \alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[10]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[8]~_Duplicate_2_q ))) ) ) ) # ( 
// \idex|RVALUE1[11]~_Duplicate_2_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[9]~_Duplicate_2_q ) ) ) ) # ( !\idex|RVALUE1[11]~_Duplicate_2_q  & ( !\alumuxB|Output[0]~5_combout  & ( 
// (\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[9]~_Duplicate_2_q ) ) ) )

	.dataa(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~20 .extended_lut = "off";
defparam \alu|ShiftLeft0~20 .lut_mask = 64'h0303CFCF44774477;
defparam \alu|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N48
cyclonev_lcell_comb \alu|ShiftLeft0~28 (
// Equation(s):
// \alu|ShiftLeft0~28_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[13]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[14]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[12]~_Duplicate_2_q ))) ) ) ) 
// # ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[13]~_Duplicate_2_q  & ( (\idex|RVALUE1[15]~_Duplicate_2_q ) # (\alumuxB|Output[1]~4_combout ) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[13]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[14]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[12]~_Duplicate_2_q ))) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[13]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[15]~_Duplicate_2_q ) ) ) )

	.dataa(!\alumuxB|Output[1]~4_combout ),
	.datab(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.datac(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~28 .extended_lut = "off";
defparam \alu|ShiftLeft0~28 .lut_mask = 64'h22220A5F77770A5F;
defparam \alu|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N30
cyclonev_lcell_comb \alu|ShiftLeft0~4 (
// Equation(s):
// \alu|ShiftLeft0~4_combout  = ( \idex|RVALUE1[3]~_Duplicate_2_q  & ( \alumuxB|Output[1]~4_combout  & ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[1]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[0]~_Duplicate_2_q ))) ) ) ) # ( 
// !\idex|RVALUE1[3]~_Duplicate_2_q  & ( \alumuxB|Output[1]~4_combout  & ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[1]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[0]~_Duplicate_2_q ))) ) ) ) # ( 
// \idex|RVALUE1[3]~_Duplicate_2_q  & ( !\alumuxB|Output[1]~4_combout  & ( (!\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[2]~_Duplicate_2_q ) ) ) ) # ( !\idex|RVALUE1[3]~_Duplicate_2_q  & ( !\alumuxB|Output[1]~4_combout  & ( 
// (\idex|RVALUE1[2]~_Duplicate_2_q  & \alumuxB|Output[0]~5_combout ) ) ) )

	.dataa(!\idex|RVALUE1[1]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[0]~5_combout ),
	.datad(!\idex|RVALUE1[0]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~4 .extended_lut = "off";
defparam \alu|ShiftLeft0~4 .lut_mask = 64'h0303F3F3505F505F;
defparam \alu|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N48
cyclonev_lcell_comb \alu|ShiftLeft0~29 (
// Equation(s):
// \alu|ShiftLeft0~29_combout  = ( \alu|ShiftLeft0~28_combout  & ( \alu|ShiftLeft0~4_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout )) # (\alu|ShiftLeft0~12_combout ))) # (\alumuxB|Output[2]~3_combout  & 
// (((\alu|ShiftLeft0~20_combout ) # (\alumuxB|Output[3]~2_combout )))) ) ) ) # ( !\alu|ShiftLeft0~28_combout  & ( \alu|ShiftLeft0~4_combout  & ( (!\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~12_combout  & (\alumuxB|Output[3]~2_combout ))) # 
// (\alumuxB|Output[2]~3_combout  & (((\alu|ShiftLeft0~20_combout ) # (\alumuxB|Output[3]~2_combout )))) ) ) ) # ( \alu|ShiftLeft0~28_combout  & ( !\alu|ShiftLeft0~4_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout )) # 
// (\alu|ShiftLeft0~12_combout ))) # (\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout  & \alu|ShiftLeft0~20_combout )))) ) ) ) # ( !\alu|ShiftLeft0~28_combout  & ( !\alu|ShiftLeft0~4_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// (\alu|ShiftLeft0~12_combout  & (\alumuxB|Output[3]~2_combout ))) # (\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout  & \alu|ShiftLeft0~20_combout )))) ) ) )

	.dataa(!\alu|ShiftLeft0~12_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alumuxB|Output[3]~2_combout ),
	.datad(!\alu|ShiftLeft0~20_combout ),
	.datae(!\alu|ShiftLeft0~28_combout ),
	.dataf(!\alu|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~29 .extended_lut = "off";
defparam \alu|ShiftLeft0~29 .lut_mask = 64'h0434C4F40737C7F7;
defparam \alu|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N50
dffeas \regbank|Register[16][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][28] .is_wysiwyg = "true";
defparam \regbank|Register[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N44
dffeas \regbank|Register[28][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][28] .is_wysiwyg = "true";
defparam \regbank|Register[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N38
dffeas \regbank|Register[24][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][28] .is_wysiwyg = "true";
defparam \regbank|Register[24][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \regbank|Register[20][28]~feeder (
// Equation(s):
// \regbank|Register[20][28]~feeder_combout  = ( \menwb|WRITEDATA [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[20][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[20][28]~feeder .extended_lut = "off";
defparam \regbank|Register[20][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[20][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N40
dffeas \regbank|Register[20][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[20][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][28] .is_wysiwyg = "true";
defparam \regbank|Register[20][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N36
cyclonev_lcell_comb \idex|RVALUE2~243 (
// Equation(s):
// \idex|RVALUE2~243_combout  = ( \regbank|Register[24][28]~q  & ( \regbank|Register[20][28]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[16][28]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[28][28]~q )))) ) ) ) # ( !\regbank|Register[24][28]~q  & ( \regbank|Register[20][28]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][28]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[28][28]~q )))) ) ) ) # ( \regbank|Register[24][28]~q  & ( !\regbank|Register[20][28]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[16][28]~q ))) # (\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout  & 
// \regbank|Register[28][28]~q )))) ) ) ) # ( !\regbank|Register[24][28]~q  & ( !\regbank|Register[20][28]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][28]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout  & 
// \regbank|Register[28][28]~q )))) ) ) )

	.dataa(!\regbank|Register[16][28]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[28][28]~q ),
	.datae(!\regbank|Register[24][28]~q ),
	.dataf(!\regbank|Register[20][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~243 .extended_lut = "off";
defparam \idex|RVALUE2~243 .lut_mask = 64'h40434C4F70737C7F;
defparam \idex|RVALUE2~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N33
cyclonev_lcell_comb \regbank|Register[19][28]~feeder (
// Equation(s):
// \regbank|Register[19][28]~feeder_combout  = ( \menwb|WRITEDATA [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][28]~feeder .extended_lut = "off";
defparam \regbank|Register[19][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[19][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N34
dffeas \regbank|Register[19][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][28] .is_wysiwyg = "true";
defparam \regbank|Register[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N2
dffeas \regbank|Register[31][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][28] .is_wysiwyg = "true";
defparam \regbank|Register[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N56
dffeas \regbank|Register[27][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][28] .is_wysiwyg = "true";
defparam \regbank|Register[27][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N18
cyclonev_lcell_comb \regbank|Register[23][28]~feeder (
// Equation(s):
// \regbank|Register[23][28]~feeder_combout  = \menwb|WRITEDATA [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][28]~feeder .extended_lut = "off";
defparam \regbank|Register[23][28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[23][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N20
dffeas \regbank|Register[23][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][28] .is_wysiwyg = "true";
defparam \regbank|Register[23][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N54
cyclonev_lcell_comb \idex|RVALUE2~246 (
// Equation(s):
// \idex|RVALUE2~246_combout  = ( \regbank|Register[27][28]~q  & ( \regbank|Register[23][28]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[19][28]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[31][28]~q )))) ) ) ) # ( !\regbank|Register[27][28]~q  & ( \regbank|Register[23][28]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[19][28]~q  & ((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[31][28]~q )))) ) ) ) # ( \regbank|Register[27][28]~q  & ( !\regbank|Register[23][28]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[19][28]~q ))) # (\reg2|Mux2~0_combout  & 
// (((\regbank|Register[31][28]~q  & \reg2|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[27][28]~q  & ( !\regbank|Register[23][28]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[19][28]~q  & ((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & 
// (((\regbank|Register[31][28]~q  & \reg2|Mux1~0_combout )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[19][28]~q ),
	.datac(!\regbank|Register[31][28]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[27][28]~q ),
	.dataf(!\regbank|Register[23][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~246 .extended_lut = "off";
defparam \idex|RVALUE2~246 .lut_mask = 64'h220522AF770577AF;
defparam \idex|RVALUE2~246 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N20
dffeas \regbank|Register[29][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][28] .is_wysiwyg = "true";
defparam \regbank|Register[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N16
dffeas \regbank|Register[17][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][28] .is_wysiwyg = "true";
defparam \regbank|Register[17][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N44
dffeas \regbank|Register[25][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][28] .is_wysiwyg = "true";
defparam \regbank|Register[25][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N42
cyclonev_lcell_comb \idex|RVALUE2~244 (
// Equation(s):
// \idex|RVALUE2~244_combout  = ( \regbank|Register[25][28]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[29][28]~q ) ) ) ) # ( !\regbank|Register[25][28]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[29][28]~q ) ) ) ) # ( \regbank|Register[25][28]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[17][28]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][28]~q ))) ) ) ) # ( 
// !\regbank|Register[25][28]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[17][28]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][28]~q ))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[29][28]~q ),
	.datac(!\regbank|Register[17][28]~q ),
	.datad(!\regbank|Register[21][28]~q ),
	.datae(!\regbank|Register[25][28]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~244 .extended_lut = "off";
defparam \idex|RVALUE2~244 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \idex|RVALUE2~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N44
dffeas \regbank|Register[18][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][28] .is_wysiwyg = "true";
defparam \regbank|Register[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N26
dffeas \regbank|Register[30][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][28] .is_wysiwyg = "true";
defparam \regbank|Register[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N50
dffeas \regbank|Register[26][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][28] .is_wysiwyg = "true";
defparam \regbank|Register[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N19
dffeas \regbank|Register[22][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][28] .is_wysiwyg = "true";
defparam \regbank|Register[22][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \idex|RVALUE2~245 (
// Equation(s):
// \idex|RVALUE2~245_combout  = ( \regbank|Register[26][28]~q  & ( \regbank|Register[22][28]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )) # (\regbank|Register[18][28]~q ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # 
// (\regbank|Register[30][28]~q )))) ) ) ) # ( !\regbank|Register[26][28]~q  & ( \regbank|Register[22][28]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )) # (\regbank|Register[18][28]~q ))) # (\reg2|Mux1~0_combout  & 
// (((\regbank|Register[30][28]~q  & \reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[26][28]~q  & ( !\regbank|Register[22][28]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[18][28]~q  & ((!\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & 
// (((!\reg2|Mux2~0_combout ) # (\regbank|Register[30][28]~q )))) ) ) ) # ( !\regbank|Register[26][28]~q  & ( !\regbank|Register[22][28]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[18][28]~q  & ((!\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & 
// (((\regbank|Register[30][28]~q  & \reg2|Mux2~0_combout )))) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\regbank|Register[18][28]~q ),
	.datac(!\regbank|Register[30][28]~q ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[26][28]~q ),
	.dataf(!\regbank|Register[22][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~245 .extended_lut = "off";
defparam \idex|RVALUE2~245 .lut_mask = 64'h2205770522AF77AF;
defparam \idex|RVALUE2~245 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N54
cyclonev_lcell_comb \idex|RVALUE2~247 (
// Equation(s):
// \idex|RVALUE2~247_combout  = ( \reg2|Mux3~0_combout  & ( \idex|RVALUE2~245_combout  & ( (!\reg2|Mux4~0_combout ) # (\idex|RVALUE2~246_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( \idex|RVALUE2~245_combout  & ( (!\reg2|Mux4~0_combout  & 
// (\idex|RVALUE2~243_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~244_combout ))) ) ) ) # ( \reg2|Mux3~0_combout  & ( !\idex|RVALUE2~245_combout  & ( (\reg2|Mux4~0_combout  & \idex|RVALUE2~246_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( 
// !\idex|RVALUE2~245_combout  & ( (!\reg2|Mux4~0_combout  & (\idex|RVALUE2~243_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~244_combout ))) ) ) )

	.dataa(!\idex|RVALUE2~243_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\idex|RVALUE2~246_combout ),
	.datad(!\idex|RVALUE2~244_combout ),
	.datae(!\reg2|Mux3~0_combout ),
	.dataf(!\idex|RVALUE2~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~247 .extended_lut = "off";
defparam \idex|RVALUE2~247 .lut_mask = 64'h447703034477CFCF;
defparam \idex|RVALUE2~247 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N2
dffeas \regbank|Register[7][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][28] .is_wysiwyg = "true";
defparam \regbank|Register[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N7
dffeas \regbank|Register[4][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][28] .is_wysiwyg = "true";
defparam \regbank|Register[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N25
dffeas \regbank|Register[6][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][28] .is_wysiwyg = "true";
defparam \regbank|Register[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N20
dffeas \regbank|Register[5][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][28] .is_wysiwyg = "true";
defparam \regbank|Register[5][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \idex|RVALUE2~250 (
// Equation(s):
// \idex|RVALUE2~250_combout  = ( \regbank|Register[6][28]~q  & ( \regbank|Register[5][28]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[4][28]~q ) # (\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[7][28]~q ))) ) ) ) # ( !\regbank|Register[6][28]~q  & ( \regbank|Register[5][28]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[4][28]~q ) # (\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[7][28]~q  & 
// (\reg2|Mux4~0_combout ))) ) ) ) # ( \regbank|Register[6][28]~q  & ( !\regbank|Register[5][28]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout  & \regbank|Register[4][28]~q )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[7][28]~q ))) ) ) ) # ( !\regbank|Register[6][28]~q  & ( !\regbank|Register[5][28]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout  & \regbank|Register[4][28]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[7][28]~q  & 
// (\reg2|Mux4~0_combout ))) ) ) )

	.dataa(!\regbank|Register[7][28]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[4][28]~q ),
	.datae(!\regbank|Register[6][28]~q ),
	.dataf(!\regbank|Register[5][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~250 .extended_lut = "off";
defparam \idex|RVALUE2~250 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \idex|RVALUE2~250 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N23
dffeas \regbank|Register[12][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][28] .is_wysiwyg = "true";
defparam \regbank|Register[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N32
dffeas \regbank|Register[15][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][28] .is_wysiwyg = "true";
defparam \regbank|Register[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N26
dffeas \regbank|Register[14][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][28] .is_wysiwyg = "true";
defparam \regbank|Register[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N22
dffeas \regbank|Register[13][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][28] .is_wysiwyg = "true";
defparam \regbank|Register[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \idex|RVALUE2~249 (
// Equation(s):
// \idex|RVALUE2~249_combout  = ( \regbank|Register[14][28]~q  & ( \regbank|Register[13][28]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[12][28]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[15][28]~q )))) ) ) ) # ( !\regbank|Register[14][28]~q  & ( \regbank|Register[13][28]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[12][28]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[15][28]~q )))) ) ) ) # ( \regbank|Register[14][28]~q  & ( !\regbank|Register[13][28]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[12][28]~q ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[15][28]~q )))) ) ) ) # ( !\regbank|Register[14][28]~q  & ( !\regbank|Register[13][28]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[12][28]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[15][28]~q )))) ) ) )

	.dataa(!\regbank|Register[12][28]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[15][28]~q ),
	.datae(!\regbank|Register[14][28]~q ),
	.dataf(!\regbank|Register[13][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~249 .extended_lut = "off";
defparam \idex|RVALUE2~249 .lut_mask = 64'h40434C4F70737C7F;
defparam \idex|RVALUE2~249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N2
dffeas \regbank|Register[3][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][28] .is_wysiwyg = "true";
defparam \regbank|Register[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N7
dffeas \regbank|Register[0][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][28] .is_wysiwyg = "true";
defparam \regbank|Register[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N26
dffeas \regbank|Register[2][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][28] .is_wysiwyg = "true";
defparam \regbank|Register[2][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \regbank|Register[1][28]~feeder (
// Equation(s):
// \regbank|Register[1][28]~feeder_combout  = ( \menwb|WRITEDATA [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][28]~feeder .extended_lut = "off";
defparam \regbank|Register[1][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[1][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N20
dffeas \regbank|Register[1][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][28] .is_wysiwyg = "true";
defparam \regbank|Register[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \idex|RVALUE2~251 (
// Equation(s):
// \idex|RVALUE2~251_combout  = ( \regbank|Register[2][28]~q  & ( \regbank|Register[1][28]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[0][28]~q ) # (\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[3][28]~q ))) ) ) ) # ( !\regbank|Register[2][28]~q  & ( \regbank|Register[1][28]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[0][28]~q ) # (\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][28]~q  & 
// (\reg2|Mux4~0_combout ))) ) ) ) # ( \regbank|Register[2][28]~q  & ( !\regbank|Register[1][28]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout  & \regbank|Register[0][28]~q )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[3][28]~q ))) ) ) ) # ( !\regbank|Register[2][28]~q  & ( !\regbank|Register[1][28]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout  & \regbank|Register[0][28]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][28]~q  & 
// (\reg2|Mux4~0_combout ))) ) ) )

	.dataa(!\regbank|Register[3][28]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[0][28]~q ),
	.datae(!\regbank|Register[2][28]~q ),
	.dataf(!\regbank|Register[1][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~251 .extended_lut = "off";
defparam \idex|RVALUE2~251 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \idex|RVALUE2~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \idex|RVALUE2~252 (
// Equation(s):
// \idex|RVALUE2~252_combout  = ( \idex|RVALUE2~251_combout  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\idex|RVALUE2~250_combout ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \idex|RVALUE2~249_combout )))) ) ) # ( 
// !\idex|RVALUE2~251_combout  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\idex|RVALUE2~250_combout )) # (\reg2|Mux1~0_combout  & ((\idex|RVALUE2~249_combout ))))) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\idex|RVALUE2~250_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\idex|RVALUE2~249_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~252 .extended_lut = "off";
defparam \idex|RVALUE2~252 .lut_mask = 64'h02070207A2A7A2A7;
defparam \idex|RVALUE2~252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N50
dffeas \regbank|Register[11][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][28] .is_wysiwyg = "true";
defparam \regbank|Register[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N15
cyclonev_lcell_comb \regbank|Register[9][28]~feeder (
// Equation(s):
// \regbank|Register[9][28]~feeder_combout  = \menwb|WRITEDATA [28]

	.dataa(!\menwb|WRITEDATA [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[9][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[9][28]~feeder .extended_lut = "off";
defparam \regbank|Register[9][28]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[9][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N16
dffeas \regbank|Register[9][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][28] .is_wysiwyg = "true";
defparam \regbank|Register[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N13
dffeas \regbank|Register[10][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][28] .is_wysiwyg = "true";
defparam \regbank|Register[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N6
cyclonev_lcell_comb \regbank|Register[8][28]~feeder (
// Equation(s):
// \regbank|Register[8][28]~feeder_combout  = ( \menwb|WRITEDATA [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][28]~feeder .extended_lut = "off";
defparam \regbank|Register[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N7
dffeas \regbank|Register[8][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][28] .is_wysiwyg = "true";
defparam \regbank|Register[8][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \idex|RVALUE2~248 (
// Equation(s):
// \idex|RVALUE2~248_combout  = ( \regbank|Register[10][28]~q  & ( \regbank|Register[8][28]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & ((\regbank|Register[9][28]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][28]~q ))) ) ) ) # ( 
// !\regbank|Register[10][28]~q  & ( \regbank|Register[8][28]~q  & ( (!\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & ((\regbank|Register[9][28]~q ))) # (\reg2|Mux3~0_combout  & 
// (\regbank|Register[11][28]~q )))) ) ) ) # ( \regbank|Register[10][28]~q  & ( !\regbank|Register[8][28]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & ((\regbank|Register[9][28]~q ))) # 
// (\reg2|Mux3~0_combout  & (\regbank|Register[11][28]~q )))) ) ) ) # ( !\regbank|Register[10][28]~q  & ( !\regbank|Register[8][28]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & ((\regbank|Register[9][28]~q ))) # (\reg2|Mux3~0_combout  & 
// (\regbank|Register[11][28]~q )))) ) ) )

	.dataa(!\regbank|Register[11][28]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[9][28]~q ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[10][28]~q ),
	.dataf(!\regbank|Register[8][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~248 .extended_lut = "off";
defparam \idex|RVALUE2~248 .lut_mask = 64'h031103DDCF11CFDD;
defparam \idex|RVALUE2~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~253 (
// Equation(s):
// \idex|RVALUE2~253_combout  = ( \idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~248_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~247_combout ) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~248_combout  & ( (!\reg2|Mux0~0_combout  & 
// ((\idex|RVALUE2~252_combout ))) # (\reg2|Mux0~0_combout  & (\idex|RVALUE2~247_combout )) ) ) ) # ( \idex|RVALUE2[19]~0_combout  & ( !\idex|RVALUE2~248_combout  & ( (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2~252_combout ))) # (\reg2|Mux0~0_combout  & 
// (\idex|RVALUE2~247_combout )) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  & ( !\idex|RVALUE2~248_combout  & ( (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2~252_combout ))) # (\reg2|Mux0~0_combout  & (\idex|RVALUE2~247_combout )) ) ) )

	.dataa(!\idex|RVALUE2~247_combout ),
	.datab(!\idex|RVALUE2~252_combout ),
	.datac(!\reg2|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE2[19]~0_combout ),
	.dataf(!\idex|RVALUE2~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~253 .extended_lut = "off";
defparam \idex|RVALUE2~253 .lut_mask = 64'h353535353535F5F5;
defparam \idex|RVALUE2~253 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N38
dffeas \idex|RVALUE2[28] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[28] .is_wysiwyg = "true";
defparam \idex|RVALUE2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N42
cyclonev_lcell_comb \alumuxB|Output[27]~30 (
// Equation(s):
// \alumuxB|Output[27]~30_combout  = ( \idex|RVALUE2 [27] & ( (!\idex|BSELECTOR [0]) # (\idex|IMMVALUE [16]) ) ) # ( !\idex|RVALUE2 [27] & ( (\idex|IMMVALUE [16] & \idex|BSELECTOR [0]) ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(gnd),
	.datac(!\idex|BSELECTOR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[27]~30 .extended_lut = "off";
defparam \alumuxB|Output[27]~30 .lut_mask = 64'h05050505F5F5F5F5;
defparam \alumuxB|Output[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N8
dffeas \regbank|Register[14][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][27] .is_wysiwyg = "true";
defparam \regbank|Register[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N43
dffeas \regbank|Register[15][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][27] .is_wysiwyg = "true";
defparam \regbank|Register[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N34
dffeas \regbank|Register[13][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][27] .is_wysiwyg = "true";
defparam \regbank|Register[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \idex|RVALUE1~260 (
// Equation(s):
// \idex|RVALUE1~260_combout  = ( \regbank|Register[15][27]~q  & ( \regbank|Register[13][27]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][27]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][27]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][27]~q  & ( \regbank|Register[13][27]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[12][27]~q )) # (\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & ((\regbank|Register[14][27]~q )))) ) ) ) # ( 
// \regbank|Register[15][27]~q  & ( !\regbank|Register[13][27]~q  & ( (!\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & (\regbank|Register[12][27]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[14][27]~q )) # (\reg1|Mux4~0_combout ))) ) ) ) # ( 
// !\regbank|Register[15][27]~q  & ( !\regbank|Register[13][27]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][27]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][27]~q ))))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[12][27]~q ),
	.datad(!\regbank|Register[14][27]~q ),
	.datae(!\regbank|Register[15][27]~q ),
	.dataf(!\regbank|Register[13][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~260 .extended_lut = "off";
defparam \idex|RVALUE1~260 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \idex|RVALUE1~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N33
cyclonev_lcell_comb \regbank|Register[0][27]~feeder (
// Equation(s):
// \regbank|Register[0][27]~feeder_combout  = \menwb|WRITEDATA [27]

	.dataa(!\menwb|WRITEDATA [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][27]~feeder .extended_lut = "off";
defparam \regbank|Register[0][27]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[0][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N34
dffeas \regbank|Register[0][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][27] .is_wysiwyg = "true";
defparam \regbank|Register[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N38
dffeas \regbank|Register[2][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][27] .is_wysiwyg = "true";
defparam \regbank|Register[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N23
dffeas \regbank|Register[1][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][27] .is_wysiwyg = "true";
defparam \regbank|Register[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N14
dffeas \regbank|Register[3][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][27] .is_wysiwyg = "true";
defparam \regbank|Register[3][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \idex|RVALUE1~262 (
// Equation(s):
// \idex|RVALUE1~262_combout  = ( \regbank|Register[3][27]~q  & ( \reg1|Mux4~0_combout  & ( (\regbank|Register[1][27]~q ) # (\reg1|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[3][27]~q  & ( \reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & 
// \regbank|Register[1][27]~q ) ) ) ) # ( \regbank|Register[3][27]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[0][27]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][27]~q ))) ) ) ) # ( !\regbank|Register[3][27]~q  & 
// ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[0][27]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][27]~q ))) ) ) )

	.dataa(!\regbank|Register[0][27]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[2][27]~q ),
	.datad(!\regbank|Register[1][27]~q ),
	.datae(!\regbank|Register[3][27]~q ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~262 .extended_lut = "off";
defparam \idex|RVALUE1~262 .lut_mask = 64'h4747474700CC33FF;
defparam \idex|RVALUE1~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N4
dffeas \regbank|Register[4][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][27] .is_wysiwyg = "true";
defparam \regbank|Register[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \regbank|Register[5][27]~feeder (
// Equation(s):
// \regbank|Register[5][27]~feeder_combout  = \menwb|WRITEDATA [27]

	.dataa(!\menwb|WRITEDATA [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][27]~feeder .extended_lut = "off";
defparam \regbank|Register[5][27]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[5][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N23
dffeas \regbank|Register[5][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][27] .is_wysiwyg = "true";
defparam \regbank|Register[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N8
dffeas \regbank|Register[6][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][27] .is_wysiwyg = "true";
defparam \regbank|Register[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N14
dffeas \regbank|Register[7][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][27] .is_wysiwyg = "true";
defparam \regbank|Register[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N12
cyclonev_lcell_comb \idex|RVALUE1~261 (
// Equation(s):
// \idex|RVALUE1~261_combout  = ( \regbank|Register[7][27]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[6][27]~q ) # (\reg1|Mux4~0_combout ) ) ) ) # ( !\regbank|Register[7][27]~q  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & 
// \regbank|Register[6][27]~q ) ) ) ) # ( \regbank|Register[7][27]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][27]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][27]~q ))) ) ) ) # ( !\regbank|Register[7][27]~q  & 
// ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][27]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][27]~q ))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[4][27]~q ),
	.datac(!\regbank|Register[5][27]~q ),
	.datad(!\regbank|Register[6][27]~q ),
	.datae(!\regbank|Register[7][27]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~261 .extended_lut = "off";
defparam \idex|RVALUE1~261 .lut_mask = 64'h2727272700AA55FF;
defparam \idex|RVALUE1~261 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \idex|RVALUE1~263 (
// Equation(s):
// \idex|RVALUE1~263_combout  = ( \idex|RVALUE1~261_combout  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & \idex|RVALUE1~262_combout )))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\idex|RVALUE1~260_combout ))) ) ) # ( 
// !\idex|RVALUE1~261_combout  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & \idex|RVALUE1~262_combout )))) # (\reg1|Mux2~0_combout  & (\idex|RVALUE1~260_combout  & (\reg1|Mux1~0_combout ))) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\idex|RVALUE1~260_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\idex|RVALUE1~262_combout ),
	.datae(!\idex|RVALUE1~261_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~263 .extended_lut = "off";
defparam \idex|RVALUE1~263 .lut_mask = 64'h01A151F101A151F1;
defparam \idex|RVALUE1~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N38
dffeas \regbank|Register[27][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][27] .is_wysiwyg = "true";
defparam \regbank|Register[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N23
dffeas \regbank|Register[19][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][27] .is_wysiwyg = "true";
defparam \regbank|Register[19][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N43
dffeas \regbank|Register[31][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][27] .is_wysiwyg = "true";
defparam \regbank|Register[31][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \regbank|Register[23][27]~feeder (
// Equation(s):
// \regbank|Register[23][27]~feeder_combout  = ( \menwb|WRITEDATA [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][27]~feeder .extended_lut = "off";
defparam \regbank|Register[23][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[23][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N37
dffeas \regbank|Register[23][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][27] .is_wysiwyg = "true";
defparam \regbank|Register[23][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \idex|RVALUE1~257 (
// Equation(s):
// \idex|RVALUE1~257_combout  = ( \regbank|Register[31][27]~q  & ( \regbank|Register[23][27]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][27]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][27]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][27]~q  & ( \regbank|Register[23][27]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # (\regbank|Register[19][27]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][27]~q  & ((!\reg1|Mux2~0_combout )))) ) ) ) # ( 
// \regbank|Register[31][27]~q  & ( !\regbank|Register[23][27]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[19][27]~q  & !\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # (\regbank|Register[27][27]~q ))) ) ) ) # ( 
// !\regbank|Register[31][27]~q  & ( !\regbank|Register[23][27]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][27]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][27]~q )))) ) ) )

	.dataa(!\regbank|Register[27][27]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[19][27]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[31][27]~q ),
	.dataf(!\regbank|Register[23][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~257 .extended_lut = "off";
defparam \idex|RVALUE1~257 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \idex|RVALUE1~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N27
cyclonev_lcell_comb \regbank|Register[22][27]~feeder (
// Equation(s):
// \regbank|Register[22][27]~feeder_combout  = ( \menwb|WRITEDATA [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[22][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[22][27]~feeder .extended_lut = "off";
defparam \regbank|Register[22][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[22][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N29
dffeas \regbank|Register[22][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[22][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][27] .is_wysiwyg = "true";
defparam \regbank|Register[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N31
dffeas \regbank|Register[18][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][27] .is_wysiwyg = "true";
defparam \regbank|Register[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N8
dffeas \regbank|Register[26][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][27] .is_wysiwyg = "true";
defparam \regbank|Register[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N44
dffeas \regbank|Register[30][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][27] .is_wysiwyg = "true";
defparam \regbank|Register[30][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N42
cyclonev_lcell_comb \idex|RVALUE1~256 (
// Equation(s):
// \idex|RVALUE1~256_combout  = ( \regbank|Register[30][27]~q  & ( \reg1|Mux2~0_combout  & ( (\reg1|Mux1~0_combout ) # (\regbank|Register[22][27]~q ) ) ) ) # ( !\regbank|Register[30][27]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[22][27]~q  & 
// !\reg1|Mux1~0_combout ) ) ) ) # ( \regbank|Register[30][27]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[18][27]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[26][27]~q ))) ) ) ) # ( !\regbank|Register[30][27]~q  & 
// ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[18][27]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[26][27]~q ))) ) ) )

	.dataa(!\regbank|Register[22][27]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[18][27]~q ),
	.datad(!\regbank|Register[26][27]~q ),
	.datae(!\regbank|Register[30][27]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~256 .extended_lut = "off";
defparam \idex|RVALUE1~256 .lut_mask = 64'h0C3F0C3F44447777;
defparam \idex|RVALUE1~256 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N9
cyclonev_lcell_comb \regbank|Register[16][27]~feeder (
// Equation(s):
// \regbank|Register[16][27]~feeder_combout  = ( \menwb|WRITEDATA [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][27]~feeder .extended_lut = "off";
defparam \regbank|Register[16][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[16][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \regbank|Register[16][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][27] .is_wysiwyg = "true";
defparam \regbank|Register[16][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N32
dffeas \regbank|Register[24][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][27] .is_wysiwyg = "true";
defparam \regbank|Register[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N37
dffeas \regbank|Register[28][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][27] .is_wysiwyg = "true";
defparam \regbank|Register[28][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N33
cyclonev_lcell_comb \regbank|Register[20][27]~feeder (
// Equation(s):
// \regbank|Register[20][27]~feeder_combout  = ( \menwb|WRITEDATA [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[20][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[20][27]~feeder .extended_lut = "off";
defparam \regbank|Register[20][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[20][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N34
dffeas \regbank|Register[20][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[20][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][27] .is_wysiwyg = "true";
defparam \regbank|Register[20][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \idex|RVALUE1~254 (
// Equation(s):
// \idex|RVALUE1~254_combout  = ( \regbank|Register[28][27]~q  & ( \regbank|Register[20][27]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[16][27]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][27]~q )))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[28][27]~q  & ( \regbank|Register[20][27]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[16][27]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][27]~q ))))) # (\reg1|Mux2~0_combout  & 
// (((!\reg1|Mux1~0_combout )))) ) ) ) # ( \regbank|Register[28][27]~q  & ( !\regbank|Register[20][27]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[16][27]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][27]~q ))))) 
// # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[28][27]~q  & ( !\regbank|Register[20][27]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[16][27]~q )) # (\reg1|Mux1~0_combout  & 
// ((\regbank|Register[24][27]~q ))))) ) ) )

	.dataa(!\regbank|Register[16][27]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[24][27]~q ),
	.datae(!\regbank|Register[28][27]~q ),
	.dataf(!\regbank|Register[20][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~254 .extended_lut = "off";
defparam \idex|RVALUE1~254 .lut_mask = 64'h404C434F707C737F;
defparam \idex|RVALUE1~254 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N39
cyclonev_lcell_comb \regbank|Register[21][27]~feeder (
// Equation(s):
// \regbank|Register[21][27]~feeder_combout  = ( \menwb|WRITEDATA [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][27]~feeder .extended_lut = "off";
defparam \regbank|Register[21][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[21][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N40
dffeas \regbank|Register[21][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][27] .is_wysiwyg = "true";
defparam \regbank|Register[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N5
dffeas \regbank|Register[17][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][27] .is_wysiwyg = "true";
defparam \regbank|Register[17][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N8
dffeas \regbank|Register[25][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][27] .is_wysiwyg = "true";
defparam \regbank|Register[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N44
dffeas \regbank|Register[29][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][27] .is_wysiwyg = "true";
defparam \regbank|Register[29][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \idex|RVALUE1~255 (
// Equation(s):
// \idex|RVALUE1~255_combout  = ( \regbank|Register[29][27]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[25][27]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[29][27]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[25][27]~q ) ) ) ) # ( \regbank|Register[29][27]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[17][27]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][27]~q )) ) ) ) # ( 
// !\regbank|Register[29][27]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[17][27]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][27]~q )) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\regbank|Register[21][27]~q ),
	.datac(!\regbank|Register[17][27]~q ),
	.datad(!\regbank|Register[25][27]~q ),
	.datae(!\regbank|Register[29][27]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~255 .extended_lut = "off";
defparam \idex|RVALUE1~255 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \idex|RVALUE1~255 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N45
cyclonev_lcell_comb \idex|RVALUE1~258 (
// Equation(s):
// \idex|RVALUE1~258_combout  = ( \reg1|Mux4~0_combout  & ( \idex|RVALUE1~255_combout  & ( (!\reg1|Mux3~0_combout ) # (\idex|RVALUE1~257_combout ) ) ) ) # ( !\reg1|Mux4~0_combout  & ( \idex|RVALUE1~255_combout  & ( (!\reg1|Mux3~0_combout  & 
// ((\idex|RVALUE1~254_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~256_combout )) ) ) ) # ( \reg1|Mux4~0_combout  & ( !\idex|RVALUE1~255_combout  & ( (\idex|RVALUE1~257_combout  & \reg1|Mux3~0_combout ) ) ) ) # ( !\reg1|Mux4~0_combout  & ( 
// !\idex|RVALUE1~255_combout  & ( (!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~254_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~256_combout )) ) ) )

	.dataa(!\idex|RVALUE1~257_combout ),
	.datab(!\idex|RVALUE1~256_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\idex|RVALUE1~254_combout ),
	.datae(!\reg1|Mux4~0_combout ),
	.dataf(!\idex|RVALUE1~255_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~258 .extended_lut = "off";
defparam \idex|RVALUE1~258 .lut_mask = 64'h03F3050503F3F5F5;
defparam \idex|RVALUE1~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N5
dffeas \regbank|Register[10][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][27] .is_wysiwyg = "true";
defparam \regbank|Register[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N22
dffeas \regbank|Register[9][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][27] .is_wysiwyg = "true";
defparam \regbank|Register[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N11
dffeas \regbank|Register[11][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][27] .is_wysiwyg = "true";
defparam \regbank|Register[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N26
dffeas \regbank|Register[8][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][27] .is_wysiwyg = "true";
defparam \regbank|Register[8][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N9
cyclonev_lcell_comb \idex|RVALUE1~259 (
// Equation(s):
// \idex|RVALUE1~259_combout  = ( \regbank|Register[11][27]~q  & ( \regbank|Register[8][27]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[9][27]~q )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[10][27]~q ))) ) ) ) # ( !\regbank|Register[11][27]~q  & ( \regbank|Register[8][27]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[9][27]~q )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[10][27]~q  & 
// ((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[11][27]~q  & ( !\regbank|Register[8][27]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[9][27]~q  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[10][27]~q ))) ) ) ) # ( !\regbank|Register[11][27]~q  & ( !\regbank|Register[8][27]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[9][27]~q  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[10][27]~q  & 
// ((!\reg1|Mux4~0_combout )))) ) ) )

	.dataa(!\regbank|Register[10][27]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[9][27]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[11][27]~q ),
	.dataf(!\regbank|Register[8][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~259 .extended_lut = "off";
defparam \idex|RVALUE1~259 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \idex|RVALUE1~259 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N15
cyclonev_lcell_comb \idex|RVALUE1~264 (
// Equation(s):
// \idex|RVALUE1~264_combout  = ( \reg1|Mux0~0_combout  & ( \idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~258_combout  ) ) ) # ( !\reg1|Mux0~0_combout  & ( \idex|RVALUE1[20]~0_combout  & ( (\idex|RVALUE1~259_combout ) # (\idex|RVALUE1~263_combout ) ) ) ) # 
// ( \reg1|Mux0~0_combout  & ( !\idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~258_combout  ) ) ) # ( !\reg1|Mux0~0_combout  & ( !\idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~263_combout  ) ) )

	.dataa(!\idex|RVALUE1~263_combout ),
	.datab(gnd),
	.datac(!\idex|RVALUE1~258_combout ),
	.datad(!\idex|RVALUE1~259_combout ),
	.datae(!\reg1|Mux0~0_combout ),
	.dataf(!\idex|RVALUE1[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~264 .extended_lut = "off";
defparam \idex|RVALUE1~264 .lut_mask = 64'h55550F0F55FF0F0F;
defparam \idex|RVALUE1~264 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N45
cyclonev_lcell_comb \idex|RVALUE1[27]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[27]~SCLR_LUT_combout  = (!\Reset~input_o  & \idex|RVALUE1~264_combout )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(!\idex|RVALUE1~264_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[27]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[27]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[27]~SCLR_LUT .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \idex|RVALUE1[27]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N47
dffeas \idex|RVALUE1[27]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[27]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[27]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[27]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[27]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N33
cyclonev_lcell_comb \alu|ShiftRight0~26 (
// Equation(s):
// \alu|ShiftRight0~26_combout  = ( \idex|RVALUE1[31]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[30]~_Duplicate_1_q ) # (\alumuxB|Output[0]~5_combout ))) ) ) # ( !\idex|RVALUE1[31]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout 
//  & (!\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[30]~_Duplicate_1_q )) ) )

	.dataa(!\alumuxB|Output[0]~5_combout ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(gnd),
	.datad(!\idex|RVALUE1[30]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[31]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~26 .extended_lut = "off";
defparam \alu|ShiftRight0~26 .lut_mask = 64'h0088008844CC44CC;
defparam \alu|ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N44
dffeas \regbank|Register[28][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][23] .is_wysiwyg = "true";
defparam \regbank|Register[28][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \regbank|Register[16][23]~feeder (
// Equation(s):
// \regbank|Register[16][23]~feeder_combout  = ( \menwb|WRITEDATA [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][23]~feeder .extended_lut = "off";
defparam \regbank|Register[16][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[16][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N31
dffeas \regbank|Register[16][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][23] .is_wysiwyg = "true";
defparam \regbank|Register[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N38
dffeas \regbank|Register[24][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][23] .is_wysiwyg = "true";
defparam \regbank|Register[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N32
dffeas \regbank|Register[20][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][23] .is_wysiwyg = "true";
defparam \regbank|Register[20][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N36
cyclonev_lcell_comb \idex|RVALUE2~298 (
// Equation(s):
// \idex|RVALUE2~298_combout  = ( \regbank|Register[24][23]~q  & ( \regbank|Register[20][23]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[16][23]~q )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[28][23]~q ))) ) ) ) # ( !\regbank|Register[24][23]~q  & ( \regbank|Register[20][23]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[16][23]~q  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[28][23]~q ))) ) ) ) # ( \regbank|Register[24][23]~q  & ( !\regbank|Register[20][23]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[16][23]~q )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[28][23]~q  
// & ((\reg2|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[24][23]~q  & ( !\regbank|Register[20][23]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[16][23]~q  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[28][23]~q  & 
// ((\reg2|Mux1~0_combout )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[28][23]~q ),
	.datac(!\regbank|Register[16][23]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[24][23]~q ),
	.dataf(!\regbank|Register[20][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~298 .extended_lut = "off";
defparam \idex|RVALUE2~298 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \idex|RVALUE2~298 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \regbank|Register[18][23]~feeder (
// Equation(s):
// \regbank|Register[18][23]~feeder_combout  = ( \menwb|WRITEDATA [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[18][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[18][23]~feeder .extended_lut = "off";
defparam \regbank|Register[18][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[18][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N43
dffeas \regbank|Register[18][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[18][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][23] .is_wysiwyg = "true";
defparam \regbank|Register[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N37
dffeas \regbank|Register[30][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][23] .is_wysiwyg = "true";
defparam \regbank|Register[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \regbank|Register[26][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][23] .is_wysiwyg = "true";
defparam \regbank|Register[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N55
dffeas \regbank|Register[22][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][23] .is_wysiwyg = "true";
defparam \regbank|Register[22][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \idex|RVALUE2~300 (
// Equation(s):
// \idex|RVALUE2~300_combout  = ( \regbank|Register[26][23]~q  & ( \regbank|Register[22][23]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[18][23]~q )) # (\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout ) # 
// ((\regbank|Register[30][23]~q )))) ) ) ) # ( !\regbank|Register[26][23]~q  & ( \regbank|Register[22][23]~q  & ( (!\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout  & (\regbank|Register[18][23]~q ))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout ) # 
// ((\regbank|Register[30][23]~q )))) ) ) ) # ( \regbank|Register[26][23]~q  & ( !\regbank|Register[22][23]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[18][23]~q )) # (\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[30][23]~q )))) ) ) ) # ( !\regbank|Register[26][23]~q  & ( !\regbank|Register[22][23]~q  & ( (!\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout  & (\regbank|Register[18][23]~q ))) # (\reg2|Mux2~0_combout  & (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[30][23]~q )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[18][23]~q ),
	.datad(!\regbank|Register[30][23]~q ),
	.datae(!\regbank|Register[26][23]~q ),
	.dataf(!\regbank|Register[22][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~300 .extended_lut = "off";
defparam \idex|RVALUE2~300 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \idex|RVALUE2~300 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N22
dffeas \regbank|Register[23][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][23] .is_wysiwyg = "true";
defparam \regbank|Register[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N1
dffeas \regbank|Register[31][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][23] .is_wysiwyg = "true";
defparam \regbank|Register[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N55
dffeas \regbank|Register[27][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][23] .is_wysiwyg = "true";
defparam \regbank|Register[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N32
dffeas \regbank|Register[19][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][23] .is_wysiwyg = "true";
defparam \regbank|Register[19][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N54
cyclonev_lcell_comb \idex|RVALUE2~301 (
// Equation(s):
// \idex|RVALUE2~301_combout  = ( \regbank|Register[27][23]~q  & ( \regbank|Register[19][23]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][23]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][23]~q )))) ) ) ) # ( 
// !\regbank|Register[27][23]~q  & ( \regbank|Register[19][23]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[23][23]~q ))) # (\reg2|Mux1~0_combout  & (((\regbank|Register[31][23]~q  & \reg2|Mux2~0_combout )))) ) ) ) # ( 
// \regbank|Register[27][23]~q  & ( !\regbank|Register[19][23]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][23]~q  & ((\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[31][23]~q )))) ) ) ) # ( 
// !\regbank|Register[27][23]~q  & ( !\regbank|Register[19][23]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][23]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][23]~q ))))) ) ) )

	.dataa(!\regbank|Register[23][23]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[31][23]~q ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[27][23]~q ),
	.dataf(!\regbank|Register[19][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~301 .extended_lut = "off";
defparam \idex|RVALUE2~301 .lut_mask = 64'h00473347CC47FF47;
defparam \idex|RVALUE2~301 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N48
cyclonev_lcell_comb \regbank|Register[17][23]~feeder (
// Equation(s):
// \regbank|Register[17][23]~feeder_combout  = \menwb|WRITEDATA [23]

	.dataa(gnd),
	.datab(!\menwb|WRITEDATA [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[17][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[17][23]~feeder .extended_lut = "off";
defparam \regbank|Register[17][23]~feeder .lut_mask = 64'h3333333333333333;
defparam \regbank|Register[17][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N49
dffeas \regbank|Register[17][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[17][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][23] .is_wysiwyg = "true";
defparam \regbank|Register[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N2
dffeas \regbank|Register[21][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][23] .is_wysiwyg = "true";
defparam \regbank|Register[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N14
dffeas \regbank|Register[29][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][23] .is_wysiwyg = "true";
defparam \regbank|Register[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N8
dffeas \regbank|Register[25][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][23] .is_wysiwyg = "true";
defparam \regbank|Register[25][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \idex|RVALUE2~299 (
// Equation(s):
// \idex|RVALUE2~299_combout  = ( \regbank|Register[25][23]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[29][23]~q ) ) ) ) # ( !\regbank|Register[25][23]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[29][23]~q ) ) ) ) # ( \regbank|Register[25][23]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[17][23]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][23]~q ))) ) ) ) # ( 
// !\regbank|Register[25][23]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[17][23]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][23]~q ))) ) ) )

	.dataa(!\regbank|Register[17][23]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\regbank|Register[21][23]~q ),
	.datad(!\regbank|Register[29][23]~q ),
	.datae(!\regbank|Register[25][23]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~299 .extended_lut = "off";
defparam \idex|RVALUE2~299 .lut_mask = 64'h474747470033CCFF;
defparam \idex|RVALUE2~299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N57
cyclonev_lcell_comb \idex|RVALUE2~302 (
// Equation(s):
// \idex|RVALUE2~302_combout  = ( \idex|RVALUE2~299_combout  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout ) # (\idex|RVALUE2~301_combout ) ) ) ) # ( !\idex|RVALUE2~299_combout  & ( \reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout  & 
// \idex|RVALUE2~301_combout ) ) ) ) # ( \idex|RVALUE2~299_combout  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\idex|RVALUE2~298_combout )) # (\reg2|Mux3~0_combout  & ((\idex|RVALUE2~300_combout ))) ) ) ) # ( !\idex|RVALUE2~299_combout  & ( 
// !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\idex|RVALUE2~298_combout )) # (\reg2|Mux3~0_combout  & ((\idex|RVALUE2~300_combout ))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\idex|RVALUE2~298_combout ),
	.datac(!\idex|RVALUE2~300_combout ),
	.datad(!\idex|RVALUE2~301_combout ),
	.datae(!\idex|RVALUE2~299_combout ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~302 .extended_lut = "off";
defparam \idex|RVALUE2~302 .lut_mask = 64'h272727270055AAFF;
defparam \idex|RVALUE2~302 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N8
dffeas \regbank|Register[13][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][23] .is_wysiwyg = "true";
defparam \regbank|Register[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N13
dffeas \regbank|Register[12][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][23] .is_wysiwyg = "true";
defparam \regbank|Register[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N44
dffeas \regbank|Register[14][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][23] .is_wysiwyg = "true";
defparam \regbank|Register[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N50
dffeas \regbank|Register[15][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][23] .is_wysiwyg = "true";
defparam \regbank|Register[15][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \idex|RVALUE2~304 (
// Equation(s):
// \idex|RVALUE2~304_combout  = ( \regbank|Register[14][23]~q  & ( \regbank|Register[15][23]~q  & ( ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][23]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][23]~q ))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[14][23]~q  & ( \regbank|Register[15][23]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[12][23]~q  & !\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[13][23]~q ))) ) ) ) # ( 
// \regbank|Register[14][23]~q  & ( !\regbank|Register[15][23]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout ) # (\regbank|Register[12][23]~q )))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][23]~q  & ((!\reg2|Mux3~0_combout )))) ) ) ) # ( 
// !\regbank|Register[14][23]~q  & ( !\regbank|Register[15][23]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][23]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][23]~q )))) ) ) )

	.dataa(!\reg2|Mux4~0_combout ),
	.datab(!\regbank|Register[13][23]~q ),
	.datac(!\regbank|Register[12][23]~q ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[14][23]~q ),
	.dataf(!\regbank|Register[15][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~304 .extended_lut = "off";
defparam \idex|RVALUE2~304 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \idex|RVALUE2~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N30
cyclonev_lcell_comb \regbank|Register[5][23]~feeder (
// Equation(s):
// \regbank|Register[5][23]~feeder_combout  = ( \menwb|WRITEDATA [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][23]~feeder .extended_lut = "off";
defparam \regbank|Register[5][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[5][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N31
dffeas \regbank|Register[5][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][23] .is_wysiwyg = "true";
defparam \regbank|Register[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N8
dffeas \regbank|Register[7][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][23] .is_wysiwyg = "true";
defparam \regbank|Register[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N1
dffeas \regbank|Register[6][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][23] .is_wysiwyg = "true";
defparam \regbank|Register[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N32
dffeas \regbank|Register[4][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][23] .is_wysiwyg = "true";
defparam \regbank|Register[4][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \idex|RVALUE2~305 (
// Equation(s):
// \idex|RVALUE2~305_combout  = ( \regbank|Register[6][23]~q  & ( \regbank|Register[4][23]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[5][23]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][23]~q )))) ) ) ) # ( 
// !\regbank|Register[6][23]~q  & ( \regbank|Register[4][23]~q  & ( (!\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[5][23]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[7][23]~q ))))) ) ) ) # ( \regbank|Register[6][23]~q  & ( !\regbank|Register[4][23]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[5][23]~q )) # 
// (\reg2|Mux3~0_combout  & ((\regbank|Register[7][23]~q ))))) ) ) ) # ( !\regbank|Register[6][23]~q  & ( !\regbank|Register[4][23]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[5][23]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[7][23]~q ))))) ) ) )

	.dataa(!\regbank|Register[5][23]~q ),
	.datab(!\regbank|Register[7][23]~q ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[6][23]~q ),
	.dataf(!\regbank|Register[4][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~305 .extended_lut = "off";
defparam \idex|RVALUE2~305 .lut_mask = 64'h050305F3F503F5F3;
defparam \idex|RVALUE2~305 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N14
dffeas \regbank|Register[3][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][23] .is_wysiwyg = "true";
defparam \regbank|Register[3][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \regbank|Register[1][23]~feeder (
// Equation(s):
// \regbank|Register[1][23]~feeder_combout  = \menwb|WRITEDATA [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][23]~feeder .extended_lut = "off";
defparam \regbank|Register[1][23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[1][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N1
dffeas \regbank|Register[1][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][23] .is_wysiwyg = "true";
defparam \regbank|Register[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N37
dffeas \regbank|Register[2][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][23] .is_wysiwyg = "true";
defparam \regbank|Register[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N19
dffeas \regbank|Register[0][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][23] .is_wysiwyg = "true";
defparam \regbank|Register[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \idex|RVALUE2~306 (
// Equation(s):
// \idex|RVALUE2~306_combout  = ( \regbank|Register[2][23]~q  & ( \regbank|Register[0][23]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & ((\regbank|Register[1][23]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][23]~q ))) ) ) ) # ( 
// !\regbank|Register[2][23]~q  & ( \regbank|Register[0][23]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[1][23]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][23]~q  & ((\reg2|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[2][23]~q  & ( !\regbank|Register[0][23]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[1][23]~q  & \reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[3][23]~q ))) ) ) ) # ( 
// !\regbank|Register[2][23]~q  & ( !\regbank|Register[0][23]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & ((\regbank|Register[1][23]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][23]~q )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[3][23]~q ),
	.datac(!\regbank|Register[1][23]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[2][23]~q ),
	.dataf(!\regbank|Register[0][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~306 .extended_lut = "off";
defparam \idex|RVALUE2~306 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \idex|RVALUE2~306 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \idex|RVALUE2~307 (
// Equation(s):
// \idex|RVALUE2~307_combout  = ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\idex|RVALUE2~305_combout ))) # (\reg2|Mux1~0_combout  & (\idex|RVALUE2~304_combout )) ) ) # ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & 
// \idex|RVALUE2~306_combout ) ) )

	.dataa(!\idex|RVALUE2~304_combout ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\idex|RVALUE2~305_combout ),
	.datad(!\idex|RVALUE2~306_combout ),
	.datae(gnd),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~307 .extended_lut = "off";
defparam \idex|RVALUE2~307 .lut_mask = 64'h00CC00CC1D1D1D1D;
defparam \idex|RVALUE2~307 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N11
dffeas \regbank|Register[9][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][23] .is_wysiwyg = "true";
defparam \regbank|Register[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N7
dffeas \regbank|Register[10][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][23] .is_wysiwyg = "true";
defparam \regbank|Register[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N44
dffeas \regbank|Register[11][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][23] .is_wysiwyg = "true";
defparam \regbank|Register[11][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N6
cyclonev_lcell_comb \idex|RVALUE2~303 (
// Equation(s):
// \idex|RVALUE2~303_combout  = ( \regbank|Register[10][23]~q  & ( \regbank|Register[11][23]~q  & ( ((!\reg2|Mux4~0_combout  & (\regbank|Register[8][23]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[9][23]~q )))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[10][23]~q  & ( \regbank|Register[11][23]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][23]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((\regbank|Register[9][23]~q ) # (\reg2|Mux3~0_combout )))) ) ) ) # ( 
// \regbank|Register[10][23]~q  & ( !\regbank|Register[11][23]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][23]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout  & \regbank|Register[9][23]~q )))) ) ) ) # ( 
// !\regbank|Register[10][23]~q  & ( !\regbank|Register[11][23]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[8][23]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[9][23]~q ))))) ) ) )

	.dataa(!\regbank|Register[8][23]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[9][23]~q ),
	.datae(!\regbank|Register[10][23]~q ),
	.dataf(!\regbank|Register[11][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~303 .extended_lut = "off";
defparam \idex|RVALUE2~303 .lut_mask = 64'h40704C7C43734F7F;
defparam \idex|RVALUE2~303 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N30
cyclonev_lcell_comb \idex|RVALUE2~308 (
// Equation(s):
// \idex|RVALUE2~308_combout  = ( \idex|RVALUE2~303_combout  & ( (!\reg2|Mux0~0_combout  & (((\idex|RVALUE2~307_combout )) # (\idex|RVALUE2[19]~0_combout ))) # (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~302_combout )))) ) ) # ( !\idex|RVALUE2~303_combout  & ( 
// (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2~307_combout ))) # (\reg2|Mux0~0_combout  & (\idex|RVALUE2~302_combout )) ) )

	.dataa(!\reg2|Mux0~0_combout ),
	.datab(!\idex|RVALUE2[19]~0_combout ),
	.datac(!\idex|RVALUE2~302_combout ),
	.datad(!\idex|RVALUE2~307_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~303_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~308 .extended_lut = "off";
defparam \idex|RVALUE2~308 .lut_mask = 64'h05AF05AF27AF27AF;
defparam \idex|RVALUE2~308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N32
dffeas \idex|RVALUE2[23] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~308_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[23] .is_wysiwyg = "true";
defparam \idex|RVALUE2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N27
cyclonev_lcell_comb \alumuxB|Output[23]~17 (
// Equation(s):
// \alumuxB|Output[23]~17_combout  = ( \idex|RVALUE2 [23] & ( (!\idex|BSELECTOR [0]) # (\idex|IMMVALUE [16]) ) ) # ( !\idex|RVALUE2 [23] & ( (\idex|IMMVALUE [16] & \idex|BSELECTOR [0]) ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[23]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[23]~17 .extended_lut = "off";
defparam \alumuxB|Output[23]~17 .lut_mask = 64'h11111111DDDDDDDD;
defparam \alumuxB|Output[23]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N42
cyclonev_lcell_comb \alu|ALUOut~19 (
// Equation(s):
// \alu|ALUOut~19_combout  = ( !\idex|RVALUE1[23]~_Duplicate_1_q  & ( !\alumuxB|Output[23]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alumuxB|Output[23]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~19 .extended_lut = "off";
defparam \alu|ALUOut~19 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu|ALUOut~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N48
cyclonev_lcell_comb \alu|ShiftLeft0~13 (
// Equation(s):
// \alu|ShiftLeft0~13_combout  = ( \alumuxB|Output[2]~3_combout  & ( \alu|ShiftLeft0~4_combout  & ( !\alumuxB|Output[3]~2_combout  ) ) ) # ( !\alumuxB|Output[2]~3_combout  & ( \alu|ShiftLeft0~4_combout  & ( (\alu|ShiftLeft0~12_combout  & 
// !\alumuxB|Output[3]~2_combout ) ) ) ) # ( !\alumuxB|Output[2]~3_combout  & ( !\alu|ShiftLeft0~4_combout  & ( (\alu|ShiftLeft0~12_combout  & !\alumuxB|Output[3]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu|ShiftLeft0~12_combout ),
	.datac(!\alumuxB|Output[3]~2_combout ),
	.datad(gnd),
	.datae(!\alumuxB|Output[2]~3_combout ),
	.dataf(!\alu|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~13 .extended_lut = "off";
defparam \alu|ShiftLeft0~13 .lut_mask = 64'h303000003030F0F0;
defparam \alu|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N51
cyclonev_lcell_comb \regbank|Register[8][18]~feeder (
// Equation(s):
// \regbank|Register[8][18]~feeder_combout  = ( \menwb|WRITEDATA [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][18]~feeder .extended_lut = "off";
defparam \regbank|Register[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N52
dffeas \regbank|Register[8][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][18] .is_wysiwyg = "true";
defparam \regbank|Register[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N1
dffeas \regbank|Register[11][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][18] .is_wysiwyg = "true";
defparam \regbank|Register[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N56
dffeas \regbank|Register[10][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][18] .is_wysiwyg = "true";
defparam \regbank|Register[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N53
dffeas \regbank|Register[9][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][18] .is_wysiwyg = "true";
defparam \regbank|Register[9][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N54
cyclonev_lcell_comb \idex|RVALUE2~149 (
// Equation(s):
// \idex|RVALUE2~149_combout  = ( \regbank|Register[10][18]~q  & ( \regbank|Register[9][18]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][18]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][18]~q )))) ) ) ) # ( !\regbank|Register[10][18]~q  & ( \regbank|Register[9][18]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][18]~q  & ((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][18]~q )))) ) ) ) # ( \regbank|Register[10][18]~q  & ( !\regbank|Register[9][18]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][18]~q ))) # (\reg2|Mux4~0_combout  & (((\regbank|Register[11][18]~q  
// & \reg2|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[10][18]~q  & ( !\regbank|Register[9][18]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][18]~q  & ((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((\regbank|Register[11][18]~q  & 
// \reg2|Mux3~0_combout )))) ) ) )

	.dataa(!\regbank|Register[8][18]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[11][18]~q ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[10][18]~q ),
	.dataf(!\regbank|Register[9][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~149 .extended_lut = "off";
defparam \idex|RVALUE2~149 .lut_mask = 64'h440344CF770377CF;
defparam \idex|RVALUE2~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N55
dffeas \regbank|Register[31][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][18] .is_wysiwyg = "true";
defparam \regbank|Register[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N17
dffeas \regbank|Register[23][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][18] .is_wysiwyg = "true";
defparam \regbank|Register[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N50
dffeas \regbank|Register[27][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][18] .is_wysiwyg = "true";
defparam \regbank|Register[27][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N33
cyclonev_lcell_comb \regbank|Register[19][18]~feeder (
// Equation(s):
// \regbank|Register[19][18]~feeder_combout  = ( \menwb|WRITEDATA [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][18]~feeder .extended_lut = "off";
defparam \regbank|Register[19][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[19][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N34
dffeas \regbank|Register[19][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][18] .is_wysiwyg = "true";
defparam \regbank|Register[19][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N48
cyclonev_lcell_comb \idex|RVALUE2~147 (
// Equation(s):
// \idex|RVALUE2~147_combout  = ( \regbank|Register[27][18]~q  & ( \regbank|Register[19][18]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][18]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][18]~q ))) ) ) ) # ( 
// !\regbank|Register[27][18]~q  & ( \regbank|Register[19][18]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[23][18]~q )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][18]~q  & (\reg2|Mux2~0_combout ))) ) ) ) # ( 
// \regbank|Register[27][18]~q  & ( !\regbank|Register[19][18]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[23][18]~q )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[31][18]~q ))) ) ) ) # ( 
// !\regbank|Register[27][18]~q  & ( !\regbank|Register[19][18]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][18]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][18]~q )))) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\regbank|Register[31][18]~q ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[23][18]~q ),
	.datae(!\regbank|Register[27][18]~q ),
	.dataf(!\regbank|Register[19][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~147 .extended_lut = "off";
defparam \idex|RVALUE2~147 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \idex|RVALUE2~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N44
dffeas \regbank|Register[28][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][18] .is_wysiwyg = "true";
defparam \regbank|Register[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N52
dffeas \regbank|Register[16][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][18] .is_wysiwyg = "true";
defparam \regbank|Register[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N35
dffeas \regbank|Register[20][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][18] .is_wysiwyg = "true";
defparam \regbank|Register[20][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \idex|RVALUE2~144 (
// Equation(s):
// \idex|RVALUE2~144_combout  = ( \regbank|Register[24][18]~q  & ( \regbank|Register[20][18]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[16][18]~q )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[28][18]~q ))) ) ) ) # ( !\regbank|Register[24][18]~q  & ( \regbank|Register[20][18]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[16][18]~q  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[28][18]~q ))) ) ) ) # ( \regbank|Register[24][18]~q  & ( !\regbank|Register[20][18]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[16][18]~q )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[28][18]~q  
// & ((\reg2|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[24][18]~q  & ( !\regbank|Register[20][18]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[16][18]~q  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[28][18]~q  & 
// ((\reg2|Mux1~0_combout )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[28][18]~q ),
	.datac(!\regbank|Register[16][18]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[24][18]~q ),
	.dataf(!\regbank|Register[20][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~144 .extended_lut = "off";
defparam \idex|RVALUE2~144 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \idex|RVALUE2~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N58
dffeas \regbank|Register[17][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][18] .is_wysiwyg = "true";
defparam \regbank|Register[17][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \regbank|Register[21][18]~feeder (
// Equation(s):
// \regbank|Register[21][18]~feeder_combout  = \menwb|WRITEDATA [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][18]~feeder .extended_lut = "off";
defparam \regbank|Register[21][18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[21][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N35
dffeas \regbank|Register[21][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][18] .is_wysiwyg = "true";
defparam \regbank|Register[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N44
dffeas \regbank|Register[29][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][18] .is_wysiwyg = "true";
defparam \regbank|Register[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N8
dffeas \regbank|Register[25][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][18] .is_wysiwyg = "true";
defparam \regbank|Register[25][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \idex|RVALUE2~145 (
// Equation(s):
// \idex|RVALUE2~145_combout  = ( \regbank|Register[25][18]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[21][18]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[29][18]~q ))) ) ) ) # ( !\regbank|Register[25][18]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[21][18]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[29][18]~q ))) ) ) ) # ( \regbank|Register[25][18]~q  & ( !\reg2|Mux2~0_combout  & ( (\reg2|Mux1~0_combout ) # 
// (\regbank|Register[17][18]~q ) ) ) ) # ( !\regbank|Register[25][18]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[17][18]~q  & !\reg2|Mux1~0_combout ) ) ) )

	.dataa(!\regbank|Register[17][18]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[21][18]~q ),
	.datad(!\regbank|Register[29][18]~q ),
	.datae(!\regbank|Register[25][18]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~145 .extended_lut = "off";
defparam \idex|RVALUE2~145 .lut_mask = 64'h444477770C3F0C3F;
defparam \idex|RVALUE2~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N13
dffeas \regbank|Register[18][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][18] .is_wysiwyg = "true";
defparam \regbank|Register[18][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N11
dffeas \regbank|Register[22][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][18] .is_wysiwyg = "true";
defparam \regbank|Register[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N26
dffeas \regbank|Register[26][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][18] .is_wysiwyg = "true";
defparam \regbank|Register[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N1
dffeas \regbank|Register[30][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][18] .is_wysiwyg = "true";
defparam \regbank|Register[30][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \idex|RVALUE2~146 (
// Equation(s):
// \idex|RVALUE2~146_combout  = ( \regbank|Register[26][18]~q  & ( \regbank|Register[30][18]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][18]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][18]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[26][18]~q  & ( \regbank|Register[30][18]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][18]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((\regbank|Register[22][18]~q ) # (\reg2|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[26][18]~q  & ( !\regbank|Register[30][18]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[18][18]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[22][18]~q )))) ) ) ) # ( 
// !\regbank|Register[26][18]~q  & ( !\regbank|Register[30][18]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][18]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][18]~q ))))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[18][18]~q ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[22][18]~q ),
	.datae(!\regbank|Register[26][18]~q ),
	.dataf(!\regbank|Register[30][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~146 .extended_lut = "off";
defparam \idex|RVALUE2~146 .lut_mask = 64'h20702A7A25752F7F;
defparam \idex|RVALUE2~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \idex|RVALUE2~148 (
// Equation(s):
// \idex|RVALUE2~148_combout  = ( \idex|RVALUE2~146_combout  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\idex|RVALUE2~145_combout ))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~147_combout )) ) ) ) # ( !\idex|RVALUE2~146_combout  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\idex|RVALUE2~145_combout ))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~147_combout )) ) ) ) # ( \idex|RVALUE2~146_combout  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\idex|RVALUE2~144_combout ) ) ) ) # ( !\idex|RVALUE2~146_combout  & ( !\reg2|Mux4~0_combout  & ( (\idex|RVALUE2~144_combout  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\idex|RVALUE2~147_combout ),
	.datab(!\idex|RVALUE2~144_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\idex|RVALUE2~145_combout ),
	.datae(!\idex|RVALUE2~146_combout ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~148 .extended_lut = "off";
defparam \idex|RVALUE2~148 .lut_mask = 64'h30303F3F05F505F5;
defparam \idex|RVALUE2~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N37
dffeas \regbank|Register[4][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][18] .is_wysiwyg = "true";
defparam \regbank|Register[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N32
dffeas \regbank|Register[7][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][18] .is_wysiwyg = "true";
defparam \regbank|Register[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N26
dffeas \regbank|Register[6][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][18] .is_wysiwyg = "true";
defparam \regbank|Register[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N53
dffeas \regbank|Register[5][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][18] .is_wysiwyg = "true";
defparam \regbank|Register[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \idex|RVALUE2~151 (
// Equation(s):
// \idex|RVALUE2~151_combout  = ( \regbank|Register[6][18]~q  & ( \regbank|Register[5][18]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[4][18]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[7][18]~q )))) ) ) ) # ( !\regbank|Register[6][18]~q  & ( \regbank|Register[5][18]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[4][18]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[7][18]~q )))) ) ) ) # ( \regbank|Register[6][18]~q  & ( !\regbank|Register[5][18]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[4][18]~q ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[7][18]~q )))) ) ) ) # ( !\regbank|Register[6][18]~q  & ( !\regbank|Register[5][18]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[4][18]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[7][18]~q )))) ) ) )

	.dataa(!\reg2|Mux4~0_combout ),
	.datab(!\regbank|Register[4][18]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[7][18]~q ),
	.datae(!\regbank|Register[6][18]~q ),
	.dataf(!\regbank|Register[5][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~151 .extended_lut = "off";
defparam \idex|RVALUE2~151 .lut_mask = 64'h20252A2F70757A7F;
defparam \idex|RVALUE2~151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N2
dffeas \regbank|Register[15][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][18] .is_wysiwyg = "true";
defparam \regbank|Register[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N10
dffeas \regbank|Register[13][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][18] .is_wysiwyg = "true";
defparam \regbank|Register[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N26
dffeas \regbank|Register[14][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][18] .is_wysiwyg = "true";
defparam \regbank|Register[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N8
dffeas \regbank|Register[12][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][18] .is_wysiwyg = "true";
defparam \regbank|Register[12][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \idex|RVALUE2~150 (
// Equation(s):
// \idex|RVALUE2~150_combout  = ( \regbank|Register[14][18]~q  & ( \regbank|Register[12][18]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & ((\regbank|Register[13][18]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][18]~q ))) ) ) ) # ( 
// !\regbank|Register[14][18]~q  & ( \regbank|Register[12][18]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[13][18]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][18]~q  & (\reg2|Mux4~0_combout ))) ) ) ) # ( 
// \regbank|Register[14][18]~q  & ( !\regbank|Register[12][18]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & \regbank|Register[13][18]~q )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[15][18]~q ))) ) ) ) # ( 
// !\regbank|Register[14][18]~q  & ( !\regbank|Register[12][18]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & ((\regbank|Register[13][18]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][18]~q )))) ) ) )

	.dataa(!\regbank|Register[15][18]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[13][18]~q ),
	.datae(!\regbank|Register[14][18]~q ),
	.dataf(!\regbank|Register[12][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~150 .extended_lut = "off";
defparam \idex|RVALUE2~150 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \idex|RVALUE2~150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N23
dffeas \regbank|Register[1][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][18] .is_wysiwyg = "true";
defparam \regbank|Register[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N2
dffeas \regbank|Register[3][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][18] .is_wysiwyg = "true";
defparam \regbank|Register[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N25
dffeas \regbank|Register[2][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][18] .is_wysiwyg = "true";
defparam \regbank|Register[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N21
cyclonev_lcell_comb \regbank|Register[0][18]~feeder (
// Equation(s):
// \regbank|Register[0][18]~feeder_combout  = \menwb|WRITEDATA [18]

	.dataa(!\menwb|WRITEDATA [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][18]~feeder .extended_lut = "off";
defparam \regbank|Register[0][18]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N23
dffeas \regbank|Register[0][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][18] .is_wysiwyg = "true";
defparam \regbank|Register[0][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N24
cyclonev_lcell_comb \idex|RVALUE2~152 (
// Equation(s):
// \idex|RVALUE2~152_combout  = ( \regbank|Register[2][18]~q  & ( \regbank|Register[0][18]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][18]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][18]~q )))) ) ) ) # ( 
// !\regbank|Register[2][18]~q  & ( \regbank|Register[0][18]~q  & ( (!\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][18]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[3][18]~q ))))) ) ) ) # ( \regbank|Register[2][18]~q  & ( !\regbank|Register[0][18]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][18]~q )) # 
// (\reg2|Mux3~0_combout  & ((\regbank|Register[3][18]~q ))))) ) ) ) # ( !\regbank|Register[2][18]~q  & ( !\regbank|Register[0][18]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][18]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[3][18]~q ))))) ) ) )

	.dataa(!\regbank|Register[1][18]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[3][18]~q ),
	.datae(!\regbank|Register[2][18]~q ),
	.dataf(!\regbank|Register[0][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~152 .extended_lut = "off";
defparam \idex|RVALUE2~152 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \idex|RVALUE2~152 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N21
cyclonev_lcell_comb \idex|RVALUE2~153 (
// Equation(s):
// \idex|RVALUE2~153_combout  = ( \idex|RVALUE2~152_combout  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\idex|RVALUE2~151_combout )) # (\reg2|Mux1~0_combout  & 
// ((\idex|RVALUE2~150_combout ))))) ) ) # ( !\idex|RVALUE2~152_combout  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\idex|RVALUE2~151_combout )) # (\reg2|Mux1~0_combout  & ((\idex|RVALUE2~150_combout ))))) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\idex|RVALUE2~151_combout ),
	.datac(!\idex|RVALUE2~150_combout ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~153 .extended_lut = "off";
defparam \idex|RVALUE2~153 .lut_mask = 64'h11051105BB05BB05;
defparam \idex|RVALUE2~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N6
cyclonev_lcell_comb \idex|RVALUE2~154 (
// Equation(s):
// \idex|RVALUE2~154_combout  = ( \idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~153_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~148_combout ) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~153_combout  & ( (!\reg2|Mux0~0_combout ) # 
// (\idex|RVALUE2~148_combout ) ) ) ) # ( \idex|RVALUE2[19]~0_combout  & ( !\idex|RVALUE2~153_combout  & ( (!\reg2|Mux0~0_combout  & (\idex|RVALUE2~149_combout )) # (\reg2|Mux0~0_combout  & ((\idex|RVALUE2~148_combout ))) ) ) ) # ( 
// !\idex|RVALUE2[19]~0_combout  & ( !\idex|RVALUE2~153_combout  & ( (\idex|RVALUE2~148_combout  & \reg2|Mux0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\idex|RVALUE2~149_combout ),
	.datac(!\idex|RVALUE2~148_combout ),
	.datad(!\reg2|Mux0~0_combout ),
	.datae(!\idex|RVALUE2[19]~0_combout ),
	.dataf(!\idex|RVALUE2~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~154 .extended_lut = "off";
defparam \idex|RVALUE2~154 .lut_mask = 64'h000F330FFF0FFF0F;
defparam \idex|RVALUE2~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N8
dffeas \idex|RVALUE2[18] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[18] .is_wysiwyg = "true";
defparam \idex|RVALUE2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N51
cyclonev_lcell_comb \alu|Add0~65 (
// Equation(s):
// \alu|Add0~65_sumout  = SUM(( \idex|RVALUE1[16]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [16]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~62  ))
// \alu|Add0~66  = CARRY(( \idex|RVALUE1[16]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [16]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~62  ))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [16]),
	.datad(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [16]),
	.datag(gnd),
	.cin(\alu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~65_sumout ),
	.cout(\alu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~65 .extended_lut = "off";
defparam \alu|Add0~65 .lut_mask = 64'h000003CF000000FF;
defparam \alu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N54
cyclonev_lcell_comb \alu|Add0~69 (
// Equation(s):
// \alu|Add0~69_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [17]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[17]~_Duplicate_2_q  ) + ( \alu|Add0~66  ))
// \alu|Add0~70  = CARRY(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [17]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[17]~_Duplicate_2_q  ) + ( \alu|Add0~66  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~69_sumout ),
	.cout(\alu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~69 .extended_lut = "off";
defparam \alu|Add0~69 .lut_mask = 64'h0000FF000000E2E2;
defparam \alu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N57
cyclonev_lcell_comb \alu|Add0~73 (
// Equation(s):
// \alu|Add0~73_sumout  = SUM(( \idex|RVALUE1[18]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [18]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~70  ))
// \alu|Add0~74  = CARRY(( \idex|RVALUE1[18]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [18]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~70  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(gnd),
	.datac(!\idex|BSELECTOR [0]),
	.datad(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [18]),
	.datag(gnd),
	.cin(\alu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~73_sumout ),
	.cout(\alu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~73 .extended_lut = "off";
defparam \alu|Add0~73 .lut_mask = 64'h000005F5000000FF;
defparam \alu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N30
cyclonev_lcell_comb \alu|ShiftLeft0~3 (
// Equation(s):
// \alu|ShiftLeft0~3_combout  = ( \idex|RVALUE1[1]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[2]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[0]~_Duplicate_2_q )))) # 
// (\alumuxB|Output[0]~5_combout  & (((!\alumuxB|Output[1]~4_combout )))) ) ) # ( !\idex|RVALUE1[1]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[2]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout 
//  & (\idex|RVALUE1[0]~_Duplicate_2_q )))) ) )

	.dataa(!\idex|RVALUE1[0]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[0]~5_combout ),
	.datac(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~3 .extended_lut = "off";
defparam \alu|ShiftLeft0~3 .lut_mask = 64'h0C440C443F443F44;
defparam \alu|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N12
cyclonev_lcell_comb \alu|ShiftLeft0~26 (
// Equation(s):
// \alu|ShiftLeft0~26_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[14]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[13]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[11]~_Duplicate_2_q )) ) ) ) 
// # ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[14]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[12]~_Duplicate_2_q ) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[14]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[13]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[11]~_Duplicate_2_q )) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[14]~_Duplicate_2_q  & ( 
// (\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[12]~_Duplicate_2_q ) ) ) )

	.dataa(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[1]~4_combout ),
	.datad(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~26 .extended_lut = "off";
defparam \alu|ShiftLeft0~26 .lut_mask = 64'h000F3535F0FF3535;
defparam \alu|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N30
cyclonev_lcell_comb \alu|ShiftLeft0~18 (
// Equation(s):
// \alu|ShiftLeft0~18_combout  = ( \idex|RVALUE1[10]~_Duplicate_2_q  & ( \idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout ) # ((!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[9]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & 
// ((\idex|RVALUE1[7]~_Duplicate_2_q )))) ) ) ) # ( !\idex|RVALUE1[10]~_Duplicate_2_q  & ( \idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[9]~_Duplicate_2_q  & (\alumuxB|Output[0]~5_combout ))) # 
// (\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[7]~_Duplicate_2_q )))) ) ) ) # ( \idex|RVALUE1[10]~_Duplicate_2_q  & ( !\idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & 
// (((!\alumuxB|Output[0]~5_combout )) # (\idex|RVALUE1[9]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout  & \idex|RVALUE1[7]~_Duplicate_2_q )))) ) ) ) # ( !\idex|RVALUE1[10]~_Duplicate_2_q  & ( 
// !\idex|RVALUE1[8]~_Duplicate_2_q  & ( (\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[9]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[7]~_Duplicate_2_q ))))) ) ) )

	.dataa(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\alumuxB|Output[0]~5_combout ),
	.datad(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~18 .extended_lut = "off";
defparam \alu|ShiftLeft0~18 .lut_mask = 64'h0407C4C73437F4F7;
defparam \alu|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N42
cyclonev_lcell_comb \alu|ShiftLeft0~10 (
// Equation(s):
// \alu|ShiftLeft0~10_combout  = ( \idex|RVALUE1[4]~_Duplicate_2_q  & ( \idex|RVALUE1[3]~_Duplicate_2_q  & ( ((!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[6]~_Duplicate_2_q ))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[5]~_Duplicate_2_q ))) # 
// (\alumuxB|Output[1]~4_combout ) ) ) ) # ( !\idex|RVALUE1[4]~_Duplicate_2_q  & ( \idex|RVALUE1[3]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & (((\idex|RVALUE1[6]~_Duplicate_2_q  & !\alumuxB|Output[1]~4_combout )))) # (\alumuxB|Output[0]~5_combout 
//  & (((\alumuxB|Output[1]~4_combout )) # (\idex|RVALUE1[5]~_Duplicate_2_q ))) ) ) ) # ( \idex|RVALUE1[4]~_Duplicate_2_q  & ( !\idex|RVALUE1[3]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & (((\alumuxB|Output[1]~4_combout ) # 
// (\idex|RVALUE1[6]~_Duplicate_2_q )))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[5]~_Duplicate_2_q  & ((!\alumuxB|Output[1]~4_combout )))) ) ) ) # ( !\idex|RVALUE1[4]~_Duplicate_2_q  & ( !\idex|RVALUE1[3]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & ((!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[6]~_Duplicate_2_q ))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[5]~_Duplicate_2_q )))) ) ) )

	.dataa(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[0]~5_combout ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~10 .extended_lut = "off";
defparam \alu|ShiftLeft0~10 .lut_mask = 64'h350035F0350F35FF;
defparam \alu|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N36
cyclonev_lcell_comb \alu|ShiftLeft0~32 (
// Equation(s):
// \alu|ShiftLeft0~32_combout  = ( \idex|RVALUE1[15]~_Duplicate_2_q  & ( \idex|RVALUE1[16]~_Duplicate_2_q  & ( ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[18]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[17]~_Duplicate_2_q )))) 
// # (\alumuxB|Output[1]~4_combout ) ) ) ) # ( !\idex|RVALUE1[15]~_Duplicate_2_q  & ( \idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & (((\idex|RVALUE1[18]~_Duplicate_1_q )) # (\alumuxB|Output[1]~4_combout ))) # 
// (\alumuxB|Output[0]~5_combout  & (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[17]~_Duplicate_2_q )))) ) ) ) # ( \idex|RVALUE1[15]~_Duplicate_2_q  & ( !\idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & 
// (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[18]~_Duplicate_1_q ))) # (\alumuxB|Output[0]~5_combout  & (((\idex|RVALUE1[17]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout ))) ) ) ) # ( !\idex|RVALUE1[15]~_Duplicate_2_q  & ( 
// !\idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[18]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[17]~_Duplicate_2_q ))))) ) ) )

	.dataa(!\alumuxB|Output[0]~5_combout ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~32 .extended_lut = "off";
defparam \alu|ShiftLeft0~32 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \alu|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~100 (
// Equation(s):
// \exmen|MEMORYADDRESS~100_combout  = ( \alumuxB|Output[2]~3_combout  & ( \alu|ShiftLeft0~32_combout  & ( (!\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~26_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftLeft0~10_combout ))) ) ) ) # ( 
// !\alumuxB|Output[2]~3_combout  & ( \alu|ShiftLeft0~32_combout  & ( (!\alumuxB|Output[3]~2_combout ) # (\alu|ShiftLeft0~18_combout ) ) ) ) # ( \alumuxB|Output[2]~3_combout  & ( !\alu|ShiftLeft0~32_combout  & ( (!\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftLeft0~26_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftLeft0~10_combout ))) ) ) ) # ( !\alumuxB|Output[2]~3_combout  & ( !\alu|ShiftLeft0~32_combout  & ( (\alumuxB|Output[3]~2_combout  & \alu|ShiftLeft0~18_combout ) ) ) )

	.dataa(!\alu|ShiftLeft0~26_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(!\alu|ShiftLeft0~18_combout ),
	.datad(!\alu|ShiftLeft0~10_combout ),
	.datae(!\alumuxB|Output[2]~3_combout ),
	.dataf(!\alu|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~100 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~100 .lut_mask = 64'h03034477CFCF4477;
defparam \exmen|MEMORYADDRESS~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N18
cyclonev_lcell_comb \alu|ShiftLeft0~1 (
// Equation(s):
// \alu|ShiftLeft0~1_combout  = ( \idex|IMMVALUE [2] & ( (!\idex|BSELECTOR [0] & (!\idex|RVALUE2 [3] & !\idex|RVALUE2 [2])) ) ) # ( !\idex|IMMVALUE [2] & ( (!\idex|BSELECTOR [0] & (((!\idex|RVALUE2 [3] & !\idex|RVALUE2 [2])))) # (\idex|BSELECTOR [0] & 
// (!\idex|IMMVALUE [3])) ) )

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [3]),
	.datac(!\idex|RVALUE2 [3]),
	.datad(!\idex|RVALUE2 [2]),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~1 .extended_lut = "off";
defparam \alu|ShiftLeft0~1 .lut_mask = 64'hE444E444A000A000;
defparam \alu|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N5
dffeas \regbank|Register[23][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][19] .is_wysiwyg = "true";
defparam \regbank|Register[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N13
dffeas \regbank|Register[31][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][19] .is_wysiwyg = "true";
defparam \regbank|Register[31][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \regbank|Register[19][19]~feeder (
// Equation(s):
// \regbank|Register[19][19]~feeder_combout  = \menwb|WRITEDATA [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][19]~feeder .extended_lut = "off";
defparam \regbank|Register[19][19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[19][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N19
dffeas \regbank|Register[19][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][19] .is_wysiwyg = "true";
defparam \regbank|Register[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N37
dffeas \regbank|Register[27][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][19] .is_wysiwyg = "true";
defparam \regbank|Register[27][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~136 (
// Equation(s):
// \idex|RVALUE2~136_combout  = ( \regbank|Register[27][19]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][19]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][19]~q ))) ) ) ) # ( !\regbank|Register[27][19]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][19]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][19]~q ))) ) ) ) # ( \regbank|Register[27][19]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[19][19]~q ) # 
// (\reg2|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[27][19]~q  & ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & \regbank|Register[19][19]~q ) ) ) )

	.dataa(!\regbank|Register[23][19]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[31][19]~q ),
	.datad(!\regbank|Register[19][19]~q ),
	.datae(!\regbank|Register[27][19]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~136 .extended_lut = "off";
defparam \idex|RVALUE2~136 .lut_mask = 64'h00CC33FF47474747;
defparam \idex|RVALUE2~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N56
dffeas \regbank|Register[30][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][19] .is_wysiwyg = "true";
defparam \regbank|Register[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N40
dffeas \regbank|Register[18][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][19] .is_wysiwyg = "true";
defparam \regbank|Register[18][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N20
dffeas \regbank|Register[26][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][19] .is_wysiwyg = "true";
defparam \regbank|Register[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N52
dffeas \regbank|Register[22][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][19] .is_wysiwyg = "true";
defparam \regbank|Register[22][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \idex|RVALUE2~135 (
// Equation(s):
// \idex|RVALUE2~135_combout  = ( \regbank|Register[26][19]~q  & ( \regbank|Register[22][19]~q  & ( (!\reg2|Mux1~0_combout  & (((\regbank|Register[18][19]~q ) # (\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # 
// (\regbank|Register[30][19]~q ))) ) ) ) # ( !\regbank|Register[26][19]~q  & ( \regbank|Register[22][19]~q  & ( (!\reg2|Mux1~0_combout  & (((\regbank|Register[18][19]~q ) # (\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][19]~q  
// & (\reg2|Mux2~0_combout ))) ) ) ) # ( \regbank|Register[26][19]~q  & ( !\regbank|Register[22][19]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout  & \regbank|Register[18][19]~q )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # 
// (\regbank|Register[30][19]~q ))) ) ) ) # ( !\regbank|Register[26][19]~q  & ( !\regbank|Register[22][19]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout  & \regbank|Register[18][19]~q )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][19]~q  
// & (\reg2|Mux2~0_combout ))) ) ) )

	.dataa(!\regbank|Register[30][19]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[18][19]~q ),
	.datae(!\regbank|Register[26][19]~q ),
	.dataf(!\regbank|Register[22][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~135 .extended_lut = "off";
defparam \idex|RVALUE2~135 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \idex|RVALUE2~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \regbank|Register[20][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][19] .is_wysiwyg = "true";
defparam \regbank|Register[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N10
dffeas \regbank|Register[16][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][19] .is_wysiwyg = "true";
defparam \regbank|Register[16][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N20
dffeas \regbank|Register[24][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][19] .is_wysiwyg = "true";
defparam \regbank|Register[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N26
dffeas \regbank|Register[28][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][19] .is_wysiwyg = "true";
defparam \regbank|Register[28][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \idex|RVALUE2~133 (
// Equation(s):
// \idex|RVALUE2~133_combout  = ( \regbank|Register[24][19]~q  & ( \regbank|Register[28][19]~q  & ( ((!\reg2|Mux2~0_combout  & ((\regbank|Register[16][19]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][19]~q ))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[24][19]~q  & ( \regbank|Register[28][19]~q  & ( (!\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout  & ((\regbank|Register[16][19]~q )))) # (\reg2|Mux2~0_combout  & (((\regbank|Register[20][19]~q )) # (\reg2|Mux1~0_combout ))) ) ) ) # ( 
// \regbank|Register[24][19]~q  & ( !\regbank|Register[28][19]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[16][19]~q )) # (\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout  & (\regbank|Register[20][19]~q ))) ) ) ) # ( 
// !\regbank|Register[24][19]~q  & ( !\regbank|Register[28][19]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[16][19]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][19]~q )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[20][19]~q ),
	.datad(!\regbank|Register[16][19]~q ),
	.datae(!\regbank|Register[24][19]~q ),
	.dataf(!\regbank|Register[28][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~133 .extended_lut = "off";
defparam \idex|RVALUE2~133 .lut_mask = 64'h048C26AE159D37BF;
defparam \idex|RVALUE2~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N43
dffeas \regbank|Register[17][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][19] .is_wysiwyg = "true";
defparam \regbank|Register[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N2
dffeas \regbank|Register[29][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][19] .is_wysiwyg = "true";
defparam \regbank|Register[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N26
dffeas \regbank|Register[25][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][19] .is_wysiwyg = "true";
defparam \regbank|Register[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N32
dffeas \regbank|Register[21][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][19] .is_wysiwyg = "true";
defparam \regbank|Register[21][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \idex|RVALUE2~134 (
// Equation(s):
// \idex|RVALUE2~134_combout  = ( \regbank|Register[25][19]~q  & ( \regbank|Register[21][19]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )) # (\regbank|Register[17][19]~q ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # 
// (\regbank|Register[29][19]~q )))) ) ) ) # ( !\regbank|Register[25][19]~q  & ( \regbank|Register[21][19]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )) # (\regbank|Register[17][19]~q ))) # (\reg2|Mux1~0_combout  & 
// (((\regbank|Register[29][19]~q  & \reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[25][19]~q  & ( !\regbank|Register[21][19]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[17][19]~q  & ((!\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & 
// (((!\reg2|Mux2~0_combout ) # (\regbank|Register[29][19]~q )))) ) ) ) # ( !\regbank|Register[25][19]~q  & ( !\regbank|Register[21][19]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[17][19]~q  & ((!\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & 
// (((\regbank|Register[29][19]~q  & \reg2|Mux2~0_combout )))) ) ) )

	.dataa(!\regbank|Register[17][19]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[29][19]~q ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[25][19]~q ),
	.dataf(!\regbank|Register[21][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~134 .extended_lut = "off";
defparam \idex|RVALUE2~134 .lut_mask = 64'h4403770344CF77CF;
defparam \idex|RVALUE2~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N24
cyclonev_lcell_comb \idex|RVALUE2~137 (
// Equation(s):
// \idex|RVALUE2~137_combout  = ( \reg2|Mux3~0_combout  & ( \idex|RVALUE2~134_combout  & ( (!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~135_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~136_combout )) ) ) ) # ( !\reg2|Mux3~0_combout  & ( 
// \idex|RVALUE2~134_combout  & ( (\idex|RVALUE2~133_combout ) # (\reg2|Mux4~0_combout ) ) ) ) # ( \reg2|Mux3~0_combout  & ( !\idex|RVALUE2~134_combout  & ( (!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~135_combout ))) # (\reg2|Mux4~0_combout  & 
// (\idex|RVALUE2~136_combout )) ) ) ) # ( !\reg2|Mux3~0_combout  & ( !\idex|RVALUE2~134_combout  & ( (!\reg2|Mux4~0_combout  & \idex|RVALUE2~133_combout ) ) ) )

	.dataa(!\idex|RVALUE2~136_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\idex|RVALUE2~135_combout ),
	.datad(!\idex|RVALUE2~133_combout ),
	.datae(!\reg2|Mux3~0_combout ),
	.dataf(!\idex|RVALUE2~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~137 .extended_lut = "off";
defparam \idex|RVALUE2~137 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \idex|RVALUE2~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N35
dffeas \regbank|Register[8][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][19] .is_wysiwyg = "true";
defparam \regbank|Register[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N14
dffeas \regbank|Register[11][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][19] .is_wysiwyg = "true";
defparam \regbank|Register[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N8
dffeas \regbank|Register[9][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][19] .is_wysiwyg = "true";
defparam \regbank|Register[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N37
dffeas \regbank|Register[10][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][19] .is_wysiwyg = "true";
defparam \regbank|Register[10][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N36
cyclonev_lcell_comb \idex|RVALUE2~138 (
// Equation(s):
// \idex|RVALUE2~138_combout  = ( \regbank|Register[10][19]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][19]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][19]~q )) ) ) ) # ( !\regbank|Register[10][19]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][19]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][19]~q )) ) ) ) # ( \regbank|Register[10][19]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[8][19]~q ) ) ) ) # ( !\regbank|Register[10][19]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][19]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[8][19]~q ),
	.datab(!\regbank|Register[11][19]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[9][19]~q ),
	.datae(!\regbank|Register[10][19]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~138 .extended_lut = "off";
defparam \idex|RVALUE2~138 .lut_mask = 64'h50505F5F03F303F3;
defparam \idex|RVALUE2~138 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N3
cyclonev_lcell_comb \regbank|Register[0][19]~feeder (
// Equation(s):
// \regbank|Register[0][19]~feeder_combout  = ( \menwb|WRITEDATA [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][19]~feeder .extended_lut = "off";
defparam \regbank|Register[0][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N5
dffeas \regbank|Register[0][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][19] .is_wysiwyg = "true";
defparam \regbank|Register[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N14
dffeas \regbank|Register[3][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][19] .is_wysiwyg = "true";
defparam \regbank|Register[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N32
dffeas \regbank|Register[1][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][19] .is_wysiwyg = "true";
defparam \regbank|Register[1][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N6
cyclonev_lcell_comb \idex|RVALUE2~141 (
// Equation(s):
// \idex|RVALUE2~141_combout  = ( \regbank|Register[2][19]~q  & ( \regbank|Register[1][19]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[0][19]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[3][19]~q )))) ) ) ) # ( !\regbank|Register[2][19]~q  & ( \regbank|Register[1][19]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[0][19]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[3][19]~q )))) ) ) ) # ( \regbank|Register[2][19]~q  & ( !\regbank|Register[1][19]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[0][19]~q ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[3][19]~q )))) ) ) ) # ( !\regbank|Register[2][19]~q  & ( !\regbank|Register[1][19]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[0][19]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[3][19]~q )))) ) ) )

	.dataa(!\regbank|Register[0][19]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[3][19]~q ),
	.datae(!\regbank|Register[2][19]~q ),
	.dataf(!\regbank|Register[1][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~141 .extended_lut = "off";
defparam \idex|RVALUE2~141 .lut_mask = 64'h40434C4F70737C7F;
defparam \idex|RVALUE2~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \regbank|Register[13][19]~feeder (
// Equation(s):
// \regbank|Register[13][19]~feeder_combout  = ( \menwb|WRITEDATA [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[13][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[13][19]~feeder .extended_lut = "off";
defparam \regbank|Register[13][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[13][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N7
dffeas \regbank|Register[13][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[13][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][19] .is_wysiwyg = "true";
defparam \regbank|Register[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N11
dffeas \regbank|Register[12][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][19] .is_wysiwyg = "true";
defparam \regbank|Register[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N14
dffeas \regbank|Register[14][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][19] .is_wysiwyg = "true";
defparam \regbank|Register[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N50
dffeas \regbank|Register[15][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][19] .is_wysiwyg = "true";
defparam \regbank|Register[15][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \idex|RVALUE2~139 (
// Equation(s):
// \idex|RVALUE2~139_combout  = ( \regbank|Register[14][19]~q  & ( \regbank|Register[15][19]~q  & ( ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][19]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][19]~q ))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[14][19]~q  & ( \regbank|Register[15][19]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][19]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][19]~q )))) # (\reg2|Mux3~0_combout  & 
// (((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[14][19]~q  & ( !\regbank|Register[15][19]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][19]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][19]~q )))) # 
// (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[14][19]~q  & ( !\regbank|Register[15][19]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][19]~q ))) # (\reg2|Mux4~0_combout  & 
// (\regbank|Register[13][19]~q )))) ) ) )

	.dataa(!\regbank|Register[13][19]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[12][19]~q ),
	.datae(!\regbank|Register[14][19]~q ),
	.dataf(!\regbank|Register[15][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~139 .extended_lut = "off";
defparam \idex|RVALUE2~139 .lut_mask = 64'h04C434F407C737F7;
defparam \idex|RVALUE2~139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N5
dffeas \regbank|Register[5][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][19] .is_wysiwyg = "true";
defparam \regbank|Register[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N44
dffeas \regbank|Register[7][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][19] .is_wysiwyg = "true";
defparam \regbank|Register[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N37
dffeas \regbank|Register[6][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][19] .is_wysiwyg = "true";
defparam \regbank|Register[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N33
cyclonev_lcell_comb \regbank|Register[4][19]~feeder (
// Equation(s):
// \regbank|Register[4][19]~feeder_combout  = ( \menwb|WRITEDATA [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][19]~feeder .extended_lut = "off";
defparam \regbank|Register[4][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[4][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N34
dffeas \regbank|Register[4][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][19] .is_wysiwyg = "true";
defparam \regbank|Register[4][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N36
cyclonev_lcell_comb \idex|RVALUE2~140 (
// Equation(s):
// \idex|RVALUE2~140_combout  = ( \regbank|Register[6][19]~q  & ( \regbank|Register[4][19]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[5][19]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][19]~q )))) ) ) ) # ( 
// !\regbank|Register[6][19]~q  & ( \regbank|Register[4][19]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # ((\regbank|Register[5][19]~q )))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & ((\regbank|Register[7][19]~q )))) ) ) ) # ( 
// \regbank|Register[6][19]~q  & ( !\regbank|Register[4][19]~q  & ( (!\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & (\regbank|Register[5][19]~q ))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # ((\regbank|Register[7][19]~q )))) ) ) ) # ( 
// !\regbank|Register[6][19]~q  & ( !\regbank|Register[4][19]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[5][19]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][19]~q ))))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[5][19]~q ),
	.datad(!\regbank|Register[7][19]~q ),
	.datae(!\regbank|Register[6][19]~q ),
	.dataf(!\regbank|Register[4][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~140 .extended_lut = "off";
defparam \idex|RVALUE2~140 .lut_mask = 64'h021346578A9BCEDF;
defparam \idex|RVALUE2~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N3
cyclonev_lcell_comb \idex|RVALUE2~142 (
// Equation(s):
// \idex|RVALUE2~142_combout  = ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\idex|RVALUE2~140_combout ))) # (\reg2|Mux1~0_combout  & (\idex|RVALUE2~139_combout )) ) ) # ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & 
// \idex|RVALUE2~141_combout ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\idex|RVALUE2~141_combout ),
	.datac(!\idex|RVALUE2~139_combout ),
	.datad(!\idex|RVALUE2~140_combout ),
	.datae(gnd),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~142 .extended_lut = "off";
defparam \idex|RVALUE2~142 .lut_mask = 64'h2222222205AF05AF;
defparam \idex|RVALUE2~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N0
cyclonev_lcell_comb \idex|RVALUE2~143 (
// Equation(s):
// \idex|RVALUE2~143_combout  = ( \idex|RVALUE2~142_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~137_combout ) ) ) # ( !\idex|RVALUE2~142_combout  & ( (!\reg2|Mux0~0_combout  & (\idex|RVALUE2[19]~0_combout  & ((\idex|RVALUE2~138_combout )))) # 
// (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~137_combout )))) ) )

	.dataa(!\idex|RVALUE2[19]~0_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~137_combout ),
	.datad(!\idex|RVALUE2~138_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~143 .extended_lut = "off";
defparam \idex|RVALUE2~143 .lut_mask = 64'h03470347CFCFCFCF;
defparam \idex|RVALUE2~143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N2
dffeas \idex|RVALUE2[19] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[19] .is_wysiwyg = "true";
defparam \idex|RVALUE2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N39
cyclonev_lcell_comb \alumuxB|Output[19]~26 (
// Equation(s):
// \alumuxB|Output[19]~26_combout  = ( \idex|BSELECTOR [0] & ( \idex|IMMVALUE [16] ) ) # ( !\idex|BSELECTOR [0] & ( \idex|RVALUE2 [19] ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|RVALUE2 [19]),
	.datae(gnd),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[19]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[19]~26 .extended_lut = "off";
defparam \alumuxB|Output[19]~26 .lut_mask = 64'h00FF00FF55555555;
defparam \alumuxB|Output[19]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~102 (
// Equation(s):
// \exmen|MEMORYADDRESS~102_combout  = ( \alu|ShiftLeft0~28_combout  & ( \alu|ShiftLeft0~20_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((\alumuxB|Output[2]~3_combout ) # (\alu|ShiftLeft0~33_combout )))) # (\alumuxB|Output[3]~2_combout  & 
// (((!\alumuxB|Output[2]~3_combout )) # (\alu|ShiftLeft0~12_combout ))) ) ) ) # ( !\alu|ShiftLeft0~28_combout  & ( \alu|ShiftLeft0~20_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((\alu|ShiftLeft0~33_combout  & !\alumuxB|Output[2]~3_combout )))) # 
// (\alumuxB|Output[3]~2_combout  & (((!\alumuxB|Output[2]~3_combout )) # (\alu|ShiftLeft0~12_combout ))) ) ) ) # ( \alu|ShiftLeft0~28_combout  & ( !\alu|ShiftLeft0~20_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((\alumuxB|Output[2]~3_combout ) # 
// (\alu|ShiftLeft0~33_combout )))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~12_combout  & ((\alumuxB|Output[2]~3_combout )))) ) ) ) # ( !\alu|ShiftLeft0~28_combout  & ( !\alu|ShiftLeft0~20_combout  & ( (!\alumuxB|Output[3]~2_combout  & 
// (((\alu|ShiftLeft0~33_combout  & !\alumuxB|Output[2]~3_combout )))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~12_combout  & ((\alumuxB|Output[2]~3_combout )))) ) ) )

	.dataa(!\alu|ShiftLeft0~12_combout ),
	.datab(!\alu|ShiftLeft0~33_combout ),
	.datac(!\alumuxB|Output[3]~2_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(!\alu|ShiftLeft0~28_combout ),
	.dataf(!\alu|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~102 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~102 .lut_mask = 64'h300530F53F053FF5;
defparam \exmen|MEMORYADDRESS~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N6
cyclonev_lcell_comb \alu|ShiftLeft0~35 (
// Equation(s):
// \alu|ShiftLeft0~35_combout  = ( \idex|RVALUE1[20]~_Duplicate_1_q  & ( \idex|RVALUE1[21]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout ) # ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[19]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout  & 
// ((\idex|RVALUE1[18]~_Duplicate_1_q )))) ) ) ) # ( !\idex|RVALUE1[20]~_Duplicate_1_q  & ( \idex|RVALUE1[21]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout )))) # (\alumuxB|Output[1]~4_combout  & 
// ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[19]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[18]~_Duplicate_1_q ))))) ) ) ) # ( \idex|RVALUE1[20]~_Duplicate_1_q  & ( !\idex|RVALUE1[21]~_Duplicate_1_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout )))) # (\alumuxB|Output[1]~4_combout  & ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[19]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[18]~_Duplicate_1_q ))))) ) 
// ) ) # ( !\idex|RVALUE1[20]~_Duplicate_1_q  & ( !\idex|RVALUE1[21]~_Duplicate_1_q  & ( (\alumuxB|Output[1]~4_combout  & ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[19]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout  & 
// ((\idex|RVALUE1[18]~_Duplicate_1_q ))))) ) ) )

	.dataa(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[0]~5_combout ),
	.datae(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.dataf(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~35 .extended_lut = "off";
defparam \alu|ShiftLeft0~35 .lut_mask = 64'h110311CFDD03DDCF;
defparam \alu|ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N42
cyclonev_lcell_comb \alu|ShiftLeft0~16 (
// Equation(s):
// \alu|ShiftLeft0~16_combout  = ( \idex|RVALUE1[7]~_Duplicate_2_q  & ( \idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout )) # (\idex|RVALUE1[9]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & 
// (((!\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[6]~_Duplicate_2_q )))) ) ) ) # ( !\idex|RVALUE1[7]~_Duplicate_2_q  & ( \idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout )) # 
// (\idex|RVALUE1[9]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout  & \idex|RVALUE1[6]~_Duplicate_2_q )))) ) ) ) # ( \idex|RVALUE1[7]~_Duplicate_2_q  & ( !\idex|RVALUE1[8]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[9]~_Duplicate_2_q  & (!\alumuxB|Output[0]~5_combout ))) # (\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[6]~_Duplicate_2_q )))) ) ) ) # ( 
// !\idex|RVALUE1[7]~_Duplicate_2_q  & ( !\idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[9]~_Duplicate_2_q  & (!\alumuxB|Output[0]~5_combout ))) # (\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout  & 
// \idex|RVALUE1[6]~_Duplicate_2_q )))) ) ) )

	.dataa(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\alumuxB|Output[0]~5_combout ),
	.datad(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~16 .extended_lut = "off";
defparam \alu|ShiftLeft0~16 .lut_mask = 64'h404370734C4F7C7F;
defparam \alu|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~105 (
// Equation(s):
// \exmen|MEMORYADDRESS~105_combout  = ( \alu|ShiftLeft0~35_combout  & ( \alu|ShiftLeft0~16_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout ) # (\alu|ShiftLeft0~24_combout )))) # (\alumuxB|Output[2]~3_combout  & 
// (((\alumuxB|Output[3]~2_combout )) # (\alu|ShiftLeft0~31_combout ))) ) ) ) # ( !\alu|ShiftLeft0~35_combout  & ( \alu|ShiftLeft0~16_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alu|ShiftLeft0~24_combout  & \alumuxB|Output[3]~2_combout )))) # 
// (\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout )) # (\alu|ShiftLeft0~31_combout ))) ) ) ) # ( \alu|ShiftLeft0~35_combout  & ( !\alu|ShiftLeft0~16_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout ) # 
// (\alu|ShiftLeft0~24_combout )))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~31_combout  & ((!\alumuxB|Output[3]~2_combout )))) ) ) ) # ( !\alu|ShiftLeft0~35_combout  & ( !\alu|ShiftLeft0~16_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// (((\alu|ShiftLeft0~24_combout  & \alumuxB|Output[3]~2_combout )))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~31_combout  & ((!\alumuxB|Output[3]~2_combout )))) ) ) )

	.dataa(!\alu|ShiftLeft0~31_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alu|ShiftLeft0~24_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alu|ShiftLeft0~35_combout ),
	.dataf(!\alu|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~105 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~105 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \exmen|MEMORYADDRESS~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N14
dffeas \regbank|Register[28][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][21] .is_wysiwyg = "true";
defparam \regbank|Register[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N5
dffeas \regbank|Register[20][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][21] .is_wysiwyg = "true";
defparam \regbank|Register[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N46
dffeas \regbank|Register[16][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][21] .is_wysiwyg = "true";
defparam \regbank|Register[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N8
dffeas \regbank|Register[24][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][21] .is_wysiwyg = "true";
defparam \regbank|Register[24][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N6
cyclonev_lcell_comb \idex|RVALUE2~111 (
// Equation(s):
// \idex|RVALUE2~111_combout  = ( \regbank|Register[24][21]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[28][21]~q ) ) ) ) # ( !\regbank|Register[24][21]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[28][21]~q ) ) ) ) # ( \regbank|Register[24][21]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[16][21]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][21]~q )) ) ) ) # ( 
// !\regbank|Register[24][21]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[16][21]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][21]~q )) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[28][21]~q ),
	.datac(!\regbank|Register[20][21]~q ),
	.datad(!\regbank|Register[16][21]~q ),
	.datae(!\regbank|Register[24][21]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~111 .extended_lut = "off";
defparam \idex|RVALUE2~111 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \idex|RVALUE2~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N41
dffeas \regbank|Register[31][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][21] .is_wysiwyg = "true";
defparam \regbank|Register[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N38
dffeas \regbank|Register[27][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][21] .is_wysiwyg = "true";
defparam \regbank|Register[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N2
dffeas \regbank|Register[19][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][21] .is_wysiwyg = "true";
defparam \regbank|Register[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N35
dffeas \regbank|Register[23][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][21] .is_wysiwyg = "true";
defparam \regbank|Register[23][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N30
cyclonev_lcell_comb \idex|RVALUE2~114 (
// Equation(s):
// \idex|RVALUE2~114_combout  = ( \regbank|Register[19][21]~q  & ( \regbank|Register[23][21]~q  & ( (!\reg2|Mux1~0_combout ) # ((!\reg2|Mux2~0_combout  & ((\regbank|Register[27][21]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[31][21]~q ))) ) ) ) # ( 
// !\regbank|Register[19][21]~q  & ( \regbank|Register[23][21]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout  & \regbank|Register[27][21]~q )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # (\regbank|Register[31][21]~q ))) ) ) ) # ( 
// \regbank|Register[19][21]~q  & ( !\regbank|Register[23][21]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # (\regbank|Register[27][21]~q )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[31][21]~q  & (\reg2|Mux1~0_combout ))) ) ) ) # ( 
// !\regbank|Register[19][21]~q  & ( !\regbank|Register[23][21]~q  & ( (\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[27][21]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[31][21]~q )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[31][21]~q ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[27][21]~q ),
	.datae(!\regbank|Register[19][21]~q ),
	.dataf(!\regbank|Register[23][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~114 .extended_lut = "off";
defparam \idex|RVALUE2~114 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \idex|RVALUE2~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N35
dffeas \regbank|Register[17][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][21] .is_wysiwyg = "true";
defparam \regbank|Register[17][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N44
dffeas \regbank|Register[29][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][21] .is_wysiwyg = "true";
defparam \regbank|Register[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N8
dffeas \regbank|Register[25][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][21] .is_wysiwyg = "true";
defparam \regbank|Register[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N32
dffeas \regbank|Register[21][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][21] .is_wysiwyg = "true";
defparam \regbank|Register[21][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \idex|RVALUE2~112 (
// Equation(s):
// \idex|RVALUE2~112_combout  = ( \regbank|Register[25][21]~q  & ( \regbank|Register[21][21]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[17][21]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[29][21]~q )))) ) ) ) # ( !\regbank|Register[25][21]~q  & ( \regbank|Register[21][21]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[17][21]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[29][21]~q )))) ) ) ) # ( \regbank|Register[25][21]~q  & ( !\regbank|Register[21][21]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[17][21]~q ))) # (\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout  & 
// \regbank|Register[29][21]~q )))) ) ) ) # ( !\regbank|Register[25][21]~q  & ( !\regbank|Register[21][21]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[17][21]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout  & 
// \regbank|Register[29][21]~q )))) ) ) )

	.dataa(!\regbank|Register[17][21]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[29][21]~q ),
	.datae(!\regbank|Register[25][21]~q ),
	.dataf(!\regbank|Register[21][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~112 .extended_lut = "off";
defparam \idex|RVALUE2~112 .lut_mask = 64'h40434C4F70737C7F;
defparam \idex|RVALUE2~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N3
cyclonev_lcell_comb \regbank|Register[18][21]~feeder (
// Equation(s):
// \regbank|Register[18][21]~feeder_combout  = ( \menwb|WRITEDATA [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[18][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[18][21]~feeder .extended_lut = "off";
defparam \regbank|Register[18][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[18][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N5
dffeas \regbank|Register[18][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[18][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][21] .is_wysiwyg = "true";
defparam \regbank|Register[18][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N34
dffeas \regbank|Register[22][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][21] .is_wysiwyg = "true";
defparam \regbank|Register[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N37
dffeas \regbank|Register[26][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][21] .is_wysiwyg = "true";
defparam \regbank|Register[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N7
dffeas \regbank|Register[30][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][21] .is_wysiwyg = "true";
defparam \regbank|Register[30][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \idex|RVALUE2~113 (
// Equation(s):
// \idex|RVALUE2~113_combout  = ( \regbank|Register[26][21]~q  & ( \regbank|Register[30][21]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][21]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][21]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[26][21]~q  & ( \regbank|Register[30][21]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][21]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((\regbank|Register[22][21]~q ) # (\reg2|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[26][21]~q  & ( !\regbank|Register[30][21]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[18][21]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[22][21]~q )))) ) ) ) # ( 
// !\regbank|Register[26][21]~q  & ( !\regbank|Register[30][21]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][21]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][21]~q ))))) ) ) )

	.dataa(!\regbank|Register[18][21]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[22][21]~q ),
	.datae(!\regbank|Register[26][21]~q ),
	.dataf(!\regbank|Register[30][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~113 .extended_lut = "off";
defparam \idex|RVALUE2~113 .lut_mask = 64'h40704C7C43734F7F;
defparam \idex|RVALUE2~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \idex|RVALUE2~115 (
// Equation(s):
// \idex|RVALUE2~115_combout  = ( \idex|RVALUE2~112_combout  & ( \idex|RVALUE2~113_combout  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )) # (\idex|RVALUE2~111_combout ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # 
// (\idex|RVALUE2~114_combout )))) ) ) ) # ( !\idex|RVALUE2~112_combout  & ( \idex|RVALUE2~113_combout  & ( (!\reg2|Mux3~0_combout  & (\idex|RVALUE2~111_combout  & ((!\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # 
// (\idex|RVALUE2~114_combout )))) ) ) ) # ( \idex|RVALUE2~112_combout  & ( !\idex|RVALUE2~113_combout  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )) # (\idex|RVALUE2~111_combout ))) # (\reg2|Mux3~0_combout  & (((\idex|RVALUE2~114_combout  & 
// \reg2|Mux4~0_combout )))) ) ) ) # ( !\idex|RVALUE2~112_combout  & ( !\idex|RVALUE2~113_combout  & ( (!\reg2|Mux3~0_combout  & (\idex|RVALUE2~111_combout  & ((!\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((\idex|RVALUE2~114_combout  & 
// \reg2|Mux4~0_combout )))) ) ) )

	.dataa(!\idex|RVALUE2~111_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\idex|RVALUE2~114_combout ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\idex|RVALUE2~112_combout ),
	.dataf(!\idex|RVALUE2~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~115 .extended_lut = "off";
defparam \idex|RVALUE2~115 .lut_mask = 64'h440344CF770377CF;
defparam \idex|RVALUE2~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N34
dffeas \regbank|Register[9][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][21] .is_wysiwyg = "true";
defparam \regbank|Register[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N31
dffeas \regbank|Register[8][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][21] .is_wysiwyg = "true";
defparam \regbank|Register[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N44
dffeas \regbank|Register[10][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][21] .is_wysiwyg = "true";
defparam \regbank|Register[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N20
dffeas \regbank|Register[11][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][21] .is_wysiwyg = "true";
defparam \regbank|Register[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N42
cyclonev_lcell_comb \idex|RVALUE2~116 (
// Equation(s):
// \idex|RVALUE2~116_combout  = ( \regbank|Register[10][21]~q  & ( \regbank|Register[11][21]~q  & ( ((!\reg2|Mux4~0_combout  & ((\regbank|Register[8][21]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][21]~q ))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[10][21]~q  & ( \regbank|Register[11][21]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[8][21]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][21]~q )))) # (\reg2|Mux3~0_combout  & 
// (((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[10][21]~q  & ( !\regbank|Register[11][21]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[8][21]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][21]~q )))) # 
// (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[10][21]~q  & ( !\regbank|Register[11][21]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[8][21]~q ))) # (\reg2|Mux4~0_combout  & 
// (\regbank|Register[9][21]~q )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[9][21]~q ),
	.datac(!\regbank|Register[8][21]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[10][21]~q ),
	.dataf(!\regbank|Register[11][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~116 .extended_lut = "off";
defparam \idex|RVALUE2~116 .lut_mask = 64'h0A225F220A775F77;
defparam \idex|RVALUE2~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N5
dffeas \regbank|Register[12][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][21] .is_wysiwyg = "true";
defparam \regbank|Register[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N14
dffeas \regbank|Register[15][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][21] .is_wysiwyg = "true";
defparam \regbank|Register[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N37
dffeas \regbank|Register[14][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][21] .is_wysiwyg = "true";
defparam \regbank|Register[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \regbank|Register[13][21]~feeder (
// Equation(s):
// \regbank|Register[13][21]~feeder_combout  = ( \menwb|WRITEDATA [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[13][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[13][21]~feeder .extended_lut = "off";
defparam \regbank|Register[13][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[13][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N32
dffeas \regbank|Register[13][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][21] .is_wysiwyg = "true";
defparam \regbank|Register[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \idex|RVALUE2~117 (
// Equation(s):
// \idex|RVALUE2~117_combout  = ( \regbank|Register[14][21]~q  & ( \regbank|Register[13][21]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[12][21]~q )) # (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # 
// ((\regbank|Register[15][21]~q )))) ) ) ) # ( !\regbank|Register[14][21]~q  & ( \regbank|Register[13][21]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[12][21]~q )) # (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & 
// ((\regbank|Register[15][21]~q )))) ) ) ) # ( \regbank|Register[14][21]~q  & ( !\regbank|Register[13][21]~q  & ( (!\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout  & (\regbank|Register[12][21]~q ))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # 
// ((\regbank|Register[15][21]~q )))) ) ) ) # ( !\regbank|Register[14][21]~q  & ( !\regbank|Register[13][21]~q  & ( (!\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout  & (\regbank|Register[12][21]~q ))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & 
// ((\regbank|Register[15][21]~q )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[12][21]~q ),
	.datad(!\regbank|Register[15][21]~q ),
	.datae(!\regbank|Register[14][21]~q ),
	.dataf(!\regbank|Register[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~117 .extended_lut = "off";
defparam \idex|RVALUE2~117 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \idex|RVALUE2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N35
dffeas \regbank|Register[5][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][21] .is_wysiwyg = "true";
defparam \regbank|Register[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N37
dffeas \regbank|Register[6][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][21] .is_wysiwyg = "true";
defparam \regbank|Register[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N44
dffeas \regbank|Register[7][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][21] .is_wysiwyg = "true";
defparam \regbank|Register[7][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~118 (
// Equation(s):
// \idex|RVALUE2~118_combout  = ( \regbank|Register[6][21]~q  & ( \regbank|Register[7][21]~q  & ( ((!\reg2|Mux4~0_combout  & ((\regbank|Register[4][21]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][21]~q ))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[6][21]~q  & ( \regbank|Register[7][21]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[4][21]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][21]~q )))) # (\reg2|Mux3~0_combout  & 
// (((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[6][21]~q  & ( !\regbank|Register[7][21]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[4][21]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][21]~q )))) # 
// (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[6][21]~q  & ( !\regbank|Register[7][21]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[4][21]~q ))) # (\reg2|Mux4~0_combout  & 
// (\regbank|Register[5][21]~q )))) ) ) )

	.dataa(!\regbank|Register[5][21]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[4][21]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[6][21]~q ),
	.dataf(!\regbank|Register[7][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~118 .extended_lut = "off";
defparam \idex|RVALUE2~118 .lut_mask = 64'h0C443F440C773F77;
defparam \idex|RVALUE2~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \regbank|Register[1][21]~feeder (
// Equation(s):
// \regbank|Register[1][21]~feeder_combout  = ( \menwb|WRITEDATA [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][21]~feeder .extended_lut = "off";
defparam \regbank|Register[1][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[1][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N35
dffeas \regbank|Register[1][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][21] .is_wysiwyg = "true";
defparam \regbank|Register[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N44
dffeas \regbank|Register[3][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][21] .is_wysiwyg = "true";
defparam \regbank|Register[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N8
dffeas \regbank|Register[2][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][21] .is_wysiwyg = "true";
defparam \regbank|Register[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N31
dffeas \regbank|Register[0][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][21] .is_wysiwyg = "true";
defparam \regbank|Register[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \idex|RVALUE2~119 (
// Equation(s):
// \idex|RVALUE2~119_combout  = ( \regbank|Register[2][21]~q  & ( \regbank|Register[0][21]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][21]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][21]~q )))) ) ) ) # ( 
// !\regbank|Register[2][21]~q  & ( \regbank|Register[0][21]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[1][21]~q ))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & \regbank|Register[3][21]~q )))) ) ) ) # ( 
// \regbank|Register[2][21]~q  & ( !\regbank|Register[0][21]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[1][21]~q  & (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[3][21]~q )))) ) ) ) # ( 
// !\regbank|Register[2][21]~q  & ( !\regbank|Register[0][21]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][21]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][21]~q ))))) ) ) )

	.dataa(!\regbank|Register[1][21]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[3][21]~q ),
	.datae(!\regbank|Register[2][21]~q ),
	.dataf(!\regbank|Register[0][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~119 .extended_lut = "off";
defparam \idex|RVALUE2~119 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \idex|RVALUE2~120 (
// Equation(s):
// \idex|RVALUE2~120_combout  = ( \reg2|Mux2~0_combout  & ( \idex|RVALUE2~119_combout  & ( (!\reg2|Mux1~0_combout  & ((\idex|RVALUE2~118_combout ))) # (\reg2|Mux1~0_combout  & (\idex|RVALUE2~117_combout )) ) ) ) # ( !\reg2|Mux2~0_combout  & ( 
// \idex|RVALUE2~119_combout  & ( !\reg2|Mux1~0_combout  ) ) ) # ( \reg2|Mux2~0_combout  & ( !\idex|RVALUE2~119_combout  & ( (!\reg2|Mux1~0_combout  & ((\idex|RVALUE2~118_combout ))) # (\reg2|Mux1~0_combout  & (\idex|RVALUE2~117_combout )) ) ) )

	.dataa(!\idex|RVALUE2~117_combout ),
	.datab(gnd),
	.datac(!\idex|RVALUE2~118_combout ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\reg2|Mux2~0_combout ),
	.dataf(!\idex|RVALUE2~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~120 .extended_lut = "off";
defparam \idex|RVALUE2~120 .lut_mask = 64'h00000F55FF000F55;
defparam \idex|RVALUE2~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N3
cyclonev_lcell_comb \idex|RVALUE2~121 (
// Equation(s):
// \idex|RVALUE2~121_combout  = ( \idex|RVALUE2~120_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~115_combout ) ) ) # ( !\idex|RVALUE2~120_combout  & ( (!\reg2|Mux0~0_combout  & (\idex|RVALUE2[19]~0_combout  & ((\idex|RVALUE2~116_combout )))) # 
// (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~115_combout )))) ) )

	.dataa(!\reg2|Mux0~0_combout ),
	.datab(!\idex|RVALUE2[19]~0_combout ),
	.datac(!\idex|RVALUE2~115_combout ),
	.datad(!\idex|RVALUE2~116_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~121 .extended_lut = "off";
defparam \idex|RVALUE2~121 .lut_mask = 64'h05270527AFAFAFAF;
defparam \idex|RVALUE2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N5
dffeas \idex|RVALUE2[21] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[21] .is_wysiwyg = "true";
defparam \idex|RVALUE2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N45
cyclonev_lcell_comb \alumuxB|Output[21]~28 (
// Equation(s):
// \alumuxB|Output[21]~28_combout  = ( \idex|BSELECTOR [0] & ( \idex|IMMVALUE [16] ) ) # ( !\idex|BSELECTOR [0] & ( \idex|RVALUE2 [21] ) )

	.dataa(gnd),
	.datab(!\idex|IMMVALUE [16]),
	.datac(!\idex|RVALUE2 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[21]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[21]~28 .extended_lut = "off";
defparam \alumuxB|Output[21]~28 .lut_mask = 64'h0F0F0F0F33333333;
defparam \alumuxB|Output[21]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N12
cyclonev_lcell_comb \alu|ShiftLeft0~8 (
// Equation(s):
// \alu|ShiftLeft0~8_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[2]~_Duplicate_2_q  & ( (\idex|RVALUE1[4]~_Duplicate_2_q ) # (\alumuxB|Output[1]~4_combout ) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[2]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[5]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[3]~_Duplicate_2_q ))) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[2]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout 
//  & \idex|RVALUE1[4]~_Duplicate_2_q ) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[2]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[5]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & 
// ((\idex|RVALUE1[3]~_Duplicate_2_q ))) ) ) )

	.dataa(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[1]~4_combout ),
	.datad(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~8 .extended_lut = "off";
defparam \alu|ShiftLeft0~8 .lut_mask = 64'h535300F053530FFF;
defparam \alu|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N0
cyclonev_lcell_comb \alu|ShiftLeft0~2 (
// Equation(s):
// \alu|ShiftLeft0~2_combout  = ( \idex|RVALUE1[0]~_Duplicate_2_q  & ( ((!\idex|BSELECTOR [0] & (\idex|RVALUE2 [0])) # (\idex|BSELECTOR [0] & ((\idex|IMMVALUE [0])))) # (\idex|RVALUE1[1]~_Duplicate_2_q ) ) ) # ( !\idex|RVALUE1[0]~_Duplicate_2_q  & ( 
// (\idex|RVALUE1[1]~_Duplicate_2_q  & ((!\idex|BSELECTOR [0] & (!\idex|RVALUE2 [0])) # (\idex|BSELECTOR [0] & ((!\idex|IMMVALUE [0]))))) ) )

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|RVALUE2 [0]),
	.datac(!\idex|IMMVALUE [0]),
	.datad(!\idex|RVALUE1[1]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[0]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~2 .extended_lut = "off";
defparam \alu|ShiftLeft0~2 .lut_mask = 64'h00D800D827FF27FF;
defparam \alu|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N42
cyclonev_lcell_comb \alu|ShiftLeft0~7 (
// Equation(s):
// \alu|ShiftLeft0~7_combout  = ( !\alumuxB|Output[1]~4_combout  & ( \alu|ShiftLeft0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|ShiftLeft0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alumuxB|Output[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~7 .extended_lut = "off";
defparam \alu|ShiftLeft0~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \alu|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N24
cyclonev_lcell_comb \alu|ShiftLeft0~9 (
// Equation(s):
// \alu|ShiftLeft0~9_combout  = ( \alu|ShiftLeft0~7_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((\alumuxB|Output[2]~3_combout ) # (\alu|ShiftLeft0~8_combout ))) ) ) # ( !\alu|ShiftLeft0~7_combout  & ( (\alu|ShiftLeft0~8_combout  & 
// (!\alumuxB|Output[3]~2_combout  & !\alumuxB|Output[2]~3_combout )) ) )

	.dataa(!\alu|ShiftLeft0~8_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(gnd),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~9 .extended_lut = "off";
defparam \alu|ShiftLeft0~9 .lut_mask = 64'h4400440044CC44CC;
defparam \alu|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~161 (
// Equation(s):
// \exmen|MEMORYADDRESS~161_combout  = ( \alumuxB|Output[21]~28_combout  & ( \alu|ShiftLeft0~9_combout  & ( (!\exmen|MEMORYADDRESS~79_combout  & (((\idex|RVALUE1[21]~_Duplicate_1_q )))) # (\exmen|MEMORYADDRESS~79_combout  & (((\alumuxB|Output[4]~1_combout )) 
// # (\exmen|MEMORYADDRESS~105_combout ))) ) ) ) # ( !\alumuxB|Output[21]~28_combout  & ( \alu|ShiftLeft0~9_combout  & ( (\exmen|MEMORYADDRESS~79_combout  & ((\alumuxB|Output[4]~1_combout ) # (\exmen|MEMORYADDRESS~105_combout ))) ) ) ) # ( 
// \alumuxB|Output[21]~28_combout  & ( !\alu|ShiftLeft0~9_combout  & ( (!\exmen|MEMORYADDRESS~79_combout  & (((\idex|RVALUE1[21]~_Duplicate_1_q )))) # (\exmen|MEMORYADDRESS~79_combout  & (\exmen|MEMORYADDRESS~105_combout  & ((!\alumuxB|Output[4]~1_combout 
// )))) ) ) ) # ( !\alumuxB|Output[21]~28_combout  & ( !\alu|ShiftLeft0~9_combout  & ( (\exmen|MEMORYADDRESS~105_combout  & (\exmen|MEMORYADDRESS~79_combout  & !\alumuxB|Output[4]~1_combout )) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~105_combout ),
	.datab(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\alumuxB|Output[4]~1_combout ),
	.datae(!\alumuxB|Output[21]~28_combout ),
	.dataf(!\alu|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~161 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~161 .lut_mask = 64'h05003530050F353F;
defparam \exmen|MEMORYADDRESS~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N0
cyclonev_lcell_comb \alu|Add0~77 (
// Equation(s):
// \alu|Add0~77_sumout  = SUM(( \idex|RVALUE1[19]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [19]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~74  ))
// \alu|Add0~78  = CARRY(( \idex|RVALUE1[19]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [19]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~74  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [19]),
	.datag(gnd),
	.cin(\alu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~77_sumout ),
	.cout(\alu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~77 .extended_lut = "off";
defparam \alu|Add0~77 .lut_mask = 64'h000011DD00000F0F;
defparam \alu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N3
cyclonev_lcell_comb \alu|Add0~81 (
// Equation(s):
// \alu|Add0~81_sumout  = SUM(( \idex|RVALUE1[20]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [20]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~78  ))
// \alu|Add0~82  = CARRY(( \idex|RVALUE1[20]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [20]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~78  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [20]),
	.datad(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~81_sumout ),
	.cout(\alu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~81 .extended_lut = "off";
defparam \alu|Add0~81 .lut_mask = 64'h00001D1D000000FF;
defparam \alu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N6
cyclonev_lcell_comb \alu|Add0~85 (
// Equation(s):
// \alu|Add0~85_sumout  = SUM(( \idex|RVALUE1[21]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [21]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~82  ))
// \alu|Add0~86  = CARRY(( \idex|RVALUE1[21]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [21]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~82  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [21]),
	.datad(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~85_sumout ),
	.cout(\alu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~85 .extended_lut = "off";
defparam \alu|Add0~85 .lut_mask = 64'h00001D1D000000FF;
defparam \alu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N21
cyclonev_lcell_comb \alu|ALUOut~17 (
// Equation(s):
// \alu|ALUOut~17_combout  = (!\idex|RVALUE1[21]~_Duplicate_1_q  & !\alumuxB|Output[21]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[21]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~17 .extended_lut = "off";
defparam \alu|ALUOut~17 .lut_mask = 64'hF000F000F000F000;
defparam \alu|ALUOut~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N12
cyclonev_lcell_comb \alu|ShiftRight0~25 (
// Equation(s):
// \alu|ShiftRight0~25_combout  = ( \alumuxB|Output[1]~4_combout  & ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[29]~_Duplicate_1_q  ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[27]~_Duplicate_1_q  ) ) ) # 
// ( \alumuxB|Output[1]~4_combout  & ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[28]~_Duplicate_1_q  ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[26]~_Duplicate_1_q  ) ) )

	.dataa(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datae(!\alumuxB|Output[1]~4_combout ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~25 .extended_lut = "off";
defparam \alu|ShiftRight0~25 .lut_mask = 64'h0F0F5555333300FF;
defparam \alu|ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N27
cyclonev_lcell_comb \alu|ShiftRight0~42 (
// Equation(s):
// \alu|ShiftRight0~42_combout  = ( \alu|ShiftRight0~25_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~26_combout ))) ) ) # ( !\alu|ShiftRight0~25_combout  & ( (\alu|ShiftRight0~26_combout  & 
// (!\alumuxB|Output[3]~2_combout  & \alumuxB|Output[2]~3_combout )) ) )

	.dataa(!\alu|ShiftRight0~26_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(gnd),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~42 .extended_lut = "off";
defparam \alu|ShiftRight0~42 .lut_mask = 64'h00440044CC44CC44;
defparam \alu|ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N54
cyclonev_lcell_comb \alu|ShiftLeft0~36 (
// Equation(s):
// \alu|ShiftLeft0~36_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[21]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[19]~_Duplicate_1_q ) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[21]~_Duplicate_1_q  & 
// ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[22]~_Duplicate_1_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[20]~_Duplicate_1_q )) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[21]~_Duplicate_1_q  & ( 
// (\idex|RVALUE1[19]~_Duplicate_1_q  & \alumuxB|Output[1]~4_combout ) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[21]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[22]~_Duplicate_1_q ))) # 
// (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[20]~_Duplicate_1_q )) ) ) )

	.dataa(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~36 .extended_lut = "off";
defparam \alu|ShiftLeft0~36 .lut_mask = 64'h3355000F3355FF0F;
defparam \alu|ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N35
dffeas \regbank|Register[19][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][25] .is_wysiwyg = "true";
defparam \regbank|Register[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N19
dffeas \regbank|Register[23][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][25] .is_wysiwyg = "true";
defparam \regbank|Register[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N44
dffeas \regbank|Register[27][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][25] .is_wysiwyg = "true";
defparam \regbank|Register[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N20
dffeas \regbank|Register[31][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][25] .is_wysiwyg = "true";
defparam \regbank|Register[31][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N42
cyclonev_lcell_comb \idex|RVALUE2~279 (
// Equation(s):
// \idex|RVALUE2~279_combout  = ( \regbank|Register[27][25]~q  & ( \regbank|Register[31][25]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][25]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[23][25]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[27][25]~q  & ( \regbank|Register[31][25]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][25]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[23][25]~q ))))) # (\reg2|Mux1~0_combout  & 
// (((\reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[27][25]~q  & ( !\regbank|Register[31][25]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][25]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[23][25]~q ))))) # 
// (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[27][25]~q  & ( !\regbank|Register[31][25]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][25]~q )) # (\reg2|Mux2~0_combout  & 
// ((\regbank|Register[23][25]~q ))))) ) ) )

	.dataa(!\regbank|Register[19][25]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[23][25]~q ),
	.datae(!\regbank|Register[27][25]~q ),
	.dataf(!\regbank|Register[31][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~279 .extended_lut = "off";
defparam \idex|RVALUE2~279 .lut_mask = 64'h404C707C434F737F;
defparam \idex|RVALUE2~279 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N51
cyclonev_lcell_comb \regbank|Register[17][25]~feeder (
// Equation(s):
// \regbank|Register[17][25]~feeder_combout  = ( \menwb|WRITEDATA [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[17][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[17][25]~feeder .extended_lut = "off";
defparam \regbank|Register[17][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[17][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N53
dffeas \regbank|Register[17][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[17][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][25] .is_wysiwyg = "true";
defparam \regbank|Register[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N44
dffeas \regbank|Register[29][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][25] .is_wysiwyg = "true";
defparam \regbank|Register[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N8
dffeas \regbank|Register[25][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][25] .is_wysiwyg = "true";
defparam \regbank|Register[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N40
dffeas \regbank|Register[21][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][25] .is_wysiwyg = "true";
defparam \regbank|Register[21][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N6
cyclonev_lcell_comb \idex|RVALUE2~277 (
// Equation(s):
// \idex|RVALUE2~277_combout  = ( \regbank|Register[25][25]~q  & ( \regbank|Register[21][25]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )) # (\regbank|Register[17][25]~q ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # 
// (\regbank|Register[29][25]~q )))) ) ) ) # ( !\regbank|Register[25][25]~q  & ( \regbank|Register[21][25]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )) # (\regbank|Register[17][25]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & 
// \regbank|Register[29][25]~q )))) ) ) ) # ( \regbank|Register[25][25]~q  & ( !\regbank|Register[21][25]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[17][25]~q  & (!\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # 
// (\regbank|Register[29][25]~q )))) ) ) ) # ( !\regbank|Register[25][25]~q  & ( !\regbank|Register[21][25]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[17][25]~q  & (!\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & 
// \regbank|Register[29][25]~q )))) ) ) )

	.dataa(!\regbank|Register[17][25]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[29][25]~q ),
	.datae(!\regbank|Register[25][25]~q ),
	.dataf(!\regbank|Register[21][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~277 .extended_lut = "off";
defparam \idex|RVALUE2~277 .lut_mask = 64'h404370734C4F7C7F;
defparam \idex|RVALUE2~277 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N14
dffeas \regbank|Register[28][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][25] .is_wysiwyg = "true";
defparam \regbank|Register[28][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N33
cyclonev_lcell_comb \regbank|Register[20][25]~feeder (
// Equation(s):
// \regbank|Register[20][25]~feeder_combout  = ( \menwb|WRITEDATA [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[20][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[20][25]~feeder .extended_lut = "off";
defparam \regbank|Register[20][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[20][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N35
dffeas \regbank|Register[20][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[20][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][25] .is_wysiwyg = "true";
defparam \regbank|Register[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N8
dffeas \regbank|Register[24][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][25] .is_wysiwyg = "true";
defparam \regbank|Register[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N34
dffeas \regbank|Register[16][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][25] .is_wysiwyg = "true";
defparam \regbank|Register[16][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N6
cyclonev_lcell_comb \idex|RVALUE2~276 (
// Equation(s):
// \idex|RVALUE2~276_combout  = ( \regbank|Register[24][25]~q  & ( \regbank|Register[16][25]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][25]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[28][25]~q ))) ) ) ) # ( 
// !\regbank|Register[24][25]~q  & ( \regbank|Register[16][25]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][25]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[28][25]~q )))) ) ) ) # ( \regbank|Register[24][25]~q  & ( !\regbank|Register[16][25]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][25]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[28][25]~q )))) ) ) ) # ( !\regbank|Register[24][25]~q  & ( !\regbank|Register[16][25]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][25]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[28][25]~q )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[28][25]~q ),
	.datac(!\regbank|Register[20][25]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[24][25]~q ),
	.dataf(!\regbank|Register[16][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~276 .extended_lut = "off";
defparam \idex|RVALUE2~276 .lut_mask = 64'h051105BBAF11AFBB;
defparam \idex|RVALUE2~276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N27
cyclonev_lcell_comb \regbank|Register[22][25]~feeder (
// Equation(s):
// \regbank|Register[22][25]~feeder_combout  = ( \menwb|WRITEDATA [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[22][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[22][25]~feeder .extended_lut = "off";
defparam \regbank|Register[22][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[22][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N28
dffeas \regbank|Register[22][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[22][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][25] .is_wysiwyg = "true";
defparam \regbank|Register[22][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N16
dffeas \regbank|Register[26][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][25] .is_wysiwyg = "true";
defparam \regbank|Register[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N55
dffeas \regbank|Register[30][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][25] .is_wysiwyg = "true";
defparam \regbank|Register[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N19
dffeas \regbank|Register[18][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][25] .is_wysiwyg = "true";
defparam \regbank|Register[18][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N18
cyclonev_lcell_comb \idex|RVALUE2~278 (
// Equation(s):
// \idex|RVALUE2~278_combout  = ( \regbank|Register[18][25]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][25]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][25]~q ))) ) ) ) # ( !\regbank|Register[18][25]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][25]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][25]~q ))) ) ) ) # ( \regbank|Register[18][25]~q  & ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[26][25]~q ) ) ) ) # ( !\regbank|Register[18][25]~q  & ( !\reg2|Mux2~0_combout  & ( (\reg2|Mux1~0_combout  & \regbank|Register[26][25]~q ) ) ) )

	.dataa(!\regbank|Register[22][25]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[26][25]~q ),
	.datad(!\regbank|Register[30][25]~q ),
	.datae(!\regbank|Register[18][25]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~278 .extended_lut = "off";
defparam \idex|RVALUE2~278 .lut_mask = 64'h0303CFCF44774477;
defparam \idex|RVALUE2~278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N12
cyclonev_lcell_comb \idex|RVALUE2~280 (
// Equation(s):
// \idex|RVALUE2~280_combout  = ( \idex|RVALUE2~276_combout  & ( \idex|RVALUE2~278_combout  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & ((\idex|RVALUE2~277_combout ))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~279_combout ))) ) ) ) # ( 
// !\idex|RVALUE2~276_combout  & ( \idex|RVALUE2~278_combout  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & ((\idex|RVALUE2~277_combout ))) # (\reg2|Mux3~0_combout  & 
// (\idex|RVALUE2~279_combout )))) ) ) ) # ( \idex|RVALUE2~276_combout  & ( !\idex|RVALUE2~278_combout  & ( (!\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & ((\idex|RVALUE2~277_combout ))) # 
// (\reg2|Mux3~0_combout  & (\idex|RVALUE2~279_combout )))) ) ) ) # ( !\idex|RVALUE2~276_combout  & ( !\idex|RVALUE2~278_combout  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & ((\idex|RVALUE2~277_combout ))) # (\reg2|Mux3~0_combout  & 
// (\idex|RVALUE2~279_combout )))) ) ) )

	.dataa(!\idex|RVALUE2~279_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\idex|RVALUE2~277_combout ),
	.datae(!\idex|RVALUE2~276_combout ),
	.dataf(!\idex|RVALUE2~278_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~280 .extended_lut = "off";
defparam \idex|RVALUE2~280 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \idex|RVALUE2~280 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N19
dffeas \regbank|Register[3][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][25] .is_wysiwyg = "true";
defparam \regbank|Register[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N10
dffeas \regbank|Register[1][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][25] .is_wysiwyg = "true";
defparam \regbank|Register[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N44
dffeas \regbank|Register[2][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][25] .is_wysiwyg = "true";
defparam \regbank|Register[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \idex|RVALUE2~284 (
// Equation(s):
// \idex|RVALUE2~284_combout  = ( \regbank|Register[2][25]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[1][25]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][25]~q )) ) ) ) # ( !\regbank|Register[2][25]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[1][25]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][25]~q )) ) ) ) # ( \regbank|Register[2][25]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[0][25]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[2][25]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[0][25]~q ) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[3][25]~q ),
	.datac(!\regbank|Register[0][25]~q ),
	.datad(!\regbank|Register[1][25]~q ),
	.datae(!\regbank|Register[2][25]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~284 .extended_lut = "off";
defparam \idex|RVALUE2~284 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \idex|RVALUE2~284 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N34
dffeas \regbank|Register[12][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][25] .is_wysiwyg = "true";
defparam \regbank|Register[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N34
dffeas \regbank|Register[13][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][25] .is_wysiwyg = "true";
defparam \regbank|Register[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N44
dffeas \regbank|Register[15][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][25] .is_wysiwyg = "true";
defparam \regbank|Register[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N8
dffeas \regbank|Register[14][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][25] .is_wysiwyg = "true";
defparam \regbank|Register[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \idex|RVALUE2~282 (
// Equation(s):
// \idex|RVALUE2~282_combout  = ( \regbank|Register[14][25]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[15][25]~q ) ) ) ) # ( !\regbank|Register[14][25]~q  & ( \reg2|Mux3~0_combout  & ( (\reg2|Mux4~0_combout  & 
// \regbank|Register[15][25]~q ) ) ) ) # ( \regbank|Register[14][25]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[12][25]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[13][25]~q ))) ) ) ) # ( 
// !\regbank|Register[14][25]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[12][25]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[13][25]~q ))) ) ) )

	.dataa(!\regbank|Register[12][25]~q ),
	.datab(!\regbank|Register[13][25]~q ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[15][25]~q ),
	.datae(!\regbank|Register[14][25]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~282 .extended_lut = "off";
defparam \idex|RVALUE2~282 .lut_mask = 64'h53535353000FF0FF;
defparam \idex|RVALUE2~282 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \regbank|Register[4][25]~feeder (
// Equation(s):
// \regbank|Register[4][25]~feeder_combout  = ( \menwb|WRITEDATA [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][25]~feeder .extended_lut = "off";
defparam \regbank|Register[4][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[4][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N31
dffeas \regbank|Register[4][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][25] .is_wysiwyg = "true";
defparam \regbank|Register[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N55
dffeas \regbank|Register[7][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][25] .is_wysiwyg = "true";
defparam \regbank|Register[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N19
dffeas \regbank|Register[6][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][25] .is_wysiwyg = "true";
defparam \regbank|Register[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N50
dffeas \regbank|Register[5][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][25] .is_wysiwyg = "true";
defparam \regbank|Register[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N18
cyclonev_lcell_comb \idex|RVALUE2~283 (
// Equation(s):
// \idex|RVALUE2~283_combout  = ( \regbank|Register[6][25]~q  & ( \regbank|Register[5][25]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[4][25]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[7][25]~q )))) ) ) ) # ( !\regbank|Register[6][25]~q  & ( \regbank|Register[5][25]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[4][25]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[7][25]~q )))) ) ) ) # ( \regbank|Register[6][25]~q  & ( !\regbank|Register[5][25]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[4][25]~q ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[7][25]~q )))) ) ) ) # ( !\regbank|Register[6][25]~q  & ( !\regbank|Register[5][25]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[4][25]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[7][25]~q )))) ) ) )

	.dataa(!\regbank|Register[4][25]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[7][25]~q ),
	.datae(!\regbank|Register[6][25]~q ),
	.dataf(!\regbank|Register[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~283 .extended_lut = "off";
defparam \idex|RVALUE2~283 .lut_mask = 64'h40434C4F70737C7F;
defparam \idex|RVALUE2~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \idex|RVALUE2~285 (
// Equation(s):
// \idex|RVALUE2~285_combout  = ( \idex|RVALUE2~282_combout  & ( \idex|RVALUE2~283_combout  & ( ((\idex|RVALUE2~284_combout  & !\reg2|Mux1~0_combout )) # (\reg2|Mux2~0_combout ) ) ) ) # ( !\idex|RVALUE2~282_combout  & ( \idex|RVALUE2~283_combout  & ( 
// (!\reg2|Mux1~0_combout  & ((\idex|RVALUE2~284_combout ) # (\reg2|Mux2~0_combout ))) ) ) ) # ( \idex|RVALUE2~282_combout  & ( !\idex|RVALUE2~283_combout  & ( (!\reg2|Mux2~0_combout  & (\idex|RVALUE2~284_combout  & !\reg2|Mux1~0_combout )) # 
// (\reg2|Mux2~0_combout  & ((\reg2|Mux1~0_combout ))) ) ) ) # ( !\idex|RVALUE2~282_combout  & ( !\idex|RVALUE2~283_combout  & ( (!\reg2|Mux2~0_combout  & (\idex|RVALUE2~284_combout  & !\reg2|Mux1~0_combout )) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(gnd),
	.datac(!\idex|RVALUE2~284_combout ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\idex|RVALUE2~282_combout ),
	.dataf(!\idex|RVALUE2~283_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~285 .extended_lut = "off";
defparam \idex|RVALUE2~285 .lut_mask = 64'h0A000A555F005F55;
defparam \idex|RVALUE2~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N21
cyclonev_lcell_comb \regbank|Register[9][25]~feeder (
// Equation(s):
// \regbank|Register[9][25]~feeder_combout  = ( \menwb|WRITEDATA [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[9][25]~feeder .extended_lut = "off";
defparam \regbank|Register[9][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N23
dffeas \regbank|Register[9][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][25] .is_wysiwyg = "true";
defparam \regbank|Register[9][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N33
cyclonev_lcell_comb \regbank|Register[8][25]~feeder (
// Equation(s):
// \regbank|Register[8][25]~feeder_combout  = ( \menwb|WRITEDATA [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][25]~feeder .extended_lut = "off";
defparam \regbank|Register[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N34
dffeas \regbank|Register[8][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][25] .is_wysiwyg = "true";
defparam \regbank|Register[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N32
dffeas \regbank|Register[11][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][25] .is_wysiwyg = "true";
defparam \regbank|Register[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N26
dffeas \regbank|Register[10][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][25] .is_wysiwyg = "true";
defparam \regbank|Register[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \idex|RVALUE2~281 (
// Equation(s):
// \idex|RVALUE2~281_combout  = ( \regbank|Register[10][25]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][25]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][25]~q ))) ) ) ) # ( !\regbank|Register[10][25]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][25]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][25]~q ))) ) ) ) # ( \regbank|Register[10][25]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[8][25]~q ) ) ) ) # ( !\regbank|Register[10][25]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][25]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[9][25]~q ),
	.datab(!\regbank|Register[8][25]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[11][25]~q ),
	.datae(!\regbank|Register[10][25]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~281 .extended_lut = "off";
defparam \idex|RVALUE2~281 .lut_mask = 64'h30303F3F505F505F;
defparam \idex|RVALUE2~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N3
cyclonev_lcell_comb \idex|RVALUE2~286 (
// Equation(s):
// \idex|RVALUE2~286_combout  = ( \idex|RVALUE2~281_combout  & ( (!\reg2|Mux0~0_combout  & (((\idex|RVALUE2~285_combout )) # (\idex|RVALUE2[19]~0_combout ))) # (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~280_combout )))) ) ) # ( !\idex|RVALUE2~281_combout  & ( 
// (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2~285_combout ))) # (\reg2|Mux0~0_combout  & (\idex|RVALUE2~280_combout )) ) )

	.dataa(!\idex|RVALUE2[19]~0_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~280_combout ),
	.datad(!\idex|RVALUE2~285_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~281_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~286 .extended_lut = "off";
defparam \idex|RVALUE2~286 .lut_mask = 64'h03CF03CF47CF47CF;
defparam \idex|RVALUE2~286 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N5
dffeas \idex|RVALUE2[25] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~286_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[25] .is_wysiwyg = "true";
defparam \idex|RVALUE2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N48
cyclonev_lcell_comb \alumuxB|Output[25]~19 (
// Equation(s):
// \alumuxB|Output[25]~19_combout  = ( \idex|BSELECTOR [0] & ( \idex|IMMVALUE [16] ) ) # ( !\idex|BSELECTOR [0] & ( \idex|RVALUE2 [25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE2 [25]),
	.datad(!\idex|IMMVALUE [16]),
	.datae(gnd),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[25]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[25]~19 .extended_lut = "off";
defparam \alumuxB|Output[25]~19 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \alumuxB|Output[25]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N27
cyclonev_lcell_comb \alu|ShiftLeft0~17 (
// Equation(s):
// \alu|ShiftLeft0~17_combout  = ( \alu|ShiftLeft0~7_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~16_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~8_combout )))) # 
// (\alumuxB|Output[3]~2_combout  & (((!\alumuxB|Output[2]~3_combout )))) ) ) # ( !\alu|ShiftLeft0~7_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~16_combout ))) # (\alumuxB|Output[2]~3_combout  & 
// (\alu|ShiftLeft0~8_combout )))) ) )

	.dataa(!\alu|ShiftLeft0~8_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(!\alu|ShiftLeft0~16_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~17 .extended_lut = "off";
defparam \alu|ShiftLeft0~17 .lut_mask = 64'h0C440C443F443F44;
defparam \alu|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N27
cyclonev_lcell_comb \alumuxB|Output[12]~13 (
// Equation(s):
// \alumuxB|Output[12]~13_combout  = ( \idex|IMMVALUE [12] & ( (\idex|BSELECTOR [0]) # (\idex|RVALUE2 [12]) ) ) # ( !\idex|IMMVALUE [12] & ( (\idex|RVALUE2 [12] & !\idex|BSELECTOR [0]) ) )

	.dataa(!\idex|RVALUE2 [12]),
	.datab(gnd),
	.datac(!\idex|BSELECTOR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[12]~13 .extended_lut = "off";
defparam \alumuxB|Output[12]~13 .lut_mask = 64'h505050505F5F5F5F;
defparam \alumuxB|Output[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N6
cyclonev_lcell_comb \alumuxB|Output[13]~12 (
// Equation(s):
// \alumuxB|Output[13]~12_combout  = (!\idex|BSELECTOR [0] & (\idex|RVALUE2 [13])) # (\idex|BSELECTOR [0] & ((\idex|IMMVALUE [13])))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|RVALUE2 [13]),
	.datad(!\idex|IMMVALUE [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[13]~12 .extended_lut = "off";
defparam \alumuxB|Output[13]~12 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \alumuxB|Output[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N42
cyclonev_lcell_comb \alumuxB|Output[16]~23 (
// Equation(s):
// \alumuxB|Output[16]~23_combout  = (!\idex|BSELECTOR [0] & (\idex|RVALUE2 [16])) # (\idex|BSELECTOR [0] & ((\idex|IMMVALUE [16])))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|RVALUE2 [16]),
	.datac(gnd),
	.datad(!\idex|IMMVALUE [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[16]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[16]~23 .extended_lut = "off";
defparam \alumuxB|Output[16]~23 .lut_mask = 64'h2277227722772277;
defparam \alumuxB|Output[16]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N12
cyclonev_lcell_comb \alumuxB|Output[18]~25 (
// Equation(s):
// \alumuxB|Output[18]~25_combout  = ( \idex|BSELECTOR [0] & ( \idex|IMMVALUE [16] ) ) # ( !\idex|BSELECTOR [0] & ( \idex|RVALUE2 [18] ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(gnd),
	.datac(!\idex|RVALUE2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[18]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[18]~25 .extended_lut = "off";
defparam \alumuxB|Output[18]~25 .lut_mask = 64'h0F0F0F0F55555555;
defparam \alumuxB|Output[18]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N2
dffeas \regbank|Register[15][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][22] .is_wysiwyg = "true";
defparam \regbank|Register[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N34
dffeas \regbank|Register[12][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][22] .is_wysiwyg = "true";
defparam \regbank|Register[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N26
dffeas \regbank|Register[14][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][22] .is_wysiwyg = "true";
defparam \regbank|Register[14][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \idex|RVALUE2~315 (
// Equation(s):
// \idex|RVALUE2~315_combout  = ( \regbank|Register[14][22]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[13][22]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][22]~q )) ) ) ) # ( !\regbank|Register[14][22]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[13][22]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][22]~q )) ) ) ) # ( \regbank|Register[14][22]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[12][22]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[14][22]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[12][22]~q ) ) ) )

	.dataa(!\regbank|Register[15][22]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[12][22]~q ),
	.datad(!\regbank|Register[13][22]~q ),
	.datae(!\regbank|Register[14][22]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~315 .extended_lut = "off";
defparam \idex|RVALUE2~315 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \idex|RVALUE2~315 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N55
dffeas \regbank|Register[3][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][22] .is_wysiwyg = "true";
defparam \regbank|Register[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N5
dffeas \regbank|Register[1][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][22] .is_wysiwyg = "true";
defparam \regbank|Register[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N50
dffeas \regbank|Register[2][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][22] .is_wysiwyg = "true";
defparam \regbank|Register[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N37
dffeas \regbank|Register[0][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][22] .is_wysiwyg = "true";
defparam \regbank|Register[0][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \idex|RVALUE2~317 (
// Equation(s):
// \idex|RVALUE2~317_combout  = ( \regbank|Register[2][22]~q  & ( \regbank|Register[0][22]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & ((\regbank|Register[1][22]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][22]~q ))) ) ) ) # ( 
// !\regbank|Register[2][22]~q  & ( \regbank|Register[0][22]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[1][22]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][22]~q  & ((\reg2|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[2][22]~q  & ( !\regbank|Register[0][22]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[1][22]~q  & \reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[3][22]~q ))) ) ) ) # ( 
// !\regbank|Register[2][22]~q  & ( !\regbank|Register[0][22]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & ((\regbank|Register[1][22]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][22]~q )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[3][22]~q ),
	.datac(!\regbank|Register[1][22]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[2][22]~q ),
	.dataf(!\regbank|Register[0][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~317 .extended_lut = "off";
defparam \idex|RVALUE2~317 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \idex|RVALUE2~317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N38
dffeas \regbank|Register[4][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][22] .is_wysiwyg = "true";
defparam \regbank|Register[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y7_N4
dffeas \regbank|Register[5][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][22] .is_wysiwyg = "true";
defparam \regbank|Register[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N14
dffeas \regbank|Register[6][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][22] .is_wysiwyg = "true";
defparam \regbank|Register[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N50
dffeas \regbank|Register[7][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][22] .is_wysiwyg = "true";
defparam \regbank|Register[7][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \idex|RVALUE2~316 (
// Equation(s):
// \idex|RVALUE2~316_combout  = ( \regbank|Register[6][22]~q  & ( \regbank|Register[7][22]~q  & ( ((!\reg2|Mux4~0_combout  & (\regbank|Register[4][22]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[5][22]~q )))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[6][22]~q  & ( \regbank|Register[7][22]~q  & ( (!\reg2|Mux4~0_combout  & (!\reg2|Mux3~0_combout  & (\regbank|Register[4][22]~q ))) # (\reg2|Mux4~0_combout  & (((\regbank|Register[5][22]~q )) # (\reg2|Mux3~0_combout ))) ) ) ) # ( 
// \regbank|Register[6][22]~q  & ( !\regbank|Register[7][22]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[4][22]~q )) # (\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (!\reg2|Mux3~0_combout  & ((\regbank|Register[5][22]~q )))) ) ) ) # ( 
// !\regbank|Register[6][22]~q  & ( !\regbank|Register[7][22]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[4][22]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[5][22]~q ))))) ) ) )

	.dataa(!\reg2|Mux4~0_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[4][22]~q ),
	.datad(!\regbank|Register[5][22]~q ),
	.datae(!\regbank|Register[6][22]~q ),
	.dataf(!\regbank|Register[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~316 .extended_lut = "off";
defparam \idex|RVALUE2~316 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \idex|RVALUE2~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N39
cyclonev_lcell_comb \idex|RVALUE2~318 (
// Equation(s):
// \idex|RVALUE2~318_combout  = ( \reg2|Mux1~0_combout  & ( \reg2|Mux2~0_combout  & ( \idex|RVALUE2~315_combout  ) ) ) # ( !\reg2|Mux1~0_combout  & ( \reg2|Mux2~0_combout  & ( \idex|RVALUE2~316_combout  ) ) ) # ( !\reg2|Mux1~0_combout  & ( 
// !\reg2|Mux2~0_combout  & ( \idex|RVALUE2~317_combout  ) ) )

	.dataa(!\idex|RVALUE2~315_combout ),
	.datab(gnd),
	.datac(!\idex|RVALUE2~317_combout ),
	.datad(!\idex|RVALUE2~316_combout ),
	.datae(!\reg2|Mux1~0_combout ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~318 .extended_lut = "off";
defparam \idex|RVALUE2~318 .lut_mask = 64'h0F0F000000FF5555;
defparam \idex|RVALUE2~318 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N21
cyclonev_lcell_comb \regbank|Register[20][22]~feeder (
// Equation(s):
// \regbank|Register[20][22]~feeder_combout  = ( \menwb|WRITEDATA [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[20][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[20][22]~feeder .extended_lut = "off";
defparam \regbank|Register[20][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[20][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N22
dffeas \regbank|Register[20][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[20][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][22] .is_wysiwyg = "true";
defparam \regbank|Register[20][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \regbank|Register[16][22]~feeder (
// Equation(s):
// \regbank|Register[16][22]~feeder_combout  = ( \menwb|WRITEDATA [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][22]~feeder .extended_lut = "off";
defparam \regbank|Register[16][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[16][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \regbank|Register[16][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][22] .is_wysiwyg = "true";
defparam \regbank|Register[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N50
dffeas \regbank|Register[24][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][22] .is_wysiwyg = "true";
defparam \regbank|Register[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N26
dffeas \regbank|Register[28][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][22] .is_wysiwyg = "true";
defparam \regbank|Register[28][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N48
cyclonev_lcell_comb \idex|RVALUE2~309 (
// Equation(s):
// \idex|RVALUE2~309_combout  = ( \regbank|Register[24][22]~q  & ( \regbank|Register[28][22]~q  & ( ((!\reg2|Mux2~0_combout  & ((\regbank|Register[16][22]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][22]~q ))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[24][22]~q  & ( \regbank|Register[28][22]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[16][22]~q  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[20][22]~q ))) ) ) ) # ( 
// \regbank|Register[24][22]~q  & ( !\regbank|Register[28][22]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[16][22]~q )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][22]~q  & ((!\reg2|Mux1~0_combout )))) ) ) ) # ( 
// !\regbank|Register[24][22]~q  & ( !\regbank|Register[28][22]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & ((\regbank|Register[16][22]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[20][22]~q )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[20][22]~q ),
	.datac(!\regbank|Register[16][22]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[24][22]~q ),
	.dataf(!\regbank|Register[28][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~309 .extended_lut = "off";
defparam \idex|RVALUE2~309 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \idex|RVALUE2~309 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N56
dffeas \regbank|Register[29][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][22] .is_wysiwyg = "true";
defparam \regbank|Register[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N5
dffeas \regbank|Register[21][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][22] .is_wysiwyg = "true";
defparam \regbank|Register[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N34
dffeas \regbank|Register[17][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][22] .is_wysiwyg = "true";
defparam \regbank|Register[17][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N50
dffeas \regbank|Register[25][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][22] .is_wysiwyg = "true";
defparam \regbank|Register[25][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \idex|RVALUE2~310 (
// Equation(s):
// \idex|RVALUE2~310_combout  = ( \regbank|Register[25][22]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[29][22]~q ) ) ) ) # ( !\regbank|Register[25][22]~q  & ( \reg2|Mux1~0_combout  & ( (\regbank|Register[29][22]~q  & 
// \reg2|Mux2~0_combout ) ) ) ) # ( \regbank|Register[25][22]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[17][22]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[21][22]~q )) ) ) ) # ( !\regbank|Register[25][22]~q  & ( 
// !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[17][22]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[21][22]~q )) ) ) )

	.dataa(!\regbank|Register[29][22]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\regbank|Register[21][22]~q ),
	.datad(!\regbank|Register[17][22]~q ),
	.datae(!\regbank|Register[25][22]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~310 .extended_lut = "off";
defparam \idex|RVALUE2~310 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \idex|RVALUE2~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N45
cyclonev_lcell_comb \regbank|Register[18][22]~feeder (
// Equation(s):
// \regbank|Register[18][22]~feeder_combout  = ( \menwb|WRITEDATA [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[18][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[18][22]~feeder .extended_lut = "off";
defparam \regbank|Register[18][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[18][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N46
dffeas \regbank|Register[18][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[18][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][22] .is_wysiwyg = "true";
defparam \regbank|Register[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N44
dffeas \regbank|Register[22][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][22] .is_wysiwyg = "true";
defparam \regbank|Register[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \regbank|Register[26][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][22] .is_wysiwyg = "true";
defparam \regbank|Register[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N26
dffeas \regbank|Register[30][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][22] .is_wysiwyg = "true";
defparam \regbank|Register[30][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \idex|RVALUE2~311 (
// Equation(s):
// \idex|RVALUE2~311_combout  = ( \regbank|Register[26][22]~q  & ( \regbank|Register[30][22]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][22]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][22]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[26][22]~q  & ( \regbank|Register[30][22]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][22]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][22]~q ))))) # (\reg2|Mux1~0_combout  & 
// (((\reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[26][22]~q  & ( !\regbank|Register[30][22]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][22]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][22]~q ))))) # 
// (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[26][22]~q  & ( !\regbank|Register[30][22]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[18][22]~q )) # (\reg2|Mux2~0_combout  & 
// ((\regbank|Register[22][22]~q ))))) ) ) )

	.dataa(!\regbank|Register[18][22]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[22][22]~q ),
	.datae(!\regbank|Register[26][22]~q ),
	.dataf(!\regbank|Register[30][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~311 .extended_lut = "off";
defparam \idex|RVALUE2~311 .lut_mask = 64'h404C707C434F737F;
defparam \idex|RVALUE2~311 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \regbank|Register[23][22]~feeder (
// Equation(s):
// \regbank|Register[23][22]~feeder_combout  = ( \menwb|WRITEDATA [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][22]~feeder .extended_lut = "off";
defparam \regbank|Register[23][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[23][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N20
dffeas \regbank|Register[23][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][22] .is_wysiwyg = "true";
defparam \regbank|Register[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N13
dffeas \regbank|Register[31][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][22] .is_wysiwyg = "true";
defparam \regbank|Register[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N38
dffeas \regbank|Register[27][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][22] .is_wysiwyg = "true";
defparam \regbank|Register[27][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N6
cyclonev_lcell_comb \regbank|Register[19][22]~feeder (
// Equation(s):
// \regbank|Register[19][22]~feeder_combout  = \menwb|WRITEDATA [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[19][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[19][22]~feeder .extended_lut = "off";
defparam \regbank|Register[19][22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[19][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N8
dffeas \regbank|Register[19][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[19][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][22] .is_wysiwyg = "true";
defparam \regbank|Register[19][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N36
cyclonev_lcell_comb \idex|RVALUE2~312 (
// Equation(s):
// \idex|RVALUE2~312_combout  = ( \regbank|Register[27][22]~q  & ( \regbank|Register[19][22]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][22]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][22]~q )))) ) ) ) # ( 
// !\regbank|Register[27][22]~q  & ( \regbank|Register[19][22]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[23][22]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[31][22]~q )))) ) ) ) # ( 
// \regbank|Register[27][22]~q  & ( !\regbank|Register[19][22]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][22]~q  & (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[31][22]~q )))) ) ) ) # ( 
// !\regbank|Register[27][22]~q  & ( !\regbank|Register[19][22]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][22]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][22]~q ))))) ) ) )

	.dataa(!\regbank|Register[23][22]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[31][22]~q ),
	.datae(!\regbank|Register[27][22]~q ),
	.dataf(!\regbank|Register[19][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~312 .extended_lut = "off";
defparam \idex|RVALUE2~312 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N45
cyclonev_lcell_comb \idex|RVALUE2~313 (
// Equation(s):
// \idex|RVALUE2~313_combout  = ( \reg2|Mux3~0_combout  & ( \idex|RVALUE2~312_combout  & ( (\idex|RVALUE2~311_combout ) # (\reg2|Mux4~0_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( \idex|RVALUE2~312_combout  & ( (!\reg2|Mux4~0_combout  & 
// (\idex|RVALUE2~309_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~310_combout ))) ) ) ) # ( \reg2|Mux3~0_combout  & ( !\idex|RVALUE2~312_combout  & ( (!\reg2|Mux4~0_combout  & \idex|RVALUE2~311_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( 
// !\idex|RVALUE2~312_combout  & ( (!\reg2|Mux4~0_combout  & (\idex|RVALUE2~309_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~310_combout ))) ) ) )

	.dataa(!\reg2|Mux4~0_combout ),
	.datab(!\idex|RVALUE2~309_combout ),
	.datac(!\idex|RVALUE2~310_combout ),
	.datad(!\idex|RVALUE2~311_combout ),
	.datae(!\reg2|Mux3~0_combout ),
	.dataf(!\idex|RVALUE2~312_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~313 .extended_lut = "off";
defparam \idex|RVALUE2~313 .lut_mask = 64'h272700AA272755FF;
defparam \idex|RVALUE2~313 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N28
dffeas \regbank|Register[9][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][22] .is_wysiwyg = "true";
defparam \regbank|Register[9][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N30
cyclonev_lcell_comb \regbank|Register[8][22]~feeder (
// Equation(s):
// \regbank|Register[8][22]~feeder_combout  = ( \menwb|WRITEDATA [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][22]~feeder .extended_lut = "off";
defparam \regbank|Register[8][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N31
dffeas \regbank|Register[8][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][22] .is_wysiwyg = "true";
defparam \regbank|Register[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N55
dffeas \regbank|Register[11][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][22] .is_wysiwyg = "true";
defparam \regbank|Register[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N49
dffeas \regbank|Register[10][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][22] .is_wysiwyg = "true";
defparam \regbank|Register[10][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N48
cyclonev_lcell_comb \idex|RVALUE2~314 (
// Equation(s):
// \idex|RVALUE2~314_combout  = ( \regbank|Register[10][22]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][22]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][22]~q ))) ) ) ) # ( !\regbank|Register[10][22]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][22]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][22]~q ))) ) ) ) # ( \regbank|Register[10][22]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][22]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[10][22]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[8][22]~q ) ) ) )

	.dataa(!\regbank|Register[9][22]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[8][22]~q ),
	.datad(!\regbank|Register[11][22]~q ),
	.datae(!\regbank|Register[10][22]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~314 .extended_lut = "off";
defparam \idex|RVALUE2~314 .lut_mask = 64'h0C0C3F3F44774477;
defparam \idex|RVALUE2~314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N33
cyclonev_lcell_comb \idex|RVALUE2~319 (
// Equation(s):
// \idex|RVALUE2~319_combout  = ( \idex|RVALUE2~314_combout  & ( (!\reg2|Mux0~0_combout  & (((\idex|RVALUE2~318_combout )) # (\idex|RVALUE2[19]~0_combout ))) # (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~313_combout )))) ) ) # ( !\idex|RVALUE2~314_combout  & ( 
// (!\reg2|Mux0~0_combout  & (\idex|RVALUE2~318_combout )) # (\reg2|Mux0~0_combout  & ((\idex|RVALUE2~313_combout ))) ) )

	.dataa(!\reg2|Mux0~0_combout ),
	.datab(!\idex|RVALUE2[19]~0_combout ),
	.datac(!\idex|RVALUE2~318_combout ),
	.datad(!\idex|RVALUE2~313_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~314_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~319 .extended_lut = "off";
defparam \idex|RVALUE2~319 .lut_mask = 64'h0A5F0A5F2A7F2A7F;
defparam \idex|RVALUE2~319 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N35
dffeas \idex|RVALUE2[22] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~319_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[22] .is_wysiwyg = "true";
defparam \idex|RVALUE2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N21
cyclonev_lcell_comb \alumuxB|Output[22]~29 (
// Equation(s):
// \alumuxB|Output[22]~29_combout  = ( \idex|BSELECTOR [0] & ( \idex|IMMVALUE [16] ) ) # ( !\idex|BSELECTOR [0] & ( \idex|RVALUE2 [22] ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(gnd),
	.datac(!\idex|RVALUE2 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[22]~29 .extended_lut = "off";
defparam \alumuxB|Output[22]~29 .lut_mask = 64'h0F0F0F0F55555555;
defparam \alumuxB|Output[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N56
dffeas \regbank|Register[15][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][24] .is_wysiwyg = "true";
defparam \regbank|Register[15][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \regbank|Register[12][24]~feeder (
// Equation(s):
// \regbank|Register[12][24]~feeder_combout  = ( \menwb|WRITEDATA [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[12][24]~feeder .extended_lut = "off";
defparam \regbank|Register[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N35
dffeas \regbank|Register[12][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][24] .is_wysiwyg = "true";
defparam \regbank|Register[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N20
dffeas \regbank|Register[14][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][24] .is_wysiwyg = "true";
defparam \regbank|Register[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N52
dffeas \regbank|Register[13][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][24] .is_wysiwyg = "true";
defparam \regbank|Register[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \idex|RVALUE2~293 (
// Equation(s):
// \idex|RVALUE2~293_combout  = ( \regbank|Register[14][24]~q  & ( \regbank|Register[13][24]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout ) # (\regbank|Register[12][24]~q )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[15][24]~q ))) ) ) ) # ( !\regbank|Register[14][24]~q  & ( \regbank|Register[13][24]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout ) # (\regbank|Register[12][24]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][24]~q  
// & ((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[14][24]~q  & ( !\regbank|Register[13][24]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[12][24]~q  & !\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[15][24]~q ))) ) ) ) # ( !\regbank|Register[14][24]~q  & ( !\regbank|Register[13][24]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[12][24]~q  & !\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][24]~q  
// & ((\reg2|Mux4~0_combout )))) ) ) )

	.dataa(!\regbank|Register[15][24]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[12][24]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[14][24]~q ),
	.dataf(!\regbank|Register[13][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~293 .extended_lut = "off";
defparam \idex|RVALUE2~293 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \idex|RVALUE2~293 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N20
dffeas \regbank|Register[7][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][24] .is_wysiwyg = "true";
defparam \regbank|Register[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N41
dffeas \regbank|Register[4][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][24] .is_wysiwyg = "true";
defparam \regbank|Register[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N44
dffeas \regbank|Register[6][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][24] .is_wysiwyg = "true";
defparam \regbank|Register[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N51
cyclonev_lcell_comb \regbank|Register[5][24]~feeder (
// Equation(s):
// \regbank|Register[5][24]~feeder_combout  = ( \menwb|WRITEDATA [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][24]~feeder .extended_lut = "off";
defparam \regbank|Register[5][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[5][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N52
dffeas \regbank|Register[5][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][24] .is_wysiwyg = "true";
defparam \regbank|Register[5][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \idex|RVALUE2~294 (
// Equation(s):
// \idex|RVALUE2~294_combout  = ( \regbank|Register[6][24]~q  & ( \regbank|Register[5][24]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[4][24]~q ) # (\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[7][24]~q ))) ) ) ) # ( !\regbank|Register[6][24]~q  & ( \regbank|Register[5][24]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[4][24]~q ) # (\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[7][24]~q  & 
// (\reg2|Mux4~0_combout ))) ) ) ) # ( \regbank|Register[6][24]~q  & ( !\regbank|Register[5][24]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout  & \regbank|Register[4][24]~q )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[7][24]~q ))) ) ) ) # ( !\regbank|Register[6][24]~q  & ( !\regbank|Register[5][24]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout  & \regbank|Register[4][24]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[7][24]~q  & 
// (\reg2|Mux4~0_combout ))) ) ) )

	.dataa(!\regbank|Register[7][24]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[4][24]~q ),
	.datae(!\regbank|Register[6][24]~q ),
	.dataf(!\regbank|Register[5][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~294 .extended_lut = "off";
defparam \idex|RVALUE2~294 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \idex|RVALUE2~294 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N7
dffeas \regbank|Register[1][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][24] .is_wysiwyg = "true";
defparam \regbank|Register[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N58
dffeas \regbank|Register[0][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][24] .is_wysiwyg = "true";
defparam \regbank|Register[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N32
dffeas \regbank|Register[3][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][24] .is_wysiwyg = "true";
defparam \regbank|Register[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N26
dffeas \regbank|Register[2][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][24] .is_wysiwyg = "true";
defparam \regbank|Register[2][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \idex|RVALUE2~295 (
// Equation(s):
// \idex|RVALUE2~295_combout  = ( \regbank|Register[2][24]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[1][24]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][24]~q ))) ) ) ) # ( !\regbank|Register[2][24]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[1][24]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][24]~q ))) ) ) ) # ( \regbank|Register[2][24]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[0][24]~q ) ) ) ) # ( !\regbank|Register[2][24]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[0][24]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[1][24]~q ),
	.datab(!\regbank|Register[0][24]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[3][24]~q ),
	.datae(!\regbank|Register[2][24]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~295 .extended_lut = "off";
defparam \idex|RVALUE2~295 .lut_mask = 64'h30303F3F505F505F;
defparam \idex|RVALUE2~295 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \idex|RVALUE2~296 (
// Equation(s):
// \idex|RVALUE2~296_combout  = ( \reg2|Mux1~0_combout  & ( \idex|RVALUE2~295_combout  & ( (\idex|RVALUE2~293_combout  & \reg2|Mux2~0_combout ) ) ) ) # ( !\reg2|Mux1~0_combout  & ( \idex|RVALUE2~295_combout  & ( (!\reg2|Mux2~0_combout ) # 
// (\idex|RVALUE2~294_combout ) ) ) ) # ( \reg2|Mux1~0_combout  & ( !\idex|RVALUE2~295_combout  & ( (\idex|RVALUE2~293_combout  & \reg2|Mux2~0_combout ) ) ) ) # ( !\reg2|Mux1~0_combout  & ( !\idex|RVALUE2~295_combout  & ( (\idex|RVALUE2~294_combout  & 
// \reg2|Mux2~0_combout ) ) ) )

	.dataa(!\idex|RVALUE2~293_combout ),
	.datab(gnd),
	.datac(!\idex|RVALUE2~294_combout ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\reg2|Mux1~0_combout ),
	.dataf(!\idex|RVALUE2~295_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~296 .extended_lut = "off";
defparam \idex|RVALUE2~296 .lut_mask = 64'h000F0055FF0F0055;
defparam \idex|RVALUE2~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N50
dffeas \regbank|Register[17][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][24] .is_wysiwyg = "true";
defparam \regbank|Register[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N55
dffeas \regbank|Register[29][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][24] .is_wysiwyg = "true";
defparam \regbank|Register[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \regbank|Register[25][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][24] .is_wysiwyg = "true";
defparam \regbank|Register[25][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N33
cyclonev_lcell_comb \regbank|Register[21][24]~feeder (
// Equation(s):
// \regbank|Register[21][24]~feeder_combout  = ( \menwb|WRITEDATA [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[21][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[21][24]~feeder .extended_lut = "off";
defparam \regbank|Register[21][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[21][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N34
dffeas \regbank|Register[21][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[21][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][24] .is_wysiwyg = "true";
defparam \regbank|Register[21][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N18
cyclonev_lcell_comb \idex|RVALUE2~288 (
// Equation(s):
// \idex|RVALUE2~288_combout  = ( \regbank|Register[25][24]~q  & ( \regbank|Register[21][24]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )) # (\regbank|Register[17][24]~q ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # 
// (\regbank|Register[29][24]~q )))) ) ) ) # ( !\regbank|Register[25][24]~q  & ( \regbank|Register[21][24]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )) # (\regbank|Register[17][24]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & 
// \regbank|Register[29][24]~q )))) ) ) ) # ( \regbank|Register[25][24]~q  & ( !\regbank|Register[21][24]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[17][24]~q  & (!\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # 
// (\regbank|Register[29][24]~q )))) ) ) ) # ( !\regbank|Register[25][24]~q  & ( !\regbank|Register[21][24]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[17][24]~q  & (!\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & 
// \regbank|Register[29][24]~q )))) ) ) )

	.dataa(!\regbank|Register[17][24]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[29][24]~q ),
	.datae(!\regbank|Register[25][24]~q ),
	.dataf(!\regbank|Register[21][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~288 .extended_lut = "off";
defparam \idex|RVALUE2~288 .lut_mask = 64'h404370734C4F7C7F;
defparam \idex|RVALUE2~288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N25
dffeas \regbank|Register[31][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][24] .is_wysiwyg = "true";
defparam \regbank|Register[31][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N21
cyclonev_lcell_comb \regbank|Register[23][24]~feeder (
// Equation(s):
// \regbank|Register[23][24]~feeder_combout  = ( \menwb|WRITEDATA [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][24]~feeder .extended_lut = "off";
defparam \regbank|Register[23][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[23][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N23
dffeas \regbank|Register[23][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][24] .is_wysiwyg = "true";
defparam \regbank|Register[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N49
dffeas \regbank|Register[27][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][24] .is_wysiwyg = "true";
defparam \regbank|Register[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N40
dffeas \regbank|Register[19][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][24] .is_wysiwyg = "true";
defparam \regbank|Register[19][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N48
cyclonev_lcell_comb \idex|RVALUE2~290 (
// Equation(s):
// \idex|RVALUE2~290_combout  = ( \regbank|Register[27][24]~q  & ( \regbank|Register[19][24]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][24]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][24]~q ))) ) ) ) # ( 
// !\regbank|Register[27][24]~q  & ( \regbank|Register[19][24]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][24]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[31][24]~q )))) ) ) ) # ( \regbank|Register[27][24]~q  & ( !\regbank|Register[19][24]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][24]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[31][24]~q )))) ) ) ) # ( !\regbank|Register[27][24]~q  & ( !\regbank|Register[19][24]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][24]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[31][24]~q )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[31][24]~q ),
	.datac(!\regbank|Register[23][24]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[27][24]~q ),
	.dataf(!\regbank|Register[19][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~290 .extended_lut = "off";
defparam \idex|RVALUE2~290 .lut_mask = 64'h051105BBAF11AFBB;
defparam \idex|RVALUE2~290 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N51
cyclonev_lcell_comb \regbank|Register[16][24]~feeder (
// Equation(s):
// \regbank|Register[16][24]~feeder_combout  = ( \menwb|WRITEDATA [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[16][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[16][24]~feeder .extended_lut = "off";
defparam \regbank|Register[16][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[16][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N52
dffeas \regbank|Register[16][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[16][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][24] .is_wysiwyg = "true";
defparam \regbank|Register[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N2
dffeas \regbank|Register[28][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][24] .is_wysiwyg = "true";
defparam \regbank|Register[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N56
dffeas \regbank|Register[24][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][24] .is_wysiwyg = "true";
defparam \regbank|Register[24][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N54
cyclonev_lcell_comb \idex|RVALUE2~287 (
// Equation(s):
// \idex|RVALUE2~287_combout  = ( \regbank|Register[24][24]~q  & ( \regbank|Register[20][24]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[16][24]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[28][24]~q )))) ) ) ) # ( !\regbank|Register[24][24]~q  & ( \regbank|Register[20][24]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][24]~q  & ((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[28][24]~q )))) ) ) ) # ( \regbank|Register[24][24]~q  & ( !\regbank|Register[20][24]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[16][24]~q ))) # (\reg2|Mux2~0_combout  & 
// (((\regbank|Register[28][24]~q  & \reg2|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[24][24]~q  & ( !\regbank|Register[20][24]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][24]~q  & ((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & 
// (((\regbank|Register[28][24]~q  & \reg2|Mux1~0_combout )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[16][24]~q ),
	.datac(!\regbank|Register[28][24]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[24][24]~q ),
	.dataf(!\regbank|Register[20][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~287 .extended_lut = "off";
defparam \idex|RVALUE2~287 .lut_mask = 64'h220522AF770577AF;
defparam \idex|RVALUE2~287 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N35
dffeas \regbank|Register[22][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][24] .is_wysiwyg = "true";
defparam \regbank|Register[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N55
dffeas \regbank|Register[30][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][24] .is_wysiwyg = "true";
defparam \regbank|Register[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \regbank|Register[26][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][24] .is_wysiwyg = "true";
defparam \regbank|Register[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N8
dffeas \regbank|Register[18][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][24] .is_wysiwyg = "true";
defparam \regbank|Register[18][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \idex|RVALUE2~289 (
// Equation(s):
// \idex|RVALUE2~289_combout  = ( \regbank|Register[26][24]~q  & ( \regbank|Register[18][24]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[22][24]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][24]~q )))) ) ) ) # ( 
// !\regbank|Register[26][24]~q  & ( \regbank|Register[18][24]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[22][24]~q ))) # (\reg2|Mux1~0_combout  & (((\regbank|Register[30][24]~q  & \reg2|Mux2~0_combout )))) ) ) ) # ( 
// \regbank|Register[26][24]~q  & ( !\regbank|Register[18][24]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][24]~q  & ((\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[30][24]~q )))) ) ) ) # ( 
// !\regbank|Register[26][24]~q  & ( !\regbank|Register[18][24]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[22][24]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][24]~q ))))) ) ) )

	.dataa(!\regbank|Register[22][24]~q ),
	.datab(!\regbank|Register[30][24]~q ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[26][24]~q ),
	.dataf(!\regbank|Register[18][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~289 .extended_lut = "off";
defparam \idex|RVALUE2~289 .lut_mask = 64'h00530F53F053FF53;
defparam \idex|RVALUE2~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \idex|RVALUE2~291 (
// Equation(s):
// \idex|RVALUE2~291_combout  = ( \reg2|Mux4~0_combout  & ( \idex|RVALUE2~289_combout  & ( (!\reg2|Mux3~0_combout  & (\idex|RVALUE2~288_combout )) # (\reg2|Mux3~0_combout  & ((\idex|RVALUE2~290_combout ))) ) ) ) # ( !\reg2|Mux4~0_combout  & ( 
// \idex|RVALUE2~289_combout  & ( (\idex|RVALUE2~287_combout ) # (\reg2|Mux3~0_combout ) ) ) ) # ( \reg2|Mux4~0_combout  & ( !\idex|RVALUE2~289_combout  & ( (!\reg2|Mux3~0_combout  & (\idex|RVALUE2~288_combout )) # (\reg2|Mux3~0_combout  & 
// ((\idex|RVALUE2~290_combout ))) ) ) ) # ( !\reg2|Mux4~0_combout  & ( !\idex|RVALUE2~289_combout  & ( (!\reg2|Mux3~0_combout  & \idex|RVALUE2~287_combout ) ) ) )

	.dataa(!\idex|RVALUE2~288_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\idex|RVALUE2~290_combout ),
	.datad(!\idex|RVALUE2~287_combout ),
	.datae(!\reg2|Mux4~0_combout ),
	.dataf(!\idex|RVALUE2~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~291 .extended_lut = "off";
defparam \idex|RVALUE2~291 .lut_mask = 64'h00CC474733FF4747;
defparam \idex|RVALUE2~291 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N0
cyclonev_lcell_comb \regbank|Register[8][24]~feeder (
// Equation(s):
// \regbank|Register[8][24]~feeder_combout  = ( \menwb|WRITEDATA [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[8][24]~feeder .extended_lut = "off";
defparam \regbank|Register[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N1
dffeas \regbank|Register[8][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][24] .is_wysiwyg = "true";
defparam \regbank|Register[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N14
dffeas \regbank|Register[9][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][24] .is_wysiwyg = "true";
defparam \regbank|Register[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N14
dffeas \regbank|Register[11][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][24] .is_wysiwyg = "true";
defparam \regbank|Register[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N8
dffeas \regbank|Register[10][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][24] .is_wysiwyg = "true";
defparam \regbank|Register[10][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \idex|RVALUE2~292 (
// Equation(s):
// \idex|RVALUE2~292_combout  = ( \regbank|Register[10][24]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][24]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][24]~q ))) ) ) ) # ( !\regbank|Register[10][24]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][24]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][24]~q ))) ) ) ) # ( \regbank|Register[10][24]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[8][24]~q ) ) ) ) # ( !\regbank|Register[10][24]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][24]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[8][24]~q ),
	.datab(!\regbank|Register[9][24]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[11][24]~q ),
	.datae(!\regbank|Register[10][24]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~292 .extended_lut = "off";
defparam \idex|RVALUE2~292 .lut_mask = 64'h50505F5F303F303F;
defparam \idex|RVALUE2~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \idex|RVALUE2~297 (
// Equation(s):
// \idex|RVALUE2~297_combout  = ( \idex|RVALUE2~292_combout  & ( (!\reg2|Mux0~0_combout  & (((\idex|RVALUE2~296_combout )) # (\idex|RVALUE2[19]~0_combout ))) # (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~291_combout )))) ) ) # ( !\idex|RVALUE2~292_combout  & ( 
// (!\reg2|Mux0~0_combout  & (\idex|RVALUE2~296_combout )) # (\reg2|Mux0~0_combout  & ((\idex|RVALUE2~291_combout ))) ) )

	.dataa(!\idex|RVALUE2[19]~0_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~296_combout ),
	.datad(!\idex|RVALUE2~291_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~297 .extended_lut = "off";
defparam \idex|RVALUE2~297 .lut_mask = 64'h0C3F0C3F4C7F4C7F;
defparam \idex|RVALUE2~297 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N41
dffeas \idex|RVALUE2[24] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~297_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[24] .is_wysiwyg = "true";
defparam \idex|RVALUE2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N42
cyclonev_lcell_comb \alumuxB|Output[24]~20 (
// Equation(s):
// \alumuxB|Output[24]~20_combout  = ( \idex|BSELECTOR [0] & ( \idex|IMMVALUE [16] ) ) # ( !\idex|BSELECTOR [0] & ( \idex|RVALUE2 [24] ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|RVALUE2 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[24]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[24]~20 .extended_lut = "off";
defparam \alumuxB|Output[24]~20 .lut_mask = 64'h3333333355555555;
defparam \alumuxB|Output[24]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N5
dffeas \regbank|Register[8][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][26] .is_wysiwyg = "true";
defparam \regbank|Register[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N49
dffeas \regbank|Register[11][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[11][26] .is_wysiwyg = "true";
defparam \regbank|Register[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N19
dffeas \regbank|Register[9][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][26] .is_wysiwyg = "true";
defparam \regbank|Register[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N44
dffeas \regbank|Register[10][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][26] .is_wysiwyg = "true";
defparam \regbank|Register[10][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \idex|RVALUE2~270 (
// Equation(s):
// \idex|RVALUE2~270_combout  = ( \regbank|Register[10][26]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][26]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][26]~q )) ) ) ) # ( !\regbank|Register[10][26]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[9][26]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[11][26]~q )) ) ) ) # ( \regbank|Register[10][26]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[8][26]~q ) ) ) ) # ( !\regbank|Register[10][26]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][26]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[8][26]~q ),
	.datab(!\regbank|Register[11][26]~q ),
	.datac(!\regbank|Register[9][26]~q ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[10][26]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~270 .extended_lut = "off";
defparam \idex|RVALUE2~270 .lut_mask = 64'h550055FF0F330F33;
defparam \idex|RVALUE2~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \regbank|Register[13][26]~feeder (
// Equation(s):
// \regbank|Register[13][26]~feeder_combout  = ( \menwb|WRITEDATA [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[13][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[13][26]~feeder .extended_lut = "off";
defparam \regbank|Register[13][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[13][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N35
dffeas \regbank|Register[13][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[13][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][26] .is_wysiwyg = "true";
defparam \regbank|Register[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N2
dffeas \regbank|Register[15][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[15][26] .is_wysiwyg = "true";
defparam \regbank|Register[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N26
dffeas \regbank|Register[14][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[14][26] .is_wysiwyg = "true";
defparam \regbank|Register[14][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N9
cyclonev_lcell_comb \regbank|Register[12][26]~feeder (
// Equation(s):
// \regbank|Register[12][26]~feeder_combout  = ( \menwb|WRITEDATA [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[12][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[12][26]~feeder .extended_lut = "off";
defparam \regbank|Register[12][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[12][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N10
dffeas \regbank|Register[12][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[12][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][26] .is_wysiwyg = "true";
defparam \regbank|Register[12][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \idex|RVALUE2~271 (
// Equation(s):
// \idex|RVALUE2~271_combout  = ( \regbank|Register[14][26]~q  & ( \regbank|Register[12][26]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][26]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[15][26]~q )))) ) ) ) # ( 
// !\regbank|Register[14][26]~q  & ( \regbank|Register[12][26]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[13][26]~q ))) # (\reg2|Mux3~0_combout  & (((\regbank|Register[15][26]~q  & \reg2|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[14][26]~q  & ( !\regbank|Register[12][26]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[13][26]~q  & ((\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[15][26]~q )))) ) ) ) # ( 
// !\regbank|Register[14][26]~q  & ( !\regbank|Register[12][26]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][26]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[15][26]~q ))))) ) ) )

	.dataa(!\regbank|Register[13][26]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[15][26]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[14][26]~q ),
	.dataf(!\regbank|Register[12][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~271 .extended_lut = "off";
defparam \idex|RVALUE2~271 .lut_mask = 64'h00473347CC47FF47;
defparam \idex|RVALUE2~271 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N22
dffeas \regbank|Register[5][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][26] .is_wysiwyg = "true";
defparam \regbank|Register[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N32
dffeas \regbank|Register[7][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][26] .is_wysiwyg = "true";
defparam \regbank|Register[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N26
dffeas \regbank|Register[6][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[6][26] .is_wysiwyg = "true";
defparam \regbank|Register[6][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N9
cyclonev_lcell_comb \regbank|Register[4][26]~feeder (
// Equation(s):
// \regbank|Register[4][26]~feeder_combout  = ( \menwb|WRITEDATA [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][26]~feeder .extended_lut = "off";
defparam \regbank|Register[4][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[4][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \regbank|Register[4][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][26] .is_wysiwyg = "true";
defparam \regbank|Register[4][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \idex|RVALUE2~272 (
// Equation(s):
// \idex|RVALUE2~272_combout  = ( \regbank|Register[6][26]~q  & ( \regbank|Register[4][26]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[5][26]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][26]~q )))) ) ) ) # ( 
// !\regbank|Register[6][26]~q  & ( \regbank|Register[4][26]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[5][26]~q ))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & \regbank|Register[7][26]~q )))) ) ) ) # ( 
// \regbank|Register[6][26]~q  & ( !\regbank|Register[4][26]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[5][26]~q  & (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[7][26]~q )))) ) ) ) # ( 
// !\regbank|Register[6][26]~q  & ( !\regbank|Register[4][26]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[5][26]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[7][26]~q ))))) ) ) )

	.dataa(!\regbank|Register[5][26]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[7][26]~q ),
	.datae(!\regbank|Register[6][26]~q ),
	.dataf(!\regbank|Register[4][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~272 .extended_lut = "off";
defparam \idex|RVALUE2~272 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N2
dffeas \regbank|Register[3][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[3][26] .is_wysiwyg = "true";
defparam \regbank|Register[3][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N9
cyclonev_lcell_comb \regbank|Register[0][26]~feeder (
// Equation(s):
// \regbank|Register[0][26]~feeder_combout  = \menwb|WRITEDATA [26]

	.dataa(!\menwb|WRITEDATA [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][26]~feeder .extended_lut = "off";
defparam \regbank|Register[0][26]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[0][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N11
dffeas \regbank|Register[0][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][26] .is_wysiwyg = "true";
defparam \regbank|Register[0][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \regbank|Register[1][26]~feeder (
// Equation(s):
// \regbank|Register[1][26]~feeder_combout  = ( \menwb|WRITEDATA [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][26]~feeder .extended_lut = "off";
defparam \regbank|Register[1][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[1][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N22
dffeas \regbank|Register[1][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][26] .is_wysiwyg = "true";
defparam \regbank|Register[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N56
dffeas \regbank|Register[2][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][26] .is_wysiwyg = "true";
defparam \regbank|Register[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N54
cyclonev_lcell_comb \idex|RVALUE2~273 (
// Equation(s):
// \idex|RVALUE2~273_combout  = ( \regbank|Register[2][26]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[1][26]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][26]~q )) ) ) ) # ( !\regbank|Register[2][26]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[1][26]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][26]~q )) ) ) ) # ( \regbank|Register[2][26]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[0][26]~q ) ) ) ) # ( !\regbank|Register[2][26]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[0][26]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[3][26]~q ),
	.datab(!\regbank|Register[0][26]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[1][26]~q ),
	.datae(!\regbank|Register[2][26]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~273 .extended_lut = "off";
defparam \idex|RVALUE2~273 .lut_mask = 64'h30303F3F05F505F5;
defparam \idex|RVALUE2~273 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_lcell_comb \idex|RVALUE2~274 (
// Equation(s):
// \idex|RVALUE2~274_combout  = ( \idex|RVALUE2~272_combout  & ( \idex|RVALUE2~273_combout  & ( (!\reg2|Mux1~0_combout ) # ((\idex|RVALUE2~271_combout  & \reg2|Mux2~0_combout )) ) ) ) # ( !\idex|RVALUE2~272_combout  & ( \idex|RVALUE2~273_combout  & ( 
// (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (\idex|RVALUE2~271_combout  & \reg2|Mux2~0_combout )) ) ) ) # ( \idex|RVALUE2~272_combout  & ( !\idex|RVALUE2~273_combout  & ( (\reg2|Mux2~0_combout  & 
// ((!\reg2|Mux1~0_combout ) # (\idex|RVALUE2~271_combout ))) ) ) ) # ( !\idex|RVALUE2~272_combout  & ( !\idex|RVALUE2~273_combout  & ( (\reg2|Mux1~0_combout  & (\idex|RVALUE2~271_combout  & \reg2|Mux2~0_combout )) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(gnd),
	.datac(!\idex|RVALUE2~271_combout ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\idex|RVALUE2~272_combout ),
	.dataf(!\idex|RVALUE2~273_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~274 .extended_lut = "off";
defparam \idex|RVALUE2~274 .lut_mask = 64'h000500AFAA05AAAF;
defparam \idex|RVALUE2~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N9
cyclonev_lcell_comb \regbank|Register[23][26]~feeder (
// Equation(s):
// \regbank|Register[23][26]~feeder_combout  = ( \menwb|WRITEDATA [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[23][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[23][26]~feeder .extended_lut = "off";
defparam \regbank|Register[23][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[23][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N10
dffeas \regbank|Register[23][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[23][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][26] .is_wysiwyg = "true";
defparam \regbank|Register[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N43
dffeas \regbank|Register[31][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[31][26] .is_wysiwyg = "true";
defparam \regbank|Register[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N8
dffeas \regbank|Register[27][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[27][26] .is_wysiwyg = "true";
defparam \regbank|Register[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N10
dffeas \regbank|Register[19][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][26] .is_wysiwyg = "true";
defparam \regbank|Register[19][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N6
cyclonev_lcell_comb \idex|RVALUE2~268 (
// Equation(s):
// \idex|RVALUE2~268_combout  = ( \regbank|Register[27][26]~q  & ( \regbank|Register[19][26]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][26]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][26]~q )))) ) ) ) # ( 
// !\regbank|Register[27][26]~q  & ( \regbank|Register[19][26]~q  & ( (!\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout )) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][26]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[31][26]~q ))))) ) ) ) # ( \regbank|Register[27][26]~q  & ( !\regbank|Register[19][26]~q  & ( (!\reg2|Mux2~0_combout  & (\reg2|Mux1~0_combout )) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][26]~q )) # 
// (\reg2|Mux1~0_combout  & ((\regbank|Register[31][26]~q ))))) ) ) ) # ( !\regbank|Register[27][26]~q  & ( !\regbank|Register[19][26]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][26]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[31][26]~q ))))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[23][26]~q ),
	.datad(!\regbank|Register[31][26]~q ),
	.datae(!\regbank|Register[27][26]~q ),
	.dataf(!\regbank|Register[19][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~268 .extended_lut = "off";
defparam \idex|RVALUE2~268 .lut_mask = 64'h041526378C9DAEBF;
defparam \idex|RVALUE2~268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N56
dffeas \regbank|Register[28][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][26] .is_wysiwyg = "true";
defparam \regbank|Register[28][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N3
cyclonev_lcell_comb \regbank|Register[20][26]~feeder (
// Equation(s):
// \regbank|Register[20][26]~feeder_combout  = ( \menwb|WRITEDATA [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[20][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[20][26]~feeder .extended_lut = "off";
defparam \regbank|Register[20][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[20][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N4
dffeas \regbank|Register[20][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[20][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][26] .is_wysiwyg = "true";
defparam \regbank|Register[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N53
dffeas \regbank|Register[16][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][26] .is_wysiwyg = "true";
defparam \regbank|Register[16][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N18
cyclonev_lcell_comb \idex|RVALUE2~265 (
// Equation(s):
// \idex|RVALUE2~265_combout  = ( \regbank|Register[24][26]~q  & ( \regbank|Register[16][26]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][26]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[28][26]~q ))) ) ) ) # ( 
// !\regbank|Register[24][26]~q  & ( \regbank|Register[16][26]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][26]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[28][26]~q )))) ) ) ) # ( \regbank|Register[24][26]~q  & ( !\regbank|Register[16][26]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][26]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[28][26]~q )))) ) ) ) # ( !\regbank|Register[24][26]~q  & ( !\regbank|Register[16][26]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][26]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[28][26]~q )))) ) ) )

	.dataa(!\regbank|Register[28][26]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[20][26]~q ),
	.datae(!\regbank|Register[24][26]~q ),
	.dataf(!\regbank|Register[16][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~265 .extended_lut = "off";
defparam \idex|RVALUE2~265 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \idex|RVALUE2~265 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N33
cyclonev_lcell_comb \regbank|Register[17][26]~feeder (
// Equation(s):
// \regbank|Register[17][26]~feeder_combout  = ( \menwb|WRITEDATA [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[17][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[17][26]~feeder .extended_lut = "off";
defparam \regbank|Register[17][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[17][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N35
dffeas \regbank|Register[17][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[17][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[17][26] .is_wysiwyg = "true";
defparam \regbank|Register[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N2
dffeas \regbank|Register[29][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][26] .is_wysiwyg = "true";
defparam \regbank|Register[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N59
dffeas \regbank|Register[21][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][26] .is_wysiwyg = "true";
defparam \regbank|Register[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N26
dffeas \regbank|Register[25][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][26] .is_wysiwyg = "true";
defparam \regbank|Register[25][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N24
cyclonev_lcell_comb \idex|RVALUE2~266 (
// Equation(s):
// \idex|RVALUE2~266_combout  = ( \regbank|Register[25][26]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\regbank|Register[21][26]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[29][26]~q )) ) ) ) # ( !\regbank|Register[25][26]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\regbank|Register[21][26]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[29][26]~q )) ) ) ) # ( \regbank|Register[25][26]~q  & ( !\reg2|Mux2~0_combout  & ( (\reg2|Mux1~0_combout ) # 
// (\regbank|Register[17][26]~q ) ) ) ) # ( !\regbank|Register[25][26]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[17][26]~q  & !\reg2|Mux1~0_combout ) ) ) )

	.dataa(!\regbank|Register[17][26]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[29][26]~q ),
	.datad(!\regbank|Register[21][26]~q ),
	.datae(!\regbank|Register[25][26]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~266 .extended_lut = "off";
defparam \idex|RVALUE2~266 .lut_mask = 64'h4444777703CF03CF;
defparam \idex|RVALUE2~266 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N38
dffeas \regbank|Register[30][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[30][26] .is_wysiwyg = "true";
defparam \regbank|Register[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \regbank|Register[18][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][26] .is_wysiwyg = "true";
defparam \regbank|Register[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N32
dffeas \regbank|Register[26][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[26][26] .is_wysiwyg = "true";
defparam \regbank|Register[26][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N33
cyclonev_lcell_comb \regbank|Register[22][26]~feeder (
// Equation(s):
// \regbank|Register[22][26]~feeder_combout  = \menwb|WRITEDATA [26]

	.dataa(!\menwb|WRITEDATA [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[22][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[22][26]~feeder .extended_lut = "off";
defparam \regbank|Register[22][26]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[22][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N34
dffeas \regbank|Register[22][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[22][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[22][26] .is_wysiwyg = "true";
defparam \regbank|Register[22][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \idex|RVALUE2~267 (
// Equation(s):
// \idex|RVALUE2~267_combout  = ( \regbank|Register[26][26]~q  & ( \regbank|Register[22][26]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout ) # (\regbank|Register[18][26]~q )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # 
// (\regbank|Register[30][26]~q ))) ) ) ) # ( !\regbank|Register[26][26]~q  & ( \regbank|Register[22][26]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout ) # (\regbank|Register[18][26]~q )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][26]~q  
// & ((\reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[26][26]~q  & ( !\regbank|Register[22][26]~q  & ( (!\reg2|Mux1~0_combout  & (((\regbank|Register[18][26]~q  & !\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # 
// (\regbank|Register[30][26]~q ))) ) ) ) # ( !\regbank|Register[26][26]~q  & ( !\regbank|Register[22][26]~q  & ( (!\reg2|Mux1~0_combout  & (((\regbank|Register[18][26]~q  & !\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][26]~q  
// & ((\reg2|Mux2~0_combout )))) ) ) )

	.dataa(!\regbank|Register[30][26]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[18][26]~q ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[26][26]~q ),
	.dataf(!\regbank|Register[22][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~267 .extended_lut = "off";
defparam \idex|RVALUE2~267 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \idex|RVALUE2~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \idex|RVALUE2~269 (
// Equation(s):
// \idex|RVALUE2~269_combout  = ( \idex|RVALUE2~266_combout  & ( \idex|RVALUE2~267_combout  & ( (!\reg2|Mux3~0_combout  & (((\idex|RVALUE2~265_combout ) # (\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\idex|RVALUE2~268_combout ))) ) ) ) # ( !\idex|RVALUE2~266_combout  & ( \idex|RVALUE2~267_combout  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout  & \idex|RVALUE2~265_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\idex|RVALUE2~268_combout ))) ) ) ) # ( \idex|RVALUE2~266_combout  & ( !\idex|RVALUE2~267_combout  & ( (!\reg2|Mux3~0_combout  & (((\idex|RVALUE2~265_combout ) # (\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~268_combout  & 
// (\reg2|Mux4~0_combout ))) ) ) ) # ( !\idex|RVALUE2~266_combout  & ( !\idex|RVALUE2~267_combout  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout  & \idex|RVALUE2~265_combout )))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~268_combout  & 
// (\reg2|Mux4~0_combout ))) ) ) )

	.dataa(!\idex|RVALUE2~268_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\idex|RVALUE2~265_combout ),
	.datae(!\idex|RVALUE2~266_combout ),
	.dataf(!\idex|RVALUE2~267_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~269 .extended_lut = "off";
defparam \idex|RVALUE2~269 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \idex|RVALUE2~269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \idex|RVALUE2~275 (
// Equation(s):
// \idex|RVALUE2~275_combout  = ( \idex|RVALUE2~269_combout  & ( (((\idex|RVALUE2[19]~0_combout  & \idex|RVALUE2~270_combout )) # (\idex|RVALUE2~274_combout )) # (\reg2|Mux0~0_combout ) ) ) # ( !\idex|RVALUE2~269_combout  & ( (!\reg2|Mux0~0_combout  & 
// (((\idex|RVALUE2[19]~0_combout  & \idex|RVALUE2~270_combout )) # (\idex|RVALUE2~274_combout ))) ) )

	.dataa(!\idex|RVALUE2[19]~0_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~270_combout ),
	.datad(!\idex|RVALUE2~274_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~275 .extended_lut = "off";
defparam \idex|RVALUE2~275 .lut_mask = 64'h04CC04CC37FF37FF;
defparam \idex|RVALUE2~275 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N2
dffeas \idex|RVALUE2[26] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[26] .is_wysiwyg = "true";
defparam \idex|RVALUE2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N45
cyclonev_lcell_comb \alumuxB|Output[26]~18 (
// Equation(s):
// \alumuxB|Output[26]~18_combout  = ( \idex|BSELECTOR [0] & ( \idex|IMMVALUE [16] ) ) # ( !\idex|BSELECTOR [0] & ( \idex|RVALUE2 [26] ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(gnd),
	.datac(!\idex|RVALUE2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[26]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[26]~18 .extended_lut = "off";
defparam \alumuxB|Output[26]~18 .lut_mask = 64'h0F0F0F0F55555555;
defparam \alumuxB|Output[26]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N0
cyclonev_lcell_comb \alumuxB|Output[28]~31 (
// Equation(s):
// \alumuxB|Output[28]~31_combout  = ( \idex|IMMVALUE [16] & ( (\idex|BSELECTOR [0]) # (\idex|RVALUE2 [28]) ) ) # ( !\idex|IMMVALUE [16] & ( (\idex|RVALUE2 [28] & !\idex|BSELECTOR [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE2 [28]),
	.datad(!\idex|BSELECTOR [0]),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[28]~31 .extended_lut = "off";
defparam \alumuxB|Output[28]~31 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \alumuxB|Output[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y6_N0
cyclonev_mac \alu|Mult0~405 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\idex|RVALUE1[31]~SCLR_LUT_combout ,\idex|RVALUE1[30]~SCLR_LUT_combout ,\idex|RVALUE1[29]~SCLR_LUT_combout ,\idex|RVALUE1[28]~SCLR_LUT_combout ,\idex|RVALUE1[27]~SCLR_LUT_combout ,\idex|RVALUE1[26]~SCLR_LUT_combout ,\idex|RVALUE1[25]~SCLR_LUT_combout ,
\idex|RVALUE1[24]~SCLR_LUT_combout ,\idex|RVALUE1[23]~SCLR_LUT_combout ,\idex|RVALUE1[22]~SCLR_LUT_combout ,\idex|RVALUE1[21]~SCLR_LUT_combout ,\idex|RVALUE1[20]~SCLR_LUT_combout ,\idex|RVALUE1[19]~SCLR_LUT_combout ,\idex|RVALUE1[18]~SCLR_LUT_combout }),
	.ay({\alumuxB|Output[17]~24_combout ,\alumuxB|Output[16]~23_combout ,\alumuxB|Output[15]~9_combout ,\alumuxB|Output[14]~22_combout ,\alumuxB|Output[13]~12_combout ,\alumuxB|Output[12]~13_combout ,\alumuxB|Output[11]~10_combout ,\alumuxB|Output[10]~11_combout ,
\alumuxB|Output[9]~8_combout ,\alumuxB|Output[8]~6_combout ,\alumuxB|Output[7]~7_combout ,\alumuxB|Output[6]~21_combout ,\alumuxB|Output[5]~0_combout ,\alumuxB|Output[4]~1_combout ,\alumuxB|Output[3]~2_combout ,\alumuxB|Output[2]~3_combout ,
\alumuxB|Output[1]~4_combout ,\alumuxB|Output[0]~5_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\alumuxB|Output[31]~14_combout ,\alumuxB|Output[30]~15_combout ,\alumuxB|Output[29]~16_combout ,\alumuxB|Output[28]~31_combout ,\alumuxB|Output[27]~30_combout ,\alumuxB|Output[26]~18_combout ,\alumuxB|Output[25]~19_combout ,\alumuxB|Output[24]~20_combout ,
\alumuxB|Output[23]~17_combout ,\alumuxB|Output[22]~29_combout ,\alumuxB|Output[21]~28_combout ,\alumuxB|Output[20]~27_combout ,\alumuxB|Output[19]~26_combout ,\alumuxB|Output[18]~25_combout }),
	.by({\idex|RVALUE1[17]~SCLR_LUT_combout ,\idex|RVALUE1[16]~SCLR_LUT_combout ,\idex|RVALUE1[15]~SCLR_LUT_combout ,\idex|RVALUE1[14]~SCLR_LUT_combout ,\idex|RVALUE1[13]~SCLR_LUT_combout ,\idex|RVALUE1[12]~SCLR_LUT_combout ,\idex|RVALUE1[11]~SCLR_LUT_combout ,
\idex|RVALUE1[10]~SCLR_LUT_combout ,\idex|RVALUE1[9]~SCLR_LUT_combout ,\idex|RVALUE1[8]~SCLR_LUT_combout ,\idex|RVALUE1[7]~SCLR_LUT_combout ,\idex|RVALUE1[6]~SCLR_LUT_combout ,\idex|RVALUE1[5]~SCLR_LUT_combout ,\idex|RVALUE1[4]~SCLR_LUT_combout ,
\idex|RVALUE1[3]~SCLR_LUT_combout ,\idex|RVALUE1[2]~SCLR_LUT_combout ,\idex|RVALUE1[1]~SCLR_LUT_combout ,\idex|RVALUE1[0]~SCLR_LUT_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,!\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\alu|Mult0~405_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \alu|Mult0~405 .accumulate_clock = "none";
defparam \alu|Mult0~405 .ax_clock = "0";
defparam \alu|Mult0~405 .ax_width = 14;
defparam \alu|Mult0~405 .ay_scan_in_clock = "none";
defparam \alu|Mult0~405 .ay_scan_in_width = 18;
defparam \alu|Mult0~405 .ay_use_scan_in = "false";
defparam \alu|Mult0~405 .az_clock = "none";
defparam \alu|Mult0~405 .bx_clock = "none";
defparam \alu|Mult0~405 .bx_width = 14;
defparam \alu|Mult0~405 .by_clock = "0";
defparam \alu|Mult0~405 .by_use_scan_in = "false";
defparam \alu|Mult0~405 .by_width = 18;
defparam \alu|Mult0~405 .bz_clock = "none";
defparam \alu|Mult0~405 .coef_a_0 = 0;
defparam \alu|Mult0~405 .coef_a_1 = 0;
defparam \alu|Mult0~405 .coef_a_2 = 0;
defparam \alu|Mult0~405 .coef_a_3 = 0;
defparam \alu|Mult0~405 .coef_a_4 = 0;
defparam \alu|Mult0~405 .coef_a_5 = 0;
defparam \alu|Mult0~405 .coef_a_6 = 0;
defparam \alu|Mult0~405 .coef_a_7 = 0;
defparam \alu|Mult0~405 .coef_b_0 = 0;
defparam \alu|Mult0~405 .coef_b_1 = 0;
defparam \alu|Mult0~405 .coef_b_2 = 0;
defparam \alu|Mult0~405 .coef_b_3 = 0;
defparam \alu|Mult0~405 .coef_b_4 = 0;
defparam \alu|Mult0~405 .coef_b_5 = 0;
defparam \alu|Mult0~405 .coef_b_6 = 0;
defparam \alu|Mult0~405 .coef_b_7 = 0;
defparam \alu|Mult0~405 .coef_sel_a_clock = "none";
defparam \alu|Mult0~405 .coef_sel_b_clock = "none";
defparam \alu|Mult0~405 .delay_scan_out_ay = "false";
defparam \alu|Mult0~405 .delay_scan_out_by = "false";
defparam \alu|Mult0~405 .enable_double_accum = "false";
defparam \alu|Mult0~405 .load_const_clock = "none";
defparam \alu|Mult0~405 .load_const_value = 0;
defparam \alu|Mult0~405 .mode_sub_location = 0;
defparam \alu|Mult0~405 .negate_clock = "none";
defparam \alu|Mult0~405 .operand_source_max = "input";
defparam \alu|Mult0~405 .operand_source_may = "input";
defparam \alu|Mult0~405 .operand_source_mbx = "input";
defparam \alu|Mult0~405 .operand_source_mby = "input";
defparam \alu|Mult0~405 .operation_mode = "m18x18_sumof2";
defparam \alu|Mult0~405 .output_clock = "none";
defparam \alu|Mult0~405 .preadder_subtract_a = "false";
defparam \alu|Mult0~405 .preadder_subtract_b = "false";
defparam \alu|Mult0~405 .result_a_width = 64;
defparam \alu|Mult0~405 .signed_max = "false";
defparam \alu|Mult0~405 .signed_may = "false";
defparam \alu|Mult0~405 .signed_mbx = "false";
defparam \alu|Mult0~405 .signed_mby = "false";
defparam \alu|Mult0~405 .sub_clock = "none";
defparam \alu|Mult0~405 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y8_N0
cyclonev_mac \alu|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\alumuxB|Output[17]~24_combout ,\alumuxB|Output[16]~23_combout ,\alumuxB|Output[15]~9_combout ,\alumuxB|Output[14]~22_combout ,\alumuxB|Output[13]~12_combout ,\alumuxB|Output[12]~13_combout ,\alumuxB|Output[11]~10_combout ,\alumuxB|Output[10]~11_combout ,
\alumuxB|Output[9]~8_combout ,\alumuxB|Output[8]~6_combout ,\alumuxB|Output[7]~7_combout ,\alumuxB|Output[6]~21_combout ,\alumuxB|Output[5]~0_combout ,\alumuxB|Output[4]~1_combout ,\alumuxB|Output[3]~2_combout ,\alumuxB|Output[2]~3_combout ,
\alumuxB|Output[1]~4_combout ,\alumuxB|Output[0]~5_combout }),
	.ay({\idex|RVALUE1[17]~SCLR_LUT_combout ,\idex|RVALUE1[16]~SCLR_LUT_combout ,\idex|RVALUE1[15]~SCLR_LUT_combout ,\idex|RVALUE1[14]~SCLR_LUT_combout ,\idex|RVALUE1[13]~SCLR_LUT_combout ,\idex|RVALUE1[12]~SCLR_LUT_combout ,\idex|RVALUE1[11]~SCLR_LUT_combout ,
\idex|RVALUE1[10]~SCLR_LUT_combout ,\idex|RVALUE1[9]~SCLR_LUT_combout ,\idex|RVALUE1[8]~SCLR_LUT_combout ,\idex|RVALUE1[7]~SCLR_LUT_combout ,\idex|RVALUE1[6]~SCLR_LUT_combout ,\idex|RVALUE1[5]~SCLR_LUT_combout ,\idex|RVALUE1[4]~SCLR_LUT_combout ,
\idex|RVALUE1[3]~SCLR_LUT_combout ,\idex|RVALUE1[2]~SCLR_LUT_combout ,\idex|RVALUE1[1]~SCLR_LUT_combout ,\idex|RVALUE1[0]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,!\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\alu|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \alu|Mult0~8 .accumulate_clock = "none";
defparam \alu|Mult0~8 .ax_clock = "none";
defparam \alu|Mult0~8 .ax_width = 18;
defparam \alu|Mult0~8 .ay_scan_in_clock = "0";
defparam \alu|Mult0~8 .ay_scan_in_width = 18;
defparam \alu|Mult0~8 .ay_use_scan_in = "false";
defparam \alu|Mult0~8 .az_clock = "none";
defparam \alu|Mult0~8 .bx_clock = "none";
defparam \alu|Mult0~8 .by_clock = "none";
defparam \alu|Mult0~8 .by_use_scan_in = "false";
defparam \alu|Mult0~8 .bz_clock = "none";
defparam \alu|Mult0~8 .coef_a_0 = 0;
defparam \alu|Mult0~8 .coef_a_1 = 0;
defparam \alu|Mult0~8 .coef_a_2 = 0;
defparam \alu|Mult0~8 .coef_a_3 = 0;
defparam \alu|Mult0~8 .coef_a_4 = 0;
defparam \alu|Mult0~8 .coef_a_5 = 0;
defparam \alu|Mult0~8 .coef_a_6 = 0;
defparam \alu|Mult0~8 .coef_a_7 = 0;
defparam \alu|Mult0~8 .coef_b_0 = 0;
defparam \alu|Mult0~8 .coef_b_1 = 0;
defparam \alu|Mult0~8 .coef_b_2 = 0;
defparam \alu|Mult0~8 .coef_b_3 = 0;
defparam \alu|Mult0~8 .coef_b_4 = 0;
defparam \alu|Mult0~8 .coef_b_5 = 0;
defparam \alu|Mult0~8 .coef_b_6 = 0;
defparam \alu|Mult0~8 .coef_b_7 = 0;
defparam \alu|Mult0~8 .coef_sel_a_clock = "none";
defparam \alu|Mult0~8 .coef_sel_b_clock = "none";
defparam \alu|Mult0~8 .delay_scan_out_ay = "false";
defparam \alu|Mult0~8 .delay_scan_out_by = "false";
defparam \alu|Mult0~8 .enable_double_accum = "false";
defparam \alu|Mult0~8 .load_const_clock = "none";
defparam \alu|Mult0~8 .load_const_value = 0;
defparam \alu|Mult0~8 .mode_sub_location = 0;
defparam \alu|Mult0~8 .negate_clock = "none";
defparam \alu|Mult0~8 .operand_source_max = "input";
defparam \alu|Mult0~8 .operand_source_may = "input";
defparam \alu|Mult0~8 .operand_source_mbx = "input";
defparam \alu|Mult0~8 .operand_source_mby = "input";
defparam \alu|Mult0~8 .operation_mode = "m18x18_full";
defparam \alu|Mult0~8 .output_clock = "none";
defparam \alu|Mult0~8 .preadder_subtract_a = "false";
defparam \alu|Mult0~8 .preadder_subtract_b = "false";
defparam \alu|Mult0~8 .result_a_width = 64;
defparam \alu|Mult0~8 .signed_max = "false";
defparam \alu|Mult0~8 .signed_may = "false";
defparam \alu|Mult0~8 .signed_mbx = "false";
defparam \alu|Mult0~8 .signed_mby = "false";
defparam \alu|Mult0~8 .sub_clock = "none";
defparam \alu|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N0
cyclonev_lcell_comb \alu|Mult0~342 (
// Equation(s):
// \alu|Mult0~342_sumout  = SUM(( \alu|Mult0~405_resulta  ) + ( \alu|Mult0~26  ) + ( !VCC ))
// \alu|Mult0~343  = CARRY(( \alu|Mult0~405_resulta  ) + ( \alu|Mult0~26  ) + ( !VCC ))

	.dataa(!\alu|Mult0~26 ),
	.datab(gnd),
	.datac(!\alu|Mult0~405_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~342_sumout ),
	.cout(\alu|Mult0~343 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~342 .extended_lut = "off";
defparam \alu|Mult0~342 .lut_mask = 64'h0000AAAA00000F0F;
defparam \alu|Mult0~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N3
cyclonev_lcell_comb \alu|Mult0~346 (
// Equation(s):
// \alu|Mult0~346_sumout  = SUM(( \alu|Mult0~27  ) + ( \alu|Mult0~406  ) + ( \alu|Mult0~343  ))
// \alu|Mult0~347  = CARRY(( \alu|Mult0~27  ) + ( \alu|Mult0~406  ) + ( \alu|Mult0~343  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mult0~27 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mult0~406 ),
	.datag(gnd),
	.cin(\alu|Mult0~343 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~346_sumout ),
	.cout(\alu|Mult0~347 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~346 .extended_lut = "off";
defparam \alu|Mult0~346 .lut_mask = 64'h0000FF0000000F0F;
defparam \alu|Mult0~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N6
cyclonev_lcell_comb \alu|Mult0~350 (
// Equation(s):
// \alu|Mult0~350_sumout  = SUM(( \alu|Mult0~407  ) + ( \alu|Mult0~28  ) + ( \alu|Mult0~347  ))
// \alu|Mult0~351  = CARRY(( \alu|Mult0~407  ) + ( \alu|Mult0~28  ) + ( \alu|Mult0~347  ))

	.dataa(gnd),
	.datab(!\alu|Mult0~407 ),
	.datac(!\alu|Mult0~28 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Mult0~347 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~350_sumout ),
	.cout(\alu|Mult0~351 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~350 .extended_lut = "off";
defparam \alu|Mult0~350 .lut_mask = 64'h0000F0F000003333;
defparam \alu|Mult0~350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N9
cyclonev_lcell_comb \alu|Mult0~354 (
// Equation(s):
// \alu|Mult0~354_sumout  = SUM(( \alu|Mult0~408  ) + ( \alu|Mult0~29  ) + ( \alu|Mult0~351  ))
// \alu|Mult0~355  = CARRY(( \alu|Mult0~408  ) + ( \alu|Mult0~29  ) + ( \alu|Mult0~351  ))

	.dataa(!\alu|Mult0~408 ),
	.datab(gnd),
	.datac(!\alu|Mult0~29 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Mult0~351 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~354_sumout ),
	.cout(\alu|Mult0~355 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~354 .extended_lut = "off";
defparam \alu|Mult0~354 .lut_mask = 64'h0000F0F000005555;
defparam \alu|Mult0~354 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N12
cyclonev_lcell_comb \alu|Mult0~358 (
// Equation(s):
// \alu|Mult0~358_sumout  = SUM(( \alu|Mult0~409  ) + ( \alu|Mult0~30  ) + ( \alu|Mult0~355  ))
// \alu|Mult0~359  = CARRY(( \alu|Mult0~409  ) + ( \alu|Mult0~30  ) + ( \alu|Mult0~355  ))

	.dataa(gnd),
	.datab(!\alu|Mult0~30 ),
	.datac(!\alu|Mult0~409 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Mult0~355 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~358_sumout ),
	.cout(\alu|Mult0~359 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~358 .extended_lut = "off";
defparam \alu|Mult0~358 .lut_mask = 64'h0000CCCC00000F0F;
defparam \alu|Mult0~358 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N15
cyclonev_lcell_comb \alu|Mult0~362 (
// Equation(s):
// \alu|Mult0~362_sumout  = SUM(( \alu|Mult0~31  ) + ( \alu|Mult0~410  ) + ( \alu|Mult0~359  ))
// \alu|Mult0~363  = CARRY(( \alu|Mult0~31  ) + ( \alu|Mult0~410  ) + ( \alu|Mult0~359  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mult0~31 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mult0~410 ),
	.datag(gnd),
	.cin(\alu|Mult0~359 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~362_sumout ),
	.cout(\alu|Mult0~363 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~362 .extended_lut = "off";
defparam \alu|Mult0~362 .lut_mask = 64'h0000FF0000000F0F;
defparam \alu|Mult0~362 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N18
cyclonev_lcell_comb \alu|Mult0~366 (
// Equation(s):
// \alu|Mult0~366_sumout  = SUM(( \alu|Mult0~32  ) + ( \alu|Mult0~411  ) + ( \alu|Mult0~363  ))
// \alu|Mult0~367  = CARRY(( \alu|Mult0~32  ) + ( \alu|Mult0~411  ) + ( \alu|Mult0~363  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mult0~411 ),
	.datad(!\alu|Mult0~32 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Mult0~363 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~366_sumout ),
	.cout(\alu|Mult0~367 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~366 .extended_lut = "off";
defparam \alu|Mult0~366 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Mult0~366 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N9
cyclonev_lcell_comb \alu|ShiftRight0~3 (
// Equation(s):
// \alu|ShiftRight0~3_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[28]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[29]~_Duplicate_1_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[31]~_Duplicate_1_q ))) ) ) ) 
// # ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[28]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[30]~_Duplicate_1_q ) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[28]~_Duplicate_1_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[29]~_Duplicate_1_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[31]~_Duplicate_1_q ))) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[28]~_Duplicate_1_q  & ( 
// (\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[30]~_Duplicate_1_q ) ) ) )

	.dataa(!\alumuxB|Output[1]~4_combout ),
	.datab(!\idex|RVALUE1[30]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE1[31]~_Duplicate_1_q ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~3 .extended_lut = "off";
defparam \alu|ShiftRight0~3 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \alu|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N30
cyclonev_lcell_comb \alu|ShiftRight0~2 (
// Equation(s):
// \alu|ShiftRight0~2_combout  = ( \alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[24]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[26]~_Duplicate_1_q ))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[27]~_Duplicate_1_q )) ) ) ) 
// # ( !\alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[24]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[25]~_Duplicate_1_q ) ) ) ) # ( \alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[24]~_Duplicate_1_q  & ( 
// (!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[26]~_Duplicate_1_q ))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[27]~_Duplicate_1_q )) ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[24]~_Duplicate_1_q  & ( 
// (\idex|RVALUE1[25]~_Duplicate_1_q  & \alumuxB|Output[0]~5_combout ) ) ) )

	.dataa(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[0]~5_combout ),
	.datae(!\alumuxB|Output[1]~4_combout ),
	.dataf(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~2 .extended_lut = "off";
defparam \alu|ShiftRight0~2 .lut_mask = 64'h00550F33FF550F33;
defparam \alu|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N51
cyclonev_lcell_comb \alu|ShiftRight0~40 (
// Equation(s):
// \alu|ShiftRight0~40_combout  = ( \alu|ShiftRight0~2_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~3_combout ))) ) ) # ( !\alu|ShiftRight0~2_combout  & ( (\alu|ShiftRight0~3_combout  & 
// (!\alumuxB|Output[3]~2_combout  & \alumuxB|Output[2]~3_combout )) ) )

	.dataa(!\alu|ShiftRight0~3_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(!\alumuxB|Output[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~40 .extended_lut = "off";
defparam \alu|ShiftRight0~40 .lut_mask = 64'h04040404C4C4C4C4;
defparam \alu|ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N57
cyclonev_lcell_comb \alu|ALUOut~20 (
// Equation(s):
// \alu|ALUOut~20_combout  = ( !\alumuxB|Output[24]~20_combout  & ( !\idex|RVALUE1[24]~_Duplicate_1_q  ) )

	.dataa(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alumuxB|Output[24]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~20 .extended_lut = "off";
defparam \alu|ALUOut~20 .lut_mask = 64'hAAAAAAAA00000000;
defparam \alu|ALUOut~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N30
cyclonev_lcell_comb \alu|ShiftLeft0~38 (
// Equation(s):
// \alu|ShiftLeft0~38_combout  = ( \idex|RVALUE1[21]~_Duplicate_1_q  & ( \alumuxB|Output[0]~5_combout  & ( (\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[23]~_Duplicate_1_q ) ) ) ) # ( !\idex|RVALUE1[21]~_Duplicate_1_q  & ( \alumuxB|Output[0]~5_combout  & 
// ( (\idex|RVALUE1[23]~_Duplicate_1_q  & !\alumuxB|Output[1]~4_combout ) ) ) ) # ( \idex|RVALUE1[21]~_Duplicate_1_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[24]~_Duplicate_1_q ))) # 
// (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[22]~_Duplicate_1_q )) ) ) ) # ( !\idex|RVALUE1[21]~_Duplicate_1_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[24]~_Duplicate_1_q ))) # 
// (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[22]~_Duplicate_1_q )) ) ) )

	.dataa(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~38 .extended_lut = "off";
defparam \alu|ShiftLeft0~38 .lut_mask = 64'h0F550F55330033FF;
defparam \alu|ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N54
cyclonev_lcell_comb \alu|ShiftLeft0~30 (
// Equation(s):
// \alu|ShiftLeft0~30_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[13]~_Duplicate_2_q  & ( (\idex|RVALUE1[15]~_Duplicate_2_q ) # (\alumuxB|Output[1]~4_combout ) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[13]~_Duplicate_2_q  & 
// ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[16]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[14]~_Duplicate_2_q )) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[13]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[15]~_Duplicate_2_q ) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[13]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[16]~_Duplicate_2_q ))) # 
// (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[14]~_Duplicate_2_q )) ) ) )

	.dataa(!\alumuxB|Output[1]~4_combout ),
	.datab(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.datac(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~30 .extended_lut = "off";
defparam \alu|ShiftLeft0~30 .lut_mask = 64'h05AF222205AF7777;
defparam \alu|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N42
cyclonev_lcell_comb \alu|ShiftLeft0~34 (
// Equation(s):
// \alu|ShiftLeft0~34_combout  = ( \idex|RVALUE1[18]~_Duplicate_1_q  & ( \alumuxB|Output[1]~4_combout  & ( (!\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[17]~_Duplicate_2_q ) ) ) ) # ( !\idex|RVALUE1[18]~_Duplicate_1_q  & ( \alumuxB|Output[1]~4_combout  & 
// ( (\idex|RVALUE1[17]~_Duplicate_2_q  & \alumuxB|Output[0]~5_combout ) ) ) ) # ( \idex|RVALUE1[18]~_Duplicate_1_q  & ( !\alumuxB|Output[1]~4_combout  & ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[20]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout 
//  & ((\idex|RVALUE1[19]~_Duplicate_1_q ))) ) ) ) # ( !\idex|RVALUE1[18]~_Duplicate_1_q  & ( !\alumuxB|Output[1]~4_combout  & ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[20]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout  & 
// ((\idex|RVALUE1[19]~_Duplicate_1_q ))) ) ) )

	.dataa(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datac(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[0]~5_combout ),
	.datae(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.dataf(!\alumuxB|Output[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~34 .extended_lut = "off";
defparam \alu|ShiftLeft0~34 .lut_mask = 64'h550F550F0033FF33;
defparam \alu|ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N36
cyclonev_lcell_comb \alu|ShiftLeft0~22 (
// Equation(s):
// \alu|ShiftLeft0~22_combout  = ( \idex|RVALUE1[10]~_Duplicate_2_q  & ( \idex|RVALUE1[9]~_Duplicate_2_q  & ( ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[12]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[11]~_Duplicate_2_q )))) # 
// (\alumuxB|Output[1]~4_combout ) ) ) ) # ( !\idex|RVALUE1[10]~_Duplicate_2_q  & ( \idex|RVALUE1[9]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[12]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout 
//  & ((\idex|RVALUE1[11]~_Duplicate_2_q ))))) # (\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout )))) ) ) ) # ( \idex|RVALUE1[10]~_Duplicate_2_q  & ( !\idex|RVALUE1[9]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & 
// ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[12]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[11]~_Duplicate_2_q ))))) # (\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout )))) ) ) ) # ( 
// !\idex|RVALUE1[10]~_Duplicate_2_q  & ( !\idex|RVALUE1[9]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[12]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[11]~_Duplicate_2_q 
// ))))) ) ) )

	.dataa(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\alumuxB|Output[0]~5_combout ),
	.datad(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~22 .extended_lut = "off";
defparam \alu|ShiftLeft0~22 .lut_mask = 64'h404C707C434F737F;
defparam \alu|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~108 (
// Equation(s):
// \exmen|MEMORYADDRESS~108_combout  = ( \alumuxB|Output[3]~2_combout  & ( \alu|ShiftLeft0~22_combout  & ( (\alu|ShiftLeft0~30_combout ) # (\alumuxB|Output[2]~3_combout ) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( \alu|ShiftLeft0~22_combout  & ( 
// (!\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~38_combout )) # (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~34_combout ))) ) ) ) # ( \alumuxB|Output[3]~2_combout  & ( !\alu|ShiftLeft0~22_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// \alu|ShiftLeft0~30_combout ) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( !\alu|ShiftLeft0~22_combout  & ( (!\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~38_combout )) # (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~34_combout ))) ) ) )

	.dataa(!\alumuxB|Output[2]~3_combout ),
	.datab(!\alu|ShiftLeft0~38_combout ),
	.datac(!\alu|ShiftLeft0~30_combout ),
	.datad(!\alu|ShiftLeft0~34_combout ),
	.datae(!\alumuxB|Output[3]~2_combout ),
	.dataf(!\alu|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~108 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~108 .lut_mask = 64'h22770A0A22775F5F;
defparam \exmen|MEMORYADDRESS~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N36
cyclonev_lcell_comb \alu|ShiftLeft0~15 (
// Equation(s):
// \alu|ShiftLeft0~15_combout  = ( \alu|ShiftLeft0~14_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftLeft0~5_combout )))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~0_combout  & 
// ((!\alumuxB|Output[2]~3_combout )))) ) ) # ( !\alu|ShiftLeft0~14_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((\alu|ShiftLeft0~5_combout  & \alumuxB|Output[2]~3_combout )))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~0_combout  & 
// ((!\alumuxB|Output[2]~3_combout )))) ) )

	.dataa(!\alumuxB|Output[3]~2_combout ),
	.datab(!\alu|ShiftLeft0~0_combout ),
	.datac(!\alu|ShiftLeft0~5_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~15 .extended_lut = "off";
defparam \alu|ShiftLeft0~15 .lut_mask = 64'h110A110ABB0ABB0A;
defparam \alu|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~170 (
// Equation(s):
// \exmen|MEMORYADDRESS~170_combout  = ( \alu|ShiftLeft0~15_combout  & ( \idex|RVALUE1[24]~_Duplicate_1_q  & ( (!\exmen|MEMORYADDRESS~79_combout  & (\alumuxB|Output[24]~20_combout )) # (\exmen|MEMORYADDRESS~79_combout  & (((\alumuxB|Output[4]~1_combout ) # 
// (\exmen|MEMORYADDRESS~108_combout )))) ) ) ) # ( !\alu|ShiftLeft0~15_combout  & ( \idex|RVALUE1[24]~_Duplicate_1_q  & ( (!\exmen|MEMORYADDRESS~79_combout  & (\alumuxB|Output[24]~20_combout )) # (\exmen|MEMORYADDRESS~79_combout  & 
// (((\exmen|MEMORYADDRESS~108_combout  & !\alumuxB|Output[4]~1_combout )))) ) ) ) # ( \alu|ShiftLeft0~15_combout  & ( !\idex|RVALUE1[24]~_Duplicate_1_q  & ( (\exmen|MEMORYADDRESS~79_combout  & ((\alumuxB|Output[4]~1_combout ) # 
// (\exmen|MEMORYADDRESS~108_combout ))) ) ) ) # ( !\alu|ShiftLeft0~15_combout  & ( !\idex|RVALUE1[24]~_Duplicate_1_q  & ( (\exmen|MEMORYADDRESS~79_combout  & (\exmen|MEMORYADDRESS~108_combout  & !\alumuxB|Output[4]~1_combout )) ) ) )

	.dataa(!\alumuxB|Output[24]~20_combout ),
	.datab(!\exmen|MEMORYADDRESS~79_combout ),
	.datac(!\exmen|MEMORYADDRESS~108_combout ),
	.datad(!\alumuxB|Output[4]~1_combout ),
	.datae(!\alu|ShiftLeft0~15_combout ),
	.dataf(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~170 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~170 .lut_mask = 64'h0300033347444777;
defparam \exmen|MEMORYADDRESS~170 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~171 (
// Equation(s):
// \exmen|MEMORYADDRESS~171_combout  = ( \exmen|MEMORYADDRESS~29_combout  & ( \exmen|MEMORYADDRESS~170_combout  & ( (!\exmen|MEMORYADDRESS~28_combout  & (((!\alu|ALUOut~20_combout )))) # (\exmen|MEMORYADDRESS~28_combout  & (((!\idex|OPCODE [0])) # 
// (\alu|ShiftRight0~40_combout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~29_combout  & ( \exmen|MEMORYADDRESS~170_combout  & ( \exmen|MEMORYADDRESS~28_combout  ) ) ) # ( \exmen|MEMORYADDRESS~29_combout  & ( !\exmen|MEMORYADDRESS~170_combout  & ( 
// (!\exmen|MEMORYADDRESS~28_combout  & (((!\alu|ALUOut~20_combout )))) # (\exmen|MEMORYADDRESS~28_combout  & (\alu|ShiftRight0~40_combout  & ((\idex|OPCODE [0])))) ) ) ) # ( !\exmen|MEMORYADDRESS~29_combout  & ( !\exmen|MEMORYADDRESS~170_combout  & ( 
// \exmen|MEMORYADDRESS~28_combout  ) ) )

	.dataa(!\exmen|MEMORYADDRESS~28_combout ),
	.datab(!\alu|ShiftRight0~40_combout ),
	.datac(!\alu|ALUOut~20_combout ),
	.datad(!\idex|OPCODE [0]),
	.datae(!\exmen|MEMORYADDRESS~29_combout ),
	.dataf(!\exmen|MEMORYADDRESS~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~171 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~171 .lut_mask = 64'h5555A0B15555F5B1;
defparam \exmen|MEMORYADDRESS~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N9
cyclonev_lcell_comb \alu|Add0~89 (
// Equation(s):
// \alu|Add0~89_sumout  = SUM(( \idex|RVALUE1[22]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [22]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~86  ))
// \alu|Add0~90  = CARRY(( \idex|RVALUE1[22]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [22]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~86  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [22]),
	.datag(gnd),
	.cin(\alu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~89_sumout ),
	.cout(\alu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~89 .extended_lut = "off";
defparam \alu|Add0~89 .lut_mask = 64'h000011DD00000F0F;
defparam \alu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N12
cyclonev_lcell_comb \alu|Add0~93 (
// Equation(s):
// \alu|Add0~93_sumout  = SUM(( \idex|RVALUE1[23]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [23]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~90  ))
// \alu|Add0~94  = CARRY(( \idex|RVALUE1[23]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [23]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~90  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(gnd),
	.datac(!\idex|BSELECTOR [0]),
	.datad(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [23]),
	.datag(gnd),
	.cin(\alu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~93_sumout ),
	.cout(\alu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~93 .extended_lut = "off";
defparam \alu|Add0~93 .lut_mask = 64'h000005F5000000FF;
defparam \alu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N15
cyclonev_lcell_comb \alu|Add0~97 (
// Equation(s):
// \alu|Add0~97_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [24]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[24]~_Duplicate_1_q  ) + ( \alu|Add0~94  ))
// \alu|Add0~98  = CARRY(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [24]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[24]~_Duplicate_1_q  ) + ( \alu|Add0~94  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~97_sumout ),
	.cout(\alu|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~97 .extended_lut = "off";
defparam \alu|Add0~97 .lut_mask = 64'h0000FF000000E2E2;
defparam \alu|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~172 (
// Equation(s):
// \exmen|MEMORYADDRESS~172_combout  = ( \exmen|MEMORYADDRESS~29_combout  & ( \exmen|MEMORYADDRESS~170_combout  & ( (!\exmen|MEMORYADDRESS~79_combout ) # (\exmen|MEMORYADDRESS~171_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~29_combout  & ( 
// \exmen|MEMORYADDRESS~170_combout  & ( ((!\exmen|MEMORYADDRESS~79_combout ) # (\alu|Add0~97_sumout )) # (\exmen|MEMORYADDRESS~171_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~29_combout  & ( !\exmen|MEMORYADDRESS~170_combout  & ( 
// (\exmen|MEMORYADDRESS~171_combout  & \exmen|MEMORYADDRESS~79_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~29_combout  & ( !\exmen|MEMORYADDRESS~170_combout  & ( (\exmen|MEMORYADDRESS~79_combout  & ((\alu|Add0~97_sumout ) # (\exmen|MEMORYADDRESS~171_combout 
// ))) ) ) )

	.dataa(gnd),
	.datab(!\exmen|MEMORYADDRESS~171_combout ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\alu|Add0~97_sumout ),
	.datae(!\exmen|MEMORYADDRESS~29_combout ),
	.dataf(!\exmen|MEMORYADDRESS~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~172 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~172 .lut_mask = 64'h030F0303F3FFF3F3;
defparam \exmen|MEMORYADDRESS~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N54
cyclonev_lcell_comb \alu|Add1~73 (
// Equation(s):
// \alu|Add1~73_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [18]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[18]~_Duplicate_1_q  ) + ( \alu|Add1~70  ))
// \alu|Add1~74  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [18]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[18]~_Duplicate_1_q  ) + ( \alu|Add1~70  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~73_sumout ),
	.cout(\alu|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~73 .extended_lut = "off";
defparam \alu|Add1~73 .lut_mask = 64'h0000FF0000001D1D;
defparam \alu|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N57
cyclonev_lcell_comb \alu|Add1~77 (
// Equation(s):
// \alu|Add1~77_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [19]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[19]~_Duplicate_1_q  ) + ( \alu|Add1~74  ))
// \alu|Add1~78  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [19]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[19]~_Duplicate_1_q  ) + ( \alu|Add1~74  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~77_sumout ),
	.cout(\alu|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~77 .extended_lut = "off";
defparam \alu|Add1~77 .lut_mask = 64'h0000FF0000001D1D;
defparam \alu|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N0
cyclonev_lcell_comb \alu|Add1~81 (
// Equation(s):
// \alu|Add1~81_sumout  = SUM(( \idex|RVALUE1[20]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [20]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \alu|Add1~78  ))
// \alu|Add1~82  = CARRY(( \idex|RVALUE1[20]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [20]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \alu|Add1~78  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [16]),
	.datac(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [20]),
	.datag(gnd),
	.cin(\alu|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~81_sumout ),
	.cout(\alu|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~81 .extended_lut = "off";
defparam \alu|Add1~81 .lut_mask = 64'h0000EE4400000F0F;
defparam \alu|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N3
cyclonev_lcell_comb \alu|Add1~85 (
// Equation(s):
// \alu|Add1~85_sumout  = SUM(( \idex|RVALUE1[21]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [21]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \alu|Add1~82  ))
// \alu|Add1~86  = CARRY(( \idex|RVALUE1[21]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [21]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \alu|Add1~82  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [16]),
	.datac(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [21]),
	.datag(gnd),
	.cin(\alu|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~85_sumout ),
	.cout(\alu|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~85 .extended_lut = "off";
defparam \alu|Add1~85 .lut_mask = 64'h0000EE4400000F0F;
defparam \alu|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N6
cyclonev_lcell_comb \alu|Add1~89 (
// Equation(s):
// \alu|Add1~89_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [22]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[22]~_Duplicate_1_q  ) + ( \alu|Add1~86  ))
// \alu|Add1~90  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [22]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[22]~_Duplicate_1_q  ) + ( \alu|Add1~86  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [16]),
	.datac(!\idex|RVALUE2 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~89_sumout ),
	.cout(\alu|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~89 .extended_lut = "off";
defparam \alu|Add1~89 .lut_mask = 64'h0000FF0000001B1B;
defparam \alu|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N9
cyclonev_lcell_comb \alu|Add1~93 (
// Equation(s):
// \alu|Add1~93_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [23]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[23]~_Duplicate_1_q  ) + ( \alu|Add1~90  ))
// \alu|Add1~94  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [23]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[23]~_Duplicate_1_q  ) + ( \alu|Add1~90  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [16]),
	.datac(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE2 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~93_sumout ),
	.cout(\alu|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~93 .extended_lut = "off";
defparam \alu|Add1~93 .lut_mask = 64'h0000F0F0000011BB;
defparam \alu|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N12
cyclonev_lcell_comb \alu|Add1~97 (
// Equation(s):
// \alu|Add1~97_sumout  = SUM(( \idex|RVALUE1[24]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [24]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \alu|Add1~94  ))
// \alu|Add1~98  = CARRY(( \idex|RVALUE1[24]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [24]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \alu|Add1~94  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [16]),
	.datac(gnd),
	.datad(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [24]),
	.datag(gnd),
	.cin(\alu|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~97_sumout ),
	.cout(\alu|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~97 .extended_lut = "off";
defparam \alu|Add1~97 .lut_mask = 64'h0000EE44000000FF;
defparam \alu|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~194 (
// Equation(s):
// \exmen|MEMORYADDRESS~194_combout  = ( !\exmen|MEMORYADDRESS~86_combout  & ( (((\alu|Add1~97_sumout ))) ) ) # ( \exmen|MEMORYADDRESS~86_combout  & ( (\exmen|MEMORYADDRESS~172_combout  & ((((!\exmen|MEMORYADDRESS~79_combout ) # 
// (!\exmen|MEMORYADDRESS~171_combout )) # (\exmen|MEMORYADDRESS~29_combout )) # (\alu|Mult0~366_sumout ))) ) )

	.dataa(!\alu|Mult0~366_sumout ),
	.datab(!\exmen|MEMORYADDRESS~29_combout ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\exmen|MEMORYADDRESS~172_combout ),
	.datae(!\exmen|MEMORYADDRESS~86_combout ),
	.dataf(!\exmen|MEMORYADDRESS~171_combout ),
	.datag(!\alu|Add1~97_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~194 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~194 .lut_mask = 64'h0F0F00FF0F0F00F7;
defparam \exmen|MEMORYADDRESS~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N18
cyclonev_lcell_comb \exmen|MEMORYADDRESS[18]~94 (
// Equation(s):
// \exmen|MEMORYADDRESS[18]~94_combout  = ( !\idex|OPCODE [3] & ( !\idex|OPCODE [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|OPCODE [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS[18]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[18]~94 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS[18]~94 .lut_mask = 64'hF0F0F0F000000000;
defparam \exmen|MEMORYADDRESS[18]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~5 (
// Equation(s):
// \exmen|MEMORYADDRESS~5_combout  = ( !\idex|IMMVALUE [16] & ( \idex|RVALUE2 [26] & ( \idex|BSELECTOR [0] ) ) ) # ( \idex|IMMVALUE [16] & ( !\idex|RVALUE2 [26] & ( (!\idex|RVALUE2 [28] & (!\idex|BSELECTOR [0] & (!\idex|RVALUE2 [25] & !\idex|RVALUE2 [27]))) 
// ) ) ) # ( !\idex|IMMVALUE [16] & ( !\idex|RVALUE2 [26] & ( ((!\idex|RVALUE2 [28] & (!\idex|RVALUE2 [25] & !\idex|RVALUE2 [27]))) # (\idex|BSELECTOR [0]) ) ) )

	.dataa(!\idex|RVALUE2 [28]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [25]),
	.datad(!\idex|RVALUE2 [27]),
	.datae(!\idex|IMMVALUE [16]),
	.dataf(!\idex|RVALUE2 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~5 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~5 .lut_mask = 64'hB333800033330000;
defparam \exmen|MEMORYADDRESS~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~4 (
// Equation(s):
// \exmen|MEMORYADDRESS~4_combout  = ( !\idex|IMMVALUE [16] & ( \idex|RVALUE2 [23] & ( \idex|BSELECTOR [0] ) ) ) # ( \idex|IMMVALUE [16] & ( !\idex|RVALUE2 [23] & ( (!\idex|RVALUE2 [21] & (!\idex|RVALUE2 [24] & (!\idex|RVALUE2 [22] & !\idex|BSELECTOR [0]))) 
// ) ) ) # ( !\idex|IMMVALUE [16] & ( !\idex|RVALUE2 [23] & ( ((!\idex|RVALUE2 [21] & (!\idex|RVALUE2 [24] & !\idex|RVALUE2 [22]))) # (\idex|BSELECTOR [0]) ) ) )

	.dataa(!\idex|RVALUE2 [21]),
	.datab(!\idex|RVALUE2 [24]),
	.datac(!\idex|RVALUE2 [22]),
	.datad(!\idex|BSELECTOR [0]),
	.datae(!\idex|IMMVALUE [16]),
	.dataf(!\idex|RVALUE2 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~4 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~4 .lut_mask = 64'h80FF800000FF0000;
defparam \exmen|MEMORYADDRESS~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS~91 (
// Equation(s):
// \exmen|MEMORYADDRESS~91_combout  = ( \idex|OPCODE [2] & ( \idex|BSELECTOR [0] & ( !\idex|IMMVALUE [16] ) ) ) # ( \idex|OPCODE [2] & ( !\idex|BSELECTOR [0] & ( (!\idex|RVALUE2 [29] & (!\idex|RVALUE2 [30] & !\idex|RVALUE2 [31])) ) ) )

	.dataa(!\idex|RVALUE2 [29]),
	.datab(!\idex|RVALUE2 [30]),
	.datac(!\idex|RVALUE2 [31]),
	.datad(!\idex|IMMVALUE [16]),
	.datae(!\idex|OPCODE [2]),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~91 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~91 .lut_mask = 64'h000080800000FF00;
defparam \exmen|MEMORYADDRESS~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~92 (
// Equation(s):
// \exmen|MEMORYADDRESS~92_combout  = ( \exmen|MEMORYADDRESS~91_combout  & ( \exmen|MEMORYADDRESS~1_combout  & ( (\exmen|MEMORYADDRESS~5_combout  & (\exmen|MEMORYADDRESS~4_combout  & (\exmen|MEMORYADDRESS~2_combout  & \exmen|MEMORYADDRESS~3_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~5_combout ),
	.datab(!\exmen|MEMORYADDRESS~4_combout ),
	.datac(!\exmen|MEMORYADDRESS~2_combout ),
	.datad(!\exmen|MEMORYADDRESS~3_combout ),
	.datae(!\exmen|MEMORYADDRESS~91_combout ),
	.dataf(!\exmen|MEMORYADDRESS~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~92 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~92 .lut_mask = 64'h0000000000000001;
defparam \exmen|MEMORYADDRESS~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS[18]~93 (
// Equation(s):
// \exmen|MEMORYADDRESS[18]~93_combout  = ( \idex|BSELECTOR [0] & ( (\idex|OPCODE [0] & \idex|IMMVALUE [4]) ) ) # ( !\idex|BSELECTOR [0] & ( (\idex|OPCODE [0] & \idex|RVALUE2 [4]) ) )

	.dataa(gnd),
	.datab(!\idex|OPCODE [0]),
	.datac(!\idex|IMMVALUE [4]),
	.datad(!\idex|RVALUE2 [4]),
	.datae(gnd),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS[18]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[18]~93 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS[18]~93 .lut_mask = 64'h0033003303030303;
defparam \exmen|MEMORYADDRESS[18]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N51
cyclonev_lcell_comb \exmen|MEMORYADDRESS[18]~95 (
// Equation(s):
// \exmen|MEMORYADDRESS[18]~95_combout  = ( \exmen|MEMORYADDRESS~9_combout  & ( \idex|OPCODE [4] & ( ((\exmen|MEMORYADDRESS[18]~94_combout  & ((!\exmen|MEMORYADDRESS~92_combout ) # (\exmen|MEMORYADDRESS[18]~93_combout )))) # (\Reset~input_o ) ) ) ) # ( 
// !\exmen|MEMORYADDRESS~9_combout  & ( \idex|OPCODE [4] & ( (\Reset~input_o ) # (\exmen|MEMORYADDRESS[18]~94_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~9_combout  & ( !\idex|OPCODE [4] ) ) # ( !\exmen|MEMORYADDRESS~9_combout  & ( !\idex|OPCODE [4] ) )

	.dataa(!\exmen|MEMORYADDRESS[18]~94_combout ),
	.datab(!\exmen|MEMORYADDRESS~92_combout ),
	.datac(!\Reset~input_o ),
	.datad(!\exmen|MEMORYADDRESS[18]~93_combout ),
	.datae(!\exmen|MEMORYADDRESS~9_combout ),
	.dataf(!\idex|OPCODE [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[18]~95 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS[18]~95 .lut_mask = 64'hFFFFFFFF5F5F4F5F;
defparam \exmen|MEMORYADDRESS[18]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N38
dffeas \exmen|MEMORYADDRESS[24] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [24]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[24] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N0
cyclonev_lcell_comb \datamen|DataOut[24]~feeder (
// Equation(s):
// \datamen|DataOut[24]~feeder_combout  = ( \exmen|MEMORYADDRESS [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|DataOut[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|DataOut[24]~feeder .extended_lut = "off";
defparam \datamen|DataOut[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamen|DataOut[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N1
dffeas \datamen|DataOut[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datamen|DataOut[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(gnd),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[24] .is_wysiwyg = "true";
defparam \datamen|DataOut[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N33
cyclonev_lcell_comb \menwb|WRITEDATA[24]~feeder (
// Equation(s):
// \menwb|WRITEDATA[24]~feeder_combout  = ( \datamen|DataOut [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamen|DataOut [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\menwb|WRITEDATA[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \menwb|WRITEDATA[24]~feeder .extended_lut = "off";
defparam \menwb|WRITEDATA[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \menwb|WRITEDATA[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N35
dffeas \menwb|WRITEDATA[24] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\menwb|WRITEDATA[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [24]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[24] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N20
dffeas \regbank|Register[20][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[20][24] .is_wysiwyg = "true";
defparam \regbank|Register[20][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N0
cyclonev_lcell_comb \idex|RVALUE1~287 (
// Equation(s):
// \idex|RVALUE1~287_combout  = ( \regbank|Register[28][24]~q  & ( \reg1|Mux2~0_combout  & ( (\reg1|Mux1~0_combout ) # (\regbank|Register[20][24]~q ) ) ) ) # ( !\regbank|Register[28][24]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[20][24]~q  & 
// !\reg1|Mux1~0_combout ) ) ) ) # ( \regbank|Register[28][24]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\regbank|Register[16][24]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][24]~q )) ) ) ) # ( !\regbank|Register[28][24]~q  & 
// ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\regbank|Register[16][24]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][24]~q )) ) ) )

	.dataa(!\regbank|Register[20][24]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[24][24]~q ),
	.datad(!\regbank|Register[16][24]~q ),
	.datae(!\regbank|Register[28][24]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~287 .extended_lut = "off";
defparam \idex|RVALUE1~287 .lut_mask = 64'h03CF03CF44447777;
defparam \idex|RVALUE1~287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \idex|RVALUE1~289 (
// Equation(s):
// \idex|RVALUE1~289_combout  = ( \regbank|Register[30][24]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[26][24]~q ) ) ) ) # ( !\regbank|Register[30][24]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[26][24]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[30][24]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][24]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][24]~q )) ) ) ) # ( !\regbank|Register[30][24]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][24]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][24]~q )) ) ) )

	.dataa(!\regbank|Register[22][24]~q ),
	.datab(!\regbank|Register[26][24]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[18][24]~q ),
	.datae(!\regbank|Register[30][24]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~289 .extended_lut = "off";
defparam \idex|RVALUE1~289 .lut_mask = 64'h05F505F530303F3F;
defparam \idex|RVALUE1~289 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N54
cyclonev_lcell_comb \idex|RVALUE1~288 (
// Equation(s):
// \idex|RVALUE1~288_combout  = ( \regbank|Register[29][24]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[25][24]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[29][24]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[25][24]~q ) ) ) ) # ( \regbank|Register[29][24]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][24]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][24]~q ))) ) ) ) # ( 
// !\regbank|Register[29][24]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][24]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][24]~q ))) ) ) )

	.dataa(!\regbank|Register[17][24]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[21][24]~q ),
	.datad(!\regbank|Register[25][24]~q ),
	.datae(!\regbank|Register[29][24]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~288 .extended_lut = "off";
defparam \idex|RVALUE1~288 .lut_mask = 64'h4747474700CC33FF;
defparam \idex|RVALUE1~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N24
cyclonev_lcell_comb \idex|RVALUE1~290 (
// Equation(s):
// \idex|RVALUE1~290_combout  = ( \regbank|Register[31][24]~q  & ( \regbank|Register[19][24]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[23][24]~q ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[27][24]~q ) # 
// (\reg1|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[31][24]~q  & ( \regbank|Register[19][24]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[23][24]~q ))) # (\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & 
// \regbank|Register[27][24]~q )))) ) ) ) # ( \regbank|Register[31][24]~q  & ( !\regbank|Register[19][24]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[23][24]~q  & (\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[27][24]~q ) # 
// (\reg1|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[31][24]~q  & ( !\regbank|Register[19][24]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[23][24]~q  & (\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & 
// \regbank|Register[27][24]~q )))) ) ) )

	.dataa(!\regbank|Register[23][24]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[27][24]~q ),
	.datae(!\regbank|Register[31][24]~q ),
	.dataf(!\regbank|Register[19][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~290 .extended_lut = "off";
defparam \idex|RVALUE1~290 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \idex|RVALUE1~291 (
// Equation(s):
// \idex|RVALUE1~291_combout  = ( \idex|RVALUE1~288_combout  & ( \idex|RVALUE1~290_combout  & ( ((!\reg1|Mux3~0_combout  & (\idex|RVALUE1~287_combout )) # (\reg1|Mux3~0_combout  & ((\idex|RVALUE1~289_combout )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\idex|RVALUE1~288_combout  & ( \idex|RVALUE1~290_combout  & ( (!\reg1|Mux3~0_combout  & (\idex|RVALUE1~287_combout  & ((!\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout ) # (\idex|RVALUE1~289_combout )))) ) ) ) # ( 
// \idex|RVALUE1~288_combout  & ( !\idex|RVALUE1~290_combout  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\idex|RVALUE1~287_combout ))) # (\reg1|Mux3~0_combout  & (((\idex|RVALUE1~289_combout  & !\reg1|Mux4~0_combout )))) ) ) ) # ( 
// !\idex|RVALUE1~288_combout  & ( !\idex|RVALUE1~290_combout  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\idex|RVALUE1~287_combout )) # (\reg1|Mux3~0_combout  & ((\idex|RVALUE1~289_combout ))))) ) ) )

	.dataa(!\idex|RVALUE1~287_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\idex|RVALUE1~289_combout ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\idex|RVALUE1~288_combout ),
	.dataf(!\idex|RVALUE1~290_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~291 .extended_lut = "off";
defparam \idex|RVALUE1~291 .lut_mask = 64'h470047CC473347FF;
defparam \idex|RVALUE1~291 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \idex|RVALUE1~295 (
// Equation(s):
// \idex|RVALUE1~295_combout  = ( \regbank|Register[3][24]~q  & ( \regbank|Register[0][24]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[1][24]~q )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[2][24]~q ))) ) ) ) # ( !\regbank|Register[3][24]~q  & ( \regbank|Register[0][24]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[1][24]~q )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][24]~q  & 
// ((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[3][24]~q  & ( !\regbank|Register[0][24]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[1][24]~q  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[2][24]~q ))) ) ) ) # ( !\regbank|Register[3][24]~q  & ( !\regbank|Register[0][24]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[1][24]~q  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][24]~q  & 
// ((!\reg1|Mux4~0_combout )))) ) ) )

	.dataa(!\regbank|Register[2][24]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[1][24]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[3][24]~q ),
	.dataf(!\regbank|Register[0][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~295 .extended_lut = "off";
defparam \idex|RVALUE1~295 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \idex|RVALUE1~295 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \idex|RVALUE1~294 (
// Equation(s):
// \idex|RVALUE1~294_combout  = ( \regbank|Register[7][24]~q  & ( \regbank|Register[6][24]~q  & ( ((!\reg1|Mux4~0_combout  & ((\regbank|Register[4][24]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[5][24]~q ))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][24]~q  & ( \regbank|Register[6][24]~q  & ( (!\reg1|Mux4~0_combout  & (((\regbank|Register[4][24]~q ) # (\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (\regbank|Register[5][24]~q  & (!\reg1|Mux3~0_combout ))) ) ) ) # ( 
// \regbank|Register[7][24]~q  & ( !\regbank|Register[6][24]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout  & \regbank|Register[4][24]~q )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\regbank|Register[5][24]~q ))) ) ) ) # ( 
// !\regbank|Register[7][24]~q  & ( !\regbank|Register[6][24]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[4][24]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[5][24]~q )))) ) ) )

	.dataa(!\regbank|Register[5][24]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[4][24]~q ),
	.datae(!\regbank|Register[7][24]~q ),
	.dataf(!\regbank|Register[6][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~294 .extended_lut = "off";
defparam \idex|RVALUE1~294 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \idex|RVALUE1~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \idex|RVALUE1~293 (
// Equation(s):
// \idex|RVALUE1~293_combout  = ( \regbank|Register[15][24]~q  & ( \regbank|Register[13][24]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][24]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][24]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][24]~q  & ( \regbank|Register[13][24]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[12][24]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[14][24]~q  & !\reg1|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[15][24]~q  & ( !\regbank|Register[13][24]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[12][24]~q  & ((!\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout ) # (\regbank|Register[14][24]~q )))) ) ) ) # ( 
// !\regbank|Register[15][24]~q  & ( !\regbank|Register[13][24]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][24]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][24]~q ))))) ) ) )

	.dataa(!\regbank|Register[12][24]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[14][24]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[15][24]~q ),
	.dataf(!\regbank|Register[13][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~293 .extended_lut = "off";
defparam \idex|RVALUE1~293 .lut_mask = 64'h4700473347CC47FF;
defparam \idex|RVALUE1~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \idex|RVALUE1~296 (
// Equation(s):
// \idex|RVALUE1~296_combout  = ( \idex|RVALUE1~293_combout  & ( \reg1|Mux2~0_combout  & ( (\idex|RVALUE1~294_combout ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\idex|RVALUE1~293_combout  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & 
// \idex|RVALUE1~294_combout ) ) ) ) # ( \idex|RVALUE1~293_combout  & ( !\reg1|Mux2~0_combout  & ( (\idex|RVALUE1~295_combout  & !\reg1|Mux1~0_combout ) ) ) ) # ( !\idex|RVALUE1~293_combout  & ( !\reg1|Mux2~0_combout  & ( (\idex|RVALUE1~295_combout  & 
// !\reg1|Mux1~0_combout ) ) ) )

	.dataa(!\idex|RVALUE1~295_combout ),
	.datab(gnd),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\idex|RVALUE1~294_combout ),
	.datae(!\idex|RVALUE1~293_combout ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~296 .extended_lut = "off";
defparam \idex|RVALUE1~296 .lut_mask = 64'h5050505000F00FFF;
defparam \idex|RVALUE1~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \idex|RVALUE1~292 (
// Equation(s):
// \idex|RVALUE1~292_combout  = ( \regbank|Register[11][24]~q  & ( \reg1|Mux4~0_combout  & ( (\regbank|Register[9][24]~q ) # (\reg1|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[11][24]~q  & ( \reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & 
// \regbank|Register[9][24]~q ) ) ) ) # ( \regbank|Register[11][24]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & ((\regbank|Register[8][24]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[10][24]~q )) ) ) ) # ( !\regbank|Register[11][24]~q 
//  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & ((\regbank|Register[8][24]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[10][24]~q )) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[10][24]~q ),
	.datac(!\regbank|Register[8][24]~q ),
	.datad(!\regbank|Register[9][24]~q ),
	.datae(!\regbank|Register[11][24]~q ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~292 .extended_lut = "off";
defparam \idex|RVALUE1~292 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \idex|RVALUE1~292 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \idex|RVALUE1~297 (
// Equation(s):
// \idex|RVALUE1~297_combout  = ( \idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~292_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~291_combout ) ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~292_combout  & ( (!\reg1|Mux0~0_combout  & 
// ((\idex|RVALUE1~296_combout ))) # (\reg1|Mux0~0_combout  & (\idex|RVALUE1~291_combout )) ) ) ) # ( \idex|RVALUE1[20]~0_combout  & ( !\idex|RVALUE1~292_combout  & ( (!\reg1|Mux0~0_combout  & ((\idex|RVALUE1~296_combout ))) # (\reg1|Mux0~0_combout  & 
// (\idex|RVALUE1~291_combout )) ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( !\idex|RVALUE1~292_combout  & ( (!\reg1|Mux0~0_combout  & ((\idex|RVALUE1~296_combout ))) # (\reg1|Mux0~0_combout  & (\idex|RVALUE1~291_combout )) ) ) )

	.dataa(gnd),
	.datab(!\reg1|Mux0~0_combout ),
	.datac(!\idex|RVALUE1~291_combout ),
	.datad(!\idex|RVALUE1~296_combout ),
	.datae(!\idex|RVALUE1[20]~0_combout ),
	.dataf(!\idex|RVALUE1~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~297 .extended_lut = "off";
defparam \idex|RVALUE1~297 .lut_mask = 64'h03CF03CF03CFCFCF;
defparam \idex|RVALUE1~297 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N48
cyclonev_lcell_comb \idex|RVALUE1[24]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[24]~SCLR_LUT_combout  = ( \idex|RVALUE1~297_combout  & ( !\Reset~input_o  ) )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~297_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[24]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[24]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[24]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \idex|RVALUE1[24]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N50
dffeas \idex|RVALUE1[24]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[24]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[24]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[24]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[24]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N18
cyclonev_lcell_comb \alu|ShiftLeft0~39 (
// Equation(s):
// \alu|ShiftLeft0~39_combout  = ( \idex|RVALUE1[23]~_Duplicate_1_q  & ( \idex|RVALUE1[24]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout  & (((\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[25]~_Duplicate_1_q )))) # (\alumuxB|Output[0]~5_combout  & 
// (((!\alumuxB|Output[1]~4_combout )) # (\idex|RVALUE1[22]~_Duplicate_1_q ))) ) ) ) # ( !\idex|RVALUE1[23]~_Duplicate_1_q  & ( \idex|RVALUE1[24]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout  & (((\idex|RVALUE1[25]~_Duplicate_1_q  & 
// !\alumuxB|Output[1]~4_combout )))) # (\alumuxB|Output[0]~5_combout  & (((!\alumuxB|Output[1]~4_combout )) # (\idex|RVALUE1[22]~_Duplicate_1_q ))) ) ) ) # ( \idex|RVALUE1[23]~_Duplicate_1_q  & ( !\idex|RVALUE1[24]~_Duplicate_1_q  & ( 
// (!\alumuxB|Output[0]~5_combout  & (((\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[25]~_Duplicate_1_q )))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[22]~_Duplicate_1_q  & ((\alumuxB|Output[1]~4_combout )))) ) ) ) # ( 
// !\idex|RVALUE1[23]~_Duplicate_1_q  & ( !\idex|RVALUE1[24]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout  & (((\idex|RVALUE1[25]~_Duplicate_1_q  & !\alumuxB|Output[1]~4_combout )))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[22]~_Duplicate_1_q  
// & ((\alumuxB|Output[1]~4_combout )))) ) ) )

	.dataa(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.datab(!\alumuxB|Output[0]~5_combout ),
	.datac(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.dataf(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~39 .extended_lut = "off";
defparam \alu|ShiftLeft0~39 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \alu|ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~109 (
// Equation(s):
// \exmen|MEMORYADDRESS~109_combout  = ( \alu|ShiftLeft0~31_combout  & ( \alu|ShiftLeft0~39_combout  & ( (!\alumuxB|Output[2]~3_combout ) # ((!\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~35_combout )) # (\alumuxB|Output[3]~2_combout  & 
// ((\alu|ShiftLeft0~24_combout )))) ) ) ) # ( !\alu|ShiftLeft0~31_combout  & ( \alu|ShiftLeft0~39_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout ) # ((\alu|ShiftLeft0~35_combout )))) # (\alumuxB|Output[3]~2_combout  & 
// (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~24_combout )))) ) ) ) # ( \alu|ShiftLeft0~31_combout  & ( !\alu|ShiftLeft0~39_combout  & ( (!\alumuxB|Output[3]~2_combout  & (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~35_combout ))) # 
// (\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout ) # ((\alu|ShiftLeft0~24_combout )))) ) ) ) # ( !\alu|ShiftLeft0~31_combout  & ( !\alu|ShiftLeft0~39_combout  & ( (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftLeft0~35_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftLeft0~24_combout ))))) ) ) )

	.dataa(!\alumuxB|Output[3]~2_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alu|ShiftLeft0~35_combout ),
	.datad(!\alu|ShiftLeft0~24_combout ),
	.datae(!\alu|ShiftLeft0~31_combout ),
	.dataf(!\alu|ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~109 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~109 .lut_mask = 64'h021346578A9BCEDF;
defparam \exmen|MEMORYADDRESS~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N18
cyclonev_lcell_comb \exmen|MEMORYADDRESS~173 (
// Equation(s):
// \exmen|MEMORYADDRESS~173_combout  = ( \exmen|MEMORYADDRESS~109_combout  & ( \alumuxB|Output[4]~1_combout  & ( (!\exmen|MEMORYADDRESS~79_combout  & (\idex|RVALUE1[25]~_Duplicate_1_q  & (\alumuxB|Output[25]~19_combout ))) # (\exmen|MEMORYADDRESS~79_combout  
// & (((\alu|ShiftLeft0~17_combout )))) ) ) ) # ( !\exmen|MEMORYADDRESS~109_combout  & ( \alumuxB|Output[4]~1_combout  & ( (!\exmen|MEMORYADDRESS~79_combout  & (\idex|RVALUE1[25]~_Duplicate_1_q  & (\alumuxB|Output[25]~19_combout ))) # 
// (\exmen|MEMORYADDRESS~79_combout  & (((\alu|ShiftLeft0~17_combout )))) ) ) ) # ( \exmen|MEMORYADDRESS~109_combout  & ( !\alumuxB|Output[4]~1_combout  & ( ((\idex|RVALUE1[25]~_Duplicate_1_q  & \alumuxB|Output[25]~19_combout )) # 
// (\exmen|MEMORYADDRESS~79_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~109_combout  & ( !\alumuxB|Output[4]~1_combout  & ( (\idex|RVALUE1[25]~_Duplicate_1_q  & (\alumuxB|Output[25]~19_combout  & !\exmen|MEMORYADDRESS~79_combout )) ) ) )

	.dataa(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datab(!\alumuxB|Output[25]~19_combout ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\alu|ShiftLeft0~17_combout ),
	.datae(!\exmen|MEMORYADDRESS~109_combout ),
	.dataf(!\alumuxB|Output[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~173 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~173 .lut_mask = 64'h10101F1F101F101F;
defparam \exmen|MEMORYADDRESS~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N18
cyclonev_lcell_comb \alu|Add0~101 (
// Equation(s):
// \alu|Add0~101_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [25]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[25]~_Duplicate_1_q  ) + ( \alu|Add0~98  ))
// \alu|Add0~102  = CARRY(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [25]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[25]~_Duplicate_1_q  ) + ( \alu|Add0~98  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE2 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~101_sumout ),
	.cout(\alu|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~101 .extended_lut = "off";
defparam \alu|Add0~101 .lut_mask = 64'h0000F0F00000EE22;
defparam \alu|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N51
cyclonev_lcell_comb \alu|ALUOut~21 (
// Equation(s):
// \alu|ALUOut~21_combout  = ( !\alumuxB|Output[25]~19_combout  & ( !\idex|RVALUE1[25]~_Duplicate_1_q  ) )

	.dataa(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alumuxB|Output[25]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~21 .extended_lut = "off";
defparam \alu|ALUOut~21 .lut_mask = 64'hAAAAAAAA00000000;
defparam \alu|ALUOut~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N39
cyclonev_lcell_comb \alu|ShiftRight0~41 (
// Equation(s):
// \alu|ShiftRight0~41_combout  = ( \alu|ShiftRight0~12_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~13_combout ))) ) ) # ( !\alu|ShiftRight0~12_combout  & ( (\alumuxB|Output[2]~3_combout  & 
// (!\alumuxB|Output[3]~2_combout  & \alu|ShiftRight0~13_combout )) ) )

	.dataa(!\alumuxB|Output[2]~3_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(!\alu|ShiftRight0~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~41 .extended_lut = "off";
defparam \alu|ShiftRight0~41 .lut_mask = 64'h040404048C8C8C8C;
defparam \alu|ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~174 (
// Equation(s):
// \exmen|MEMORYADDRESS~174_combout  = ( \exmen|MEMORYADDRESS~173_combout  & ( \alu|ShiftRight0~41_combout  & ( ((\exmen|MEMORYADDRESS~29_combout  & !\alu|ALUOut~21_combout )) # (\exmen|MEMORYADDRESS~28_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~173_combout  
// & ( \alu|ShiftRight0~41_combout  & ( (!\exmen|MEMORYADDRESS~28_combout  & (((\exmen|MEMORYADDRESS~29_combout  & !\alu|ALUOut~21_combout )))) # (\exmen|MEMORYADDRESS~28_combout  & (((!\exmen|MEMORYADDRESS~29_combout )) # (\idex|OPCODE [0]))) ) ) ) # ( 
// \exmen|MEMORYADDRESS~173_combout  & ( !\alu|ShiftRight0~41_combout  & ( (!\exmen|MEMORYADDRESS~28_combout  & (((\exmen|MEMORYADDRESS~29_combout  & !\alu|ALUOut~21_combout )))) # (\exmen|MEMORYADDRESS~28_combout  & ((!\idex|OPCODE [0]) # 
// ((!\exmen|MEMORYADDRESS~29_combout )))) ) ) ) # ( !\exmen|MEMORYADDRESS~173_combout  & ( !\alu|ShiftRight0~41_combout  & ( (!\exmen|MEMORYADDRESS~28_combout  & (\exmen|MEMORYADDRESS~29_combout  & !\alu|ALUOut~21_combout )) # 
// (\exmen|MEMORYADDRESS~28_combout  & (!\exmen|MEMORYADDRESS~29_combout )) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~28_combout ),
	.datab(!\idex|OPCODE [0]),
	.datac(!\exmen|MEMORYADDRESS~29_combout ),
	.datad(!\alu|ALUOut~21_combout ),
	.datae(!\exmen|MEMORYADDRESS~173_combout ),
	.dataf(!\alu|ShiftRight0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~174 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~174 .lut_mask = 64'h5A505E545B515F55;
defparam \exmen|MEMORYADDRESS~174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~175 (
// Equation(s):
// \exmen|MEMORYADDRESS~175_combout  = ( \exmen|MEMORYADDRESS~174_combout  & ( (\exmen|MEMORYADDRESS~173_combout ) # (\exmen|MEMORYADDRESS~79_combout ) ) ) # ( !\exmen|MEMORYADDRESS~174_combout  & ( (!\exmen|MEMORYADDRESS~79_combout  & 
// (((\exmen|MEMORYADDRESS~173_combout )))) # (\exmen|MEMORYADDRESS~79_combout  & (!\exmen|MEMORYADDRESS~29_combout  & ((\alu|Add0~101_sumout )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~29_combout ),
	.datab(!\exmen|MEMORYADDRESS~79_combout ),
	.datac(!\exmen|MEMORYADDRESS~173_combout ),
	.datad(!\alu|Add0~101_sumout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~174_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~175 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~175 .lut_mask = 64'h0C2E0C2E3F3F3F3F;
defparam \exmen|MEMORYADDRESS~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N21
cyclonev_lcell_comb \alu|Mult0~370 (
// Equation(s):
// \alu|Mult0~370_sumout  = SUM(( \alu|Mult0~412  ) + ( \alu|Mult0~33  ) + ( \alu|Mult0~367  ))
// \alu|Mult0~371  = CARRY(( \alu|Mult0~412  ) + ( \alu|Mult0~33  ) + ( \alu|Mult0~367  ))

	.dataa(!\alu|Mult0~33 ),
	.datab(gnd),
	.datac(!\alu|Mult0~412 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Mult0~367 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~370_sumout ),
	.cout(\alu|Mult0~371 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~370 .extended_lut = "off";
defparam \alu|Mult0~370 .lut_mask = 64'h0000AAAA00000F0F;
defparam \alu|Mult0~370 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N15
cyclonev_lcell_comb \alu|Add1~101 (
// Equation(s):
// \alu|Add1~101_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [25]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[25]~_Duplicate_1_q  ) + ( \alu|Add1~98  ))
// \alu|Add1~102  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [25]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[25]~_Duplicate_1_q  ) + ( \alu|Add1~98  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [16]),
	.datac(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE2 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~101_sumout ),
	.cout(\alu|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~101 .extended_lut = "off";
defparam \alu|Add1~101 .lut_mask = 64'h0000F0F0000011BB;
defparam \alu|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~190 (
// Equation(s):
// \exmen|MEMORYADDRESS~190_combout  = ( !\exmen|MEMORYADDRESS~86_combout  & ( (((\alu|Add1~101_sumout ))) ) ) # ( \exmen|MEMORYADDRESS~86_combout  & ( (\exmen|MEMORYADDRESS~175_combout  & (((!\exmen|MEMORYADDRESS~79_combout ) # 
// ((!\exmen|MEMORYADDRESS~174_combout ) # (\alu|Mult0~370_sumout ))) # (\exmen|MEMORYADDRESS~29_combout ))) ) )

	.dataa(!\exmen|MEMORYADDRESS~29_combout ),
	.datab(!\exmen|MEMORYADDRESS~175_combout ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\exmen|MEMORYADDRESS~174_combout ),
	.datae(!\exmen|MEMORYADDRESS~86_combout ),
	.dataf(!\alu|Mult0~370_sumout ),
	.datag(!\alu|Add1~101_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~190 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~190 .lut_mask = 64'h0F0F33310F0F3333;
defparam \exmen|MEMORYADDRESS~190 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N8
dffeas \exmen|MEMORYADDRESS[25] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [25]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[25] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N10
dffeas \datamen|DataOut[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[25] .is_wysiwyg = "true";
defparam \datamen|DataOut[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N35
dffeas \menwb|WRITEDATA[25] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [25]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[25] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N10
dffeas \regbank|Register[0][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][25] .is_wysiwyg = "true";
defparam \regbank|Register[0][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \idex|RVALUE1~284 (
// Equation(s):
// \idex|RVALUE1~284_combout  = ( \regbank|Register[3][25]~q  & ( \regbank|Register[2][25]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][25]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][25]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][25]~q  & ( \regbank|Register[2][25]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][25]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][25]~q ))))) # (\reg1|Mux3~0_combout  & 
// (!\reg1|Mux4~0_combout )) ) ) ) # ( \regbank|Register[3][25]~q  & ( !\regbank|Register[2][25]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][25]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][25]~q ))))) # 
// (\reg1|Mux3~0_combout  & (\reg1|Mux4~0_combout )) ) ) ) # ( !\regbank|Register[3][25]~q  & ( !\regbank|Register[2][25]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][25]~q )) # (\reg1|Mux4~0_combout  & 
// ((\regbank|Register[1][25]~q ))))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[0][25]~q ),
	.datad(!\regbank|Register[1][25]~q ),
	.datae(!\regbank|Register[3][25]~q ),
	.dataf(!\regbank|Register[2][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~284 .extended_lut = "off";
defparam \idex|RVALUE1~284 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \idex|RVALUE1~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \idex|RVALUE1~282 (
// Equation(s):
// \idex|RVALUE1~282_combout  = ( \regbank|Register[15][25]~q  & ( \regbank|Register[14][25]~q  & ( ((!\reg1|Mux4~0_combout  & ((\regbank|Register[12][25]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][25]~q ))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][25]~q  & ( \regbank|Register[14][25]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[12][25]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][25]~q )))) # (\reg1|Mux3~0_combout  & 
// (((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[15][25]~q  & ( !\regbank|Register[14][25]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[12][25]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][25]~q )))) 
// # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[15][25]~q  & ( !\regbank|Register[14][25]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[12][25]~q ))) # (\reg1|Mux4~0_combout  & 
// (\regbank|Register[13][25]~q )))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[13][25]~q ),
	.datac(!\regbank|Register[12][25]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[15][25]~q ),
	.dataf(!\regbank|Register[14][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~282 .extended_lut = "off";
defparam \idex|RVALUE1~282 .lut_mask = 64'h0A220A775F225F77;
defparam \idex|RVALUE1~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N54
cyclonev_lcell_comb \idex|RVALUE1~283 (
// Equation(s):
// \idex|RVALUE1~283_combout  = ( \regbank|Register[7][25]~q  & ( \regbank|Register[4][25]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[6][25]~q ))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # 
// (\regbank|Register[5][25]~q )))) ) ) ) # ( !\regbank|Register[7][25]~q  & ( \regbank|Register[4][25]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[6][25]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[5][25]~q  & 
// !\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[7][25]~q  & ( !\regbank|Register[4][25]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[6][25]~q  & ((\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # 
// (\regbank|Register[5][25]~q )))) ) ) ) # ( !\regbank|Register[7][25]~q  & ( !\regbank|Register[4][25]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[6][25]~q  & ((\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[5][25]~q  & 
// !\reg1|Mux3~0_combout )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[6][25]~q ),
	.datac(!\regbank|Register[5][25]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[7][25]~q ),
	.dataf(!\regbank|Register[4][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~283 .extended_lut = "off";
defparam \idex|RVALUE1~283 .lut_mask = 64'h05220577AF22AF77;
defparam \idex|RVALUE1~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \idex|RVALUE1~285 (
// Equation(s):
// \idex|RVALUE1~285_combout  = ( \idex|RVALUE1~282_combout  & ( \idex|RVALUE1~283_combout  & ( ((\idex|RVALUE1~284_combout  & !\reg1|Mux1~0_combout )) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\idex|RVALUE1~282_combout  & ( \idex|RVALUE1~283_combout  & ( 
// (!\reg1|Mux1~0_combout  & ((\reg1|Mux2~0_combout ) # (\idex|RVALUE1~284_combout ))) ) ) ) # ( \idex|RVALUE1~282_combout  & ( !\idex|RVALUE1~283_combout  & ( (!\reg1|Mux2~0_combout  & (\idex|RVALUE1~284_combout  & !\reg1|Mux1~0_combout )) # 
// (\reg1|Mux2~0_combout  & ((\reg1|Mux1~0_combout ))) ) ) ) # ( !\idex|RVALUE1~282_combout  & ( !\idex|RVALUE1~283_combout  & ( (\idex|RVALUE1~284_combout  & (!\reg1|Mux2~0_combout  & !\reg1|Mux1~0_combout )) ) ) )

	.dataa(!\idex|RVALUE1~284_combout ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~282_combout ),
	.dataf(!\idex|RVALUE1~283_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~285 .extended_lut = "off";
defparam \idex|RVALUE1~285 .lut_mask = 64'h4040434370707373;
defparam \idex|RVALUE1~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N18
cyclonev_lcell_comb \idex|RVALUE1~279 (
// Equation(s):
// \idex|RVALUE1~279_combout  = ( \regbank|Register[31][25]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[23][25]~q ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[31][25]~q  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & 
// \regbank|Register[23][25]~q ) ) ) ) # ( \regbank|Register[31][25]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[19][25]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[27][25]~q ))) ) ) ) # ( 
// !\regbank|Register[31][25]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[19][25]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[27][25]~q ))) ) ) )

	.dataa(!\regbank|Register[19][25]~q ),
	.datab(!\regbank|Register[27][25]~q ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[23][25]~q ),
	.datae(!\regbank|Register[31][25]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~279 .extended_lut = "off";
defparam \idex|RVALUE1~279 .lut_mask = 64'h5353535300F00FFF;
defparam \idex|RVALUE1~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N54
cyclonev_lcell_comb \idex|RVALUE1~278 (
// Equation(s):
// \idex|RVALUE1~278_combout  = ( \regbank|Register[30][25]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[26][25]~q ) ) ) ) # ( !\regbank|Register[30][25]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[26][25]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[30][25]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][25]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][25]~q )) ) ) ) # ( !\regbank|Register[30][25]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][25]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][25]~q )) ) ) )

	.dataa(!\regbank|Register[26][25]~q ),
	.datab(!\regbank|Register[22][25]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[18][25]~q ),
	.datae(!\regbank|Register[30][25]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~278 .extended_lut = "off";
defparam \idex|RVALUE1~278 .lut_mask = 64'h03F303F350505F5F;
defparam \idex|RVALUE1~278 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N42
cyclonev_lcell_comb \idex|RVALUE1~277 (
// Equation(s):
// \idex|RVALUE1~277_combout  = ( \regbank|Register[29][25]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[25][25]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[29][25]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[25][25]~q ) ) ) ) # ( \regbank|Register[29][25]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[17][25]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][25]~q )) ) ) ) # ( 
// !\regbank|Register[29][25]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[17][25]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][25]~q )) ) ) )

	.dataa(!\regbank|Register[21][25]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[17][25]~q ),
	.datad(!\regbank|Register[25][25]~q ),
	.datae(!\regbank|Register[29][25]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~277 .extended_lut = "off";
defparam \idex|RVALUE1~277 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \idex|RVALUE1~277 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N12
cyclonev_lcell_comb \idex|RVALUE1~276 (
// Equation(s):
// \idex|RVALUE1~276_combout  = ( \regbank|Register[28][25]~q  & ( \reg1|Mux2~0_combout  & ( (\reg1|Mux1~0_combout ) # (\regbank|Register[20][25]~q ) ) ) ) # ( !\regbank|Register[28][25]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[20][25]~q  & 
// !\reg1|Mux1~0_combout ) ) ) ) # ( \regbank|Register[28][25]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][25]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][25]~q ))) ) ) ) # ( !\regbank|Register[28][25]~q  & 
// ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][25]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][25]~q ))) ) ) )

	.dataa(!\regbank|Register[20][25]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[16][25]~q ),
	.datad(!\regbank|Register[24][25]~q ),
	.datae(!\regbank|Register[28][25]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~276 .extended_lut = "off";
defparam \idex|RVALUE1~276 .lut_mask = 64'h0C3F0C3F44447777;
defparam \idex|RVALUE1~276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N36
cyclonev_lcell_comb \idex|RVALUE1~280 (
// Equation(s):
// \idex|RVALUE1~280_combout  = ( \idex|RVALUE1~277_combout  & ( \idex|RVALUE1~276_combout  & ( (!\reg1|Mux3~0_combout ) # ((!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~278_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~279_combout ))) ) ) ) # ( 
// !\idex|RVALUE1~277_combout  & ( \idex|RVALUE1~276_combout  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~278_combout ))) # (\reg1|Mux4~0_combout  & 
// (\idex|RVALUE1~279_combout )))) ) ) ) # ( \idex|RVALUE1~277_combout  & ( !\idex|RVALUE1~276_combout  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~278_combout ))) # 
// (\reg1|Mux4~0_combout  & (\idex|RVALUE1~279_combout )))) ) ) ) # ( !\idex|RVALUE1~277_combout  & ( !\idex|RVALUE1~276_combout  & ( (\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~278_combout ))) # (\reg1|Mux4~0_combout  & 
// (\idex|RVALUE1~279_combout )))) ) ) )

	.dataa(!\idex|RVALUE1~279_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\idex|RVALUE1~278_combout ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\idex|RVALUE1~277_combout ),
	.dataf(!\idex|RVALUE1~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~280 .extended_lut = "off";
defparam \idex|RVALUE1~280 .lut_mask = 64'h031103DDCF11CFDD;
defparam \idex|RVALUE1~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \idex|RVALUE1~281 (
// Equation(s):
// \idex|RVALUE1~281_combout  = ( \regbank|Register[11][25]~q  & ( \reg1|Mux3~0_combout  & ( (\reg1|Mux4~0_combout ) # (\regbank|Register[10][25]~q ) ) ) ) # ( !\regbank|Register[11][25]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[10][25]~q  & 
// !\reg1|Mux4~0_combout ) ) ) ) # ( \regbank|Register[11][25]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[8][25]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][25]~q )) ) ) ) # ( !\regbank|Register[11][25]~q  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[8][25]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][25]~q )) ) ) )

	.dataa(!\regbank|Register[9][25]~q ),
	.datab(!\regbank|Register[8][25]~q ),
	.datac(!\regbank|Register[10][25]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[11][25]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~281 .extended_lut = "off";
defparam \idex|RVALUE1~281 .lut_mask = 64'h335533550F000FFF;
defparam \idex|RVALUE1~281 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \idex|RVALUE1~286 (
// Equation(s):
// \idex|RVALUE1~286_combout  = ( \idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~281_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~280_combout ) ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~281_combout  & ( (!\reg1|Mux0~0_combout  & 
// (\idex|RVALUE1~285_combout )) # (\reg1|Mux0~0_combout  & ((\idex|RVALUE1~280_combout ))) ) ) ) # ( \idex|RVALUE1[20]~0_combout  & ( !\idex|RVALUE1~281_combout  & ( (!\reg1|Mux0~0_combout  & (\idex|RVALUE1~285_combout )) # (\reg1|Mux0~0_combout  & 
// ((\idex|RVALUE1~280_combout ))) ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( !\idex|RVALUE1~281_combout  & ( (!\reg1|Mux0~0_combout  & (\idex|RVALUE1~285_combout )) # (\reg1|Mux0~0_combout  & ((\idex|RVALUE1~280_combout ))) ) ) )

	.dataa(!\idex|RVALUE1~285_combout ),
	.datab(!\reg1|Mux0~0_combout ),
	.datac(!\idex|RVALUE1~280_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1[20]~0_combout ),
	.dataf(!\idex|RVALUE1~281_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~286 .extended_lut = "off";
defparam \idex|RVALUE1~286 .lut_mask = 64'h474747474747CFCF;
defparam \idex|RVALUE1~286 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N51
cyclonev_lcell_comb \idex|RVALUE1[25]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[25]~SCLR_LUT_combout  = (!\Reset~input_o  & \idex|RVALUE1~286_combout )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|RVALUE1~286_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[25]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[25]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[25]~SCLR_LUT .lut_mask = 64'h00AA00AA00AA00AA;
defparam \idex|RVALUE1[25]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N53
dffeas \idex|RVALUE1[25]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[25]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[25]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[25]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[25]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N0
cyclonev_lcell_comb \alu|ShiftLeft0~40 (
// Equation(s):
// \alu|ShiftLeft0~40_combout  = ( \alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[26]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[24]~_Duplicate_1_q ))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[23]~_Duplicate_1_q )) ) ) ) 
// # ( !\alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[26]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[25]~_Duplicate_1_q ) ) ) ) # ( \alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[26]~_Duplicate_1_q  & ( 
// (!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[24]~_Duplicate_1_q ))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[23]~_Duplicate_1_q )) ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[26]~_Duplicate_1_q  & ( 
// (\alumuxB|Output[0]~5_combout  & \idex|RVALUE1[25]~_Duplicate_1_q ) ) ) )

	.dataa(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.datab(!\alumuxB|Output[0]~5_combout ),
	.datac(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datae(!\alumuxB|Output[1]~4_combout ),
	.dataf(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~40 .extended_lut = "off";
defparam \alu|ShiftLeft0~40 .lut_mask = 64'h030311DDCFCF11DD;
defparam \alu|ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~110 (
// Equation(s):
// \exmen|MEMORYADDRESS~110_combout  = ( \alu|ShiftLeft0~40_combout  & ( \alu|ShiftLeft0~32_combout  & ( (!\alumuxB|Output[2]~3_combout ) # ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftLeft0~36_combout ))) # (\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftLeft0~26_combout ))) ) ) ) # ( !\alu|ShiftLeft0~40_combout  & ( \alu|ShiftLeft0~32_combout  & ( (!\alumuxB|Output[2]~3_combout  & (\alumuxB|Output[3]~2_combout )) # (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & 
// ((\alu|ShiftLeft0~36_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~26_combout )))) ) ) ) # ( \alu|ShiftLeft0~40_combout  & ( !\alu|ShiftLeft0~32_combout  & ( (!\alumuxB|Output[2]~3_combout  & (!\alumuxB|Output[3]~2_combout )) # 
// (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftLeft0~36_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~26_combout )))) ) ) ) # ( !\alu|ShiftLeft0~40_combout  & ( !\alu|ShiftLeft0~32_combout  & ( 
// (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftLeft0~36_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~26_combout )))) ) ) )

	.dataa(!\alumuxB|Output[2]~3_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(!\alu|ShiftLeft0~26_combout ),
	.datad(!\alu|ShiftLeft0~36_combout ),
	.datae(!\alu|ShiftLeft0~40_combout ),
	.dataf(!\alu|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~110 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~110 .lut_mask = 64'h014589CD2367ABEF;
defparam \exmen|MEMORYADDRESS~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N39
cyclonev_lcell_comb \alu|ShiftLeft0~19 (
// Equation(s):
// \alu|ShiftLeft0~19_combout  = ( \alumuxB|Output[3]~2_combout  & ( (\alu|ShiftLeft0~3_combout  & !\alumuxB|Output[2]~3_combout ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~18_combout ))) # 
// (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~10_combout )) ) )

	.dataa(!\alu|ShiftLeft0~3_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alu|ShiftLeft0~10_combout ),
	.datad(!\alu|ShiftLeft0~18_combout ),
	.datae(gnd),
	.dataf(!\alumuxB|Output[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~19 .extended_lut = "off";
defparam \alu|ShiftLeft0~19 .lut_mask = 64'h03CF03CF44444444;
defparam \alu|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~176 (
// Equation(s):
// \exmen|MEMORYADDRESS~176_combout  = ( \alu|ShiftLeft0~19_combout  & ( \alumuxB|Output[4]~1_combout  & ( ((\idex|RVALUE1[26]~_Duplicate_1_q  & \alumuxB|Output[26]~18_combout )) # (\exmen|MEMORYADDRESS~79_combout ) ) ) ) # ( !\alu|ShiftLeft0~19_combout  & ( 
// \alumuxB|Output[4]~1_combout  & ( (\idex|RVALUE1[26]~_Duplicate_1_q  & (!\exmen|MEMORYADDRESS~79_combout  & \alumuxB|Output[26]~18_combout )) ) ) ) # ( \alu|ShiftLeft0~19_combout  & ( !\alumuxB|Output[4]~1_combout  & ( (!\exmen|MEMORYADDRESS~79_combout  & 
// (\idex|RVALUE1[26]~_Duplicate_1_q  & ((\alumuxB|Output[26]~18_combout )))) # (\exmen|MEMORYADDRESS~79_combout  & (((\exmen|MEMORYADDRESS~110_combout )))) ) ) ) # ( !\alu|ShiftLeft0~19_combout  & ( !\alumuxB|Output[4]~1_combout  & ( 
// (!\exmen|MEMORYADDRESS~79_combout  & (\idex|RVALUE1[26]~_Duplicate_1_q  & ((\alumuxB|Output[26]~18_combout )))) # (\exmen|MEMORYADDRESS~79_combout  & (((\exmen|MEMORYADDRESS~110_combout )))) ) ) )

	.dataa(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datab(!\exmen|MEMORYADDRESS~79_combout ),
	.datac(!\exmen|MEMORYADDRESS~110_combout ),
	.datad(!\alumuxB|Output[26]~18_combout ),
	.datae(!\alu|ShiftLeft0~19_combout ),
	.dataf(!\alumuxB|Output[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~176 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~176 .lut_mask = 64'h0347034700443377;
defparam \exmen|MEMORYADDRESS~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N51
cyclonev_lcell_comb \alu|ALUOut~22 (
// Equation(s):
// \alu|ALUOut~22_combout  = ( !\idex|RVALUE1[26]~_Duplicate_1_q  & ( !\alumuxB|Output[26]~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alumuxB|Output[26]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~22 .extended_lut = "off";
defparam \alu|ALUOut~22 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu|ALUOut~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~177 (
// Equation(s):
// \exmen|MEMORYADDRESS~177_combout  = ( \exmen|MEMORYADDRESS~29_combout  & ( \idex|OPCODE [0] & ( (!\exmen|MEMORYADDRESS~28_combout  & ((!\alu|ALUOut~22_combout ))) # (\exmen|MEMORYADDRESS~28_combout  & (\alu|ShiftRight0~42_combout )) ) ) ) # ( 
// !\exmen|MEMORYADDRESS~29_combout  & ( \idex|OPCODE [0] & ( \exmen|MEMORYADDRESS~28_combout  ) ) ) # ( \exmen|MEMORYADDRESS~29_combout  & ( !\idex|OPCODE [0] & ( (!\exmen|MEMORYADDRESS~28_combout  & ((!\alu|ALUOut~22_combout ))) # 
// (\exmen|MEMORYADDRESS~28_combout  & (\exmen|MEMORYADDRESS~176_combout )) ) ) ) # ( !\exmen|MEMORYADDRESS~29_combout  & ( !\idex|OPCODE [0] & ( \exmen|MEMORYADDRESS~28_combout  ) ) )

	.dataa(!\exmen|MEMORYADDRESS~28_combout ),
	.datab(!\alu|ShiftRight0~42_combout ),
	.datac(!\exmen|MEMORYADDRESS~176_combout ),
	.datad(!\alu|ALUOut~22_combout ),
	.datae(!\exmen|MEMORYADDRESS~29_combout ),
	.dataf(!\idex|OPCODE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~177 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~177 .lut_mask = 64'h5555AF055555BB11;
defparam \exmen|MEMORYADDRESS~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N21
cyclonev_lcell_comb \alu|Add0~105 (
// Equation(s):
// \alu|Add0~105_sumout  = SUM(( \idex|RVALUE1[26]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [26]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~102  ))
// \alu|Add0~106  = CARRY(( \idex|RVALUE1[26]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [26]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~102  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(gnd),
	.datad(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [26]),
	.datag(gnd),
	.cin(\alu|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~105_sumout ),
	.cout(\alu|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~105 .extended_lut = "off";
defparam \alu|Add0~105 .lut_mask = 64'h000011DD000000FF;
defparam \alu|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~178 (
// Equation(s):
// \exmen|MEMORYADDRESS~178_combout  = ( \exmen|MEMORYADDRESS~176_combout  & ( \exmen|MEMORYADDRESS~79_combout  & ( ((!\exmen|MEMORYADDRESS~29_combout  & \alu|Add0~105_sumout )) # (\exmen|MEMORYADDRESS~177_combout ) ) ) ) # ( 
// !\exmen|MEMORYADDRESS~176_combout  & ( \exmen|MEMORYADDRESS~79_combout  & ( ((!\exmen|MEMORYADDRESS~29_combout  & \alu|Add0~105_sumout )) # (\exmen|MEMORYADDRESS~177_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~176_combout  & ( 
// !\exmen|MEMORYADDRESS~79_combout  ) )

	.dataa(!\exmen|MEMORYADDRESS~177_combout ),
	.datab(!\exmen|MEMORYADDRESS~29_combout ),
	.datac(!\alu|Add0~105_sumout ),
	.datad(gnd),
	.datae(!\exmen|MEMORYADDRESS~176_combout ),
	.dataf(!\exmen|MEMORYADDRESS~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~178 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~178 .lut_mask = 64'h0000FFFF5D5D5D5D;
defparam \exmen|MEMORYADDRESS~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N24
cyclonev_lcell_comb \alu|Mult0~374 (
// Equation(s):
// \alu|Mult0~374_sumout  = SUM(( \alu|Mult0~413  ) + ( \alu|Mult0~34  ) + ( \alu|Mult0~371  ))
// \alu|Mult0~375  = CARRY(( \alu|Mult0~413  ) + ( \alu|Mult0~34  ) + ( \alu|Mult0~371  ))

	.dataa(gnd),
	.datab(!\alu|Mult0~34 ),
	.datac(!\alu|Mult0~413 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Mult0~371 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~374_sumout ),
	.cout(\alu|Mult0~375 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~374 .extended_lut = "off";
defparam \alu|Mult0~374 .lut_mask = 64'h0000CCCC00000F0F;
defparam \alu|Mult0~374 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \alu|Add1~105 (
// Equation(s):
// \alu|Add1~105_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [26]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[26]~_Duplicate_1_q  ) + ( \alu|Add1~102  ))
// \alu|Add1~106  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [26]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[26]~_Duplicate_1_q  ) + ( \alu|Add1~102  ))

	.dataa(gnd),
	.datab(!\idex|IMMVALUE [16]),
	.datac(!\idex|BSELECTOR [0]),
	.datad(!\idex|RVALUE2 [26]),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~105_sumout ),
	.cout(\alu|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~105 .extended_lut = "off";
defparam \alu|Add1~105 .lut_mask = 64'h0000FF00000003F3;
defparam \alu|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~186 (
// Equation(s):
// \exmen|MEMORYADDRESS~186_combout  = ( !\exmen|MEMORYADDRESS~86_combout  & ( (((\alu|Add1~105_sumout ))) ) ) # ( \exmen|MEMORYADDRESS~86_combout  & ( (\exmen|MEMORYADDRESS~178_combout  & ((!\exmen|MEMORYADDRESS~177_combout ) # 
// (((!\exmen|MEMORYADDRESS~79_combout ) # (\alu|Mult0~374_sumout )) # (\exmen|MEMORYADDRESS~29_combout )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~177_combout ),
	.datab(!\exmen|MEMORYADDRESS~29_combout ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\exmen|MEMORYADDRESS~178_combout ),
	.datae(!\exmen|MEMORYADDRESS~86_combout ),
	.dataf(!\alu|Mult0~374_sumout ),
	.datag(!\alu|Add1~105_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~186 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~186 .lut_mask = 64'h0F0F00FB0F0F00FF;
defparam \exmen|MEMORYADDRESS~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N14
dffeas \exmen|MEMORYADDRESS[26] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [26]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[26] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N22
dffeas \datamen|DataOut[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[26] .is_wysiwyg = "true";
defparam \datamen|DataOut[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N59
dffeas \menwb|WRITEDATA[26] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [26]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[26] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N20
dffeas \regbank|Register[24][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][26] .is_wysiwyg = "true";
defparam \regbank|Register[24][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N54
cyclonev_lcell_comb \idex|RVALUE1~265 (
// Equation(s):
// \idex|RVALUE1~265_combout  = ( \regbank|Register[28][26]~q  & ( \regbank|Register[16][26]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\regbank|Register[24][26]~q ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[20][26]~q ) # 
// (\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[28][26]~q  & ( \regbank|Register[16][26]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\regbank|Register[24][26]~q ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & 
// \regbank|Register[20][26]~q )))) ) ) ) # ( \regbank|Register[28][26]~q  & ( !\regbank|Register[16][26]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[24][26]~q  & (\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[20][26]~q ) # 
// (\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[28][26]~q  & ( !\regbank|Register[16][26]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[24][26]~q  & (\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & 
// \regbank|Register[20][26]~q )))) ) ) )

	.dataa(!\regbank|Register[24][26]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[20][26]~q ),
	.datae(!\regbank|Register[28][26]~q ),
	.dataf(!\regbank|Register[16][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~265 .extended_lut = "off";
defparam \idex|RVALUE1~265 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~265 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N0
cyclonev_lcell_comb \idex|RVALUE1~266 (
// Equation(s):
// \idex|RVALUE1~266_combout  = ( \regbank|Register[29][26]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[25][26]~q ) ) ) ) # ( !\regbank|Register[29][26]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[25][26]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[29][26]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][26]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][26]~q ))) ) ) ) # ( !\regbank|Register[29][26]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][26]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][26]~q ))) ) ) )

	.dataa(!\regbank|Register[25][26]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[17][26]~q ),
	.datad(!\regbank|Register[21][26]~q ),
	.datae(!\regbank|Register[29][26]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~266 .extended_lut = "off";
defparam \idex|RVALUE1~266 .lut_mask = 64'h0C3F0C3F44447777;
defparam \idex|RVALUE1~266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N42
cyclonev_lcell_comb \idex|RVALUE1~268 (
// Equation(s):
// \idex|RVALUE1~268_combout  = ( \regbank|Register[31][26]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[27][26]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[31][26]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[27][26]~q ) ) ) ) # ( \regbank|Register[31][26]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[19][26]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[23][26]~q ))) ) ) ) # ( 
// !\regbank|Register[31][26]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[19][26]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[23][26]~q ))) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\regbank|Register[19][26]~q ),
	.datac(!\regbank|Register[23][26]~q ),
	.datad(!\regbank|Register[27][26]~q ),
	.datae(!\regbank|Register[31][26]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~268 .extended_lut = "off";
defparam \idex|RVALUE1~268 .lut_mask = 64'h2727272700AA55FF;
defparam \idex|RVALUE1~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \idex|RVALUE1~267 (
// Equation(s):
// \idex|RVALUE1~267_combout  = ( \regbank|Register[30][26]~q  & ( \regbank|Register[22][26]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[18][26]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[26][26]~q )))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[30][26]~q  & ( \regbank|Register[22][26]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # (\regbank|Register[18][26]~q ))) # (\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & \regbank|Register[26][26]~q )))) ) ) ) # ( 
// \regbank|Register[30][26]~q  & ( !\regbank|Register[22][26]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[18][26]~q  & (!\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[26][26]~q ) # (\reg1|Mux2~0_combout )))) ) ) ) # ( 
// !\regbank|Register[30][26]~q  & ( !\regbank|Register[22][26]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[18][26]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[26][26]~q ))))) ) ) )

	.dataa(!\regbank|Register[18][26]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[26][26]~q ),
	.datae(!\regbank|Register[30][26]~q ),
	.dataf(!\regbank|Register[22][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~267 .extended_lut = "off";
defparam \idex|RVALUE1~267 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N33
cyclonev_lcell_comb \idex|RVALUE1~269 (
// Equation(s):
// \idex|RVALUE1~269_combout  = ( \reg1|Mux4~0_combout  & ( \reg1|Mux3~0_combout  & ( \idex|RVALUE1~268_combout  ) ) ) # ( !\reg1|Mux4~0_combout  & ( \reg1|Mux3~0_combout  & ( \idex|RVALUE1~267_combout  ) ) ) # ( \reg1|Mux4~0_combout  & ( 
// !\reg1|Mux3~0_combout  & ( \idex|RVALUE1~266_combout  ) ) ) # ( !\reg1|Mux4~0_combout  & ( !\reg1|Mux3~0_combout  & ( \idex|RVALUE1~265_combout  ) ) )

	.dataa(!\idex|RVALUE1~265_combout ),
	.datab(!\idex|RVALUE1~266_combout ),
	.datac(!\idex|RVALUE1~268_combout ),
	.datad(!\idex|RVALUE1~267_combout ),
	.datae(!\reg1|Mux4~0_combout ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~269 .extended_lut = "off";
defparam \idex|RVALUE1~269 .lut_mask = 64'h5555333300FF0F0F;
defparam \idex|RVALUE1~269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \idex|RVALUE1~270 (
// Equation(s):
// \idex|RVALUE1~270_combout  = ( \regbank|Register[11][26]~q  & ( \reg1|Mux4~0_combout  & ( (\regbank|Register[9][26]~q ) # (\reg1|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[11][26]~q  & ( \reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & 
// \regbank|Register[9][26]~q ) ) ) ) # ( \regbank|Register[11][26]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[8][26]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][26]~q ))) ) ) ) # ( !\regbank|Register[11][26]~q 
//  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[8][26]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][26]~q ))) ) ) )

	.dataa(!\regbank|Register[8][26]~q ),
	.datab(!\regbank|Register[10][26]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[9][26]~q ),
	.datae(!\regbank|Register[11][26]~q ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~270 .extended_lut = "off";
defparam \idex|RVALUE1~270 .lut_mask = 64'h5353535300F00FFF;
defparam \idex|RVALUE1~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N0
cyclonev_lcell_comb \idex|RVALUE1~273 (
// Equation(s):
// \idex|RVALUE1~273_combout  = ( \regbank|Register[3][26]~q  & ( \reg1|Mux4~0_combout  & ( (\regbank|Register[1][26]~q ) # (\reg1|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[3][26]~q  & ( \reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & 
// \regbank|Register[1][26]~q ) ) ) ) # ( \regbank|Register[3][26]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & ((\regbank|Register[0][26]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][26]~q )) ) ) ) # ( !\regbank|Register[3][26]~q  & 
// ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & ((\regbank|Register[0][26]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][26]~q )) ) ) )

	.dataa(!\regbank|Register[2][26]~q ),
	.datab(!\regbank|Register[0][26]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[1][26]~q ),
	.datae(!\regbank|Register[3][26]~q ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~273 .extended_lut = "off";
defparam \idex|RVALUE1~273 .lut_mask = 64'h3535353500F00FFF;
defparam \idex|RVALUE1~273 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \idex|RVALUE1~271 (
// Equation(s):
// \idex|RVALUE1~271_combout  = ( \regbank|Register[15][26]~q  & ( \regbank|Register[13][26]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][26]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][26]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][26]~q  & ( \regbank|Register[13][26]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[12][26]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[14][26]~q  & !\reg1|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[15][26]~q  & ( !\regbank|Register[13][26]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[12][26]~q  & ((!\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout ) # (\regbank|Register[14][26]~q )))) ) ) ) # ( 
// !\regbank|Register[15][26]~q  & ( !\regbank|Register[13][26]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][26]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][26]~q ))))) ) ) )

	.dataa(!\regbank|Register[12][26]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[14][26]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[15][26]~q ),
	.dataf(!\regbank|Register[13][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~271 .extended_lut = "off";
defparam \idex|RVALUE1~271 .lut_mask = 64'h4700473347CC47FF;
defparam \idex|RVALUE1~271 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N30
cyclonev_lcell_comb \idex|RVALUE1~272 (
// Equation(s):
// \idex|RVALUE1~272_combout  = ( \regbank|Register[7][26]~q  & ( \regbank|Register[5][26]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[4][26]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][26]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][26]~q  & ( \regbank|Register[5][26]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[4][26]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][26]~q )))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[7][26]~q  & ( !\regbank|Register[5][26]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[4][26]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][26]~q )))) # 
// (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[7][26]~q  & ( !\regbank|Register[5][26]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[4][26]~q ))) # (\reg1|Mux3~0_combout  & 
// (\regbank|Register[6][26]~q )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[6][26]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[4][26]~q ),
	.datae(!\regbank|Register[7][26]~q ),
	.dataf(!\regbank|Register[5][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~272 .extended_lut = "off";
defparam \idex|RVALUE1~272 .lut_mask = 64'h02A207A752F257F7;
defparam \idex|RVALUE1~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \idex|RVALUE1~274 (
// Equation(s):
// \idex|RVALUE1~274_combout  = ( \idex|RVALUE1~271_combout  & ( \idex|RVALUE1~272_combout  & ( ((!\reg1|Mux1~0_combout  & \idex|RVALUE1~273_combout )) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\idex|RVALUE1~271_combout  & ( \idex|RVALUE1~272_combout  & ( 
// (!\reg1|Mux1~0_combout  & ((\idex|RVALUE1~273_combout ) # (\reg1|Mux2~0_combout ))) ) ) ) # ( \idex|RVALUE1~271_combout  & ( !\idex|RVALUE1~272_combout  & ( (!\reg1|Mux1~0_combout  & (!\reg1|Mux2~0_combout  & \idex|RVALUE1~273_combout )) # 
// (\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout )) ) ) ) # ( !\idex|RVALUE1~271_combout  & ( !\idex|RVALUE1~272_combout  & ( (!\reg1|Mux1~0_combout  & (!\reg1|Mux2~0_combout  & \idex|RVALUE1~273_combout )) ) ) )

	.dataa(gnd),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\idex|RVALUE1~273_combout ),
	.datae(!\idex|RVALUE1~271_combout ),
	.dataf(!\idex|RVALUE1~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~274 .extended_lut = "off";
defparam \idex|RVALUE1~274 .lut_mask = 64'h00C003C30CCC0FCF;
defparam \idex|RVALUE1~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \idex|RVALUE1~275 (
// Equation(s):
// \idex|RVALUE1~275_combout  = ( \idex|RVALUE1[20]~0_combout  & ( (!\reg1|Mux0~0_combout  & (((\idex|RVALUE1~274_combout ) # (\idex|RVALUE1~270_combout )))) # (\reg1|Mux0~0_combout  & (\idex|RVALUE1~269_combout )) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( 
// (!\reg1|Mux0~0_combout  & ((\idex|RVALUE1~274_combout ))) # (\reg1|Mux0~0_combout  & (\idex|RVALUE1~269_combout )) ) )

	.dataa(!\idex|RVALUE1~269_combout ),
	.datab(!\idex|RVALUE1~270_combout ),
	.datac(!\reg1|Mux0~0_combout ),
	.datad(!\idex|RVALUE1~274_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~275 .extended_lut = "off";
defparam \idex|RVALUE1~275 .lut_mask = 64'h05F505F535F535F5;
defparam \idex|RVALUE1~275 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N42
cyclonev_lcell_comb \idex|RVALUE1[26]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[26]~SCLR_LUT_combout  = ( \idex|RVALUE1~275_combout  & ( !\Reset~input_o  ) )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~275_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[26]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[26]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[26]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \idex|RVALUE1[26]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N44
dffeas \idex|RVALUE1[26]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[26]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[26]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[26]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[26]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N6
cyclonev_lcell_comb \alu|ShiftRight0~12 (
// Equation(s):
// \alu|ShiftRight0~12_combout  = ( \alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[28]~_Duplicate_1_q  & ( (\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[27]~_Duplicate_1_q ) ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[28]~_Duplicate_1_q  & 
// ( (!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[25]~_Duplicate_1_q ))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[26]~_Duplicate_1_q )) ) ) ) # ( \alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[28]~_Duplicate_1_q  & ( 
// (\idex|RVALUE1[27]~_Duplicate_1_q  & !\alumuxB|Output[0]~5_combout ) ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[28]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[25]~_Duplicate_1_q ))) # 
// (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[26]~_Duplicate_1_q )) ) ) )

	.dataa(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[0]~5_combout ),
	.datae(!\alumuxB|Output[1]~4_combout ),
	.dataf(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~12 .extended_lut = "off";
defparam \alu|ShiftRight0~12 .lut_mask = 64'h0F5533000F5533FF;
defparam \alu|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N36
cyclonev_lcell_comb \alu|ShiftRight0~11 (
// Equation(s):
// \alu|ShiftRight0~11_combout  = ( \idex|RVALUE1[21]~_Duplicate_1_q  & ( \alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[22]~_Duplicate_1_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[24]~_Duplicate_1_q ))) ) ) ) 
// # ( !\idex|RVALUE1[21]~_Duplicate_1_q  & ( \alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[22]~_Duplicate_1_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[24]~_Duplicate_1_q ))) ) ) ) # ( 
// \idex|RVALUE1[21]~_Duplicate_1_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[23]~_Duplicate_1_q ) ) ) ) # ( !\idex|RVALUE1[21]~_Duplicate_1_q  & ( !\alumuxB|Output[0]~5_combout  & ( 
// (\idex|RVALUE1[23]~_Duplicate_1_q  & \alumuxB|Output[1]~4_combout ) ) ) )

	.dataa(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~11 .extended_lut = "off";
defparam \alu|ShiftRight0~11 .lut_mask = 64'h0033FF33550F550F;
defparam \alu|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N36
cyclonev_lcell_comb \alu|ShiftRight0~37 (
// Equation(s):
// \alu|ShiftRight0~37_combout  = ( \alu|ShiftRight0~11_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout ) # ((\alu|ShiftRight0~13_combout )))) # (\alumuxB|Output[2]~3_combout  & (!\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftRight0~12_combout ))) ) ) # ( !\alu|ShiftRight0~11_combout  & ( (!\alumuxB|Output[2]~3_combout  & (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~13_combout )))) # (\alumuxB|Output[2]~3_combout  & (!\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftRight0~12_combout ))) ) )

	.dataa(!\alumuxB|Output[2]~3_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(!\alu|ShiftRight0~12_combout ),
	.datad(!\alu|ShiftRight0~13_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~37 .extended_lut = "off";
defparam \alu|ShiftRight0~37 .lut_mask = 64'h042604268CAE8CAE;
defparam \alu|ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~162 (
// Equation(s):
// \exmen|MEMORYADDRESS~162_combout  = ( \alu|ShiftRight0~37_combout  & ( \idex|OPCODE [0] & ( ((\exmen|MEMORYADDRESS~29_combout  & !\alu|ALUOut~17_combout )) # (\exmen|MEMORYADDRESS~28_combout ) ) ) ) # ( !\alu|ShiftRight0~37_combout  & ( \idex|OPCODE [0] & 
// ( (!\exmen|MEMORYADDRESS~29_combout  & ((\exmen|MEMORYADDRESS~28_combout ))) # (\exmen|MEMORYADDRESS~29_combout  & (!\alu|ALUOut~17_combout  & !\exmen|MEMORYADDRESS~28_combout )) ) ) ) # ( \alu|ShiftRight0~37_combout  & ( !\idex|OPCODE [0] & ( 
// (!\exmen|MEMORYADDRESS~29_combout  & (((\exmen|MEMORYADDRESS~28_combout )))) # (\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout  & ((!\alu|ALUOut~17_combout ))) # (\exmen|MEMORYADDRESS~28_combout  & (\exmen|MEMORYADDRESS~161_combout 
// )))) ) ) ) # ( !\alu|ShiftRight0~37_combout  & ( !\idex|OPCODE [0] & ( (!\exmen|MEMORYADDRESS~29_combout  & (((\exmen|MEMORYADDRESS~28_combout )))) # (\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout  & ((!\alu|ALUOut~17_combout ))) # 
// (\exmen|MEMORYADDRESS~28_combout  & (\exmen|MEMORYADDRESS~161_combout )))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~161_combout ),
	.datab(!\exmen|MEMORYADDRESS~29_combout ),
	.datac(!\alu|ALUOut~17_combout ),
	.datad(!\exmen|MEMORYADDRESS~28_combout ),
	.datae(!\alu|ShiftRight0~37_combout ),
	.dataf(!\idex|OPCODE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~162 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~162 .lut_mask = 64'h30DD30DD30CC30FF;
defparam \exmen|MEMORYADDRESS~162 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N18
cyclonev_lcell_comb \exmen|MEMORYADDRESS~163 (
// Equation(s):
// \exmen|MEMORYADDRESS~163_combout  = ( \exmen|MEMORYADDRESS~162_combout  & ( (\exmen|MEMORYADDRESS~79_combout ) # (\exmen|MEMORYADDRESS~161_combout ) ) ) # ( !\exmen|MEMORYADDRESS~162_combout  & ( (!\exmen|MEMORYADDRESS~79_combout  & 
// (\exmen|MEMORYADDRESS~161_combout )) # (\exmen|MEMORYADDRESS~79_combout  & (((!\exmen|MEMORYADDRESS~29_combout  & \alu|Add0~85_sumout )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~161_combout ),
	.datab(!\exmen|MEMORYADDRESS~29_combout ),
	.datac(!\alu|Add0~85_sumout ),
	.datad(!\exmen|MEMORYADDRESS~79_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~163 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~163 .lut_mask = 64'h550C550C55FF55FF;
defparam \exmen|MEMORYADDRESS~163 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~206 (
// Equation(s):
// \exmen|MEMORYADDRESS~206_combout  = ( !\exmen|MEMORYADDRESS~86_combout  & ( (((\alu|Add1~85_sumout ))) ) ) # ( \exmen|MEMORYADDRESS~86_combout  & ( (\exmen|MEMORYADDRESS~163_combout  & (((!\exmen|MEMORYADDRESS~79_combout ) # 
// ((!\exmen|MEMORYADDRESS~162_combout ) # (\exmen|MEMORYADDRESS~29_combout ))) # (\alu|Mult0~354_sumout ))) ) )

	.dataa(!\exmen|MEMORYADDRESS~163_combout ),
	.datab(!\alu|Mult0~354_sumout ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\exmen|MEMORYADDRESS~29_combout ),
	.datae(!\exmen|MEMORYADDRESS~86_combout ),
	.dataf(!\exmen|MEMORYADDRESS~162_combout ),
	.datag(!\alu|Add1~85_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~206 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~206 .lut_mask = 64'h0F0F55550F0F5155;
defparam \exmen|MEMORYADDRESS~206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N2
dffeas \exmen|MEMORYADDRESS[21] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~206_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [21]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[21] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N34
dffeas \datamen|DataOut[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[21] .is_wysiwyg = "true";
defparam \datamen|DataOut[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N41
dffeas \menwb|WRITEDATA[21] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [21]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[21] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \regbank|Register[4][21]~feeder (
// Equation(s):
// \regbank|Register[4][21]~feeder_combout  = \menwb|WRITEDATA [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\menwb|WRITEDATA [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[4][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[4][21]~feeder .extended_lut = "off";
defparam \regbank|Register[4][21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regbank|Register[4][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \regbank|Register[4][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[4][21] .is_wysiwyg = "true";
defparam \regbank|Register[4][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N42
cyclonev_lcell_comb \idex|RVALUE1~118 (
// Equation(s):
// \idex|RVALUE1~118_combout  = ( \regbank|Register[7][21]~q  & ( \reg1|Mux3~0_combout  & ( (\reg1|Mux4~0_combout ) # (\regbank|Register[6][21]~q ) ) ) ) # ( !\regbank|Register[7][21]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[6][21]~q  & 
// !\reg1|Mux4~0_combout ) ) ) ) # ( \regbank|Register[7][21]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][21]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][21]~q ))) ) ) ) # ( !\regbank|Register[7][21]~q  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][21]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][21]~q ))) ) ) )

	.dataa(!\regbank|Register[4][21]~q ),
	.datab(!\regbank|Register[6][21]~q ),
	.datac(!\regbank|Register[5][21]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[7][21]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~118 .extended_lut = "off";
defparam \idex|RVALUE1~118 .lut_mask = 64'h550F550F330033FF;
defparam \idex|RVALUE1~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \idex|RVALUE1~117 (
// Equation(s):
// \idex|RVALUE1~117_combout  = ( \regbank|Register[15][21]~q  & ( \regbank|Register[13][21]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][21]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][21]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][21]~q  & ( \regbank|Register[13][21]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][21]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][21]~q ))))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[15][21]~q  & ( !\regbank|Register[13][21]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][21]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][21]~q ))))) 
// # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[15][21]~q  & ( !\regbank|Register[13][21]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][21]~q )) # (\reg1|Mux3~0_combout  & 
// ((\regbank|Register[14][21]~q ))))) ) ) )

	.dataa(!\regbank|Register[12][21]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[14][21]~q ),
	.datae(!\regbank|Register[15][21]~q ),
	.dataf(!\regbank|Register[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~117 .extended_lut = "off";
defparam \idex|RVALUE1~117 .lut_mask = 64'h404C434F707C737F;
defparam \idex|RVALUE1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \idex|RVALUE1~119 (
// Equation(s):
// \idex|RVALUE1~119_combout  = ( \regbank|Register[3][21]~q  & ( \regbank|Register[0][21]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\regbank|Register[1][21]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[2][21]~q ) # 
// (\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[3][21]~q  & ( \regbank|Register[0][21]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\regbank|Register[1][21]~q ))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & 
// \regbank|Register[2][21]~q )))) ) ) ) # ( \regbank|Register[3][21]~q  & ( !\regbank|Register[0][21]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[1][21]~q  & (\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[2][21]~q ) # 
// (\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[3][21]~q  & ( !\regbank|Register[0][21]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[1][21]~q  & (\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & 
// \regbank|Register[2][21]~q )))) ) ) )

	.dataa(!\regbank|Register[1][21]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[2][21]~q ),
	.datae(!\regbank|Register[3][21]~q ),
	.dataf(!\regbank|Register[0][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~119 .extended_lut = "off";
defparam \idex|RVALUE1~119 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \idex|RVALUE1~120 (
// Equation(s):
// \idex|RVALUE1~120_combout  = ( \reg1|Mux1~0_combout  & ( (\idex|RVALUE1~117_combout  & \reg1|Mux2~0_combout ) ) ) # ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\idex|RVALUE1~119_combout ))) # (\reg1|Mux2~0_combout  & 
// (\idex|RVALUE1~118_combout )) ) )

	.dataa(!\idex|RVALUE1~118_combout ),
	.datab(!\idex|RVALUE1~117_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\idex|RVALUE1~119_combout ),
	.datae(!\reg1|Mux1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~120 .extended_lut = "off";
defparam \idex|RVALUE1~120 .lut_mask = 64'h05F5030305F50303;
defparam \idex|RVALUE1~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \idex|RVALUE1~116 (
// Equation(s):
// \idex|RVALUE1~116_combout  = ( \regbank|Register[11][21]~q  & ( \regbank|Register[9][21]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][21]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][21]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][21]~q  & ( \regbank|Register[9][21]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[8][21]~q ))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & \regbank|Register[10][21]~q )))) ) ) ) # ( 
// \regbank|Register[11][21]~q  & ( !\regbank|Register[9][21]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[8][21]~q  & (!\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[10][21]~q ) # (\reg1|Mux4~0_combout )))) ) ) ) # ( 
// !\regbank|Register[11][21]~q  & ( !\regbank|Register[9][21]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][21]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][21]~q ))))) ) ) )

	.dataa(!\regbank|Register[8][21]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[10][21]~q ),
	.datae(!\regbank|Register[11][21]~q ),
	.dataf(!\regbank|Register[9][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~116 .extended_lut = "off";
defparam \idex|RVALUE1~116 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \idex|RVALUE1~111 (
// Equation(s):
// \idex|RVALUE1~111_combout  = ( \regbank|Register[28][21]~q  & ( \regbank|Register[16][21]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[24][21]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # 
// (\regbank|Register[20][21]~q ))) ) ) ) # ( !\regbank|Register[28][21]~q  & ( \regbank|Register[16][21]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[24][21]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][21]~q  
// & (!\reg1|Mux1~0_combout ))) ) ) ) # ( \regbank|Register[28][21]~q  & ( !\regbank|Register[16][21]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[24][21]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # 
// (\regbank|Register[20][21]~q ))) ) ) ) # ( !\regbank|Register[28][21]~q  & ( !\regbank|Register[16][21]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[24][21]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][21]~q  & 
// (!\reg1|Mux1~0_combout ))) ) ) )

	.dataa(!\regbank|Register[20][21]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[24][21]~q ),
	.datae(!\regbank|Register[28][21]~q ),
	.dataf(!\regbank|Register[16][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~111 .extended_lut = "off";
defparam \idex|RVALUE1~111 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \idex|RVALUE1~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N39
cyclonev_lcell_comb \idex|RVALUE1~114 (
// Equation(s):
// \idex|RVALUE1~114_combout  = ( \regbank|Register[31][21]~q  & ( \regbank|Register[23][21]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][21]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][21]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][21]~q  & ( \regbank|Register[23][21]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][21]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][21]~q )))) # (\reg1|Mux2~0_combout  & 
// (!\reg1|Mux1~0_combout )) ) ) ) # ( \regbank|Register[31][21]~q  & ( !\regbank|Register[23][21]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][21]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][21]~q )))) # 
// (\reg1|Mux2~0_combout  & (\reg1|Mux1~0_combout )) ) ) ) # ( !\regbank|Register[31][21]~q  & ( !\regbank|Register[23][21]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][21]~q ))) # (\reg1|Mux1~0_combout  & 
// (\regbank|Register[27][21]~q )))) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[27][21]~q ),
	.datad(!\regbank|Register[19][21]~q ),
	.datae(!\regbank|Register[31][21]~q ),
	.dataf(!\regbank|Register[23][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~114 .extended_lut = "off";
defparam \idex|RVALUE1~114 .lut_mask = 64'h028A139B46CE57DF;
defparam \idex|RVALUE1~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N42
cyclonev_lcell_comb \idex|RVALUE1~112 (
// Equation(s):
// \idex|RVALUE1~112_combout  = ( \regbank|Register[29][21]~q  & ( \regbank|Register[21][21]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[17][21]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[25][21]~q )))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[29][21]~q  & ( \regbank|Register[21][21]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # (\regbank|Register[17][21]~q ))) # (\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & \regbank|Register[25][21]~q )))) ) ) ) # ( 
// \regbank|Register[29][21]~q  & ( !\regbank|Register[21][21]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[17][21]~q  & (!\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[25][21]~q ) # (\reg1|Mux2~0_combout )))) ) ) ) # ( 
// !\regbank|Register[29][21]~q  & ( !\regbank|Register[21][21]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[17][21]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[25][21]~q ))))) ) ) )

	.dataa(!\regbank|Register[17][21]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[25][21]~q ),
	.datae(!\regbank|Register[29][21]~q ),
	.dataf(!\regbank|Register[21][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~112 .extended_lut = "off";
defparam \idex|RVALUE1~112 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \idex|RVALUE1~113 (
// Equation(s):
// \idex|RVALUE1~113_combout  = ( \regbank|Register[30][21]~q  & ( \regbank|Register[26][21]~q  & ( ((!\reg1|Mux2~0_combout  & (\regbank|Register[18][21]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][21]~q )))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[30][21]~q  & ( \regbank|Register[26][21]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[18][21]~q ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[22][21]~q  & !\reg1|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[30][21]~q  & ( !\regbank|Register[26][21]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[18][21]~q  & ((!\reg1|Mux1~0_combout )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout ) # (\regbank|Register[22][21]~q )))) ) ) ) # ( 
// !\regbank|Register[30][21]~q  & ( !\regbank|Register[26][21]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[18][21]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][21]~q ))))) ) ) )

	.dataa(!\regbank|Register[18][21]~q ),
	.datab(!\regbank|Register[22][21]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\regbank|Register[30][21]~q ),
	.dataf(!\regbank|Register[26][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~113 .extended_lut = "off";
defparam \idex|RVALUE1~113 .lut_mask = 64'h5300530F53F053FF;
defparam \idex|RVALUE1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \idex|RVALUE1~115 (
// Equation(s):
// \idex|RVALUE1~115_combout  = ( \reg1|Mux4~0_combout  & ( \idex|RVALUE1~113_combout  & ( (!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~112_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~114_combout )) ) ) ) # ( !\reg1|Mux4~0_combout  & ( 
// \idex|RVALUE1~113_combout  & ( (\reg1|Mux3~0_combout ) # (\idex|RVALUE1~111_combout ) ) ) ) # ( \reg1|Mux4~0_combout  & ( !\idex|RVALUE1~113_combout  & ( (!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~112_combout ))) # (\reg1|Mux3~0_combout  & 
// (\idex|RVALUE1~114_combout )) ) ) ) # ( !\reg1|Mux4~0_combout  & ( !\idex|RVALUE1~113_combout  & ( (\idex|RVALUE1~111_combout  & !\reg1|Mux3~0_combout ) ) ) )

	.dataa(!\idex|RVALUE1~111_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\idex|RVALUE1~114_combout ),
	.datad(!\idex|RVALUE1~112_combout ),
	.datae(!\reg1|Mux4~0_combout ),
	.dataf(!\idex|RVALUE1~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~115 .extended_lut = "off";
defparam \idex|RVALUE1~115 .lut_mask = 64'h444403CF777703CF;
defparam \idex|RVALUE1~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \idex|RVALUE1~121 (
// Equation(s):
// \idex|RVALUE1~121_combout  = ( \idex|RVALUE1[20]~0_combout  & ( \reg1|Mux0~0_combout  & ( \idex|RVALUE1~115_combout  ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( \reg1|Mux0~0_combout  & ( \idex|RVALUE1~115_combout  ) ) ) # ( \idex|RVALUE1[20]~0_combout  & 
// ( !\reg1|Mux0~0_combout  & ( (\idex|RVALUE1~116_combout ) # (\idex|RVALUE1~120_combout ) ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( !\reg1|Mux0~0_combout  & ( \idex|RVALUE1~120_combout  ) ) )

	.dataa(gnd),
	.datab(!\idex|RVALUE1~120_combout ),
	.datac(!\idex|RVALUE1~116_combout ),
	.datad(!\idex|RVALUE1~115_combout ),
	.datae(!\idex|RVALUE1[20]~0_combout ),
	.dataf(!\reg1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~121 .extended_lut = "off";
defparam \idex|RVALUE1~121 .lut_mask = 64'h33333F3F00FF00FF;
defparam \idex|RVALUE1~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N0
cyclonev_lcell_comb \idex|RVALUE1[21]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[21]~SCLR_LUT_combout  = ( \idex|RVALUE1~121_combout  & ( !\Reset~input_o  ) )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[21]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[21]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[21]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \idex|RVALUE1[21]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N2
dffeas \idex|RVALUE1[21]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[21]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N30
cyclonev_lcell_comb \alu|ShiftRight0~31 (
// Equation(s):
// \alu|ShiftRight0~31_combout  = ( \idex|RVALUE1[22]~_Duplicate_1_q  & ( \alumuxB|Output[0]~5_combout  & ( (\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[20]~_Duplicate_1_q ) ) ) ) # ( !\idex|RVALUE1[22]~_Duplicate_1_q  & ( \alumuxB|Output[0]~5_combout  & 
// ( (\idex|RVALUE1[20]~_Duplicate_1_q  & !\alumuxB|Output[1]~4_combout ) ) ) ) # ( \idex|RVALUE1[22]~_Duplicate_1_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[19]~_Duplicate_1_q ))) # 
// (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[21]~_Duplicate_1_q )) ) ) ) # ( !\idex|RVALUE1[22]~_Duplicate_1_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[19]~_Duplicate_1_q ))) # 
// (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[21]~_Duplicate_1_q )) ) ) )

	.dataa(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~31 .extended_lut = "off";
defparam \alu|ShiftRight0~31 .lut_mask = 64'h0F330F33550055FF;
defparam \alu|ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N18
cyclonev_lcell_comb \alu|ShiftRight0~32 (
// Equation(s):
// \alu|ShiftRight0~32_combout  = ( \alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[26]~_Duplicate_1_q  & ( (\idex|RVALUE1[25]~_Duplicate_1_q ) # (\alumuxB|Output[0]~5_combout ) ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[26]~_Duplicate_1_q  & 
// ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[23]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[24]~_Duplicate_1_q ))) ) ) ) # ( \alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[26]~_Duplicate_1_q  & ( 
// (!\alumuxB|Output[0]~5_combout  & \idex|RVALUE1[25]~_Duplicate_1_q ) ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[26]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[23]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout 
//  & ((\idex|RVALUE1[24]~_Duplicate_1_q ))) ) ) )

	.dataa(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.datab(!\alumuxB|Output[0]~5_combout ),
	.datac(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datae(!\alumuxB|Output[1]~4_combout ),
	.dataf(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~32 .extended_lut = "off";
defparam \alu|ShiftRight0~32 .lut_mask = 64'h44770C0C44773F3F;
defparam \alu|ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N54
cyclonev_lcell_comb \alu|ShiftRight0~33 (
// Equation(s):
// \alu|ShiftRight0~33_combout  = ( \alumuxB|Output[1]~4_combout  & ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[30]~_Duplicate_1_q  ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[28]~_Duplicate_1_q  ) ) ) # 
// ( \alumuxB|Output[1]~4_combout  & ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[29]~_Duplicate_1_q  ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[27]~_Duplicate_1_q  ) ) )

	.dataa(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[30]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datae(!\alumuxB|Output[1]~4_combout ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~33 .extended_lut = "off";
defparam \alu|ShiftRight0~33 .lut_mask = 64'h333300FF55550F0F;
defparam \alu|ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N30
cyclonev_lcell_comb \alu|ShiftRight0~35 (
// Equation(s):
// \alu|ShiftRight0~35_combout  = ( \alu|ShiftRight0~32_combout  & ( \alu|ShiftRight0~33_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout )) # (\alu|ShiftRight0~31_combout ))) # (\alumuxB|Output[2]~3_combout  & 
// (((!\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~34_combout )))) ) ) ) # ( !\alu|ShiftRight0~32_combout  & ( \alu|ShiftRight0~33_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout )) # (\alu|ShiftRight0~31_combout ))) # 
// (\alumuxB|Output[2]~3_combout  & (((\alu|ShiftRight0~34_combout  & \alumuxB|Output[3]~2_combout )))) ) ) ) # ( \alu|ShiftRight0~32_combout  & ( !\alu|ShiftRight0~33_combout  & ( (!\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~31_combout  & 
// ((!\alumuxB|Output[3]~2_combout )))) # (\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~34_combout )))) ) ) ) # ( !\alu|ShiftRight0~32_combout  & ( !\alu|ShiftRight0~33_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// (\alu|ShiftRight0~31_combout  & ((!\alumuxB|Output[3]~2_combout )))) # (\alumuxB|Output[2]~3_combout  & (((\alu|ShiftRight0~34_combout  & \alumuxB|Output[3]~2_combout )))) ) ) )

	.dataa(!\alumuxB|Output[2]~3_combout ),
	.datab(!\alu|ShiftRight0~31_combout ),
	.datac(!\alu|ShiftRight0~34_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alu|ShiftRight0~32_combout ),
	.dataf(!\alu|ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~35 .extended_lut = "off";
defparam \alu|ShiftRight0~35 .lut_mask = 64'h2205770522AF77AF;
defparam \alu|ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~103 (
// Equation(s):
// \exmen|MEMORYADDRESS~103_combout  = ( \alu|ShiftLeft0~1_combout  & ( \alu|ShiftRight0~35_combout  & ( ((!\alumuxB|Output[4]~1_combout  & (\exmen|MEMORYADDRESS~102_combout )) # (\alumuxB|Output[4]~1_combout  & ((\alu|ShiftLeft0~4_combout )))) # 
// (\idex|OPCODE [0]) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( \alu|ShiftRight0~35_combout  & ( ((!\alumuxB|Output[4]~1_combout  & \exmen|MEMORYADDRESS~102_combout )) # (\idex|OPCODE [0]) ) ) ) # ( \alu|ShiftLeft0~1_combout  & ( !\alu|ShiftRight0~35_combout 
//  & ( (!\idex|OPCODE [0] & ((!\alumuxB|Output[4]~1_combout  & (\exmen|MEMORYADDRESS~102_combout )) # (\alumuxB|Output[4]~1_combout  & ((\alu|ShiftLeft0~4_combout ))))) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( !\alu|ShiftRight0~35_combout  & ( 
// (!\alumuxB|Output[4]~1_combout  & (\exmen|MEMORYADDRESS~102_combout  & !\idex|OPCODE [0])) ) ) )

	.dataa(!\alumuxB|Output[4]~1_combout ),
	.datab(!\exmen|MEMORYADDRESS~102_combout ),
	.datac(!\alu|ShiftLeft0~4_combout ),
	.datad(!\idex|OPCODE [0]),
	.datae(!\alu|ShiftLeft0~1_combout ),
	.dataf(!\alu|ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~103 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~103 .lut_mask = 64'h2200270022FF27FF;
defparam \exmen|MEMORYADDRESS~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N33
cyclonev_lcell_comb \exmen|MEMORYADDRESS~156 (
// Equation(s):
// \exmen|MEMORYADDRESS~156_combout  = ( \idex|RVALUE1[19]~_Duplicate_1_q  & ( (!\exmen|MEMORYADDRESS~79_combout  & (((\alumuxB|Output[19]~26_combout )))) # (\exmen|MEMORYADDRESS~79_combout  & ((!\exmen|MEMORYADDRESS~28_combout ) # 
// ((\exmen|MEMORYADDRESS~103_combout )))) ) ) # ( !\idex|RVALUE1[19]~_Duplicate_1_q  & ( (\exmen|MEMORYADDRESS~79_combout  & ((!\exmen|MEMORYADDRESS~28_combout  & (\alumuxB|Output[19]~26_combout )) # (\exmen|MEMORYADDRESS~28_combout  & 
// ((\exmen|MEMORYADDRESS~103_combout ))))) ) )

	.dataa(!\exmen|MEMORYADDRESS~79_combout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\alumuxB|Output[19]~26_combout ),
	.datad(!\exmen|MEMORYADDRESS~103_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~156 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~156 .lut_mask = 64'h041504154E5F4E5F;
defparam \exmen|MEMORYADDRESS~156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS~157 (
// Equation(s):
// \exmen|MEMORYADDRESS~157_combout  = ( \alu|Add0~77_sumout  & ( ((\exmen|MEMORYADDRESS~79_combout  & !\exmen|MEMORYADDRESS~29_combout )) # (\exmen|MEMORYADDRESS~156_combout ) ) ) # ( !\alu|Add0~77_sumout  & ( (!\exmen|MEMORYADDRESS~79_combout  & 
// (((\exmen|MEMORYADDRESS~156_combout )))) # (\exmen|MEMORYADDRESS~79_combout  & ((!\exmen|MEMORYADDRESS~29_combout  & (\exmen|MEMORYADDRESS~28_combout )) # (\exmen|MEMORYADDRESS~29_combout  & ((\exmen|MEMORYADDRESS~156_combout ))))) ) )

	.dataa(!\exmen|MEMORYADDRESS~79_combout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\exmen|MEMORYADDRESS~156_combout ),
	.datad(!\exmen|MEMORYADDRESS~29_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~157 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~157 .lut_mask = 64'h1B0F1B0F5F0F5F0F;
defparam \exmen|MEMORYADDRESS~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~214 (
// Equation(s):
// \exmen|MEMORYADDRESS~214_combout  = ( !\idex|OPCODE [2] & ( (!\idex|OPCODE [1] & (((\exmen|MEMORYADDRESS~157_combout )))) # (\idex|OPCODE [1] & ((!\idex|OPCODE [3] & (((\alu|Add1~77_sumout )))) # (\idex|OPCODE [3] & (\exmen|MEMORYADDRESS~157_combout  & 
// ((\alu|Mult0~346_sumout )))))) ) ) # ( \idex|OPCODE [2] & ( (!\idex|OPCODE [3] & (\exmen|MEMORYADDRESS~157_combout )) # (\idex|OPCODE [3] & ((!\idex|OPCODE [0] & (\exmen|MEMORYADDRESS~157_combout )) # (\idex|OPCODE [0] & (((\alu|Add1~77_sumout )))))) ) )

	.dataa(!\idex|OPCODE [3]),
	.datab(!\exmen|MEMORYADDRESS~157_combout ),
	.datac(!\idex|OPCODE [0]),
	.datad(!\alu|Add1~77_sumout ),
	.datae(!\idex|OPCODE [2]),
	.dataf(!\alu|Mult0~346_sumout ),
	.datag(!\idex|OPCODE [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~214 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~214 .lut_mask = 64'h303A3237313B3237;
defparam \exmen|MEMORYADDRESS~214 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N8
dffeas \exmen|MEMORYADDRESS[19] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~214_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [19]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[19] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N4
dffeas \datamen|DataOut[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[19] .is_wysiwyg = "true";
defparam \datamen|DataOut[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N35
dffeas \menwb|WRITEDATA[19] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [19]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[19] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N8
dffeas \regbank|Register[2][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[2][19] .is_wysiwyg = "true";
defparam \regbank|Register[2][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N12
cyclonev_lcell_comb \idex|RVALUE1~141 (
// Equation(s):
// \idex|RVALUE1~141_combout  = ( \regbank|Register[3][19]~q  & ( \regbank|Register[0][19]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[2][19]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[1][19]~q ) # 
// (\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[3][19]~q  & ( \regbank|Register[0][19]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[2][19]~q ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout  & 
// \regbank|Register[1][19]~q )))) ) ) ) # ( \regbank|Register[3][19]~q  & ( !\regbank|Register[0][19]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[2][19]~q  & (\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[1][19]~q ) # 
// (\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[3][19]~q  & ( !\regbank|Register[0][19]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[2][19]~q  & (\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout  & 
// \regbank|Register[1][19]~q )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[2][19]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[1][19]~q ),
	.datae(!\regbank|Register[3][19]~q ),
	.dataf(!\regbank|Register[0][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~141 .extended_lut = "off";
defparam \idex|RVALUE1~141 .lut_mask = 64'h02520757A2F2A7F7;
defparam \idex|RVALUE1~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N42
cyclonev_lcell_comb \idex|RVALUE1~140 (
// Equation(s):
// \idex|RVALUE1~140_combout  = ( \regbank|Register[7][19]~q  & ( \regbank|Register[4][19]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # (\regbank|Register[6][19]~q )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # 
// (\regbank|Register[5][19]~q ))) ) ) ) # ( !\regbank|Register[7][19]~q  & ( \regbank|Register[4][19]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # (\regbank|Register[6][19]~q )))) # (\reg1|Mux4~0_combout  & (\regbank|Register[5][19]~q  & 
// ((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[7][19]~q  & ( !\regbank|Register[4][19]~q  & ( (!\reg1|Mux4~0_combout  & (((\regbank|Register[6][19]~q  & \reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # 
// (\regbank|Register[5][19]~q ))) ) ) ) # ( !\regbank|Register[7][19]~q  & ( !\regbank|Register[4][19]~q  & ( (!\reg1|Mux4~0_combout  & (((\regbank|Register[6][19]~q  & \reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (\regbank|Register[5][19]~q  & 
// ((!\reg1|Mux3~0_combout )))) ) ) )

	.dataa(!\regbank|Register[5][19]~q ),
	.datab(!\regbank|Register[6][19]~q ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[7][19]~q ),
	.dataf(!\regbank|Register[4][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~140 .extended_lut = "off";
defparam \idex|RVALUE1~140 .lut_mask = 64'h0530053FF530F53F;
defparam \idex|RVALUE1~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \idex|RVALUE1~139 (
// Equation(s):
// \idex|RVALUE1~139_combout  = ( \regbank|Register[15][19]~q  & ( \regbank|Register[12][19]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[14][19]~q ))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # 
// (\regbank|Register[13][19]~q )))) ) ) ) # ( !\regbank|Register[15][19]~q  & ( \regbank|Register[12][19]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[14][19]~q ))) # (\reg1|Mux4~0_combout  & 
// (((\regbank|Register[13][19]~q  & !\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[15][19]~q  & ( !\regbank|Register[12][19]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[14][19]~q  & ((\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & 
// (((\reg1|Mux3~0_combout ) # (\regbank|Register[13][19]~q )))) ) ) ) # ( !\regbank|Register[15][19]~q  & ( !\regbank|Register[12][19]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[14][19]~q  & ((\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & 
// (((\regbank|Register[13][19]~q  & !\reg1|Mux3~0_combout )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[14][19]~q ),
	.datac(!\regbank|Register[13][19]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[15][19]~q ),
	.dataf(!\regbank|Register[12][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~139 .extended_lut = "off";
defparam \idex|RVALUE1~139 .lut_mask = 64'h05220577AF22AF77;
defparam \idex|RVALUE1~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \idex|RVALUE1~142 (
// Equation(s):
// \idex|RVALUE1~142_combout  = ( \idex|RVALUE1~140_combout  & ( \idex|RVALUE1~139_combout  & ( ((\idex|RVALUE1~141_combout  & !\reg1|Mux1~0_combout )) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\idex|RVALUE1~140_combout  & ( \idex|RVALUE1~139_combout  & ( 
// (!\reg1|Mux1~0_combout  & (\idex|RVALUE1~141_combout  & !\reg1|Mux2~0_combout )) # (\reg1|Mux1~0_combout  & ((\reg1|Mux2~0_combout ))) ) ) ) # ( \idex|RVALUE1~140_combout  & ( !\idex|RVALUE1~139_combout  & ( (!\reg1|Mux1~0_combout  & 
// ((\reg1|Mux2~0_combout ) # (\idex|RVALUE1~141_combout ))) ) ) ) # ( !\idex|RVALUE1~140_combout  & ( !\idex|RVALUE1~139_combout  & ( (\idex|RVALUE1~141_combout  & (!\reg1|Mux1~0_combout  & !\reg1|Mux2~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\idex|RVALUE1~141_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\idex|RVALUE1~140_combout ),
	.dataf(!\idex|RVALUE1~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~142 .extended_lut = "off";
defparam \idex|RVALUE1~142 .lut_mask = 64'h300030F0300F30FF;
defparam \idex|RVALUE1~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \idex|RVALUE1~134 (
// Equation(s):
// \idex|RVALUE1~134_combout  = ( \regbank|Register[29][19]~q  & ( \regbank|Register[25][19]~q  & ( ((!\reg1|Mux2~0_combout  & (\regbank|Register[17][19]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][19]~q )))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[29][19]~q  & ( \regbank|Register[25][19]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[17][19]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][19]~q ))))) # (\reg1|Mux1~0_combout  & 
// (!\reg1|Mux2~0_combout )) ) ) ) # ( \regbank|Register[29][19]~q  & ( !\regbank|Register[25][19]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[17][19]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][19]~q ))))) # 
// (\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout )) ) ) ) # ( !\regbank|Register[29][19]~q  & ( !\regbank|Register[25][19]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[17][19]~q )) # (\reg1|Mux2~0_combout  & 
// ((\regbank|Register[21][19]~q ))))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[17][19]~q ),
	.datad(!\regbank|Register[21][19]~q ),
	.datae(!\regbank|Register[29][19]~q ),
	.dataf(!\regbank|Register[25][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~134 .extended_lut = "off";
defparam \idex|RVALUE1~134 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \idex|RVALUE1~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \idex|RVALUE1~135 (
// Equation(s):
// \idex|RVALUE1~135_combout  = ( \regbank|Register[30][19]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[26][19]~q ) ) ) ) # ( !\regbank|Register[30][19]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[26][19]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[30][19]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][19]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][19]~q )) ) ) ) # ( !\regbank|Register[30][19]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][19]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][19]~q )) ) ) )

	.dataa(!\regbank|Register[26][19]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[22][19]~q ),
	.datad(!\regbank|Register[18][19]~q ),
	.datae(!\regbank|Register[30][19]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~135 .extended_lut = "off";
defparam \idex|RVALUE1~135 .lut_mask = 64'h03CF03CF44447777;
defparam \idex|RVALUE1~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \idex|RVALUE1~133 (
// Equation(s):
// \idex|RVALUE1~133_combout  = ( \regbank|Register[28][19]~q  & ( \regbank|Register[24][19]~q  & ( ((!\reg1|Mux2~0_combout  & (\regbank|Register[16][19]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[20][19]~q )))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[28][19]~q  & ( \regbank|Register[24][19]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[16][19]~q ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[20][19]~q  & !\reg1|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[28][19]~q  & ( !\regbank|Register[24][19]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[16][19]~q  & ((!\reg1|Mux1~0_combout )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout ) # (\regbank|Register[20][19]~q )))) ) ) ) # ( 
// !\regbank|Register[28][19]~q  & ( !\regbank|Register[24][19]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[16][19]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[20][19]~q ))))) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\regbank|Register[16][19]~q ),
	.datac(!\regbank|Register[20][19]~q ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\regbank|Register[28][19]~q ),
	.dataf(!\regbank|Register[24][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~133 .extended_lut = "off";
defparam \idex|RVALUE1~133 .lut_mask = 64'h2700275527AA27FF;
defparam \idex|RVALUE1~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N12
cyclonev_lcell_comb \idex|RVALUE1~136 (
// Equation(s):
// \idex|RVALUE1~136_combout  = ( \regbank|Register[31][19]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[23][19]~q ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[31][19]~q  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & 
// \regbank|Register[23][19]~q ) ) ) ) # ( \regbank|Register[31][19]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[19][19]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[27][19]~q ))) ) ) ) # ( 
// !\regbank|Register[31][19]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[19][19]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[27][19]~q ))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\regbank|Register[19][19]~q ),
	.datac(!\regbank|Register[23][19]~q ),
	.datad(!\regbank|Register[27][19]~q ),
	.datae(!\regbank|Register[31][19]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~136 .extended_lut = "off";
defparam \idex|RVALUE1~136 .lut_mask = 64'h227722770A0A5F5F;
defparam \idex|RVALUE1~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N0
cyclonev_lcell_comb \idex|RVALUE1~137 (
// Equation(s):
// \idex|RVALUE1~137_combout  = ( \reg1|Mux3~0_combout  & ( \idex|RVALUE1~136_combout  & ( (\reg1|Mux4~0_combout ) # (\idex|RVALUE1~135_combout ) ) ) ) # ( !\reg1|Mux3~0_combout  & ( \idex|RVALUE1~136_combout  & ( (!\reg1|Mux4~0_combout  & 
// ((\idex|RVALUE1~133_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~134_combout )) ) ) ) # ( \reg1|Mux3~0_combout  & ( !\idex|RVALUE1~136_combout  & ( (\idex|RVALUE1~135_combout  & !\reg1|Mux4~0_combout ) ) ) ) # ( !\reg1|Mux3~0_combout  & ( 
// !\idex|RVALUE1~136_combout  & ( (!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~133_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~134_combout )) ) ) )

	.dataa(!\idex|RVALUE1~134_combout ),
	.datab(!\idex|RVALUE1~135_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\idex|RVALUE1~133_combout ),
	.datae(!\reg1|Mux3~0_combout ),
	.dataf(!\idex|RVALUE1~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~137 .extended_lut = "off";
defparam \idex|RVALUE1~137 .lut_mask = 64'h05F5303005F53F3F;
defparam \idex|RVALUE1~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N34
dffeas \regbank|Register[8][19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][19]~DUPLICATE .is_wysiwyg = "true";
defparam \regbank|Register[8][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \idex|RVALUE1~138 (
// Equation(s):
// \idex|RVALUE1~138_combout  = ( \regbank|Register[11][19]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[10][19]~q ) # (\reg1|Mux4~0_combout ) ) ) ) # ( !\regbank|Register[11][19]~q  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & 
// \regbank|Register[10][19]~q ) ) ) ) # ( \regbank|Register[11][19]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[8][19]~DUPLICATE_q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][19]~q )) ) ) ) # ( 
// !\regbank|Register[11][19]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[8][19]~DUPLICATE_q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[9][19]~q )) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[9][19]~q ),
	.datac(!\regbank|Register[10][19]~q ),
	.datad(!\regbank|Register[8][19]~DUPLICATE_q ),
	.datae(!\regbank|Register[11][19]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~138 .extended_lut = "off";
defparam \idex|RVALUE1~138 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \idex|RVALUE1~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \idex|RVALUE1~143 (
// Equation(s):
// \idex|RVALUE1~143_combout  = ( \idex|RVALUE1~138_combout  & ( (!\reg1|Mux0~0_combout  & (((\idex|RVALUE1[20]~0_combout )) # (\idex|RVALUE1~142_combout ))) # (\reg1|Mux0~0_combout  & (((\idex|RVALUE1~137_combout )))) ) ) # ( !\idex|RVALUE1~138_combout  & ( 
// (!\reg1|Mux0~0_combout  & (\idex|RVALUE1~142_combout )) # (\reg1|Mux0~0_combout  & ((\idex|RVALUE1~137_combout ))) ) )

	.dataa(!\idex|RVALUE1~142_combout ),
	.datab(!\idex|RVALUE1~137_combout ),
	.datac(!\reg1|Mux0~0_combout ),
	.datad(!\idex|RVALUE1[20]~0_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~143 .extended_lut = "off";
defparam \idex|RVALUE1~143 .lut_mask = 64'h5353535353F353F3;
defparam \idex|RVALUE1~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N3
cyclonev_lcell_comb \idex|RVALUE1[19]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[19]~SCLR_LUT_combout  = (!\Reset~input_o  & \idex|RVALUE1~143_combout )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|RVALUE1~143_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[19]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[19]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[19]~SCLR_LUT .lut_mask = 64'h00AA00AA00AA00AA;
defparam \idex|RVALUE1[19]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N5
dffeas \idex|RVALUE1[19]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[19]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N12
cyclonev_lcell_comb \alu|ShiftRight0~23 (
// Equation(s):
// \alu|ShiftRight0~23_combout  = ( \idex|RVALUE1[20]~_Duplicate_1_q  & ( \idex|RVALUE1[21]~_Duplicate_1_q  & ( ((!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[18]~_Duplicate_1_q ))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[19]~_Duplicate_1_q ))) 
// # (\alumuxB|Output[1]~4_combout ) ) ) ) # ( !\idex|RVALUE1[20]~_Duplicate_1_q  & ( \idex|RVALUE1[21]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout  & ((!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[18]~_Duplicate_1_q ))) # 
// (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[19]~_Duplicate_1_q )))) # (\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout )))) ) ) ) # ( \idex|RVALUE1[20]~_Duplicate_1_q  & ( !\idex|RVALUE1[21]~_Duplicate_1_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & ((!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[18]~_Duplicate_1_q ))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[19]~_Duplicate_1_q )))) # (\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout )))) 
// ) ) ) # ( !\idex|RVALUE1[20]~_Duplicate_1_q  & ( !\idex|RVALUE1[21]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout  & ((!\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[18]~_Duplicate_1_q ))) # (\alumuxB|Output[0]~5_combout  & 
// (\idex|RVALUE1[19]~_Duplicate_1_q )))) ) ) )

	.dataa(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[0]~5_combout ),
	.datae(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.dataf(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~23 .extended_lut = "off";
defparam \alu|ShiftRight0~23 .lut_mask = 64'h0C443F440C773F77;
defparam \alu|ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N12
cyclonev_lcell_comb \alu|ShiftRight0~27 (
// Equation(s):
// \alu|ShiftRight0~27_combout  = ( \alumuxB|Output[2]~3_combout  & ( \alu|ShiftRight0~25_combout  & ( (!\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~24_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~26_combout ))) ) ) ) # ( 
// !\alumuxB|Output[2]~3_combout  & ( \alu|ShiftRight0~25_combout  & ( (\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~23_combout ) ) ) ) # ( \alumuxB|Output[2]~3_combout  & ( !\alu|ShiftRight0~25_combout  & ( (!\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftRight0~24_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~26_combout ))) ) ) ) # ( !\alumuxB|Output[2]~3_combout  & ( !\alu|ShiftRight0~25_combout  & ( (\alu|ShiftRight0~23_combout  & !\alumuxB|Output[3]~2_combout ) ) ) )

	.dataa(!\alu|ShiftRight0~24_combout ),
	.datab(!\alu|ShiftRight0~23_combout ),
	.datac(!\alu|ShiftRight0~26_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alumuxB|Output[2]~3_combout ),
	.dataf(!\alu|ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~27 .extended_lut = "off";
defparam \alu|ShiftRight0~27 .lut_mask = 64'h3300550F33FF550F;
defparam \alu|ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~101 (
// Equation(s):
// \exmen|MEMORYADDRESS~101_combout  = ( \idex|OPCODE [0] & ( \alu|ShiftRight0~27_combout  ) ) # ( !\idex|OPCODE [0] & ( \alu|ShiftRight0~27_combout  & ( (!\alumuxB|Output[4]~1_combout  & (((\exmen|MEMORYADDRESS~100_combout )))) # 
// (\alumuxB|Output[4]~1_combout  & (\alu|ShiftLeft0~3_combout  & ((\alu|ShiftLeft0~1_combout )))) ) ) ) # ( !\idex|OPCODE [0] & ( !\alu|ShiftRight0~27_combout  & ( (!\alumuxB|Output[4]~1_combout  & (((\exmen|MEMORYADDRESS~100_combout )))) # 
// (\alumuxB|Output[4]~1_combout  & (\alu|ShiftLeft0~3_combout  & ((\alu|ShiftLeft0~1_combout )))) ) ) )

	.dataa(!\alu|ShiftLeft0~3_combout ),
	.datab(!\exmen|MEMORYADDRESS~100_combout ),
	.datac(!\alu|ShiftLeft0~1_combout ),
	.datad(!\alumuxB|Output[4]~1_combout ),
	.datae(!\idex|OPCODE [0]),
	.dataf(!\alu|ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~101 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~101 .lut_mask = 64'h330500003305FFFF;
defparam \exmen|MEMORYADDRESS~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N57
cyclonev_lcell_comb \exmen|MEMORYADDRESS~154 (
// Equation(s):
// \exmen|MEMORYADDRESS~154_combout  = ( \alumuxB|Output[18]~25_combout  & ( (!\exmen|MEMORYADDRESS~79_combout  & (((\idex|RVALUE1[18]~_Duplicate_1_q )))) # (\exmen|MEMORYADDRESS~79_combout  & ((!\exmen|MEMORYADDRESS~28_combout ) # 
// ((\exmen|MEMORYADDRESS~101_combout )))) ) ) # ( !\alumuxB|Output[18]~25_combout  & ( (\exmen|MEMORYADDRESS~79_combout  & ((!\exmen|MEMORYADDRESS~28_combout  & (\idex|RVALUE1[18]~_Duplicate_1_q )) # (\exmen|MEMORYADDRESS~28_combout  & 
// ((\exmen|MEMORYADDRESS~101_combout ))))) ) )

	.dataa(!\exmen|MEMORYADDRESS~79_combout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.datad(!\exmen|MEMORYADDRESS~101_combout ),
	.datae(gnd),
	.dataf(!\alumuxB|Output[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~154 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~154 .lut_mask = 64'h041504154E5F4E5F;
defparam \exmen|MEMORYADDRESS~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~155 (
// Equation(s):
// \exmen|MEMORYADDRESS~155_combout  = ( \exmen|MEMORYADDRESS~154_combout  & ( (!\exmen|MEMORYADDRESS~79_combout ) # (((\exmen|MEMORYADDRESS~29_combout ) # (\alu|Add0~73_sumout )) # (\exmen|MEMORYADDRESS~28_combout )) ) ) # ( 
// !\exmen|MEMORYADDRESS~154_combout  & ( (\exmen|MEMORYADDRESS~79_combout  & (!\exmen|MEMORYADDRESS~29_combout  & ((\alu|Add0~73_sumout ) # (\exmen|MEMORYADDRESS~28_combout )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~79_combout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\alu|Add0~73_sumout ),
	.datad(!\exmen|MEMORYADDRESS~29_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~155 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~155 .lut_mask = 64'h15001500BFFFBFFF;
defparam \exmen|MEMORYADDRESS~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~218 (
// Equation(s):
// \exmen|MEMORYADDRESS~218_combout  = ( !\idex|OPCODE [2] & ( (!\idex|OPCODE [1] & (\exmen|MEMORYADDRESS~155_combout )) # (\idex|OPCODE [1] & ((!\idex|OPCODE [3] & (((\alu|Add1~73_sumout )))) # (\idex|OPCODE [3] & (\exmen|MEMORYADDRESS~155_combout  & 
// (\alu|Mult0~342_sumout ))))) ) ) # ( \idex|OPCODE [2] & ( ((!\idex|OPCODE [0] & (\exmen|MEMORYADDRESS~155_combout )) # (\idex|OPCODE [0] & ((!\idex|OPCODE [3] & (\exmen|MEMORYADDRESS~155_combout )) # (\idex|OPCODE [3] & ((\alu|Add1~73_sumout )))))) ) )

	.dataa(!\exmen|MEMORYADDRESS~155_combout ),
	.datab(!\alu|Mult0~342_sumout ),
	.datac(!\idex|OPCODE [0]),
	.datad(!\alu|Add1~73_sumout ),
	.datae(!\idex|OPCODE [2]),
	.dataf(!\idex|OPCODE [3]),
	.datag(!\idex|OPCODE [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~218 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~218 .lut_mask = 64'h505F55555151505F;
defparam \exmen|MEMORYADDRESS~218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N2
dffeas \exmen|MEMORYADDRESS[18] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [18]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[18] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N40
dffeas \datamen|DataOut[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[18] .is_wysiwyg = "true";
defparam \datamen|DataOut[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N11
dffeas \menwb|WRITEDATA[18] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[18] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N8
dffeas \regbank|Register[24][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[24][18] .is_wysiwyg = "true";
defparam \regbank|Register[24][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \idex|RVALUE1~144 (
// Equation(s):
// \idex|RVALUE1~144_combout  = ( \regbank|Register[28][18]~q  & ( \regbank|Register[20][18]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[16][18]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][18]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[28][18]~q  & ( \regbank|Register[20][18]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[16][18]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][18]~q )))) # (\reg1|Mux2~0_combout  & 
// (((!\reg1|Mux1~0_combout )))) ) ) ) # ( \regbank|Register[28][18]~q  & ( !\regbank|Register[20][18]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[16][18]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][18]~q )))) 
// # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[28][18]~q  & ( !\regbank|Register[20][18]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[16][18]~q ))) # (\reg1|Mux1~0_combout  & 
// (\regbank|Register[24][18]~q )))) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\regbank|Register[24][18]~q ),
	.datac(!\regbank|Register[16][18]~q ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\regbank|Register[28][18]~q ),
	.dataf(!\regbank|Register[20][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~144 .extended_lut = "off";
defparam \idex|RVALUE1~144 .lut_mask = 64'h0A220A775F225F77;
defparam \idex|RVALUE1~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N54
cyclonev_lcell_comb \idex|RVALUE1~147 (
// Equation(s):
// \idex|RVALUE1~147_combout  = ( \regbank|Register[31][18]~q  & ( \regbank|Register[19][18]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\regbank|Register[27][18]~q ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[23][18]~q ) # 
// (\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[31][18]~q  & ( \regbank|Register[19][18]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\regbank|Register[27][18]~q ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & 
// \regbank|Register[23][18]~q )))) ) ) ) # ( \regbank|Register[31][18]~q  & ( !\regbank|Register[19][18]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[27][18]~q  & (\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[23][18]~q ) # 
// (\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[31][18]~q  & ( !\regbank|Register[19][18]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[27][18]~q  & (\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & 
// \regbank|Register[23][18]~q )))) ) ) )

	.dataa(!\regbank|Register[27][18]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[23][18]~q ),
	.datae(!\regbank|Register[31][18]~q ),
	.dataf(!\regbank|Register[19][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~147 .extended_lut = "off";
defparam \idex|RVALUE1~147 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \idex|RVALUE1~145 (
// Equation(s):
// \idex|RVALUE1~145_combout  = ( \regbank|Register[29][18]~q  & ( \regbank|Register[21][18]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[17][18]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[25][18]~q )))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[29][18]~q  & ( \regbank|Register[21][18]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[17][18]~q )) # (\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (!\reg1|Mux2~0_combout  & ((\regbank|Register[25][18]~q )))) ) ) ) # ( 
// \regbank|Register[29][18]~q  & ( !\regbank|Register[21][18]~q  & ( (!\reg1|Mux1~0_combout  & (!\reg1|Mux2~0_combout  & (\regbank|Register[17][18]~q ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[25][18]~q )) # (\reg1|Mux2~0_combout ))) ) ) ) # ( 
// !\regbank|Register[29][18]~q  & ( !\regbank|Register[21][18]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[17][18]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[25][18]~q ))))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[17][18]~q ),
	.datad(!\regbank|Register[25][18]~q ),
	.datae(!\regbank|Register[29][18]~q ),
	.dataf(!\regbank|Register[21][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~145 .extended_lut = "off";
defparam \idex|RVALUE1~145 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \idex|RVALUE1~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N0
cyclonev_lcell_comb \idex|RVALUE1~146 (
// Equation(s):
// \idex|RVALUE1~146_combout  = ( \regbank|Register[30][18]~q  & ( \regbank|Register[22][18]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[18][18]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][18]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[30][18]~q  & ( \regbank|Register[22][18]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[18][18]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][18]~q )))) # (\reg1|Mux2~0_combout  & 
// (((!\reg1|Mux1~0_combout )))) ) ) ) # ( \regbank|Register[30][18]~q  & ( !\regbank|Register[22][18]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[18][18]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][18]~q )))) 
// # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[30][18]~q  & ( !\regbank|Register[22][18]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[18][18]~q ))) # (\reg1|Mux1~0_combout  & 
// (\regbank|Register[26][18]~q )))) ) ) )

	.dataa(!\regbank|Register[26][18]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[18][18]~q ),
	.datae(!\regbank|Register[30][18]~q ),
	.dataf(!\regbank|Register[22][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~146 .extended_lut = "off";
defparam \idex|RVALUE1~146 .lut_mask = 64'h04C407C734F437F7;
defparam \idex|RVALUE1~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \idex|RVALUE1~148 (
// Equation(s):
// \idex|RVALUE1~148_combout  = ( \idex|RVALUE1~146_combout  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout ) # (\idex|RVALUE1~147_combout ) ) ) ) # ( !\idex|RVALUE1~146_combout  & ( \reg1|Mux3~0_combout  & ( (\idex|RVALUE1~147_combout  & 
// \reg1|Mux4~0_combout ) ) ) ) # ( \idex|RVALUE1~146_combout  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~144_combout )) # (\reg1|Mux4~0_combout  & ((\idex|RVALUE1~145_combout ))) ) ) ) # ( !\idex|RVALUE1~146_combout  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~144_combout )) # (\reg1|Mux4~0_combout  & ((\idex|RVALUE1~145_combout ))) ) ) )

	.dataa(!\idex|RVALUE1~144_combout ),
	.datab(!\idex|RVALUE1~147_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\idex|RVALUE1~145_combout ),
	.datae(!\idex|RVALUE1~146_combout ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~148 .extended_lut = "off";
defparam \idex|RVALUE1~148 .lut_mask = 64'h505F505F0303F3F3;
defparam \idex|RVALUE1~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \idex|RVALUE1~149 (
// Equation(s):
// \idex|RVALUE1~149_combout  = ( \regbank|Register[11][18]~q  & ( \regbank|Register[9][18]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][18]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][18]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][18]~q  & ( \regbank|Register[9][18]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][18]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][18]~q ))))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[11][18]~q  & ( !\regbank|Register[9][18]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][18]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][18]~q ))))) # 
// (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[11][18]~q  & ( !\regbank|Register[9][18]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][18]~q )) # (\reg1|Mux3~0_combout  & 
// ((\regbank|Register[10][18]~q ))))) ) ) )

	.dataa(!\regbank|Register[8][18]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[10][18]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[11][18]~q ),
	.dataf(!\regbank|Register[9][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~149 .extended_lut = "off";
defparam \idex|RVALUE1~149 .lut_mask = 64'h440C443F770C773F;
defparam \idex|RVALUE1~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N0
cyclonev_lcell_comb \idex|RVALUE1~152 (
// Equation(s):
// \idex|RVALUE1~152_combout  = ( \regbank|Register[3][18]~q  & ( \regbank|Register[0][18]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[2][18]~q ))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # 
// (\regbank|Register[1][18]~q )))) ) ) ) # ( !\regbank|Register[3][18]~q  & ( \regbank|Register[0][18]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[2][18]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[1][18]~q  & 
// !\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[3][18]~q  & ( !\regbank|Register[0][18]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[2][18]~q  & ((\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # 
// (\regbank|Register[1][18]~q )))) ) ) ) # ( !\regbank|Register[3][18]~q  & ( !\regbank|Register[0][18]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[2][18]~q  & ((\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[1][18]~q  & 
// !\reg1|Mux3~0_combout )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[2][18]~q ),
	.datac(!\regbank|Register[1][18]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[3][18]~q ),
	.dataf(!\regbank|Register[0][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~152 .extended_lut = "off";
defparam \idex|RVALUE1~152 .lut_mask = 64'h05220577AF22AF77;
defparam \idex|RVALUE1~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \idex|RVALUE1~150 (
// Equation(s):
// \idex|RVALUE1~150_combout  = ( \regbank|Register[15][18]~q  & ( \regbank|Register[14][18]~q  & ( ((!\reg1|Mux4~0_combout  & ((\regbank|Register[12][18]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][18]~q ))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][18]~q  & ( \regbank|Register[14][18]~q  & ( (!\reg1|Mux4~0_combout  & (((\regbank|Register[12][18]~q ) # (\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][18]~q  & (!\reg1|Mux3~0_combout ))) ) ) ) # ( 
// \regbank|Register[15][18]~q  & ( !\regbank|Register[14][18]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout  & \regbank|Register[12][18]~q )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\regbank|Register[13][18]~q ))) ) ) ) # ( 
// !\regbank|Register[15][18]~q  & ( !\regbank|Register[14][18]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[12][18]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][18]~q )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[13][18]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[12][18]~q ),
	.datae(!\regbank|Register[15][18]~q ),
	.dataf(!\regbank|Register[14][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~150 .extended_lut = "off";
defparam \idex|RVALUE1~150 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \idex|RVALUE1~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N30
cyclonev_lcell_comb \idex|RVALUE1~151 (
// Equation(s):
// \idex|RVALUE1~151_combout  = ( \regbank|Register[7][18]~q  & ( \regbank|Register[6][18]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][18]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][18]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][18]~q  & ( \regbank|Register[6][18]~q  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\regbank|Register[4][18]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[5][18]~q  & !\reg1|Mux3~0_combout )))) ) ) ) # ( 
// \regbank|Register[7][18]~q  & ( !\regbank|Register[6][18]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][18]~q  & ((!\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # (\regbank|Register[5][18]~q )))) ) ) ) # ( 
// !\regbank|Register[7][18]~q  & ( !\regbank|Register[6][18]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][18]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][18]~q ))))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[4][18]~q ),
	.datac(!\regbank|Register[5][18]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[7][18]~q ),
	.dataf(!\regbank|Register[6][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~151 .extended_lut = "off";
defparam \idex|RVALUE1~151 .lut_mask = 64'h2700275527AA27FF;
defparam \idex|RVALUE1~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N39
cyclonev_lcell_comb \idex|RVALUE1~153 (
// Equation(s):
// \idex|RVALUE1~153_combout  = ( \idex|RVALUE1~151_combout  & ( (!\reg1|Mux1~0_combout  & (((\idex|RVALUE1~152_combout )) # (\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout  & ((\idex|RVALUE1~150_combout )))) ) ) # ( 
// !\idex|RVALUE1~151_combout  & ( (!\reg1|Mux1~0_combout  & (!\reg1|Mux2~0_combout  & (\idex|RVALUE1~152_combout ))) # (\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout  & ((\idex|RVALUE1~150_combout )))) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\idex|RVALUE1~152_combout ),
	.datad(!\idex|RVALUE1~150_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~153 .extended_lut = "off";
defparam \idex|RVALUE1~153 .lut_mask = 64'h081908192A3B2A3B;
defparam \idex|RVALUE1~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \idex|RVALUE1~154 (
// Equation(s):
// \idex|RVALUE1~154_combout  = ( \idex|RVALUE1~149_combout  & ( \idex|RVALUE1~153_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~148_combout ) ) ) ) # ( !\idex|RVALUE1~149_combout  & ( \idex|RVALUE1~153_combout  & ( (!\reg1|Mux0~0_combout ) # 
// (\idex|RVALUE1~148_combout ) ) ) ) # ( \idex|RVALUE1~149_combout  & ( !\idex|RVALUE1~153_combout  & ( (!\reg1|Mux0~0_combout  & ((\idex|RVALUE1[20]~0_combout ))) # (\reg1|Mux0~0_combout  & (\idex|RVALUE1~148_combout )) ) ) ) # ( !\idex|RVALUE1~149_combout 
//  & ( !\idex|RVALUE1~153_combout  & ( (\idex|RVALUE1~148_combout  & \reg1|Mux0~0_combout ) ) ) )

	.dataa(!\idex|RVALUE1~148_combout ),
	.datab(!\idex|RVALUE1[20]~0_combout ),
	.datac(!\reg1|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~149_combout ),
	.dataf(!\idex|RVALUE1~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~154 .extended_lut = "off";
defparam \idex|RVALUE1~154 .lut_mask = 64'h05053535F5F5F5F5;
defparam \idex|RVALUE1~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N0
cyclonev_lcell_comb \idex|RVALUE1[18]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[18]~SCLR_LUT_combout  = ( \idex|RVALUE1~154_combout  & ( !\Reset~input_o  ) )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[18]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[18]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[18]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \idex|RVALUE1[18]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N2
dffeas \idex|RVALUE1[18]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[18]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N24
cyclonev_lcell_comb \alu|ShiftLeft0~33 (
// Equation(s):
// \alu|ShiftLeft0~33_combout  = ( \idex|RVALUE1[19]~_Duplicate_1_q  & ( \idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout ) # ((\idex|RVALUE1[17]~_Duplicate_2_q )))) # (\alumuxB|Output[0]~5_combout  & 
// (((\idex|RVALUE1[18]~_Duplicate_1_q )) # (\alumuxB|Output[1]~4_combout ))) ) ) ) # ( !\idex|RVALUE1[19]~_Duplicate_1_q  & ( \idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & (\alumuxB|Output[1]~4_combout  & 
// ((\idex|RVALUE1[17]~_Duplicate_2_q )))) # (\alumuxB|Output[0]~5_combout  & (((\idex|RVALUE1[18]~_Duplicate_1_q )) # (\alumuxB|Output[1]~4_combout ))) ) ) ) # ( \idex|RVALUE1[19]~_Duplicate_1_q  & ( !\idex|RVALUE1[16]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout ) # ((\idex|RVALUE1[17]~_Duplicate_2_q )))) # (\alumuxB|Output[0]~5_combout  & (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[18]~_Duplicate_1_q ))) ) ) ) # ( 
// !\idex|RVALUE1[19]~_Duplicate_1_q  & ( !\idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[17]~_Duplicate_2_q )))) # (\alumuxB|Output[0]~5_combout  & (!\alumuxB|Output[1]~4_combout  & 
// (\idex|RVALUE1[18]~_Duplicate_1_q ))) ) ) )

	.dataa(!\alumuxB|Output[0]~5_combout ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.dataf(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~33 .extended_lut = "off";
defparam \alu|ShiftLeft0~33 .lut_mask = 64'h04268CAE15379DBF;
defparam \alu|ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~107 (
// Equation(s):
// \exmen|MEMORYADDRESS~107_combout  = ( \alu|ShiftLeft0~28_combout  & ( \alu|ShiftLeft0~20_combout  & ( ((!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~37_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~33_combout ))) # 
// (\alumuxB|Output[3]~2_combout ) ) ) ) # ( !\alu|ShiftLeft0~28_combout  & ( \alu|ShiftLeft0~20_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~37_combout ))) # (\alumuxB|Output[2]~3_combout  & 
// (\alu|ShiftLeft0~33_combout )))) # (\alumuxB|Output[3]~2_combout  & (((\alumuxB|Output[2]~3_combout )))) ) ) ) # ( \alu|ShiftLeft0~28_combout  & ( !\alu|ShiftLeft0~20_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout  & 
// ((\alu|ShiftLeft0~37_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~33_combout )))) # (\alumuxB|Output[3]~2_combout  & (((!\alumuxB|Output[2]~3_combout )))) ) ) ) # ( !\alu|ShiftLeft0~28_combout  & ( !\alu|ShiftLeft0~20_combout  & ( 
// (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~37_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~33_combout )))) ) ) )

	.dataa(!\alumuxB|Output[3]~2_combout ),
	.datab(!\alu|ShiftLeft0~33_combout ),
	.datac(!\alu|ShiftLeft0~37_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(!\alu|ShiftLeft0~28_combout ),
	.dataf(!\alu|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~107 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~107 .lut_mask = 64'h0A225F220A775F77;
defparam \exmen|MEMORYADDRESS~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~167 (
// Equation(s):
// \exmen|MEMORYADDRESS~167_combout  = ( \alumuxB|Output[4]~1_combout  & ( \exmen|MEMORYADDRESS~79_combout  & ( \alu|ShiftLeft0~13_combout  ) ) ) # ( !\alumuxB|Output[4]~1_combout  & ( \exmen|MEMORYADDRESS~79_combout  & ( \exmen|MEMORYADDRESS~107_combout  ) 
// ) ) # ( \alumuxB|Output[4]~1_combout  & ( !\exmen|MEMORYADDRESS~79_combout  & ( (\idex|RVALUE1[23]~_Duplicate_1_q  & \alumuxB|Output[23]~17_combout ) ) ) ) # ( !\alumuxB|Output[4]~1_combout  & ( !\exmen|MEMORYADDRESS~79_combout  & ( 
// (\idex|RVALUE1[23]~_Duplicate_1_q  & \alumuxB|Output[23]~17_combout ) ) ) )

	.dataa(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.datab(!\alu|ShiftLeft0~13_combout ),
	.datac(!\alumuxB|Output[23]~17_combout ),
	.datad(!\exmen|MEMORYADDRESS~107_combout ),
	.datae(!\alumuxB|Output[4]~1_combout ),
	.dataf(!\exmen|MEMORYADDRESS~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~167 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~167 .lut_mask = 64'h0505050500FF3333;
defparam \exmen|MEMORYADDRESS~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N24
cyclonev_lcell_comb \alu|ShiftRight0~39 (
// Equation(s):
// \alu|ShiftRight0~39_combout  = ( \alu|ShiftRight0~33_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((\alu|ShiftRight0~32_combout ) # (\alumuxB|Output[2]~3_combout )))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~34_combout  & 
// (!\alumuxB|Output[2]~3_combout ))) ) ) # ( !\alu|ShiftRight0~33_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~32_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~34_combout )))) ) )

	.dataa(!\alu|ShiftRight0~34_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(!\alumuxB|Output[2]~3_combout ),
	.datad(!\alu|ShiftRight0~32_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~39 .extended_lut = "off";
defparam \alu|ShiftRight0~39 .lut_mask = 64'h10D010D01CDC1CDC;
defparam \alu|ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~168 (
// Equation(s):
// \exmen|MEMORYADDRESS~168_combout  = ( \alu|ShiftRight0~39_combout  & ( \exmen|MEMORYADDRESS~29_combout  & ( (!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~19_combout )) # (\exmen|MEMORYADDRESS~28_combout  & (((\idex|OPCODE [0]) # 
// (\exmen|MEMORYADDRESS~167_combout )))) ) ) ) # ( !\alu|ShiftRight0~39_combout  & ( \exmen|MEMORYADDRESS~29_combout  & ( (!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~19_combout )) # (\exmen|MEMORYADDRESS~28_combout  & 
// (((\exmen|MEMORYADDRESS~167_combout  & !\idex|OPCODE [0])))) ) ) ) # ( \alu|ShiftRight0~39_combout  & ( !\exmen|MEMORYADDRESS~29_combout  & ( \exmen|MEMORYADDRESS~28_combout  ) ) ) # ( !\alu|ShiftRight0~39_combout  & ( !\exmen|MEMORYADDRESS~29_combout  & 
// ( \exmen|MEMORYADDRESS~28_combout  ) ) )

	.dataa(!\exmen|MEMORYADDRESS~28_combout ),
	.datab(!\alu|ALUOut~19_combout ),
	.datac(!\exmen|MEMORYADDRESS~167_combout ),
	.datad(!\idex|OPCODE [0]),
	.datae(!\alu|ShiftRight0~39_combout ),
	.dataf(!\exmen|MEMORYADDRESS~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~168 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~168 .lut_mask = 64'h555555558D888DDD;
defparam \exmen|MEMORYADDRESS~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N45
cyclonev_lcell_comb \exmen|MEMORYADDRESS~169 (
// Equation(s):
// \exmen|MEMORYADDRESS~169_combout  = ( \exmen|MEMORYADDRESS~29_combout  & ( (!\exmen|MEMORYADDRESS~79_combout  & (\exmen|MEMORYADDRESS~167_combout )) # (\exmen|MEMORYADDRESS~79_combout  & ((\exmen|MEMORYADDRESS~168_combout ))) ) ) # ( 
// !\exmen|MEMORYADDRESS~29_combout  & ( (!\exmen|MEMORYADDRESS~79_combout  & (\exmen|MEMORYADDRESS~167_combout )) # (\exmen|MEMORYADDRESS~79_combout  & (((\exmen|MEMORYADDRESS~168_combout ) # (\alu|Add0~93_sumout )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~167_combout ),
	.datab(!\exmen|MEMORYADDRESS~79_combout ),
	.datac(!\alu|Add0~93_sumout ),
	.datad(!\exmen|MEMORYADDRESS~168_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~169 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~169 .lut_mask = 64'h4777477744774477;
defparam \exmen|MEMORYADDRESS~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS~198 (
// Equation(s):
// \exmen|MEMORYADDRESS~198_combout  = ( !\exmen|MEMORYADDRESS~86_combout  & ( (((\alu|Add1~93_sumout ))) ) ) # ( \exmen|MEMORYADDRESS~86_combout  & ( (\exmen|MEMORYADDRESS~169_combout  & ((!\exmen|MEMORYADDRESS~168_combout ) # 
// ((!\exmen|MEMORYADDRESS~79_combout ) # ((\exmen|MEMORYADDRESS~29_combout ) # (\alu|Mult0~362_sumout ))))) ) )

	.dataa(!\exmen|MEMORYADDRESS~168_combout ),
	.datab(!\exmen|MEMORYADDRESS~169_combout ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\alu|Mult0~362_sumout ),
	.datae(!\exmen|MEMORYADDRESS~86_combout ),
	.dataf(!\exmen|MEMORYADDRESS~29_combout ),
	.datag(!\alu|Add1~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~198 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~198 .lut_mask = 64'h0F0F32330F0F3333;
defparam \exmen|MEMORYADDRESS~198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N32
dffeas \exmen|MEMORYADDRESS[23] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [23]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[23] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N40
dffeas \datamen|DataOut[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[23] .is_wysiwyg = "true";
defparam \datamen|DataOut[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N9
cyclonev_lcell_comb \menwb|WRITEDATA[23]~feeder (
// Equation(s):
// \menwb|WRITEDATA[23]~feeder_combout  = ( \datamen|DataOut [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamen|DataOut [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\menwb|WRITEDATA[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \menwb|WRITEDATA[23]~feeder .extended_lut = "off";
defparam \menwb|WRITEDATA[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \menwb|WRITEDATA[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \menwb|WRITEDATA[23] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\menwb|WRITEDATA[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [23]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[23] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N40
dffeas \regbank|Register[8][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][23] .is_wysiwyg = "true";
defparam \regbank|Register[8][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N42
cyclonev_lcell_comb \idex|RVALUE1~303 (
// Equation(s):
// \idex|RVALUE1~303_combout  = ( \regbank|Register[11][23]~q  & ( \reg1|Mux3~0_combout  & ( (\reg1|Mux4~0_combout ) # (\regbank|Register[10][23]~q ) ) ) ) # ( !\regbank|Register[11][23]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[10][23]~q  & 
// !\reg1|Mux4~0_combout ) ) ) ) # ( \regbank|Register[11][23]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[8][23]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][23]~q ))) ) ) ) # ( !\regbank|Register[11][23]~q  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[8][23]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][23]~q ))) ) ) )

	.dataa(!\regbank|Register[8][23]~q ),
	.datab(!\regbank|Register[10][23]~q ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[9][23]~q ),
	.datae(!\regbank|Register[11][23]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~303 .extended_lut = "off";
defparam \idex|RVALUE1~303 .lut_mask = 64'h505F505F30303F3F;
defparam \idex|RVALUE1~303 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \idex|RVALUE1~306 (
// Equation(s):
// \idex|RVALUE1~306_combout  = ( \regbank|Register[3][23]~q  & ( \regbank|Register[0][23]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[1][23]~q )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[2][23]~q ))) ) ) ) # ( !\regbank|Register[3][23]~q  & ( \regbank|Register[0][23]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[1][23]~q )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][23]~q  & 
// ((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[3][23]~q  & ( !\regbank|Register[0][23]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[1][23]~q  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[2][23]~q ))) ) ) ) # ( !\regbank|Register[3][23]~q  & ( !\regbank|Register[0][23]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[1][23]~q  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[2][23]~q  & 
// ((!\reg1|Mux4~0_combout )))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[2][23]~q ),
	.datac(!\regbank|Register[1][23]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[3][23]~q ),
	.dataf(!\regbank|Register[0][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~306 .extended_lut = "off";
defparam \idex|RVALUE1~306 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \idex|RVALUE1~306 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \idex|RVALUE1~304 (
// Equation(s):
// \idex|RVALUE1~304_combout  = ( \regbank|Register[15][23]~q  & ( \regbank|Register[13][23]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][23]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][23]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][23]~q  & ( \regbank|Register[13][23]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout ) # (\regbank|Register[12][23]~q )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][23]~q  & ((!\reg1|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[15][23]~q  & ( !\regbank|Register[13][23]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[12][23]~q  & !\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[14][23]~q ))) ) ) ) # ( 
// !\regbank|Register[15][23]~q  & ( !\regbank|Register[13][23]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][23]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][23]~q )))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[14][23]~q ),
	.datac(!\regbank|Register[12][23]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[15][23]~q ),
	.dataf(!\regbank|Register[13][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~304 .extended_lut = "off";
defparam \idex|RVALUE1~304 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \idex|RVALUE1~304 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \idex|RVALUE1~305 (
// Equation(s):
// \idex|RVALUE1~305_combout  = ( \regbank|Register[7][23]~q  & ( \regbank|Register[5][23]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[4][23]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][23]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][23]~q  & ( \regbank|Register[5][23]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[4][23]~q )) # (\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & (\regbank|Register[6][23]~q ))) ) ) ) # ( 
// \regbank|Register[7][23]~q  & ( !\regbank|Register[5][23]~q  & ( (!\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & ((\regbank|Register[4][23]~q )))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[6][23]~q )) # (\reg1|Mux4~0_combout ))) ) ) ) # ( 
// !\regbank|Register[7][23]~q  & ( !\regbank|Register[5][23]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[4][23]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][23]~q )))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[6][23]~q ),
	.datad(!\regbank|Register[4][23]~q ),
	.datae(!\regbank|Register[7][23]~q ),
	.dataf(!\regbank|Register[5][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~305 .extended_lut = "off";
defparam \idex|RVALUE1~305 .lut_mask = 64'h048C159D26AE37BF;
defparam \idex|RVALUE1~305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \idex|RVALUE1~307 (
// Equation(s):
// \idex|RVALUE1~307_combout  = ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout  & \idex|RVALUE1~304_combout ) ) ) # ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\idex|RVALUE1~306_combout )) # (\reg1|Mux2~0_combout  & ((\idex|RVALUE1~305_combout 
// ))) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\idex|RVALUE1~306_combout ),
	.datac(!\idex|RVALUE1~304_combout ),
	.datad(!\idex|RVALUE1~305_combout ),
	.datae(gnd),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~307 .extended_lut = "off";
defparam \idex|RVALUE1~307 .lut_mask = 64'h2277227705050505;
defparam \idex|RVALUE1~307 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N42
cyclonev_lcell_comb \idex|RVALUE1~298 (
// Equation(s):
// \idex|RVALUE1~298_combout  = ( \regbank|Register[28][23]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[20][23]~q ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[28][23]~q  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & 
// \regbank|Register[20][23]~q ) ) ) ) # ( \regbank|Register[28][23]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][23]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][23]~q ))) ) ) ) # ( 
// !\regbank|Register[28][23]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][23]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][23]~q ))) ) ) )

	.dataa(!\regbank|Register[16][23]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[24][23]~q ),
	.datad(!\regbank|Register[20][23]~q ),
	.datae(!\regbank|Register[28][23]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~298 .extended_lut = "off";
defparam \idex|RVALUE1~298 .lut_mask = 64'h4747474700CC33FF;
defparam \idex|RVALUE1~298 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N0
cyclonev_lcell_comb \idex|RVALUE1~301 (
// Equation(s):
// \idex|RVALUE1~301_combout  = ( \regbank|Register[31][23]~q  & ( \regbank|Register[19][23]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[27][23]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # 
// (\regbank|Register[23][23]~q ))) ) ) ) # ( !\regbank|Register[31][23]~q  & ( \regbank|Register[19][23]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[27][23]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][23]~q  
// & (!\reg1|Mux1~0_combout ))) ) ) ) # ( \regbank|Register[31][23]~q  & ( !\regbank|Register[19][23]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[27][23]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # 
// (\regbank|Register[23][23]~q ))) ) ) ) # ( !\regbank|Register[31][23]~q  & ( !\regbank|Register[19][23]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[27][23]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][23]~q  & 
// (!\reg1|Mux1~0_combout ))) ) ) )

	.dataa(!\regbank|Register[23][23]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[27][23]~q ),
	.datae(!\regbank|Register[31][23]~q ),
	.dataf(!\regbank|Register[19][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~301 .extended_lut = "off";
defparam \idex|RVALUE1~301 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \idex|RVALUE1~301 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \idex|RVALUE1~299 (
// Equation(s):
// \idex|RVALUE1~299_combout  = ( \regbank|Register[29][23]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[25][23]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[29][23]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[25][23]~q ) ) ) ) # ( \regbank|Register[29][23]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][23]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][23]~q ))) ) ) ) # ( 
// !\regbank|Register[29][23]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][23]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][23]~q ))) ) ) )

	.dataa(!\regbank|Register[17][23]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[21][23]~q ),
	.datad(!\regbank|Register[25][23]~q ),
	.datae(!\regbank|Register[29][23]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~299 .extended_lut = "off";
defparam \idex|RVALUE1~299 .lut_mask = 64'h4747474700CC33FF;
defparam \idex|RVALUE1~299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \idex|RVALUE1~300 (
// Equation(s):
// \idex|RVALUE1~300_combout  = ( \regbank|Register[30][23]~q  & ( \regbank|Register[26][23]~q  & ( ((!\reg1|Mux2~0_combout  & (\regbank|Register[18][23]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][23]~q )))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[30][23]~q  & ( \regbank|Register[26][23]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[18][23]~q ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[22][23]~q  & !\reg1|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[30][23]~q  & ( !\regbank|Register[26][23]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[18][23]~q  & ((!\reg1|Mux1~0_combout )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout ) # (\regbank|Register[22][23]~q )))) ) ) ) # ( 
// !\regbank|Register[30][23]~q  & ( !\regbank|Register[26][23]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[18][23]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][23]~q ))))) ) ) )

	.dataa(!\regbank|Register[18][23]~q ),
	.datab(!\regbank|Register[22][23]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\regbank|Register[30][23]~q ),
	.dataf(!\regbank|Register[26][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~300 .extended_lut = "off";
defparam \idex|RVALUE1~300 .lut_mask = 64'h5300530F53F053FF;
defparam \idex|RVALUE1~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \idex|RVALUE1~302 (
// Equation(s):
// \idex|RVALUE1~302_combout  = ( \idex|RVALUE1~299_combout  & ( \idex|RVALUE1~300_combout  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\idex|RVALUE1~298_combout ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # 
// (\idex|RVALUE1~301_combout )))) ) ) ) # ( !\idex|RVALUE1~299_combout  & ( \idex|RVALUE1~300_combout  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\idex|RVALUE1~298_combout ))) # (\reg1|Mux4~0_combout  & (((\idex|RVALUE1~301_combout  & 
// \reg1|Mux3~0_combout )))) ) ) ) # ( \idex|RVALUE1~299_combout  & ( !\idex|RVALUE1~300_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~298_combout  & ((!\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # 
// (\idex|RVALUE1~301_combout )))) ) ) ) # ( !\idex|RVALUE1~299_combout  & ( !\idex|RVALUE1~300_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~298_combout  & ((!\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\idex|RVALUE1~301_combout  & 
// \reg1|Mux3~0_combout )))) ) ) )

	.dataa(!\idex|RVALUE1~298_combout ),
	.datab(!\idex|RVALUE1~301_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\idex|RVALUE1~299_combout ),
	.dataf(!\idex|RVALUE1~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~302 .extended_lut = "off";
defparam \idex|RVALUE1~302 .lut_mask = 64'h50035F0350F35FF3;
defparam \idex|RVALUE1~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \idex|RVALUE1~308 (
// Equation(s):
// \idex|RVALUE1~308_combout  = ( \reg1|Mux0~0_combout  & ( \idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~302_combout  ) ) ) # ( !\reg1|Mux0~0_combout  & ( \idex|RVALUE1[20]~0_combout  & ( (\idex|RVALUE1~307_combout ) # (\idex|RVALUE1~303_combout ) ) ) ) # 
// ( \reg1|Mux0~0_combout  & ( !\idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~302_combout  ) ) ) # ( !\reg1|Mux0~0_combout  & ( !\idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~307_combout  ) ) )

	.dataa(gnd),
	.datab(!\idex|RVALUE1~303_combout ),
	.datac(!\idex|RVALUE1~307_combout ),
	.datad(!\idex|RVALUE1~302_combout ),
	.datae(!\reg1|Mux0~0_combout ),
	.dataf(!\idex|RVALUE1[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~308 .extended_lut = "off";
defparam \idex|RVALUE1~308 .lut_mask = 64'h0F0F00FF3F3F00FF;
defparam \idex|RVALUE1~308 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N27
cyclonev_lcell_comb \idex|RVALUE1[23]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[23]~SCLR_LUT_combout  = ( !\Reset~input_o  & ( \idex|RVALUE1~308_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Reset~input_o ),
	.dataf(!\idex|RVALUE1~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[23]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[23]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[23]~SCLR_LUT .lut_mask = 64'h00000000FFFF0000;
defparam \idex|RVALUE1[23]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N59
dffeas \idex|RVALUE1[23]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[23]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N12
cyclonev_lcell_comb \alu|ShiftRight0~24 (
// Equation(s):
// \alu|ShiftRight0~24_combout  = ( \idex|RVALUE1[25]~_Duplicate_1_q  & ( \alumuxB|Output[0]~5_combout  & ( (\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[23]~_Duplicate_1_q ) ) ) ) # ( !\idex|RVALUE1[25]~_Duplicate_1_q  & ( \alumuxB|Output[0]~5_combout  & 
// ( (\idex|RVALUE1[23]~_Duplicate_1_q  & !\alumuxB|Output[1]~4_combout ) ) ) ) # ( \idex|RVALUE1[25]~_Duplicate_1_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[22]~_Duplicate_1_q )) # 
// (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[24]~_Duplicate_1_q ))) ) ) ) # ( !\idex|RVALUE1[25]~_Duplicate_1_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[22]~_Duplicate_1_q )) # 
// (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[24]~_Duplicate_1_q ))) ) ) )

	.dataa(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~24 .extended_lut = "off";
defparam \alu|ShiftRight0~24 .lut_mask = 64'h550F550F330033FF;
defparam \alu|ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N24
cyclonev_lcell_comb \alu|ShiftRight0~38 (
// Equation(s):
// \alu|ShiftRight0~38_combout  = ( \alu|ShiftRight0~25_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~24_combout )))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~26_combout  & 
// ((!\alumuxB|Output[2]~3_combout )))) ) ) # ( !\alu|ShiftRight0~25_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~24_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~26_combout )))) ) )

	.dataa(!\alu|ShiftRight0~26_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(!\alu|ShiftRight0~24_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~38 .extended_lut = "off";
defparam \alu|ShiftRight0~38 .lut_mask = 64'h1D001D001DCC1DCC;
defparam \alu|ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N18
cyclonev_lcell_comb \alu|ALUOut~18 (
// Equation(s):
// \alu|ALUOut~18_combout  = ( !\idex|RVALUE1[22]~_Duplicate_1_q  & ( !\alumuxB|Output[22]~29_combout  ) )

	.dataa(gnd),
	.datab(!\alumuxB|Output[22]~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~18 .extended_lut = "off";
defparam \alu|ALUOut~18 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \alu|ALUOut~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N36
cyclonev_lcell_comb \alu|ShiftLeft0~11 (
// Equation(s):
// \alu|ShiftLeft0~11_combout  = ( \alu|ShiftLeft0~10_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftLeft0~3_combout ))) ) ) # ( !\alu|ShiftLeft0~10_combout  & ( (\alu|ShiftLeft0~3_combout  & 
// (\alumuxB|Output[2]~3_combout  & !\alumuxB|Output[3]~2_combout )) ) )

	.dataa(!\alu|ShiftLeft0~3_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alumuxB|Output[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~11 .extended_lut = "off";
defparam \alu|ShiftLeft0~11 .lut_mask = 64'h10101010D0D0D0D0;
defparam \alu|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N21
cyclonev_lcell_comb \exmen|MEMORYADDRESS~106 (
// Equation(s):
// \exmen|MEMORYADDRESS~106_combout  = ( \alumuxB|Output[2]~3_combout  & ( \alu|ShiftLeft0~32_combout  & ( (!\alumuxB|Output[3]~2_combout ) # (\alu|ShiftLeft0~18_combout ) ) ) ) # ( !\alumuxB|Output[2]~3_combout  & ( \alu|ShiftLeft0~32_combout  & ( 
// (!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftLeft0~36_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~26_combout )) ) ) ) # ( \alumuxB|Output[2]~3_combout  & ( !\alu|ShiftLeft0~32_combout  & ( (\alu|ShiftLeft0~18_combout  & 
// \alumuxB|Output[3]~2_combout ) ) ) ) # ( !\alumuxB|Output[2]~3_combout  & ( !\alu|ShiftLeft0~32_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftLeft0~36_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~26_combout )) ) ) )

	.dataa(!\alu|ShiftLeft0~26_combout ),
	.datab(!\alu|ShiftLeft0~18_combout ),
	.datac(!\alu|ShiftLeft0~36_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alumuxB|Output[2]~3_combout ),
	.dataf(!\alu|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~106 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~106 .lut_mask = 64'h0F5500330F55FF33;
defparam \exmen|MEMORYADDRESS~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~164 (
// Equation(s):
// \exmen|MEMORYADDRESS~164_combout  = ( \exmen|MEMORYADDRESS~106_combout  & ( \idex|RVALUE1[22]~_Duplicate_1_q  & ( (!\exmen|MEMORYADDRESS~79_combout  & (((\alumuxB|Output[22]~29_combout )))) # (\exmen|MEMORYADDRESS~79_combout  & 
// (((!\alumuxB|Output[4]~1_combout )) # (\alu|ShiftLeft0~11_combout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~106_combout  & ( \idex|RVALUE1[22]~_Duplicate_1_q  & ( (!\exmen|MEMORYADDRESS~79_combout  & (((\alumuxB|Output[22]~29_combout )))) # 
// (\exmen|MEMORYADDRESS~79_combout  & (\alu|ShiftLeft0~11_combout  & ((\alumuxB|Output[4]~1_combout )))) ) ) ) # ( \exmen|MEMORYADDRESS~106_combout  & ( !\idex|RVALUE1[22]~_Duplicate_1_q  & ( (\exmen|MEMORYADDRESS~79_combout  & 
// ((!\alumuxB|Output[4]~1_combout ) # (\alu|ShiftLeft0~11_combout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~106_combout  & ( !\idex|RVALUE1[22]~_Duplicate_1_q  & ( (\alu|ShiftLeft0~11_combout  & (\exmen|MEMORYADDRESS~79_combout  & \alumuxB|Output[4]~1_combout )) 
// ) ) )

	.dataa(!\alu|ShiftLeft0~11_combout ),
	.datab(!\alumuxB|Output[22]~29_combout ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\alumuxB|Output[4]~1_combout ),
	.datae(!\exmen|MEMORYADDRESS~106_combout ),
	.dataf(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~164 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~164 .lut_mask = 64'h00050F0530353F35;
defparam \exmen|MEMORYADDRESS~164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~165 (
// Equation(s):
// \exmen|MEMORYADDRESS~165_combout  = ( \exmen|MEMORYADDRESS~28_combout  & ( \idex|OPCODE [0] & ( (!\exmen|MEMORYADDRESS~29_combout ) # (\alu|ShiftRight0~38_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( \idex|OPCODE [0] & ( 
// (\exmen|MEMORYADDRESS~29_combout  & !\alu|ALUOut~18_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~28_combout  & ( !\idex|OPCODE [0] & ( (!\exmen|MEMORYADDRESS~29_combout ) # (\exmen|MEMORYADDRESS~164_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( 
// !\idex|OPCODE [0] & ( (\exmen|MEMORYADDRESS~29_combout  & !\alu|ALUOut~18_combout ) ) ) )

	.dataa(!\alu|ShiftRight0~38_combout ),
	.datab(!\exmen|MEMORYADDRESS~29_combout ),
	.datac(!\alu|ALUOut~18_combout ),
	.datad(!\exmen|MEMORYADDRESS~164_combout ),
	.datae(!\exmen|MEMORYADDRESS~28_combout ),
	.dataf(!\idex|OPCODE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~165 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~165 .lut_mask = 64'h3030CCFF3030DDDD;
defparam \exmen|MEMORYADDRESS~165 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N33
cyclonev_lcell_comb \exmen|MEMORYADDRESS~166 (
// Equation(s):
// \exmen|MEMORYADDRESS~166_combout  = ( \exmen|MEMORYADDRESS~165_combout  & ( \exmen|MEMORYADDRESS~79_combout  ) ) # ( !\exmen|MEMORYADDRESS~165_combout  & ( \exmen|MEMORYADDRESS~79_combout  & ( (!\exmen|MEMORYADDRESS~29_combout  & \alu|Add0~89_sumout ) ) ) 
// ) # ( \exmen|MEMORYADDRESS~165_combout  & ( !\exmen|MEMORYADDRESS~79_combout  & ( \exmen|MEMORYADDRESS~164_combout  ) ) ) # ( !\exmen|MEMORYADDRESS~165_combout  & ( !\exmen|MEMORYADDRESS~79_combout  & ( \exmen|MEMORYADDRESS~164_combout  ) ) )

	.dataa(gnd),
	.datab(!\exmen|MEMORYADDRESS~29_combout ),
	.datac(!\exmen|MEMORYADDRESS~164_combout ),
	.datad(!\alu|Add0~89_sumout ),
	.datae(!\exmen|MEMORYADDRESS~165_combout ),
	.dataf(!\exmen|MEMORYADDRESS~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~166 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~166 .lut_mask = 64'h0F0F0F0F00CCFFFF;
defparam \exmen|MEMORYADDRESS~166 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~202 (
// Equation(s):
// \exmen|MEMORYADDRESS~202_combout  = ( !\exmen|MEMORYADDRESS~86_combout  & ( (((\alu|Add1~89_sumout ))) ) ) # ( \exmen|MEMORYADDRESS~86_combout  & ( (\exmen|MEMORYADDRESS~166_combout  & ((!\exmen|MEMORYADDRESS~165_combout ) # 
// (((!\exmen|MEMORYADDRESS~79_combout ) # (\alu|Mult0~358_sumout )) # (\exmen|MEMORYADDRESS~29_combout )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~165_combout ),
	.datab(!\exmen|MEMORYADDRESS~29_combout ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\alu|Mult0~358_sumout ),
	.datae(!\exmen|MEMORYADDRESS~86_combout ),
	.dataf(!\exmen|MEMORYADDRESS~166_combout ),
	.datag(!\alu|Add1~89_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~202 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~202 .lut_mask = 64'h0F0F00000F0FFBFF;
defparam \exmen|MEMORYADDRESS~202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N2
dffeas \exmen|MEMORYADDRESS[22] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [22]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[22] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N16
dffeas \datamen|DataOut[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[22] .is_wysiwyg = "true";
defparam \datamen|DataOut[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N41
dffeas \menwb|WRITEDATA[22] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[22] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \regbank|Register[13][22]~feeder (
// Equation(s):
// \regbank|Register[13][22]~feeder_combout  = ( \menwb|WRITEDATA [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[13][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[13][22]~feeder .extended_lut = "off";
defparam \regbank|Register[13][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[13][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N11
dffeas \regbank|Register[13][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[13][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][22] .is_wysiwyg = "true";
defparam \regbank|Register[13][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \idex|RVALUE1~315 (
// Equation(s):
// \idex|RVALUE1~315_combout  = ( \regbank|Register[15][22]~q  & ( \regbank|Register[12][22]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\regbank|Register[13][22]~q ))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout ) # 
// (\regbank|Register[14][22]~q )))) ) ) ) # ( !\regbank|Register[15][22]~q  & ( \regbank|Register[12][22]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\regbank|Register[13][22]~q ))) # (\reg1|Mux3~0_combout  & 
// (((\regbank|Register[14][22]~q  & !\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[15][22]~q  & ( !\regbank|Register[12][22]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[13][22]~q  & ((\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & 
// (((\reg1|Mux4~0_combout ) # (\regbank|Register[14][22]~q )))) ) ) ) # ( !\regbank|Register[15][22]~q  & ( !\regbank|Register[12][22]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[13][22]~q  & ((\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & 
// (((\regbank|Register[14][22]~q  & !\reg1|Mux4~0_combout )))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[13][22]~q ),
	.datac(!\regbank|Register[14][22]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[15][22]~q ),
	.dataf(!\regbank|Register[12][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~315 .extended_lut = "off";
defparam \idex|RVALUE1~315 .lut_mask = 64'h05220577AF22AF77;
defparam \idex|RVALUE1~315 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \idex|RVALUE1~317 (
// Equation(s):
// \idex|RVALUE1~317_combout  = ( \regbank|Register[3][22]~q  & ( \regbank|Register[0][22]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\regbank|Register[1][22]~q ))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout ) # 
// (\regbank|Register[2][22]~q )))) ) ) ) # ( !\regbank|Register[3][22]~q  & ( \regbank|Register[0][22]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\regbank|Register[1][22]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[2][22]~q  & 
// !\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[3][22]~q  & ( !\regbank|Register[0][22]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[1][22]~q  & ((\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout ) # 
// (\regbank|Register[2][22]~q )))) ) ) ) # ( !\regbank|Register[3][22]~q  & ( !\regbank|Register[0][22]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[1][22]~q  & ((\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[2][22]~q  & 
// !\reg1|Mux4~0_combout )))) ) ) )

	.dataa(!\regbank|Register[1][22]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[2][22]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[3][22]~q ),
	.dataf(!\regbank|Register[0][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~317 .extended_lut = "off";
defparam \idex|RVALUE1~317 .lut_mask = 64'h03440377CF44CF77;
defparam \idex|RVALUE1~317 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \idex|RVALUE1~316 (
// Equation(s):
// \idex|RVALUE1~316_combout  = ( \regbank|Register[7][22]~q  & ( \regbank|Register[6][22]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][22]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][22]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][22]~q  & ( \regbank|Register[6][22]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][22]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][22]~q ))))) # (\reg1|Mux3~0_combout  & 
// (!\reg1|Mux4~0_combout )) ) ) ) # ( \regbank|Register[7][22]~q  & ( !\regbank|Register[6][22]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][22]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][22]~q ))))) # 
// (\reg1|Mux3~0_combout  & (\reg1|Mux4~0_combout )) ) ) ) # ( !\regbank|Register[7][22]~q  & ( !\regbank|Register[6][22]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][22]~q )) # (\reg1|Mux4~0_combout  & 
// ((\regbank|Register[5][22]~q ))))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[4][22]~q ),
	.datad(!\regbank|Register[5][22]~q ),
	.datae(!\regbank|Register[7][22]~q ),
	.dataf(!\regbank|Register[6][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~316 .extended_lut = "off";
defparam \idex|RVALUE1~316 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \idex|RVALUE1~316 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \idex|RVALUE1~318 (
// Equation(s):
// \idex|RVALUE1~318_combout  = ( \idex|RVALUE1~316_combout  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout ) # (\idex|RVALUE1~315_combout ) ) ) ) # ( !\idex|RVALUE1~316_combout  & ( \reg1|Mux2~0_combout  & ( (\idex|RVALUE1~315_combout  & 
// \reg1|Mux1~0_combout ) ) ) ) # ( \idex|RVALUE1~316_combout  & ( !\reg1|Mux2~0_combout  & ( (\idex|RVALUE1~317_combout  & !\reg1|Mux1~0_combout ) ) ) ) # ( !\idex|RVALUE1~316_combout  & ( !\reg1|Mux2~0_combout  & ( (\idex|RVALUE1~317_combout  & 
// !\reg1|Mux1~0_combout ) ) ) )

	.dataa(!\idex|RVALUE1~315_combout ),
	.datab(!\idex|RVALUE1~317_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~316_combout ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~318 .extended_lut = "off";
defparam \idex|RVALUE1~318 .lut_mask = 64'h303030300505F5F5;
defparam \idex|RVALUE1~318 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N54
cyclonev_lcell_comb \idex|RVALUE1~314 (
// Equation(s):
// \idex|RVALUE1~314_combout  = ( \regbank|Register[11][22]~q  & ( \regbank|Register[8][22]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[10][22]~q ))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # 
// (\regbank|Register[9][22]~q )))) ) ) ) # ( !\regbank|Register[11][22]~q  & ( \regbank|Register[8][22]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[10][22]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[9][22]~q  
// & !\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[11][22]~q  & ( !\regbank|Register[8][22]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[10][22]~q  & ((\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # 
// (\regbank|Register[9][22]~q )))) ) ) ) # ( !\regbank|Register[11][22]~q  & ( !\regbank|Register[8][22]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[10][22]~q  & ((\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[9][22]~q  & 
// !\reg1|Mux3~0_combout )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[10][22]~q ),
	.datac(!\regbank|Register[9][22]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[11][22]~q ),
	.dataf(!\regbank|Register[8][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~314 .extended_lut = "off";
defparam \idex|RVALUE1~314 .lut_mask = 64'h05220577AF22AF77;
defparam \idex|RVALUE1~314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N12
cyclonev_lcell_comb \idex|RVALUE1~312 (
// Equation(s):
// \idex|RVALUE1~312_combout  = ( \regbank|Register[31][22]~q  & ( \regbank|Register[23][22]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][22]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][22]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][22]~q  & ( \regbank|Register[23][22]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][22]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][22]~q )))) # (\reg1|Mux2~0_combout  & 
// (((!\reg1|Mux1~0_combout )))) ) ) ) # ( \regbank|Register[31][22]~q  & ( !\regbank|Register[23][22]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][22]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][22]~q )))) 
// # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[31][22]~q  & ( !\regbank|Register[23][22]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][22]~q ))) # (\reg1|Mux1~0_combout  & 
// (\regbank|Register[27][22]~q )))) ) ) )

	.dataa(!\regbank|Register[27][22]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[19][22]~q ),
	.datae(!\regbank|Register[31][22]~q ),
	.dataf(!\regbank|Register[23][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~312 .extended_lut = "off";
defparam \idex|RVALUE1~312 .lut_mask = 64'h04C407C734F437F7;
defparam \idex|RVALUE1~312 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \idex|RVALUE1~309 (
// Equation(s):
// \idex|RVALUE1~309_combout  = ( \regbank|Register[28][22]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[20][22]~q ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[28][22]~q  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & 
// \regbank|Register[20][22]~q ) ) ) ) # ( \regbank|Register[28][22]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\regbank|Register[16][22]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][22]~q )) ) ) ) # ( 
// !\regbank|Register[28][22]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\regbank|Register[16][22]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][22]~q )) ) ) )

	.dataa(!\regbank|Register[24][22]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[16][22]~q ),
	.datad(!\regbank|Register[20][22]~q ),
	.datae(!\regbank|Register[28][22]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~309 .extended_lut = "off";
defparam \idex|RVALUE1~309 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \idex|RVALUE1~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \idex|RVALUE1~311 (
// Equation(s):
// \idex|RVALUE1~311_combout  = ( \regbank|Register[30][22]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[26][22]~q ) ) ) ) # ( !\regbank|Register[30][22]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[26][22]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[30][22]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[18][22]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][22]~q ))) ) ) ) # ( !\regbank|Register[30][22]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[18][22]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][22]~q ))) ) ) )

	.dataa(!\regbank|Register[18][22]~q ),
	.datab(!\regbank|Register[26][22]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[22][22]~q ),
	.datae(!\regbank|Register[30][22]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~311 .extended_lut = "off";
defparam \idex|RVALUE1~311 .lut_mask = 64'h505F505F30303F3F;
defparam \idex|RVALUE1~311 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \idex|RVALUE1~310 (
// Equation(s):
// \idex|RVALUE1~310_combout  = ( \regbank|Register[29][22]~q  & ( \regbank|Register[25][22]~q  & ( ((!\reg1|Mux2~0_combout  & ((\regbank|Register[17][22]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][22]~q ))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[29][22]~q  & ( \regbank|Register[25][22]~q  & ( (!\reg1|Mux2~0_combout  & (((\regbank|Register[17][22]~q ) # (\reg1|Mux1~0_combout )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][22]~q  & (!\reg1|Mux1~0_combout ))) ) ) ) # ( 
// \regbank|Register[29][22]~q  & ( !\regbank|Register[25][22]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & \regbank|Register[17][22]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[21][22]~q ))) ) ) ) # ( 
// !\regbank|Register[29][22]~q  & ( !\regbank|Register[25][22]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[17][22]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][22]~q )))) ) ) )

	.dataa(!\regbank|Register[21][22]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[17][22]~q ),
	.datae(!\regbank|Register[29][22]~q ),
	.dataf(!\regbank|Register[25][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~310 .extended_lut = "off";
defparam \idex|RVALUE1~310 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \idex|RVALUE1~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \idex|RVALUE1~313 (
// Equation(s):
// \idex|RVALUE1~313_combout  = ( \reg1|Mux4~0_combout  & ( \idex|RVALUE1~310_combout  & ( (!\reg1|Mux3~0_combout ) # (\idex|RVALUE1~312_combout ) ) ) ) # ( !\reg1|Mux4~0_combout  & ( \idex|RVALUE1~310_combout  & ( (!\reg1|Mux3~0_combout  & 
// (\idex|RVALUE1~309_combout )) # (\reg1|Mux3~0_combout  & ((\idex|RVALUE1~311_combout ))) ) ) ) # ( \reg1|Mux4~0_combout  & ( !\idex|RVALUE1~310_combout  & ( (\idex|RVALUE1~312_combout  & \reg1|Mux3~0_combout ) ) ) ) # ( !\reg1|Mux4~0_combout  & ( 
// !\idex|RVALUE1~310_combout  & ( (!\reg1|Mux3~0_combout  & (\idex|RVALUE1~309_combout )) # (\reg1|Mux3~0_combout  & ((\idex|RVALUE1~311_combout ))) ) ) )

	.dataa(!\idex|RVALUE1~312_combout ),
	.datab(!\idex|RVALUE1~309_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\idex|RVALUE1~311_combout ),
	.datae(!\reg1|Mux4~0_combout ),
	.dataf(!\idex|RVALUE1~310_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~313 .extended_lut = "off";
defparam \idex|RVALUE1~313 .lut_mask = 64'h303F0505303FF5F5;
defparam \idex|RVALUE1~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N54
cyclonev_lcell_comb \idex|RVALUE1~319 (
// Equation(s):
// \idex|RVALUE1~319_combout  = ( \idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~313_combout  & ( ((\reg1|Mux0~0_combout ) # (\idex|RVALUE1~314_combout )) # (\idex|RVALUE1~318_combout ) ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~313_combout  & 
// ( (\reg1|Mux0~0_combout ) # (\idex|RVALUE1~318_combout ) ) ) ) # ( \idex|RVALUE1[20]~0_combout  & ( !\idex|RVALUE1~313_combout  & ( (!\reg1|Mux0~0_combout  & ((\idex|RVALUE1~314_combout ) # (\idex|RVALUE1~318_combout ))) ) ) ) # ( 
// !\idex|RVALUE1[20]~0_combout  & ( !\idex|RVALUE1~313_combout  & ( (\idex|RVALUE1~318_combout  & !\reg1|Mux0~0_combout ) ) ) )

	.dataa(!\idex|RVALUE1~318_combout ),
	.datab(!\idex|RVALUE1~314_combout ),
	.datac(!\reg1|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1[20]~0_combout ),
	.dataf(!\idex|RVALUE1~313_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~319 .extended_lut = "off";
defparam \idex|RVALUE1~319 .lut_mask = 64'h505070705F5F7F7F;
defparam \idex|RVALUE1~319 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N54
cyclonev_lcell_comb \idex|RVALUE1[22]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[22]~SCLR_LUT_combout  = ( \idex|RVALUE1~319_combout  & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[22]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[22]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[22]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \idex|RVALUE1[22]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N56
dffeas \idex|RVALUE1[22]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[22]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N48
cyclonev_lcell_comb \alu|ShiftLeft0~37 (
// Equation(s):
// \alu|ShiftLeft0~37_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[21]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[22]~_Duplicate_1_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[20]~_Duplicate_1_q )) ) ) ) 
// # ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[21]~_Duplicate_1_q  & ( (\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[23]~_Duplicate_1_q ) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[21]~_Duplicate_1_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[22]~_Duplicate_1_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[20]~_Duplicate_1_q )) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[21]~_Duplicate_1_q  & ( 
// (\idex|RVALUE1[23]~_Duplicate_1_q  & !\alumuxB|Output[1]~4_combout ) ) ) )

	.dataa(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~37 .extended_lut = "off";
defparam \alu|ShiftLeft0~37 .lut_mask = 64'h0F0033550FFF3355;
defparam \alu|ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N36
cyclonev_lcell_comb \alu|ShiftLeft0~41 (
// Equation(s):
// \alu|ShiftLeft0~41_combout  = ( \alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[24]~_Duplicate_1_q  & ( (\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[25]~_Duplicate_1_q ) ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[24]~_Duplicate_1_q  & 
// ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[27]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[26]~_Duplicate_1_q ))) ) ) ) # ( \alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[24]~_Duplicate_1_q  & ( 
// (\idex|RVALUE1[25]~_Duplicate_1_q  & !\alumuxB|Output[0]~5_combout ) ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[24]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[27]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout 
//  & ((\idex|RVALUE1[26]~_Duplicate_1_q ))) ) ) )

	.dataa(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[0]~5_combout ),
	.datae(!\alumuxB|Output[1]~4_combout ),
	.dataf(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~41 .extended_lut = "off";
defparam \alu|ShiftLeft0~41 .lut_mask = 64'h330F5500330F55FF;
defparam \alu|ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~111 (
// Equation(s):
// \exmen|MEMORYADDRESS~111_combout  = ( \alu|ShiftLeft0~41_combout  & ( \alu|ShiftLeft0~33_combout  & ( (!\alumuxB|Output[2]~3_combout ) # ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftLeft0~37_combout ))) # (\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftLeft0~28_combout ))) ) ) ) # ( !\alu|ShiftLeft0~41_combout  & ( \alu|ShiftLeft0~33_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((\alu|ShiftLeft0~37_combout  & \alumuxB|Output[2]~3_combout )))) # (\alumuxB|Output[3]~2_combout  & 
// (((!\alumuxB|Output[2]~3_combout )) # (\alu|ShiftLeft0~28_combout ))) ) ) ) # ( \alu|ShiftLeft0~41_combout  & ( !\alu|ShiftLeft0~33_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftLeft0~37_combout )))) # 
// (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~28_combout  & ((\alumuxB|Output[2]~3_combout )))) ) ) ) # ( !\alu|ShiftLeft0~41_combout  & ( !\alu|ShiftLeft0~33_combout  & ( (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & 
// ((\alu|ShiftLeft0~37_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~28_combout )))) ) ) )

	.dataa(!\alumuxB|Output[3]~2_combout ),
	.datab(!\alu|ShiftLeft0~28_combout ),
	.datac(!\alu|ShiftLeft0~37_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(!\alu|ShiftLeft0~41_combout ),
	.dataf(!\alu|ShiftLeft0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~111 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~111 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \exmen|MEMORYADDRESS~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N45
cyclonev_lcell_comb \alu|ShiftLeft0~21 (
// Equation(s):
// \alu|ShiftLeft0~21_combout  = ( \alu|ShiftLeft0~4_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~20_combout )) # (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~12_combout ))))) # 
// (\alumuxB|Output[3]~2_combout  & (((!\alumuxB|Output[2]~3_combout )))) ) ) # ( !\alu|ShiftLeft0~4_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~20_combout )) # (\alumuxB|Output[2]~3_combout  & 
// ((\alu|ShiftLeft0~12_combout ))))) ) )

	.dataa(!\alumuxB|Output[3]~2_combout ),
	.datab(!\alu|ShiftLeft0~20_combout ),
	.datac(!\alu|ShiftLeft0~12_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~21 .extended_lut = "off";
defparam \alu|ShiftLeft0~21 .lut_mask = 64'h220A220A770A770A;
defparam \alu|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~179 (
// Equation(s):
// \exmen|MEMORYADDRESS~179_combout  = ( \exmen|MEMORYADDRESS~79_combout  & ( \alu|ShiftLeft0~21_combout  & ( (\alumuxB|Output[4]~1_combout ) # (\exmen|MEMORYADDRESS~111_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~79_combout  & ( \alu|ShiftLeft0~21_combout  & 
// ( (\alumuxB|Output[27]~30_combout  & \idex|RVALUE1[27]~_Duplicate_1_q ) ) ) ) # ( \exmen|MEMORYADDRESS~79_combout  & ( !\alu|ShiftLeft0~21_combout  & ( (\exmen|MEMORYADDRESS~111_combout  & !\alumuxB|Output[4]~1_combout ) ) ) ) # ( 
// !\exmen|MEMORYADDRESS~79_combout  & ( !\alu|ShiftLeft0~21_combout  & ( (\alumuxB|Output[27]~30_combout  & \idex|RVALUE1[27]~_Duplicate_1_q ) ) ) )

	.dataa(!\alumuxB|Output[27]~30_combout ),
	.datab(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datac(!\exmen|MEMORYADDRESS~111_combout ),
	.datad(!\alumuxB|Output[4]~1_combout ),
	.datae(!\exmen|MEMORYADDRESS~79_combout ),
	.dataf(!\alu|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~179 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~179 .lut_mask = 64'h11110F0011110FFF;
defparam \exmen|MEMORYADDRESS~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N24
cyclonev_lcell_comb \alu|Add0~109 (
// Equation(s):
// \alu|Add0~109_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [27]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[27]~_Duplicate_1_q  ) + ( \alu|Add0~106  ))
// \alu|Add0~110  = CARRY(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [27]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[27]~_Duplicate_1_q  ) + ( \alu|Add0~106  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~109_sumout ),
	.cout(\alu|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~109 .extended_lut = "off";
defparam \alu|Add0~109 .lut_mask = 64'h0000FF000000E2E2;
defparam \alu|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N51
cyclonev_lcell_comb \alu|ALUOut~23 (
// Equation(s):
// \alu|ALUOut~23_combout  = ( !\alumuxB|Output[27]~30_combout  & ( !\idex|RVALUE1[27]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alumuxB|Output[27]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~23 .extended_lut = "off";
defparam \alu|ALUOut~23 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu|ALUOut~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N27
cyclonev_lcell_comb \alu|ShiftRight0~43 (
// Equation(s):
// \alu|ShiftRight0~43_combout  = ( \alu|ShiftRight0~33_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~34_combout ))) ) ) # ( !\alu|ShiftRight0~33_combout  & ( (\alu|ShiftRight0~34_combout  & 
// (!\alumuxB|Output[3]~2_combout  & \alumuxB|Output[2]~3_combout )) ) )

	.dataa(!\alu|ShiftRight0~34_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(gnd),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~43 .extended_lut = "off";
defparam \alu|ShiftRight0~43 .lut_mask = 64'h00440044CC44CC44;
defparam \alu|ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~180 (
// Equation(s):
// \exmen|MEMORYADDRESS~180_combout  = ( \exmen|MEMORYADDRESS~28_combout  & ( \alu|ShiftRight0~43_combout  & ( (!\exmen|MEMORYADDRESS~29_combout ) # ((\idex|OPCODE [0]) # (\exmen|MEMORYADDRESS~179_combout )) ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( 
// \alu|ShiftRight0~43_combout  & ( (\exmen|MEMORYADDRESS~29_combout  & !\alu|ALUOut~23_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~28_combout  & ( !\alu|ShiftRight0~43_combout  & ( (!\exmen|MEMORYADDRESS~29_combout ) # ((\exmen|MEMORYADDRESS~179_combout  & 
// !\idex|OPCODE [0])) ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( !\alu|ShiftRight0~43_combout  & ( (\exmen|MEMORYADDRESS~29_combout  & !\alu|ALUOut~23_combout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~29_combout ),
	.datab(!\exmen|MEMORYADDRESS~179_combout ),
	.datac(!\alu|ALUOut~23_combout ),
	.datad(!\idex|OPCODE [0]),
	.datae(!\exmen|MEMORYADDRESS~28_combout ),
	.dataf(!\alu|ShiftRight0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~180 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~180 .lut_mask = 64'h5050BBAA5050BBFF;
defparam \exmen|MEMORYADDRESS~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~181 (
// Equation(s):
// \exmen|MEMORYADDRESS~181_combout  = ( \exmen|MEMORYADDRESS~180_combout  & ( (\exmen|MEMORYADDRESS~79_combout ) # (\exmen|MEMORYADDRESS~179_combout ) ) ) # ( !\exmen|MEMORYADDRESS~180_combout  & ( (!\exmen|MEMORYADDRESS~79_combout  & 
// (((\exmen|MEMORYADDRESS~179_combout )))) # (\exmen|MEMORYADDRESS~79_combout  & (!\exmen|MEMORYADDRESS~29_combout  & ((\alu|Add0~109_sumout )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~29_combout ),
	.datab(!\exmen|MEMORYADDRESS~179_combout ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\alu|Add0~109_sumout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~181 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~181 .lut_mask = 64'h303A303A3F3F3F3F;
defparam \exmen|MEMORYADDRESS~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N27
cyclonev_lcell_comb \alu|Mult0~378 (
// Equation(s):
// \alu|Mult0~378_sumout  = SUM(( \alu|Mult0~414  ) + ( \alu|Mult0~35  ) + ( \alu|Mult0~375  ))
// \alu|Mult0~379  = CARRY(( \alu|Mult0~414  ) + ( \alu|Mult0~35  ) + ( \alu|Mult0~375  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mult0~35 ),
	.datad(!\alu|Mult0~414 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Mult0~375 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~378_sumout ),
	.cout(\alu|Mult0~379 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~378 .extended_lut = "off";
defparam \alu|Mult0~378 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Mult0~378 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N21
cyclonev_lcell_comb \alu|Add1~109 (
// Equation(s):
// \alu|Add1~109_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [27]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[27]~_Duplicate_1_q  ) + ( \alu|Add1~106  ))
// \alu|Add1~110  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [27]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[27]~_Duplicate_1_q  ) + ( \alu|Add1~106  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [16]),
	.datac(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE2 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~109_sumout ),
	.cout(\alu|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~109 .extended_lut = "off";
defparam \alu|Add1~109 .lut_mask = 64'h0000F0F0000011BB;
defparam \alu|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~182 (
// Equation(s):
// \exmen|MEMORYADDRESS~182_combout  = ( !\exmen|MEMORYADDRESS~86_combout  & ( (((\alu|Add1~109_sumout ))) ) ) # ( \exmen|MEMORYADDRESS~86_combout  & ( (\exmen|MEMORYADDRESS~181_combout  & ((!\exmen|MEMORYADDRESS~180_combout ) # 
// ((!\exmen|MEMORYADDRESS~79_combout ) # ((\exmen|MEMORYADDRESS~29_combout ) # (\alu|Mult0~378_sumout ))))) ) )

	.dataa(!\exmen|MEMORYADDRESS~181_combout ),
	.datab(!\exmen|MEMORYADDRESS~180_combout ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\alu|Mult0~378_sumout ),
	.datae(!\exmen|MEMORYADDRESS~86_combout ),
	.dataf(!\exmen|MEMORYADDRESS~29_combout ),
	.datag(!\alu|Add1~109_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~182 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~182 .lut_mask = 64'h0F0F54550F0F5555;
defparam \exmen|MEMORYADDRESS~182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N38
dffeas \exmen|MEMORYADDRESS[27] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [27]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[27] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N16
dffeas \datamen|DataOut[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[27] .is_wysiwyg = "true";
defparam \datamen|DataOut[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N30
cyclonev_lcell_comb \menwb|WRITEDATA[27]~feeder (
// Equation(s):
// \menwb|WRITEDATA[27]~feeder_combout  = ( \datamen|DataOut [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamen|DataOut [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\menwb|WRITEDATA[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \menwb|WRITEDATA[27]~feeder .extended_lut = "off";
defparam \menwb|WRITEDATA[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \menwb|WRITEDATA[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N32
dffeas \menwb|WRITEDATA[27] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\menwb|WRITEDATA[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [27]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[27] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N1
dffeas \regbank|Register[12][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][27] .is_wysiwyg = "true";
defparam \regbank|Register[12][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \idex|RVALUE2~260 (
// Equation(s):
// \idex|RVALUE2~260_combout  = ( \regbank|Register[14][27]~q  & ( \regbank|Register[13][27]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[12][27]~q )) # (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # 
// ((\regbank|Register[15][27]~q )))) ) ) ) # ( !\regbank|Register[14][27]~q  & ( \regbank|Register[13][27]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[12][27]~q )) # (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & 
// ((\regbank|Register[15][27]~q )))) ) ) ) # ( \regbank|Register[14][27]~q  & ( !\regbank|Register[13][27]~q  & ( (!\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout  & (\regbank|Register[12][27]~q ))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # 
// ((\regbank|Register[15][27]~q )))) ) ) ) # ( !\regbank|Register[14][27]~q  & ( !\regbank|Register[13][27]~q  & ( (!\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout  & (\regbank|Register[12][27]~q ))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & 
// ((\regbank|Register[15][27]~q )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[12][27]~q ),
	.datad(!\regbank|Register[15][27]~q ),
	.datae(!\regbank|Register[14][27]~q ),
	.dataf(!\regbank|Register[13][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~260 .extended_lut = "off";
defparam \idex|RVALUE2~260 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \idex|RVALUE2~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \idex|RVALUE2~262 (
// Equation(s):
// \idex|RVALUE2~262_combout  = ( \regbank|Register[2][27]~q  & ( \regbank|Register[0][27]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][27]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][27]~q )))) ) ) ) # ( 
// !\regbank|Register[2][27]~q  & ( \regbank|Register[0][27]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[1][27]~q ))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & \regbank|Register[3][27]~q )))) ) ) ) # ( 
// \regbank|Register[2][27]~q  & ( !\regbank|Register[0][27]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[1][27]~q  & (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[3][27]~q )))) ) ) ) # ( 
// !\regbank|Register[2][27]~q  & ( !\regbank|Register[0][27]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][27]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][27]~q ))))) ) ) )

	.dataa(!\regbank|Register[1][27]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[3][27]~q ),
	.datae(!\regbank|Register[2][27]~q ),
	.dataf(!\regbank|Register[0][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~262 .extended_lut = "off";
defparam \idex|RVALUE2~262 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~262 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N6
cyclonev_lcell_comb \idex|RVALUE2~261 (
// Equation(s):
// \idex|RVALUE2~261_combout  = ( \regbank|Register[6][27]~q  & ( \regbank|Register[7][27]~q  & ( ((!\reg2|Mux4~0_combout  & ((\regbank|Register[4][27]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][27]~q ))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[6][27]~q  & ( \regbank|Register[7][27]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[4][27]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][27]~q )))) # (\reg2|Mux3~0_combout  & 
// (((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[6][27]~q  & ( !\regbank|Register[7][27]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[4][27]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][27]~q )))) # 
// (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[6][27]~q  & ( !\regbank|Register[7][27]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[4][27]~q ))) # (\reg2|Mux4~0_combout  & 
// (\regbank|Register[5][27]~q )))) ) ) )

	.dataa(!\regbank|Register[5][27]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[4][27]~q ),
	.datae(!\regbank|Register[6][27]~q ),
	.dataf(!\regbank|Register[7][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~261 .extended_lut = "off";
defparam \idex|RVALUE2~261 .lut_mask = 64'h04C434F407C737F7;
defparam \idex|RVALUE2~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N18
cyclonev_lcell_comb \idex|RVALUE2~263 (
// Equation(s):
// \idex|RVALUE2~263_combout  = ( \idex|RVALUE2~261_combout  & ( (!\reg2|Mux2~0_combout  & (((\idex|RVALUE2~262_combout  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # (\idex|RVALUE2~260_combout ))) ) ) # ( 
// !\idex|RVALUE2~261_combout  & ( (!\reg2|Mux2~0_combout  & (((\idex|RVALUE2~262_combout  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (\idex|RVALUE2~260_combout  & ((\reg2|Mux1~0_combout )))) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\idex|RVALUE2~260_combout ),
	.datac(!\idex|RVALUE2~262_combout ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~261_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~263 .extended_lut = "off";
defparam \idex|RVALUE2~263 .lut_mask = 64'h0A110A115F115F11;
defparam \idex|RVALUE2~263 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N3
cyclonev_lcell_comb \idex|RVALUE2~259 (
// Equation(s):
// \idex|RVALUE2~259_combout  = ( \regbank|Register[10][27]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][27]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][27]~q ))) ) ) ) # ( !\regbank|Register[10][27]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][27]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][27]~q ))) ) ) ) # ( \regbank|Register[10][27]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[8][27]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[10][27]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[8][27]~q ) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[9][27]~q ),
	.datac(!\regbank|Register[11][27]~q ),
	.datad(!\regbank|Register[8][27]~q ),
	.datae(!\regbank|Register[10][27]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~259 .extended_lut = "off";
defparam \idex|RVALUE2~259 .lut_mask = 64'h00AA55FF27272727;
defparam \idex|RVALUE2~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N6
cyclonev_lcell_comb \idex|RVALUE2~256 (
// Equation(s):
// \idex|RVALUE2~256_combout  = ( \regbank|Register[26][27]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[30][27]~q ) ) ) ) # ( !\regbank|Register[26][27]~q  & ( \reg2|Mux1~0_combout  & ( (\regbank|Register[30][27]~q  & 
// \reg2|Mux2~0_combout ) ) ) ) # ( \regbank|Register[26][27]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][27]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][27]~q ))) ) ) ) # ( !\regbank|Register[26][27]~q  & ( 
// !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][27]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][27]~q ))) ) ) )

	.dataa(!\regbank|Register[18][27]~q ),
	.datab(!\regbank|Register[30][27]~q ),
	.datac(!\regbank|Register[22][27]~q ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[26][27]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~256 .extended_lut = "off";
defparam \idex|RVALUE2~256 .lut_mask = 64'h550F550F0033FF33;
defparam \idex|RVALUE2~256 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N30
cyclonev_lcell_comb \idex|RVALUE2~254 (
// Equation(s):
// \idex|RVALUE2~254_combout  = ( \regbank|Register[24][27]~q  & ( \regbank|Register[16][27]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][27]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[28][27]~q ))) ) ) ) # ( 
// !\regbank|Register[24][27]~q  & ( \regbank|Register[16][27]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][27]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[28][27]~q )))) ) ) ) # ( \regbank|Register[24][27]~q  & ( !\regbank|Register[16][27]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][27]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[28][27]~q )))) ) ) ) # ( !\regbank|Register[24][27]~q  & ( !\regbank|Register[16][27]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][27]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[28][27]~q )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[28][27]~q ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[20][27]~q ),
	.datae(!\regbank|Register[24][27]~q ),
	.dataf(!\regbank|Register[16][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~254 .extended_lut = "off";
defparam \idex|RVALUE2~254 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \idex|RVALUE2~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \idex|RVALUE2~257 (
// Equation(s):
// \idex|RVALUE2~257_combout  = ( \regbank|Register[27][27]~q  & ( \regbank|Register[23][27]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[19][27]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[31][27]~q )))) ) ) ) # ( !\regbank|Register[27][27]~q  & ( \regbank|Register[23][27]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[19][27]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[31][27]~q )))) ) ) ) # ( \regbank|Register[27][27]~q  & ( !\regbank|Register[23][27]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[19][27]~q ))) # (\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout  & 
// \regbank|Register[31][27]~q )))) ) ) ) # ( !\regbank|Register[27][27]~q  & ( !\regbank|Register[23][27]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[19][27]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout  & 
// \regbank|Register[31][27]~q )))) ) ) )

	.dataa(!\regbank|Register[19][27]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[31][27]~q ),
	.datae(!\regbank|Register[27][27]~q ),
	.dataf(!\regbank|Register[23][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~257 .extended_lut = "off";
defparam \idex|RVALUE2~257 .lut_mask = 64'h40434C4F70737C7F;
defparam \idex|RVALUE2~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \idex|RVALUE2~255 (
// Equation(s):
// \idex|RVALUE2~255_combout  = ( \regbank|Register[25][27]~q  & ( \regbank|Register[29][27]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[17][27]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][27]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[25][27]~q  & ( \regbank|Register[29][27]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[17][27]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((\regbank|Register[21][27]~q ) # (\reg2|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[25][27]~q  & ( !\regbank|Register[29][27]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[17][27]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[21][27]~q )))) ) ) ) # ( 
// !\regbank|Register[25][27]~q  & ( !\regbank|Register[29][27]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[17][27]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][27]~q ))))) ) ) )

	.dataa(!\regbank|Register[17][27]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[21][27]~q ),
	.datae(!\regbank|Register[25][27]~q ),
	.dataf(!\regbank|Register[29][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~255 .extended_lut = "off";
defparam \idex|RVALUE2~255 .lut_mask = 64'h40704C7C43734F7F;
defparam \idex|RVALUE2~255 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N33
cyclonev_lcell_comb \idex|RVALUE2~258 (
// Equation(s):
// \idex|RVALUE2~258_combout  = ( \reg2|Mux4~0_combout  & ( \idex|RVALUE2~255_combout  & ( (!\reg2|Mux3~0_combout ) # (\idex|RVALUE2~257_combout ) ) ) ) # ( !\reg2|Mux4~0_combout  & ( \idex|RVALUE2~255_combout  & ( (!\reg2|Mux3~0_combout  & 
// ((\idex|RVALUE2~254_combout ))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~256_combout )) ) ) ) # ( \reg2|Mux4~0_combout  & ( !\idex|RVALUE2~255_combout  & ( (\reg2|Mux3~0_combout  & \idex|RVALUE2~257_combout ) ) ) ) # ( !\reg2|Mux4~0_combout  & ( 
// !\idex|RVALUE2~255_combout  & ( (!\reg2|Mux3~0_combout  & ((\idex|RVALUE2~254_combout ))) # (\reg2|Mux3~0_combout  & (\idex|RVALUE2~256_combout )) ) ) )

	.dataa(!\idex|RVALUE2~256_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\idex|RVALUE2~254_combout ),
	.datad(!\idex|RVALUE2~257_combout ),
	.datae(!\reg2|Mux4~0_combout ),
	.dataf(!\idex|RVALUE2~255_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~258 .extended_lut = "off";
defparam \idex|RVALUE2~258 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \idex|RVALUE2~258 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N27
cyclonev_lcell_comb \idex|RVALUE2~264 (
// Equation(s):
// \idex|RVALUE2~264_combout  = ( \idex|RVALUE2~259_combout  & ( \idex|RVALUE2~258_combout  & ( ((\idex|RVALUE2~263_combout ) # (\reg2|Mux0~0_combout )) # (\idex|RVALUE2[19]~0_combout ) ) ) ) # ( !\idex|RVALUE2~259_combout  & ( \idex|RVALUE2~258_combout  & ( 
// (\idex|RVALUE2~263_combout ) # (\reg2|Mux0~0_combout ) ) ) ) # ( \idex|RVALUE2~259_combout  & ( !\idex|RVALUE2~258_combout  & ( (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2~263_combout ) # (\idex|RVALUE2[19]~0_combout ))) ) ) ) # ( !\idex|RVALUE2~259_combout 
//  & ( !\idex|RVALUE2~258_combout  & ( (!\reg2|Mux0~0_combout  & \idex|RVALUE2~263_combout ) ) ) )

	.dataa(!\idex|RVALUE2[19]~0_combout ),
	.datab(gnd),
	.datac(!\reg2|Mux0~0_combout ),
	.datad(!\idex|RVALUE2~263_combout ),
	.datae(!\idex|RVALUE2~259_combout ),
	.dataf(!\idex|RVALUE2~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~264 .extended_lut = "off";
defparam \idex|RVALUE2~264 .lut_mask = 64'h00F050F00FFF5FFF;
defparam \idex|RVALUE2~264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N50
dffeas \idex|RVALUE2[27] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE2~264_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[27] .is_wysiwyg = "true";
defparam \idex|RVALUE2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N27
cyclonev_lcell_comb \alu|Add0~113 (
// Equation(s):
// \alu|Add0~113_sumout  = SUM(( \idex|RVALUE1[28]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [28]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~110  ))
// \alu|Add0~114  = CARRY(( \idex|RVALUE1[28]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [28]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~110  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [28]),
	.datag(gnd),
	.cin(\alu|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~113_sumout ),
	.cout(\alu|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~113 .extended_lut = "off";
defparam \alu|Add0~113 .lut_mask = 64'h000011DD00000F0F;
defparam \alu|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N24
cyclonev_lcell_comb \alu|ShiftLeft0~23 (
// Equation(s):
// \alu|ShiftLeft0~23_combout  = ( \alumuxB|Output[3]~2_combout  & ( \alu|ShiftLeft0~5_combout  & ( (!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftLeft0~0_combout ) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( \alu|ShiftLeft0~5_combout  & ( 
// (!\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~22_combout )) # (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~14_combout ))) ) ) ) # ( \alumuxB|Output[3]~2_combout  & ( !\alu|ShiftLeft0~5_combout  & ( (\alu|ShiftLeft0~0_combout  & 
// \alumuxB|Output[2]~3_combout ) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( !\alu|ShiftLeft0~5_combout  & ( (!\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~22_combout )) # (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~14_combout ))) ) ) )

	.dataa(!\alu|ShiftLeft0~22_combout ),
	.datab(!\alu|ShiftLeft0~0_combout ),
	.datac(!\alumuxB|Output[2]~3_combout ),
	.datad(!\alu|ShiftLeft0~14_combout ),
	.datae(!\alumuxB|Output[3]~2_combout ),
	.dataf(!\alu|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~23 .extended_lut = "off";
defparam \alu|ShiftLeft0~23 .lut_mask = 64'h505F0303505FF3F3;
defparam \alu|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~112 (
// Equation(s):
// \exmen|MEMORYADDRESS~112_combout  = ( \alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[28]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[26]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[25]~_Duplicate_1_q ))) 
// ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[28]~_Duplicate_1_q  & ( (!\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[27]~_Duplicate_1_q ) ) ) ) # ( \alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[28]~_Duplicate_1_q  & ( 
// (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[26]~_Duplicate_1_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[25]~_Duplicate_1_q ))) ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[28]~_Duplicate_1_q  & ( 
// (\idex|RVALUE1[27]~_Duplicate_1_q  & \alumuxB|Output[0]~5_combout ) ) ) )

	.dataa(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[0]~5_combout ),
	.datae(!\alumuxB|Output[1]~4_combout ),
	.dataf(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~112 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~112 .lut_mask = 64'h0033550FFF33550F;
defparam \exmen|MEMORYADDRESS~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~113 (
// Equation(s):
// \exmen|MEMORYADDRESS~113_combout  = ( \alumuxB|Output[3]~2_combout  & ( \exmen|MEMORYADDRESS~112_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~34_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~30_combout )) ) ) ) # ( 
// !\alumuxB|Output[3]~2_combout  & ( \exmen|MEMORYADDRESS~112_combout  & ( (!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftLeft0~38_combout ) ) ) ) # ( \alumuxB|Output[3]~2_combout  & ( !\exmen|MEMORYADDRESS~112_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// ((\alu|ShiftLeft0~34_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~30_combout )) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( !\exmen|MEMORYADDRESS~112_combout  & ( (\alumuxB|Output[2]~3_combout  & \alu|ShiftLeft0~38_combout ) ) ) )

	.dataa(!\alumuxB|Output[2]~3_combout ),
	.datab(!\alu|ShiftLeft0~38_combout ),
	.datac(!\alu|ShiftLeft0~30_combout ),
	.datad(!\alu|ShiftLeft0~34_combout ),
	.datae(!\alumuxB|Output[3]~2_combout ),
	.dataf(!\exmen|MEMORYADDRESS~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~113 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~113 .lut_mask = 64'h111105AFBBBB05AF;
defparam \exmen|MEMORYADDRESS~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~115 (
// Equation(s):
// \exmen|MEMORYADDRESS~115_combout  = ( \exmen|MEMORYADDRESS~113_combout  & ( \exmen|MEMORYADDRESS[29]~114_combout  & ( (!\exmen|MEMORYADDRESS~24_combout  & (((\alu|ShiftLeft0~23_combout )))) # (\exmen|MEMORYADDRESS~24_combout  & (\alu|ShiftLeft0~1_combout  
// & (\alu|ShiftRight0~3_combout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~113_combout  & ( \exmen|MEMORYADDRESS[29]~114_combout  & ( (!\exmen|MEMORYADDRESS~24_combout  & (((\alu|ShiftLeft0~23_combout )))) # (\exmen|MEMORYADDRESS~24_combout  & 
// (\alu|ShiftLeft0~1_combout  & (\alu|ShiftRight0~3_combout ))) ) ) ) # ( \exmen|MEMORYADDRESS~113_combout  & ( !\exmen|MEMORYADDRESS[29]~114_combout  & ( \exmen|MEMORYADDRESS~24_combout  ) ) )

	.dataa(!\alu|ShiftLeft0~1_combout ),
	.datab(!\alu|ShiftRight0~3_combout ),
	.datac(!\alu|ShiftLeft0~23_combout ),
	.datad(!\exmen|MEMORYADDRESS~24_combout ),
	.datae(!\exmen|MEMORYADDRESS~113_combout ),
	.dataf(!\exmen|MEMORYADDRESS[29]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~115 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~115 .lut_mask = 64'h000000FF0F110F11;
defparam \exmen|MEMORYADDRESS~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N33
cyclonev_lcell_comb \exmen|MEMORYADDRESS~142 (
// Equation(s):
// \exmen|MEMORYADDRESS~142_combout  = ( \exmen|MEMORYADDRESS~30_combout  & ( (\exmen|MEMORYADDRESS~115_combout ) # (\exmen|MEMORYADDRESS~31_combout ) ) ) # ( !\exmen|MEMORYADDRESS~30_combout  & ( (\alumuxB|Output[28]~31_combout  & 
// (\exmen|MEMORYADDRESS~31_combout  & \idex|RVALUE1[28]~_Duplicate_1_q )) ) )

	.dataa(!\alumuxB|Output[28]~31_combout ),
	.datab(!\exmen|MEMORYADDRESS~31_combout ),
	.datac(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datad(!\exmen|MEMORYADDRESS~115_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~142 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~142 .lut_mask = 64'h0101010133FF33FF;
defparam \exmen|MEMORYADDRESS~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~143 (
// Equation(s):
// \exmen|MEMORYADDRESS~143_combout  = ( !\exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~142_combout  & ( (!\exmen|MEMORYADDRESS~29_combout  & (!\alu|Add0~113_sumout )) # (\exmen|MEMORYADDRESS~29_combout  & (((!\alumuxB|Output[28]~31_combout  & 
// !\idex|RVALUE1[28]~_Duplicate_1_q )))) ) ) ) # ( \exmen|MEMORYADDRESS~28_combout  & ( !\exmen|MEMORYADDRESS~142_combout  & ( \exmen|MEMORYADDRESS~29_combout  ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( !\exmen|MEMORYADDRESS~142_combout  & ( 
// (!\exmen|MEMORYADDRESS~29_combout  & (!\alu|Add0~113_sumout )) # (\exmen|MEMORYADDRESS~29_combout  & (((!\alumuxB|Output[28]~31_combout  & !\idex|RVALUE1[28]~_Duplicate_1_q )))) ) ) )

	.dataa(!\alu|Add0~113_sumout ),
	.datab(!\exmen|MEMORYADDRESS~29_combout ),
	.datac(!\alumuxB|Output[28]~31_combout ),
	.datad(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datae(!\exmen|MEMORYADDRESS~28_combout ),
	.dataf(!\exmen|MEMORYADDRESS~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~143 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~143 .lut_mask = 64'hB8883333B8880000;
defparam \exmen|MEMORYADDRESS~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N30
cyclonev_lcell_comb \alu|Mult0~382 (
// Equation(s):
// \alu|Mult0~382_sumout  = SUM(( \alu|Mult0~36  ) + ( \alu|Mult0~415  ) + ( \alu|Mult0~379  ))
// \alu|Mult0~383  = CARRY(( \alu|Mult0~36  ) + ( \alu|Mult0~415  ) + ( \alu|Mult0~379  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mult0~36 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mult0~415 ),
	.datag(gnd),
	.cin(\alu|Mult0~379 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~382_sumout ),
	.cout(\alu|Mult0~383 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~382 .extended_lut = "off";
defparam \alu|Mult0~382 .lut_mask = 64'h0000FF0000000F0F;
defparam \alu|Mult0~382 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N24
cyclonev_lcell_comb \alu|Add1~113 (
// Equation(s):
// \alu|Add1~113_sumout  = SUM(( \idex|RVALUE1[28]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [28]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \alu|Add1~110  ))
// \alu|Add1~114  = CARRY(( \idex|RVALUE1[28]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [28]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \alu|Add1~110  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [16]),
	.datac(gnd),
	.datad(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [28]),
	.datag(gnd),
	.cin(\alu|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~113_sumout ),
	.cout(\alu|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~113 .extended_lut = "off";
defparam \alu|Add1~113 .lut_mask = 64'h0000EE44000000FF;
defparam \alu|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~144 (
// Equation(s):
// \exmen|MEMORYADDRESS~144_combout  = ( \exmen|MEMORYADDRESS~142_combout  & ( (\exmen|MEMORYADDRESS~31_combout  & (!\alu|Add1~113_sumout  & \exmen|MEMORYADDRESS~30_combout )) ) ) # ( !\exmen|MEMORYADDRESS~142_combout  & ( (!\exmen|MEMORYADDRESS~30_combout ) 
// # ((\exmen|MEMORYADDRESS~31_combout  & !\alu|Add1~113_sumout )) ) )

	.dataa(gnd),
	.datab(!\exmen|MEMORYADDRESS~31_combout ),
	.datac(!\alu|Add1~113_sumout ),
	.datad(!\exmen|MEMORYADDRESS~30_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~144 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~144 .lut_mask = 64'hFF30FF3000300030;
defparam \exmen|MEMORYADDRESS~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~116 (
// Equation(s):
// \exmen|MEMORYADDRESS~116_combout  = ( !\exmen|MEMORYADDRESS~144_combout  & ( \exmen|MEMORYADDRESS~31_combout  ) ) # ( \exmen|MEMORYADDRESS~144_combout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( (\exmen|MEMORYADDRESS~28_combout  & 
// (!\exmen|MEMORYADDRESS~143_combout  & (\exmen|MEMORYADDRESS~29_combout  & !\alu|Mult0~382_sumout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~144_combout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~143_combout  & 
// ((!\exmen|MEMORYADDRESS~28_combout ) # ((\alu|Mult0~382_sumout ) # (\exmen|MEMORYADDRESS~29_combout )))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~28_combout ),
	.datab(!\exmen|MEMORYADDRESS~143_combout ),
	.datac(!\exmen|MEMORYADDRESS~29_combout ),
	.datad(!\alu|Mult0~382_sumout ),
	.datae(!\exmen|MEMORYADDRESS~144_combout ),
	.dataf(!\exmen|MEMORYADDRESS~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~116 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~116 .lut_mask = 64'h8CCC0400FFFF0000;
defparam \exmen|MEMORYADDRESS~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y6_N44
dffeas \exmen|MEMORYADDRESS[28] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [28]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[28] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N58
dffeas \datamen|DataOut[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[28] .is_wysiwyg = "true";
defparam \datamen|DataOut[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N23
dffeas \menwb|WRITEDATA[28] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [28]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[28] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N50
dffeas \regbank|Register[21][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][28] .is_wysiwyg = "true";
defparam \regbank|Register[21][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N18
cyclonev_lcell_comb \idex|RVALUE1~244 (
// Equation(s):
// \idex|RVALUE1~244_combout  = ( \regbank|Register[29][28]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[25][28]~q ) ) ) ) # ( !\regbank|Register[29][28]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[25][28]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[29][28]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[17][28]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][28]~q )) ) ) ) # ( !\regbank|Register[29][28]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[17][28]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][28]~q )) ) ) )

	.dataa(!\regbank|Register[21][28]~q ),
	.datab(!\regbank|Register[25][28]~q ),
	.datac(!\regbank|Register[17][28]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[29][28]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~244 .extended_lut = "off";
defparam \idex|RVALUE1~244 .lut_mask = 64'h0F550F55330033FF;
defparam \idex|RVALUE1~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N0
cyclonev_lcell_comb \idex|RVALUE1~246 (
// Equation(s):
// \idex|RVALUE1~246_combout  = ( \regbank|Register[31][28]~q  & ( \regbank|Register[23][28]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][28]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][28]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][28]~q  & ( \regbank|Register[23][28]~q  & ( (!\reg1|Mux1~0_combout  & (((\regbank|Register[19][28]~q ) # (\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][28]~q  & (!\reg1|Mux2~0_combout ))) ) ) ) # ( 
// \regbank|Register[31][28]~q  & ( !\regbank|Register[23][28]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & \regbank|Register[19][28]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # (\regbank|Register[27][28]~q ))) ) ) ) # ( 
// !\regbank|Register[31][28]~q  & ( !\regbank|Register[23][28]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[19][28]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][28]~q )))) ) ) )

	.dataa(!\regbank|Register[27][28]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[19][28]~q ),
	.datae(!\regbank|Register[31][28]~q ),
	.dataf(!\regbank|Register[23][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~246 .extended_lut = "off";
defparam \idex|RVALUE1~246 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \idex|RVALUE1~246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \idex|RVALUE1~245 (
// Equation(s):
// \idex|RVALUE1~245_combout  = ( \regbank|Register[30][28]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[26][28]~q ) ) ) ) # ( !\regbank|Register[30][28]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[26][28]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[30][28]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][28]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][28]~q )) ) ) ) # ( !\regbank|Register[30][28]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][28]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][28]~q )) ) ) )

	.dataa(!\regbank|Register[26][28]~q ),
	.datab(!\regbank|Register[22][28]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[18][28]~q ),
	.datae(!\regbank|Register[30][28]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~245 .extended_lut = "off";
defparam \idex|RVALUE1~245 .lut_mask = 64'h03F303F350505F5F;
defparam \idex|RVALUE1~245 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N42
cyclonev_lcell_comb \idex|RVALUE1~243 (
// Equation(s):
// \idex|RVALUE1~243_combout  = ( \regbank|Register[28][28]~q  & ( \regbank|Register[16][28]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[20][28]~q ))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # 
// (\regbank|Register[24][28]~q )))) ) ) ) # ( !\regbank|Register[28][28]~q  & ( \regbank|Register[16][28]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[20][28]~q ))) # (\reg1|Mux1~0_combout  & 
// (((\regbank|Register[24][28]~q  & !\reg1|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[28][28]~q  & ( !\regbank|Register[16][28]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[20][28]~q  & ((\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & 
// (((\reg1|Mux2~0_combout ) # (\regbank|Register[24][28]~q )))) ) ) ) # ( !\regbank|Register[28][28]~q  & ( !\regbank|Register[16][28]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[20][28]~q  & ((\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & 
// (((\regbank|Register[24][28]~q  & !\reg1|Mux2~0_combout )))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\regbank|Register[20][28]~q ),
	.datac(!\regbank|Register[24][28]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[28][28]~q ),
	.dataf(!\regbank|Register[16][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~243 .extended_lut = "off";
defparam \idex|RVALUE1~243 .lut_mask = 64'h05220577AF22AF77;
defparam \idex|RVALUE1~243 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \idex|RVALUE1~247 (
// Equation(s):
// \idex|RVALUE1~247_combout  = ( \idex|RVALUE1~243_combout  & ( \reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\idex|RVALUE1~244_combout )) # (\reg1|Mux3~0_combout  & ((\idex|RVALUE1~246_combout ))) ) ) ) # ( !\idex|RVALUE1~243_combout  & ( 
// \reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\idex|RVALUE1~244_combout )) # (\reg1|Mux3~0_combout  & ((\idex|RVALUE1~246_combout ))) ) ) ) # ( \idex|RVALUE1~243_combout  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout ) # 
// (\idex|RVALUE1~245_combout ) ) ) ) # ( !\idex|RVALUE1~243_combout  & ( !\reg1|Mux4~0_combout  & ( (\reg1|Mux3~0_combout  & \idex|RVALUE1~245_combout ) ) ) )

	.dataa(!\idex|RVALUE1~244_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\idex|RVALUE1~246_combout ),
	.datad(!\idex|RVALUE1~245_combout ),
	.datae(!\idex|RVALUE1~243_combout ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~247 .extended_lut = "off";
defparam \idex|RVALUE1~247 .lut_mask = 64'h0033CCFF47474747;
defparam \idex|RVALUE1~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N48
cyclonev_lcell_comb \idex|RVALUE1~248 (
// Equation(s):
// \idex|RVALUE1~248_combout  = ( \regbank|Register[11][28]~q  & ( \regbank|Register[10][28]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][28]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][28]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][28]~q  & ( \regbank|Register[10][28]~q  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\regbank|Register[8][28]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[9][28]~q  & !\reg1|Mux3~0_combout )))) ) ) ) # ( 
// \regbank|Register[11][28]~q  & ( !\regbank|Register[10][28]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[8][28]~q  & ((!\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # (\regbank|Register[9][28]~q )))) ) ) ) # ( 
// !\regbank|Register[11][28]~q  & ( !\regbank|Register[10][28]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][28]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][28]~q ))))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[8][28]~q ),
	.datac(!\regbank|Register[9][28]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[11][28]~q ),
	.dataf(!\regbank|Register[10][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~248 .extended_lut = "off";
defparam \idex|RVALUE1~248 .lut_mask = 64'h2700275527AA27FF;
defparam \idex|RVALUE1~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \idex|RVALUE1~249 (
// Equation(s):
// \idex|RVALUE1~249_combout  = ( \regbank|Register[15][28]~q  & ( \regbank|Register[14][28]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[12][28]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[13][28]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][28]~q  & ( \regbank|Register[14][28]~q  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\regbank|Register[12][28]~q ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout  & \regbank|Register[13][28]~q )))) ) ) ) # ( 
// \regbank|Register[15][28]~q  & ( !\regbank|Register[14][28]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[12][28]~q  & (!\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[13][28]~q ) # (\reg1|Mux3~0_combout )))) ) ) ) # ( 
// !\regbank|Register[15][28]~q  & ( !\regbank|Register[14][28]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[12][28]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[13][28]~q ))))) ) ) )

	.dataa(!\regbank|Register[12][28]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[13][28]~q ),
	.datae(!\regbank|Register[15][28]~q ),
	.dataf(!\regbank|Register[14][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~249 .extended_lut = "off";
defparam \idex|RVALUE1~249 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N0
cyclonev_lcell_comb \idex|RVALUE1~250 (
// Equation(s):
// \idex|RVALUE1~250_combout  = ( \regbank|Register[7][28]~q  & ( \regbank|Register[5][28]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][28]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][28]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][28]~q  & ( \regbank|Register[5][28]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][28]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][28]~q ))))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[7][28]~q  & ( !\regbank|Register[5][28]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][28]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][28]~q ))))) # 
// (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[7][28]~q  & ( !\regbank|Register[5][28]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][28]~q )) # (\reg1|Mux3~0_combout  & 
// ((\regbank|Register[6][28]~q ))))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[4][28]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[6][28]~q ),
	.datae(!\regbank|Register[7][28]~q ),
	.dataf(!\regbank|Register[5][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~250 .extended_lut = "off";
defparam \idex|RVALUE1~250 .lut_mask = 64'h202A252F707A757F;
defparam \idex|RVALUE1~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \idex|RVALUE1~251 (
// Equation(s):
// \idex|RVALUE1~251_combout  = ( \regbank|Register[3][28]~q  & ( \regbank|Register[2][28]~q  & ( ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][28]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][28]~q ))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][28]~q  & ( \regbank|Register[2][28]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][28]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][28]~q )))) # (\reg1|Mux3~0_combout  & 
// (((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[3][28]~q  & ( !\regbank|Register[2][28]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][28]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][28]~q )))) # 
// (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[3][28]~q  & ( !\regbank|Register[2][28]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][28]~q ))) # (\reg1|Mux4~0_combout  & 
// (\regbank|Register[1][28]~q )))) ) ) )

	.dataa(!\regbank|Register[1][28]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[0][28]~q ),
	.datae(!\regbank|Register[3][28]~q ),
	.dataf(!\regbank|Register[2][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~251 .extended_lut = "off";
defparam \idex|RVALUE1~251 .lut_mask = 64'h04C407C734F437F7;
defparam \idex|RVALUE1~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N39
cyclonev_lcell_comb \idex|RVALUE1~252 (
// Equation(s):
// \idex|RVALUE1~252_combout  = ( \idex|RVALUE1~250_combout  & ( \idex|RVALUE1~251_combout  & ( (!\reg1|Mux1~0_combout ) # ((\idex|RVALUE1~249_combout  & \reg1|Mux2~0_combout )) ) ) ) # ( !\idex|RVALUE1~250_combout  & ( \idex|RVALUE1~251_combout  & ( 
// (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (\idex|RVALUE1~249_combout  & \reg1|Mux2~0_combout )) ) ) ) # ( \idex|RVALUE1~250_combout  & ( !\idex|RVALUE1~251_combout  & ( (\reg1|Mux2~0_combout  & 
// ((!\reg1|Mux1~0_combout ) # (\idex|RVALUE1~249_combout ))) ) ) ) # ( !\idex|RVALUE1~250_combout  & ( !\idex|RVALUE1~251_combout  & ( (\idex|RVALUE1~249_combout  & (\reg1|Mux1~0_combout  & \reg1|Mux2~0_combout )) ) ) )

	.dataa(!\idex|RVALUE1~249_combout ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~250_combout ),
	.dataf(!\idex|RVALUE1~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~252 .extended_lut = "off";
defparam \idex|RVALUE1~252 .lut_mask = 64'h01010D0DC1C1CDCD;
defparam \idex|RVALUE1~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N15
cyclonev_lcell_comb \idex|RVALUE1~253 (
// Equation(s):
// \idex|RVALUE1~253_combout  = ( \idex|RVALUE1~252_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~247_combout ) ) ) # ( !\idex|RVALUE1~252_combout  & ( (!\reg1|Mux0~0_combout  & (\idex|RVALUE1[20]~0_combout  & ((\idex|RVALUE1~248_combout )))) # 
// (\reg1|Mux0~0_combout  & (((\idex|RVALUE1~247_combout )))) ) )

	.dataa(!\reg1|Mux0~0_combout ),
	.datab(!\idex|RVALUE1[20]~0_combout ),
	.datac(!\idex|RVALUE1~247_combout ),
	.datad(!\idex|RVALUE1~248_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~253 .extended_lut = "off";
defparam \idex|RVALUE1~253 .lut_mask = 64'h05270527AFAFAFAF;
defparam \idex|RVALUE1~253 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N30
cyclonev_lcell_comb \idex|RVALUE1[28]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[28]~SCLR_LUT_combout  = (!\Reset~input_o  & \idex|RVALUE1~253_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(!\idex|RVALUE1~253_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[28]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[28]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[28]~SCLR_LUT .lut_mask = 64'h00F000F000F000F0;
defparam \idex|RVALUE1[28]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N32
dffeas \idex|RVALUE1[28]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[28]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[28]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[28]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[28]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N15
cyclonev_lcell_comb \exmen|MEMORYADDRESS~125 (
// Equation(s):
// \exmen|MEMORYADDRESS~125_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[28]~_Duplicate_1_q  & ( (\idex|RVALUE1[30]~_Duplicate_1_q ) # (\alumuxB|Output[1]~4_combout ) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( 
// \idex|RVALUE1[28]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[31]~_Duplicate_1_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[29]~_Duplicate_1_q )) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( 
// !\idex|RVALUE1[28]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[30]~_Duplicate_1_q ) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[28]~_Duplicate_1_q  & ( (!\alumuxB|Output[1]~4_combout  & 
// ((\idex|RVALUE1[31]~_Duplicate_1_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[29]~_Duplicate_1_q )) ) ) )

	.dataa(!\alumuxB|Output[1]~4_combout ),
	.datab(!\idex|RVALUE1[30]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE1[31]~_Duplicate_1_q ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~125 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~125 .lut_mask = 64'h05AF222205AF7777;
defparam \exmen|MEMORYADDRESS~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~126 (
// Equation(s):
// \exmen|MEMORYADDRESS~126_combout  = ( \alu|ShiftLeft0~41_combout  & ( \alu|ShiftLeft0~33_combout  & ( ((!\alumuxB|Output[3]~2_combout  & (\exmen|MEMORYADDRESS~125_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftLeft0~37_combout )))) # 
// (\alumuxB|Output[2]~3_combout ) ) ) ) # ( !\alu|ShiftLeft0~41_combout  & ( \alu|ShiftLeft0~33_combout  & ( (!\alumuxB|Output[3]~2_combout  & (\exmen|MEMORYADDRESS~125_combout  & ((!\alumuxB|Output[2]~3_combout )))) # (\alumuxB|Output[3]~2_combout  & 
// (((\alumuxB|Output[2]~3_combout ) # (\alu|ShiftLeft0~37_combout )))) ) ) ) # ( \alu|ShiftLeft0~41_combout  & ( !\alu|ShiftLeft0~33_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((\alumuxB|Output[2]~3_combout )) # (\exmen|MEMORYADDRESS~125_combout ))) # 
// (\alumuxB|Output[3]~2_combout  & (((\alu|ShiftLeft0~37_combout  & !\alumuxB|Output[2]~3_combout )))) ) ) ) # ( !\alu|ShiftLeft0~41_combout  & ( !\alu|ShiftLeft0~33_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & 
// (\exmen|MEMORYADDRESS~125_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftLeft0~37_combout ))))) ) ) )

	.dataa(!\alumuxB|Output[3]~2_combout ),
	.datab(!\exmen|MEMORYADDRESS~125_combout ),
	.datac(!\alu|ShiftLeft0~37_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(!\alu|ShiftLeft0~41_combout ),
	.dataf(!\alu|ShiftLeft0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~126 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~126 .lut_mask = 64'h270027AA275527FF;
defparam \exmen|MEMORYADDRESS~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~127 (
// Equation(s):
// \exmen|MEMORYADDRESS~127_combout  = ( \alu|ShiftLeft0~1_combout  & ( \exmen|MEMORYADDRESS[29]~114_combout  & ( (!\exmen|MEMORYADDRESS~24_combout  & (\alu|ShiftLeft0~29_combout )) # (\exmen|MEMORYADDRESS~24_combout  & ((\alu|ShiftRight0~34_combout ))) ) ) 
// ) # ( !\alu|ShiftLeft0~1_combout  & ( \exmen|MEMORYADDRESS[29]~114_combout  & ( (\alu|ShiftLeft0~29_combout  & !\exmen|MEMORYADDRESS~24_combout ) ) ) ) # ( \alu|ShiftLeft0~1_combout  & ( !\exmen|MEMORYADDRESS[29]~114_combout  & ( 
// (\exmen|MEMORYADDRESS~126_combout  & \exmen|MEMORYADDRESS~24_combout ) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( !\exmen|MEMORYADDRESS[29]~114_combout  & ( (\exmen|MEMORYADDRESS~126_combout  & \exmen|MEMORYADDRESS~24_combout ) ) ) )

	.dataa(!\alu|ShiftLeft0~29_combout ),
	.datab(!\exmen|MEMORYADDRESS~126_combout ),
	.datac(!\alu|ShiftRight0~34_combout ),
	.datad(!\exmen|MEMORYADDRESS~24_combout ),
	.datae(!\alu|ShiftLeft0~1_combout ),
	.dataf(!\exmen|MEMORYADDRESS[29]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~127 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~127 .lut_mask = 64'h003300335500550F;
defparam \exmen|MEMORYADDRESS~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N33
cyclonev_lcell_comb \exmen|MEMORYADDRESS~151 (
// Equation(s):
// \exmen|MEMORYADDRESS~151_combout  = ( \exmen|MEMORYADDRESS~30_combout  & ( (\exmen|MEMORYADDRESS~127_combout ) # (\exmen|MEMORYADDRESS~31_combout ) ) ) # ( !\exmen|MEMORYADDRESS~30_combout  & ( (\alumuxB|Output[31]~14_combout  & 
// (\idex|RVALUE1[31]~_Duplicate_1_q  & \exmen|MEMORYADDRESS~31_combout )) ) )

	.dataa(!\alumuxB|Output[31]~14_combout ),
	.datab(!\idex|RVALUE1[31]~_Duplicate_1_q ),
	.datac(!\exmen|MEMORYADDRESS~31_combout ),
	.datad(!\exmen|MEMORYADDRESS~127_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~151 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~151 .lut_mask = 64'h010101010FFF0FFF;
defparam \exmen|MEMORYADDRESS~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N30
cyclonev_lcell_comb \alu|Add0~117 (
// Equation(s):
// \alu|Add0~117_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [29]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[29]~_Duplicate_1_q  ) + ( \alu|Add0~114  ))
// \alu|Add0~118  = CARRY(( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [29]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[29]~_Duplicate_1_q  ) + ( \alu|Add0~114  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~117_sumout ),
	.cout(\alu|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~117 .extended_lut = "off";
defparam \alu|Add0~117 .lut_mask = 64'h0000FF000000E2E2;
defparam \alu|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N33
cyclonev_lcell_comb \alu|Add0~121 (
// Equation(s):
// \alu|Add0~121_sumout  = SUM(( \idex|RVALUE1[30]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [30]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~118  ))
// \alu|Add0~122  = CARRY(( \idex|RVALUE1[30]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [30]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~118  ))

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(gnd),
	.datad(!\idex|RVALUE1[30]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [30]),
	.datag(gnd),
	.cin(\alu|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~121_sumout ),
	.cout(\alu|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~121 .extended_lut = "off";
defparam \alu|Add0~121 .lut_mask = 64'h000011DD000000FF;
defparam \alu|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N36
cyclonev_lcell_comb \alu|Add0~125 (
// Equation(s):
// \alu|Add0~125_sumout  = SUM(( \idex|RVALUE1[31]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [31]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) + ( \alu|Add0~122  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [16]),
	.datad(!\idex|RVALUE1[31]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [31]),
	.datag(gnd),
	.cin(\alu|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~125 .extended_lut = "off";
defparam \alu|Add0~125 .lut_mask = 64'h000005AF000000FF;
defparam \alu|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~152 (
// Equation(s):
// \exmen|MEMORYADDRESS~152_combout  = ( \alumuxB|Output[31]~14_combout  & ( \alu|Add0~125_sumout  & ( (!\exmen|MEMORYADDRESS~151_combout  & (\exmen|MEMORYADDRESS~29_combout  & \exmen|MEMORYADDRESS~28_combout )) ) ) ) # ( !\alumuxB|Output[31]~14_combout  & ( 
// \alu|Add0~125_sumout  & ( (\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout  & ((!\idex|RVALUE1[31]~_Duplicate_1_q ))) # (\exmen|MEMORYADDRESS~28_combout  & (!\exmen|MEMORYADDRESS~151_combout )))) ) ) ) # ( 
// \alumuxB|Output[31]~14_combout  & ( !\alu|Add0~125_sumout  & ( (!\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout ))) # (\exmen|MEMORYADDRESS~29_combout  & (!\exmen|MEMORYADDRESS~151_combout  & \exmen|MEMORYADDRESS~28_combout )) ) ) ) 
// # ( !\alumuxB|Output[31]~14_combout  & ( !\alu|Add0~125_sumout  & ( (!\exmen|MEMORYADDRESS~29_combout  & (((!\exmen|MEMORYADDRESS~28_combout )))) # (\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout  & 
// ((!\idex|RVALUE1[31]~_Duplicate_1_q ))) # (\exmen|MEMORYADDRESS~28_combout  & (!\exmen|MEMORYADDRESS~151_combout )))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~151_combout ),
	.datab(!\exmen|MEMORYADDRESS~29_combout ),
	.datac(!\exmen|MEMORYADDRESS~28_combout ),
	.datad(!\idex|RVALUE1[31]~_Duplicate_1_q ),
	.datae(!\alumuxB|Output[31]~14_combout ),
	.dataf(!\alu|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~152 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~152 .lut_mask = 64'hF2C2C2C232020202;
defparam \exmen|MEMORYADDRESS~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N33
cyclonev_lcell_comb \alu|Mult0~386 (
// Equation(s):
// \alu|Mult0~386_sumout  = SUM(( \alu|Mult0~37  ) + ( \alu|Mult0~416  ) + ( \alu|Mult0~383  ))
// \alu|Mult0~387  = CARRY(( \alu|Mult0~37  ) + ( \alu|Mult0~416  ) + ( \alu|Mult0~383  ))

	.dataa(!\alu|Mult0~37 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mult0~416 ),
	.datag(gnd),
	.cin(\alu|Mult0~383 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~386_sumout ),
	.cout(\alu|Mult0~387 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~386 .extended_lut = "off";
defparam \alu|Mult0~386 .lut_mask = 64'h0000FF0000005555;
defparam \alu|Mult0~386 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N36
cyclonev_lcell_comb \alu|Mult0~390 (
// Equation(s):
// \alu|Mult0~390_sumout  = SUM(( \alu|Mult0~38  ) + ( \alu|Mult0~417  ) + ( \alu|Mult0~387  ))
// \alu|Mult0~391  = CARRY(( \alu|Mult0~38  ) + ( \alu|Mult0~417  ) + ( \alu|Mult0~387  ))

	.dataa(!\alu|Mult0~417 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mult0~38 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Mult0~387 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~390_sumout ),
	.cout(\alu|Mult0~391 ),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~390 .extended_lut = "off";
defparam \alu|Mult0~390 .lut_mask = 64'h0000AAAA000000FF;
defparam \alu|Mult0~390 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N39
cyclonev_lcell_comb \alu|Mult0~394 (
// Equation(s):
// \alu|Mult0~394_sumout  = SUM(( \alu|Mult0~418  ) + ( \alu|Mult0~39  ) + ( \alu|Mult0~391  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mult0~418 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mult0~39 ),
	.datag(gnd),
	.cin(\alu|Mult0~391 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Mult0~394_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mult0~394 .extended_lut = "off";
defparam \alu|Mult0~394 .lut_mask = 64'h0000FF0000000F0F;
defparam \alu|Mult0~394 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N30
cyclonev_lcell_comb \alu|Add1~121 (
// Equation(s):
// \alu|Add1~121_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [30]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[30]~_Duplicate_1_q  ) + ( \alu|Add1~118  ))
// \alu|Add1~122  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [30]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[30]~_Duplicate_1_q  ) + ( \alu|Add1~118  ))

	.dataa(gnd),
	.datab(!\idex|IMMVALUE [16]),
	.datac(!\idex|BSELECTOR [0]),
	.datad(!\idex|RVALUE2 [30]),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[30]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~121_sumout ),
	.cout(\alu|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~121 .extended_lut = "off";
defparam \alu|Add1~121 .lut_mask = 64'h0000FF00000003F3;
defparam \alu|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N33
cyclonev_lcell_comb \alu|Add1~125 (
// Equation(s):
// \alu|Add1~125_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [31]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \idex|RVALUE1[31]~_Duplicate_1_q  ) + ( \alu|Add1~122  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [16]),
	.datac(!\idex|RVALUE2 [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[31]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(\alu|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~125 .extended_lut = "off";
defparam \alu|Add1~125 .lut_mask = 64'h0000FF0000001B1B;
defparam \alu|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~153 (
// Equation(s):
// \exmen|MEMORYADDRESS~153_combout  = ( \alu|Add1~125_sumout  & ( (!\exmen|MEMORYADDRESS~30_combout  & !\exmen|MEMORYADDRESS~151_combout ) ) ) # ( !\alu|Add1~125_sumout  & ( (!\exmen|MEMORYADDRESS~30_combout  & ((!\exmen|MEMORYADDRESS~151_combout ))) # 
// (\exmen|MEMORYADDRESS~30_combout  & (\exmen|MEMORYADDRESS~31_combout )) ) )

	.dataa(!\exmen|MEMORYADDRESS~30_combout ),
	.datab(!\exmen|MEMORYADDRESS~31_combout ),
	.datac(!\exmen|MEMORYADDRESS~151_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~153 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~153 .lut_mask = 64'hB1B1B1B1A0A0A0A0;
defparam \exmen|MEMORYADDRESS~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~128 (
// Equation(s):
// \exmen|MEMORYADDRESS~128_combout  = ( \exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~153_combout  & ( (\exmen|MEMORYADDRESS~29_combout  & (!\exmen|MEMORYADDRESS~152_combout  & (!\alu|Mult0~394_sumout  & !\exmen|MEMORYADDRESS~31_combout ))) ) ) 
// ) # ( \exmen|MEMORYADDRESS~28_combout  & ( !\exmen|MEMORYADDRESS~153_combout  & ( ((!\exmen|MEMORYADDRESS~152_combout  & ((\alu|Mult0~394_sumout ) # (\exmen|MEMORYADDRESS~29_combout )))) # (\exmen|MEMORYADDRESS~31_combout ) ) ) ) # ( 
// !\exmen|MEMORYADDRESS~28_combout  & ( !\exmen|MEMORYADDRESS~153_combout  & ( (!\exmen|MEMORYADDRESS~152_combout ) # (\exmen|MEMORYADDRESS~31_combout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~29_combout ),
	.datab(!\exmen|MEMORYADDRESS~152_combout ),
	.datac(!\alu|Mult0~394_sumout ),
	.datad(!\exmen|MEMORYADDRESS~31_combout ),
	.datae(!\exmen|MEMORYADDRESS~28_combout ),
	.dataf(!\exmen|MEMORYADDRESS~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~128 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~128 .lut_mask = 64'hCCFF4CFF00004000;
defparam \exmen|MEMORYADDRESS~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N8
dffeas \exmen|MEMORYADDRESS[31] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [31]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[31] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N53
dffeas \datamen|DataOut[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[31] .is_wysiwyg = "true";
defparam \datamen|DataOut[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N14
dffeas \menwb|WRITEDATA[31] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [31]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[31] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N31
dffeas \regbank|Register[13][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][31] .is_wysiwyg = "true";
defparam \regbank|Register[13][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \idex|RVALUE1~326 (
// Equation(s):
// \idex|RVALUE1~326_combout  = ( \regbank|Register[15][31]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[14][31]~q ) # (\reg1|Mux4~0_combout ) ) ) ) # ( !\regbank|Register[15][31]~q  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & 
// \regbank|Register[14][31]~q ) ) ) ) # ( \regbank|Register[15][31]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[12][31]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][31]~q )) ) ) ) # ( 
// !\regbank|Register[15][31]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[12][31]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][31]~q )) ) ) )

	.dataa(!\regbank|Register[13][31]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[14][31]~q ),
	.datad(!\regbank|Register[12][31]~q ),
	.datae(!\regbank|Register[15][31]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~326 .extended_lut = "off";
defparam \idex|RVALUE1~326 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \idex|RVALUE1~326 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \idex|RVALUE1~327 (
// Equation(s):
// \idex|RVALUE1~327_combout  = ( \regbank|Register[7][31]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[6][31]~q ) # (\reg1|Mux4~0_combout ) ) ) ) # ( !\regbank|Register[7][31]~q  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & 
// \regbank|Register[6][31]~q ) ) ) ) # ( \regbank|Register[7][31]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][31]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][31]~q ))) ) ) ) # ( !\regbank|Register[7][31]~q  & 
// ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][31]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][31]~q ))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[6][31]~q ),
	.datac(!\regbank|Register[4][31]~q ),
	.datad(!\regbank|Register[5][31]~q ),
	.datae(!\regbank|Register[7][31]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~327 .extended_lut = "off";
defparam \idex|RVALUE1~327 .lut_mask = 64'h0A5F0A5F22227777;
defparam \idex|RVALUE1~327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N42
cyclonev_lcell_comb \idex|RVALUE1~328 (
// Equation(s):
// \idex|RVALUE1~328_combout  = ( \regbank|Register[3][31]~q  & ( \regbank|Register[1][31]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[0][31]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][31]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][31]~q  & ( \regbank|Register[1][31]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[0][31]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[2][31]~q  & !\reg1|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[3][31]~q  & ( !\regbank|Register[1][31]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[0][31]~q  & ((!\reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout ) # (\regbank|Register[2][31]~q )))) ) ) ) # ( 
// !\regbank|Register[3][31]~q  & ( !\regbank|Register[1][31]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[0][31]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][31]~q ))))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\regbank|Register[0][31]~q ),
	.datac(!\regbank|Register[2][31]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[3][31]~q ),
	.dataf(!\regbank|Register[1][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~328 .extended_lut = "off";
defparam \idex|RVALUE1~328 .lut_mask = 64'h2700275527AA27FF;
defparam \idex|RVALUE1~328 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \idex|RVALUE1~329 (
// Equation(s):
// \idex|RVALUE1~329_combout  = ( \idex|RVALUE1~327_combout  & ( \idex|RVALUE1~328_combout  & ( (!\reg1|Mux1~0_combout ) # ((\idex|RVALUE1~326_combout  & \reg1|Mux2~0_combout )) ) ) ) # ( !\idex|RVALUE1~327_combout  & ( \idex|RVALUE1~328_combout  & ( 
// (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (\idex|RVALUE1~326_combout  & \reg1|Mux1~0_combout )) ) ) ) # ( \idex|RVALUE1~327_combout  & ( !\idex|RVALUE1~328_combout  & ( (\reg1|Mux2~0_combout  & 
// ((!\reg1|Mux1~0_combout ) # (\idex|RVALUE1~326_combout ))) ) ) ) # ( !\idex|RVALUE1~327_combout  & ( !\idex|RVALUE1~328_combout  & ( (\idex|RVALUE1~326_combout  & (\reg1|Mux2~0_combout  & \reg1|Mux1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\idex|RVALUE1~326_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\idex|RVALUE1~327_combout ),
	.dataf(!\idex|RVALUE1~328_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~329 .extended_lut = "off";
defparam \idex|RVALUE1~329 .lut_mask = 64'h00030F03F003FF03;
defparam \idex|RVALUE1~329 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N54
cyclonev_lcell_comb \idex|RVALUE1~325 (
// Equation(s):
// \idex|RVALUE1~325_combout  = ( \regbank|Register[11][31]~q  & ( \regbank|Register[10][31]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][31]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][31]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][31]~q  & ( \regbank|Register[10][31]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][31]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][31]~q ))))) # (\reg1|Mux3~0_combout  & 
// (((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[11][31]~q  & ( !\regbank|Register[10][31]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][31]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][31]~q ))))) # 
// (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[11][31]~q  & ( !\regbank|Register[10][31]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][31]~q )) # (\reg1|Mux4~0_combout  & 
// ((\regbank|Register[9][31]~q ))))) ) ) )

	.dataa(!\regbank|Register[8][31]~q ),
	.datab(!\regbank|Register[9][31]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[11][31]~q ),
	.dataf(!\regbank|Register[10][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~325 .extended_lut = "off";
defparam \idex|RVALUE1~325 .lut_mask = 64'h5030503F5F305F3F;
defparam \idex|RVALUE1~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N24
cyclonev_lcell_comb \idex|RVALUE1~323 (
// Equation(s):
// \idex|RVALUE1~323_combout  = ( \regbank|Register[31][31]~q  & ( \regbank|Register[19][31]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[27][31]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # 
// (\regbank|Register[23][31]~q ))) ) ) ) # ( !\regbank|Register[31][31]~q  & ( \regbank|Register[19][31]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[27][31]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][31]~q  
// & (!\reg1|Mux1~0_combout ))) ) ) ) # ( \regbank|Register[31][31]~q  & ( !\regbank|Register[19][31]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[27][31]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # 
// (\regbank|Register[23][31]~q ))) ) ) ) # ( !\regbank|Register[31][31]~q  & ( !\regbank|Register[19][31]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[27][31]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][31]~q  & 
// (!\reg1|Mux1~0_combout ))) ) ) )

	.dataa(!\regbank|Register[23][31]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[27][31]~q ),
	.datae(!\regbank|Register[31][31]~q ),
	.dataf(!\regbank|Register[19][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~323 .extended_lut = "off";
defparam \idex|RVALUE1~323 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \idex|RVALUE1~323 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \idex|RVALUE1~322 (
// Equation(s):
// \idex|RVALUE1~322_combout  = ( \regbank|Register[30][31]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[26][31]~q ) ) ) ) # ( !\regbank|Register[30][31]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[26][31]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[30][31]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][31]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][31]~q )) ) ) ) # ( !\regbank|Register[30][31]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][31]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][31]~q )) ) ) )

	.dataa(!\regbank|Register[22][31]~q ),
	.datab(!\regbank|Register[26][31]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[18][31]~q ),
	.datae(!\regbank|Register[30][31]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~322 .extended_lut = "off";
defparam \idex|RVALUE1~322 .lut_mask = 64'h05F505F530303F3F;
defparam \idex|RVALUE1~322 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N23
dffeas \regbank|Register[25][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[25][31] .is_wysiwyg = "true";
defparam \regbank|Register[25][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N45
cyclonev_lcell_comb \idex|RVALUE1~321 (
// Equation(s):
// \idex|RVALUE1~321_combout  = ( \regbank|Register[21][31]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[25][31]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[29][31]~q )) ) ) ) # ( !\regbank|Register[21][31]~q  & ( 
// \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[25][31]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[29][31]~q )) ) ) ) # ( \regbank|Register[21][31]~q  & ( !\reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # 
// (\regbank|Register[17][31]~q ) ) ) ) # ( !\regbank|Register[21][31]~q  & ( !\reg1|Mux1~0_combout  & ( (\regbank|Register[17][31]~q  & !\reg1|Mux2~0_combout ) ) ) )

	.dataa(!\regbank|Register[17][31]~q ),
	.datab(!\regbank|Register[29][31]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[25][31]~q ),
	.datae(!\regbank|Register[21][31]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~321 .extended_lut = "off";
defparam \idex|RVALUE1~321 .lut_mask = 64'h50505F5F03F303F3;
defparam \idex|RVALUE1~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \idex|RVALUE1~320 (
// Equation(s):
// \idex|RVALUE1~320_combout  = ( \regbank|Register[20][31]~q  & ( \regbank|Register[16][31]~q  & ( (!\reg1|Mux1~0_combout ) # ((!\reg1|Mux2~0_combout  & (\regbank|Register[24][31]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[28][31]~q )))) ) ) ) # ( 
// !\regbank|Register[20][31]~q  & ( \regbank|Register[16][31]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\regbank|Register[24][31]~q ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[28][31]~q  & \reg1|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[20][31]~q  & ( !\regbank|Register[16][31]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[24][31]~q  & ((\reg1|Mux1~0_combout )))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[28][31]~q )))) ) ) ) # ( 
// !\regbank|Register[20][31]~q  & ( !\regbank|Register[16][31]~q  & ( (\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[24][31]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[28][31]~q ))))) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\regbank|Register[24][31]~q ),
	.datac(!\regbank|Register[28][31]~q ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\regbank|Register[20][31]~q ),
	.dataf(!\regbank|Register[16][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~320 .extended_lut = "off";
defparam \idex|RVALUE1~320 .lut_mask = 64'h00275527AA27FF27;
defparam \idex|RVALUE1~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N15
cyclonev_lcell_comb \idex|RVALUE1~324 (
// Equation(s):
// \idex|RVALUE1~324_combout  = ( \idex|RVALUE1~321_combout  & ( \idex|RVALUE1~320_combout  & ( (!\reg1|Mux3~0_combout ) # ((!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~322_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~323_combout ))) ) ) ) # ( 
// !\idex|RVALUE1~321_combout  & ( \idex|RVALUE1~320_combout  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # (\idex|RVALUE1~322_combout )))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~323_combout  & ((\reg1|Mux3~0_combout )))) ) ) ) # ( 
// \idex|RVALUE1~321_combout  & ( !\idex|RVALUE1~320_combout  & ( (!\reg1|Mux4~0_combout  & (((\idex|RVALUE1~322_combout  & \reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\idex|RVALUE1~323_combout ))) ) ) ) # ( 
// !\idex|RVALUE1~321_combout  & ( !\idex|RVALUE1~320_combout  & ( (\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~322_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~323_combout )))) ) ) )

	.dataa(!\idex|RVALUE1~323_combout ),
	.datab(!\idex|RVALUE1~322_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\idex|RVALUE1~321_combout ),
	.dataf(!\idex|RVALUE1~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~324 .extended_lut = "off";
defparam \idex|RVALUE1~324 .lut_mask = 64'h00350F35F035FF35;
defparam \idex|RVALUE1~324 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \idex|RVALUE1~330 (
// Equation(s):
// \idex|RVALUE1~330_combout  = ( \idex|RVALUE1[20]~0_combout  & ( \reg1|Mux0~0_combout  & ( \idex|RVALUE1~324_combout  ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( \reg1|Mux0~0_combout  & ( \idex|RVALUE1~324_combout  ) ) ) # ( \idex|RVALUE1[20]~0_combout  & 
// ( !\reg1|Mux0~0_combout  & ( (\idex|RVALUE1~325_combout ) # (\idex|RVALUE1~329_combout ) ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( !\reg1|Mux0~0_combout  & ( \idex|RVALUE1~329_combout  ) ) )

	.dataa(gnd),
	.datab(!\idex|RVALUE1~329_combout ),
	.datac(!\idex|RVALUE1~325_combout ),
	.datad(!\idex|RVALUE1~324_combout ),
	.datae(!\idex|RVALUE1[20]~0_combout ),
	.dataf(!\reg1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~330 .extended_lut = "off";
defparam \idex|RVALUE1~330 .lut_mask = 64'h33333F3F00FF00FF;
defparam \idex|RVALUE1~330 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N30
cyclonev_lcell_comb \idex|RVALUE1[31]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[31]~SCLR_LUT_combout  = ( !\Reset~input_o  & ( \idex|RVALUE1~330_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE1~330_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[31]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[31]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[31]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \idex|RVALUE1[31]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N32
dffeas \idex|RVALUE1[31]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[31]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[31]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[31]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[31]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N24
cyclonev_lcell_comb \alu|ShiftRight0~13 (
// Equation(s):
// \alu|ShiftRight0~13_combout  = ( \idex|RVALUE1[30]~_Duplicate_1_q  & ( \alumuxB|Output[0]~5_combout  & ( !\alumuxB|Output[1]~4_combout  ) ) ) # ( \idex|RVALUE1[30]~_Duplicate_1_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & 
// ((\idex|RVALUE1[29]~_Duplicate_1_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[31]~_Duplicate_1_q )) ) ) ) # ( !\idex|RVALUE1[30]~_Duplicate_1_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & 
// ((\idex|RVALUE1[29]~_Duplicate_1_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[31]~_Duplicate_1_q )) ) ) )

	.dataa(!\idex|RVALUE1[31]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\idex|RVALUE1[30]~_Duplicate_1_q ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~13 .extended_lut = "off";
defparam \alu|ShiftRight0~13 .lut_mask = 64'h335533550000FF00;
defparam \alu|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~117 (
// Equation(s):
// \exmen|MEMORYADDRESS~117_combout  = ( \alumuxB|Output[1]~4_combout  & ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[26]~_Duplicate_1_q  ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[28]~_Duplicate_1_q  ) 
// ) ) # ( \alumuxB|Output[1]~4_combout  & ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[27]~_Duplicate_1_q  ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[29]~_Duplicate_1_q  ) ) )

	.dataa(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datae(!\alumuxB|Output[1]~4_combout ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~117 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~117 .lut_mask = 64'h00FF333355550F0F;
defparam \exmen|MEMORYADDRESS~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N18
cyclonev_lcell_comb \exmen|MEMORYADDRESS~118 (
// Equation(s):
// \exmen|MEMORYADDRESS~118_combout  = ( \alu|ShiftLeft0~35_combout  & ( \exmen|MEMORYADDRESS~117_combout  & ( (!\alumuxB|Output[2]~3_combout ) # ((!\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~39_combout )) # (\alumuxB|Output[3]~2_combout  & 
// ((\alu|ShiftLeft0~31_combout )))) ) ) ) # ( !\alu|ShiftLeft0~35_combout  & ( \exmen|MEMORYADDRESS~117_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout ) # ((\alu|ShiftLeft0~39_combout )))) # (\alumuxB|Output[3]~2_combout  & 
// (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~31_combout )))) ) ) ) # ( \alu|ShiftLeft0~35_combout  & ( !\exmen|MEMORYADDRESS~117_combout  & ( (!\alumuxB|Output[3]~2_combout  & (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~39_combout ))) # 
// (\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout ) # ((\alu|ShiftLeft0~31_combout )))) ) ) ) # ( !\alu|ShiftLeft0~35_combout  & ( !\exmen|MEMORYADDRESS~117_combout  & ( (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftLeft0~39_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftLeft0~31_combout ))))) ) ) )

	.dataa(!\alumuxB|Output[3]~2_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alu|ShiftLeft0~39_combout ),
	.datad(!\alu|ShiftLeft0~31_combout ),
	.datae(!\alu|ShiftLeft0~35_combout ),
	.dataf(!\exmen|MEMORYADDRESS~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~118 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~118 .lut_mask = 64'h021346578A9BCEDF;
defparam \exmen|MEMORYADDRESS~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N18
cyclonev_lcell_comb \alu|ShiftLeft0~25 (
// Equation(s):
// \alu|ShiftLeft0~25_combout  = ( \alu|ShiftLeft0~8_combout  & ( \alu|ShiftLeft0~16_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout ) # (\alu|ShiftLeft0~24_combout )))) # (\alumuxB|Output[2]~3_combout  & 
// (((!\alumuxB|Output[3]~2_combout )) # (\alu|ShiftLeft0~7_combout ))) ) ) ) # ( !\alu|ShiftLeft0~8_combout  & ( \alu|ShiftLeft0~16_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alu|ShiftLeft0~24_combout  & !\alumuxB|Output[3]~2_combout )))) # 
// (\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout )) # (\alu|ShiftLeft0~7_combout ))) ) ) ) # ( \alu|ShiftLeft0~8_combout  & ( !\alu|ShiftLeft0~16_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout ) # 
// (\alu|ShiftLeft0~24_combout )))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~7_combout  & ((\alumuxB|Output[3]~2_combout )))) ) ) ) # ( !\alu|ShiftLeft0~8_combout  & ( !\alu|ShiftLeft0~16_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// (((\alu|ShiftLeft0~24_combout  & !\alumuxB|Output[3]~2_combout )))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~7_combout  & ((\alumuxB|Output[3]~2_combout )))) ) ) )

	.dataa(!\alu|ShiftLeft0~7_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alu|ShiftLeft0~24_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alu|ShiftLeft0~8_combout ),
	.dataf(!\alu|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~25 .extended_lut = "off";
defparam \alu|ShiftLeft0~25 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \alu|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~119 (
// Equation(s):
// \exmen|MEMORYADDRESS~119_combout  = ( \exmen|MEMORYADDRESS~118_combout  & ( \alu|ShiftLeft0~25_combout  & ( (!\exmen|MEMORYADDRESS[29]~114_combout  & (\exmen|MEMORYADDRESS~24_combout )) # (\exmen|MEMORYADDRESS[29]~114_combout  & 
// ((!\exmen|MEMORYADDRESS~24_combout ) # ((\alu|ShiftRight0~13_combout  & \alu|ShiftLeft0~1_combout )))) ) ) ) # ( !\exmen|MEMORYADDRESS~118_combout  & ( \alu|ShiftLeft0~25_combout  & ( (\exmen|MEMORYADDRESS[29]~114_combout  & 
// ((!\exmen|MEMORYADDRESS~24_combout ) # ((\alu|ShiftRight0~13_combout  & \alu|ShiftLeft0~1_combout )))) ) ) ) # ( \exmen|MEMORYADDRESS~118_combout  & ( !\alu|ShiftLeft0~25_combout  & ( (\exmen|MEMORYADDRESS~24_combout  & 
// ((!\exmen|MEMORYADDRESS[29]~114_combout ) # ((\alu|ShiftRight0~13_combout  & \alu|ShiftLeft0~1_combout )))) ) ) ) # ( !\exmen|MEMORYADDRESS~118_combout  & ( !\alu|ShiftLeft0~25_combout  & ( (\exmen|MEMORYADDRESS[29]~114_combout  & 
// (\exmen|MEMORYADDRESS~24_combout  & (\alu|ShiftRight0~13_combout  & \alu|ShiftLeft0~1_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS[29]~114_combout ),
	.datab(!\exmen|MEMORYADDRESS~24_combout ),
	.datac(!\alu|ShiftRight0~13_combout ),
	.datad(!\alu|ShiftLeft0~1_combout ),
	.datae(!\exmen|MEMORYADDRESS~118_combout ),
	.dataf(!\alu|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~119 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~119 .lut_mask = 64'h0001222344456667;
defparam \exmen|MEMORYADDRESS~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N21
cyclonev_lcell_comb \exmen|MEMORYADDRESS~145 (
// Equation(s):
// \exmen|MEMORYADDRESS~145_combout  = ( \exmen|MEMORYADDRESS~119_combout  & ( ((\exmen|MEMORYADDRESS~31_combout  & (\idex|RVALUE1[29]~_Duplicate_1_q  & \alumuxB|Output[29]~16_combout ))) # (\exmen|MEMORYADDRESS~30_combout ) ) ) # ( 
// !\exmen|MEMORYADDRESS~119_combout  & ( (\exmen|MEMORYADDRESS~31_combout  & (((\idex|RVALUE1[29]~_Duplicate_1_q  & \alumuxB|Output[29]~16_combout )) # (\exmen|MEMORYADDRESS~30_combout ))) ) )

	.dataa(!\exmen|MEMORYADDRESS~30_combout ),
	.datab(!\exmen|MEMORYADDRESS~31_combout ),
	.datac(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[29]~16_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~145 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~145 .lut_mask = 64'h1113111355575557;
defparam \exmen|MEMORYADDRESS~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~146 (
// Equation(s):
// \exmen|MEMORYADDRESS~146_combout  = ( \exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~29_combout  & ( !\exmen|MEMORYADDRESS~145_combout  ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~29_combout  & ( 
// (!\idex|RVALUE1[29]~_Duplicate_1_q  & !\alumuxB|Output[29]~16_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( !\exmen|MEMORYADDRESS~29_combout  & ( !\alu|Add0~117_sumout  ) ) )

	.dataa(!\exmen|MEMORYADDRESS~145_combout ),
	.datab(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datac(!\alu|Add0~117_sumout ),
	.datad(!\alumuxB|Output[29]~16_combout ),
	.datae(!\exmen|MEMORYADDRESS~28_combout ),
	.dataf(!\exmen|MEMORYADDRESS~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~146 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~146 .lut_mask = 64'hF0F00000CC00AAAA;
defparam \exmen|MEMORYADDRESS~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N27
cyclonev_lcell_comb \alu|Add1~117 (
// Equation(s):
// \alu|Add1~117_sumout  = SUM(( \idex|RVALUE1[29]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [29]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \alu|Add1~114  ))
// \alu|Add1~118  = CARRY(( \idex|RVALUE1[29]~_Duplicate_1_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [29]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) + ( \alu|Add1~114  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [16]),
	.datac(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [29]),
	.datag(gnd),
	.cin(\alu|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~117_sumout ),
	.cout(\alu|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~117 .extended_lut = "off";
defparam \alu|Add1~117 .lut_mask = 64'h0000EE4400000F0F;
defparam \alu|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N18
cyclonev_lcell_comb \exmen|MEMORYADDRESS~147 (
// Equation(s):
// \exmen|MEMORYADDRESS~147_combout  = (!\exmen|MEMORYADDRESS~30_combout  & (((!\exmen|MEMORYADDRESS~145_combout )))) # (\exmen|MEMORYADDRESS~30_combout  & (\exmen|MEMORYADDRESS~31_combout  & (!\alu|Add1~117_sumout )))

	.dataa(!\exmen|MEMORYADDRESS~30_combout ),
	.datab(!\exmen|MEMORYADDRESS~31_combout ),
	.datac(!\alu|Add1~117_sumout ),
	.datad(!\exmen|MEMORYADDRESS~145_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~147 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~147 .lut_mask = 64'hBA10BA10BA10BA10;
defparam \exmen|MEMORYADDRESS~147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~120 (
// Equation(s):
// \exmen|MEMORYADDRESS~120_combout  = ( \exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~31_combout  & ( !\exmen|MEMORYADDRESS~147_combout  ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~31_combout  & ( 
// !\exmen|MEMORYADDRESS~147_combout  ) ) ) # ( \exmen|MEMORYADDRESS~28_combout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~146_combout  & ((!\alu|Mult0~386_sumout  & (\exmen|MEMORYADDRESS~29_combout )) # (\alu|Mult0~386_sumout  & 
// ((!\exmen|MEMORYADDRESS~147_combout ))))) ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~146_combout  & !\exmen|MEMORYADDRESS~147_combout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~29_combout ),
	.datab(!\exmen|MEMORYADDRESS~146_combout ),
	.datac(!\exmen|MEMORYADDRESS~147_combout ),
	.datad(!\alu|Mult0~386_sumout ),
	.datae(!\exmen|MEMORYADDRESS~28_combout ),
	.dataf(!\exmen|MEMORYADDRESS~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~120 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~120 .lut_mask = 64'hC0C044C0F0F0F0F0;
defparam \exmen|MEMORYADDRESS~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N14
dffeas \exmen|MEMORYADDRESS[29] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [29]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[29] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N9
cyclonev_lcell_comb \datamen|DataOut[29]~feeder (
// Equation(s):
// \datamen|DataOut[29]~feeder_combout  = ( \exmen|MEMORYADDRESS [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|DataOut[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|DataOut[29]~feeder .extended_lut = "off";
defparam \datamen|DataOut[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamen|DataOut[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N10
dffeas \datamen|DataOut[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datamen|DataOut[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(gnd),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[29] .is_wysiwyg = "true";
defparam \datamen|DataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \menwb|WRITEDATA[29]~feeder (
// Equation(s):
// \menwb|WRITEDATA[29]~feeder_combout  = ( \datamen|DataOut [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamen|DataOut [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\menwb|WRITEDATA[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \menwb|WRITEDATA[29]~feeder .extended_lut = "off";
defparam \menwb|WRITEDATA[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \menwb|WRITEDATA[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N53
dffeas \menwb|WRITEDATA[29] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\menwb|WRITEDATA[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [29]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[29] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N57
cyclonev_lcell_comb \regbank|Register[0][29]~feeder (
// Equation(s):
// \regbank|Register[0][29]~feeder_combout  = ( \menwb|WRITEDATA [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[0][29]~feeder .extended_lut = "off";
defparam \regbank|Register[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N58
dffeas \regbank|Register[0][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[0][29] .is_wysiwyg = "true";
defparam \regbank|Register[0][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \idex|RVALUE1~350 (
// Equation(s):
// \idex|RVALUE1~350_combout  = ( \regbank|Register[3][29]~q  & ( \regbank|Register[2][29]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][29]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][29]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][29]~q  & ( \regbank|Register[2][29]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][29]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][29]~q ))))) # (\reg1|Mux3~0_combout  & 
// (((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[3][29]~q  & ( !\regbank|Register[2][29]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][29]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][29]~q ))))) # 
// (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[3][29]~q  & ( !\regbank|Register[2][29]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][29]~q )) # (\reg1|Mux4~0_combout  & 
// ((\regbank|Register[1][29]~q ))))) ) ) )

	.dataa(!\regbank|Register[0][29]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[1][29]~q ),
	.datae(!\regbank|Register[3][29]~q ),
	.dataf(!\regbank|Register[2][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~350 .extended_lut = "off";
defparam \idex|RVALUE1~350 .lut_mask = 64'h404C434F707C737F;
defparam \idex|RVALUE1~350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N54
cyclonev_lcell_comb \idex|RVALUE1~349 (
// Equation(s):
// \idex|RVALUE1~349_combout  = ( \regbank|Register[7][29]~q  & ( \reg1|Mux3~0_combout  & ( (\reg1|Mux4~0_combout ) # (\regbank|Register[6][29]~q ) ) ) ) # ( !\regbank|Register[7][29]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[6][29]~q  & 
// !\reg1|Mux4~0_combout ) ) ) ) # ( \regbank|Register[7][29]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][29]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][29]~q ))) ) ) ) # ( !\regbank|Register[7][29]~q  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][29]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][29]~q ))) ) ) )

	.dataa(!\regbank|Register[6][29]~q ),
	.datab(!\regbank|Register[4][29]~q ),
	.datac(!\regbank|Register[5][29]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[7][29]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~349 .extended_lut = "off";
defparam \idex|RVALUE1~349 .lut_mask = 64'h330F330F550055FF;
defparam \idex|RVALUE1~349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \idex|RVALUE1~348 (
// Equation(s):
// \idex|RVALUE1~348_combout  = ( \regbank|Register[15][29]~q  & ( \regbank|Register[14][29]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[12][29]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[13][29]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][29]~q  & ( \regbank|Register[14][29]~q  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\regbank|Register[12][29]~q ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout  & \regbank|Register[13][29]~q )))) ) ) ) # ( 
// \regbank|Register[15][29]~q  & ( !\regbank|Register[14][29]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[12][29]~q  & (!\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[13][29]~q ) # (\reg1|Mux3~0_combout )))) ) ) ) # ( 
// !\regbank|Register[15][29]~q  & ( !\regbank|Register[14][29]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[12][29]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[13][29]~q ))))) ) ) )

	.dataa(!\regbank|Register[12][29]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[13][29]~q ),
	.datae(!\regbank|Register[15][29]~q ),
	.dataf(!\regbank|Register[14][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~348 .extended_lut = "off";
defparam \idex|RVALUE1~348 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~348 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \idex|RVALUE1~351 (
// Equation(s):
// \idex|RVALUE1~351_combout  = ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout  & \idex|RVALUE1~348_combout ) ) ) # ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\idex|RVALUE1~350_combout )) # (\reg1|Mux2~0_combout  & ((\idex|RVALUE1~349_combout 
// ))) ) )

	.dataa(!\idex|RVALUE1~350_combout ),
	.datab(!\idex|RVALUE1~349_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\idex|RVALUE1~348_combout ),
	.datae(!\reg1|Mux1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~351 .extended_lut = "off";
defparam \idex|RVALUE1~351 .lut_mask = 64'h5353000F5353000F;
defparam \idex|RVALUE1~351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \idex|RVALUE1~345 (
// Equation(s):
// \idex|RVALUE1~345_combout  = ( \regbank|Register[31][29]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[27][29]~q ) ) ) ) # ( !\regbank|Register[31][29]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[27][29]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[31][29]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[19][29]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][29]~q )) ) ) ) # ( !\regbank|Register[31][29]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[19][29]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][29]~q )) ) ) )

	.dataa(!\regbank|Register[27][29]~q ),
	.datab(!\regbank|Register[23][29]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[19][29]~q ),
	.datae(!\regbank|Register[31][29]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~345 .extended_lut = "off";
defparam \idex|RVALUE1~345 .lut_mask = 64'h03F303F350505F5F;
defparam \idex|RVALUE1~345 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \idex|RVALUE1~342 (
// Equation(s):
// \idex|RVALUE1~342_combout  = ( \regbank|Register[28][29]~q  & ( \regbank|Register[24][29]~q  & ( ((!\reg1|Mux2~0_combout  & (\regbank|Register[16][29]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[20][29]~q )))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[28][29]~q  & ( \regbank|Register[24][29]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[16][29]~q ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & \regbank|Register[20][29]~q )))) ) ) ) # ( 
// \regbank|Register[28][29]~q  & ( !\regbank|Register[24][29]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[16][29]~q  & (!\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[20][29]~q ) # (\reg1|Mux1~0_combout )))) ) ) ) # ( 
// !\regbank|Register[28][29]~q  & ( !\regbank|Register[24][29]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[16][29]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[20][29]~q ))))) ) ) )

	.dataa(!\regbank|Register[16][29]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[20][29]~q ),
	.datae(!\regbank|Register[28][29]~q ),
	.dataf(!\regbank|Register[24][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~342 .extended_lut = "off";
defparam \idex|RVALUE1~342 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \idex|RVALUE1~343 (
// Equation(s):
// \idex|RVALUE1~343_combout  = ( \regbank|Register[29][29]~q  & ( \regbank|Register[25][29]~q  & ( ((!\reg1|Mux2~0_combout  & ((\regbank|Register[17][29]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][29]~q ))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[29][29]~q  & ( \regbank|Register[25][29]~q  & ( (!\reg1|Mux2~0_combout  & (((\regbank|Register[17][29]~q ) # (\reg1|Mux1~0_combout )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][29]~q  & (!\reg1|Mux1~0_combout ))) ) ) ) # ( 
// \regbank|Register[29][29]~q  & ( !\regbank|Register[25][29]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & \regbank|Register[17][29]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[21][29]~q ))) ) ) ) # ( 
// !\regbank|Register[29][29]~q  & ( !\regbank|Register[25][29]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[17][29]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][29]~q )))) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\regbank|Register[21][29]~q ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[17][29]~q ),
	.datae(!\regbank|Register[29][29]~q ),
	.dataf(!\regbank|Register[25][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~343 .extended_lut = "off";
defparam \idex|RVALUE1~343 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \idex|RVALUE1~343 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \idex|RVALUE1~344 (
// Equation(s):
// \idex|RVALUE1~344_combout  = ( \regbank|Register[30][29]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[22][29]~q ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[30][29]~q  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & 
// \regbank|Register[22][29]~q ) ) ) ) # ( \regbank|Register[30][29]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\regbank|Register[18][29]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][29]~q )) ) ) ) # ( 
// !\regbank|Register[30][29]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\regbank|Register[18][29]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[26][29]~q )) ) ) )

	.dataa(!\regbank|Register[26][29]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[22][29]~q ),
	.datad(!\regbank|Register[18][29]~q ),
	.datae(!\regbank|Register[30][29]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~344 .extended_lut = "off";
defparam \idex|RVALUE1~344 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \idex|RVALUE1~344 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N15
cyclonev_lcell_comb \idex|RVALUE1~346 (
// Equation(s):
// \idex|RVALUE1~346_combout  = ( \idex|RVALUE1~344_combout  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout ) # (\idex|RVALUE1~345_combout ) ) ) ) # ( !\idex|RVALUE1~344_combout  & ( \reg1|Mux3~0_combout  & ( (\idex|RVALUE1~345_combout  & 
// \reg1|Mux4~0_combout ) ) ) ) # ( \idex|RVALUE1~344_combout  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~342_combout )) # (\reg1|Mux4~0_combout  & ((\idex|RVALUE1~343_combout ))) ) ) ) # ( !\idex|RVALUE1~344_combout  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~342_combout )) # (\reg1|Mux4~0_combout  & ((\idex|RVALUE1~343_combout ))) ) ) )

	.dataa(!\idex|RVALUE1~345_combout ),
	.datab(!\idex|RVALUE1~342_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\idex|RVALUE1~343_combout ),
	.datae(!\idex|RVALUE1~344_combout ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~346 .extended_lut = "off";
defparam \idex|RVALUE1~346 .lut_mask = 64'h303F303F0505F5F5;
defparam \idex|RVALUE1~346 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N50
dffeas \regbank|Register[8][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][29] .is_wysiwyg = "true";
defparam \regbank|Register[8][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N57
cyclonev_lcell_comb \idex|RVALUE1~347 (
// Equation(s):
// \idex|RVALUE1~347_combout  = ( \regbank|Register[11][29]~q  & ( \reg1|Mux3~0_combout  & ( (\reg1|Mux4~0_combout ) # (\regbank|Register[10][29]~q ) ) ) ) # ( !\regbank|Register[11][29]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[10][29]~q  & 
// !\reg1|Mux4~0_combout ) ) ) ) # ( \regbank|Register[11][29]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[8][29]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][29]~q ))) ) ) ) # ( !\regbank|Register[11][29]~q  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[8][29]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][29]~q ))) ) ) )

	.dataa(!\regbank|Register[8][29]~q ),
	.datab(!\regbank|Register[10][29]~q ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[9][29]~q ),
	.datae(!\regbank|Register[11][29]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~347 .extended_lut = "off";
defparam \idex|RVALUE1~347 .lut_mask = 64'h505F505F30303F3F;
defparam \idex|RVALUE1~347 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \idex|RVALUE1~352 (
// Equation(s):
// \idex|RVALUE1~352_combout  = ( \idex|RVALUE1~347_combout  & ( \reg1|Mux0~0_combout  & ( \idex|RVALUE1~346_combout  ) ) ) # ( !\idex|RVALUE1~347_combout  & ( \reg1|Mux0~0_combout  & ( \idex|RVALUE1~346_combout  ) ) ) # ( \idex|RVALUE1~347_combout  & ( 
// !\reg1|Mux0~0_combout  & ( (\idex|RVALUE1[20]~0_combout ) # (\idex|RVALUE1~351_combout ) ) ) ) # ( !\idex|RVALUE1~347_combout  & ( !\reg1|Mux0~0_combout  & ( \idex|RVALUE1~351_combout  ) ) )

	.dataa(!\idex|RVALUE1~351_combout ),
	.datab(!\idex|RVALUE1~346_combout ),
	.datac(!\idex|RVALUE1[20]~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~347_combout ),
	.dataf(!\reg1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~352 .extended_lut = "off";
defparam \idex|RVALUE1~352 .lut_mask = 64'h55555F5F33333333;
defparam \idex|RVALUE1~352 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N6
cyclonev_lcell_comb \idex|RVALUE1[29]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[29]~SCLR_LUT_combout  = (!\Reset~input_o  & \idex|RVALUE1~352_combout )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(!\idex|RVALUE1~352_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[29]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[29]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[29]~SCLR_LUT .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \idex|RVALUE1[29]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N8
dffeas \idex|RVALUE1[29]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[29]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[29]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[29]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[29]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N42
cyclonev_lcell_comb \alu|ShiftLeft0~27 (
// Equation(s):
// \alu|ShiftLeft0~27_combout  = ( \alu|ShiftLeft0~18_combout  & ( \alu|ShiftLeft0~26_combout  & ( (!\alumuxB|Output[3]~2_combout ) # ((!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~10_combout ))) # (\alumuxB|Output[2]~3_combout  & 
// (\alu|ShiftLeft0~3_combout ))) ) ) ) # ( !\alu|ShiftLeft0~18_combout  & ( \alu|ShiftLeft0~26_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout ) # (\alu|ShiftLeft0~10_combout )))) # (\alumuxB|Output[2]~3_combout  & 
// (\alu|ShiftLeft0~3_combout  & (\alumuxB|Output[3]~2_combout ))) ) ) ) # ( \alu|ShiftLeft0~18_combout  & ( !\alu|ShiftLeft0~26_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout  & \alu|ShiftLeft0~10_combout )))) # 
// (\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout )) # (\alu|ShiftLeft0~3_combout ))) ) ) ) # ( !\alu|ShiftLeft0~18_combout  & ( !\alu|ShiftLeft0~26_combout  & ( (\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout  & 
// ((\alu|ShiftLeft0~10_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~3_combout )))) ) ) )

	.dataa(!\alu|ShiftLeft0~3_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alumuxB|Output[3]~2_combout ),
	.datad(!\alu|ShiftLeft0~10_combout ),
	.datae(!\alu|ShiftLeft0~18_combout ),
	.dataf(!\alu|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~27 .extended_lut = "off";
defparam \alu|ShiftLeft0~27 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \alu|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~121 (
// Equation(s):
// \exmen|MEMORYADDRESS~121_combout  = ( \alumuxB|Output[1]~4_combout  & ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[27]~_Duplicate_1_q  ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[29]~_Duplicate_1_q  ) 
// ) ) # ( \alumuxB|Output[1]~4_combout  & ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[28]~_Duplicate_1_q  ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[30]~_Duplicate_1_q  ) ) )

	.dataa(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[30]~_Duplicate_1_q ),
	.datad(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datae(!\alumuxB|Output[1]~4_combout ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~121 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~121 .lut_mask = 64'h0F0F555500FF3333;
defparam \exmen|MEMORYADDRESS~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS~122 (
// Equation(s):
// \exmen|MEMORYADDRESS~122_combout  = ( \alu|ShiftLeft0~40_combout  & ( \alu|ShiftLeft0~32_combout  & ( ((!\alumuxB|Output[3]~2_combout  & ((\exmen|MEMORYADDRESS~121_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~36_combout ))) # 
// (\alumuxB|Output[2]~3_combout ) ) ) ) # ( !\alu|ShiftLeft0~40_combout  & ( \alu|ShiftLeft0~32_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((!\alumuxB|Output[2]~3_combout  & \exmen|MEMORYADDRESS~121_combout )))) # (\alumuxB|Output[3]~2_combout  & 
// (((\alumuxB|Output[2]~3_combout )) # (\alu|ShiftLeft0~36_combout ))) ) ) ) # ( \alu|ShiftLeft0~40_combout  & ( !\alu|ShiftLeft0~32_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((\exmen|MEMORYADDRESS~121_combout ) # (\alumuxB|Output[2]~3_combout )))) # 
// (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~36_combout  & (!\alumuxB|Output[2]~3_combout ))) ) ) ) # ( !\alu|ShiftLeft0~40_combout  & ( !\alu|ShiftLeft0~32_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & 
// ((\exmen|MEMORYADDRESS~121_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftLeft0~36_combout )))) ) ) )

	.dataa(!\alumuxB|Output[3]~2_combout ),
	.datab(!\alu|ShiftLeft0~36_combout ),
	.datac(!\alumuxB|Output[2]~3_combout ),
	.datad(!\exmen|MEMORYADDRESS~121_combout ),
	.datae(!\alu|ShiftLeft0~40_combout ),
	.dataf(!\alu|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~122 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~122 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \exmen|MEMORYADDRESS~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~123 (
// Equation(s):
// \exmen|MEMORYADDRESS~123_combout  = ( \alu|ShiftLeft0~1_combout  & ( \alu|ShiftRight0~26_combout  & ( (!\exmen|MEMORYADDRESS[29]~114_combout  & (((\exmen|MEMORYADDRESS~24_combout  & \exmen|MEMORYADDRESS~122_combout )))) # 
// (\exmen|MEMORYADDRESS[29]~114_combout  & (((\exmen|MEMORYADDRESS~24_combout )) # (\alu|ShiftLeft0~27_combout ))) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( \alu|ShiftRight0~26_combout  & ( (!\exmen|MEMORYADDRESS[29]~114_combout  & 
// (((\exmen|MEMORYADDRESS~24_combout  & \exmen|MEMORYADDRESS~122_combout )))) # (\exmen|MEMORYADDRESS[29]~114_combout  & (\alu|ShiftLeft0~27_combout  & (!\exmen|MEMORYADDRESS~24_combout ))) ) ) ) # ( \alu|ShiftLeft0~1_combout  & ( 
// !\alu|ShiftRight0~26_combout  & ( (!\exmen|MEMORYADDRESS[29]~114_combout  & (((\exmen|MEMORYADDRESS~24_combout  & \exmen|MEMORYADDRESS~122_combout )))) # (\exmen|MEMORYADDRESS[29]~114_combout  & (\alu|ShiftLeft0~27_combout  & 
// (!\exmen|MEMORYADDRESS~24_combout ))) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( !\alu|ShiftRight0~26_combout  & ( (!\exmen|MEMORYADDRESS[29]~114_combout  & (((\exmen|MEMORYADDRESS~24_combout  & \exmen|MEMORYADDRESS~122_combout )))) # 
// (\exmen|MEMORYADDRESS[29]~114_combout  & (\alu|ShiftLeft0~27_combout  & (!\exmen|MEMORYADDRESS~24_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS[29]~114_combout ),
	.datab(!\alu|ShiftLeft0~27_combout ),
	.datac(!\exmen|MEMORYADDRESS~24_combout ),
	.datad(!\exmen|MEMORYADDRESS~122_combout ),
	.datae(!\alu|ShiftLeft0~1_combout ),
	.dataf(!\alu|ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~123 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~123 .lut_mask = 64'h101A101A101A151F;
defparam \exmen|MEMORYADDRESS~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N27
cyclonev_lcell_comb \exmen|MEMORYADDRESS~148 (
// Equation(s):
// \exmen|MEMORYADDRESS~148_combout  = ( \alumuxB|Output[30]~15_combout  & ( (!\exmen|MEMORYADDRESS~30_combout  & (\exmen|MEMORYADDRESS~31_combout  & (\idex|RVALUE1[30]~_Duplicate_1_q ))) # (\exmen|MEMORYADDRESS~30_combout  & 
// (((\exmen|MEMORYADDRESS~123_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) # ( !\alumuxB|Output[30]~15_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & ((\exmen|MEMORYADDRESS~123_combout ) # (\exmen|MEMORYADDRESS~31_combout ))) ) )

	.dataa(!\exmen|MEMORYADDRESS~30_combout ),
	.datab(!\exmen|MEMORYADDRESS~31_combout ),
	.datac(!\idex|RVALUE1[30]~_Duplicate_1_q ),
	.datad(!\exmen|MEMORYADDRESS~123_combout ),
	.datae(gnd),
	.dataf(!\alumuxB|Output[30]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~148 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~148 .lut_mask = 64'h1155115513571357;
defparam \exmen|MEMORYADDRESS~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~150 (
// Equation(s):
// \exmen|MEMORYADDRESS~150_combout  = ( \exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~30_combout  & ((!\exmen|MEMORYADDRESS~148_combout ))) # (\exmen|MEMORYADDRESS~30_combout  & (!\alu|Add1~121_sumout )) ) ) # ( 
// !\exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~148_combout  & !\exmen|MEMORYADDRESS~30_combout ) ) )

	.dataa(gnd),
	.datab(!\alu|Add1~121_sumout ),
	.datac(!\exmen|MEMORYADDRESS~148_combout ),
	.datad(!\exmen|MEMORYADDRESS~30_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~150 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~150 .lut_mask = 64'hF000F000F0CCF0CC;
defparam \exmen|MEMORYADDRESS~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~149 (
// Equation(s):
// \exmen|MEMORYADDRESS~149_combout  = ( \exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~29_combout  & ( !\exmen|MEMORYADDRESS~148_combout  ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~29_combout  & ( 
// (!\alumuxB|Output[30]~15_combout  & !\idex|RVALUE1[30]~_Duplicate_1_q ) ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( !\exmen|MEMORYADDRESS~29_combout  & ( !\alu|Add0~121_sumout  ) ) )

	.dataa(!\alumuxB|Output[30]~15_combout ),
	.datab(!\idex|RVALUE1[30]~_Duplicate_1_q ),
	.datac(!\alu|Add0~121_sumout ),
	.datad(!\exmen|MEMORYADDRESS~148_combout ),
	.datae(!\exmen|MEMORYADDRESS~28_combout ),
	.dataf(!\exmen|MEMORYADDRESS~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~149 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~149 .lut_mask = 64'hF0F000008888FF00;
defparam \exmen|MEMORYADDRESS~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~124 (
// Equation(s):
// \exmen|MEMORYADDRESS~124_combout  = ( \exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~31_combout  & ( !\exmen|MEMORYADDRESS~150_combout  ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~31_combout  & ( 
// !\exmen|MEMORYADDRESS~150_combout  ) ) ) # ( \exmen|MEMORYADDRESS~28_combout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~149_combout  & ((!\alu|Mult0~390_sumout  & ((\exmen|MEMORYADDRESS~29_combout ))) # (\alu|Mult0~390_sumout  & 
// (!\exmen|MEMORYADDRESS~150_combout )))) ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~150_combout  & !\exmen|MEMORYADDRESS~149_combout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~150_combout ),
	.datab(!\alu|Mult0~390_sumout ),
	.datac(!\exmen|MEMORYADDRESS~29_combout ),
	.datad(!\exmen|MEMORYADDRESS~149_combout ),
	.datae(!\exmen|MEMORYADDRESS~28_combout ),
	.dataf(!\exmen|MEMORYADDRESS~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~124 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~124 .lut_mask = 64'hAA002E00AAAAAAAA;
defparam \exmen|MEMORYADDRESS~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N2
dffeas \exmen|MEMORYADDRESS[30] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [30]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[30] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N58
dffeas \datamen|DataOut[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[30] .is_wysiwyg = "true";
defparam \datamen|DataOut[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N52
dffeas \menwb|WRITEDATA[30] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [30]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[30] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N56
dffeas \regbank|Register[29][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[29][30] .is_wysiwyg = "true";
defparam \regbank|Register[29][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \idex|RVALUE2~332 (
// Equation(s):
// \idex|RVALUE2~332_combout  = ( \regbank|Register[25][30]~q  & ( \regbank|Register[21][30]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[17][30]~q ) # (\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[29][30]~q ))) ) ) ) # ( !\regbank|Register[25][30]~q  & ( \regbank|Register[21][30]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[17][30]~q )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[29][30]~q ))) ) ) ) # ( \regbank|Register[25][30]~q  & ( !\regbank|Register[21][30]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[17][30]~q ) # (\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[29][30]~q  
// & (\reg2|Mux1~0_combout ))) ) ) ) # ( !\regbank|Register[25][30]~q  & ( !\regbank|Register[21][30]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[17][30]~q )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[29][30]~q  & 
// (\reg2|Mux1~0_combout ))) ) ) )

	.dataa(!\regbank|Register[29][30]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[17][30]~q ),
	.datae(!\regbank|Register[25][30]~q ),
	.dataf(!\regbank|Register[21][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~332 .extended_lut = "off";
defparam \idex|RVALUE2~332 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \idex|RVALUE2~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N18
cyclonev_lcell_comb \idex|RVALUE2~333 (
// Equation(s):
// \idex|RVALUE2~333_combout  = ( \regbank|Register[26][30]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[30][30]~q ) ) ) ) # ( !\regbank|Register[26][30]~q  & ( \reg2|Mux1~0_combout  & ( (\regbank|Register[30][30]~q  & 
// \reg2|Mux2~0_combout ) ) ) ) # ( \regbank|Register[26][30]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[18][30]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[22][30]~q )) ) ) ) # ( !\regbank|Register[26][30]~q  & ( 
// !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[18][30]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[22][30]~q )) ) ) )

	.dataa(!\regbank|Register[22][30]~q ),
	.datab(!\regbank|Register[18][30]~q ),
	.datac(!\regbank|Register[30][30]~q ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[26][30]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~333 .extended_lut = "off";
defparam \idex|RVALUE2~333 .lut_mask = 64'h33553355000FFF0F;
defparam \idex|RVALUE2~333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \idex|RVALUE2~334 (
// Equation(s):
// \idex|RVALUE2~334_combout  = ( \regbank|Register[27][30]~q  & ( \regbank|Register[19][30]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][30]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][30]~q )))) ) ) ) # ( 
// !\regbank|Register[27][30]~q  & ( \regbank|Register[19][30]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][30]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[31][30]~q ))))) ) ) ) # ( \regbank|Register[27][30]~q  & ( !\regbank|Register[19][30]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][30]~q )) # 
// (\reg2|Mux1~0_combout  & ((\regbank|Register[31][30]~q ))))) ) ) ) # ( !\regbank|Register[27][30]~q  & ( !\regbank|Register[19][30]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][30]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[31][30]~q ))))) ) ) )

	.dataa(!\regbank|Register[23][30]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\regbank|Register[31][30]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[27][30]~q ),
	.dataf(!\regbank|Register[19][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~334 .extended_lut = "off";
defparam \idex|RVALUE2~334 .lut_mask = 64'h110311CFDD03DDCF;
defparam \idex|RVALUE2~334 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N48
cyclonev_lcell_comb \idex|RVALUE2~331 (
// Equation(s):
// \idex|RVALUE2~331_combout  = ( \regbank|Register[24][30]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[28][30]~q ) ) ) ) # ( !\regbank|Register[24][30]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[28][30]~q ) ) ) ) # ( \regbank|Register[24][30]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][30]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[20][30]~q ))) ) ) ) # ( 
// !\regbank|Register[24][30]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][30]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[20][30]~q ))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[28][30]~q ),
	.datac(!\regbank|Register[16][30]~q ),
	.datad(!\regbank|Register[20][30]~q ),
	.datae(!\regbank|Register[24][30]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~331 .extended_lut = "off";
defparam \idex|RVALUE2~331 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \idex|RVALUE2~331 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \idex|RVALUE2~335 (
// Equation(s):
// \idex|RVALUE2~335_combout  = ( \reg2|Mux4~0_combout  & ( \idex|RVALUE2~331_combout  & ( (!\reg2|Mux3~0_combout  & (\idex|RVALUE2~332_combout )) # (\reg2|Mux3~0_combout  & ((\idex|RVALUE2~334_combout ))) ) ) ) # ( !\reg2|Mux4~0_combout  & ( 
// \idex|RVALUE2~331_combout  & ( (!\reg2|Mux3~0_combout ) # (\idex|RVALUE2~333_combout ) ) ) ) # ( \reg2|Mux4~0_combout  & ( !\idex|RVALUE2~331_combout  & ( (!\reg2|Mux3~0_combout  & (\idex|RVALUE2~332_combout )) # (\reg2|Mux3~0_combout  & 
// ((\idex|RVALUE2~334_combout ))) ) ) ) # ( !\reg2|Mux4~0_combout  & ( !\idex|RVALUE2~331_combout  & ( (\reg2|Mux3~0_combout  & \idex|RVALUE2~333_combout ) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\idex|RVALUE2~332_combout ),
	.datac(!\idex|RVALUE2~333_combout ),
	.datad(!\idex|RVALUE2~334_combout ),
	.datae(!\reg2|Mux4~0_combout ),
	.dataf(!\idex|RVALUE2~331_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~335 .extended_lut = "off";
defparam \idex|RVALUE2~335 .lut_mask = 64'h05052277AFAF2277;
defparam \idex|RVALUE2~335 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N18
cyclonev_lcell_comb \idex|RVALUE2~338 (
// Equation(s):
// \idex|RVALUE2~338_combout  = ( \regbank|Register[6][30]~q  & ( \regbank|Register[5][30]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )) # (\regbank|Register[4][30]~q ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # 
// (\regbank|Register[7][30]~q )))) ) ) ) # ( !\regbank|Register[6][30]~q  & ( \regbank|Register[5][30]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )) # (\regbank|Register[4][30]~q ))) # (\reg2|Mux3~0_combout  & (((\regbank|Register[7][30]~q  & 
// \reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[6][30]~q  & ( !\regbank|Register[5][30]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[4][30]~q  & ((!\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # 
// (\regbank|Register[7][30]~q )))) ) ) ) # ( !\regbank|Register[6][30]~q  & ( !\regbank|Register[5][30]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[4][30]~q  & ((!\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((\regbank|Register[7][30]~q  & 
// \reg2|Mux4~0_combout )))) ) ) )

	.dataa(!\regbank|Register[4][30]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[7][30]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[6][30]~q ),
	.dataf(!\regbank|Register[5][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~338 .extended_lut = "off";
defparam \idex|RVALUE2~338 .lut_mask = 64'h4403770344CF77CF;
defparam \idex|RVALUE2~338 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \idex|RVALUE2~337 (
// Equation(s):
// \idex|RVALUE2~337_combout  = ( \regbank|Register[14][30]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[13][30]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][30]~q )) ) ) ) # ( !\regbank|Register[14][30]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[13][30]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][30]~q )) ) ) ) # ( \regbank|Register[14][30]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[12][30]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[14][30]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[12][30]~q ) ) ) )

	.dataa(!\regbank|Register[15][30]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[13][30]~q ),
	.datad(!\regbank|Register[12][30]~q ),
	.datae(!\regbank|Register[14][30]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~337 .extended_lut = "off";
defparam \idex|RVALUE2~337 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \idex|RVALUE2~337 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N48
cyclonev_lcell_comb \idex|RVALUE2~339 (
// Equation(s):
// \idex|RVALUE2~339_combout  = ( \regbank|Register[2][30]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[1][30]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][30]~q ))) ) ) ) # ( !\regbank|Register[2][30]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[1][30]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][30]~q ))) ) ) ) # ( \regbank|Register[2][30]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[0][30]~q ) ) ) ) # ( !\regbank|Register[2][30]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[0][30]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[0][30]~q ),
	.datab(!\regbank|Register[1][30]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[3][30]~q ),
	.datae(!\regbank|Register[2][30]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~339 .extended_lut = "off";
defparam \idex|RVALUE2~339 .lut_mask = 64'h50505F5F303F303F;
defparam \idex|RVALUE2~339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N42
cyclonev_lcell_comb \idex|RVALUE2~340 (
// Equation(s):
// \idex|RVALUE2~340_combout  = ( \idex|RVALUE2~337_combout  & ( \idex|RVALUE2~339_combout  & ( (!\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & ((\reg2|Mux1~0_combout ) # (\idex|RVALUE2~338_combout ))) ) ) ) # ( 
// !\idex|RVALUE2~337_combout  & ( \idex|RVALUE2~339_combout  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout ) # (\idex|RVALUE2~338_combout ))) ) ) ) # ( \idex|RVALUE2~337_combout  & ( !\idex|RVALUE2~339_combout  & ( (\reg2|Mux2~0_combout  & 
// ((\reg2|Mux1~0_combout ) # (\idex|RVALUE2~338_combout ))) ) ) ) # ( !\idex|RVALUE2~337_combout  & ( !\idex|RVALUE2~339_combout  & ( (\idex|RVALUE2~338_combout  & (\reg2|Mux2~0_combout  & !\reg2|Mux1~0_combout )) ) ) )

	.dataa(!\idex|RVALUE2~338_combout ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE2~337_combout ),
	.dataf(!\idex|RVALUE2~339_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~340 .extended_lut = "off";
defparam \idex|RVALUE2~340 .lut_mask = 64'h10101313D0D0D3D3;
defparam \idex|RVALUE2~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \idex|RVALUE2~336 (
// Equation(s):
// \idex|RVALUE2~336_combout  = ( \regbank|Register[10][30]~q  & ( \regbank|Register[9][30]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][30]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][30]~q )))) ) ) ) # ( !\regbank|Register[10][30]~q  & ( \regbank|Register[9][30]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][30]~q  & ((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][30]~q )))) ) ) ) # ( \regbank|Register[10][30]~q  & ( !\regbank|Register[9][30]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][30]~q ))) # (\reg2|Mux4~0_combout  & (((\regbank|Register[11][30]~q  
// & \reg2|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[10][30]~q  & ( !\regbank|Register[9][30]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][30]~q  & ((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((\regbank|Register[11][30]~q  & 
// \reg2|Mux3~0_combout )))) ) ) )

	.dataa(!\regbank|Register[8][30]~q ),
	.datab(!\regbank|Register[11][30]~q ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[10][30]~q ),
	.dataf(!\regbank|Register[9][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~336 .extended_lut = "off";
defparam \idex|RVALUE2~336 .lut_mask = 64'h500350F35F035FF3;
defparam \idex|RVALUE2~336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \idex|RVALUE2~341 (
// Equation(s):
// \idex|RVALUE2~341_combout  = ( \idex|RVALUE2~336_combout  & ( (!\reg2|Mux0~0_combout  & (((\idex|RVALUE2~340_combout )) # (\idex|RVALUE2[19]~0_combout ))) # (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~335_combout )))) ) ) # ( !\idex|RVALUE2~336_combout  & ( 
// (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2~340_combout ))) # (\reg2|Mux0~0_combout  & (\idex|RVALUE2~335_combout )) ) )

	.dataa(!\idex|RVALUE2[19]~0_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~335_combout ),
	.datad(!\idex|RVALUE2~340_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~336_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~341 .extended_lut = "off";
defparam \idex|RVALUE2~341 .lut_mask = 64'h03CF03CF47CF47CF;
defparam \idex|RVALUE2~341 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N38
dffeas \idex|RVALUE2[30] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[30] .is_wysiwyg = "true";
defparam \idex|RVALUE2[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N0
cyclonev_lcell_comb \alumuxB|Output[30]~15 (
// Equation(s):
// \alumuxB|Output[30]~15_combout  = ( \idex|BSELECTOR [0] & ( \idex|IMMVALUE [16] ) ) # ( !\idex|BSELECTOR [0] & ( \idex|RVALUE2 [30] ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|RVALUE2 [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[30]~15 .extended_lut = "off";
defparam \alumuxB|Output[30]~15 .lut_mask = 64'h3333333355555555;
defparam \alumuxB|Output[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~6 (
// Equation(s):
// \exmen|MEMORYADDRESS~6_combout  = ( !\alumuxB|Output[31]~14_combout  & ( \idex|OPCODE [2] & ( (!\alumuxB|Output[30]~15_combout  & (\exmen|MEMORYADDRESS~4_combout  & (\exmen|MEMORYADDRESS~5_combout  & !\alumuxB|Output[29]~16_combout ))) ) ) )

	.dataa(!\alumuxB|Output[30]~15_combout ),
	.datab(!\exmen|MEMORYADDRESS~4_combout ),
	.datac(!\exmen|MEMORYADDRESS~5_combout ),
	.datad(!\alumuxB|Output[29]~16_combout ),
	.datae(!\alumuxB|Output[31]~14_combout ),
	.dataf(!\idex|OPCODE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~6 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~6 .lut_mask = 64'h0000000002000000;
defparam \exmen|MEMORYADDRESS~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N3
cyclonev_lcell_comb \exmen|MEMORYADDRESS~24 (
// Equation(s):
// \exmen|MEMORYADDRESS~24_combout  = ( \exmen|MEMORYADDRESS~9_combout  & ( !\alumuxB|Output[4]~1_combout  & ( (\exmen|MEMORYADDRESS~2_combout  & (\exmen|MEMORYADDRESS~3_combout  & (\exmen|MEMORYADDRESS~6_combout  & \exmen|MEMORYADDRESS~1_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~2_combout ),
	.datab(!\exmen|MEMORYADDRESS~3_combout ),
	.datac(!\exmen|MEMORYADDRESS~6_combout ),
	.datad(!\exmen|MEMORYADDRESS~1_combout ),
	.datae(!\exmen|MEMORYADDRESS~9_combout ),
	.dataf(!\alumuxB|Output[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~24 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~24 .lut_mask = 64'h0000000100000000;
defparam \exmen|MEMORYADDRESS~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N24
cyclonev_lcell_comb \alu|ShiftRight0~17 (
// Equation(s):
// \alu|ShiftRight0~17_combout  = ( \idex|RVALUE1[10]~_Duplicate_2_q  & ( \alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[12]~_Duplicate_2_q ) ) ) ) # ( !\idex|RVALUE1[10]~_Duplicate_2_q  & ( \alumuxB|Output[0]~5_combout  
// & ( (\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[12]~_Duplicate_2_q ) ) ) ) # ( \idex|RVALUE1[10]~_Duplicate_2_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[9]~_Duplicate_2_q )) # 
// (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[11]~_Duplicate_2_q ))) ) ) ) # ( !\idex|RVALUE1[10]~_Duplicate_2_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[9]~_Duplicate_2_q )) # 
// (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[11]~_Duplicate_2_q ))) ) ) )

	.dataa(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~17 .extended_lut = "off";
defparam \alu|ShiftRight0~17 .lut_mask = 64'h447744770303CFCF;
defparam \alu|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N18
cyclonev_lcell_comb \alu|ShiftRight0~10 (
// Equation(s):
// \alu|ShiftRight0~10_combout  = ( \idex|RVALUE1[19]~_Duplicate_1_q  & ( \idex|RVALUE1[17]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout ) # ((!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[18]~_Duplicate_1_q ))) # (\alumuxB|Output[1]~4_combout  & 
// (\idex|RVALUE1[20]~_Duplicate_1_q ))) ) ) ) # ( !\idex|RVALUE1[19]~_Duplicate_1_q  & ( \idex|RVALUE1[17]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[18]~_Duplicate_1_q )))) # 
// (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[20]~_Duplicate_1_q  & ((\alumuxB|Output[0]~5_combout )))) ) ) ) # ( \idex|RVALUE1[19]~_Duplicate_1_q  & ( !\idex|RVALUE1[17]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & 
// (((\idex|RVALUE1[18]~_Duplicate_1_q  & \alumuxB|Output[0]~5_combout )))) # (\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout )) # (\idex|RVALUE1[20]~_Duplicate_1_q ))) ) ) ) # ( !\idex|RVALUE1[19]~_Duplicate_1_q  & ( 
// !\idex|RVALUE1[17]~_Duplicate_2_q  & ( (\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[18]~_Duplicate_1_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[20]~_Duplicate_1_q )))) ) ) )

	.dataa(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[0]~5_combout ),
	.datae(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.dataf(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~10 .extended_lut = "off";
defparam \alu|ShiftRight0~10 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \alu|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N36
cyclonev_lcell_comb \alu|ShiftRight0~18 (
// Equation(s):
// \alu|ShiftRight0~18_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[13]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[14]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[16]~_Duplicate_2_q ))) ) ) ) 
// # ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[13]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[15]~_Duplicate_2_q ) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[13]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[14]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[16]~_Duplicate_2_q ))) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[13]~_Duplicate_2_q  & ( 
// (\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[15]~_Duplicate_2_q ) ) ) )

	.dataa(!\alumuxB|Output[1]~4_combout ),
	.datab(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.datac(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~18 .extended_lut = "off";
defparam \alu|ShiftRight0~18 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \alu|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~57 (
// Equation(s):
// \exmen|MEMORYADDRESS~57_combout  = ( \alu|ShiftRight0~10_combout  & ( \alu|ShiftRight0~18_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout )) # (\alu|ShiftRight0~17_combout ))) # (\alumuxB|Output[2]~3_combout  & 
// (((!\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~11_combout )))) ) ) ) # ( !\alu|ShiftRight0~10_combout  & ( \alu|ShiftRight0~18_combout  & ( (!\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~17_combout  & ((!\alumuxB|Output[3]~2_combout )))) # 
// (\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~11_combout )))) ) ) ) # ( \alu|ShiftRight0~10_combout  & ( !\alu|ShiftRight0~18_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout )) # 
// (\alu|ShiftRight0~17_combout ))) # (\alumuxB|Output[2]~3_combout  & (((\alu|ShiftRight0~11_combout  & \alumuxB|Output[3]~2_combout )))) ) ) ) # ( !\alu|ShiftRight0~10_combout  & ( !\alu|ShiftRight0~18_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// (\alu|ShiftRight0~17_combout  & ((!\alumuxB|Output[3]~2_combout )))) # (\alumuxB|Output[2]~3_combout  & (((\alu|ShiftRight0~11_combout  & \alumuxB|Output[3]~2_combout )))) ) ) )

	.dataa(!\alu|ShiftRight0~17_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alu|ShiftRight0~11_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alu|ShiftRight0~10_combout ),
	.dataf(!\alu|ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~57 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~57 .lut_mask = 64'h440344CF770377CF;
defparam \exmen|MEMORYADDRESS~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~58 (
// Equation(s):
// \exmen|MEMORYADDRESS~58_combout  = ( \alu|ShiftRight0~41_combout  & ( (!\exmen|MEMORYADDRESS~26_combout  & (\exmen|MEMORYADDRESS~24_combout  & (\exmen|MEMORYADDRESS~57_combout ))) # (\exmen|MEMORYADDRESS~26_combout  & ((!\exmen|MEMORYADDRESS~24_combout ) 
// # ((\alu|ShiftLeft0~17_combout )))) ) ) # ( !\alu|ShiftRight0~41_combout  & ( (\exmen|MEMORYADDRESS~24_combout  & ((!\exmen|MEMORYADDRESS~26_combout  & (\exmen|MEMORYADDRESS~57_combout )) # (\exmen|MEMORYADDRESS~26_combout  & ((\alu|ShiftLeft0~17_combout 
// ))))) ) )

	.dataa(!\exmen|MEMORYADDRESS~26_combout ),
	.datab(!\exmen|MEMORYADDRESS~24_combout ),
	.datac(!\exmen|MEMORYADDRESS~57_combout ),
	.datad(!\alu|ShiftLeft0~17_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~58 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~58 .lut_mask = 64'h0213021346574657;
defparam \exmen|MEMORYADDRESS~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N36
cyclonev_lcell_comb \alu|ALUOut~7 (
// Equation(s):
// \alu|ALUOut~7_combout  = ( !\idex|RVALUE1[9]~_Duplicate_2_q  & ( !\alumuxB|Output[9]~8_combout  ) )

	.dataa(gnd),
	.datab(!\alumuxB|Output[9]~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~7 .extended_lut = "off";
defparam \alu|ALUOut~7 .lut_mask = 64'hCCCCCCCC00000000;
defparam \alu|ALUOut~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~59 (
// Equation(s):
// \exmen|MEMORYADDRESS~59_combout  = ( \alu|ALUOut~7_combout  & ( \alu|Mult0~17  & ( (!\exmen|MEMORYADDRESS~29_combout  & (((\alu|Add0~37_sumout )) # (\exmen|MEMORYADDRESS~28_combout ))) # (\exmen|MEMORYADDRESS~29_combout  & (\exmen|MEMORYADDRESS~28_combout 
//  & ((\exmen|MEMORYADDRESS~58_combout )))) ) ) ) # ( !\alu|ALUOut~7_combout  & ( \alu|Mult0~17  & ( (!\exmen|MEMORYADDRESS~29_combout  & (((\alu|Add0~37_sumout )) # (\exmen|MEMORYADDRESS~28_combout ))) # (\exmen|MEMORYADDRESS~29_combout  & 
// ((!\exmen|MEMORYADDRESS~28_combout ) # ((\exmen|MEMORYADDRESS~58_combout )))) ) ) ) # ( \alu|ALUOut~7_combout  & ( !\alu|Mult0~17  & ( (!\exmen|MEMORYADDRESS~29_combout  & (!\exmen|MEMORYADDRESS~28_combout  & (\alu|Add0~37_sumout ))) # 
// (\exmen|MEMORYADDRESS~29_combout  & (\exmen|MEMORYADDRESS~28_combout  & ((\exmen|MEMORYADDRESS~58_combout )))) ) ) ) # ( !\alu|ALUOut~7_combout  & ( !\alu|Mult0~17  & ( (!\exmen|MEMORYADDRESS~29_combout  & (!\exmen|MEMORYADDRESS~28_combout  & 
// (\alu|Add0~37_sumout ))) # (\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout ) # ((\exmen|MEMORYADDRESS~58_combout )))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~29_combout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\alu|Add0~37_sumout ),
	.datad(!\exmen|MEMORYADDRESS~58_combout ),
	.datae(!\alu|ALUOut~7_combout ),
	.dataf(!\alu|Mult0~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~59 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~59 .lut_mask = 64'h4C5D08196E7F2A3B;
defparam \exmen|MEMORYADDRESS~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N33
cyclonev_lcell_comb \alu|Add1~5 (
// Equation(s):
// \alu|Add1~5_sumout  = SUM(( \idex|RVALUE1[1]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [1]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [1])) ) + ( \alu|Add1~2  ))
// \alu|Add1~6  = CARRY(( \idex|RVALUE1[1]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [1]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [1])) ) + ( \alu|Add1~2  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [1]),
	.datad(!\idex|RVALUE1[1]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [1]),
	.datag(gnd),
	.cin(\alu|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~5_sumout ),
	.cout(\alu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~5 .extended_lut = "off";
defparam \alu|Add1~5 .lut_mask = 64'h0000FA50000000FF;
defparam \alu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N36
cyclonev_lcell_comb \alu|Add1~9 (
// Equation(s):
// \alu|Add1~9_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [2]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [2])) ) + ( \idex|RVALUE1[2]~_Duplicate_2_q  ) + ( \alu|Add1~6  ))
// \alu|Add1~10  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [2]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [2])) ) + ( \idex|RVALUE1[2]~_Duplicate_2_q  ) + ( \alu|Add1~6  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [2]),
	.datac(!\idex|RVALUE2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~9_sumout ),
	.cout(\alu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~9 .extended_lut = "off";
defparam \alu|Add1~9 .lut_mask = 64'h0000FF0000001B1B;
defparam \alu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N39
cyclonev_lcell_comb \alu|Add1~13 (
// Equation(s):
// \alu|Add1~13_sumout  = SUM(( \idex|RVALUE1[3]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [3]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [3])) ) + ( \alu|Add1~10  ))
// \alu|Add1~14  = CARRY(( \idex|RVALUE1[3]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [3]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [3])) ) + ( \alu|Add1~10  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [3]),
	.datad(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [3]),
	.datag(gnd),
	.cin(\alu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~13_sumout ),
	.cout(\alu|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~13 .extended_lut = "off";
defparam \alu|Add1~13 .lut_mask = 64'h0000FA50000000FF;
defparam \alu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N42
cyclonev_lcell_comb \alu|Add1~17 (
// Equation(s):
// \alu|Add1~17_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [4]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [4])) ) + ( \idex|RVALUE1[4]~_Duplicate_2_q  ) + ( \alu|Add1~14  ))
// \alu|Add1~18  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [4]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [4])) ) + ( \idex|RVALUE1[4]~_Duplicate_2_q  ) + ( \alu|Add1~14  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [4]),
	.datad(!\idex|RVALUE2 [4]),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~17_sumout ),
	.cout(\alu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~17 .extended_lut = "off";
defparam \alu|Add1~17 .lut_mask = 64'h0000FF00000005AF;
defparam \alu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N45
cyclonev_lcell_comb \alu|Add1~21 (
// Equation(s):
// \alu|Add1~21_sumout  = SUM(( \idex|RVALUE1[5]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & (\idex|RVALUE2 [5])) # (\idex|BSELECTOR [0] & ((\idex|IMMVALUE [5]))) ) + ( \alu|Add1~18  ))
// \alu|Add1~22  = CARRY(( \idex|RVALUE1[5]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & (\idex|RVALUE2 [5])) # (\idex|BSELECTOR [0] & ((\idex|IMMVALUE [5]))) ) + ( \alu|Add1~18  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|RVALUE2 [5]),
	.datac(!\idex|IMMVALUE [5]),
	.datad(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~21_sumout ),
	.cout(\alu|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~21 .extended_lut = "off";
defparam \alu|Add1~21 .lut_mask = 64'h0000D8D8000000FF;
defparam \alu|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N48
cyclonev_lcell_comb \alu|Add1~25 (
// Equation(s):
// \alu|Add1~25_sumout  = SUM(( \idex|RVALUE1[6]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & (\idex|RVALUE2 [6])) # (\idex|BSELECTOR [0] & ((\idex|IMMVALUE [6]))) ) + ( \alu|Add1~22  ))
// \alu|Add1~26  = CARRY(( \idex|RVALUE1[6]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & (\idex|RVALUE2 [6])) # (\idex|BSELECTOR [0] & ((\idex|IMMVALUE [6]))) ) + ( \alu|Add1~22  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|RVALUE2 [6]),
	.datac(!\idex|IMMVALUE [6]),
	.datad(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~25_sumout ),
	.cout(\alu|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~25 .extended_lut = "off";
defparam \alu|Add1~25 .lut_mask = 64'h0000D8D8000000FF;
defparam \alu|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N51
cyclonev_lcell_comb \alu|Add1~29 (
// Equation(s):
// \alu|Add1~29_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [7]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [7])) ) + ( \idex|RVALUE1[7]~_Duplicate_2_q  ) + ( \alu|Add1~26  ))
// \alu|Add1~30  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [7]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [7])) ) + ( \idex|RVALUE1[7]~_Duplicate_2_q  ) + ( \alu|Add1~26  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [7]),
	.datad(!\idex|RVALUE2 [7]),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~29_sumout ),
	.cout(\alu|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~29 .extended_lut = "off";
defparam \alu|Add1~29 .lut_mask = 64'h0000FF00000005AF;
defparam \alu|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N54
cyclonev_lcell_comb \alu|Add1~33 (
// Equation(s):
// \alu|Add1~33_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [8]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [8])) ) + ( \idex|RVALUE1[8]~_Duplicate_2_q  ) + ( \alu|Add1~30  ))
// \alu|Add1~34  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [8]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [8])) ) + ( \idex|RVALUE1[8]~_Duplicate_2_q  ) + ( \alu|Add1~30  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [8]),
	.datad(!\idex|RVALUE2 [8]),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~33_sumout ),
	.cout(\alu|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~33 .extended_lut = "off";
defparam \alu|Add1~33 .lut_mask = 64'h0000FF00000005AF;
defparam \alu|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N57
cyclonev_lcell_comb \alu|Add1~37 (
// Equation(s):
// \alu|Add1~37_sumout  = SUM(( \idex|RVALUE1[9]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [9]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [9])) ) + ( \alu|Add1~34  ))
// \alu|Add1~38  = CARRY(( \idex|RVALUE1[9]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [9]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [9])) ) + ( \alu|Add1~34  ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [9]),
	.datad(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [9]),
	.datag(gnd),
	.cin(\alu|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~37_sumout ),
	.cout(\alu|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~37 .extended_lut = "off";
defparam \alu|Add1~37 .lut_mask = 64'h0000FA50000000FF;
defparam \alu|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~60 (
// Equation(s):
// \exmen|MEMORYADDRESS~60_combout  = ( \alumuxB|Output[9]~8_combout  & ( \exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~30_combout  & ((\idex|RVALUE1[9]~_Duplicate_2_q ))) # (\exmen|MEMORYADDRESS~30_combout  & (\alu|Add1~37_sumout )) ) ) ) # ( 
// !\alumuxB|Output[9]~8_combout  & ( \exmen|MEMORYADDRESS~31_combout  & ( (\alu|Add1~37_sumout  & \exmen|MEMORYADDRESS~30_combout ) ) ) ) # ( \alumuxB|Output[9]~8_combout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( (\exmen|MEMORYADDRESS~59_combout  & 
// \exmen|MEMORYADDRESS~30_combout ) ) ) ) # ( !\alumuxB|Output[9]~8_combout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( (\exmen|MEMORYADDRESS~59_combout  & \exmen|MEMORYADDRESS~30_combout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~59_combout ),
	.datab(!\alu|Add1~37_sumout ),
	.datac(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datad(!\exmen|MEMORYADDRESS~30_combout ),
	.datae(!\alumuxB|Output[9]~8_combout ),
	.dataf(!\exmen|MEMORYADDRESS~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~60 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~60 .lut_mask = 64'h0055005500330F33;
defparam \exmen|MEMORYADDRESS~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N53
dffeas \exmen|MEMORYADDRESS[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [9]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[9] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N8
dffeas \datamen|DataOut[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[9] .is_wysiwyg = "true";
defparam \datamen|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N47
dffeas \menwb|WRITEDATA[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[9] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N3
cyclonev_lcell_comb \regbank|Register[5][9]~feeder (
// Equation(s):
// \regbank|Register[5][9]~feeder_combout  = ( \menwb|WRITEDATA [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[5][9]~feeder .extended_lut = "off";
defparam \regbank|Register[5][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N4
dffeas \regbank|Register[5][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[5][9] .is_wysiwyg = "true";
defparam \regbank|Register[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \idex|RVALUE1~85 (
// Equation(s):
// \idex|RVALUE1~85_combout  = ( \regbank|Register[7][9]~q  & ( \regbank|Register[4][9]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout ) # ((\regbank|Register[5][9]~q )))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[6][9]~q )) # 
// (\reg1|Mux4~0_combout ))) ) ) ) # ( !\regbank|Register[7][9]~q  & ( \regbank|Register[4][9]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout ) # ((\regbank|Register[5][9]~q )))) # (\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & 
// ((\regbank|Register[6][9]~q )))) ) ) ) # ( \regbank|Register[7][9]~q  & ( !\regbank|Register[4][9]~q  & ( (!\reg1|Mux3~0_combout  & (\reg1|Mux4~0_combout  & (\regbank|Register[5][9]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[6][9]~q )) # 
// (\reg1|Mux4~0_combout ))) ) ) ) # ( !\regbank|Register[7][9]~q  & ( !\regbank|Register[4][9]~q  & ( (!\reg1|Mux3~0_combout  & (\reg1|Mux4~0_combout  & (\regbank|Register[5][9]~q ))) # (\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & 
// ((\regbank|Register[6][9]~q )))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[5][9]~q ),
	.datad(!\regbank|Register[6][9]~q ),
	.datae(!\regbank|Register[7][9]~q ),
	.dataf(!\regbank|Register[4][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~85 .extended_lut = "off";
defparam \idex|RVALUE1~85 .lut_mask = 64'h024613578ACE9BDF;
defparam \idex|RVALUE1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N48
cyclonev_lcell_comb \idex|RVALUE1~84 (
// Equation(s):
// \idex|RVALUE1~84_combout  = ( \regbank|Register[15][9]~q  & ( \reg1|Mux4~0_combout  & ( (\reg1|Mux3~0_combout ) # (\regbank|Register[13][9]~q ) ) ) ) # ( !\regbank|Register[15][9]~q  & ( \reg1|Mux4~0_combout  & ( (\regbank|Register[13][9]~q  & 
// !\reg1|Mux3~0_combout ) ) ) ) # ( \regbank|Register[15][9]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[12][9]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][9]~q ))) ) ) ) # ( !\regbank|Register[15][9]~q  & ( 
// !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[12][9]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][9]~q ))) ) ) )

	.dataa(!\regbank|Register[13][9]~q ),
	.datab(!\regbank|Register[12][9]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[14][9]~q ),
	.datae(!\regbank|Register[15][9]~q ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~84 .extended_lut = "off";
defparam \idex|RVALUE1~84 .lut_mask = 64'h303F303F50505F5F;
defparam \idex|RVALUE1~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \idex|RVALUE1~86 (
// Equation(s):
// \idex|RVALUE1~86_combout  = ( \regbank|Register[3][9]~q  & ( \regbank|Register[0][9]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout ) # ((\regbank|Register[2][9]~q )))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[1][9]~q )) # 
// (\reg1|Mux3~0_combout ))) ) ) ) # ( !\regbank|Register[3][9]~q  & ( \regbank|Register[0][9]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout ) # ((\regbank|Register[2][9]~q )))) # (\reg1|Mux4~0_combout  & (!\reg1|Mux3~0_combout  & 
// ((\regbank|Register[1][9]~q )))) ) ) ) # ( \regbank|Register[3][9]~q  & ( !\regbank|Register[0][9]~q  & ( (!\reg1|Mux4~0_combout  & (\reg1|Mux3~0_combout  & (\regbank|Register[2][9]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[1][9]~q )) # 
// (\reg1|Mux3~0_combout ))) ) ) ) # ( !\regbank|Register[3][9]~q  & ( !\regbank|Register[0][9]~q  & ( (!\reg1|Mux4~0_combout  & (\reg1|Mux3~0_combout  & (\regbank|Register[2][9]~q ))) # (\reg1|Mux4~0_combout  & (!\reg1|Mux3~0_combout  & 
// ((\regbank|Register[1][9]~q )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[2][9]~q ),
	.datad(!\regbank|Register[1][9]~q ),
	.datae(!\regbank|Register[3][9]~q ),
	.dataf(!\regbank|Register[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~86 .extended_lut = "off";
defparam \idex|RVALUE1~86 .lut_mask = 64'h024613578ACE9BDF;
defparam \idex|RVALUE1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \idex|RVALUE1~87 (
// Equation(s):
// \idex|RVALUE1~87_combout  = ( \idex|RVALUE1~86_combout  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout  & \idex|RVALUE1~84_combout ) ) ) ) # ( !\idex|RVALUE1~86_combout  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout  & \idex|RVALUE1~84_combout 
// ) ) ) ) # ( \idex|RVALUE1~86_combout  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout ) # (\idex|RVALUE1~85_combout ) ) ) ) # ( !\idex|RVALUE1~86_combout  & ( !\reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout  & \idex|RVALUE1~85_combout ) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\idex|RVALUE1~85_combout ),
	.datac(!\idex|RVALUE1~84_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~86_combout ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~87 .extended_lut = "off";
defparam \idex|RVALUE1~87 .lut_mask = 64'h1111BBBB05050505;
defparam \idex|RVALUE1~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N12
cyclonev_lcell_comb \idex|RVALUE1~83 (
// Equation(s):
// \idex|RVALUE1~83_combout  = ( \regbank|Register[11][9]~q  & ( \regbank|Register[9][9]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][9]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][9]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][9]~q  & ( \regbank|Register[9][9]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][9]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][9]~q ))))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[11][9]~q  & ( !\regbank|Register[9][9]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][9]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][9]~q ))))) # 
// (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[11][9]~q  & ( !\regbank|Register[9][9]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[8][9]~q )) # (\reg1|Mux3~0_combout  & 
// ((\regbank|Register[10][9]~q ))))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[8][9]~q ),
	.datac(!\regbank|Register[10][9]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[11][9]~q ),
	.dataf(!\regbank|Register[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~83 .extended_lut = "off";
defparam \idex|RVALUE1~83 .lut_mask = 64'h220A225F770A775F;
defparam \idex|RVALUE1~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \idex|RVALUE1~78 (
// Equation(s):
// \idex|RVALUE1~78_combout  = ( \regbank|Register[28][9]~q  & ( \regbank|Register[16][9]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[24][9]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # 
// (\regbank|Register[20][9]~q ))) ) ) ) # ( !\regbank|Register[28][9]~q  & ( \regbank|Register[16][9]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[24][9]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][9]~q  & 
// (!\reg1|Mux1~0_combout ))) ) ) ) # ( \regbank|Register[28][9]~q  & ( !\regbank|Register[16][9]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[24][9]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # 
// (\regbank|Register[20][9]~q ))) ) ) ) # ( !\regbank|Register[28][9]~q  & ( !\regbank|Register[16][9]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[24][9]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][9]~q  & 
// (!\reg1|Mux1~0_combout ))) ) ) )

	.dataa(!\regbank|Register[20][9]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[24][9]~q ),
	.datae(!\regbank|Register[28][9]~q ),
	.dataf(!\regbank|Register[16][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~78 .extended_lut = "off";
defparam \idex|RVALUE1~78 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \idex|RVALUE1~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N12
cyclonev_lcell_comb \idex|RVALUE1~79 (
// Equation(s):
// \idex|RVALUE1~79_combout  = ( \regbank|Register[29][9]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[25][9]~q ) ) ) ) # ( !\regbank|Register[29][9]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[25][9]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[29][9]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][9]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][9]~q ))) ) ) ) # ( !\regbank|Register[29][9]~q  & ( 
// !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][9]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][9]~q ))) ) ) )

	.dataa(!\regbank|Register[25][9]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[17][9]~q ),
	.datad(!\regbank|Register[21][9]~q ),
	.datae(!\regbank|Register[29][9]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~79 .extended_lut = "off";
defparam \idex|RVALUE1~79 .lut_mask = 64'h0C3F0C3F44447777;
defparam \idex|RVALUE1~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \idex|RVALUE1~80 (
// Equation(s):
// \idex|RVALUE1~80_combout  = ( \regbank|Register[30][9]~q  & ( \regbank|Register[26][9]~q  & ( ((!\reg1|Mux2~0_combout  & (\regbank|Register[18][9]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][9]~q )))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[30][9]~q  & ( \regbank|Register[26][9]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[18][9]~q ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & \regbank|Register[22][9]~q )))) ) ) ) # ( 
// \regbank|Register[30][9]~q  & ( !\regbank|Register[26][9]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[18][9]~q  & (!\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[22][9]~q ) # (\reg1|Mux1~0_combout )))) ) ) ) # ( 
// !\regbank|Register[30][9]~q  & ( !\regbank|Register[26][9]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[18][9]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][9]~q ))))) ) ) )

	.dataa(!\regbank|Register[18][9]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[22][9]~q ),
	.datae(!\regbank|Register[30][9]~q ),
	.dataf(!\regbank|Register[26][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~80 .extended_lut = "off";
defparam \idex|RVALUE1~80 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \idex|RVALUE1~81 (
// Equation(s):
// \idex|RVALUE1~81_combout  = ( \regbank|Register[31][9]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[27][9]~q ) ) ) ) # ( !\regbank|Register[31][9]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[27][9]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[31][9]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[19][9]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[23][9]~q ))) ) ) ) # ( !\regbank|Register[31][9]~q  & ( 
// !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[19][9]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[23][9]~q ))) ) ) )

	.dataa(!\regbank|Register[27][9]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[19][9]~q ),
	.datad(!\regbank|Register[23][9]~q ),
	.datae(!\regbank|Register[31][9]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~81 .extended_lut = "off";
defparam \idex|RVALUE1~81 .lut_mask = 64'h0C3F0C3F44447777;
defparam \idex|RVALUE1~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \idex|RVALUE1~82 (
// Equation(s):
// \idex|RVALUE1~82_combout  = ( \reg1|Mux4~0_combout  & ( \idex|RVALUE1~81_combout  & ( (\reg1|Mux3~0_combout ) # (\idex|RVALUE1~79_combout ) ) ) ) # ( !\reg1|Mux4~0_combout  & ( \idex|RVALUE1~81_combout  & ( (!\reg1|Mux3~0_combout  & 
// (\idex|RVALUE1~78_combout )) # (\reg1|Mux3~0_combout  & ((\idex|RVALUE1~80_combout ))) ) ) ) # ( \reg1|Mux4~0_combout  & ( !\idex|RVALUE1~81_combout  & ( (\idex|RVALUE1~79_combout  & !\reg1|Mux3~0_combout ) ) ) ) # ( !\reg1|Mux4~0_combout  & ( 
// !\idex|RVALUE1~81_combout  & ( (!\reg1|Mux3~0_combout  & (\idex|RVALUE1~78_combout )) # (\reg1|Mux3~0_combout  & ((\idex|RVALUE1~80_combout ))) ) ) )

	.dataa(!\idex|RVALUE1~78_combout ),
	.datab(!\idex|RVALUE1~79_combout ),
	.datac(!\idex|RVALUE1~80_combout ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\reg1|Mux4~0_combout ),
	.dataf(!\idex|RVALUE1~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~82 .extended_lut = "off";
defparam \idex|RVALUE1~82 .lut_mask = 64'h550F3300550F33FF;
defparam \idex|RVALUE1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N0
cyclonev_lcell_comb \idex|RVALUE1~88 (
// Equation(s):
// \idex|RVALUE1~88_combout  = ( \reg1|Mux0~0_combout  & ( \idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~82_combout  ) ) ) # ( !\reg1|Mux0~0_combout  & ( \idex|RVALUE1[20]~0_combout  & ( (\idex|RVALUE1~83_combout ) # (\idex|RVALUE1~87_combout ) ) ) ) # ( 
// \reg1|Mux0~0_combout  & ( !\idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~82_combout  ) ) ) # ( !\reg1|Mux0~0_combout  & ( !\idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~87_combout  ) ) )

	.dataa(!\idex|RVALUE1~87_combout ),
	.datab(!\idex|RVALUE1~83_combout ),
	.datac(!\idex|RVALUE1~82_combout ),
	.datad(gnd),
	.datae(!\reg1|Mux0~0_combout ),
	.dataf(!\idex|RVALUE1[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~88 .extended_lut = "off";
defparam \idex|RVALUE1~88 .lut_mask = 64'h55550F0F77770F0F;
defparam \idex|RVALUE1~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N57
cyclonev_lcell_comb \idex|RVALUE1[9]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[9]~SCLR_LUT_combout  = (!\Reset~input_o  & \idex|RVALUE1~88_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(!\idex|RVALUE1~88_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[9]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[9]~SCLR_LUT .lut_mask = 64'h00F000F000F000F0;
defparam \idex|RVALUE1[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N32
dffeas \idex|RVALUE1[9]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[9]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N30
cyclonev_lcell_comb \alu|Add1~41 (
// Equation(s):
// \alu|Add1~41_sumout  = SUM(( \idex|RVALUE1[10]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [10]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [10])) ) + ( \alu|Add1~38  ))
// \alu|Add1~42  = CARRY(( \idex|RVALUE1[10]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [10]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [10])) ) + ( \alu|Add1~38  ))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [10]),
	.datad(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [10]),
	.datag(gnd),
	.cin(\alu|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~41_sumout ),
	.cout(\alu|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~41 .extended_lut = "off";
defparam \alu|Add1~41 .lut_mask = 64'h0000FC30000000FF;
defparam \alu|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N0
cyclonev_lcell_comb \alu|ShiftRight0~22 (
// Equation(s):
// \alu|ShiftRight0~22_combout  = ( \idex|RVALUE1[14]~_Duplicate_2_q  & ( \idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout ) # ((!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[15]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & 
// (\idex|RVALUE1[17]~_Duplicate_2_q ))) ) ) ) # ( !\idex|RVALUE1[14]~_Duplicate_2_q  & ( \idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (((\idex|RVALUE1[15]~_Duplicate_2_q  & \alumuxB|Output[0]~5_combout )))) # 
// (\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout )) # (\idex|RVALUE1[17]~_Duplicate_2_q ))) ) ) ) # ( \idex|RVALUE1[14]~_Duplicate_2_q  & ( !\idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & 
// (((!\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[15]~_Duplicate_2_q )))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[17]~_Duplicate_2_q  & ((\alumuxB|Output[0]~5_combout )))) ) ) ) # ( !\idex|RVALUE1[14]~_Duplicate_2_q  & ( 
// !\idex|RVALUE1[16]~_Duplicate_2_q  & ( (\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[15]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[17]~_Duplicate_2_q )))) ) ) )

	.dataa(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.datad(!\alumuxB|Output[0]~5_combout ),
	.datae(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~22 .extended_lut = "off";
defparam \alu|ShiftRight0~22 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \alu|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N18
cyclonev_lcell_comb \alu|ShiftRight0~21 (
// Equation(s):
// \alu|ShiftRight0~21_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[11]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[13]~_Duplicate_2_q ) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[11]~_Duplicate_2_q  
// & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[10]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[12]~_Duplicate_2_q ))) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[11]~_Duplicate_2_q  & ( 
// (\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[13]~_Duplicate_2_q ) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[11]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[10]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  
// & ((\idex|RVALUE1[12]~_Duplicate_2_q ))) ) ) )

	.dataa(!\alumuxB|Output[1]~4_combout ),
	.datab(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.datac(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~21 .extended_lut = "off";
defparam \alu|ShiftRight0~21 .lut_mask = 64'h227705052277AFAF;
defparam \alu|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~61 (
// Equation(s):
// \exmen|MEMORYADDRESS~61_combout  = ( \alumuxB|Output[2]~3_combout  & ( \alu|ShiftRight0~21_combout  & ( (!\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~22_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~24_combout ))) ) ) ) # ( 
// !\alumuxB|Output[2]~3_combout  & ( \alu|ShiftRight0~21_combout  & ( (!\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~23_combout ) ) ) ) # ( \alumuxB|Output[2]~3_combout  & ( !\alu|ShiftRight0~21_combout  & ( (!\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftRight0~22_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~24_combout ))) ) ) ) # ( !\alumuxB|Output[2]~3_combout  & ( !\alu|ShiftRight0~21_combout  & ( (\alu|ShiftRight0~23_combout  & \alumuxB|Output[3]~2_combout ) ) ) )

	.dataa(!\alu|ShiftRight0~22_combout ),
	.datab(!\alu|ShiftRight0~23_combout ),
	.datac(!\alu|ShiftRight0~24_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alumuxB|Output[2]~3_combout ),
	.dataf(!\alu|ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~61 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~61 .lut_mask = 64'h0033550FFF33550F;
defparam \exmen|MEMORYADDRESS~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N45
cyclonev_lcell_comb \exmen|MEMORYADDRESS~62 (
// Equation(s):
// \exmen|MEMORYADDRESS~62_combout  = ( \alu|ShiftRight0~42_combout  & ( (!\exmen|MEMORYADDRESS~26_combout  & (\exmen|MEMORYADDRESS~24_combout  & ((\exmen|MEMORYADDRESS~61_combout )))) # (\exmen|MEMORYADDRESS~26_combout  & ((!\exmen|MEMORYADDRESS~24_combout 
// ) # ((\alu|ShiftLeft0~19_combout )))) ) ) # ( !\alu|ShiftRight0~42_combout  & ( (\exmen|MEMORYADDRESS~24_combout  & ((!\exmen|MEMORYADDRESS~26_combout  & ((\exmen|MEMORYADDRESS~61_combout ))) # (\exmen|MEMORYADDRESS~26_combout  & 
// (\alu|ShiftLeft0~19_combout )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~26_combout ),
	.datab(!\exmen|MEMORYADDRESS~24_combout ),
	.datac(!\alu|ShiftLeft0~19_combout ),
	.datad(!\exmen|MEMORYADDRESS~61_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~62 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~62 .lut_mask = 64'h0123012345674567;
defparam \exmen|MEMORYADDRESS~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N33
cyclonev_lcell_comb \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_sumout  = SUM(( \idex|RVALUE1[10]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [10]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [10])) ) + ( \alu|Add0~38  ))
// \alu|Add0~42  = CARRY(( \idex|RVALUE1[10]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [10]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [10])) ) + ( \alu|Add0~38  ))

	.dataa(!\idex|IMMVALUE [10]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [10]),
	.datad(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~41_sumout ),
	.cout(\alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~41 .extended_lut = "off";
defparam \alu|Add0~41 .lut_mask = 64'h00001D1D000000FF;
defparam \alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N18
cyclonev_lcell_comb \alu|ALUOut~8 (
// Equation(s):
// \alu|ALUOut~8_combout  = ( !\alumuxB|Output[10]~11_combout  & ( !\idex|RVALUE1[10]~_Duplicate_2_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\alumuxB|Output[10]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~8 .extended_lut = "off";
defparam \alu|ALUOut~8 .lut_mask = 64'hFF00FF0000000000;
defparam \alu|ALUOut~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N18
cyclonev_lcell_comb \exmen|MEMORYADDRESS~63 (
// Equation(s):
// \exmen|MEMORYADDRESS~63_combout  = ( \exmen|MEMORYADDRESS~29_combout  & ( \exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~62_combout  ) ) ) # ( !\exmen|MEMORYADDRESS~29_combout  & ( \exmen|MEMORYADDRESS~28_combout  & ( \alu|Mult0~18  ) ) ) # ( 
// \exmen|MEMORYADDRESS~29_combout  & ( !\exmen|MEMORYADDRESS~28_combout  & ( !\alu|ALUOut~8_combout  ) ) ) # ( !\exmen|MEMORYADDRESS~29_combout  & ( !\exmen|MEMORYADDRESS~28_combout  & ( \alu|Add0~41_sumout  ) ) )

	.dataa(!\exmen|MEMORYADDRESS~62_combout ),
	.datab(!\alu|Add0~41_sumout ),
	.datac(!\alu|ALUOut~8_combout ),
	.datad(!\alu|Mult0~18 ),
	.datae(!\exmen|MEMORYADDRESS~29_combout ),
	.dataf(!\exmen|MEMORYADDRESS~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~63 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~63 .lut_mask = 64'h3333F0F000FF5555;
defparam \exmen|MEMORYADDRESS~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~64 (
// Equation(s):
// \exmen|MEMORYADDRESS~64_combout  = ( \idex|RVALUE1[10]~_Duplicate_2_q  & ( \exmen|MEMORYADDRESS~30_combout  & ( (!\exmen|MEMORYADDRESS~31_combout  & ((\exmen|MEMORYADDRESS~63_combout ))) # (\exmen|MEMORYADDRESS~31_combout  & (\alu|Add1~41_sumout )) ) ) ) 
// # ( !\idex|RVALUE1[10]~_Duplicate_2_q  & ( \exmen|MEMORYADDRESS~30_combout  & ( (!\exmen|MEMORYADDRESS~31_combout  & ((\exmen|MEMORYADDRESS~63_combout ))) # (\exmen|MEMORYADDRESS~31_combout  & (\alu|Add1~41_sumout )) ) ) ) # ( 
// \idex|RVALUE1[10]~_Duplicate_2_q  & ( !\exmen|MEMORYADDRESS~30_combout  & ( (\alumuxB|Output[10]~11_combout  & \exmen|MEMORYADDRESS~31_combout ) ) ) )

	.dataa(!\alu|Add1~41_sumout ),
	.datab(!\exmen|MEMORYADDRESS~63_combout ),
	.datac(!\alumuxB|Output[10]~11_combout ),
	.datad(!\exmen|MEMORYADDRESS~31_combout ),
	.datae(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.dataf(!\exmen|MEMORYADDRESS~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~64 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~64 .lut_mask = 64'h0000000F33553355;
defparam \exmen|MEMORYADDRESS~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N14
dffeas \exmen|MEMORYADDRESS[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [10]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[10] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y7_N5
dffeas \datamen|DataOut[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[10] .is_wysiwyg = "true";
defparam \datamen|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N47
dffeas \menwb|WRITEDATA[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[10] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N41
dffeas \regbank|Register[16][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[16][10] .is_wysiwyg = "true";
defparam \regbank|Register[16][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \idex|RVALUE1~210 (
// Equation(s):
// \idex|RVALUE1~210_combout  = ( \regbank|Register[28][10]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[20][10]~q ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[28][10]~q  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & 
// \regbank|Register[20][10]~q ) ) ) ) # ( \regbank|Register[28][10]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][10]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][10]~q ))) ) ) ) # ( 
// !\regbank|Register[28][10]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][10]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][10]~q ))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\regbank|Register[16][10]~q ),
	.datac(!\regbank|Register[20][10]~q ),
	.datad(!\regbank|Register[24][10]~q ),
	.datae(!\regbank|Register[28][10]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~210 .extended_lut = "off";
defparam \idex|RVALUE1~210 .lut_mask = 64'h227722770A0A5F5F;
defparam \idex|RVALUE1~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \idex|RVALUE1~211 (
// Equation(s):
// \idex|RVALUE1~211_combout  = ( \regbank|Register[29][10]~q  & ( \regbank|Register[25][10]~q  & ( ((!\reg1|Mux2~0_combout  & ((\regbank|Register[17][10]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][10]~q ))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[29][10]~q  & ( \regbank|Register[25][10]~q  & ( (!\reg1|Mux2~0_combout  & (((\regbank|Register[17][10]~q ) # (\reg1|Mux1~0_combout )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][10]~q  & (!\reg1|Mux1~0_combout ))) ) ) ) # ( 
// \regbank|Register[29][10]~q  & ( !\regbank|Register[25][10]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & \regbank|Register[17][10]~q )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[21][10]~q ))) ) ) ) # ( 
// !\regbank|Register[29][10]~q  & ( !\regbank|Register[25][10]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[17][10]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][10]~q )))) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\regbank|Register[21][10]~q ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[17][10]~q ),
	.datae(!\regbank|Register[29][10]~q ),
	.dataf(!\regbank|Register[25][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~211 .extended_lut = "off";
defparam \idex|RVALUE1~211 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \idex|RVALUE1~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \idex|RVALUE1~213 (
// Equation(s):
// \idex|RVALUE1~213_combout  = ( \regbank|Register[31][10]~q  & ( \regbank|Register[23][10]~q  & ( ((!\reg1|Mux1~0_combout  & (\regbank|Register[19][10]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[27][10]~q )))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[31][10]~q  & ( \regbank|Register[23][10]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # (\regbank|Register[19][10]~q ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[27][10]~q  & !\reg1|Mux2~0_combout )))) ) ) ) # ( 
// \regbank|Register[31][10]~q  & ( !\regbank|Register[23][10]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[19][10]~q  & ((!\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # (\regbank|Register[27][10]~q )))) ) ) ) # ( 
// !\regbank|Register[31][10]~q  & ( !\regbank|Register[23][10]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & (\regbank|Register[19][10]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[27][10]~q ))))) ) ) )

	.dataa(!\regbank|Register[19][10]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[27][10]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[31][10]~q ),
	.dataf(!\regbank|Register[23][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~213 .extended_lut = "off";
defparam \idex|RVALUE1~213 .lut_mask = 64'h4700473347CC47FF;
defparam \idex|RVALUE1~213 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \idex|RVALUE1~212 (
// Equation(s):
// \idex|RVALUE1~212_combout  = ( \regbank|Register[30][10]~q  & ( \regbank|Register[26][10]~q  & ( ((!\reg1|Mux2~0_combout  & (\regbank|Register[18][10]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][10]~q )))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[30][10]~q  & ( \regbank|Register[26][10]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[18][10]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][10]~q ))))) # (\reg1|Mux1~0_combout  & 
// (((!\reg1|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[30][10]~q  & ( !\regbank|Register[26][10]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[18][10]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][10]~q ))))) 
// # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[30][10]~q  & ( !\regbank|Register[26][10]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[18][10]~q )) # (\reg1|Mux2~0_combout  & 
// ((\regbank|Register[22][10]~q ))))) ) ) )

	.dataa(!\regbank|Register[18][10]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[22][10]~q ),
	.datae(!\regbank|Register[30][10]~q ),
	.dataf(!\regbank|Register[26][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~212 .extended_lut = "off";
defparam \idex|RVALUE1~212 .lut_mask = 64'h404C434F707C737F;
defparam \idex|RVALUE1~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \idex|RVALUE1~214 (
// Equation(s):
// \idex|RVALUE1~214_combout  = ( \idex|RVALUE1~213_combout  & ( \idex|RVALUE1~212_combout  & ( ((!\reg1|Mux4~0_combout  & (\idex|RVALUE1~210_combout )) # (\reg1|Mux4~0_combout  & ((\idex|RVALUE1~211_combout )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\idex|RVALUE1~213_combout  & ( \idex|RVALUE1~212_combout  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\idex|RVALUE1~210_combout ))) # (\reg1|Mux4~0_combout  & (((\idex|RVALUE1~211_combout  & !\reg1|Mux3~0_combout )))) ) ) ) # ( 
// \idex|RVALUE1~213_combout  & ( !\idex|RVALUE1~212_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~210_combout  & ((!\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # (\idex|RVALUE1~211_combout )))) ) ) ) # ( 
// !\idex|RVALUE1~213_combout  & ( !\idex|RVALUE1~212_combout  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\idex|RVALUE1~210_combout )) # (\reg1|Mux4~0_combout  & ((\idex|RVALUE1~211_combout ))))) ) ) )

	.dataa(!\idex|RVALUE1~210_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\idex|RVALUE1~211_combout ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\idex|RVALUE1~213_combout ),
	.dataf(!\idex|RVALUE1~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~214 .extended_lut = "off";
defparam \idex|RVALUE1~214 .lut_mask = 64'h4700473347CC47FF;
defparam \idex|RVALUE1~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N48
cyclonev_lcell_comb \idex|RVALUE1~216 (
// Equation(s):
// \idex|RVALUE1~216_combout  = ( \regbank|Register[15][10]~q  & ( \regbank|Register[13][10]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][10]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][10]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][10]~q  & ( \regbank|Register[13][10]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[12][10]~q ))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & \regbank|Register[14][10]~q )))) ) ) ) # ( 
// \regbank|Register[15][10]~q  & ( !\regbank|Register[13][10]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[12][10]~q  & (!\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[14][10]~q ) # (\reg1|Mux4~0_combout )))) ) ) ) # ( 
// !\regbank|Register[15][10]~q  & ( !\regbank|Register[13][10]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][10]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][10]~q ))))) ) ) )

	.dataa(!\regbank|Register[12][10]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[14][10]~q ),
	.datae(!\regbank|Register[15][10]~q ),
	.dataf(!\regbank|Register[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~216 .extended_lut = "off";
defparam \idex|RVALUE1~216 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \idex|RVALUE1~218 (
// Equation(s):
// \idex|RVALUE1~218_combout  = ( \regbank|Register[3][10]~q  & ( \regbank|Register[2][10]~q  & ( ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][10]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][10]~q ))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][10]~q  & ( \regbank|Register[2][10]~q  & ( (!\reg1|Mux4~0_combout  & (((\regbank|Register[0][10]~q )) # (\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (!\reg1|Mux3~0_combout  & (\regbank|Register[1][10]~q ))) ) ) ) # ( 
// \regbank|Register[3][10]~q  & ( !\regbank|Register[2][10]~q  & ( (!\reg1|Mux4~0_combout  & (!\reg1|Mux3~0_combout  & ((\regbank|Register[0][10]~q )))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[1][10]~q )) # (\reg1|Mux3~0_combout ))) ) ) ) # ( 
// !\regbank|Register[3][10]~q  & ( !\regbank|Register[2][10]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & ((\regbank|Register[0][10]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][10]~q )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[1][10]~q ),
	.datad(!\regbank|Register[0][10]~q ),
	.datae(!\regbank|Register[3][10]~q ),
	.dataf(!\regbank|Register[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~218 .extended_lut = "off";
defparam \idex|RVALUE1~218 .lut_mask = 64'h048C159D26AE37BF;
defparam \idex|RVALUE1~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \idex|RVALUE1~217 (
// Equation(s):
// \idex|RVALUE1~217_combout  = ( \regbank|Register[7][10]~q  & ( \regbank|Register[5][10]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][10]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][10]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][10]~q  & ( \regbank|Register[5][10]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][10]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][10]~q ))))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[7][10]~q  & ( !\regbank|Register[5][10]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][10]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][10]~q ))))) # 
// (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[7][10]~q  & ( !\regbank|Register[5][10]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][10]~q )) # (\reg1|Mux3~0_combout  & 
// ((\regbank|Register[6][10]~q ))))) ) ) )

	.dataa(!\regbank|Register[4][10]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[6][10]~q ),
	.datae(!\regbank|Register[7][10]~q ),
	.dataf(!\regbank|Register[5][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~217 .extended_lut = "off";
defparam \idex|RVALUE1~217 .lut_mask = 64'h404C434F707C737F;
defparam \idex|RVALUE1~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \idex|RVALUE1~219 (
// Equation(s):
// \idex|RVALUE1~219_combout  = ( \idex|RVALUE1~217_combout  & ( (!\reg1|Mux1~0_combout  & (((\idex|RVALUE1~218_combout )) # (\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout  & (\idex|RVALUE1~216_combout ))) ) ) # ( 
// !\idex|RVALUE1~217_combout  & ( (!\reg1|Mux1~0_combout  & (!\reg1|Mux2~0_combout  & ((\idex|RVALUE1~218_combout )))) # (\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout  & (\idex|RVALUE1~216_combout ))) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\idex|RVALUE1~216_combout ),
	.datad(!\idex|RVALUE1~218_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~219 .extended_lut = "off";
defparam \idex|RVALUE1~219 .lut_mask = 64'h0189018923AB23AB;
defparam \idex|RVALUE1~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N24
cyclonev_lcell_comb \idex|RVALUE1~215 (
// Equation(s):
// \idex|RVALUE1~215_combout  = ( \regbank|Register[11][10]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[10][10]~q ) # (\reg1|Mux4~0_combout ) ) ) ) # ( !\regbank|Register[11][10]~q  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & 
// \regbank|Register[10][10]~q ) ) ) ) # ( \regbank|Register[11][10]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[8][10]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][10]~q ))) ) ) ) # ( !\regbank|Register[11][10]~q 
//  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[8][10]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][10]~q ))) ) ) )

	.dataa(!\regbank|Register[8][10]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[10][10]~q ),
	.datad(!\regbank|Register[9][10]~q ),
	.datae(!\regbank|Register[11][10]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~215 .extended_lut = "off";
defparam \idex|RVALUE1~215 .lut_mask = 64'h447744770C0C3F3F;
defparam \idex|RVALUE1~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N42
cyclonev_lcell_comb \idex|RVALUE1~220 (
// Equation(s):
// \idex|RVALUE1~220_combout  = ( \idex|RVALUE1~219_combout  & ( \idex|RVALUE1~215_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~214_combout ) ) ) ) # ( !\idex|RVALUE1~219_combout  & ( \idex|RVALUE1~215_combout  & ( (!\reg1|Mux0~0_combout  & 
// ((\idex|RVALUE1[20]~0_combout ))) # (\reg1|Mux0~0_combout  & (\idex|RVALUE1~214_combout )) ) ) ) # ( \idex|RVALUE1~219_combout  & ( !\idex|RVALUE1~215_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~214_combout ) ) ) ) # ( 
// !\idex|RVALUE1~219_combout  & ( !\idex|RVALUE1~215_combout  & ( (\idex|RVALUE1~214_combout  & \reg1|Mux0~0_combout ) ) ) )

	.dataa(!\idex|RVALUE1~214_combout ),
	.datab(!\idex|RVALUE1[20]~0_combout ),
	.datac(!\reg1|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1~219_combout ),
	.dataf(!\idex|RVALUE1~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~220 .extended_lut = "off";
defparam \idex|RVALUE1~220 .lut_mask = 64'h0505F5F53535F5F5;
defparam \idex|RVALUE1~220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N15
cyclonev_lcell_comb \idex|RVALUE1[10]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[10]~SCLR_LUT_combout  = ( !\Reset~input_o  & ( \idex|RVALUE1~220_combout  ) )

	.dataa(!\idex|RVALUE1~220_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Reset~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[10]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[10]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[10]~SCLR_LUT .lut_mask = 64'h5555000055550000;
defparam \idex|RVALUE1[10]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N38
dffeas \idex|RVALUE1[10]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[10]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[10]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[10]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[10]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N36
cyclonev_lcell_comb \alu|ShiftLeft0~24 (
// Equation(s):
// \alu|ShiftLeft0~24_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[11]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[12]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[10]~_Duplicate_2_q )) ) ) ) 
// # ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[11]~_Duplicate_2_q  & ( (\idex|RVALUE1[13]~_Duplicate_2_q ) # (\alumuxB|Output[1]~4_combout ) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[11]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[12]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[10]~_Duplicate_2_q )) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[11]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[13]~_Duplicate_2_q ) ) ) )

	.dataa(!\alumuxB|Output[1]~4_combout ),
	.datab(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.datac(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~24 .extended_lut = "off";
defparam \alu|ShiftLeft0~24 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \alu|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~96 (
// Equation(s):
// \exmen|MEMORYADDRESS~96_combout  = ( \alu|ShiftLeft0~8_combout  & ( \alu|ShiftLeft0~16_combout  & ( ((!\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~31_combout )) # (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~24_combout )))) # 
// (\alumuxB|Output[3]~2_combout ) ) ) ) # ( !\alu|ShiftLeft0~8_combout  & ( \alu|ShiftLeft0~16_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout )) # (\alu|ShiftLeft0~31_combout ))) # (\alumuxB|Output[2]~3_combout  & 
// (((\alu|ShiftLeft0~24_combout  & !\alumuxB|Output[3]~2_combout )))) ) ) ) # ( \alu|ShiftLeft0~8_combout  & ( !\alu|ShiftLeft0~16_combout  & ( (!\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~31_combout  & ((!\alumuxB|Output[3]~2_combout )))) # 
// (\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout ) # (\alu|ShiftLeft0~24_combout )))) ) ) ) # ( !\alu|ShiftLeft0~8_combout  & ( !\alu|ShiftLeft0~16_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout  & 
// (\alu|ShiftLeft0~31_combout )) # (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~24_combout ))))) ) ) )

	.dataa(!\alu|ShiftLeft0~31_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alu|ShiftLeft0~24_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alu|ShiftLeft0~8_combout ),
	.dataf(!\alu|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~96 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~96 .lut_mask = 64'h4700473347CC47FF;
defparam \exmen|MEMORYADDRESS~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N12
cyclonev_lcell_comb \alu|ShiftRight0~14 (
// Equation(s):
// \alu|ShiftRight0~14_combout  = ( \alu|ShiftRight0~10_combout  & ( \alu|ShiftRight0~12_combout  & ( (!\alumuxB|Output[2]~3_combout ) # ((!\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~11_combout )) # (\alumuxB|Output[3]~2_combout  & 
// ((\alu|ShiftRight0~13_combout )))) ) ) ) # ( !\alu|ShiftRight0~10_combout  & ( \alu|ShiftRight0~12_combout  & ( (!\alumuxB|Output[2]~3_combout  & (\alumuxB|Output[3]~2_combout )) # (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftRight0~11_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~13_combout ))))) ) ) ) # ( \alu|ShiftRight0~10_combout  & ( !\alu|ShiftRight0~12_combout  & ( (!\alumuxB|Output[2]~3_combout  & (!\alumuxB|Output[3]~2_combout )) # 
// (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~11_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~13_combout ))))) ) ) ) # ( !\alu|ShiftRight0~10_combout  & ( !\alu|ShiftRight0~12_combout  & ( 
// (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~11_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~13_combout ))))) ) ) )

	.dataa(!\alumuxB|Output[2]~3_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(!\alu|ShiftRight0~11_combout ),
	.datad(!\alu|ShiftRight0~13_combout ),
	.datae(!\alu|ShiftRight0~10_combout ),
	.dataf(!\alu|ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~14 .extended_lut = "off";
defparam \alu|ShiftRight0~14 .lut_mask = 64'h04158C9D2637AEBF;
defparam \alu|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~97 (
// Equation(s):
// \exmen|MEMORYADDRESS~97_combout  = ( \alu|ShiftLeft0~1_combout  & ( \alu|ShiftRight0~14_combout  & ( ((!\alumuxB|Output[4]~1_combout  & (\exmen|MEMORYADDRESS~96_combout )) # (\alumuxB|Output[4]~1_combout  & ((\alu|ShiftLeft0~7_combout )))) # (\idex|OPCODE 
// [0]) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( \alu|ShiftRight0~14_combout  & ( ((\exmen|MEMORYADDRESS~96_combout  & !\alumuxB|Output[4]~1_combout )) # (\idex|OPCODE [0]) ) ) ) # ( \alu|ShiftLeft0~1_combout  & ( !\alu|ShiftRight0~14_combout  & ( 
// (!\idex|OPCODE [0] & ((!\alumuxB|Output[4]~1_combout  & (\exmen|MEMORYADDRESS~96_combout )) # (\alumuxB|Output[4]~1_combout  & ((\alu|ShiftLeft0~7_combout ))))) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( !\alu|ShiftRight0~14_combout  & ( 
// (\exmen|MEMORYADDRESS~96_combout  & (!\idex|OPCODE [0] & !\alumuxB|Output[4]~1_combout )) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~96_combout ),
	.datab(!\idex|OPCODE [0]),
	.datac(!\alumuxB|Output[4]~1_combout ),
	.datad(!\alu|ShiftLeft0~7_combout ),
	.datae(!\alu|ShiftLeft0~1_combout ),
	.dataf(!\alu|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~97 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~97 .lut_mask = 64'h4040404C7373737F;
defparam \exmen|MEMORYADDRESS~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N12
cyclonev_lcell_comb \alu|ALUOut~15 (
// Equation(s):
// \alu|ALUOut~15_combout  = (!\alumuxB|Output[17]~24_combout  & !\idex|RVALUE1[17]~_Duplicate_2_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alumuxB|Output[17]~24_combout ),
	.datad(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~15 .extended_lut = "off";
defparam \alu|ALUOut~15 .lut_mask = 64'hF000F000F000F000;
defparam \alu|ALUOut~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~98 (
// Equation(s):
// \exmen|MEMORYADDRESS~98_combout  = ( \exmen|MEMORYADDRESS~28_combout  & ( \alu|ALUOut~15_combout  & ( (!\exmen|MEMORYADDRESS~29_combout  & ((\alu|Mult0~25 ))) # (\exmen|MEMORYADDRESS~29_combout  & (\exmen|MEMORYADDRESS~97_combout )) ) ) ) # ( 
// !\exmen|MEMORYADDRESS~28_combout  & ( \alu|ALUOut~15_combout  & ( (\alu|Add0~69_sumout  & !\exmen|MEMORYADDRESS~29_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~28_combout  & ( !\alu|ALUOut~15_combout  & ( (!\exmen|MEMORYADDRESS~29_combout  & ((\alu|Mult0~25 
// ))) # (\exmen|MEMORYADDRESS~29_combout  & (\exmen|MEMORYADDRESS~97_combout )) ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( !\alu|ALUOut~15_combout  & ( (\exmen|MEMORYADDRESS~29_combout ) # (\alu|Add0~69_sumout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~97_combout ),
	.datab(!\alu|Add0~69_sumout ),
	.datac(!\exmen|MEMORYADDRESS~29_combout ),
	.datad(!\alu|Mult0~25 ),
	.datae(!\exmen|MEMORYADDRESS~28_combout ),
	.dataf(!\alu|ALUOut~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~98 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~98 .lut_mask = 64'h3F3F05F5303005F5;
defparam \exmen|MEMORYADDRESS~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~99 (
// Equation(s):
// \exmen|MEMORYADDRESS~99_combout  = ( \exmen|MEMORYADDRESS~98_combout  & ( \exmen|MEMORYADDRESS~86_combout  & ( ((\idex|RVALUE1[17]~_Duplicate_2_q  & \alumuxB|Output[17]~24_combout )) # (\exmen|MEMORYADDRESS~79_combout ) ) ) ) # ( 
// !\exmen|MEMORYADDRESS~98_combout  & ( \exmen|MEMORYADDRESS~86_combout  & ( (\idex|RVALUE1[17]~_Duplicate_2_q  & (\alumuxB|Output[17]~24_combout  & !\exmen|MEMORYADDRESS~79_combout )) ) ) ) # ( \exmen|MEMORYADDRESS~98_combout  & ( 
// !\exmen|MEMORYADDRESS~86_combout  & ( \alu|Add1~69_sumout  ) ) ) # ( !\exmen|MEMORYADDRESS~98_combout  & ( !\exmen|MEMORYADDRESS~86_combout  & ( \alu|Add1~69_sumout  ) ) )

	.dataa(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datab(!\alu|Add1~69_sumout ),
	.datac(!\alumuxB|Output[17]~24_combout ),
	.datad(!\exmen|MEMORYADDRESS~79_combout ),
	.datae(!\exmen|MEMORYADDRESS~98_combout ),
	.dataf(!\exmen|MEMORYADDRESS~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~99 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~99 .lut_mask = 64'h33333333050005FF;
defparam \exmen|MEMORYADDRESS~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N8
dffeas \exmen|MEMORYADDRESS[17] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [17]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[17] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N16
dffeas \datamen|DataOut[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[17] .is_wysiwyg = "true";
defparam \datamen|DataOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N30
cyclonev_lcell_comb \menwb|WRITEDATA[17]~feeder (
// Equation(s):
// \menwb|WRITEDATA[17]~feeder_combout  = ( \datamen|DataOut [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamen|DataOut [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\menwb|WRITEDATA[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \menwb|WRITEDATA[17]~feeder .extended_lut = "off";
defparam \menwb|WRITEDATA[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \menwb|WRITEDATA[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N32
dffeas \menwb|WRITEDATA[17] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\menwb|WRITEDATA[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [17]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[17] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \regbank|Register[1][17]~feeder (
// Equation(s):
// \regbank|Register[1][17]~feeder_combout  = \menwb|WRITEDATA [17]

	.dataa(!\menwb|WRITEDATA [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[1][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[1][17]~feeder .extended_lut = "off";
defparam \regbank|Register[1][17]~feeder .lut_mask = 64'h5555555555555555;
defparam \regbank|Register[1][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N11
dffeas \regbank|Register[1][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[1][17] .is_wysiwyg = "true";
defparam \regbank|Register[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \idex|RVALUE2~174 (
// Equation(s):
// \idex|RVALUE2~174_combout  = ( \regbank|Register[2][17]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[3][17]~q ) ) ) ) # ( !\regbank|Register[2][17]~q  & ( \reg2|Mux3~0_combout  & ( (\reg2|Mux4~0_combout  & 
// \regbank|Register[3][17]~q ) ) ) ) # ( \regbank|Register[2][17]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[0][17]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[1][17]~q )) ) ) ) # ( !\regbank|Register[2][17]~q  & 
// ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[0][17]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[1][17]~q )) ) ) )

	.dataa(!\regbank|Register[1][17]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[3][17]~q ),
	.datad(!\regbank|Register[0][17]~q ),
	.datae(!\regbank|Register[2][17]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~174 .extended_lut = "off";
defparam \idex|RVALUE2~174 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \idex|RVALUE2~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N12
cyclonev_lcell_comb \idex|RVALUE2~172 (
// Equation(s):
// \idex|RVALUE2~172_combout  = ( \regbank|Register[14][17]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[15][17]~q ) ) ) ) # ( !\regbank|Register[14][17]~q  & ( \reg2|Mux3~0_combout  & ( (\regbank|Register[15][17]~q  & 
// \reg2|Mux4~0_combout ) ) ) ) # ( \regbank|Register[14][17]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[12][17]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][17]~q )) ) ) ) # ( !\regbank|Register[14][17]~q  & ( 
// !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[12][17]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][17]~q )) ) ) )

	.dataa(!\regbank|Register[13][17]~q ),
	.datab(!\regbank|Register[12][17]~q ),
	.datac(!\regbank|Register[15][17]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[14][17]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~172 .extended_lut = "off";
defparam \idex|RVALUE2~172 .lut_mask = 64'h33553355000FFF0F;
defparam \idex|RVALUE2~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N42
cyclonev_lcell_comb \idex|RVALUE2~173 (
// Equation(s):
// \idex|RVALUE2~173_combout  = ( \regbank|Register[6][17]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[7][17]~q ) ) ) ) # ( !\regbank|Register[6][17]~q  & ( \reg2|Mux3~0_combout  & ( (\reg2|Mux4~0_combout  & 
// \regbank|Register[7][17]~q ) ) ) ) # ( \regbank|Register[6][17]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[4][17]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[5][17]~q ))) ) ) ) # ( !\regbank|Register[6][17]~q  & 
// ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[4][17]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[5][17]~q ))) ) ) )

	.dataa(!\regbank|Register[4][17]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[7][17]~q ),
	.datad(!\regbank|Register[5][17]~q ),
	.datae(!\regbank|Register[6][17]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~173 .extended_lut = "off";
defparam \idex|RVALUE2~173 .lut_mask = 64'h447744770303CFCF;
defparam \idex|RVALUE2~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N39
cyclonev_lcell_comb \idex|RVALUE2~175 (
// Equation(s):
// \idex|RVALUE2~175_combout  = ( \reg2|Mux2~0_combout  & ( \reg2|Mux1~0_combout  & ( \idex|RVALUE2~172_combout  ) ) ) # ( \reg2|Mux2~0_combout  & ( !\reg2|Mux1~0_combout  & ( \idex|RVALUE2~173_combout  ) ) ) # ( !\reg2|Mux2~0_combout  & ( 
// !\reg2|Mux1~0_combout  & ( \idex|RVALUE2~174_combout  ) ) )

	.dataa(!\idex|RVALUE2~174_combout ),
	.datab(gnd),
	.datac(!\idex|RVALUE2~172_combout ),
	.datad(!\idex|RVALUE2~173_combout ),
	.datae(!\reg2|Mux2~0_combout ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~175 .extended_lut = "off";
defparam \idex|RVALUE2~175 .lut_mask = 64'h555500FF00000F0F;
defparam \idex|RVALUE2~175 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N24
cyclonev_lcell_comb \idex|RVALUE2~166 (
// Equation(s):
// \idex|RVALUE2~166_combout  = ( \regbank|Register[24][17]~q  & ( \regbank|Register[16][17]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][17]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[28][17]~q ))) ) ) ) # ( 
// !\regbank|Register[24][17]~q  & ( \regbank|Register[16][17]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][17]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[28][17]~q )))) ) ) ) # ( \regbank|Register[24][17]~q  & ( !\regbank|Register[16][17]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][17]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[28][17]~q )))) ) ) ) # ( !\regbank|Register[24][17]~q  & ( !\regbank|Register[16][17]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][17]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[28][17]~q )))) ) ) )

	.dataa(!\regbank|Register[28][17]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[20][17]~q ),
	.datae(!\regbank|Register[24][17]~q ),
	.dataf(!\regbank|Register[16][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~166 .extended_lut = "off";
defparam \idex|RVALUE2~166 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \idex|RVALUE2~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N36
cyclonev_lcell_comb \idex|RVALUE2~168 (
// Equation(s):
// \idex|RVALUE2~168_combout  = ( \regbank|Register[26][17]~q  & ( \regbank|Register[18][17]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[22][17]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][17]~q )))) ) ) ) # ( 
// !\regbank|Register[26][17]~q  & ( \regbank|Register[18][17]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[22][17]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[30][17]~q )))) ) ) ) # ( 
// \regbank|Register[26][17]~q  & ( !\regbank|Register[18][17]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][17]~q  & (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[30][17]~q )))) ) ) ) # ( 
// !\regbank|Register[26][17]~q  & ( !\regbank|Register[18][17]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[22][17]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][17]~q ))))) ) ) )

	.dataa(!\regbank|Register[22][17]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[30][17]~q ),
	.datae(!\regbank|Register[26][17]~q ),
	.dataf(!\regbank|Register[18][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~168 .extended_lut = "off";
defparam \idex|RVALUE2~168 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \idex|RVALUE2~169 (
// Equation(s):
// \idex|RVALUE2~169_combout  = ( \regbank|Register[27][17]~q  & ( \regbank|Register[31][17]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][17]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[23][17]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[27][17]~q  & ( \regbank|Register[31][17]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][17]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[23][17]~q ))))) # (\reg2|Mux1~0_combout  & 
// (((\reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[27][17]~q  & ( !\regbank|Register[31][17]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][17]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[23][17]~q ))))) # 
// (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[27][17]~q  & ( !\regbank|Register[31][17]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][17]~q )) # (\reg2|Mux2~0_combout  & 
// ((\regbank|Register[23][17]~q ))))) ) ) )

	.dataa(!\regbank|Register[19][17]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[23][17]~q ),
	.datae(!\regbank|Register[27][17]~q ),
	.dataf(!\regbank|Register[31][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~169 .extended_lut = "off";
defparam \idex|RVALUE2~169 .lut_mask = 64'h404C707C434F737F;
defparam \idex|RVALUE2~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \idex|RVALUE2~167 (
// Equation(s):
// \idex|RVALUE2~167_combout  = ( \regbank|Register[25][17]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[29][17]~q ) ) ) ) # ( !\regbank|Register[25][17]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[29][17]~q ) ) ) ) # ( \regbank|Register[25][17]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[17][17]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][17]~q ))) ) ) ) # ( 
// !\regbank|Register[25][17]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[17][17]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][17]~q ))) ) ) )

	.dataa(!\regbank|Register[17][17]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\regbank|Register[29][17]~q ),
	.datad(!\regbank|Register[21][17]~q ),
	.datae(!\regbank|Register[25][17]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~167 .extended_lut = "off";
defparam \idex|RVALUE2~167 .lut_mask = 64'h447744770303CFCF;
defparam \idex|RVALUE2~167 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \idex|RVALUE2~170 (
// Equation(s):
// \idex|RVALUE2~170_combout  = ( \reg2|Mux4~0_combout  & ( \idex|RVALUE2~167_combout  & ( (!\reg2|Mux3~0_combout ) # (\idex|RVALUE2~169_combout ) ) ) ) # ( !\reg2|Mux4~0_combout  & ( \idex|RVALUE2~167_combout  & ( (!\reg2|Mux3~0_combout  & 
// (\idex|RVALUE2~166_combout )) # (\reg2|Mux3~0_combout  & ((\idex|RVALUE2~168_combout ))) ) ) ) # ( \reg2|Mux4~0_combout  & ( !\idex|RVALUE2~167_combout  & ( (\reg2|Mux3~0_combout  & \idex|RVALUE2~169_combout ) ) ) ) # ( !\reg2|Mux4~0_combout  & ( 
// !\idex|RVALUE2~167_combout  & ( (!\reg2|Mux3~0_combout  & (\idex|RVALUE2~166_combout )) # (\reg2|Mux3~0_combout  & ((\idex|RVALUE2~168_combout ))) ) ) )

	.dataa(!\idex|RVALUE2~166_combout ),
	.datab(!\idex|RVALUE2~168_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\idex|RVALUE2~169_combout ),
	.datae(!\reg2|Mux4~0_combout ),
	.dataf(!\idex|RVALUE2~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~170 .extended_lut = "off";
defparam \idex|RVALUE2~170 .lut_mask = 64'h5353000F5353F0FF;
defparam \idex|RVALUE2~170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N53
dffeas \regbank|Register[9][17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][17]~DUPLICATE .is_wysiwyg = "true";
defparam \regbank|Register[9][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~171 (
// Equation(s):
// \idex|RVALUE2~171_combout  = ( \regbank|Register[10][17]~q  & ( \regbank|Register[9][17]~DUPLICATE_q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][17]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][17]~q )))) ) ) ) # ( !\regbank|Register[10][17]~q  & ( \regbank|Register[9][17]~DUPLICATE_q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][17]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout 
// ) # (\regbank|Register[11][17]~q )))) ) ) ) # ( \regbank|Register[10][17]~q  & ( !\regbank|Register[9][17]~DUPLICATE_q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][17]~q ))) # (\reg2|Mux4~0_combout  & 
// (((\reg2|Mux3~0_combout  & \regbank|Register[11][17]~q )))) ) ) ) # ( !\regbank|Register[10][17]~q  & ( !\regbank|Register[9][17]~DUPLICATE_q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][17]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  
// & (((\reg2|Mux3~0_combout  & \regbank|Register[11][17]~q )))) ) ) )

	.dataa(!\regbank|Register[8][17]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[11][17]~q ),
	.datae(!\regbank|Register[10][17]~q ),
	.dataf(!\regbank|Register[9][17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~171 .extended_lut = "off";
defparam \idex|RVALUE2~171 .lut_mask = 64'h40434C4F70737C7F;
defparam \idex|RVALUE2~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N9
cyclonev_lcell_comb \idex|RVALUE2~176 (
// Equation(s):
// \idex|RVALUE2~176_combout  = ( \reg2|Mux0~0_combout  & ( \idex|RVALUE2~170_combout  ) ) # ( !\reg2|Mux0~0_combout  & ( ((\idex|RVALUE2[19]~0_combout  & \idex|RVALUE2~171_combout )) # (\idex|RVALUE2~175_combout ) ) )

	.dataa(!\idex|RVALUE2~175_combout ),
	.datab(!\idex|RVALUE2~170_combout ),
	.datac(!\idex|RVALUE2[19]~0_combout ),
	.datad(!\idex|RVALUE2~171_combout ),
	.datae(gnd),
	.dataf(!\reg2|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~176 .extended_lut = "off";
defparam \idex|RVALUE2~176 .lut_mask = 64'h555F555F33333333;
defparam \idex|RVALUE2~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N11
dffeas \idex|RVALUE2[17] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[17] .is_wysiwyg = "true";
defparam \idex|RVALUE2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~3 (
// Equation(s):
// \exmen|MEMORYADDRESS~3_combout  = ( !\idex|IMMVALUE [16] & ( \idex|BSELECTOR [0] ) ) # ( \idex|IMMVALUE [16] & ( !\idex|BSELECTOR [0] & ( (!\idex|RVALUE2 [20] & (!\idex|RVALUE2 [17] & (!\idex|RVALUE2 [18] & !\idex|RVALUE2 [19]))) ) ) ) # ( !\idex|IMMVALUE 
// [16] & ( !\idex|BSELECTOR [0] & ( (!\idex|RVALUE2 [20] & (!\idex|RVALUE2 [17] & (!\idex|RVALUE2 [18] & !\idex|RVALUE2 [19]))) ) ) )

	.dataa(!\idex|RVALUE2 [20]),
	.datab(!\idex|RVALUE2 [17]),
	.datac(!\idex|RVALUE2 [18]),
	.datad(!\idex|RVALUE2 [19]),
	.datae(!\idex|IMMVALUE [16]),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~3 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~3 .lut_mask = 64'h80008000FFFF0000;
defparam \exmen|MEMORYADDRESS~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N18
cyclonev_lcell_comb \exmen|MEMORYADDRESS~26 (
// Equation(s):
// \exmen|MEMORYADDRESS~26_combout  = ( \exmen|MEMORYADDRESS~9_combout  & ( \exmen|MEMORYADDRESS~25_combout  & ( (\exmen|MEMORYADDRESS~2_combout  & (\exmen|MEMORYADDRESS~3_combout  & (\exmen|MEMORYADDRESS~1_combout  & \exmen|MEMORYADDRESS~6_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~2_combout ),
	.datab(!\exmen|MEMORYADDRESS~3_combout ),
	.datac(!\exmen|MEMORYADDRESS~1_combout ),
	.datad(!\exmen|MEMORYADDRESS~6_combout ),
	.datae(!\exmen|MEMORYADDRESS~9_combout ),
	.dataf(!\exmen|MEMORYADDRESS~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~26 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~26 .lut_mask = 64'h0000000000000001;
defparam \exmen|MEMORYADDRESS~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N0
cyclonev_lcell_comb \alu|ShiftRight0~0 (
// Equation(s):
// \alu|ShiftRight0~0_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[17]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[19]~_Duplicate_1_q ) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[17]~_Duplicate_2_q  & 
// ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[16]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[18]~_Duplicate_1_q ))) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[17]~_Duplicate_2_q  & ( 
// (\idex|RVALUE1[19]~_Duplicate_1_q  & \alumuxB|Output[1]~4_combout ) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[17]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[16]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  
// & ((\idex|RVALUE1[18]~_Duplicate_1_q ))) ) ) )

	.dataa(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.datac(!\alumuxB|Output[1]~4_combout ),
	.datad(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~0 .extended_lut = "off";
defparam \alu|ShiftRight0~0 .lut_mask = 64'h505F0303505FF3F3;
defparam \alu|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N24
cyclonev_lcell_comb \alu|ShiftRight0~8 (
// Equation(s):
// \alu|ShiftRight0~8_combout  = ( \idex|RVALUE1[15]~_Duplicate_2_q  & ( \idex|RVALUE1[12]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & (((!\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[14]~_Duplicate_2_q )))) # (\alumuxB|Output[0]~5_combout  & 
// (((\alumuxB|Output[1]~4_combout )) # (\idex|RVALUE1[13]~_Duplicate_2_q ))) ) ) ) # ( !\idex|RVALUE1[15]~_Duplicate_2_q  & ( \idex|RVALUE1[12]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & (((!\alumuxB|Output[1]~4_combout ) # 
// (\idex|RVALUE1[14]~_Duplicate_2_q )))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[13]~_Duplicate_2_q  & ((!\alumuxB|Output[1]~4_combout )))) ) ) ) # ( \idex|RVALUE1[15]~_Duplicate_2_q  & ( !\idex|RVALUE1[12]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[0]~5_combout  & (((\idex|RVALUE1[14]~_Duplicate_2_q  & \alumuxB|Output[1]~4_combout )))) # (\alumuxB|Output[0]~5_combout  & (((\alumuxB|Output[1]~4_combout )) # (\idex|RVALUE1[13]~_Duplicate_2_q ))) ) ) ) # ( 
// !\idex|RVALUE1[15]~_Duplicate_2_q  & ( !\idex|RVALUE1[12]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & (((\idex|RVALUE1[14]~_Duplicate_2_q  & \alumuxB|Output[1]~4_combout )))) # (\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[13]~_Duplicate_2_q  
// & ((!\alumuxB|Output[1]~4_combout )))) ) ) )

	.dataa(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[0]~5_combout ),
	.datac(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~8 .extended_lut = "off";
defparam \alu|ShiftRight0~8 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \alu|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N42
cyclonev_lcell_comb \alu|ShiftRight0~7 (
// Equation(s):
// \alu|ShiftRight0~7_combout  = ( \idex|RVALUE1[8]~_Duplicate_2_q  & ( \idex|RVALUE1[9]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout ) # ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[10]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & 
// ((\idex|RVALUE1[11]~_Duplicate_2_q )))) ) ) ) # ( !\idex|RVALUE1[8]~_Duplicate_2_q  & ( \idex|RVALUE1[9]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout )))) # (\alumuxB|Output[1]~4_combout  & 
// ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[10]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[11]~_Duplicate_2_q ))))) ) ) ) # ( \idex|RVALUE1[8]~_Duplicate_2_q  & ( !\idex|RVALUE1[9]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout )))) # (\alumuxB|Output[1]~4_combout  & ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[10]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[11]~_Duplicate_2_q ))))) 
// ) ) ) # ( !\idex|RVALUE1[8]~_Duplicate_2_q  & ( !\idex|RVALUE1[9]~_Duplicate_2_q  & ( (\alumuxB|Output[1]~4_combout  & ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[10]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & 
// ((\idex|RVALUE1[11]~_Duplicate_2_q ))))) ) ) )

	.dataa(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\alumuxB|Output[0]~5_combout ),
	.datad(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~7 .extended_lut = "off";
defparam \alu|ShiftRight0~7 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \alu|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~53 (
// Equation(s):
// \exmen|MEMORYADDRESS~53_combout  = ( \alumuxB|Output[3]~2_combout  & ( \alu|ShiftRight0~7_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftRight0~0_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~1_combout )) ) ) ) # ( 
// !\alumuxB|Output[3]~2_combout  & ( \alu|ShiftRight0~7_combout  & ( (!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~8_combout ) ) ) ) # ( \alumuxB|Output[3]~2_combout  & ( !\alu|ShiftRight0~7_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// ((\alu|ShiftRight0~0_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~1_combout )) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( !\alu|ShiftRight0~7_combout  & ( (\alu|ShiftRight0~8_combout  & \alumuxB|Output[2]~3_combout ) ) ) )

	.dataa(!\alu|ShiftRight0~1_combout ),
	.datab(!\alu|ShiftRight0~0_combout ),
	.datac(!\alu|ShiftRight0~8_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(!\alumuxB|Output[3]~2_combout ),
	.dataf(!\alu|ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~53 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~53 .lut_mask = 64'h000F3355FF0F3355;
defparam \exmen|MEMORYADDRESS~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N9
cyclonev_lcell_comb \exmen|MEMORYADDRESS~54 (
// Equation(s):
// \exmen|MEMORYADDRESS~54_combout  = ( \alu|ShiftRight0~40_combout  & ( (!\exmen|MEMORYADDRESS~26_combout  & (\exmen|MEMORYADDRESS~24_combout  & ((\exmen|MEMORYADDRESS~53_combout )))) # (\exmen|MEMORYADDRESS~26_combout  & ((!\exmen|MEMORYADDRESS~24_combout 
// ) # ((\alu|ShiftLeft0~15_combout )))) ) ) # ( !\alu|ShiftRight0~40_combout  & ( (\exmen|MEMORYADDRESS~24_combout  & ((!\exmen|MEMORYADDRESS~26_combout  & ((\exmen|MEMORYADDRESS~53_combout ))) # (\exmen|MEMORYADDRESS~26_combout  & 
// (\alu|ShiftLeft0~15_combout )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~26_combout ),
	.datab(!\exmen|MEMORYADDRESS~24_combout ),
	.datac(!\alu|ShiftLeft0~15_combout ),
	.datad(!\exmen|MEMORYADDRESS~53_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~54 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~54 .lut_mask = 64'h0123012345674567;
defparam \exmen|MEMORYADDRESS~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N27
cyclonev_lcell_comb \alu|ALUOut~6 (
// Equation(s):
// \alu|ALUOut~6_combout  = ( !\idex|RVALUE1[8]~_Duplicate_2_q  & ( !\alumuxB|Output[8]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alumuxB|Output[8]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~6 .extended_lut = "off";
defparam \alu|ALUOut~6 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu|ALUOut~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~55 (
// Equation(s):
// \exmen|MEMORYADDRESS~55_combout  = ( \alu|ALUOut~6_combout  & ( \alu|Mult0~16  & ( (!\exmen|MEMORYADDRESS~29_combout  & (((\exmen|MEMORYADDRESS~28_combout ) # (\alu|Add0~33_sumout )))) # (\exmen|MEMORYADDRESS~29_combout  & (\exmen|MEMORYADDRESS~54_combout 
//  & ((\exmen|MEMORYADDRESS~28_combout )))) ) ) ) # ( !\alu|ALUOut~6_combout  & ( \alu|Mult0~16  & ( (!\exmen|MEMORYADDRESS~29_combout  & (((\exmen|MEMORYADDRESS~28_combout ) # (\alu|Add0~33_sumout )))) # (\exmen|MEMORYADDRESS~29_combout  & 
// (((!\exmen|MEMORYADDRESS~28_combout )) # (\exmen|MEMORYADDRESS~54_combout ))) ) ) ) # ( \alu|ALUOut~6_combout  & ( !\alu|Mult0~16  & ( (!\exmen|MEMORYADDRESS~29_combout  & (((\alu|Add0~33_sumout  & !\exmen|MEMORYADDRESS~28_combout )))) # 
// (\exmen|MEMORYADDRESS~29_combout  & (\exmen|MEMORYADDRESS~54_combout  & ((\exmen|MEMORYADDRESS~28_combout )))) ) ) ) # ( !\alu|ALUOut~6_combout  & ( !\alu|Mult0~16  & ( (!\exmen|MEMORYADDRESS~29_combout  & (((\alu|Add0~33_sumout  & 
// !\exmen|MEMORYADDRESS~28_combout )))) # (\exmen|MEMORYADDRESS~29_combout  & (((!\exmen|MEMORYADDRESS~28_combout )) # (\exmen|MEMORYADDRESS~54_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~29_combout ),
	.datab(!\exmen|MEMORYADDRESS~54_combout ),
	.datac(!\alu|Add0~33_sumout ),
	.datad(!\exmen|MEMORYADDRESS~28_combout ),
	.datae(!\alu|ALUOut~6_combout ),
	.dataf(!\alu|Mult0~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~55 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~55 .lut_mask = 64'h5F110A115FBB0ABB;
defparam \exmen|MEMORYADDRESS~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N9
cyclonev_lcell_comb \exmen|MEMORYADDRESS~56 (
// Equation(s):
// \exmen|MEMORYADDRESS~56_combout  = ( \alu|Add1~33_sumout  & ( \exmen|MEMORYADDRESS~31_combout  & ( ((\idex|RVALUE1[8]~_Duplicate_2_q  & \alumuxB|Output[8]~6_combout )) # (\exmen|MEMORYADDRESS~30_combout ) ) ) ) # ( !\alu|Add1~33_sumout  & ( 
// \exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~30_combout  & (\idex|RVALUE1[8]~_Duplicate_2_q  & \alumuxB|Output[8]~6_combout )) ) ) ) # ( \alu|Add1~33_sumout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & 
// \exmen|MEMORYADDRESS~55_combout ) ) ) ) # ( !\alu|Add1~33_sumout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & \exmen|MEMORYADDRESS~55_combout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~30_combout ),
	.datab(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[8]~6_combout ),
	.datad(!\exmen|MEMORYADDRESS~55_combout ),
	.datae(!\alu|Add1~33_sumout ),
	.dataf(!\exmen|MEMORYADDRESS~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~56 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~56 .lut_mask = 64'h0055005502025757;
defparam \exmen|MEMORYADDRESS~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N17
dffeas \exmen|MEMORYADDRESS[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [8]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[8] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N31
dffeas \datamen|DataOut[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[8] .is_wysiwyg = "true";
defparam \datamen|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N8
dffeas \menwb|WRITEDATA[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[8] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N23
dffeas \regbank|Register[13][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][8] .is_wysiwyg = "true";
defparam \regbank|Register[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N36
cyclonev_lcell_comb \idex|RVALUE2~84 (
// Equation(s):
// \idex|RVALUE2~84_combout  = ( \regbank|Register[14][8]~q  & ( \regbank|Register[15][8]~q  & ( ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][8]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][8]~q ))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[14][8]~q  & ( \regbank|Register[15][8]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][8]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][8]~q )))) # (\reg2|Mux3~0_combout  & 
// (\reg2|Mux4~0_combout )) ) ) ) # ( \regbank|Register[14][8]~q  & ( !\regbank|Register[15][8]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][8]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][8]~q )))) # 
// (\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout )) ) ) ) # ( !\regbank|Register[14][8]~q  & ( !\regbank|Register[15][8]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[12][8]~q ))) # (\reg2|Mux4~0_combout  & 
// (\regbank|Register[13][8]~q )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[13][8]~q ),
	.datad(!\regbank|Register[12][8]~q ),
	.datae(!\regbank|Register[14][8]~q ),
	.dataf(!\regbank|Register[15][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~84 .extended_lut = "off";
defparam \idex|RVALUE2~84 .lut_mask = 64'h028A46CE139B57DF;
defparam \idex|RVALUE2~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \idex|RVALUE2~86 (
// Equation(s):
// \idex|RVALUE2~86_combout  = ( \regbank|Register[2][8]~q  & ( \regbank|Register[1][8]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[0][8]~q ) # (\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[3][8]~q ))) ) ) ) # ( !\regbank|Register[2][8]~q  & ( \regbank|Register[1][8]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[0][8]~q ) # (\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][8]~q  & 
// (\reg2|Mux4~0_combout ))) ) ) ) # ( \regbank|Register[2][8]~q  & ( !\regbank|Register[1][8]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout  & \regbank|Register[0][8]~q )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[3][8]~q ))) ) ) ) # ( !\regbank|Register[2][8]~q  & ( !\regbank|Register[1][8]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout  & \regbank|Register[0][8]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][8]~q  & 
// (\reg2|Mux4~0_combout ))) ) ) )

	.dataa(!\regbank|Register[3][8]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[0][8]~q ),
	.datae(!\regbank|Register[2][8]~q ),
	.dataf(!\regbank|Register[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~86 .extended_lut = "off";
defparam \idex|RVALUE2~86 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \idex|RVALUE2~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N48
cyclonev_lcell_comb \idex|RVALUE2~85 (
// Equation(s):
// \idex|RVALUE2~85_combout  = ( \regbank|Register[6][8]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[7][8]~q ) ) ) ) # ( !\regbank|Register[6][8]~q  & ( \reg2|Mux3~0_combout  & ( (\reg2|Mux4~0_combout  & 
// \regbank|Register[7][8]~q ) ) ) ) # ( \regbank|Register[6][8]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[4][8]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][8]~q )) ) ) ) # ( !\regbank|Register[6][8]~q  & ( 
// !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[4][8]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][8]~q )) ) ) )

	.dataa(!\regbank|Register[5][8]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[4][8]~q ),
	.datad(!\regbank|Register[7][8]~q ),
	.datae(!\regbank|Register[6][8]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~85 .extended_lut = "off";
defparam \idex|RVALUE2~85 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \idex|RVALUE2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N21
cyclonev_lcell_comb \idex|RVALUE2~87 (
// Equation(s):
// \idex|RVALUE2~87_combout  = ( \idex|RVALUE2~86_combout  & ( \idex|RVALUE2~85_combout  & ( (!\reg2|Mux1~0_combout ) # ((\idex|RVALUE2~84_combout  & \reg2|Mux2~0_combout )) ) ) ) # ( !\idex|RVALUE2~86_combout  & ( \idex|RVALUE2~85_combout  & ( 
// (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout ) # (\idex|RVALUE2~84_combout ))) ) ) ) # ( \idex|RVALUE2~86_combout  & ( !\idex|RVALUE2~85_combout  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & 
// (\idex|RVALUE2~84_combout  & \reg2|Mux2~0_combout )) ) ) ) # ( !\idex|RVALUE2~86_combout  & ( !\idex|RVALUE2~85_combout  & ( (\idex|RVALUE2~84_combout  & (\reg2|Mux1~0_combout  & \reg2|Mux2~0_combout )) ) ) )

	.dataa(!\idex|RVALUE2~84_combout ),
	.datab(gnd),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\idex|RVALUE2~86_combout ),
	.dataf(!\idex|RVALUE2~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~87 .extended_lut = "off";
defparam \idex|RVALUE2~87 .lut_mask = 64'h0005F00500F5F0F5;
defparam \idex|RVALUE2~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \idex|RVALUE2~81 (
// Equation(s):
// \idex|RVALUE2~81_combout  = ( \regbank|Register[27][8]~q  & ( \regbank|Register[19][8]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][8]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][8]~q ))) ) ) ) # ( 
// !\regbank|Register[27][8]~q  & ( \regbank|Register[19][8]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][8]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[31][8]~q )))) ) ) ) # ( \regbank|Register[27][8]~q  & ( !\regbank|Register[19][8]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][8]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[31][8]~q )))) ) ) ) # ( !\regbank|Register[27][8]~q  & ( !\regbank|Register[19][8]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][8]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[31][8]~q )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[31][8]~q ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[23][8]~q ),
	.datae(!\regbank|Register[27][8]~q ),
	.dataf(!\regbank|Register[19][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~81 .extended_lut = "off";
defparam \idex|RVALUE2~81 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \idex|RVALUE2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N6
cyclonev_lcell_comb \idex|RVALUE2~79 (
// Equation(s):
// \idex|RVALUE2~79_combout  = ( \regbank|Register[25][8]~q  & ( \regbank|Register[17][8]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][8]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[29][8]~q )))) ) ) ) # ( 
// !\regbank|Register[25][8]~q  & ( \regbank|Register[17][8]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][8]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[29][8]~q ))))) ) ) ) # ( \regbank|Register[25][8]~q  & ( !\regbank|Register[17][8]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][8]~q )) # 
// (\reg2|Mux1~0_combout  & ((\regbank|Register[29][8]~q ))))) ) ) ) # ( !\regbank|Register[25][8]~q  & ( !\regbank|Register[17][8]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][8]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[29][8]~q ))))) ) ) )

	.dataa(!\regbank|Register[21][8]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[29][8]~q ),
	.datae(!\regbank|Register[25][8]~q ),
	.dataf(!\regbank|Register[17][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~79 .extended_lut = "off";
defparam \idex|RVALUE2~79 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \idex|RVALUE2~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \idex|RVALUE2~78 (
// Equation(s):
// \idex|RVALUE2~78_combout  = ( \regbank|Register[24][8]~q  & ( \regbank|Register[28][8]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[16][8]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[20][8]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[24][8]~q  & ( \regbank|Register[28][8]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][8]~q  & (!\reg2|Mux1~0_combout ))) # (\reg2|Mux2~0_combout  & (((\regbank|Register[20][8]~q ) # (\reg2|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[24][8]~q  & ( !\regbank|Register[28][8]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[16][8]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout  & \regbank|Register[20][8]~q )))) ) ) ) # ( 
// !\regbank|Register[24][8]~q  & ( !\regbank|Register[28][8]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[16][8]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[20][8]~q ))))) ) ) )

	.dataa(!\regbank|Register[16][8]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[20][8]~q ),
	.datae(!\regbank|Register[24][8]~q ),
	.dataf(!\regbank|Register[28][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~78 .extended_lut = "off";
defparam \idex|RVALUE2~78 .lut_mask = 64'h40704C7C43734F7F;
defparam \idex|RVALUE2~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \idex|RVALUE2~80 (
// Equation(s):
// \idex|RVALUE2~80_combout  = ( \regbank|Register[26][8]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][8]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][8]~q ))) ) ) ) # ( !\regbank|Register[26][8]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[22][8]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[30][8]~q ))) ) ) ) # ( \regbank|Register[26][8]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[18][8]~q ) # 
// (\reg2|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[26][8]~q  & ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & \regbank|Register[18][8]~q ) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\regbank|Register[18][8]~q ),
	.datac(!\regbank|Register[22][8]~q ),
	.datad(!\regbank|Register[30][8]~q ),
	.datae(!\regbank|Register[26][8]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~80 .extended_lut = "off";
defparam \idex|RVALUE2~80 .lut_mask = 64'h222277770A5F0A5F;
defparam \idex|RVALUE2~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \idex|RVALUE2~82 (
// Equation(s):
// \idex|RVALUE2~82_combout  = ( \reg2|Mux3~0_combout  & ( \idex|RVALUE2~80_combout  & ( (!\reg2|Mux4~0_combout ) # (\idex|RVALUE2~81_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( \idex|RVALUE2~80_combout  & ( (!\reg2|Mux4~0_combout  & 
// ((\idex|RVALUE2~78_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~79_combout )) ) ) ) # ( \reg2|Mux3~0_combout  & ( !\idex|RVALUE2~80_combout  & ( (\idex|RVALUE2~81_combout  & \reg2|Mux4~0_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( 
// !\idex|RVALUE2~80_combout  & ( (!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~78_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~79_combout )) ) ) )

	.dataa(!\idex|RVALUE2~81_combout ),
	.datab(!\idex|RVALUE2~79_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\idex|RVALUE2~78_combout ),
	.datae(!\reg2|Mux3~0_combout ),
	.dataf(!\idex|RVALUE2~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~82 .extended_lut = "off";
defparam \idex|RVALUE2~82 .lut_mask = 64'h03F3050503F3F5F5;
defparam \idex|RVALUE2~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N18
cyclonev_lcell_comb \idex|RVALUE2~83 (
// Equation(s):
// \idex|RVALUE2~83_combout  = ( \regbank|Register[10][8]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[11][8]~q ) ) ) ) # ( !\regbank|Register[10][8]~q  & ( \reg2|Mux3~0_combout  & ( (\regbank|Register[11][8]~q  & 
// \reg2|Mux4~0_combout ) ) ) ) # ( \regbank|Register[10][8]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[8][8]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][8]~q )) ) ) ) # ( !\regbank|Register[10][8]~q  & ( 
// !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[8][8]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][8]~q )) ) ) )

	.dataa(!\regbank|Register[11][8]~q ),
	.datab(!\regbank|Register[9][8]~q ),
	.datac(!\regbank|Register[8][8]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[10][8]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~83 .extended_lut = "off";
defparam \idex|RVALUE2~83 .lut_mask = 64'h0F330F330055FF55;
defparam \idex|RVALUE2~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N0
cyclonev_lcell_comb \idex|RVALUE2~88 (
// Equation(s):
// \idex|RVALUE2~88_combout  = ( \idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~83_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~82_combout ) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~83_combout  & ( (!\reg2|Mux0~0_combout  & 
// (\idex|RVALUE2~87_combout )) # (\reg2|Mux0~0_combout  & ((\idex|RVALUE2~82_combout ))) ) ) ) # ( \idex|RVALUE2[19]~0_combout  & ( !\idex|RVALUE2~83_combout  & ( (!\reg2|Mux0~0_combout  & (\idex|RVALUE2~87_combout )) # (\reg2|Mux0~0_combout  & 
// ((\idex|RVALUE2~82_combout ))) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  & ( !\idex|RVALUE2~83_combout  & ( (!\reg2|Mux0~0_combout  & (\idex|RVALUE2~87_combout )) # (\reg2|Mux0~0_combout  & ((\idex|RVALUE2~82_combout ))) ) ) )

	.dataa(!\reg2|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\idex|RVALUE2~87_combout ),
	.datad(!\idex|RVALUE2~82_combout ),
	.datae(!\idex|RVALUE2[19]~0_combout ),
	.dataf(!\idex|RVALUE2~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~88 .extended_lut = "off";
defparam \idex|RVALUE2~88 .lut_mask = 64'h0A5F0A5F0A5FAAFF;
defparam \idex|RVALUE2~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N2
dffeas \idex|RVALUE2[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[8] .is_wysiwyg = "true";
defparam \idex|RVALUE2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N0
cyclonev_lcell_comb \alumuxB|Output[8]~6 (
// Equation(s):
// \alumuxB|Output[8]~6_combout  = ( \idex|IMMVALUE [8] & ( (\idex|RVALUE2 [8]) # (\idex|BSELECTOR [0]) ) ) # ( !\idex|IMMVALUE [8] & ( (!\idex|BSELECTOR [0] & \idex|RVALUE2 [8]) ) )

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[8]~6 .extended_lut = "off";
defparam \alumuxB|Output[8]~6 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \alumuxB|Output[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N45
cyclonev_lcell_comb \alu|ALUOut~13 (
// Equation(s):
// \alu|ALUOut~13_combout  = ( !\idex|RVALUE1[15]~_Duplicate_2_q  & ( !\alumuxB|Output[15]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[15]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~13 .extended_lut = "off";
defparam \alu|ALUOut~13 .lut_mask = 64'hFFFF000000000000;
defparam \alu|ALUOut~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~84 (
// Equation(s):
// \exmen|MEMORYADDRESS~84_combout  = ( \exmen|MEMORYADDRESS~29_combout  & ( \alu|ALUOut~13_combout  & ( (\exmen|MEMORYADDRESS~83_combout  & \exmen|MEMORYADDRESS~28_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~29_combout  & ( \alu|ALUOut~13_combout  & ( 
// (!\exmen|MEMORYADDRESS~28_combout  & (\alu|Add0~61_sumout )) # (\exmen|MEMORYADDRESS~28_combout  & ((\alu|Mult0~23 ))) ) ) ) # ( \exmen|MEMORYADDRESS~29_combout  & ( !\alu|ALUOut~13_combout  & ( (!\exmen|MEMORYADDRESS~28_combout ) # 
// (\exmen|MEMORYADDRESS~83_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~29_combout  & ( !\alu|ALUOut~13_combout  & ( (!\exmen|MEMORYADDRESS~28_combout  & (\alu|Add0~61_sumout )) # (\exmen|MEMORYADDRESS~28_combout  & ((\alu|Mult0~23 ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~83_combout ),
	.datab(!\alu|Add0~61_sumout ),
	.datac(!\alu|Mult0~23 ),
	.datad(!\exmen|MEMORYADDRESS~28_combout ),
	.datae(!\exmen|MEMORYADDRESS~29_combout ),
	.dataf(!\alu|ALUOut~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~84 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~84 .lut_mask = 64'h330FFF55330F0055;
defparam \exmen|MEMORYADDRESS~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~76 (
// Equation(s):
// \exmen|MEMORYADDRESS~76_combout  = ( \alumuxB|Output[2]~3_combout  & ( \alu|ShiftRight0~25_combout  & ( (\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~23_combout ) ) ) ) # ( !\alumuxB|Output[2]~3_combout  & ( \alu|ShiftRight0~25_combout  & ( 
// (!\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~22_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~24_combout ))) ) ) ) # ( \alumuxB|Output[2]~3_combout  & ( !\alu|ShiftRight0~25_combout  & ( (\alu|ShiftRight0~23_combout  & 
// !\alumuxB|Output[3]~2_combout ) ) ) ) # ( !\alumuxB|Output[2]~3_combout  & ( !\alu|ShiftRight0~25_combout  & ( (!\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~22_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~24_combout ))) ) ) )

	.dataa(!\alu|ShiftRight0~22_combout ),
	.datab(!\alu|ShiftRight0~23_combout ),
	.datac(!\alu|ShiftRight0~24_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alumuxB|Output[2]~3_combout ),
	.dataf(!\alu|ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~76 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~76 .lut_mask = 64'h550F3300550F33FF;
defparam \exmen|MEMORYADDRESS~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~77 (
// Equation(s):
// \exmen|MEMORYADDRESS~77_combout  = ( \alu|ShiftLeft0~1_combout  & ( \alu|ShiftRight0~26_combout  & ( (!\exmen|MEMORYADDRESS~26_combout  & (((\exmen|MEMORYADDRESS~76_combout  & \exmen|MEMORYADDRESS~24_combout )))) # (\exmen|MEMORYADDRESS~26_combout  & 
// (((!\exmen|MEMORYADDRESS~24_combout )) # (\alu|ShiftLeft0~27_combout ))) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( \alu|ShiftRight0~26_combout  & ( (\exmen|MEMORYADDRESS~24_combout  & ((!\exmen|MEMORYADDRESS~26_combout  & ((\exmen|MEMORYADDRESS~76_combout 
// ))) # (\exmen|MEMORYADDRESS~26_combout  & (\alu|ShiftLeft0~27_combout )))) ) ) ) # ( \alu|ShiftLeft0~1_combout  & ( !\alu|ShiftRight0~26_combout  & ( (\exmen|MEMORYADDRESS~24_combout  & ((!\exmen|MEMORYADDRESS~26_combout  & 
// ((\exmen|MEMORYADDRESS~76_combout ))) # (\exmen|MEMORYADDRESS~26_combout  & (\alu|ShiftLeft0~27_combout )))) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( !\alu|ShiftRight0~26_combout  & ( (\exmen|MEMORYADDRESS~24_combout  & ((!\exmen|MEMORYADDRESS~26_combout 
//  & ((\exmen|MEMORYADDRESS~76_combout ))) # (\exmen|MEMORYADDRESS~26_combout  & (\alu|ShiftLeft0~27_combout )))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~26_combout ),
	.datab(!\alu|ShiftLeft0~27_combout ),
	.datac(!\exmen|MEMORYADDRESS~76_combout ),
	.datad(!\exmen|MEMORYADDRESS~24_combout ),
	.datae(!\alu|ShiftLeft0~1_combout ),
	.dataf(!\alu|ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~77 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~77 .lut_mask = 64'h001B001B001B551B;
defparam \exmen|MEMORYADDRESS~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N9
cyclonev_lcell_comb \alu|ALUOut~12 (
// Equation(s):
// \alu|ALUOut~12_combout  = ( !\idex|RVALUE1[14]~_Duplicate_2_q  & ( !\alumuxB|Output[14]~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[14]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~12 .extended_lut = "off";
defparam \alu|ALUOut~12 .lut_mask = 64'hFFFF000000000000;
defparam \alu|ALUOut~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS~78 (
// Equation(s):
// \exmen|MEMORYADDRESS~78_combout  = ( \alu|ALUOut~12_combout  & ( \exmen|MEMORYADDRESS~28_combout  & ( (!\exmen|MEMORYADDRESS~29_combout  & (\alu|Mult0~22 )) # (\exmen|MEMORYADDRESS~29_combout  & ((\exmen|MEMORYADDRESS~77_combout ))) ) ) ) # ( 
// !\alu|ALUOut~12_combout  & ( \exmen|MEMORYADDRESS~28_combout  & ( (!\exmen|MEMORYADDRESS~29_combout  & (\alu|Mult0~22 )) # (\exmen|MEMORYADDRESS~29_combout  & ((\exmen|MEMORYADDRESS~77_combout ))) ) ) ) # ( \alu|ALUOut~12_combout  & ( 
// !\exmen|MEMORYADDRESS~28_combout  & ( (!\exmen|MEMORYADDRESS~29_combout  & \alu|Add0~57_sumout ) ) ) ) # ( !\alu|ALUOut~12_combout  & ( !\exmen|MEMORYADDRESS~28_combout  & ( (\alu|Add0~57_sumout ) # (\exmen|MEMORYADDRESS~29_combout ) ) ) )

	.dataa(!\alu|Mult0~22 ),
	.datab(!\exmen|MEMORYADDRESS~29_combout ),
	.datac(!\alu|Add0~57_sumout ),
	.datad(!\exmen|MEMORYADDRESS~77_combout ),
	.datae(!\alu|ALUOut~12_combout ),
	.dataf(!\exmen|MEMORYADDRESS~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~78 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~78 .lut_mask = 64'h3F3F0C0C44774477;
defparam \exmen|MEMORYADDRESS~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N6
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0_combout  = ( \exmen|MEMORYADDRESS~84_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~222_combout  & (\exmen|MEMORYADDRESS~74_combout  & 
// (!\exmen|MEMORYADDRESS~226_combout  & !\exmen|MEMORYADDRESS~75_combout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~84_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~222_combout  & (\exmen|MEMORYADDRESS~74_combout  & 
// (!\exmen|MEMORYADDRESS~226_combout  & !\exmen|MEMORYADDRESS~75_combout ))) ) ) ) # ( \exmen|MEMORYADDRESS~84_combout  & ( !\exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~74_combout  & (!\exmen|MEMORYADDRESS~226_combout  & 
// ((\exmen|MEMORYADDRESS~75_combout ) # (\exmen|MEMORYADDRESS~222_combout )))) ) ) ) # ( !\exmen|MEMORYADDRESS~84_combout  & ( !\exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~222_combout  & (\exmen|MEMORYADDRESS~74_combout  & 
// !\exmen|MEMORYADDRESS~226_combout )) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~222_combout ),
	.datab(!\exmen|MEMORYADDRESS~74_combout ),
	.datac(!\exmen|MEMORYADDRESS~226_combout ),
	.datad(!\exmen|MEMORYADDRESS~75_combout ),
	.datae(!\exmen|MEMORYADDRESS~84_combout ),
	.dataf(!\exmen|MEMORYADDRESS~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0 .lut_mask = 64'h1010103010001000;
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N23
dffeas \exmen|DATAIN[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|DATAIN [6]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|DATAIN[6] .is_wysiwyg = "true";
defparam \exmen|DATAIN[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~22 (
// Equation(s):
// \exmen|MEMORYADDRESS~22_combout  = ( \idex|RVALUE1[3]~_Duplicate_2_q  & ( \idex|RVALUE1[5]~_Duplicate_2_q  & ( ((!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[2]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[4]~_Duplicate_2_q )))) 
// # (\alumuxB|Output[0]~5_combout ) ) ) ) # ( !\idex|RVALUE1[3]~_Duplicate_2_q  & ( \idex|RVALUE1[5]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[2]~_Duplicate_2_q  & (!\alumuxB|Output[0]~5_combout ))) # (\alumuxB|Output[1]~4_combout 
//  & (((\idex|RVALUE1[4]~_Duplicate_2_q ) # (\alumuxB|Output[0]~5_combout )))) ) ) ) # ( \idex|RVALUE1[3]~_Duplicate_2_q  & ( !\idex|RVALUE1[5]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout )) # 
// (\idex|RVALUE1[2]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout  & \idex|RVALUE1[4]~_Duplicate_2_q )))) ) ) ) # ( !\idex|RVALUE1[3]~_Duplicate_2_q  & ( !\idex|RVALUE1[5]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[2]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[4]~_Duplicate_2_q ))))) ) ) )

	.dataa(!\alumuxB|Output[1]~4_combout ),
	.datab(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[0]~5_combout ),
	.datad(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~22 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~22 .lut_mask = 64'h20702A7A25752F7F;
defparam \exmen|MEMORYADDRESS~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N0
cyclonev_lcell_comb \alu|ShiftRight0~20 (
// Equation(s):
// \alu|ShiftRight0~20_combout  = ( \idex|RVALUE1[7]~_Duplicate_2_q  & ( \idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (((\idex|RVALUE1[6]~_Duplicate_2_q ) # (\alumuxB|Output[0]~5_combout )))) # (\alumuxB|Output[1]~4_combout  & 
// (((!\alumuxB|Output[0]~5_combout )) # (\idex|RVALUE1[9]~_Duplicate_2_q ))) ) ) ) # ( !\idex|RVALUE1[7]~_Duplicate_2_q  & ( \idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout  & 
// \idex|RVALUE1[6]~_Duplicate_2_q )))) # (\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout )) # (\idex|RVALUE1[9]~_Duplicate_2_q ))) ) ) ) # ( \idex|RVALUE1[7]~_Duplicate_2_q  & ( !\idex|RVALUE1[8]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[1]~4_combout  & (((\idex|RVALUE1[6]~_Duplicate_2_q ) # (\alumuxB|Output[0]~5_combout )))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[9]~_Duplicate_2_q  & (\alumuxB|Output[0]~5_combout ))) ) ) ) # ( !\idex|RVALUE1[7]~_Duplicate_2_q 
//  & ( !\idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (((!\alumuxB|Output[0]~5_combout  & \idex|RVALUE1[6]~_Duplicate_2_q )))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[9]~_Duplicate_2_q  & (\alumuxB|Output[0]~5_combout ))) 
// ) ) )

	.dataa(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\alumuxB|Output[0]~5_combout ),
	.datad(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~20 .extended_lut = "off";
defparam \alu|ShiftRight0~20 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \alu|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~23 (
// Equation(s):
// \exmen|MEMORYADDRESS~23_combout  = ( \exmen|MEMORYADDRESS~22_combout  & ( \alu|ShiftRight0~20_combout  & ( (!\alumuxB|Output[3]~2_combout ) # ((!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftRight0~21_combout ))) # (\alumuxB|Output[2]~3_combout  & 
// (\alu|ShiftRight0~22_combout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~22_combout  & ( \alu|ShiftRight0~20_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout  & \alu|ShiftRight0~21_combout )))) # (\alumuxB|Output[2]~3_combout  & 
// (((!\alumuxB|Output[3]~2_combout )) # (\alu|ShiftRight0~22_combout ))) ) ) ) # ( \exmen|MEMORYADDRESS~22_combout  & ( !\alu|ShiftRight0~20_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~21_combout 
// )))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~22_combout  & (\alumuxB|Output[3]~2_combout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~22_combout  & ( !\alu|ShiftRight0~20_combout  & ( (\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout  & 
// ((\alu|ShiftRight0~21_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~22_combout )))) ) ) )

	.dataa(!\alu|ShiftRight0~22_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alumuxB|Output[3]~2_combout ),
	.datad(!\alu|ShiftRight0~21_combout ),
	.datae(!\exmen|MEMORYADDRESS~22_combout ),
	.dataf(!\alu|ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~23 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~23 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \exmen|MEMORYADDRESS~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N39
cyclonev_lcell_comb \exmen|MEMORYADDRESS~27 (
// Equation(s):
// \exmen|MEMORYADDRESS~27_combout  = ( \exmen|MEMORYADDRESS~24_combout  & ( \alu|ShiftLeft0~1_combout  & ( (!\exmen|MEMORYADDRESS~26_combout  & (\exmen|MEMORYADDRESS~23_combout )) # (\exmen|MEMORYADDRESS~26_combout  & ((\alu|ShiftLeft0~3_combout ))) ) ) ) # 
// ( !\exmen|MEMORYADDRESS~24_combout  & ( \alu|ShiftLeft0~1_combout  & ( (\exmen|MEMORYADDRESS~26_combout  & \alu|ShiftRight0~27_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~24_combout  & ( !\alu|ShiftLeft0~1_combout  & ( (!\exmen|MEMORYADDRESS~26_combout  & 
// \exmen|MEMORYADDRESS~23_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~24_combout  & ( !\alu|ShiftLeft0~1_combout  & ( (\exmen|MEMORYADDRESS~26_combout  & \alu|ShiftRight0~27_combout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~26_combout ),
	.datab(!\alu|ShiftRight0~27_combout ),
	.datac(!\exmen|MEMORYADDRESS~23_combout ),
	.datad(!\alu|ShiftLeft0~3_combout ),
	.datae(!\exmen|MEMORYADDRESS~24_combout ),
	.dataf(!\alu|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~27 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~27 .lut_mask = 64'h11110A0A11110A5F;
defparam \exmen|MEMORYADDRESS~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N27
cyclonev_lcell_comb \exmen|MEMORYADDRESS~132 (
// Equation(s):
// \exmen|MEMORYADDRESS~132_combout  = ( \idex|RVALUE1[2]~_Duplicate_2_q  & ( \exmen|MEMORYADDRESS~30_combout  & ( (\exmen|MEMORYADDRESS~31_combout ) # (\exmen|MEMORYADDRESS~27_combout ) ) ) ) # ( !\idex|RVALUE1[2]~_Duplicate_2_q  & ( 
// \exmen|MEMORYADDRESS~30_combout  & ( (\exmen|MEMORYADDRESS~31_combout ) # (\exmen|MEMORYADDRESS~27_combout ) ) ) ) # ( \idex|RVALUE1[2]~_Duplicate_2_q  & ( !\exmen|MEMORYADDRESS~30_combout  & ( (\alumuxB|Output[2]~3_combout  & 
// \exmen|MEMORYADDRESS~31_combout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~27_combout ),
	.datab(gnd),
	.datac(!\alumuxB|Output[2]~3_combout ),
	.datad(!\exmen|MEMORYADDRESS~31_combout ),
	.datae(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.dataf(!\exmen|MEMORYADDRESS~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~132 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~132 .lut_mask = 64'h0000000F55FF55FF;
defparam \exmen|MEMORYADDRESS~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N12
cyclonev_lcell_comb \alu|ALUOut~0 (
// Equation(s):
// \alu|ALUOut~0_combout  = ( !\alumuxB|Output[2]~3_combout  & ( !\idex|RVALUE1[2]~_Duplicate_2_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alumuxB|Output[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~0 .extended_lut = "off";
defparam \alu|ALUOut~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu|ALUOut~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~133 (
// Equation(s):
// \exmen|MEMORYADDRESS~133_combout  = ( \alu|Add0~9_sumout  & ( \alu|ALUOut~0_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & ((!\exmen|MEMORYADDRESS~29_combout ) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) ) # ( !\alu|Add0~9_sumout  & ( 
// \alu|ALUOut~0_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & (((!\exmen|MEMORYADDRESS~29_combout  & \exmen|MEMORYADDRESS~28_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) ) # ( \alu|Add0~9_sumout  & ( !\alu|ALUOut~0_combout  & ( 
// (\exmen|MEMORYADDRESS~30_combout  & (((!\exmen|MEMORYADDRESS~29_combout ) # (!\exmen|MEMORYADDRESS~28_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) ) # ( !\alu|Add0~9_sumout  & ( !\alu|ALUOut~0_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & 
// ((!\exmen|MEMORYADDRESS~29_combout  $ (!\exmen|MEMORYADDRESS~28_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~31_combout ),
	.datab(!\exmen|MEMORYADDRESS~30_combout ),
	.datac(!\exmen|MEMORYADDRESS~29_combout ),
	.datad(!\exmen|MEMORYADDRESS~28_combout ),
	.datae(!\alu|Add0~9_sumout ),
	.dataf(!\alu|ALUOut~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~133 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~133 .lut_mask = 64'h1331333111313131;
defparam \exmen|MEMORYADDRESS~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N33
cyclonev_lcell_comb \exmen|MEMORYADDRESS~32 (
// Equation(s):
// \exmen|MEMORYADDRESS~32_combout  = ( \exmen|MEMORYADDRESS~31_combout  & ( \alu|Mult0~10  & ( (\exmen|MEMORYADDRESS~132_combout  & ((!\exmen|MEMORYADDRESS~133_combout ) # (\alu|Add1~9_sumout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~31_combout  & ( \alu|Mult0~10 
//  & ( ((\exmen|MEMORYADDRESS~132_combout  & \exmen|MEMORYADDRESS~28_combout )) # (\exmen|MEMORYADDRESS~133_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~31_combout  & ( !\alu|Mult0~10  & ( (\exmen|MEMORYADDRESS~132_combout  & ((!\exmen|MEMORYADDRESS~133_combout 
// ) # (\alu|Add1~9_sumout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~31_combout  & ( !\alu|Mult0~10  & ( (!\exmen|MEMORYADDRESS~28_combout  & ((\exmen|MEMORYADDRESS~133_combout ))) # (\exmen|MEMORYADDRESS~28_combout  & (\exmen|MEMORYADDRESS~132_combout  & 
// !\exmen|MEMORYADDRESS~133_combout )) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~132_combout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\exmen|MEMORYADDRESS~133_combout ),
	.datad(!\alu|Add1~9_sumout ),
	.datae(!\exmen|MEMORYADDRESS~31_combout ),
	.dataf(!\alu|Mult0~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~32 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~32 .lut_mask = 64'h1C1C50551F1F5055;
defparam \exmen|MEMORYADDRESS~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS[2]~feeder (
// Equation(s):
// \exmen|MEMORYADDRESS[2]~feeder_combout  = ( \exmen|MEMORYADDRESS~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[2]~feeder .extended_lut = "off";
defparam \exmen|MEMORYADDRESS[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \exmen|MEMORYADDRESS[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N44
dffeas \exmen|MEMORYADDRESS[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[2] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N15
cyclonev_lcell_comb \alu|ALUOut~1 (
// Equation(s):
// \alu|ALUOut~1_combout  = ( !\idex|RVALUE1[3]~_Duplicate_2_q  & ( !\alumuxB|Output[3]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alumuxB|Output[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~1 .extended_lut = "off";
defparam \alu|ALUOut~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu|ALUOut~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N51
cyclonev_lcell_comb \exmen|MEMORYADDRESS~135 (
// Equation(s):
// \exmen|MEMORYADDRESS~135_combout  = ( \alu|Add0~13_sumout  & ( \alu|ALUOut~1_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & ((!\exmen|MEMORYADDRESS~29_combout ) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) ) # ( !\alu|Add0~13_sumout  & ( 
// \alu|ALUOut~1_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & (((\exmen|MEMORYADDRESS~28_combout  & !\exmen|MEMORYADDRESS~29_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) ) # ( \alu|Add0~13_sumout  & ( !\alu|ALUOut~1_combout  & ( 
// (\exmen|MEMORYADDRESS~30_combout  & (((!\exmen|MEMORYADDRESS~28_combout ) # (!\exmen|MEMORYADDRESS~29_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) ) # ( !\alu|Add0~13_sumout  & ( !\alu|ALUOut~1_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & 
// ((!\exmen|MEMORYADDRESS~28_combout  $ (!\exmen|MEMORYADDRESS~29_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~31_combout ),
	.datab(!\exmen|MEMORYADDRESS~30_combout ),
	.datac(!\exmen|MEMORYADDRESS~28_combout ),
	.datad(!\exmen|MEMORYADDRESS~29_combout ),
	.datae(!\alu|Add0~13_sumout ),
	.dataf(!\alu|ALUOut~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~135 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~135 .lut_mask = 64'h1331333113113311;
defparam \exmen|MEMORYADDRESS~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~33 (
// Equation(s):
// \exmen|MEMORYADDRESS~33_combout  = ( \idex|RVALUE1[6]~_Duplicate_2_q  & ( \alumuxB|Output[0]~5_combout  & ( (\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[4]~_Duplicate_2_q ) ) ) ) # ( !\idex|RVALUE1[6]~_Duplicate_2_q  & ( \alumuxB|Output[0]~5_combout  
// & ( (\idex|RVALUE1[4]~_Duplicate_2_q  & !\alumuxB|Output[1]~4_combout ) ) ) ) # ( \idex|RVALUE1[6]~_Duplicate_2_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[3]~_Duplicate_2_q ))) # 
// (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[5]~_Duplicate_2_q )) ) ) ) # ( !\idex|RVALUE1[6]~_Duplicate_2_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[3]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout 
//  & (\idex|RVALUE1[5]~_Duplicate_2_q )) ) ) )

	.dataa(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.datac(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~33 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~33 .lut_mask = 64'h335533550F000FFF;
defparam \exmen|MEMORYADDRESS~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N24
cyclonev_lcell_comb \alu|ShiftRight0~30 (
// Equation(s):
// \alu|ShiftRight0~30_combout  = ( \idex|RVALUE1[16]~_Duplicate_2_q  & ( \idex|RVALUE1[15]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout ) # ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[17]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & 
// ((\idex|RVALUE1[18]~_Duplicate_1_q )))) ) ) ) # ( !\idex|RVALUE1[16]~_Duplicate_2_q  & ( \idex|RVALUE1[15]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & (((!\alumuxB|Output[1]~4_combout )) # (\idex|RVALUE1[17]~_Duplicate_2_q ))) # 
// (\alumuxB|Output[0]~5_combout  & (((\idex|RVALUE1[18]~_Duplicate_1_q  & \alumuxB|Output[1]~4_combout )))) ) ) ) # ( \idex|RVALUE1[16]~_Duplicate_2_q  & ( !\idex|RVALUE1[15]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & 
// (\idex|RVALUE1[17]~_Duplicate_2_q  & ((\alumuxB|Output[1]~4_combout )))) # (\alumuxB|Output[0]~5_combout  & (((!\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[18]~_Duplicate_1_q )))) ) ) ) # ( !\idex|RVALUE1[16]~_Duplicate_2_q  & ( 
// !\idex|RVALUE1[15]~_Duplicate_2_q  & ( (\alumuxB|Output[1]~4_combout  & ((!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[17]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[18]~_Duplicate_1_q ))))) ) ) )

	.dataa(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[0]~5_combout ),
	.datac(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~30 .extended_lut = "off";
defparam \alu|ShiftRight0~30 .lut_mask = 64'h00473347CC47FF47;
defparam \alu|ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N6
cyclonev_lcell_comb \alu|ShiftRight0~28 (
// Equation(s):
// \alu|ShiftRight0~28_combout  = ( \idex|RVALUE1[10]~_Duplicate_2_q  & ( \idex|RVALUE1[8]~_Duplicate_2_q  & ( ((!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[7]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[9]~_Duplicate_2_q ))) # 
// (\alumuxB|Output[0]~5_combout ) ) ) ) # ( !\idex|RVALUE1[10]~_Duplicate_2_q  & ( \idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & (((\idex|RVALUE1[7]~_Duplicate_2_q ) # (\alumuxB|Output[0]~5_combout )))) # 
// (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[9]~_Duplicate_2_q  & (!\alumuxB|Output[0]~5_combout ))) ) ) ) # ( \idex|RVALUE1[10]~_Duplicate_2_q  & ( !\idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & 
// (((!\alumuxB|Output[0]~5_combout  & \idex|RVALUE1[7]~_Duplicate_2_q )))) # (\alumuxB|Output[1]~4_combout  & (((\alumuxB|Output[0]~5_combout )) # (\idex|RVALUE1[9]~_Duplicate_2_q ))) ) ) ) # ( !\idex|RVALUE1[10]~_Duplicate_2_q  & ( 
// !\idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[7]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[9]~_Duplicate_2_q )))) ) ) )

	.dataa(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\alumuxB|Output[0]~5_combout ),
	.datad(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~28 .extended_lut = "off";
defparam \alu|ShiftRight0~28 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \alu|ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N18
cyclonev_lcell_comb \alu|ShiftRight0~29 (
// Equation(s):
// \alu|ShiftRight0~29_combout  = ( \alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[11]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[13]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[14]~_Duplicate_2_q ))) ) ) ) 
// # ( !\alumuxB|Output[1]~4_combout  & ( \idex|RVALUE1[11]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[12]~_Duplicate_2_q ) ) ) ) # ( \alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[11]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[13]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[14]~_Duplicate_2_q ))) ) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( !\idex|RVALUE1[11]~_Duplicate_2_q  & ( 
// (\alumuxB|Output[0]~5_combout  & \idex|RVALUE1[12]~_Duplicate_2_q ) ) ) )

	.dataa(!\alumuxB|Output[0]~5_combout ),
	.datab(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datac(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datae(!\alumuxB|Output[1]~4_combout ),
	.dataf(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~29 .extended_lut = "off";
defparam \alu|ShiftRight0~29 .lut_mask = 64'h00552727AAFF2727;
defparam \alu|ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~34 (
// Equation(s):
// \exmen|MEMORYADDRESS~34_combout  = ( \alu|ShiftRight0~28_combout  & ( \alu|ShiftRight0~29_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((\alumuxB|Output[2]~3_combout )) # (\exmen|MEMORYADDRESS~33_combout ))) # (\alumuxB|Output[3]~2_combout  & 
// (((!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~30_combout )))) ) ) ) # ( !\alu|ShiftRight0~28_combout  & ( \alu|ShiftRight0~29_combout  & ( (!\alumuxB|Output[3]~2_combout  & (\exmen|MEMORYADDRESS~33_combout  & (!\alumuxB|Output[2]~3_combout ))) # 
// (\alumuxB|Output[3]~2_combout  & (((!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~30_combout )))) ) ) ) # ( \alu|ShiftRight0~28_combout  & ( !\alu|ShiftRight0~29_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((\alumuxB|Output[2]~3_combout )) # 
// (\exmen|MEMORYADDRESS~33_combout ))) # (\alumuxB|Output[3]~2_combout  & (((\alumuxB|Output[2]~3_combout  & \alu|ShiftRight0~30_combout )))) ) ) ) # ( !\alu|ShiftRight0~28_combout  & ( !\alu|ShiftRight0~29_combout  & ( (!\alumuxB|Output[3]~2_combout  & 
// (\exmen|MEMORYADDRESS~33_combout  & (!\alumuxB|Output[2]~3_combout ))) # (\alumuxB|Output[3]~2_combout  & (((\alumuxB|Output[2]~3_combout  & \alu|ShiftRight0~30_combout )))) ) ) )

	.dataa(!\alumuxB|Output[3]~2_combout ),
	.datab(!\exmen|MEMORYADDRESS~33_combout ),
	.datac(!\alumuxB|Output[2]~3_combout ),
	.datad(!\alu|ShiftRight0~30_combout ),
	.datae(!\alu|ShiftRight0~28_combout ),
	.dataf(!\alu|ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~34 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~34 .lut_mask = 64'h20252A2F70757A7F;
defparam \exmen|MEMORYADDRESS~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~35 (
// Equation(s):
// \exmen|MEMORYADDRESS~35_combout  = ( \exmen|MEMORYADDRESS~34_combout  & ( \alu|ShiftRight0~35_combout  & ( (!\exmen|MEMORYADDRESS~24_combout  & (((\exmen|MEMORYADDRESS~26_combout )))) # (\exmen|MEMORYADDRESS~24_combout  & 
// ((!\exmen|MEMORYADDRESS~26_combout ) # ((\alu|ShiftLeft0~1_combout  & \alu|ShiftLeft0~4_combout )))) ) ) ) # ( !\exmen|MEMORYADDRESS~34_combout  & ( \alu|ShiftRight0~35_combout  & ( (\exmen|MEMORYADDRESS~26_combout  & ((!\exmen|MEMORYADDRESS~24_combout ) 
// # ((\alu|ShiftLeft0~1_combout  & \alu|ShiftLeft0~4_combout )))) ) ) ) # ( \exmen|MEMORYADDRESS~34_combout  & ( !\alu|ShiftRight0~35_combout  & ( (\exmen|MEMORYADDRESS~24_combout  & ((!\exmen|MEMORYADDRESS~26_combout ) # ((\alu|ShiftLeft0~1_combout  & 
// \alu|ShiftLeft0~4_combout )))) ) ) ) # ( !\exmen|MEMORYADDRESS~34_combout  & ( !\alu|ShiftRight0~35_combout  & ( (\exmen|MEMORYADDRESS~24_combout  & (\alu|ShiftLeft0~1_combout  & (\alu|ShiftLeft0~4_combout  & \exmen|MEMORYADDRESS~26_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~24_combout ),
	.datab(!\alu|ShiftLeft0~1_combout ),
	.datac(!\alu|ShiftLeft0~4_combout ),
	.datad(!\exmen|MEMORYADDRESS~26_combout ),
	.datae(!\exmen|MEMORYADDRESS~34_combout ),
	.dataf(!\alu|ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~35 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~35 .lut_mask = 64'h0001550100AB55AB;
defparam \exmen|MEMORYADDRESS~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N21
cyclonev_lcell_comb \exmen|MEMORYADDRESS~134 (
// Equation(s):
// \exmen|MEMORYADDRESS~134_combout  = ( \exmen|MEMORYADDRESS~30_combout  & ( (\exmen|MEMORYADDRESS~31_combout ) # (\exmen|MEMORYADDRESS~35_combout ) ) ) # ( !\exmen|MEMORYADDRESS~30_combout  & ( (\alumuxB|Output[3]~2_combout  & 
// (\idex|RVALUE1[3]~_Duplicate_2_q  & \exmen|MEMORYADDRESS~31_combout )) ) )

	.dataa(!\exmen|MEMORYADDRESS~35_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.datad(!\exmen|MEMORYADDRESS~31_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~134 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~134 .lut_mask = 64'h0003000355FF55FF;
defparam \exmen|MEMORYADDRESS~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N39
cyclonev_lcell_comb \exmen|MEMORYADDRESS~36 (
// Equation(s):
// \exmen|MEMORYADDRESS~36_combout  = ( \exmen|MEMORYADDRESS~134_combout  & ( \alu|Mult0~11  & ( (!\exmen|MEMORYADDRESS~31_combout  & (((\exmen|MEMORYADDRESS~135_combout )) # (\exmen|MEMORYADDRESS~28_combout ))) # (\exmen|MEMORYADDRESS~31_combout  & 
// (((!\exmen|MEMORYADDRESS~135_combout ) # (\alu|Add1~13_sumout )))) ) ) ) # ( !\exmen|MEMORYADDRESS~134_combout  & ( \alu|Mult0~11  & ( (!\exmen|MEMORYADDRESS~31_combout  & \exmen|MEMORYADDRESS~135_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~134_combout  & ( 
// !\alu|Mult0~11  & ( (!\exmen|MEMORYADDRESS~31_combout  & (!\exmen|MEMORYADDRESS~28_combout  $ (((!\exmen|MEMORYADDRESS~135_combout ))))) # (\exmen|MEMORYADDRESS~31_combout  & (((!\exmen|MEMORYADDRESS~135_combout ) # (\alu|Add1~13_sumout )))) ) ) ) # ( 
// !\exmen|MEMORYADDRESS~134_combout  & ( !\alu|Mult0~11  & ( (!\exmen|MEMORYADDRESS~31_combout  & (!\exmen|MEMORYADDRESS~28_combout  & \exmen|MEMORYADDRESS~135_combout )) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~31_combout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\alu|Add1~13_sumout ),
	.datad(!\exmen|MEMORYADDRESS~135_combout ),
	.datae(!\exmen|MEMORYADDRESS~134_combout ),
	.dataf(!\alu|Mult0~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~36 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~36 .lut_mask = 64'h0088778D00AA77AF;
defparam \exmen|MEMORYADDRESS~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS[3]~feeder (
// Equation(s):
// \exmen|MEMORYADDRESS[3]~feeder_combout  = ( \exmen|MEMORYADDRESS~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[3]~feeder .extended_lut = "off";
defparam \exmen|MEMORYADDRESS[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \exmen|MEMORYADDRESS[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N50
dffeas \exmen|MEMORYADDRESS[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[3] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N18
cyclonev_lcell_comb \alu|ShiftRight0~16 (
// Equation(s):
// \alu|ShiftRight0~16_combout  = ( \idex|RVALUE1[5]~_Duplicate_2_q  & ( \alumuxB|Output[1]~4_combout  & ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[7]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[8]~_Duplicate_2_q ))) ) ) ) # 
// ( !\idex|RVALUE1[5]~_Duplicate_2_q  & ( \alumuxB|Output[1]~4_combout  & ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[7]~_Duplicate_2_q )) # (\alumuxB|Output[0]~5_combout  & ((\idex|RVALUE1[8]~_Duplicate_2_q ))) ) ) ) # ( 
// \idex|RVALUE1[5]~_Duplicate_2_q  & ( !\alumuxB|Output[1]~4_combout  & ( (!\alumuxB|Output[0]~5_combout ) # (\idex|RVALUE1[6]~_Duplicate_2_q ) ) ) ) # ( !\idex|RVALUE1[5]~_Duplicate_2_q  & ( !\alumuxB|Output[1]~4_combout  & ( (\alumuxB|Output[0]~5_combout  
// & \idex|RVALUE1[6]~_Duplicate_2_q ) ) ) )

	.dataa(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[0]~5_combout ),
	.datad(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~16 .extended_lut = "off";
defparam \alu|ShiftRight0~16 .lut_mask = 64'h000FF0FF53535353;
defparam \alu|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS~41 (
// Equation(s):
// \exmen|MEMORYADDRESS~41_combout  = ( \alu|ShiftRight0~16_combout  & ( \alumuxB|Output[3]~2_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftRight0~18_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~10_combout )) ) ) ) # ( 
// !\alu|ShiftRight0~16_combout  & ( \alumuxB|Output[3]~2_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftRight0~18_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~10_combout )) ) ) ) # ( \alu|ShiftRight0~16_combout  & ( 
// !\alumuxB|Output[3]~2_combout  & ( (!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~17_combout ) ) ) ) # ( !\alu|ShiftRight0~16_combout  & ( !\alumuxB|Output[3]~2_combout  & ( (\alu|ShiftRight0~17_combout  & \alumuxB|Output[2]~3_combout ) ) ) )

	.dataa(!\alu|ShiftRight0~17_combout ),
	.datab(!\alu|ShiftRight0~10_combout ),
	.datac(!\alu|ShiftRight0~18_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(!\alu|ShiftRight0~16_combout ),
	.dataf(!\alumuxB|Output[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~41 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~41 .lut_mask = 64'h0055FF550F330F33;
defparam \exmen|MEMORYADDRESS~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~42 (
// Equation(s):
// \exmen|MEMORYADDRESS~42_combout  = ( \alu|ShiftLeft0~9_combout  & ( (!\exmen|MEMORYADDRESS~26_combout  & (\exmen|MEMORYADDRESS~24_combout  & (\exmen|MEMORYADDRESS~41_combout ))) # (\exmen|MEMORYADDRESS~26_combout  & (((\alu|ShiftRight0~37_combout )) # 
// (\exmen|MEMORYADDRESS~24_combout ))) ) ) # ( !\alu|ShiftLeft0~9_combout  & ( (!\exmen|MEMORYADDRESS~26_combout  & (\exmen|MEMORYADDRESS~24_combout  & (\exmen|MEMORYADDRESS~41_combout ))) # (\exmen|MEMORYADDRESS~26_combout  & 
// (!\exmen|MEMORYADDRESS~24_combout  & ((\alu|ShiftRight0~37_combout )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~26_combout ),
	.datab(!\exmen|MEMORYADDRESS~24_combout ),
	.datac(!\exmen|MEMORYADDRESS~41_combout ),
	.datad(!\alu|ShiftRight0~37_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~42 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~42 .lut_mask = 64'h0246024613571357;
defparam \exmen|MEMORYADDRESS~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N36
cyclonev_lcell_comb \alu|ALUOut~3 (
// Equation(s):
// \alu|ALUOut~3_combout  = ( !\alumuxB|Output[5]~0_combout  & ( !\idex|RVALUE1[5]~_Duplicate_2_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alumuxB|Output[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~3 .extended_lut = "off";
defparam \alu|ALUOut~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu|ALUOut~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N15
cyclonev_lcell_comb \exmen|MEMORYADDRESS~43 (
// Equation(s):
// \exmen|MEMORYADDRESS~43_combout  = ( \exmen|MEMORYADDRESS~42_combout  & ( \alu|ALUOut~3_combout  & ( (!\exmen|MEMORYADDRESS~28_combout  & (\alu|Add0~21_sumout  & ((!\exmen|MEMORYADDRESS~29_combout )))) # (\exmen|MEMORYADDRESS~28_combout  & 
// (((\exmen|MEMORYADDRESS~29_combout ) # (\alu|Mult0~13 )))) ) ) ) # ( !\exmen|MEMORYADDRESS~42_combout  & ( \alu|ALUOut~3_combout  & ( (!\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout  & (\alu|Add0~21_sumout )) # 
// (\exmen|MEMORYADDRESS~28_combout  & ((\alu|Mult0~13 ))))) ) ) ) # ( \exmen|MEMORYADDRESS~42_combout  & ( !\alu|ALUOut~3_combout  & ( ((!\exmen|MEMORYADDRESS~28_combout  & (\alu|Add0~21_sumout )) # (\exmen|MEMORYADDRESS~28_combout  & ((\alu|Mult0~13 )))) # 
// (\exmen|MEMORYADDRESS~29_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~42_combout  & ( !\alu|ALUOut~3_combout  & ( (!\exmen|MEMORYADDRESS~28_combout  & (((\exmen|MEMORYADDRESS~29_combout )) # (\alu|Add0~21_sumout ))) # (\exmen|MEMORYADDRESS~28_combout  & 
// (((\alu|Mult0~13  & !\exmen|MEMORYADDRESS~29_combout )))) ) ) )

	.dataa(!\alu|Add0~21_sumout ),
	.datab(!\alu|Mult0~13 ),
	.datac(!\exmen|MEMORYADDRESS~28_combout ),
	.datad(!\exmen|MEMORYADDRESS~29_combout ),
	.datae(!\exmen|MEMORYADDRESS~42_combout ),
	.dataf(!\alu|ALUOut~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~43 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~43 .lut_mask = 64'h53F053FF5300530F;
defparam \exmen|MEMORYADDRESS~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N9
cyclonev_lcell_comb \exmen|MEMORYADDRESS~44 (
// Equation(s):
// \exmen|MEMORYADDRESS~44_combout  = ( \idex|RVALUE1[5]~_Duplicate_2_q  & ( \exmen|MEMORYADDRESS~30_combout  & ( (!\exmen|MEMORYADDRESS~31_combout  & ((\exmen|MEMORYADDRESS~43_combout ))) # (\exmen|MEMORYADDRESS~31_combout  & (\alu|Add1~21_sumout )) ) ) ) # 
// ( !\idex|RVALUE1[5]~_Duplicate_2_q  & ( \exmen|MEMORYADDRESS~30_combout  & ( (!\exmen|MEMORYADDRESS~31_combout  & ((\exmen|MEMORYADDRESS~43_combout ))) # (\exmen|MEMORYADDRESS~31_combout  & (\alu|Add1~21_sumout )) ) ) ) # ( \idex|RVALUE1[5]~_Duplicate_2_q 
//  & ( !\exmen|MEMORYADDRESS~30_combout  & ( (\exmen|MEMORYADDRESS~31_combout  & \alumuxB|Output[5]~0_combout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~31_combout ),
	.datab(!\alu|Add1~21_sumout ),
	.datac(!\exmen|MEMORYADDRESS~43_combout ),
	.datad(!\alumuxB|Output[5]~0_combout ),
	.datae(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.dataf(!\exmen|MEMORYADDRESS~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~44 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~44 .lut_mask = 64'h000000551B1B1B1B;
defparam \exmen|MEMORYADDRESS~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS[5]~feeder (
// Equation(s):
// \exmen|MEMORYADDRESS[5]~feeder_combout  = ( \exmen|MEMORYADDRESS~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[5]~feeder .extended_lut = "off";
defparam \exmen|MEMORYADDRESS[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \exmen|MEMORYADDRESS[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N56
dffeas \exmen|MEMORYADDRESS[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [5]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[5] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N18
cyclonev_lcell_comb \alu|ALUOut~4 (
// Equation(s):
// \alu|ALUOut~4_combout  = ( !\idex|RVALUE1[6]~_Duplicate_2_q  & ( !\alumuxB|Output[6]~21_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alumuxB|Output[6]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~4 .extended_lut = "off";
defparam \alu|ALUOut~4 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu|ALUOut~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~45 (
// Equation(s):
// \exmen|MEMORYADDRESS~45_combout  = ( \alu|ShiftRight0~22_combout  & ( \alu|ShiftRight0~20_combout  & ( (!\alumuxB|Output[2]~3_combout ) # ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~21_combout ))) # (\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftRight0~23_combout ))) ) ) ) # ( !\alu|ShiftRight0~22_combout  & ( \alu|ShiftRight0~20_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~21_combout )))) # (\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftRight0~23_combout  & (\alumuxB|Output[2]~3_combout ))) ) ) ) # ( \alu|ShiftRight0~22_combout  & ( !\alu|ShiftRight0~20_combout  & ( (!\alumuxB|Output[3]~2_combout  & (((\alumuxB|Output[2]~3_combout  & \alu|ShiftRight0~21_combout )))) # 
// (\alumuxB|Output[3]~2_combout  & (((!\alumuxB|Output[2]~3_combout )) # (\alu|ShiftRight0~23_combout ))) ) ) ) # ( !\alu|ShiftRight0~22_combout  & ( !\alu|ShiftRight0~20_combout  & ( (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & 
// ((\alu|ShiftRight0~21_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~23_combout )))) ) ) )

	.dataa(!\alumuxB|Output[3]~2_combout ),
	.datab(!\alu|ShiftRight0~23_combout ),
	.datac(!\alumuxB|Output[2]~3_combout ),
	.datad(!\alu|ShiftRight0~21_combout ),
	.datae(!\alu|ShiftRight0~22_combout ),
	.dataf(!\alu|ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~45 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~45 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \exmen|MEMORYADDRESS~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~46 (
// Equation(s):
// \exmen|MEMORYADDRESS~46_combout  = ( \alu|ShiftRight0~38_combout  & ( (!\exmen|MEMORYADDRESS~24_combout  & (\exmen|MEMORYADDRESS~26_combout )) # (\exmen|MEMORYADDRESS~24_combout  & ((!\exmen|MEMORYADDRESS~26_combout  & (\exmen|MEMORYADDRESS~45_combout )) 
// # (\exmen|MEMORYADDRESS~26_combout  & ((\alu|ShiftLeft0~11_combout ))))) ) ) # ( !\alu|ShiftRight0~38_combout  & ( (\exmen|MEMORYADDRESS~24_combout  & ((!\exmen|MEMORYADDRESS~26_combout  & (\exmen|MEMORYADDRESS~45_combout )) # 
// (\exmen|MEMORYADDRESS~26_combout  & ((\alu|ShiftLeft0~11_combout ))))) ) )

	.dataa(!\exmen|MEMORYADDRESS~24_combout ),
	.datab(!\exmen|MEMORYADDRESS~26_combout ),
	.datac(!\exmen|MEMORYADDRESS~45_combout ),
	.datad(!\alu|ShiftLeft0~11_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~46 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~46 .lut_mask = 64'h0415041526372637;
defparam \exmen|MEMORYADDRESS~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~47 (
// Equation(s):
// \exmen|MEMORYADDRESS~47_combout  = ( \alu|Mult0~14  & ( \alu|Add0~25_sumout  & ( (!\exmen|MEMORYADDRESS~29_combout ) # ((!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~4_combout )) # (\exmen|MEMORYADDRESS~28_combout  & ((\exmen|MEMORYADDRESS~46_combout 
// )))) ) ) ) # ( !\alu|Mult0~14  & ( \alu|Add0~25_sumout  & ( (!\exmen|MEMORYADDRESS~28_combout  & ((!\alu|ALUOut~4_combout ) # ((!\exmen|MEMORYADDRESS~29_combout )))) # (\exmen|MEMORYADDRESS~28_combout  & (((\exmen|MEMORYADDRESS~29_combout  & 
// \exmen|MEMORYADDRESS~46_combout )))) ) ) ) # ( \alu|Mult0~14  & ( !\alu|Add0~25_sumout  & ( (!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~4_combout  & (\exmen|MEMORYADDRESS~29_combout ))) # (\exmen|MEMORYADDRESS~28_combout  & 
// (((!\exmen|MEMORYADDRESS~29_combout ) # (\exmen|MEMORYADDRESS~46_combout )))) ) ) ) # ( !\alu|Mult0~14  & ( !\alu|Add0~25_sumout  & ( (\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~4_combout )) # 
// (\exmen|MEMORYADDRESS~28_combout  & ((\exmen|MEMORYADDRESS~46_combout ))))) ) ) )

	.dataa(!\alu|ALUOut~4_combout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\exmen|MEMORYADDRESS~29_combout ),
	.datad(!\exmen|MEMORYADDRESS~46_combout ),
	.datae(!\alu|Mult0~14 ),
	.dataf(!\alu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~47 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~47 .lut_mask = 64'h080B383BC8CBF8FB;
defparam \exmen|MEMORYADDRESS~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N3
cyclonev_lcell_comb \exmen|MEMORYADDRESS~48 (
// Equation(s):
// \exmen|MEMORYADDRESS~48_combout  = ( \exmen|MEMORYADDRESS~31_combout  & ( \exmen|MEMORYADDRESS~30_combout  & ( \alu|Add1~25_sumout  ) ) ) # ( !\exmen|MEMORYADDRESS~31_combout  & ( \exmen|MEMORYADDRESS~30_combout  & ( \exmen|MEMORYADDRESS~47_combout  ) ) ) 
// # ( \exmen|MEMORYADDRESS~31_combout  & ( !\exmen|MEMORYADDRESS~30_combout  & ( (\idex|RVALUE1[6]~_Duplicate_2_q  & \alumuxB|Output[6]~21_combout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~47_combout ),
	.datab(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[6]~21_combout ),
	.datad(!\alu|Add1~25_sumout ),
	.datae(!\exmen|MEMORYADDRESS~31_combout ),
	.dataf(!\exmen|MEMORYADDRESS~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~48 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~48 .lut_mask = 64'h00000303555500FF;
defparam \exmen|MEMORYADDRESS~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N41
dffeas \exmen|MEMORYADDRESS[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[6] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [6]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "BAFBFB9EFECFBFEDF3EFF7B9BFEF7CF77F3FDFEF7E7EFDFF9EEFFEF7FB37FDFF7CF6DFDFDF77DB3EFEFCEF77F3DEFCBFBF7FB9F7FBFF67EFF6FE6FF9B7F3FEEDFE7BEFF3DFD7E7DDF3F7FFB3F7F7FBFCFEFBF79FF7BBEFDCFFBFEDBDF7FCFFF7FBFBFE7FEFFB7DFDCFBF6FDFF7DEEFBFEF9FFBBF7FCFDFBBF7FBF3BFEDFDCFBFBFDCDFCF7DF9FDEFBF9FFDF7ECFFBF6EFEFF3FFBFEEFBFEFCFFDBEFF7F7CF7F37BF3FBDBF9FDFBEBDFEFCEFFEFBF7B9F7FDFDFCEFDFCDFF77E7B79F77F3BFBEFF3EFBE7BF77FB3EF7FD9EEFDFBFBCF7F7EF3FDFB7CFEF3FB75FECF7FEFFE7BBEFBE7DBF97F6FE7DEF9FFDF7DBF7CFEFFBFDE7FDFF7BDDBF7FCFDFF6F3F7FDF9D";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FB7F9F7BF3FDDEDFF7FCFFBFDDF7FBFFCFF7CFBFEFCF7FB7CFF7FDEFFEFFBFCFD7DF7FEE7DFF7B3FDFDBF3FB3BF77F3DAFFBF7DDF5F9FFDFEFDDFF73FDFDBDFF7CFFBFDEEFDFDF3FBFDFBFDF3EFDFFEFE7FEFFBF6FDBE7FDDEFFF7FF73FDFBEEFEFF3FBFBEFEFFBF9DBDDFEFFBDEF6E7BBFE5FF7DFCFBDF3FEF7DFFDFEF9FF7F7ECFF7FBDDF5CFFBFDEF7B7E7DBBEFD3F7EFBF3F7F6F3FDE7BBF9BFEDFE77BF9EFECF7EEFFE7BBEF9F7F77FB3EFDFF79FF7BFDCFEF5FBFBFFCF6EFEFEFBDFBDF3DDBFDFDEFBEDF37BFE7DFFDEFF9EFBFCF7EDCFBF77CFBF79EFFB7CDFDCF7FF77CFBFB7CF6FF3BFEEFF9F7EE7EFDFBFEFBBFE7BEDCF7E77BF9FF7B7F3BFBF9BF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "EEFF3EFBE7BFBDDFE77FDBE6FF7BFDCDFBFEFFE7BFFBF9DEDF9EFB9EFFBF9DFBBF9EEE7BFEFBF67DEFFEFCF7FDF7FDCFBFBF79FFEFFBEFF7BFBE7EF776FEFF3BFEDF9FBBEFFBFBE7EDEFBFBCFDFBDF9FFDFBFBCFF7F3FEDFBF7FBF3DFF2F7E7FDF7FDCFB6FFBFDEF77BBE7BDDF9DFF5FE7EFBCFF6DFF7EF9FDBDBFBE77F7EFECF7F7EFE77F6F9F7DEFFB3DFDFBF3F6F6FFB9BF7BE7FDFFDBE7EFCFF7F7BBDFDF3F7B7EFF7DEF6F9FBFEFBFFDF3DFF7FBF3EFFA7EFDDFCFBF7FF73F7FFB3DFDBE7BDFE7BF7BF9DFBE7BFDF7BFB9BFEDF3FEFFB79FF7E7DFBEEF7BBFE7F7F77FDFF7CF7FB7FF9B7F9BF77F9EF7CF7FCEEFCFDB7CF7BDFF7FDAEFEFE7EFEFFBE7BE";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "DFCF7EDFCFEFFBDBDB3F5EFEFF7F3FBF7EEFBFFBF3EFCDBFCFEFB7F9FEFEFFBE6EF67DEF7F3F7FB77F79DFBBFB9F7DFBFFCF7EEFF67BFEFFB3DDBFDFF7DFFEF773FEDF7F7F7E7BFBF9EEFAFF9EFDF3F7BDFDFEFDEFDBFF3DDFFDFBFECF7BFEFE77F7BFECFBF7F7F3EFE7DFBFCFDFB7F3FDFDFBCFDBF3BFB7E7EF7FF9FEFBD7FDFFCFF7BFECFFF7BDEFFBFCEBFCDFDBF9EFDE7FDFFBDBEFDFE7F7DFDE7FDF77DFFEFFF3FBFEF7DFBF7CF7F3BF7F9FF76FF3FF7F7B7BF7F3F777DFECFBF7DE7EFFEF79FBF3F6FE77FDDFFCF7EE6FEFCEFDBFE77B3FFBDFEE7EEF777FB9FF7EFBFBEFEFE7FBBF7B9FBEF7EFBFCFF7EFFB3FDFBBDFF7CFF7FBFBCEFF7BFBCDFDFF7C";
// synopsys translate_on

// Location: FF_X51_Y5_N8
dffeas \datamen|Memory_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \datamen|Memory_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N0
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode687w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode687w[3]~0_combout  = ( \exmen|MEMORYADDRESS~226_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~74_combout  & (((\exmen|MEMORYADDRESS~75_combout  & 
// \exmen|MEMORYADDRESS~84_combout )) # (\exmen|MEMORYADDRESS~222_combout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~226_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~75_combout  & (\exmen|MEMORYADDRESS~74_combout  & 
// ((\exmen|MEMORYADDRESS~84_combout ) # (\exmen|MEMORYADDRESS~222_combout )))) ) ) ) # ( \exmen|MEMORYADDRESS~226_combout  & ( !\exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~74_combout  & (((\exmen|MEMORYADDRESS~75_combout  & 
// \exmen|MEMORYADDRESS~84_combout )) # (\exmen|MEMORYADDRESS~222_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~75_combout ),
	.datab(!\exmen|MEMORYADDRESS~74_combout ),
	.datac(!\exmen|MEMORYADDRESS~222_combout ),
	.datad(!\exmen|MEMORYADDRESS~84_combout ),
	.datae(!\exmen|MEMORYADDRESS~226_combout ),
	.dataf(!\exmen|MEMORYADDRESS~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode687w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode687w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode687w[3]~0 .lut_mask = 64'h0000031301110313;
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode687w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode687w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\exmen|DATAIN [6]}),
	.portaaddr({\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,\exmen|MEMORYADDRESS~40_combout ,
\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 12;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 4095;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 12;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 4095;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000001555155451551555514554515554555545545555155555414555545554115515155550555154550545545551555515551551455145505515454455554555455154551515550555155455554145515155415455515541555455455545555550555154515515515545541555455155505155545545555105551545555545541554515455554555515550555455554555155455155515550555545555545515155155551415551555515145551550551445554555515545155451555055515515555141555151455155551415554555515454554555455541515541545545555055555155155150554555415515515555";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "54155545515455541555154555554505555455445455545505545544555415451551505555455455545554155515545151555515555505555545555455151545555450551554551515541554555515554541555115515555155551550554555541515455550555545514550551515541455554551515550551554550555545554555515555541545555455505154551515555051545555415545551555505155454554155154555550515554551555515055155515555515505554555545455455551554155155515551555451554551555451554554551555541555455414555155555051551455554154515550555554555455555450545155515545555455";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "15514551505555454554515554555555055545555455515155115415551545454555545554554155551545551555455551555415545455550545555545455541545545505555455554545551555155555415455505154554155551545555551550551514555415551551555105555455115515554555541551455545554555154455145555541551555514555541551551545555155551555055455455151550554555455550515514555505545545554155155515415545551514155455155454555155505551555455151555055155551555055154515555505551545541555155555145545554550554555155455541555451554554551455455554515554";
// synopsys translate_on

// Location: FF_X45_Y5_N23
dffeas \datamen|Memory_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \datamen|Memory_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout  = ( !\exmen|MEMORYADDRESS [13] & ( (!\datamen|Memory~0_combout  & (\exmen|MEMORYADDRESS [15] & !\exmen|MEMORYADDRESS [14])) ) )

	.dataa(!\datamen|Memory~0_combout ),
	.datab(!\exmen|MEMORYADDRESS [15]),
	.datac(!\exmen|MEMORYADDRESS [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0 .lut_mask = 64'h2020202000000000;
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N42
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0_combout  = ( !\exmen|MEMORYADDRESS~226_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (!\exmen|MEMORYADDRESS~75_combout  & (!\exmen|MEMORYADDRESS~74_combout  & 
// \exmen|MEMORYADDRESS~222_combout )) ) ) ) # ( !\exmen|MEMORYADDRESS~226_combout  & ( !\exmen|MEMORYADDRESS~78_combout  & ( (!\exmen|MEMORYADDRESS~74_combout  & (((\exmen|MEMORYADDRESS~75_combout  & \exmen|MEMORYADDRESS~84_combout )) # 
// (\exmen|MEMORYADDRESS~222_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~75_combout ),
	.datab(!\exmen|MEMORYADDRESS~74_combout ),
	.datac(!\exmen|MEMORYADDRESS~222_combout ),
	.datad(!\exmen|MEMORYADDRESS~84_combout ),
	.datae(!\exmen|MEMORYADDRESS~226_combout ),
	.dataf(!\exmen|MEMORYADDRESS~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0 .lut_mask = 64'h0C4C000008080000;
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [6]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FF7F7BBBF7CFFBF7FF79FBDDF7EFE77F7DFF73EDFDF9F7ECFDFB73EF5FBF7BBEEF9FDBF77EF3F7B7F3EFFBFCEFDEFF9F7EFFCFF7FDFB3FEFFBFECEFFBFCFDFFBBF6FFBFBF79FDFFCFDF9DEFF3FEFB7DF3F7FDFBE7DFFDFF37BBFE77BFE6FEFBFA7EFFBFEFE7EF5FBFDFB7BECF7EDF37F7BFDCFBDFBF3FDF3DDFBBFBCF6FFB3EEF7BFECF7F7B9FF7EF79FF79DFDEFEF9F6FEFCFFEFF7FDF9FBFFDBEFFBF9ED7EFEFB7DFDCDFFBBFB3EFBFBCFF7BF9FB7F9BF6FE7EF79DBFCEFDDFCF7BFE7EEF7EFD9FBFEFB9FF7FB79FECFDDFFDCFFBDBBFB9F7FBFE6FDEFE7DDF3FBF7EFFF7FCF7FBFBCF7FB3F7F6FCFB7BDFB9EFDEF3FBFEDF9FFDFCEFEFBFBDCEFBFDE77FBE";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFB3DDFDFCFF7BF9EDEFDFBF9FBFEFDF9FBFDBE7FBCF7DDFFCFDFBF9BDDFFCFBDF37FDB3EFDBE7F77DBFFBCFBFBE7BF7BFCDBDDFEFEDFBDDE7FDFDEF7BBFE7F7F7DBEF7F3EF7BCFDFBDBEFDFF3FDDEFEFF67EFFBDBBDDCFB7F9FF7F7FF7F9F7DFFE7F7FD7EFFB9F7FDF9EFF6FCF7DF3F777F7FDBDEEFFE7EDBFBFDEDEEFCFF7FB7BFEFF37F7DFB9F6FF7F9FBF7FD9FF7EDF7FBF3EFF9F7BFE7EF6F9FBFE6FBFCFFF7EFFEE7B7F3FDFFDBFCFDFBFE7F7DFD9FF7DBEFECFEFEDEFECF77F37FEFBF9EFBFFCDFDDFFD9EF7FBE7FDFEFAFBFEFFF3EF7BBFE7BF7DFBFFB3DFDEE7F7FBBE7FFBE7FB7BFBFBF9F7F7F7FB7EF7FB7EFBDFF9EBFCDFD7F3DEFFCDFEFBFFDF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "F3DFBF7E7FBFDEFBDFF7E7EFEEEF6FCFFBFDF6F7EF3FBF7FDFF9FEFF7EFDF3EDFF7CF7F7F9EFDEFCFDFBDCFFBDDF7DFDFCFFEFDEFBEFEFE6FEFF3BEBFCFBEFCEFFBFCFDFFBBF6FFBFBF79F777EFEFB7DBFE7FDEFECFEFB7DFEFF9FBBBEFFEFAFDDFF3EFECFBFB7FCFF7DFFD9FBDF7BFEFCF6FCDFFDFF7E7BEF9EF7DF3FEFDDF7EF3FDBF7FDFFDF9FB7BEFFF7CEFFBDF9FDFEEF3FBF9EFEBF9FB7FCEFEF77FCFBBE7FDEFEE7F7EF77DFEFFF3FBFDFB3FBBF7DFF7CFB7F9F7F77F3F77CFBEFE7DFF77F9DFB9FBFBFE7BBEEFCDDF9FBFF7FBF9F6EF7DCF7FDEE7EFFB7CFFEF9EFDF7F73DFF7FBF37FCDFBF3EFDEE7F7FDFBFE6FF7EFF677FBFEF9EEFF3FDFF6FCFB";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "F79FEFDFF767DFF6FE76FBEFFBEDFB7CEFE77DFF3FBEFEFF3BFE77DFFE7F7BBFF9BF7EFFB3DFDFBE7F7F7EFCF7BEFF9EFEFE77EF7F9F7BFFCF7FEFFE7BBEFBE7FDFBDBF77E7EFF9F7DF9FDF6FCFFBFDFBF9EFFDFFCF77DF7CFFBDFF7CFEEFF7BF7CFFEDFBFBEF9FDF7DFF7EFFE7F7FBDBDFF66FEF7FDE7DFFDFDF9F7FD3EFFEBE6FFBF7FDCFBF7FD9FF7FDFF7CFFEF7FDEE7FBEF76FF79F76FDFDEDF77E7FDDFBCFDF77BFEFE7FF7F6F7FD9EF7BEFEF9EFF7EF3F7FDB3FBF9FBB7FBFBDDEF77CDEF77FBFDDDBFBFE7F77B7F79FF7B6FDFCFF6FBF7F7F3F7FBB9F76E7FDFF7BFDF79DFEFF37EFBFE7BEFF9DFBEFECEFBFB3EFFBFE7EFBBFE7DF7F3EFF7FCDFB7F";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N54
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0_combout  = ( \exmen|MEMORYADDRESS~226_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (!\exmen|MEMORYADDRESS~74_combout  & (((\exmen|MEMORYADDRESS~75_combout  & 
// \exmen|MEMORYADDRESS~84_combout )) # (\exmen|MEMORYADDRESS~222_combout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~226_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~75_combout  & (!\exmen|MEMORYADDRESS~74_combout  & 
// ((\exmen|MEMORYADDRESS~84_combout ) # (\exmen|MEMORYADDRESS~222_combout )))) ) ) ) # ( \exmen|MEMORYADDRESS~226_combout  & ( !\exmen|MEMORYADDRESS~78_combout  & ( (!\exmen|MEMORYADDRESS~74_combout  & (((\exmen|MEMORYADDRESS~75_combout  & 
// \exmen|MEMORYADDRESS~84_combout )) # (\exmen|MEMORYADDRESS~222_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~75_combout ),
	.datab(!\exmen|MEMORYADDRESS~74_combout ),
	.datac(!\exmen|MEMORYADDRESS~222_combout ),
	.datad(!\exmen|MEMORYADDRESS~84_combout ),
	.datae(!\exmen|MEMORYADDRESS~226_combout ),
	.dataf(!\exmen|MEMORYADDRESS~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0 .lut_mask = 64'h00000C4C04440C4C;
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [6]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "7DFB3BFB7FF9F6F9BFEEFCFBF73FBFF9FBEBCF7EEF9EFDCF7F7FDFFE7BFFDCFBFDF7F9FBFEFE6FB7FCFDECF7F3BEFF3FFBDB3F7FDBF7F7FCFDFDFBBF6F37FDF7FB3EFBFDCFBF3F77E7F7EDE7DBF7BFECF7FFBDF9FEFFBDF3FDF3EF7DFF3DEF7F7F6F7BDFCFEFDF7BEFEFFF3FEFEF7DFDF3FAFBFBF7F9EDEFFBFEF77EEF9EDFCDFF77FE7BDFF3FBFBEEF7EE7BFD9EFFBB3DFBFE7FDEFDFF3EFDF9FF7FEFF7CDFEEFDEE7BEFDFF3F6FB7FDF9EFE77DFE7EFB73F7F7DBDEE7FDFEDEFFBF3DFFBFF9EEFBEF9FBFDF7EFF7F3EFEF77BFFDCF7F3BEFF9FDFBDDFFE7FDEFDCFFBEDFBF7CF7DDFFCFBDEEFF73EFEF7CFFF7FDEFCFFBE7BFBFBE7F7F7F73F7FDFDFF3F7F5";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "F7F7F9F7F7F7FB7EF7FB7EFBDFF9FDEFFB3FEFBFBDFF7FCDFF6FE9EFDFBFE7FDFB6F7FF7E7F7F7B77FB9FEF7EFF7FBF3F7F7DBEECFBF6FE7EEFDFBFBCEFEFDE7FDFB79FDFF3FBF7EE7FF7DFD9FEFB7BFBFF9F7BFEF3DFF7BBFCFDFFBBF9FB7DFF7F7F3FB77F7FDCFFB777EF37F7FF3DFEFB3D7EFDFECFDFDFBE7F7F6CFFEFF3FEFF7FFBE7DFF37BF3FBEEF9DFF7F9FBFF77EDFF7F7EF3EF77FCF7F7BFEFE7DDFDFE7F7BECFEF7FBDFDF9FEFFF7DFF67BDFBFCFF7FBF6F6FE7BEDFCF7BFE77DF7FE7DF73FDFEFBEF6FE7FDDF7EFEE7BBFDEFFB3F7EFEF9EFFBBFECDDFB37FB66FFBDFF67EFFBFDFCFFB7BFFBFEF9FB7DDFDFCFDFCDF7FCFF7DBCFBDFDFCF7FF73";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "DFF7EF9EFDBF9EFFBFECFBFEFF9BFEFFBF9FBF7E7BDFE6FEDFF3F77CFFBDFECFF7DBF7EFE77EFBFB3DFF7EFCEFDBCEFFEE7EFF6E7F7BFD9FF7DBBEF9FBEDCFEFDEFF7EF3EFEFEFF6FDEFF6FDF7BFF3EFCF7BFE7EFBB3EFF7DFF7CFBFBFBFFCDFEF7EE7BFBF79F7FBFE5FAFCFBDE7BFEEF9F7FCF7DFCFFEDDFE7FBFDDEFF7FF3DF7EFE7DF6FFE7EFDFF7FF3F7FDEFBDFDF3DFEDFE7FDFEFEFE7D7BFBFBDBEDF3FBFEF76FFBFE7F7F7EDEDE7DFDFBFDFF3DFBFEE6FF7CDFB7F9EFB3FDFBB7EFF7CF7DF7EFFB9DFF7EFCFEFDBCFEF3EFACEFE6FBF9FDF7F79FF7F7DFBB7FF9F7F7FE7BBEFBFCFBD9EDFE77FDDF9F7B3EFFF7E7777F3F7EF3FBFDF6FDFF7FE7FBF7F";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "DD9F7BB9EFF9FEFDFCFF7DBF9EFEFCEFB7F3EECDFBF7FBE7BBFBF9FADFDFEFD7EEFF3DBF37FB7FCF7DF3EFFB7FF9FDF7FF4FFBF77DFBF9FF7F6FBFFB9F7DFBF7FD9DFBDF3FFDFF5CFDF3FEFFDFDF3FBEFF67FBEDFBFEFE7F7FFBEDEDE7DDBFEFEEFBDBF9FDBF7FDFF7F3DFB7E7F7FBEDEDFCFDFEEF9BFEF7FB9F7EFF79FF6FBFDFDFFE7FDFDEFBEFBE7BF77CFEF77DFF7F7F3EFEEF3F7FDBF7FDF9F7EECFFBF77EFEFFE7FF77DFEFF7FE7DFEFF9BFFBDFCFBECFEFF77DFDFCFF7F7BFBFB9EEFF9BF77F9EFDE6FFBF7ECFBF7EE7DBF37F7BFCF7EE77FB3F7F77CFDFDFF37BDF9EF7FF9FF7DFEF73FBF6FDFBE7FDFFDAFDBE7EFBDF3F7FBF9BEDF9EF67FDDFB3FF";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N12
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]) # ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a41~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\datamen|Memory_rtl_0|auto_generated|ram_block1a55~portbdataout )))) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a41~portbdataout  & ((\datamen|Memory_rtl_0|auto_generated|address_reg_b [0])))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a55~portbdataout )))) ) ) ) # ( \datamen|Memory_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( 
// !\datamen|Memory_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0])) # 
// (\datamen|Memory_rtl_0|auto_generated|ram_block1a41~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (((\datamen|Memory_rtl_0|auto_generated|ram_block1a55~portbdataout  & \datamen|Memory_rtl_0|auto_generated|address_reg_b 
// [0])))) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a41~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a55~portbdataout 
// ))))) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\datamen|Memory_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datad(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h0047CC473347FF47;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N18
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout  = (!\exmen|MEMORYADDRESS [15] & (!\datamen|Memory~0_combout  & (!\exmen|MEMORYADDRESS [13] & \exmen|MEMORYADDRESS [14])))

	.dataa(!\exmen|MEMORYADDRESS [15]),
	.datab(!\datamen|Memory~0_combout ),
	.datac(!\exmen|MEMORYADDRESS [13]),
	.datad(!\exmen|MEMORYADDRESS [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0 .lut_mask = 64'h0080008000800080;
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N48
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0_combout  = ( \exmen|MEMORYADDRESS~226_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (!\exmen|MEMORYADDRESS~74_combout  & (!\exmen|MEMORYADDRESS~222_combout  & 
// ((!\exmen|MEMORYADDRESS~75_combout ) # (!\exmen|MEMORYADDRESS~84_combout )))) ) ) ) # ( !\exmen|MEMORYADDRESS~226_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~75_combout  & (!\exmen|MEMORYADDRESS~74_combout  & 
// (!\exmen|MEMORYADDRESS~222_combout  & !\exmen|MEMORYADDRESS~84_combout ))) ) ) ) # ( \exmen|MEMORYADDRESS~226_combout  & ( !\exmen|MEMORYADDRESS~78_combout  & ( (!\exmen|MEMORYADDRESS~74_combout  & (!\exmen|MEMORYADDRESS~222_combout  & 
// ((!\exmen|MEMORYADDRESS~75_combout ) # (!\exmen|MEMORYADDRESS~84_combout )))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~75_combout ),
	.datab(!\exmen|MEMORYADDRESS~74_combout ),
	.datac(!\exmen|MEMORYADDRESS~222_combout ),
	.datad(!\exmen|MEMORYADDRESS~84_combout ),
	.datae(!\exmen|MEMORYADDRESS~226_combout ),
	.dataf(!\exmen|MEMORYADDRESS~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0 .lut_mask = 64'h0000C0804000C080;
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [6]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "FFCF7FDEFDEE7DEFFEFF3BF6FECF7DFBFE7DFF7BFEF3DFF7DF3EFF6FCFEF7DEFEFF3B7BDFF73DFBDF9FDFFEF773FDF3EFF7BFDCF7BFB3BFF9EEF7FCFF7BDFFE7F7FDF7FBF9EFBFDF9F7B79FBFBFDEFF7FCFFBFBEF7F7CFEFFB7BFF79F7BDF7ECF7FEFDE7FDFBF73FBF9FF6FDFDFB3FBFDDF7FDF9BFFDBFFB3EFDFDFF3F77FCEFF6FCF7BF9FFDF7DF5EDCFF7EFDEF7F7F3FDFDEDEFEE7F7FDF77FBFE7FDBEDFBFCFEFEFDBEFDFCFF7FF7F7CFBFBCF7FF6FE7EFEFCEFAFF9F7BFCDFDBFEF9FBF7FDF3EFBDDFF7EFB77BBE7EFEFEF9FDFBD6FFBF9EDEF7FD9FBFBECFF7EF79FF67DFF7B9EFFBDFFE6FF7BFECDFBFFDCF7FDBE7BEFBF3DFF7BF9F7FD7F3BEFEFFBEF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "6FB73EFFBF9BDBFF9FBF7F9F7D7FBFFDEEF77FE7FDFBFB3F7B7BFEFCF6FE77FBDFF3F7DF3FF7BF5FDF9EF5FCFDFFBBDDBF7FCFBB7EFF6EFDDF3DDF7BFECF7FDEFCFDFDBE7FDCFEFF7DDEFFBF9FEF7EF3FEFDBEFECFB7BFBFEEDEF773EFFEDFFCFF7FBEF777F7F9EFFBFCF7EFFBFE7BBE7BFDFE7DFF7BF3FEFDEFBFDE7FB7BFEFF79FF6F7F7EFFF3F7EECFEFEFB7BEF3EF7F3DDFBFEFF9EF7FCFEFBF7B9FF7BBDFDFFE7EFEEFDFFEFFF3FEFF6DF77FF3DFEFF9DF77FF9EF7F3EFEDFCFEFFBDBBF7FCFEFDF77B7E7EFEEFDFBFE7FDFF7EFEFDFFEF3FDDFD9FB7BEFFF7F3FBFEDBFFDF3EFDFCF77DBF3DDF3F7F7DFDFEFDBAF9FBFBDEFF4EFEFBCFFEFEDE7FDE7DF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "EDFFE7BBF9FDFDDF9F6FFCFFEFEFDF7BDF3EEFDEFFBF3DFF779FBFDDE7FDFFE7BFDFBFECFBEFFEFDF3EF7F9FBFB7FF3F7EFCDFBE7BFEDF37F6FE7FDFDBEFFBFFCDFFDEFF737DFEF3EFBB9F7FB3DFDBFF9F6FF9BFFBDDF9FBD9FF7BEDFF73DEF79FBF7DEFFEFF9F7F9BDFF3FDF7FD9FDFFDFBDDF7FDFF3FFBFEFFF73FDFBDF7DBF9F7FBDDF9F7F9EF7F9FEEDE7DFDFDFEDFBDFEDFBEF7FE7FDFDDF7FBF3BFEFF3F7FEEFDBFEFEFDE77DBF9FF7FB9FBFBBFDFB7FBF7EF9F7F7F7FB7EF7FB7EFBDFF9FF7EFBDFB7E7F7FBFBF9EFFBFFCDF77FCFDEFE7EDDBFEFF9FBFEF3F7F6FCFFBBEFF7F7E7FF7FDFD9EEFF9BF77F3DFBCF5DFEFDFB7EFDF3F7FBFFCEFEDFF3DE";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "FF9FEFEBBFFDFF97EF7FDE7EFEFEE7FB7EDF7F3FBF7FDE7EFFB3EFDDF9EFFF7F9BAFCF7BE7DFF7FCFEF6FF9F7BF3FBFDF6F7D9F6DF9EFFDFFCF77DF7CEFEE77FF7BBFFCF7BEFEFDEF7BBFE7F7FB7BFEFF9F7BDFF9EEFDEFFBE7DF7EF9EFFBEFFCFDFDF6F6FCEEDFFEFEEEFDDFCF7B79FBFBDDEFF7FF9FBFBFEE5FBDFB9BEFEFFF3BFDF7EF9EF7EF9FBFB3EFFB79EFF7E6F6FCF7DFFCFFB7EFFBFBE7BBBEFD9EFF7BCFDFEF77CFEF9BFBEFFF67DF7FB9FB7DFBFFDFFE7DFDDF9FFEFDB3FBF9FF7FBEEFBFFDCEFF7DFFDFF3EFEFEFCFEFF7DFBFB9FBFBFEFE7B7B7FBE7EFDEFCFFEFFBDF3FEF3BF7DFEF3EF7F7E7EEEFFEFFBEDF773FDBEFEFF7FF3EFDBFFCFFBF";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout  = ( !\exmen|MEMORYADDRESS [15] & ( \exmen|MEMORYADDRESS [13] & ( (!\datamen|Memory~0_combout  & \exmen|MEMORYADDRESS [14]) ) ) )

	.dataa(gnd),
	.datab(!\datamen|Memory~0_combout ),
	.datac(!\exmen|MEMORYADDRESS [14]),
	.datad(gnd),
	.datae(!\exmen|MEMORYADDRESS [15]),
	.dataf(!\exmen|MEMORYADDRESS [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0 .lut_mask = 64'h000000000C0C0000;
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N24
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0_combout  = ( \exmen|MEMORYADDRESS~226_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~74_combout  & (!\exmen|MEMORYADDRESS~222_combout  & 
// ((!\exmen|MEMORYADDRESS~75_combout ) # (!\exmen|MEMORYADDRESS~84_combout )))) ) ) ) # ( !\exmen|MEMORYADDRESS~226_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~75_combout  & (\exmen|MEMORYADDRESS~74_combout  & 
// (!\exmen|MEMORYADDRESS~222_combout  & !\exmen|MEMORYADDRESS~84_combout ))) ) ) ) # ( \exmen|MEMORYADDRESS~226_combout  & ( !\exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~74_combout  & (!\exmen|MEMORYADDRESS~222_combout  & 
// ((!\exmen|MEMORYADDRESS~75_combout ) # (!\exmen|MEMORYADDRESS~84_combout )))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~75_combout ),
	.datab(!\exmen|MEMORYADDRESS~74_combout ),
	.datac(!\exmen|MEMORYADDRESS~222_combout ),
	.datad(!\exmen|MEMORYADDRESS~84_combout ),
	.datae(!\exmen|MEMORYADDRESS~226_combout ),
	.dataf(!\exmen|MEMORYADDRESS~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0 .lut_mask = 64'h0000302010003020;
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [6]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "CFBF66FEFBFF67BEFFBE7FDFF7FBFF9FF7F7BBDFBCFB6E7BFDEFE7F6FBFEFEF3FDFEFF7FCF7FEFFE7BBEFBE7DBF9BFDDF9EFBFE7B7DEFECEFDFB9FDFF779FBE7FBFFDFBCFDFF7FEFFE77FB7FCF77E6FFEFDFFCFBDFF37B7CEFFBDFECFDFFDFF7F9F7FB79EFFBFE7EFB7F3EF7F9FFDFF7DBEFF7CFEFDBEFFB7DBFDFF7DFEFFF3FBFBFBE7FDFDDDFFECF7F7DF3F7F7BE7DFF67EFF6FF9EFDBE7FF7EFB7B7CFFEFEF77EFDE7EFEDFFE7DFDFDFEDFBDFEDFBEF7FE7FDF7F67EFB7BFEFF37EFBFFD9F7DFDCFDFBF9EFDFDFCF7BF9EFF7BFB9F77F7CFDF9EFBFCFDFBDDF9F6DFBF7B7B7CFBFBF67F7FDF7EE7DFBFEFFE7FBEF7DFEFE7BFBFE6D7F37BE7BBFFBEFFBCFB";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "7FDFCFF7CFDFDFDFFE7DF7FDF7FB9F77FDF9FDFBEDF77F3F7F777DFDF3FEFFBFDF7FBCFF7FDFBCF7F3DDBFCFFF7DBF3FEDF5FEF9F7BFE7BFDBFE7BF79F7F67BFEEF3FBDEFDFB9F7F9BDFCFF7B7F3B77F7F7EEFBDDFF3F76DFB9FDDDEEFF7CFBFBFF9EEF77FCFBDCDFBDFF67DFEFFBE7FBFDDBF7F3F77BDFDF3F6DFF3EFEDFDF37F7EF3FEFF7EF76FFBF9FBBFDF3F7DEFBF7F9F6DFF7EF7F7BBF9FBFDF7DFDCF7FDFB9FBFBDD9FBFCFFBFDCFDFDDFEFDBFDFBF7CF7F3BEFE7FEF7BCFDFB7E7BEDF3BFEFF3F7FEEFDBFEFEFDE7FBF7FDD9FEFEFB7BBF3FEFEFFB9FF6FB7F7CFF7EFBDFBF67EFBFDCFFBDEEFDFF7F3EFF37BF9FFDEDE7DBDFBFEF7DF77F3DFFDDFC";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "FEEF77FDF9FDBFDCFFBDDF7F7E7FDFDEF77EF3FDEEEFFEFF7CF7FBF9BEDFCFDEFE77F7DFF79F6FFF7FCF7F6FFF37F7BFE9EFF7FDFFE7F77DFBF737FDFCDDBF9EFB9EFF7F3BEF77F3EFBFE7FBF7BBEECFB7BF7EF73EFDEFCFFBFB7CFDF3FDFDFBFEFD7FF3FD7EF7F7CDFF7BFDEE7DFBF7E7EFCF7DFCFDF7BFE7FDEFF73FDF7FDFBFB3DFFEFF7F9FDDF77F7FF3EFEFCF7FB67BBF3EFFB7E7DEFFE7DBF9DFF77FCFDF7F9FB77F7FD9DFF7F37AFE7BDFFE7B6FEFFBDBEDFE7DFCB7FF3FDEDE7DFEDCF7E777FCFEFBB9FDDF7FBFFB9EFFF7F9BEDFF3EFBE7EFB3F7FBBF9FBF7BBFFCFEDDFBF7F3FDEEFDBFEFE7EFEF5EEFFF3FEFEFDBDFF7CFBFB79EDFBF7F73F7FDF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "7E7FDFEF7E7F7FCFFBEFFB9FEFB7EFF7CFDEFDF7FB9EFFBDF3F7EDE7F67DFF77F9FDFBFDFCFEFDBEFECFFBFBDDEFF79FF7DFFDEE7FDB7EFFB3DFDFF37FDEFF9EF73F7EFB3EDFFCEFF77E7DFBCF7FF7BB9FEFEFFBBFB9FBEEF9FBDDF7BFBF9F6F77F7DF7DDBE7DEFF37EDFCFBDFCFBFCFEFBFE7FDFBBE7BDF79F7BEF7EF3BFBEF9FF7DB9FF7F3EDFCEFF6FF3DF79FEFFF76FDFBE7FBF777F7CFDFEFEE77EF7FD9FBFDFF7CEBFBFEFEFBFEFBBF9F7ED9FF7EFECFFEF7BEFF7FE7BBFFDEFEF3EFFBFBCFBEEFFE7FF7DFECFEFEBEFF7F3EDFCDFEFFBF9FBEFF3FBBBFEFF7CFFDF7FB3FBDDEFFBE7FDEFBFBFBFCFEFDDBEDF3F7DFF67FDF7DEFEF3EFDFCF7EEFF3EFB";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N51
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout  = ( !\exmen|MEMORYADDRESS [13] & ( (!\datamen|Memory~0_combout  & (!\exmen|MEMORYADDRESS [15] & !\exmen|MEMORYADDRESS [14])) ) )

	.dataa(!\datamen|Memory~0_combout ),
	.datab(!\exmen|MEMORYADDRESS [15]),
	.datac(gnd),
	.datad(!\exmen|MEMORYADDRESS [14]),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0 .lut_mask = 64'h8800880000000000;
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N36
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w[3] (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w [3] = ( !\exmen|MEMORYADDRESS~226_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (!\exmen|MEMORYADDRESS~75_combout  & (!\exmen|MEMORYADDRESS~74_combout  & !\exmen|MEMORYADDRESS~222_combout 
// )) ) ) ) # ( !\exmen|MEMORYADDRESS~226_combout  & ( !\exmen|MEMORYADDRESS~78_combout  & ( (!\exmen|MEMORYADDRESS~74_combout  & (!\exmen|MEMORYADDRESS~222_combout  & ((!\exmen|MEMORYADDRESS~75_combout ) # (!\exmen|MEMORYADDRESS~84_combout )))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~75_combout ),
	.datab(!\exmen|MEMORYADDRESS~74_combout ),
	.datac(!\exmen|MEMORYADDRESS~222_combout ),
	.datad(!\exmen|MEMORYADDRESS~84_combout ),
	.datae(!\exmen|MEMORYADDRESS~226_combout ),
	.dataf(!\exmen|MEMORYADDRESS~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w[3] .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w[3] .lut_mask = 64'hC080000080800000;
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [6]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "77EFBFDE7DFDFFDFCFBEDF3FDFF7EBDFDCF7EF7CF77FCDFEDFF3DF7CDFDF7FD9FBDFEF9DFFEDFCF7FF77FF3EF7DF7F73DFBDF9FDFEEFCFBE777FF37FF7BBFE7EFD9FBFB7FF9DFBCFDFFBFBFE7F7EFFF67F7BDDFBFFDFF9FF7FDFBDFBBE7EDBBF7F9EFDDFCFF7BF9FEDFBEF6FBFEDFE7BBFBF7FD9F7DFEF3F7BF3EFFEF7F9DFBF9F7FD9F7EDFF9FFEFF6FBFFBFE7FF7EFEF9FDFB7DFBE7BBFEFBFD9EF7FDFFCEAFEFFBB7DBF3EDBFEFDFB7EBFF9FF7DFB3FBDEEDFF79EFFBF9EF7F7CF7DF3BF7F97DEFE7DECFBFBDCFFEFF7DDFFEFCFBDDBFBFBF6FAFFCBFDEFB9EFEFDFCF6F9DFBBFE7EFBFCFDEEFCF77FBFDFF3EEF9FBF7DBB7CFF7FDEEFDFDFF9F6FF3F7FDB";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FE7DEFF3FDFBDBDFF7CFF7EEFBF79FBFFCFF7BF3FBD7CFDEFB7FBF9FB7EEFDCF7FBDF9FBFDF7CFFEF9F7F3DDDF9FEFDBCFBF7DFE9EFF7F7FF9FF7FEFDF3FBDEDFDFE7EBFBFEFDF6F6F3FB7DDFDF3DDFCFEFEF7F9F7BFF3FFDFF7FBFCF7B7F7FDF6FB7FF9DFFEDF3EF7F3BF7FBFFCF7DFCFBEFE77DFCFF7EDFF3FBF6FBFEDF6FF7FDF7FBFFCDFE7DEFF9FDEB3EFEDF9FF7F7DDDFBF9FBF3DDF7F3FBEF79FBFBDFBDDF9EFFBCF7FB7E7BFF7FF3DDF7DF3FFDEFBFDFDFE7F7DFECFF76FBFBFCFBFFAFF3B7CDFBDFCFBEF9DEEDFDFDEEFD7F3EFF9BDFCFDEDCEFF9EFDFCFF6EF9EFEFBFB9EFF7ECFBFFDF7E7BFDBFBFBEDFBBCFBDFDF3EF7E7EFFF6FF9F7DE7EFF7F";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "F2FDFEFE7DFBFCF7EFD9BFDFBFB3EFDFB9EFB7F3FDFEFBBEFEF3FDFEDF7F79F7BBFCDFFDBF9EFB9F6FBDFBF9FBFFBDE7FDFEDE7FBCFFF7BFFDE7FF7BBBFDFE7DF7F9EEFFB7FCFBDF3FEFDFEF9FFBF7DF7FDFCF7F7E77DDFF3DF79FDF7F73FDF77BFDFE7EEEF77F7E7EDFF7FBFBEDDDCFF7FDEFEF7FB9F77E7BBFB7F9DF79DFF79EFDEFE6FEF7D9DFEFFBF3DDEFDFF4F7FDDF9FBFB7E7F7CFFBFEFEFF9EFEF7D9EFEFEF9F6F7EFF7B9BFFDEF3FEFFB67FDFCFDFBBFF9DEDFCFFEFEFDEFBDDFE7EDFCDFEF77E7EFBCF7F67BFDFF7E7FBFEFAEEFF3F7F7E77EDFF3DFBFF9BF7BF67BFEFF7F9FBFEFDFD9EFFBFDFE6FDDFEE7EFDFF7FF9FB7DEEFF67BF77CFFBBFEC";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FF7DBDFDFFCDFEDFF73EFDFDFE7EFFBDCFDFEDE7EDBF7FDEDB7FE7EDDF7FDE7EFFDFBF3F7FB79FEF9FBF76F6F3FBFEFBFBEEF9F7ECDFEDF9EDFCFFEFF6FE7BDFCFFBEFF67FDDBDFBFF3DFF7EFFB9F7BFBE7FB7D7FDCFBFBFBFDBF7BFDBF7DEFFCFBFBEFCFBFEF7FCF7DBFE6FEFBFBE7BFDFF73FDFDFDCF7E6FBF9FFDFBEFE7BFFDF7DFEE7BFDFBCFFBFDDE7FDFF9FDFEFDFB7F7E7F7FBDEFBB9EFFDFFCF77DF7CF7F7DFF79F7DFFDFE7DAFEFDEEFB7FF3EEF7DFB9EFFBEFCFEFEDF3F7CFDDEF77FDFFE77F6FE7DF6F7FEFEFE7F7FDF77BFDF9F6FFBFBF77BEF773DFDCF7EDF9FF7F7BBDFEFCFDF7DBF7FCFEFEDF7F7F3EF6FFEFF7DEFBDF3DFFBFF9EEFBEFFDF";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N21
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout  = ( \exmen|MEMORYADDRESS [13] & ( (!\exmen|MEMORYADDRESS [15] & (!\datamen|Memory~0_combout  & !\exmen|MEMORYADDRESS [14])) ) )

	.dataa(!\exmen|MEMORYADDRESS [15]),
	.datab(!\datamen|Memory~0_combout ),
	.datac(gnd),
	.datad(!\exmen|MEMORYADDRESS [14]),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0 .lut_mask = 64'h0000000088008800;
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N12
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0_combout  = ( !\exmen|MEMORYADDRESS~226_combout  & ( \exmen|MEMORYADDRESS~78_combout  & ( (!\exmen|MEMORYADDRESS~75_combout  & (\exmen|MEMORYADDRESS~74_combout  & 
// !\exmen|MEMORYADDRESS~222_combout )) ) ) ) # ( !\exmen|MEMORYADDRESS~226_combout  & ( !\exmen|MEMORYADDRESS~78_combout  & ( (\exmen|MEMORYADDRESS~74_combout  & (!\exmen|MEMORYADDRESS~222_combout  & ((!\exmen|MEMORYADDRESS~75_combout ) # 
// (!\exmen|MEMORYADDRESS~84_combout )))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~75_combout ),
	.datab(!\exmen|MEMORYADDRESS~74_combout ),
	.datac(!\exmen|MEMORYADDRESS~222_combout ),
	.datad(!\exmen|MEMORYADDRESS~84_combout ),
	.datae(!\exmen|MEMORYADDRESS~226_combout ),
	.dataf(!\exmen|MEMORYADDRESS~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0 .lut_mask = 64'h3020000020200000;
defparam \datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [6]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 6;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "7B7DFF67DFEDF3DBBFDFDFAF77FCDFBF7FB9F7FDFF67F7EEDEFF7CDFF7DFF67EF7F7FF9FEFFBDEEFDF9FF77EFEFF79FEFDDF7F79EFFBBFD9F7F7ECFDFDF6FFEFF9EDFE6FF77FCFBEFBFF9FEFF7BFECF7BFFDF3EEFF9BF6FCFBECFDBB9FDFFEFFBCFBDBFCFFBFDFFDFF3FDFDDEEF7EF9EFEEFFF3FEFFBFEFF9BFEF779EDEFDFDEE7EFDF79FF7F6FCFFF7CEFF7DFF4FBFBF7CF7F6FFB3EF7EFCEFF7FF9BF7DFE7DEFF3FEFF7DDEFEFF9FBEFDFE7F7EF7EFFBFF9FF7F5EFDFE7EFBFBE7FBDBDFF7F3FBFF9EFDFCDBBFCF7BFCF7EEFF67DFF7EFE7FDBF6FEFFCFEFFF7BBDFEF3FBF7FD9FF7DDF7EFCFBD7F9FB7BF7FDE7F7FDFB76F9FBFEDCFDFF779BF7DFEE6FEFD";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "F3DB7DFFB3DFEFBCFF7F7FDF3FEFCFEFEFBDDFBDDF3F7EFF9BF6FE7EF67DFBDE7B7FF9FDFEF7F3EF7FF3FDBF7DEDF7FDBFCFEFAFDFDFF9DFDCFDFDBE7F6FBF7FBF9FDFBEFEFB7FF3FBFEEFBECF7BBE77DFF2FFBBF9EF7F9BF73EFDBFE7DFF7FCFFEFB7E7DFBF9FDFB7DFF6FB7FBFEFBFDFFE7FBEFD3FDB7EFFEF9FBBF9FDFBFBF3DFBFF3FDFDFDF9EF7F3BFDDFCF7D9FDFDF6F6F9EFBFBE7FDEFFEF73FBDFF7DFEE5FF7DFECFBFEFF7F9FDDFF73FEFDBDFEFFCFB6FFBFDEEF77CFBDF7F7F7D6EFF3EFFBFE7BEBF9EFDF3FFBFBDDF7ECDFDDFB3EFDFF7CFFBEFB7EFD9F7FDEEF9FDFBF7FF9FB7F37F6FFF3DF7FF9FBFBF37AFE7EF7E7F7FBF7DFBBF3DFF7F37DB";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "FE7DF79EFF6FE7DFB7FDFF7BFDB7CFEFEF7FDFF7F9EFF7B9FEFDFDFCFEFF7FBE7EDDBFEF9FEFEDEFFBF9FDDF6FBE7BBEF7F73DFF7DF3FDFEEF9FBE7BBF7BFEF9F7BFBE77FDEFFBE7EFDFBE7EDDFF7F7EEF7BBE7DFE6F7F9FBBDF3FBF7F7CFDFDEFCFDDDFEFF7DBEEFCFDFF5F9BFEF7EF9EFF7EFF3FBFEEDFBFEF9FF6F7EFFBFF9BFEF7E7F7EEFDFF67FDFB777BE7DFBFCEFDDF9FBDFCEFDEFE7BDDFCBFDBFE7BDFCFDEFD9FBDBF7F7F3FFDFF7EDDBCFBDDEFBFFB3F7FDEF3FF7FDBCFEE7BFBBE7FBE7FDFFDBF7FBE7FDFBFEE7FDF7BEFF72FFBEFECFDFEFFEF9EFE6FBFE7FDF7FDF3FDFF7DEFF7F3FFDF7F67EF6FBFBF9DFDEFFB9EF7EFE7FDF7FB9FBF6FDFFD";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "FFCF777FE7B7EEFECFBFEFBE7FDFF6F9FEFE6EFBBFBFCFBFF7BE7F7EDE7FBF3DFF7F3BEEFE7DDCBFFBDFDCFDFBF7FE7DFDFE7FBB7F9FBDF3DD7F9DFFEFCEFDBF3DEFF3DFF677F77CFF7FDF7F67DFF7FF73FFBF7BFFB3DF7F7CFFBFB7DFEE7BFEEFEFCF7F7F7CFF6FDF7B7DFF6FF3F7EEE7FBDFCF7B7F3DEEFFBFDEEFB73FBF6FBFEDF6FF7FDF7FBFFCFBFB7E7EFFBFB9BFEFBFBDCFBEFFBEF9FF7FEF6DBFE7EDFBDFDFCFFBEFBFEFEF9DFEFBFEF73DEFDCFEFEDEFFBCFEFFBDBF6F9EFFBFE6FAFE7BEFFE7BFF7FF3DDF7DF3F7DCDFDBFE7F7FBEF776E7FB7DDFEFE7DFF6FFCFDEF77F7FDFBEEF7F3FBFDEDEDFE7EFBBCFF7F6FBFEFF9EFEF7CFBB7F7F7BDFBBE";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N0
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a27~portbdataout ) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( 
// \datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & \datamen|Memory_rtl_0|auto_generated|ram_block1a27~portbdataout ) ) ) ) # ( 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a6~portbdataout 
// ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a20~portbdataout )) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( 
// !\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & 
// (\datamen|Memory_rtl_0|auto_generated|ram_block1a20~portbdataout )) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\datamen|Memory_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datad(!\datamen|Memory_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N24
cyclonev_lcell_comb \datamen|DataOut~6 (
// Equation(s):
// \datamen|DataOut~6_combout  = ( \exmen|MEMORYADDRESS [6] & ( (!\exmen|MEMRD [0]) # ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2] & ((\datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ))) # 
// (\datamen|Memory_rtl_0|auto_generated|address_reg_b [2] & (\datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ))) ) ) # ( !\exmen|MEMORYADDRESS [6] & ( (\exmen|MEMRD [0] & ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2] & 
// ((\datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [2] & (\datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout )))) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ),
	.datac(!\exmen|MEMRD [0]),
	.datad(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|DataOut~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|DataOut~6 .extended_lut = "off";
defparam \datamen|DataOut~6 .lut_mask = 64'h010B010BF1FBF1FB;
defparam \datamen|DataOut~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N26
dffeas \datamen|DataOut[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datamen|DataOut~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[6] .is_wysiwyg = "true";
defparam \datamen|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N27
cyclonev_lcell_comb \menwb|WRITEDATA[6]~feeder (
// Equation(s):
// \menwb|WRITEDATA[6]~feeder_combout  = ( \datamen|DataOut [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamen|DataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\menwb|WRITEDATA[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \menwb|WRITEDATA[6]~feeder .extended_lut = "off";
defparam \menwb|WRITEDATA[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \menwb|WRITEDATA[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N29
dffeas \menwb|WRITEDATA[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\menwb|WRITEDATA[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[6] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N38
dffeas \regbank|Register[7][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[7][6] .is_wysiwyg = "true";
defparam \regbank|Register[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N30
cyclonev_lcell_comb \idex|RVALUE2~107 (
// Equation(s):
// \idex|RVALUE2~107_combout  = ( \regbank|Register[6][6]~q  & ( \regbank|Register[5][6]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout ) # (\regbank|Register[4][6]~q )))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )) # 
// (\regbank|Register[7][6]~q ))) ) ) ) # ( !\regbank|Register[6][6]~q  & ( \regbank|Register[5][6]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[4][6]~q  & !\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )) # 
// (\regbank|Register[7][6]~q ))) ) ) ) # ( \regbank|Register[6][6]~q  & ( !\regbank|Register[5][6]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout ) # (\regbank|Register[4][6]~q )))) # (\reg2|Mux4~0_combout  & (\regbank|Register[7][6]~q  & 
// ((\reg2|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[6][6]~q  & ( !\regbank|Register[5][6]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[4][6]~q  & !\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (\regbank|Register[7][6]~q  & 
// ((\reg2|Mux3~0_combout )))) ) ) )

	.dataa(!\regbank|Register[7][6]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[4][6]~q ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[6][6]~q ),
	.dataf(!\regbank|Register[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~107 .extended_lut = "off";
defparam \idex|RVALUE2~107 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \idex|RVALUE2~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~108 (
// Equation(s):
// \idex|RVALUE2~108_combout  = ( \regbank|Register[2][6]~q  & ( \regbank|Register[0][6]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][6]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][6]~q )))) ) ) ) # ( 
// !\regbank|Register[2][6]~q  & ( \regbank|Register[0][6]~q  & ( (!\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][6]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[3][6]~q ))))) ) ) ) # ( \regbank|Register[2][6]~q  & ( !\regbank|Register[0][6]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][6]~q )) # 
// (\reg2|Mux3~0_combout  & ((\regbank|Register[3][6]~q ))))) ) ) ) # ( !\regbank|Register[2][6]~q  & ( !\regbank|Register[0][6]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[1][6]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[3][6]~q ))))) ) ) )

	.dataa(!\regbank|Register[1][6]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[3][6]~q ),
	.datae(!\regbank|Register[2][6]~q ),
	.dataf(!\regbank|Register[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~108 .extended_lut = "off";
defparam \idex|RVALUE2~108 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \idex|RVALUE2~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N48
cyclonev_lcell_comb \idex|RVALUE2~106 (
// Equation(s):
// \idex|RVALUE2~106_combout  = ( \regbank|Register[14][6]~q  & ( \regbank|Register[12][6]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & ((\regbank|Register[13][6]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][6]~q ))) ) ) ) # ( 
// !\regbank|Register[14][6]~q  & ( \regbank|Register[12][6]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # ((\regbank|Register[13][6]~q )))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & (\regbank|Register[15][6]~q ))) ) ) ) # ( 
// \regbank|Register[14][6]~q  & ( !\regbank|Register[12][6]~q  & ( (!\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & ((\regbank|Register[13][6]~q )))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # ((\regbank|Register[15][6]~q )))) ) ) ) # ( 
// !\regbank|Register[14][6]~q  & ( !\regbank|Register[12][6]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & ((\regbank|Register[13][6]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][6]~q )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[15][6]~q ),
	.datad(!\regbank|Register[13][6]~q ),
	.datae(!\regbank|Register[14][6]~q ),
	.dataf(!\regbank|Register[12][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~106 .extended_lut = "off";
defparam \idex|RVALUE2~106 .lut_mask = 64'h0123456789ABCDEF;
defparam \idex|RVALUE2~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N51
cyclonev_lcell_comb \idex|RVALUE2~109 (
// Equation(s):
// \idex|RVALUE2~109_combout  = ( \idex|RVALUE2~108_combout  & ( \idex|RVALUE2~106_combout  & ( (!\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout )) # (\reg2|Mux2~0_combout  & ((\idex|RVALUE2~107_combout ) # (\reg2|Mux1~0_combout ))) ) ) ) # ( 
// !\idex|RVALUE2~108_combout  & ( \idex|RVALUE2~106_combout  & ( (\reg2|Mux2~0_combout  & ((\idex|RVALUE2~107_combout ) # (\reg2|Mux1~0_combout ))) ) ) ) # ( \idex|RVALUE2~108_combout  & ( !\idex|RVALUE2~106_combout  & ( (!\reg2|Mux1~0_combout  & 
// ((!\reg2|Mux2~0_combout ) # (\idex|RVALUE2~107_combout ))) ) ) ) # ( !\idex|RVALUE2~108_combout  & ( !\idex|RVALUE2~106_combout  & ( (\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout  & \idex|RVALUE2~107_combout )) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(gnd),
	.datad(!\idex|RVALUE2~107_combout ),
	.datae(!\idex|RVALUE2~108_combout ),
	.dataf(!\idex|RVALUE2~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~109 .extended_lut = "off";
defparam \idex|RVALUE2~109 .lut_mask = 64'h004488CC115599DD;
defparam \idex|RVALUE2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \idex|RVALUE2~100 (
// Equation(s):
// \idex|RVALUE2~100_combout  = ( \regbank|Register[24][6]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[28][6]~q ) ) ) ) # ( !\regbank|Register[24][6]~q  & ( \reg2|Mux1~0_combout  & ( (\regbank|Register[28][6]~q  & 
// \reg2|Mux2~0_combout ) ) ) ) # ( \regbank|Register[24][6]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][6]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[20][6]~q ))) ) ) ) # ( !\regbank|Register[24][6]~q  & ( 
// !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][6]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[20][6]~q ))) ) ) )

	.dataa(!\regbank|Register[28][6]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\regbank|Register[16][6]~q ),
	.datad(!\regbank|Register[20][6]~q ),
	.datae(!\regbank|Register[24][6]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~100 .extended_lut = "off";
defparam \idex|RVALUE2~100 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \idex|RVALUE2~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N6
cyclonev_lcell_comb \idex|RVALUE2~103 (
// Equation(s):
// \idex|RVALUE2~103_combout  = ( \regbank|Register[27][6]~q  & ( \regbank|Register[23][6]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[19][6]~q )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[31][6]~q ))) ) ) ) # ( !\regbank|Register[27][6]~q  & ( \regbank|Register[23][6]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[19][6]~q  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )) # 
// (\regbank|Register[31][6]~q ))) ) ) ) # ( \regbank|Register[27][6]~q  & ( !\regbank|Register[23][6]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[19][6]~q )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[31][6]~q  & 
// ((\reg2|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[27][6]~q  & ( !\regbank|Register[23][6]~q  & ( (!\reg2|Mux2~0_combout  & (((\regbank|Register[19][6]~q  & !\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (\regbank|Register[31][6]~q  & 
// ((\reg2|Mux1~0_combout )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[31][6]~q ),
	.datac(!\regbank|Register[19][6]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[27][6]~q ),
	.dataf(!\regbank|Register[23][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~103 .extended_lut = "off";
defparam \idex|RVALUE2~103 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \idex|RVALUE2~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N24
cyclonev_lcell_comb \idex|RVALUE2~102 (
// Equation(s):
// \idex|RVALUE2~102_combout  = ( \regbank|Register[26][6]~q  & ( \regbank|Register[18][6]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][6]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][6]~q ))) ) ) ) # ( 
// !\regbank|Register[26][6]~q  & ( \regbank|Register[18][6]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[22][6]~q )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][6]~q  & (\reg2|Mux2~0_combout ))) ) ) ) # ( 
// \regbank|Register[26][6]~q  & ( !\regbank|Register[18][6]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[22][6]~q )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[30][6]~q ))) ) ) ) # ( 
// !\regbank|Register[26][6]~q  & ( !\regbank|Register[18][6]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][6]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][6]~q )))) ) ) )

	.dataa(!\regbank|Register[30][6]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[22][6]~q ),
	.datae(!\regbank|Register[26][6]~q ),
	.dataf(!\regbank|Register[18][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~102 .extended_lut = "off";
defparam \idex|RVALUE2~102 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \idex|RVALUE2~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N42
cyclonev_lcell_comb \idex|RVALUE2~101 (
// Equation(s):
// \idex|RVALUE2~101_combout  = ( \regbank|Register[25][6]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\regbank|Register[21][6]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[29][6]~q )) ) ) ) # ( !\regbank|Register[25][6]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\regbank|Register[21][6]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[29][6]~q )) ) ) ) # ( \regbank|Register[25][6]~q  & ( !\reg2|Mux2~0_combout  & ( (\reg2|Mux1~0_combout ) # 
// (\regbank|Register[17][6]~q ) ) ) ) # ( !\regbank|Register[25][6]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[17][6]~q  & !\reg2|Mux1~0_combout ) ) ) )

	.dataa(!\regbank|Register[17][6]~q ),
	.datab(!\regbank|Register[29][6]~q ),
	.datac(!\regbank|Register[21][6]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[25][6]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~101 .extended_lut = "off";
defparam \idex|RVALUE2~101 .lut_mask = 64'h550055FF0F330F33;
defparam \idex|RVALUE2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N24
cyclonev_lcell_comb \idex|RVALUE2~104 (
// Equation(s):
// \idex|RVALUE2~104_combout  = ( \reg2|Mux3~0_combout  & ( \idex|RVALUE2~101_combout  & ( (!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~102_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~103_combout )) ) ) ) # ( !\reg2|Mux3~0_combout  & ( 
// \idex|RVALUE2~101_combout  & ( (\reg2|Mux4~0_combout ) # (\idex|RVALUE2~100_combout ) ) ) ) # ( \reg2|Mux3~0_combout  & ( !\idex|RVALUE2~101_combout  & ( (!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~102_combout ))) # (\reg2|Mux4~0_combout  & 
// (\idex|RVALUE2~103_combout )) ) ) ) # ( !\reg2|Mux3~0_combout  & ( !\idex|RVALUE2~101_combout  & ( (\idex|RVALUE2~100_combout  & !\reg2|Mux4~0_combout ) ) ) )

	.dataa(!\idex|RVALUE2~100_combout ),
	.datab(!\idex|RVALUE2~103_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\idex|RVALUE2~102_combout ),
	.datae(!\reg2|Mux3~0_combout ),
	.dataf(!\idex|RVALUE2~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~104 .extended_lut = "off";
defparam \idex|RVALUE2~104 .lut_mask = 64'h505003F35F5F03F3;
defparam \idex|RVALUE2~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N48
cyclonev_lcell_comb \idex|RVALUE2~105 (
// Equation(s):
// \idex|RVALUE2~105_combout  = ( \regbank|Register[10][6]~q  & ( \regbank|Register[11][6]~q  & ( ((!\reg2|Mux4~0_combout  & ((\regbank|Register[8][6]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][6]~q ))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[10][6]~q  & ( \regbank|Register[11][6]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[8][6]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][6]~q )))) # (\reg2|Mux3~0_combout  & 
// (((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[10][6]~q  & ( !\regbank|Register[11][6]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[8][6]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][6]~q )))) # 
// (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[10][6]~q  & ( !\regbank|Register[11][6]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[8][6]~q ))) # (\reg2|Mux4~0_combout  & 
// (\regbank|Register[9][6]~q )))) ) ) )

	.dataa(!\regbank|Register[9][6]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[8][6]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[10][6]~q ),
	.dataf(!\regbank|Register[11][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~105 .extended_lut = "off";
defparam \idex|RVALUE2~105 .lut_mask = 64'h0C443F440C773F77;
defparam \idex|RVALUE2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N30
cyclonev_lcell_comb \idex|RVALUE2~110 (
// Equation(s):
// \idex|RVALUE2~110_combout  = ( \idex|RVALUE2~104_combout  & ( \idex|RVALUE2~105_combout  & ( ((\reg2|Mux0~0_combout ) # (\idex|RVALUE2[19]~0_combout )) # (\idex|RVALUE2~109_combout ) ) ) ) # ( !\idex|RVALUE2~104_combout  & ( \idex|RVALUE2~105_combout  & ( 
// (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2[19]~0_combout ) # (\idex|RVALUE2~109_combout ))) ) ) ) # ( \idex|RVALUE2~104_combout  & ( !\idex|RVALUE2~105_combout  & ( (\reg2|Mux0~0_combout ) # (\idex|RVALUE2~109_combout ) ) ) ) # ( !\idex|RVALUE2~104_combout 
//  & ( !\idex|RVALUE2~105_combout  & ( (\idex|RVALUE2~109_combout  & !\reg2|Mux0~0_combout ) ) ) )

	.dataa(!\idex|RVALUE2~109_combout ),
	.datab(!\idex|RVALUE2[19]~0_combout ),
	.datac(gnd),
	.datad(!\reg2|Mux0~0_combout ),
	.datae(!\idex|RVALUE2~104_combout ),
	.dataf(!\idex|RVALUE2~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~110 .extended_lut = "off";
defparam \idex|RVALUE2~110 .lut_mask = 64'h550055FF770077FF;
defparam \idex|RVALUE2~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N32
dffeas \idex|RVALUE2[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[6] .is_wysiwyg = "true";
defparam \idex|RVALUE2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \alumuxB|Output[6]~21 (
// Equation(s):
// \alumuxB|Output[6]~21_combout  = (!\idex|BSELECTOR [0] & (\idex|RVALUE2 [6])) # (\idex|BSELECTOR [0] & ((\idex|IMMVALUE [6])))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|RVALUE2 [6]),
	.datac(gnd),
	.datad(!\idex|IMMVALUE [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[6]~21 .extended_lut = "off";
defparam \alumuxB|Output[6]~21 .lut_mask = 64'h2277227722772277;
defparam \alumuxB|Output[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~65 (
// Equation(s):
// \exmen|MEMORYADDRESS~65_combout  = ( \alu|ShiftRight0~32_combout  & ( \alu|ShiftRight0~30_combout  & ( ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~29_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~31_combout ))) # 
// (\alumuxB|Output[2]~3_combout ) ) ) ) # ( !\alu|ShiftRight0~32_combout  & ( \alu|ShiftRight0~30_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~29_combout ))) # (\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftRight0~31_combout )))) # (\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout )))) ) ) ) # ( \alu|ShiftRight0~32_combout  & ( !\alu|ShiftRight0~30_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & 
// ((\alu|ShiftRight0~29_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~31_combout )))) # (\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout )))) ) ) ) # ( !\alu|ShiftRight0~32_combout  & ( !\alu|ShiftRight0~30_combout  & ( 
// (!\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~29_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~31_combout )))) ) ) )

	.dataa(!\alumuxB|Output[2]~3_combout ),
	.datab(!\alu|ShiftRight0~31_combout ),
	.datac(!\alu|ShiftRight0~29_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alu|ShiftRight0~32_combout ),
	.dataf(!\alu|ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~65 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~65 .lut_mask = 64'h0A220A775F225F77;
defparam \exmen|MEMORYADDRESS~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~66 (
// Equation(s):
// \exmen|MEMORYADDRESS~66_combout  = ( \alu|ShiftRight0~43_combout  & ( \exmen|MEMORYADDRESS~24_combout  & ( (!\exmen|MEMORYADDRESS~26_combout  & (\exmen|MEMORYADDRESS~65_combout )) # (\exmen|MEMORYADDRESS~26_combout  & ((\alu|ShiftLeft0~21_combout ))) ) ) 
// ) # ( !\alu|ShiftRight0~43_combout  & ( \exmen|MEMORYADDRESS~24_combout  & ( (!\exmen|MEMORYADDRESS~26_combout  & (\exmen|MEMORYADDRESS~65_combout )) # (\exmen|MEMORYADDRESS~26_combout  & ((\alu|ShiftLeft0~21_combout ))) ) ) ) # ( 
// \alu|ShiftRight0~43_combout  & ( !\exmen|MEMORYADDRESS~24_combout  & ( \exmen|MEMORYADDRESS~26_combout  ) ) )

	.dataa(!\exmen|MEMORYADDRESS~65_combout ),
	.datab(!\exmen|MEMORYADDRESS~26_combout ),
	.datac(!\alu|ShiftLeft0~21_combout ),
	.datad(gnd),
	.datae(!\alu|ShiftRight0~43_combout ),
	.dataf(!\exmen|MEMORYADDRESS~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~66 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~66 .lut_mask = 64'h0000333347474747;
defparam \exmen|MEMORYADDRESS~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N36
cyclonev_lcell_comb \alu|Add0~45 (
// Equation(s):
// \alu|Add0~45_sumout  = SUM(( \idex|RVALUE1[11]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [11]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [11])) ) + ( \alu|Add0~42  ))
// \alu|Add0~46  = CARRY(( \idex|RVALUE1[11]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [11]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [11])) ) + ( \alu|Add0~42  ))

	.dataa(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [11]),
	.datag(gnd),
	.cin(\alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~45_sumout ),
	.cout(\alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~45 .extended_lut = "off";
defparam \alu|Add0~45 .lut_mask = 64'h000003CF00005555;
defparam \alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~67 (
// Equation(s):
// \exmen|MEMORYADDRESS~67_combout  = ( \exmen|MEMORYADDRESS~66_combout  & ( \alu|Add0~45_sumout  & ( (!\exmen|MEMORYADDRESS~28_combout  & ((!\alu|ALUOut~9_combout ) # ((!\exmen|MEMORYADDRESS~29_combout )))) # (\exmen|MEMORYADDRESS~28_combout  & 
// (((\exmen|MEMORYADDRESS~29_combout ) # (\alu|Mult0~19 )))) ) ) ) # ( !\exmen|MEMORYADDRESS~66_combout  & ( \alu|Add0~45_sumout  & ( (!\exmen|MEMORYADDRESS~28_combout  & ((!\alu|ALUOut~9_combout ) # ((!\exmen|MEMORYADDRESS~29_combout )))) # 
// (\exmen|MEMORYADDRESS~28_combout  & (((\alu|Mult0~19  & !\exmen|MEMORYADDRESS~29_combout )))) ) ) ) # ( \exmen|MEMORYADDRESS~66_combout  & ( !\alu|Add0~45_sumout  & ( (!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~9_combout  & 
// ((\exmen|MEMORYADDRESS~29_combout )))) # (\exmen|MEMORYADDRESS~28_combout  & (((\exmen|MEMORYADDRESS~29_combout ) # (\alu|Mult0~19 )))) ) ) ) # ( !\exmen|MEMORYADDRESS~66_combout  & ( !\alu|Add0~45_sumout  & ( (!\exmen|MEMORYADDRESS~28_combout  & 
// (!\alu|ALUOut~9_combout  & ((\exmen|MEMORYADDRESS~29_combout )))) # (\exmen|MEMORYADDRESS~28_combout  & (((\alu|Mult0~19  & !\exmen|MEMORYADDRESS~29_combout )))) ) ) )

	.dataa(!\alu|ALUOut~9_combout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\alu|Mult0~19 ),
	.datad(!\exmen|MEMORYADDRESS~29_combout ),
	.datae(!\exmen|MEMORYADDRESS~66_combout ),
	.dataf(!\alu|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~67 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~67 .lut_mask = 64'h038803BBCF88CFBB;
defparam \exmen|MEMORYADDRESS~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N33
cyclonev_lcell_comb \alu|Add1~45 (
// Equation(s):
// \alu|Add1~45_sumout  = SUM(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [11]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [11])) ) + ( \idex|RVALUE1[11]~_Duplicate_2_q  ) + ( \alu|Add1~42  ))
// \alu|Add1~46  = CARRY(( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [11]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [11])) ) + ( \idex|RVALUE1[11]~_Duplicate_2_q  ) + ( \alu|Add1~42  ))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [11]),
	.datad(!\idex|RVALUE2 [11]),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(\alu|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~45_sumout ),
	.cout(\alu|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~45 .extended_lut = "off";
defparam \alu|Add1~45 .lut_mask = 64'h0000FF00000003CF;
defparam \alu|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N15
cyclonev_lcell_comb \exmen|MEMORYADDRESS~68 (
// Equation(s):
// \exmen|MEMORYADDRESS~68_combout  = ( \alu|Add1~45_sumout  & ( \exmen|MEMORYADDRESS~30_combout  & ( (\exmen|MEMORYADDRESS~31_combout ) # (\exmen|MEMORYADDRESS~67_combout ) ) ) ) # ( !\alu|Add1~45_sumout  & ( \exmen|MEMORYADDRESS~30_combout  & ( 
// (\exmen|MEMORYADDRESS~67_combout  & !\exmen|MEMORYADDRESS~31_combout ) ) ) ) # ( \alu|Add1~45_sumout  & ( !\exmen|MEMORYADDRESS~30_combout  & ( (\exmen|MEMORYADDRESS~31_combout  & (\idex|RVALUE1[11]~_Duplicate_2_q  & \alumuxB|Output[11]~10_combout )) ) ) 
// ) # ( !\alu|Add1~45_sumout  & ( !\exmen|MEMORYADDRESS~30_combout  & ( (\exmen|MEMORYADDRESS~31_combout  & (\idex|RVALUE1[11]~_Duplicate_2_q  & \alumuxB|Output[11]~10_combout )) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~67_combout ),
	.datab(!\exmen|MEMORYADDRESS~31_combout ),
	.datac(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datad(!\alumuxB|Output[11]~10_combout ),
	.datae(!\alu|Add1~45_sumout ),
	.dataf(!\exmen|MEMORYADDRESS~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~68 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~68 .lut_mask = 64'h0003000344447777;
defparam \exmen|MEMORYADDRESS~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N53
dffeas \exmen|MEMORYADDRESS[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [11]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[11] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N21
cyclonev_lcell_comb \datamen|DataOut[11]~feeder (
// Equation(s):
// \datamen|DataOut[11]~feeder_combout  = ( \exmen|MEMORYADDRESS [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|DataOut[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|DataOut[11]~feeder .extended_lut = "off";
defparam \datamen|DataOut[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datamen|DataOut[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N23
dffeas \datamen|DataOut[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datamen|DataOut[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(gnd),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[11] .is_wysiwyg = "true";
defparam \datamen|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N17
dffeas \menwb|WRITEDATA[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[11] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N19
dffeas \regbank|Register[19][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[19][11] .is_wysiwyg = "true";
defparam \regbank|Register[19][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \idex|RVALUE2~202 (
// Equation(s):
// \idex|RVALUE2~202_combout  = ( \regbank|Register[27][11]~q  & ( \regbank|Register[31][11]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][11]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[23][11]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[27][11]~q  & ( \regbank|Register[31][11]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][11]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[23][11]~q ))))) # (\reg2|Mux1~0_combout  & 
// (((\reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[27][11]~q  & ( !\regbank|Register[31][11]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][11]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[23][11]~q ))))) # 
// (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[27][11]~q  & ( !\regbank|Register[31][11]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[19][11]~q )) # (\reg2|Mux2~0_combout  & 
// ((\regbank|Register[23][11]~q ))))) ) ) )

	.dataa(!\regbank|Register[19][11]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[23][11]~q ),
	.datae(!\regbank|Register[27][11]~q ),
	.dataf(!\regbank|Register[31][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~202 .extended_lut = "off";
defparam \idex|RVALUE2~202 .lut_mask = 64'h404C707C434F737F;
defparam \idex|RVALUE2~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N48
cyclonev_lcell_comb \idex|RVALUE2~201 (
// Equation(s):
// \idex|RVALUE2~201_combout  = ( \regbank|Register[26][11]~q  & ( \regbank|Register[18][11]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][11]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][11]~q ))) ) ) ) # ( 
// !\regbank|Register[26][11]~q  & ( \regbank|Register[18][11]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][11]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[30][11]~q )))) ) ) ) # ( \regbank|Register[26][11]~q  & ( !\regbank|Register[18][11]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][11]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[30][11]~q )))) ) ) ) # ( !\regbank|Register[26][11]~q  & ( !\regbank|Register[18][11]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][11]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[30][11]~q )))) ) ) )

	.dataa(!\regbank|Register[30][11]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[22][11]~q ),
	.datae(!\regbank|Register[26][11]~q ),
	.dataf(!\regbank|Register[18][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~201 .extended_lut = "off";
defparam \idex|RVALUE2~201 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \idex|RVALUE2~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N18
cyclonev_lcell_comb \idex|RVALUE2~200 (
// Equation(s):
// \idex|RVALUE2~200_combout  = ( \regbank|Register[25][11]~q  & ( \regbank|Register[29][11]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[17][11]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][11]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[25][11]~q  & ( \regbank|Register[29][11]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[17][11]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][11]~q ))))) # (\reg2|Mux1~0_combout  & 
// (((\reg2|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[25][11]~q  & ( !\regbank|Register[29][11]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[17][11]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][11]~q ))))) # 
// (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[25][11]~q  & ( !\regbank|Register[29][11]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[17][11]~q )) # (\reg2|Mux2~0_combout  & 
// ((\regbank|Register[21][11]~q ))))) ) ) )

	.dataa(!\regbank|Register[17][11]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[21][11]~q ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[25][11]~q ),
	.dataf(!\regbank|Register[29][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~200 .extended_lut = "off";
defparam \idex|RVALUE2~200 .lut_mask = 64'h440C770C443F773F;
defparam \idex|RVALUE2~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \idex|RVALUE2~199 (
// Equation(s):
// \idex|RVALUE2~199_combout  = ( \regbank|Register[24][11]~q  & ( \regbank|Register[16][11]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][11]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[28][11]~q )))) ) ) ) # ( 
// !\regbank|Register[24][11]~q  & ( \regbank|Register[16][11]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][11]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[28][11]~q ))))) ) ) ) # ( \regbank|Register[24][11]~q  & ( !\regbank|Register[16][11]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][11]~q )) # 
// (\reg2|Mux1~0_combout  & ((\regbank|Register[28][11]~q ))))) ) ) ) # ( !\regbank|Register[24][11]~q  & ( !\regbank|Register[16][11]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][11]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[28][11]~q ))))) ) ) )

	.dataa(!\regbank|Register[20][11]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\regbank|Register[28][11]~q ),
	.datae(!\regbank|Register[24][11]~q ),
	.dataf(!\regbank|Register[16][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~199 .extended_lut = "off";
defparam \idex|RVALUE2~199 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \idex|RVALUE2~199 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \idex|RVALUE2~203 (
// Equation(s):
// \idex|RVALUE2~203_combout  = ( \idex|RVALUE2~199_combout  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~201_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~202_combout )) ) ) ) # ( !\idex|RVALUE2~199_combout  & ( 
// \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\idex|RVALUE2~201_combout ))) # (\reg2|Mux4~0_combout  & (\idex|RVALUE2~202_combout )) ) ) ) # ( \idex|RVALUE2~199_combout  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # 
// (\idex|RVALUE2~200_combout ) ) ) ) # ( !\idex|RVALUE2~199_combout  & ( !\reg2|Mux3~0_combout  & ( (\reg2|Mux4~0_combout  & \idex|RVALUE2~200_combout ) ) ) )

	.dataa(!\idex|RVALUE2~202_combout ),
	.datab(!\idex|RVALUE2~201_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\idex|RVALUE2~200_combout ),
	.datae(!\idex|RVALUE2~199_combout ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~203 .extended_lut = "off";
defparam \idex|RVALUE2~203 .lut_mask = 64'h000FF0FF35353535;
defparam \idex|RVALUE2~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N24
cyclonev_lcell_comb \idex|RVALUE2~204 (
// Equation(s):
// \idex|RVALUE2~204_combout  = ( \regbank|Register[10][11]~q  & ( \regbank|Register[11][11]~q  & ( ((!\reg2|Mux4~0_combout  & ((\regbank|Register[8][11]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][11]~q ))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[10][11]~q  & ( \regbank|Register[11][11]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[8][11]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][11]~q )))) # (\reg2|Mux3~0_combout  & 
// (((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[10][11]~q  & ( !\regbank|Register[11][11]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[8][11]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[9][11]~q )))) # 
// (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[10][11]~q  & ( !\regbank|Register[11][11]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[8][11]~q ))) # (\reg2|Mux4~0_combout  & 
// (\regbank|Register[9][11]~q )))) ) ) )

	.dataa(!\regbank|Register[9][11]~q ),
	.datab(!\regbank|Register[8][11]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[10][11]~q ),
	.dataf(!\regbank|Register[11][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~204 .extended_lut = "off";
defparam \idex|RVALUE2~204 .lut_mask = 64'h30503F50305F3F5F;
defparam \idex|RVALUE2~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \idex|RVALUE2~207 (
// Equation(s):
// \idex|RVALUE2~207_combout  = ( \regbank|Register[2][11]~q  & ( \regbank|Register[1][11]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[0][11]~q )) # (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # 
// ((\regbank|Register[3][11]~q )))) ) ) ) # ( !\regbank|Register[2][11]~q  & ( \regbank|Register[1][11]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[0][11]~q )) # (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & 
// ((\regbank|Register[3][11]~q )))) ) ) ) # ( \regbank|Register[2][11]~q  & ( !\regbank|Register[1][11]~q  & ( (!\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout  & (\regbank|Register[0][11]~q ))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # 
// ((\regbank|Register[3][11]~q )))) ) ) ) # ( !\regbank|Register[2][11]~q  & ( !\regbank|Register[1][11]~q  & ( (!\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout  & (\regbank|Register[0][11]~q ))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & 
// ((\regbank|Register[3][11]~q )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[0][11]~q ),
	.datad(!\regbank|Register[3][11]~q ),
	.datae(!\regbank|Register[2][11]~q ),
	.dataf(!\regbank|Register[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~207 .extended_lut = "off";
defparam \idex|RVALUE2~207 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \idex|RVALUE2~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N42
cyclonev_lcell_comb \idex|RVALUE2~205 (
// Equation(s):
// \idex|RVALUE2~205_combout  = ( \regbank|Register[14][11]~q  & ( \regbank|Register[15][11]~q  & ( ((!\reg2|Mux4~0_combout  & (\regbank|Register[12][11]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[13][11]~q )))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[14][11]~q  & ( \regbank|Register[15][11]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[12][11]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[13][11]~q ))))) # (\reg2|Mux3~0_combout  & 
// (\reg2|Mux4~0_combout )) ) ) ) # ( \regbank|Register[14][11]~q  & ( !\regbank|Register[15][11]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[12][11]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[13][11]~q ))))) # 
// (\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout )) ) ) ) # ( !\regbank|Register[14][11]~q  & ( !\regbank|Register[15][11]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[12][11]~q )) # (\reg2|Mux4~0_combout  & 
// ((\regbank|Register[13][11]~q ))))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[12][11]~q ),
	.datad(!\regbank|Register[13][11]~q ),
	.datae(!\regbank|Register[14][11]~q ),
	.dataf(!\regbank|Register[15][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~205 .extended_lut = "off";
defparam \idex|RVALUE2~205 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \idex|RVALUE2~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N6
cyclonev_lcell_comb \idex|RVALUE2~206 (
// Equation(s):
// \idex|RVALUE2~206_combout  = ( \regbank|Register[6][11]~q  & ( \regbank|Register[7][11]~q  & ( ((!\reg2|Mux4~0_combout  & (\regbank|Register[4][11]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[5][11]~q )))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[6][11]~q  & ( \regbank|Register[7][11]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[4][11]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[5][11]~q ))))) # (\reg2|Mux3~0_combout  & 
// (\reg2|Mux4~0_combout )) ) ) ) # ( \regbank|Register[6][11]~q  & ( !\regbank|Register[7][11]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[4][11]~q )) # (\reg2|Mux4~0_combout  & ((\regbank|Register[5][11]~q ))))) # 
// (\reg2|Mux3~0_combout  & (!\reg2|Mux4~0_combout )) ) ) ) # ( !\regbank|Register[6][11]~q  & ( !\regbank|Register[7][11]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\regbank|Register[4][11]~q )) # (\reg2|Mux4~0_combout  & 
// ((\regbank|Register[5][11]~q ))))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[4][11]~q ),
	.datad(!\regbank|Register[5][11]~q ),
	.datae(!\regbank|Register[6][11]~q ),
	.dataf(!\regbank|Register[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~206 .extended_lut = "off";
defparam \idex|RVALUE2~206 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \idex|RVALUE2~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N51
cyclonev_lcell_comb \idex|RVALUE2~208 (
// Equation(s):
// \idex|RVALUE2~208_combout  = ( \reg2|Mux1~0_combout  & ( \idex|RVALUE2~206_combout  & ( (\idex|RVALUE2~205_combout  & \reg2|Mux2~0_combout ) ) ) ) # ( !\reg2|Mux1~0_combout  & ( \idex|RVALUE2~206_combout  & ( (\reg2|Mux2~0_combout ) # 
// (\idex|RVALUE2~207_combout ) ) ) ) # ( \reg2|Mux1~0_combout  & ( !\idex|RVALUE2~206_combout  & ( (\idex|RVALUE2~205_combout  & \reg2|Mux2~0_combout ) ) ) ) # ( !\reg2|Mux1~0_combout  & ( !\idex|RVALUE2~206_combout  & ( (\idex|RVALUE2~207_combout  & 
// !\reg2|Mux2~0_combout ) ) ) )

	.dataa(!\idex|RVALUE2~207_combout ),
	.datab(!\idex|RVALUE2~205_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(gnd),
	.datae(!\reg2|Mux1~0_combout ),
	.dataf(!\idex|RVALUE2~206_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~208 .extended_lut = "off";
defparam \idex|RVALUE2~208 .lut_mask = 64'h505003035F5F0303;
defparam \idex|RVALUE2~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N21
cyclonev_lcell_comb \idex|RVALUE2~209 (
// Equation(s):
// \idex|RVALUE2~209_combout  = ( \idex|RVALUE2~204_combout  & ( \idex|RVALUE2~208_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~203_combout ) ) ) ) # ( !\idex|RVALUE2~204_combout  & ( \idex|RVALUE2~208_combout  & ( (!\reg2|Mux0~0_combout ) # 
// (\idex|RVALUE2~203_combout ) ) ) ) # ( \idex|RVALUE2~204_combout  & ( !\idex|RVALUE2~208_combout  & ( (!\reg2|Mux0~0_combout  & ((\idex|RVALUE2[19]~0_combout ))) # (\reg2|Mux0~0_combout  & (\idex|RVALUE2~203_combout )) ) ) ) # ( !\idex|RVALUE2~204_combout 
//  & ( !\idex|RVALUE2~208_combout  & ( (\idex|RVALUE2~203_combout  & \reg2|Mux0~0_combout ) ) ) )

	.dataa(!\idex|RVALUE2~203_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2[19]~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE2~204_combout ),
	.dataf(!\idex|RVALUE2~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~209 .extended_lut = "off";
defparam \idex|RVALUE2~209 .lut_mask = 64'h11111D1DDDDDDDDD;
defparam \idex|RVALUE2~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N23
dffeas \idex|RVALUE2[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[11] .is_wysiwyg = "true";
defparam \idex|RVALUE2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N39
cyclonev_lcell_comb \alu|Add0~49 (
// Equation(s):
// \alu|Add0~49_sumout  = SUM(( \idex|RVALUE1[12]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [12]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [12])) ) + ( \alu|Add0~46  ))
// \alu|Add0~50  = CARRY(( \idex|RVALUE1[12]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [12]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [12])) ) + ( \alu|Add0~46  ))

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|IMMVALUE [12]),
	.datad(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [12]),
	.datag(gnd),
	.cin(\alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~49_sumout ),
	.cout(\alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~49 .extended_lut = "off";
defparam \alu|Add0~49 .lut_mask = 64'h000003CF000000FF;
defparam \alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N30
cyclonev_lcell_comb \alu|ALUOut~10 (
// Equation(s):
// \alu|ALUOut~10_combout  = ( !\idex|RVALUE1[12]~_Duplicate_2_q  & ( !\alumuxB|Output[12]~13_combout  ) )

	.dataa(gnd),
	.datab(!\alumuxB|Output[12]~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~10 .extended_lut = "off";
defparam \alu|ALUOut~10 .lut_mask = 64'hCCCCCCCC00000000;
defparam \alu|ALUOut~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~137 (
// Equation(s):
// \exmen|MEMORYADDRESS~137_combout  = ( \alu|Add0~49_sumout  & ( \alu|ALUOut~10_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & ((!\exmen|MEMORYADDRESS~29_combout ) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) ) # ( !\alu|Add0~49_sumout  & ( 
// \alu|ALUOut~10_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & (((!\exmen|MEMORYADDRESS~29_combout  & \exmen|MEMORYADDRESS~28_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) ) # ( \alu|Add0~49_sumout  & ( !\alu|ALUOut~10_combout  & ( 
// (\exmen|MEMORYADDRESS~30_combout  & (((!\exmen|MEMORYADDRESS~29_combout ) # (!\exmen|MEMORYADDRESS~28_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) ) # ( !\alu|Add0~49_sumout  & ( !\alu|ALUOut~10_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & 
// ((!\exmen|MEMORYADDRESS~29_combout  $ (!\exmen|MEMORYADDRESS~28_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~31_combout ),
	.datab(!\exmen|MEMORYADDRESS~30_combout ),
	.datac(!\exmen|MEMORYADDRESS~29_combout ),
	.datad(!\exmen|MEMORYADDRESS~28_combout ),
	.datae(!\alu|Add0~49_sumout ),
	.dataf(!\alu|ALUOut~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~137 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~137 .lut_mask = 64'h1331333111313131;
defparam \exmen|MEMORYADDRESS~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~69 (
// Equation(s):
// \exmen|MEMORYADDRESS~69_combout  = ( \alumuxB|Output[3]~2_combout  & ( \alu|ShiftRight0~2_combout  & ( (\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~1_combout ) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( \alu|ShiftRight0~2_combout  & ( 
// (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftRight0~8_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~0_combout )) ) ) ) # ( \alumuxB|Output[3]~2_combout  & ( !\alu|ShiftRight0~2_combout  & ( (\alu|ShiftRight0~1_combout  & 
// !\alumuxB|Output[2]~3_combout ) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( !\alu|ShiftRight0~2_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftRight0~8_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~0_combout )) ) ) )

	.dataa(!\alu|ShiftRight0~1_combout ),
	.datab(!\alu|ShiftRight0~0_combout ),
	.datac(!\alu|ShiftRight0~8_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(!\alumuxB|Output[3]~2_combout ),
	.dataf(!\alu|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~69 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~69 .lut_mask = 64'h0F3355000F3355FF;
defparam \exmen|MEMORYADDRESS~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~70 (
// Equation(s):
// \exmen|MEMORYADDRESS~70_combout  = ( \alu|ShiftLeft0~23_combout  & ( \exmen|MEMORYADDRESS~24_combout  & ( (\exmen|MEMORYADDRESS~69_combout ) # (\exmen|MEMORYADDRESS~26_combout ) ) ) ) # ( !\alu|ShiftLeft0~23_combout  & ( \exmen|MEMORYADDRESS~24_combout  & 
// ( (!\exmen|MEMORYADDRESS~26_combout  & \exmen|MEMORYADDRESS~69_combout ) ) ) ) # ( \alu|ShiftLeft0~23_combout  & ( !\exmen|MEMORYADDRESS~24_combout  & ( (\alu|ShiftLeft0~1_combout  & (\alu|ShiftRight0~3_combout  & \exmen|MEMORYADDRESS~26_combout )) ) ) ) 
// # ( !\alu|ShiftLeft0~23_combout  & ( !\exmen|MEMORYADDRESS~24_combout  & ( (\alu|ShiftLeft0~1_combout  & (\alu|ShiftRight0~3_combout  & \exmen|MEMORYADDRESS~26_combout )) ) ) )

	.dataa(!\alu|ShiftLeft0~1_combout ),
	.datab(!\alu|ShiftRight0~3_combout ),
	.datac(!\exmen|MEMORYADDRESS~26_combout ),
	.datad(!\exmen|MEMORYADDRESS~69_combout ),
	.datae(!\alu|ShiftLeft0~23_combout ),
	.dataf(!\exmen|MEMORYADDRESS~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~70 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~70 .lut_mask = 64'h0101010100F00FFF;
defparam \exmen|MEMORYADDRESS~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N21
cyclonev_lcell_comb \exmen|MEMORYADDRESS~136 (
// Equation(s):
// \exmen|MEMORYADDRESS~136_combout  = ( \exmen|MEMORYADDRESS~30_combout  & ( (\exmen|MEMORYADDRESS~70_combout ) # (\exmen|MEMORYADDRESS~31_combout ) ) ) # ( !\exmen|MEMORYADDRESS~30_combout  & ( (\alumuxB|Output[12]~13_combout  & 
// (\exmen|MEMORYADDRESS~31_combout  & \idex|RVALUE1[12]~_Duplicate_2_q )) ) )

	.dataa(!\alumuxB|Output[12]~13_combout ),
	.datab(!\exmen|MEMORYADDRESS~31_combout ),
	.datac(!\exmen|MEMORYADDRESS~70_combout ),
	.datad(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~136 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~136 .lut_mask = 64'h001100113F3F3F3F;
defparam \exmen|MEMORYADDRESS~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N27
cyclonev_lcell_comb \exmen|MEMORYADDRESS~71 (
// Equation(s):
// \exmen|MEMORYADDRESS~71_combout  = ( \exmen|MEMORYADDRESS~136_combout  & ( \exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~137_combout ) # (\alu|Add1~49_sumout ) ) ) ) # ( \exmen|MEMORYADDRESS~136_combout  & ( !\exmen|MEMORYADDRESS~31_combout  
// & ( (!\exmen|MEMORYADDRESS~28_combout  & (\exmen|MEMORYADDRESS~137_combout )) # (\exmen|MEMORYADDRESS~28_combout  & ((!\exmen|MEMORYADDRESS~137_combout ) # (\alu|Mult0~20 ))) ) ) ) # ( !\exmen|MEMORYADDRESS~136_combout  & ( 
// !\exmen|MEMORYADDRESS~31_combout  & ( (\exmen|MEMORYADDRESS~137_combout  & ((!\exmen|MEMORYADDRESS~28_combout ) # (\alu|Mult0~20 ))) ) ) )

	.dataa(!\alu|Add1~49_sumout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\exmen|MEMORYADDRESS~137_combout ),
	.datad(!\alu|Mult0~20 ),
	.datae(!\exmen|MEMORYADDRESS~136_combout ),
	.dataf(!\exmen|MEMORYADDRESS~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~71 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~71 .lut_mask = 64'h0C0F3C3F0000F5F5;
defparam \exmen|MEMORYADDRESS~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N32
dffeas \exmen|MEMORYADDRESS[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [12]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[12] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y7_N40
dffeas \datamen|DataOut[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[12] .is_wysiwyg = "true";
defparam \datamen|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \menwb|WRITEDATA[12]~feeder (
// Equation(s):
// \menwb|WRITEDATA[12]~feeder_combout  = ( \datamen|DataOut [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamen|DataOut [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\menwb|WRITEDATA[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \menwb|WRITEDATA[12]~feeder .extended_lut = "off";
defparam \menwb|WRITEDATA[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \menwb|WRITEDATA[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N38
dffeas \menwb|WRITEDATA[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\menwb|WRITEDATA[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[12] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N15
cyclonev_lcell_comb \regbank|Register[13][12]~feeder (
// Equation(s):
// \regbank|Register[13][12]~feeder_combout  = ( \menwb|WRITEDATA [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[13][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[13][12]~feeder .extended_lut = "off";
defparam \regbank|Register[13][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[13][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N16
dffeas \regbank|Register[13][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[13][12] .is_wysiwyg = "true";
defparam \regbank|Register[13][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \idex|RVALUE1~238 (
// Equation(s):
// \idex|RVALUE1~238_combout  = ( \regbank|Register[15][12]~q  & ( \regbank|Register[12][12]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # (\regbank|Register[14][12]~q )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # 
// (\regbank|Register[13][12]~q ))) ) ) ) # ( !\regbank|Register[15][12]~q  & ( \regbank|Register[12][12]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # (\regbank|Register[14][12]~q )))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][12]~q  
// & ((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[15][12]~q  & ( !\regbank|Register[12][12]~q  & ( (!\reg1|Mux4~0_combout  & (((\regbank|Register[14][12]~q  & \reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # 
// (\regbank|Register[13][12]~q ))) ) ) ) # ( !\regbank|Register[15][12]~q  & ( !\regbank|Register[12][12]~q  & ( (!\reg1|Mux4~0_combout  & (((\regbank|Register[14][12]~q  & \reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (\regbank|Register[13][12]~q  & 
// ((!\reg1|Mux3~0_combout )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[13][12]~q ),
	.datac(!\regbank|Register[14][12]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[15][12]~q ),
	.dataf(!\regbank|Register[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~238 .extended_lut = "off";
defparam \idex|RVALUE1~238 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \idex|RVALUE1~238 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N54
cyclonev_lcell_comb \idex|RVALUE1~240 (
// Equation(s):
// \idex|RVALUE1~240_combout  = ( \regbank|Register[3][12]~q  & ( \regbank|Register[2][12]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][12]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][12]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][12]~q  & ( \regbank|Register[2][12]~q  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\regbank|Register[0][12]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[1][12]~q  & !\reg1|Mux3~0_combout )))) ) ) ) # ( 
// \regbank|Register[3][12]~q  & ( !\regbank|Register[2][12]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[0][12]~q  & ((!\reg1|Mux3~0_combout )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout ) # (\regbank|Register[1][12]~q )))) ) ) ) # ( 
// !\regbank|Register[3][12]~q  & ( !\regbank|Register[2][12]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[0][12]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[1][12]~q ))))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[0][12]~q ),
	.datac(!\regbank|Register[1][12]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[3][12]~q ),
	.dataf(!\regbank|Register[2][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~240 .extended_lut = "off";
defparam \idex|RVALUE1~240 .lut_mask = 64'h2700275527AA27FF;
defparam \idex|RVALUE1~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \idex|RVALUE1~239 (
// Equation(s):
// \idex|RVALUE1~239_combout  = ( \regbank|Register[7][12]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[6][12]~q ) # (\reg1|Mux4~0_combout ) ) ) ) # ( !\regbank|Register[7][12]~q  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & 
// \regbank|Register[6][12]~q ) ) ) ) # ( \regbank|Register[7][12]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][12]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][12]~q ))) ) ) ) # ( !\regbank|Register[7][12]~q  & 
// ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[4][12]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][12]~q ))) ) ) )

	.dataa(!\regbank|Register[4][12]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[5][12]~q ),
	.datad(!\regbank|Register[6][12]~q ),
	.datae(!\regbank|Register[7][12]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~239 .extended_lut = "off";
defparam \idex|RVALUE1~239 .lut_mask = 64'h4747474700CC33FF;
defparam \idex|RVALUE1~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \idex|RVALUE1~241 (
// Equation(s):
// \idex|RVALUE1~241_combout  = ( \idex|RVALUE1~239_combout  & ( (!\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout  & ((\idex|RVALUE1~240_combout )))) # (\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout ) # ((\idex|RVALUE1~238_combout )))) ) ) # ( 
// !\idex|RVALUE1~239_combout  & ( (!\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout  & ((\idex|RVALUE1~240_combout )))) # (\reg1|Mux2~0_combout  & (\reg1|Mux1~0_combout  & (\idex|RVALUE1~238_combout ))) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\idex|RVALUE1~238_combout ),
	.datad(!\idex|RVALUE1~240_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~241 .extended_lut = "off";
defparam \idex|RVALUE1~241 .lut_mask = 64'h0189018945CD45CD;
defparam \idex|RVALUE1~241 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N54
cyclonev_lcell_comb \idex|RVALUE1~237 (
// Equation(s):
// \idex|RVALUE1~237_combout  = ( \regbank|Register[11][12]~q  & ( \regbank|Register[10][12]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][12]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][12]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][12]~q  & ( \regbank|Register[10][12]~q  & ( (!\reg1|Mux4~0_combout  & (((\regbank|Register[8][12]~q )) # (\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (!\reg1|Mux3~0_combout  & ((\regbank|Register[9][12]~q )))) ) ) ) # ( 
// \regbank|Register[11][12]~q  & ( !\regbank|Register[10][12]~q  & ( (!\reg1|Mux4~0_combout  & (!\reg1|Mux3~0_combout  & (\regbank|Register[8][12]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[9][12]~q )) # (\reg1|Mux3~0_combout ))) ) ) ) # ( 
// !\regbank|Register[11][12]~q  & ( !\regbank|Register[10][12]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][12]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][12]~q ))))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[8][12]~q ),
	.datad(!\regbank|Register[9][12]~q ),
	.datae(!\regbank|Register[11][12]~q ),
	.dataf(!\regbank|Register[10][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~237 .extended_lut = "off";
defparam \idex|RVALUE1~237 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \idex|RVALUE1~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N24
cyclonev_lcell_comb \idex|RVALUE1~235 (
// Equation(s):
// \idex|RVALUE1~235_combout  = ( \regbank|Register[31][12]~q  & ( \regbank|Register[19][12]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\regbank|Register[27][12]~q ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[23][12]~q ) # 
// (\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[31][12]~q  & ( \regbank|Register[19][12]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\regbank|Register[27][12]~q ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & 
// \regbank|Register[23][12]~q )))) ) ) ) # ( \regbank|Register[31][12]~q  & ( !\regbank|Register[19][12]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[27][12]~q  & (\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[23][12]~q ) # 
// (\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[31][12]~q  & ( !\regbank|Register[19][12]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[27][12]~q  & (\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & 
// \regbank|Register[23][12]~q )))) ) ) )

	.dataa(!\regbank|Register[27][12]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[23][12]~q ),
	.datae(!\regbank|Register[31][12]~q ),
	.dataf(!\regbank|Register[19][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~235 .extended_lut = "off";
defparam \idex|RVALUE1~235 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~235 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \idex|RVALUE1~233 (
// Equation(s):
// \idex|RVALUE1~233_combout  = ( \regbank|Register[29][12]~q  & ( \regbank|Register[25][12]~q  & ( ((!\reg1|Mux2~0_combout  & (\regbank|Register[17][12]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][12]~q )))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[29][12]~q  & ( \regbank|Register[25][12]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[17][12]~q ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & \regbank|Register[21][12]~q )))) ) ) ) # ( 
// \regbank|Register[29][12]~q  & ( !\regbank|Register[25][12]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[17][12]~q  & (!\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[21][12]~q ) # (\reg1|Mux1~0_combout )))) ) ) ) # ( 
// !\regbank|Register[29][12]~q  & ( !\regbank|Register[25][12]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[17][12]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[21][12]~q ))))) ) ) )

	.dataa(!\regbank|Register[17][12]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[21][12]~q ),
	.datae(!\regbank|Register[29][12]~q ),
	.dataf(!\regbank|Register[25][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~233 .extended_lut = "off";
defparam \idex|RVALUE1~233 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \idex|RVALUE1~234 (
// Equation(s):
// \idex|RVALUE1~234_combout  = ( \regbank|Register[30][12]~q  & ( \regbank|Register[18][12]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[22][12]~q ))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # 
// (\regbank|Register[26][12]~q )))) ) ) ) # ( !\regbank|Register[30][12]~q  & ( \regbank|Register[18][12]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[22][12]~q ))) # (\reg1|Mux1~0_combout  & 
// (((\regbank|Register[26][12]~q  & !\reg1|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[30][12]~q  & ( !\regbank|Register[18][12]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[22][12]~q  & ((\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & 
// (((\reg1|Mux2~0_combout ) # (\regbank|Register[26][12]~q )))) ) ) ) # ( !\regbank|Register[30][12]~q  & ( !\regbank|Register[18][12]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[22][12]~q  & ((\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & 
// (((\regbank|Register[26][12]~q  & !\reg1|Mux2~0_combout )))) ) ) )

	.dataa(!\regbank|Register[22][12]~q ),
	.datab(!\regbank|Register[26][12]~q ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[30][12]~q ),
	.dataf(!\regbank|Register[18][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~234 .extended_lut = "off";
defparam \idex|RVALUE1~234 .lut_mask = 64'h0350035FF350F35F;
defparam \idex|RVALUE1~234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \idex|RVALUE1~232 (
// Equation(s):
// \idex|RVALUE1~232_combout  = ( \regbank|Register[28][12]~q  & ( \regbank|Register[24][12]~q  & ( ((!\reg1|Mux2~0_combout  & ((\regbank|Register[16][12]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][12]~q ))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[28][12]~q  & ( \regbank|Register[24][12]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout ) # (\regbank|Register[16][12]~q )))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][12]~q  & ((!\reg1|Mux1~0_combout )))) ) ) ) # ( 
// \regbank|Register[28][12]~q  & ( !\regbank|Register[24][12]~q  & ( (!\reg1|Mux2~0_combout  & (((\regbank|Register[16][12]~q  & !\reg1|Mux1~0_combout )))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[20][12]~q ))) ) ) ) # ( 
// !\regbank|Register[28][12]~q  & ( !\regbank|Register[24][12]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & ((\regbank|Register[16][12]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[20][12]~q )))) ) ) )

	.dataa(!\regbank|Register[20][12]~q ),
	.datab(!\regbank|Register[16][12]~q ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\reg1|Mux1~0_combout ),
	.datae(!\regbank|Register[28][12]~q ),
	.dataf(!\regbank|Register[24][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~232 .extended_lut = "off";
defparam \idex|RVALUE1~232 .lut_mask = 64'h3500350F35F035FF;
defparam \idex|RVALUE1~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N45
cyclonev_lcell_comb \idex|RVALUE1~236 (
// Equation(s):
// \idex|RVALUE1~236_combout  = ( \idex|RVALUE1~234_combout  & ( \idex|RVALUE1~232_combout  & ( (!\reg1|Mux4~0_combout ) # ((!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~233_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~235_combout ))) ) ) ) # ( 
// !\idex|RVALUE1~234_combout  & ( \idex|RVALUE1~232_combout  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\idex|RVALUE1~233_combout )))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~235_combout  & ((\reg1|Mux4~0_combout )))) ) ) ) # ( 
// \idex|RVALUE1~234_combout  & ( !\idex|RVALUE1~232_combout  & ( (!\reg1|Mux3~0_combout  & (((\idex|RVALUE1~233_combout  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\idex|RVALUE1~235_combout ))) ) ) ) # ( 
// !\idex|RVALUE1~234_combout  & ( !\idex|RVALUE1~232_combout  & ( (\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~233_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~235_combout )))) ) ) )

	.dataa(!\idex|RVALUE1~235_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\idex|RVALUE1~233_combout ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\idex|RVALUE1~234_combout ),
	.dataf(!\idex|RVALUE1~232_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~236 .extended_lut = "off";
defparam \idex|RVALUE1~236 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \idex|RVALUE1~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N39
cyclonev_lcell_comb \idex|RVALUE1~242 (
// Equation(s):
// \idex|RVALUE1~242_combout  = ( \idex|RVALUE1~236_combout  & ( \idex|RVALUE1[20]~0_combout  & ( ((\reg1|Mux0~0_combout ) # (\idex|RVALUE1~237_combout )) # (\idex|RVALUE1~241_combout ) ) ) ) # ( !\idex|RVALUE1~236_combout  & ( \idex|RVALUE1[20]~0_combout  & 
// ( (!\reg1|Mux0~0_combout  & ((\idex|RVALUE1~237_combout ) # (\idex|RVALUE1~241_combout ))) ) ) ) # ( \idex|RVALUE1~236_combout  & ( !\idex|RVALUE1[20]~0_combout  & ( (\reg1|Mux0~0_combout ) # (\idex|RVALUE1~241_combout ) ) ) ) # ( 
// !\idex|RVALUE1~236_combout  & ( !\idex|RVALUE1[20]~0_combout  & ( (\idex|RVALUE1~241_combout  & !\reg1|Mux0~0_combout ) ) ) )

	.dataa(!\idex|RVALUE1~241_combout ),
	.datab(gnd),
	.datac(!\idex|RVALUE1~237_combout ),
	.datad(!\reg1|Mux0~0_combout ),
	.datae(!\idex|RVALUE1~236_combout ),
	.dataf(!\idex|RVALUE1[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~242 .extended_lut = "off";
defparam \idex|RVALUE1~242 .lut_mask = 64'h550055FF5F005FFF;
defparam \idex|RVALUE1~242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N15
cyclonev_lcell_comb \idex|RVALUE1[12]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[12]~SCLR_LUT_combout  = ( \idex|RVALUE1~242_combout  & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[12]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[12]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[12]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \idex|RVALUE1[12]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N11
dffeas \idex|RVALUE1[12]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[12]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[12]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[12]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[12]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N30
cyclonev_lcell_comb \alu|ALUOut~11 (
// Equation(s):
// \alu|ALUOut~11_combout  = ( !\alumuxB|Output[13]~12_combout  & ( !\idex|RVALUE1[13]~_Duplicate_2_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alumuxB|Output[13]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~11 .extended_lut = "off";
defparam \alu|ALUOut~11 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu|ALUOut~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N27
cyclonev_lcell_comb \exmen|MEMORYADDRESS~139 (
// Equation(s):
// \exmen|MEMORYADDRESS~139_combout  = ( \alu|Add0~53_sumout  & ( \alu|ALUOut~11_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & ((!\exmen|MEMORYADDRESS~29_combout ) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) ) # ( !\alu|Add0~53_sumout  & ( 
// \alu|ALUOut~11_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & (((\exmen|MEMORYADDRESS~28_combout  & !\exmen|MEMORYADDRESS~29_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) ) # ( \alu|Add0~53_sumout  & ( !\alu|ALUOut~11_combout  & ( 
// (\exmen|MEMORYADDRESS~30_combout  & (((!\exmen|MEMORYADDRESS~28_combout ) # (!\exmen|MEMORYADDRESS~29_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) ) # ( !\alu|Add0~53_sumout  & ( !\alu|ALUOut~11_combout  & ( (\exmen|MEMORYADDRESS~30_combout  & 
// ((!\exmen|MEMORYADDRESS~28_combout  $ (!\exmen|MEMORYADDRESS~29_combout )) # (\exmen|MEMORYADDRESS~31_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~31_combout ),
	.datab(!\exmen|MEMORYADDRESS~30_combout ),
	.datac(!\exmen|MEMORYADDRESS~28_combout ),
	.datad(!\exmen|MEMORYADDRESS~29_combout ),
	.datae(!\alu|Add0~53_sumout ),
	.dataf(!\alu|ALUOut~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~139 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~139 .lut_mask = 64'h1331333113113311;
defparam \exmen|MEMORYADDRESS~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~72 (
// Equation(s):
// \exmen|MEMORYADDRESS~72_combout  = ( \alu|ShiftRight0~10_combout  & ( \alu|ShiftRight0~12_combout  & ( ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~18_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~11_combout ))) # 
// (\alumuxB|Output[2]~3_combout ) ) ) ) # ( !\alu|ShiftRight0~10_combout  & ( \alu|ShiftRight0~12_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~18_combout ))) # (\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftRight0~11_combout )))) # (\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout )))) ) ) ) # ( \alu|ShiftRight0~10_combout  & ( !\alu|ShiftRight0~12_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & 
// ((\alu|ShiftRight0~18_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~11_combout )))) # (\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout )))) ) ) ) # ( !\alu|ShiftRight0~10_combout  & ( !\alu|ShiftRight0~12_combout  & ( 
// (!\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~18_combout ))) # (\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~11_combout )))) ) ) )

	.dataa(!\alu|ShiftRight0~11_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alu|ShiftRight0~18_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alu|ShiftRight0~10_combout ),
	.dataf(!\alu|ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~72 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~72 .lut_mask = 64'h0C443F440C773F77;
defparam \exmen|MEMORYADDRESS~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N18
cyclonev_lcell_comb \exmen|MEMORYADDRESS~73 (
// Equation(s):
// \exmen|MEMORYADDRESS~73_combout  = ( \exmen|MEMORYADDRESS~26_combout  & ( \alu|ShiftLeft0~25_combout  & ( ((\alu|ShiftRight0~13_combout  & \alu|ShiftLeft0~1_combout )) # (\exmen|MEMORYADDRESS~24_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~26_combout  & ( 
// \alu|ShiftLeft0~25_combout  & ( (\exmen|MEMORYADDRESS~72_combout  & \exmen|MEMORYADDRESS~24_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~26_combout  & ( !\alu|ShiftLeft0~25_combout  & ( (!\exmen|MEMORYADDRESS~24_combout  & (\alu|ShiftRight0~13_combout  & 
// \alu|ShiftLeft0~1_combout )) ) ) ) # ( !\exmen|MEMORYADDRESS~26_combout  & ( !\alu|ShiftLeft0~25_combout  & ( (\exmen|MEMORYADDRESS~72_combout  & \exmen|MEMORYADDRESS~24_combout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~72_combout ),
	.datab(!\exmen|MEMORYADDRESS~24_combout ),
	.datac(!\alu|ShiftRight0~13_combout ),
	.datad(!\alu|ShiftLeft0~1_combout ),
	.datae(!\exmen|MEMORYADDRESS~26_combout ),
	.dataf(!\alu|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~73 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~73 .lut_mask = 64'h1111000C1111333F;
defparam \exmen|MEMORYADDRESS~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N3
cyclonev_lcell_comb \exmen|MEMORYADDRESS~138 (
// Equation(s):
// \exmen|MEMORYADDRESS~138_combout  = ( \exmen|MEMORYADDRESS~30_combout  & ( (\exmen|MEMORYADDRESS~31_combout ) # (\exmen|MEMORYADDRESS~73_combout ) ) ) # ( !\exmen|MEMORYADDRESS~30_combout  & ( (\idex|RVALUE1[13]~_Duplicate_2_q  & 
// (\exmen|MEMORYADDRESS~31_combout  & \alumuxB|Output[13]~12_combout )) ) )

	.dataa(!\exmen|MEMORYADDRESS~73_combout ),
	.datab(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datac(!\exmen|MEMORYADDRESS~31_combout ),
	.datad(!\alumuxB|Output[13]~12_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~138 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~138 .lut_mask = 64'h000300035F5F5F5F;
defparam \exmen|MEMORYADDRESS~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N51
cyclonev_lcell_comb \exmen|MEMORYADDRESS~74 (
// Equation(s):
// \exmen|MEMORYADDRESS~74_combout  = ( \alu|Add1~53_sumout  & ( \exmen|MEMORYADDRESS~31_combout  & ( \exmen|MEMORYADDRESS~138_combout  ) ) ) # ( !\alu|Add1~53_sumout  & ( \exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~139_combout  & 
// \exmen|MEMORYADDRESS~138_combout ) ) ) ) # ( \alu|Add1~53_sumout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~139_combout  & (((\exmen|MEMORYADDRESS~138_combout  & \exmen|MEMORYADDRESS~28_combout )))) # 
// (\exmen|MEMORYADDRESS~139_combout  & (((!\exmen|MEMORYADDRESS~28_combout )) # (\alu|Mult0~21 ))) ) ) ) # ( !\alu|Add1~53_sumout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( (!\exmen|MEMORYADDRESS~139_combout  & (((\exmen|MEMORYADDRESS~138_combout  & 
// \exmen|MEMORYADDRESS~28_combout )))) # (\exmen|MEMORYADDRESS~139_combout  & (((!\exmen|MEMORYADDRESS~28_combout )) # (\alu|Mult0~21 ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~139_combout ),
	.datab(!\alu|Mult0~21 ),
	.datac(!\exmen|MEMORYADDRESS~138_combout ),
	.datad(!\exmen|MEMORYADDRESS~28_combout ),
	.datae(!\alu|Add1~53_sumout ),
	.dataf(!\exmen|MEMORYADDRESS~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~74 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~74 .lut_mask = 64'h551B551B0A0A0F0F;
defparam \exmen|MEMORYADDRESS~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N35
dffeas \exmen|MEMORYADDRESS[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [13]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[13] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout  = ( !\exmen|MEMORYADDRESS [13] & ( (!\datamen|Memory~0_combout  & (\exmen|MEMORYADDRESS [15] & \exmen|MEMORYADDRESS [14])) ) )

	.dataa(!\datamen|Memory~0_combout ),
	.datab(!\exmen|MEMORYADDRESS [15]),
	.datac(!\exmen|MEMORYADDRESS [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0 .lut_mask = 64'h0202020200000000;
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N17
dffeas \exmen|DATAIN[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|DATAIN [5]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|DATAIN[5] .is_wysiwyg = "true";
defparam \exmen|DATAIN[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [5]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFF7FFFFFFFFFFFFFEFFFFF7FFFFBFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFEFFFFFFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFE7FFFFFFFF7FFFFFFFFFFFFEFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFEFFFFFFFFEFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFF7EFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFCFFFFFFFFFF7FFFFFFFFFFEFFFFFFFFFBFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFEFFFFFFFFBFFFFFFF7FFFFFFFFFE7FFFFFFFFBFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFFFFFF9FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFDFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFFFFFFFFEFFFFDFFFFFFFFFFFFFFFF9FFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFBFFFFFFBFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFF7FFFFF7FFFFFFBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFF9FFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFBFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFFFFFFDFFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFFEFFFFFFDFFFFFFDFFFFFFFFE7FFFFFFFFFFEFFFFFFDFFFFFFFFDFFFFFFFFFFFFEFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFBFFFFFFFFFFFFFF7FFFFFFFFFFFF7FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFDFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FF7FFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFFFFFFE7FFFFFFF7FFFFFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFEFFFFFDFFFFFFFFFFBFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFF7DFFFFF9FFFFFFFFFFFEFFFFFEFFFFFFFFFFF7FFFFBFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFFDFFFFFFFFFFFFFCFFFFFFFFFFFFFFDFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFFFFDFFFFFEFFFFFFFFFFFFFFDFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [5]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "FFFFFF7FFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFDFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFBFFFFFEFFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFBFFFBFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFE7FFFFFFFFFFFF7FFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFEFFFFFFFFFFFF7FFFFFFBFFFFFFFFFBFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE7FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBFFFFBFFFFFBFFFFFFFFFFBFFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFDFFFFBFFFFFFFFFFFFFEFFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "FFFFFFFFCFFFFFFFDFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFEFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFE7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFDFFFFF3FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFDFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "FFBFFFFFBFFFFFFFFEFFFFFFFFFEFFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFDFFFCFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFFFBFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFF9FFFFFFFFFFFFFFB";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N3
cyclonev_lcell_comb \exmen|DATAIN[3]~feeder (
// Equation(s):
// \exmen|DATAIN[3]~feeder_combout  = \idex|RVALUE2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|RVALUE2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|DATAIN[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|DATAIN[3]~feeder .extended_lut = "off";
defparam \exmen|DATAIN[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \exmen|DATAIN[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N5
dffeas \exmen|DATAIN[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|DATAIN[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|DATAIN [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|DATAIN[3] .is_wysiwyg = "true";
defparam \exmen|DATAIN[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode687w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [5],\exmen|DATAIN [3]}),
	.portaaddr({\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,\exmen|MEMORYADDRESS~40_combout ,
\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 4095;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "0000000000000000000000000000000000EAAAAEAAAABAAAABBAAAAEAAAAEAABAEAEBEBAEBAAABBE2FAFAFBABBBAEAFBBAAAEEABBAFBFAA8BEEABAABABEBEEABAAAFEBEFBAEA8BBBABABAAAAAEEBEEAAAAAAAAAAAAB8BBABBAAAAAAEAEABAAABAAAFBEAFABBE6EBEEABFAAEAAFABBFEBABABEEABABBADAAAAAF2EAAFAAABABCBAAEEAAEAEEAAFABAABBBAAAEBAAEE2EEAEABAEBAEFAABAAABACBEFFAABBAABAFABAAEFAFABABACBAEEBAAAEBAAEFBAAABBAEEAA2EEEEAFEFAAAAAABEABCBBAAAABEAEEAAFBABEABABEAAAB8BBFFAFAAFEFAAAFABEAABEEABAEEEB6EAEAABAEAABABAAAEAEBAAAB5FAAAFAEAAAAABABFBEEBAAAEBAAEA8BEAEAABAEAEAAABEAEF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "FAEEEAAEFAEAAEB2EAFEABAEBBEFAABBFAFABAEAEAAEAAB8BAAEAAEAAAB6FAEFAAEA8BEBBAAABABEAEEAFAEAAEAEAEABABAEEEAAEEA8BAAEEFAAEABEEFAAAEEABAEAD7FBBABAAEAEAEA6EAEABAEFAAEAAA2EBAEAAFABAEEAAEEAEAF9BBEABFBEAEBAAAAFBABAEABEAAAAB8BFEBAAEAEFEAAAEAAEAEAAEABBBAEAEB8BBAEEABBBABAEAAAABBE2EEAFAFBAAAABABBEAEAEAAABEBFAEEAFAB2EEAABBAAEBBABAAEBAEAABAFAFAEAEEBA8BAAEEAABEAEBBEAABEFAFBAAAAABEAF9BAEAAABBAAAAAAEBAEABBE6EA8AFEAAAAEAAEBAAAAAEEBAAEAAFAFEAEAEAEBBAEA2FBFAABE6FEBAAAABBBEBBAFAAAFAFBAEAAEAAAD7AAEEFAAEAAAAEEFA8BEAFAAFEAEAABFBEAEF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "AAEBEBAB9BBBFAAEAAAEBBAEBAAAAEF8BBFAEAEABEBABABBABAAE6EBAAABABAEEBAEEAAABAEE2EEFEAAAABAEAAABAAAAEAEAA2EBEAFEAABEBEAAAEBAAAEBBBAEEAAAEB9BAAAFAAEEBAAEBABAEEEAAABBE2EBAABEBABFAABAEEBBEBFAAAAEFABADBAEBAAEAAE2EABBAEBAABBABABAEABEAAFEAAABAABAA2EFABEAEAAEFFABAABBEAEFAEABBAA2EFEAEBBEAAABAA2EAEAAEBAABAEEAEEAEBABCBBEEBEEAEAEABC7BEAAAAABBAABAAABAABBAABAAEAAAAEB2EFAABFBAAAEEAAABEABA2EEEABABBAAFEAAAAAADBEEAAEAFEAEAEBABCBEFABBAEABAEBAABAEAAABAEABAFAAEEEE2EAEAAAAABEAABAEEEAAA8BBFABAEAAEEEAF2EAEAAFAFEAEAEAEAAAEAAAAEEABAAB5";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [5]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "FFFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFF7FFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF7FFFFBFFFFFFFFFFFFFFFEFFFFFFFDFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFDFFFFFFFFFFFFFBFFFFEFFFFFFFFFFFFFEFFFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFF3FFFFFFFFFFFFFF7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "FFFFFFFFFBFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFEFFFFEFFFFFDFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFFCFFFFFFFFFFFDFFFFFFFFFFEFFFFFBFFFFFFFFFFEFFFFFFFFFDFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "FFFFFFFDFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFBFFFFF9FFFFFFFFFFFBFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFEFFFFFFFFFEFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFEFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFDFFFDFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "FF7FFFFFFFDFFFFFFDFFFFDFFFFFFFF9FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFBFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFCFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFCFFFFFFFFFFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFF7FFFFFFFFBFFFFFFFFFEFFFFFF7FFFDFFFFFFFFFFF7FFFFFFFFFFFFFFFFF3FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a54  & ( \datamen|Memory_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1])) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a47~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & 
// (((\datamen|Memory_rtl_0|auto_generated|ram_block1a40~portbdataout ) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a54  & ( 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1])) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a47~portbdataout 
// ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & \datamen|Memory_rtl_0|auto_generated|ram_block1a40~portbdataout )))) ) ) ) # ( \datamen|Memory_rtl_0|auto_generated|ram_block1a54  
// & ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a47~portbdataout  & (\datamen|Memory_rtl_0|auto_generated|address_reg_b 
// [1]))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((\datamen|Memory_rtl_0|auto_generated|ram_block1a40~portbdataout ) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// !\datamen|Memory_rtl_0|auto_generated|ram_block1a54  & ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a47~portbdataout  & 
// (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & \datamen|Memory_rtl_0|auto_generated|ram_block1a40~portbdataout )))) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datab(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\datamen|Memory_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a54 ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [5]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFDFFFFFEFFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFBFFFFFFFFFFFFFFFF3FFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFF9FFFF7FFFFFFFFBFFFFFBFFFFFFFFFEFFFFFFFFFFFF7FFFFFFEFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFDFFFFFFFFFF7FFFFFBFFFFFF7FFFFFFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "EFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFEFFFFFFFFFFFFFFFDFFFFFDFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFBFFFFDFFFFFFFFFFFFFFFF3FFFFFFFFFDFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFF3FFFFFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFF7FFFFFFFF7FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFDFFFFFFFFFFFEFFFFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFF3FFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFF7FFFFF7FFFFFFFBFFFFFFFDFFFFFFFF7FFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFF9FFFFFFBFFFFFFFFFFFFFFBFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFF7FFFFFFFFFFF7FFFFFCFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFDFFFDFFFFFFFFFFFDFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFE7FFFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFBFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE7FFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFBFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFE7FFFFDFFFFFBFFFFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFBFFFFFDFFFFFFF7FFFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFFFFCFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFFDFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFEFFFFFFFFFFDFFFFF9FFFFFFFFFFF7FFFFFBFFFFFFFFFFFFFD";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [5]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "FFFFDFFFFFFFFFFFFFFDFFFFFFFFFF7FFFFFFFFFFBFFFDFFFFFFDFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFCFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFBFFFFFFFFFDFFFFFFBFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFDFFFFFFFFFFBFFFFFEFFFFFFDFFFFFFFFFFFF3FFFFDFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFDFBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF9FFFFFFFFFFFFFFFF7FFFFFFFFFFFBFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFDFFFFFFFFFFFFFDFFFFFFFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "FFFFBFFFBFFFFFFFFDFFEFFFFFFFFFFFFFF7FFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFF9FFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFF3FFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFEFFFFFFFFEFFFFFEFFFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFBFFFFFDFFFFEFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF7FFFFFFFFFEFFFFFFFF7FFFFFFFFBFFFFFFFFFFDFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFB";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "FFFFFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFCFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFE7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FFFFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFDFFFFFFFFFFFFFDFFFFFBFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFBFFFFFFFFEFFFFFFFFFFFCFFFFFFFFFFEFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFBFFFFFFF3FFFFFFFFFF7FFFFF7FFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFBFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF3FFFF7FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFBFFFFFFDFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [5]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "FFBFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE7FFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FFFF7FFFFFFFFFFF9FFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFBFFFFBFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFDFFFFFEFFFFFFF7FFFFFEFFFFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "FFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFFFF7FFFFBFFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFF3FFFFFFFFFFEFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFEFFFFFFBFFFFFFFFFFF9FFFFFFFFFDFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFDFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "FFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFEFFFFFFFFFFFFFFFFFFBFFFFFFFFFE7FFFFDFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFF7FFFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFEFFFFF7FFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFEFFFFFFFFFFF7FFFFFFF3FFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFF7FFFFFFFFFFFFFFFFFDFFFFFFFFF3FFFFFFFFFFFBFFFFFFFFFFDFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "FF7FFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFEFFFFFFFDFFFFFFFFFFF7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFEFFFFFFFFFF3FFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFF7FFFFFF7FFFFFFFFFFFFFFF7FFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFBFFFF7FFFFFFFFFFFF7FFFFFFCFFFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFCFFFFFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFBFFFF";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [5]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFBFFFFEFFFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF7FFFFFFBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFF3FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFDFFFFFFFF7FFFFFBFFFFF7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFBFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFF9FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFEFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFE7FFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFEFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFE7FFFFF7FFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFFFFFFFFF3FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFFBFFFFFEFFFFFFFFFFFFFFFFFDFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFF7FFFFEFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFEFFFFFFFF3FFFFFFFFFFFBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF3FFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF7FFFFFFFFDFFFFFBFFFFFFF";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFEFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFDFFFFFFFFBF7FFFFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFFBFFFFFDFFFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFDFFFFFDFFEFFFFFFFFDFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF7FE";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]) # ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\datamen|Memory_rtl_0|auto_generated|ram_block1a26~portbdataout )))) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1])))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & 
// (\datamen|Memory_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a26~portbdataout ))))) ) ) ) # ( 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((\datamen|Memory_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\datamen|Memory_rtl_0|auto_generated|ram_block1a26~portbdataout ))))) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\datamen|Memory_rtl_0|auto_generated|ram_block1a26~portbdataout ))))) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\datamen|Memory_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N27
cyclonev_lcell_comb \datamen|DataOut~0 (
// Equation(s):
// \datamen|DataOut~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & (((\exmen|MEMORYADDRESS [5])))) # (\exmen|MEMRD [0] & ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]) # 
// ((\datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout )))) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & (((\exmen|MEMORYADDRESS [5])))) # (\exmen|MEMRD [0] & 
// (\datamen|Memory_rtl_0|auto_generated|address_reg_b [2] & (\datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ))) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\exmen|MEMRD [0]),
	.datac(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ),
	.datad(!\exmen|MEMORYADDRESS [5]),
	.datae(gnd),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|DataOut~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|DataOut~0 .extended_lut = "off";
defparam \datamen|DataOut~0 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \datamen|DataOut~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N28
dffeas \datamen|DataOut[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datamen|DataOut~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[5] .is_wysiwyg = "true";
defparam \datamen|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \menwb|WRITEDATA[5]~feeder (
// Equation(s):
// \menwb|WRITEDATA[5]~feeder_combout  = ( \datamen|DataOut [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamen|DataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\menwb|WRITEDATA[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \menwb|WRITEDATA[5]~feeder .extended_lut = "off";
defparam \menwb|WRITEDATA[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \menwb|WRITEDATA[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N32
dffeas \menwb|WRITEDATA[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\menwb|WRITEDATA[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[5] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N5
dffeas \regbank|Register[9][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][5] .is_wysiwyg = "true";
defparam \regbank|Register[9][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N6
cyclonev_lcell_comb \idex|RVALUE2~6 (
// Equation(s):
// \idex|RVALUE2~6_combout  = ( \regbank|Register[10][5]~q  & ( \regbank|Register[8][5]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[9][5]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][5]~q )))) ) ) ) # ( 
// !\regbank|Register[10][5]~q  & ( \regbank|Register[8][5]~q  & ( (!\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[9][5]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[11][5]~q ))))) ) ) ) # ( \regbank|Register[10][5]~q  & ( !\regbank|Register[8][5]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[9][5]~q )) # 
// (\reg2|Mux3~0_combout  & ((\regbank|Register[11][5]~q ))))) ) ) ) # ( !\regbank|Register[10][5]~q  & ( !\regbank|Register[8][5]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[9][5]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[11][5]~q ))))) ) ) )

	.dataa(!\regbank|Register[9][5]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[11][5]~q ),
	.datae(!\regbank|Register[10][5]~q ),
	.dataf(!\regbank|Register[8][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~6 .extended_lut = "off";
defparam \idex|RVALUE2~6 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \idex|RVALUE2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N36
cyclonev_lcell_comb \idex|RVALUE2~1 (
// Equation(s):
// \idex|RVALUE2~1_combout  = ( \regbank|Register[24][5]~q  & ( \regbank|Register[16][5]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][5]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[28][5]~q )))) ) ) ) # ( 
// !\regbank|Register[24][5]~q  & ( \regbank|Register[16][5]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[20][5]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[28][5]~q )))) ) ) ) # ( 
// \regbank|Register[24][5]~q  & ( !\regbank|Register[16][5]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[20][5]~q  & (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[28][5]~q )))) ) ) ) # ( 
// !\regbank|Register[24][5]~q  & ( !\regbank|Register[16][5]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][5]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[28][5]~q ))))) ) ) )

	.dataa(!\regbank|Register[20][5]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[28][5]~q ),
	.datae(!\regbank|Register[24][5]~q ),
	.dataf(!\regbank|Register[16][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~1 .extended_lut = "off";
defparam \idex|RVALUE2~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~2 (
// Equation(s):
// \idex|RVALUE2~2_combout  = ( \regbank|Register[25][5]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[29][5]~q ) ) ) ) # ( !\regbank|Register[25][5]~q  & ( \reg2|Mux1~0_combout  & ( (\regbank|Register[29][5]~q  & 
// \reg2|Mux2~0_combout ) ) ) ) # ( \regbank|Register[25][5]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[17][5]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[21][5]~q )) ) ) ) # ( !\regbank|Register[25][5]~q  & ( 
// !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[17][5]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[21][5]~q )) ) ) )

	.dataa(!\regbank|Register[21][5]~q ),
	.datab(!\regbank|Register[29][5]~q ),
	.datac(!\regbank|Register[17][5]~q ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[25][5]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~2 .extended_lut = "off";
defparam \idex|RVALUE2~2 .lut_mask = 64'h0F550F550033FF33;
defparam \idex|RVALUE2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N0
cyclonev_lcell_comb \idex|RVALUE2~3 (
// Equation(s):
// \idex|RVALUE2~3_combout  = ( \regbank|Register[26][5]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[30][5]~q ) ) ) ) # ( !\regbank|Register[26][5]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[30][5]~q ) ) ) ) # ( \regbank|Register[26][5]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[18][5]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[22][5]~q )) ) ) ) # ( !\regbank|Register[26][5]~q  & 
// ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[18][5]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[22][5]~q )) ) ) )

	.dataa(!\regbank|Register[22][5]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\regbank|Register[30][5]~q ),
	.datad(!\regbank|Register[18][5]~q ),
	.datae(!\regbank|Register[26][5]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~3 .extended_lut = "off";
defparam \idex|RVALUE2~3 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \idex|RVALUE2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \idex|RVALUE2~4 (
// Equation(s):
// \idex|RVALUE2~4_combout  = ( \regbank|Register[27][5]~q  & ( \regbank|Register[19][5]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][5]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][5]~q ))) ) ) ) # ( 
// !\regbank|Register[27][5]~q  & ( \regbank|Register[19][5]~q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][5]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[31][5]~q )))) ) ) ) # ( \regbank|Register[27][5]~q  & ( !\regbank|Register[19][5]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][5]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[31][5]~q )))) ) ) ) # ( !\regbank|Register[27][5]~q  & ( !\regbank|Register[19][5]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[23][5]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[31][5]~q )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[31][5]~q ),
	.datac(!\regbank|Register[23][5]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[27][5]~q ),
	.dataf(!\regbank|Register[19][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~4 .extended_lut = "off";
defparam \idex|RVALUE2~4 .lut_mask = 64'h051105BBAF11AFBB;
defparam \idex|RVALUE2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N18
cyclonev_lcell_comb \idex|RVALUE2~5 (
// Equation(s):
// \idex|RVALUE2~5_combout  = ( \idex|RVALUE2~3_combout  & ( \idex|RVALUE2~4_combout  & ( ((!\reg2|Mux4~0_combout  & (\idex|RVALUE2~1_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~2_combout )))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\idex|RVALUE2~3_combout  & ( \idex|RVALUE2~4_combout  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\idex|RVALUE2~1_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~2_combout ))))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )))) 
// ) ) ) # ( \idex|RVALUE2~3_combout  & ( !\idex|RVALUE2~4_combout  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\idex|RVALUE2~1_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~2_combout ))))) # (\reg2|Mux3~0_combout  & 
// (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\idex|RVALUE2~3_combout  & ( !\idex|RVALUE2~4_combout  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\idex|RVALUE2~1_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~2_combout ))))) ) ) )

	.dataa(!\idex|RVALUE2~1_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\idex|RVALUE2~2_combout ),
	.datae(!\idex|RVALUE2~3_combout ),
	.dataf(!\idex|RVALUE2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~5 .extended_lut = "off";
defparam \idex|RVALUE2~5 .lut_mask = 64'h404C707C434F737F;
defparam \idex|RVALUE2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \idex|RVALUE2~9 (
// Equation(s):
// \idex|RVALUE2~9_combout  = ( \regbank|Register[2][5]~q  & ( \regbank|Register[1][5]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout ) # (\regbank|Register[0][5]~q )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[3][5]~q ))) ) ) ) # ( !\regbank|Register[2][5]~q  & ( \regbank|Register[1][5]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout ) # (\regbank|Register[0][5]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][5]~q  & 
// ((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[2][5]~q  & ( !\regbank|Register[1][5]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[0][5]~q  & !\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[3][5]~q ))) ) ) ) # ( !\regbank|Register[2][5]~q  & ( !\regbank|Register[1][5]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[0][5]~q  & !\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][5]~q  & 
// ((\reg2|Mux4~0_combout )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[3][5]~q ),
	.datac(!\regbank|Register[0][5]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[2][5]~q ),
	.dataf(!\regbank|Register[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~9 .extended_lut = "off";
defparam \idex|RVALUE2~9 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \idex|RVALUE2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~7 (
// Equation(s):
// \idex|RVALUE2~7_combout  = ( \regbank|Register[14][5]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[13][5]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][5]~q )) ) ) ) # ( !\regbank|Register[14][5]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[13][5]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[15][5]~q )) ) ) ) # ( \regbank|Register[14][5]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[12][5]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[14][5]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[12][5]~q ) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[15][5]~q ),
	.datac(!\regbank|Register[13][5]~q ),
	.datad(!\regbank|Register[12][5]~q ),
	.datae(!\regbank|Register[14][5]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~7 .extended_lut = "off";
defparam \idex|RVALUE2~7 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \idex|RVALUE2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N6
cyclonev_lcell_comb \idex|RVALUE2~8 (
// Equation(s):
// \idex|RVALUE2~8_combout  = ( \regbank|Register[6][5]~q  & ( \regbank|Register[5][5]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout ) # (\regbank|Register[4][5]~q )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[7][5]~q ))) ) ) ) # ( !\regbank|Register[6][5]~q  & ( \regbank|Register[5][5]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout ) # (\regbank|Register[4][5]~q )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[7][5]~q  & 
// ((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[6][5]~q  & ( !\regbank|Register[5][5]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[4][5]~q  & !\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # 
// (\regbank|Register[7][5]~q ))) ) ) ) # ( !\regbank|Register[6][5]~q  & ( !\regbank|Register[5][5]~q  & ( (!\reg2|Mux3~0_combout  & (((\regbank|Register[4][5]~q  & !\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (\regbank|Register[7][5]~q  & 
// ((\reg2|Mux4~0_combout )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[7][5]~q ),
	.datac(!\regbank|Register[4][5]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[6][5]~q ),
	.dataf(!\regbank|Register[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~8 .extended_lut = "off";
defparam \idex|RVALUE2~8 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \idex|RVALUE2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N39
cyclonev_lcell_comb \idex|RVALUE2~10 (
// Equation(s):
// \idex|RVALUE2~10_combout  = ( \idex|RVALUE2~8_combout  & ( (!\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout  & (\idex|RVALUE2~9_combout ))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout ) # ((\idex|RVALUE2~7_combout )))) ) ) # ( 
// !\idex|RVALUE2~8_combout  & ( (!\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout  & (\idex|RVALUE2~9_combout ))) # (\reg2|Mux2~0_combout  & (\reg2|Mux1~0_combout  & ((\idex|RVALUE2~7_combout )))) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\idex|RVALUE2~9_combout ),
	.datad(!\idex|RVALUE2~7_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~10 .extended_lut = "off";
defparam \idex|RVALUE2~10 .lut_mask = 64'h081908194C5D4C5D;
defparam \idex|RVALUE2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N30
cyclonev_lcell_comb \idex|RVALUE2~11 (
// Equation(s):
// \idex|RVALUE2~11_combout  = ( \idex|RVALUE2~10_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~5_combout ) ) ) # ( !\idex|RVALUE2~10_combout  & ( (!\reg2|Mux0~0_combout  & (\idex|RVALUE2~6_combout  & ((\idex|RVALUE2[19]~0_combout )))) # 
// (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~5_combout )))) ) )

	.dataa(!\idex|RVALUE2~6_combout ),
	.datab(!\reg2|Mux0~0_combout ),
	.datac(!\idex|RVALUE2~5_combout ),
	.datad(!\idex|RVALUE2[19]~0_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~11 .extended_lut = "off";
defparam \idex|RVALUE2~11 .lut_mask = 64'h03470347CFCFCFCF;
defparam \idex|RVALUE2~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N32
dffeas \idex|RVALUE2[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[5] .is_wysiwyg = "true";
defparam \idex|RVALUE2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N3
cyclonev_lcell_comb \alumuxB|Output[5]~0 (
// Equation(s):
// \alumuxB|Output[5]~0_combout  = ( \idex|RVALUE2 [5] & ( (!\idex|BSELECTOR [0]) # (\idex|IMMVALUE [5]) ) ) # ( !\idex|RVALUE2 [5] & ( (\idex|BSELECTOR [0] & \idex|IMMVALUE [5]) ) )

	.dataa(gnd),
	.datab(!\idex|BSELECTOR [0]),
	.datac(gnd),
	.datad(!\idex|IMMVALUE [5]),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[5]~0 .extended_lut = "off";
defparam \alumuxB|Output[5]~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \alumuxB|Output[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N18
cyclonev_lcell_comb \exmen|MEMORYADDRESS~49 (
// Equation(s):
// \exmen|MEMORYADDRESS~49_combout  = ( \alu|ShiftRight0~28_combout  & ( \alu|ShiftRight0~30_combout  & ( (!\alumuxB|Output[2]~3_combout ) # ((!\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~29_combout )) # (\alumuxB|Output[3]~2_combout  & 
// ((\alu|ShiftRight0~31_combout )))) ) ) ) # ( !\alu|ShiftRight0~28_combout  & ( \alu|ShiftRight0~30_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout )))) # (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & 
// (\alu|ShiftRight0~29_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~31_combout ))))) ) ) ) # ( \alu|ShiftRight0~28_combout  & ( !\alu|ShiftRight0~30_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout )))) # 
// (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~29_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~31_combout ))))) ) ) ) # ( !\alu|ShiftRight0~28_combout  & ( !\alu|ShiftRight0~30_combout  & ( 
// (\alumuxB|Output[2]~3_combout  & ((!\alumuxB|Output[3]~2_combout  & (\alu|ShiftRight0~29_combout )) # (\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~31_combout ))))) ) ) )

	.dataa(!\alu|ShiftRight0~29_combout ),
	.datab(!\alu|ShiftRight0~31_combout ),
	.datac(!\alumuxB|Output[2]~3_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alu|ShiftRight0~28_combout ),
	.dataf(!\alu|ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~49 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~49 .lut_mask = 64'h0503F50305F3F5F3;
defparam \exmen|MEMORYADDRESS~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N15
cyclonev_lcell_comb \exmen|MEMORYADDRESS~50 (
// Equation(s):
// \exmen|MEMORYADDRESS~50_combout  = ( \exmen|MEMORYADDRESS~49_combout  & ( (!\exmen|MEMORYADDRESS~24_combout  & (\exmen|MEMORYADDRESS~26_combout  & ((\alu|ShiftRight0~39_combout )))) # (\exmen|MEMORYADDRESS~24_combout  & ((!\exmen|MEMORYADDRESS~26_combout 
// ) # ((\alu|ShiftLeft0~13_combout )))) ) ) # ( !\exmen|MEMORYADDRESS~49_combout  & ( (\exmen|MEMORYADDRESS~26_combout  & ((!\exmen|MEMORYADDRESS~24_combout  & ((\alu|ShiftRight0~39_combout ))) # (\exmen|MEMORYADDRESS~24_combout  & 
// (\alu|ShiftLeft0~13_combout )))) ) )

	.dataa(!\exmen|MEMORYADDRESS~24_combout ),
	.datab(!\exmen|MEMORYADDRESS~26_combout ),
	.datac(!\alu|ShiftLeft0~13_combout ),
	.datad(!\alu|ShiftRight0~39_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~50 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~50 .lut_mask = 64'h0123012345674567;
defparam \exmen|MEMORYADDRESS~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~51 (
// Equation(s):
// \exmen|MEMORYADDRESS~51_combout  = ( \alu|Add0~29_sumout  & ( \exmen|MEMORYADDRESS~50_combout  & ( (!\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout ) # ((\alu|Mult0~15 )))) # (\exmen|MEMORYADDRESS~29_combout  & 
// (((!\alu|ALUOut~5_combout )) # (\exmen|MEMORYADDRESS~28_combout ))) ) ) ) # ( !\alu|Add0~29_sumout  & ( \exmen|MEMORYADDRESS~50_combout  & ( (!\exmen|MEMORYADDRESS~29_combout  & (\exmen|MEMORYADDRESS~28_combout  & ((\alu|Mult0~15 )))) # 
// (\exmen|MEMORYADDRESS~29_combout  & (((!\alu|ALUOut~5_combout )) # (\exmen|MEMORYADDRESS~28_combout ))) ) ) ) # ( \alu|Add0~29_sumout  & ( !\exmen|MEMORYADDRESS~50_combout  & ( (!\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout ) # 
// ((\alu|Mult0~15 )))) # (\exmen|MEMORYADDRESS~29_combout  & (!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~5_combout ))) ) ) ) # ( !\alu|Add0~29_sumout  & ( !\exmen|MEMORYADDRESS~50_combout  & ( (!\exmen|MEMORYADDRESS~29_combout  & 
// (\exmen|MEMORYADDRESS~28_combout  & ((\alu|Mult0~15 )))) # (\exmen|MEMORYADDRESS~29_combout  & (!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~5_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~29_combout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\alu|ALUOut~5_combout ),
	.datad(!\alu|Mult0~15 ),
	.datae(!\alu|Add0~29_sumout ),
	.dataf(!\exmen|MEMORYADDRESS~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~51 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~51 .lut_mask = 64'h4062C8EA5173D9FB;
defparam \exmen|MEMORYADDRESS~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~52 (
// Equation(s):
// \exmen|MEMORYADDRESS~52_combout  = ( \exmen|MEMORYADDRESS~30_combout  & ( \exmen|MEMORYADDRESS~31_combout  & ( \alu|Add1~29_sumout  ) ) ) # ( !\exmen|MEMORYADDRESS~30_combout  & ( \exmen|MEMORYADDRESS~31_combout  & ( (\idex|RVALUE1[7]~_Duplicate_2_q  & 
// \alumuxB|Output[7]~7_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~30_combout  & ( !\exmen|MEMORYADDRESS~31_combout  & ( \exmen|MEMORYADDRESS~51_combout  ) ) )

	.dataa(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datab(!\exmen|MEMORYADDRESS~51_combout ),
	.datac(!\alu|Add1~29_sumout ),
	.datad(!\alumuxB|Output[7]~7_combout ),
	.datae(!\exmen|MEMORYADDRESS~30_combout ),
	.dataf(!\exmen|MEMORYADDRESS~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~52 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~52 .lut_mask = 64'h0000333300550F0F;
defparam \exmen|MEMORYADDRESS~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N8
dffeas \exmen|MEMORYADDRESS[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [7]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[7] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N13
dffeas \datamen|DataOut[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[7] .is_wysiwyg = "true";
defparam \datamen|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N18
cyclonev_lcell_comb \menwb|WRITEDATA[7]~feeder (
// Equation(s):
// \menwb|WRITEDATA[7]~feeder_combout  = ( \datamen|DataOut [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamen|DataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\menwb|WRITEDATA[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \menwb|WRITEDATA[7]~feeder .extended_lut = "off";
defparam \menwb|WRITEDATA[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \menwb|WRITEDATA[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N20
dffeas \menwb|WRITEDATA[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\menwb|WRITEDATA[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[7] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N2
dffeas \regbank|Register[10][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[10][7] .is_wysiwyg = "true";
defparam \regbank|Register[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N6
cyclonev_lcell_comb \idex|RVALUE1~94 (
// Equation(s):
// \idex|RVALUE1~94_combout  = ( \regbank|Register[11][7]~q  & ( \regbank|Register[9][7]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[8][7]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[10][7]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][7]~q  & ( \regbank|Register[9][7]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[8][7]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[10][7]~q )))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[11][7]~q  & ( !\regbank|Register[9][7]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[8][7]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[10][7]~q )))) # 
// (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[11][7]~q  & ( !\regbank|Register[9][7]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[8][7]~q ))) # (\reg1|Mux3~0_combout  & 
// (\regbank|Register[10][7]~q )))) ) ) )

	.dataa(!\regbank|Register[10][7]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[8][7]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[11][7]~q ),
	.dataf(!\regbank|Register[9][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~94 .extended_lut = "off";
defparam \idex|RVALUE1~94 .lut_mask = 64'h0C440C773F443F77;
defparam \idex|RVALUE1~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \idex|RVALUE1~91 (
// Equation(s):
// \idex|RVALUE1~91_combout  = ( \regbank|Register[30][7]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[22][7]~q ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[30][7]~q  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & 
// \regbank|Register[22][7]~q ) ) ) ) # ( \regbank|Register[30][7]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[18][7]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[26][7]~q ))) ) ) ) # ( !\regbank|Register[30][7]~q  & 
// ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[18][7]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[26][7]~q ))) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\regbank|Register[22][7]~q ),
	.datac(!\regbank|Register[18][7]~q ),
	.datad(!\regbank|Register[26][7]~q ),
	.datae(!\regbank|Register[30][7]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~91 .extended_lut = "off";
defparam \idex|RVALUE1~91 .lut_mask = 64'h0A5F0A5F22227777;
defparam \idex|RVALUE1~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \idex|RVALUE1~92 (
// Equation(s):
// \idex|RVALUE1~92_combout  = ( \regbank|Register[31][7]~q  & ( \regbank|Register[19][7]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[23][7]~q ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[27][7]~q ) # 
// (\reg1|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[31][7]~q  & ( \regbank|Register[19][7]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[23][7]~q ))) # (\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & 
// \regbank|Register[27][7]~q )))) ) ) ) # ( \regbank|Register[31][7]~q  & ( !\regbank|Register[19][7]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[23][7]~q  & (\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[27][7]~q ) # 
// (\reg1|Mux2~0_combout )))) ) ) ) # ( !\regbank|Register[31][7]~q  & ( !\regbank|Register[19][7]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[23][7]~q  & (\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout  & 
// \regbank|Register[27][7]~q )))) ) ) )

	.dataa(!\regbank|Register[23][7]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[27][7]~q ),
	.datae(!\regbank|Register[31][7]~q ),
	.dataf(!\regbank|Register[19][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~92 .extended_lut = "off";
defparam \idex|RVALUE1~92 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N30
cyclonev_lcell_comb \idex|RVALUE1~90 (
// Equation(s):
// \idex|RVALUE1~90_combout  = ( \regbank|Register[29][7]~q  & ( \regbank|Register[17][7]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\regbank|Register[25][7]~q ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[21][7]~q ) # 
// (\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[29][7]~q  & ( \regbank|Register[17][7]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\regbank|Register[25][7]~q ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & 
// \regbank|Register[21][7]~q )))) ) ) ) # ( \regbank|Register[29][7]~q  & ( !\regbank|Register[17][7]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[25][7]~q  & (\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[21][7]~q ) # 
// (\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[29][7]~q  & ( !\regbank|Register[17][7]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[25][7]~q  & (\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & 
// \regbank|Register[21][7]~q )))) ) ) )

	.dataa(!\regbank|Register[25][7]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[21][7]~q ),
	.datae(!\regbank|Register[29][7]~q ),
	.dataf(!\regbank|Register[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~90 .extended_lut = "off";
defparam \idex|RVALUE1~90 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \idex|RVALUE1~89 (
// Equation(s):
// \idex|RVALUE1~89_combout  = ( \regbank|Register[28][7]~q  & ( \reg1|Mux2~0_combout  & ( (\reg1|Mux1~0_combout ) # (\regbank|Register[20][7]~q ) ) ) ) # ( !\regbank|Register[28][7]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[20][7]~q  & 
// !\reg1|Mux1~0_combout ) ) ) ) # ( \regbank|Register[28][7]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][7]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][7]~q ))) ) ) ) # ( !\regbank|Register[28][7]~q  & ( 
// !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[16][7]~q )) # (\reg1|Mux1~0_combout  & ((\regbank|Register[24][7]~q ))) ) ) )

	.dataa(!\regbank|Register[20][7]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[16][7]~q ),
	.datad(!\regbank|Register[24][7]~q ),
	.datae(!\regbank|Register[28][7]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~89 .extended_lut = "off";
defparam \idex|RVALUE1~89 .lut_mask = 64'h0C3F0C3F44447777;
defparam \idex|RVALUE1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \idex|RVALUE1~93 (
// Equation(s):
// \idex|RVALUE1~93_combout  = ( \idex|RVALUE1~89_combout  & ( \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~91_combout )) # (\reg1|Mux4~0_combout  & ((\idex|RVALUE1~92_combout ))) ) ) ) # ( !\idex|RVALUE1~89_combout  & ( 
// \reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~91_combout )) # (\reg1|Mux4~0_combout  & ((\idex|RVALUE1~92_combout ))) ) ) ) # ( \idex|RVALUE1~89_combout  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout ) # 
// (\idex|RVALUE1~90_combout ) ) ) ) # ( !\idex|RVALUE1~89_combout  & ( !\reg1|Mux3~0_combout  & ( (\reg1|Mux4~0_combout  & \idex|RVALUE1~90_combout ) ) ) )

	.dataa(!\idex|RVALUE1~91_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\idex|RVALUE1~92_combout ),
	.datad(!\idex|RVALUE1~90_combout ),
	.datae(!\idex|RVALUE1~89_combout ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~93 .extended_lut = "off";
defparam \idex|RVALUE1~93 .lut_mask = 64'h0033CCFF47474747;
defparam \idex|RVALUE1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \idex|RVALUE1~97 (
// Equation(s):
// \idex|RVALUE1~97_combout  = ( \regbank|Register[3][7]~q  & ( \regbank|Register[1][7]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[0][7]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][7]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][7]~q  & ( \regbank|Register[1][7]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[0][7]~q ))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & \regbank|Register[2][7]~q )))) ) ) ) # ( 
// \regbank|Register[3][7]~q  & ( !\regbank|Register[1][7]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[0][7]~q  & (!\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[2][7]~q ) # (\reg1|Mux4~0_combout )))) ) ) ) # ( 
// !\regbank|Register[3][7]~q  & ( !\regbank|Register[1][7]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[0][7]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][7]~q ))))) ) ) )

	.dataa(!\regbank|Register[0][7]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[2][7]~q ),
	.datae(!\regbank|Register[3][7]~q ),
	.dataf(!\regbank|Register[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~97 .extended_lut = "off";
defparam \idex|RVALUE1~97 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N42
cyclonev_lcell_comb \idex|RVALUE1~95 (
// Equation(s):
// \idex|RVALUE1~95_combout  = ( \regbank|Register[15][7]~q  & ( \regbank|Register[12][7]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[14][7]~q ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[13][7]~q ) # 
// (\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[15][7]~q  & ( \regbank|Register[12][7]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout )) # (\regbank|Register[14][7]~q ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout  & 
// \regbank|Register[13][7]~q )))) ) ) ) # ( \regbank|Register[15][7]~q  & ( !\regbank|Register[12][7]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[14][7]~q  & (\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[13][7]~q ) # 
// (\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[15][7]~q  & ( !\regbank|Register[12][7]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[14][7]~q  & (\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout  & 
// \regbank|Register[13][7]~q )))) ) ) )

	.dataa(!\regbank|Register[14][7]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[13][7]~q ),
	.datae(!\regbank|Register[15][7]~q ),
	.dataf(!\regbank|Register[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~95 .extended_lut = "off";
defparam \idex|RVALUE1~95 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N24
cyclonev_lcell_comb \idex|RVALUE1~96 (
// Equation(s):
// \idex|RVALUE1~96_combout  = ( \regbank|Register[7][7]~q  & ( \regbank|Register[6][7]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][7]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][7]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][7]~q  & ( \regbank|Register[6][7]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][7]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][7]~q ))))) # (\reg1|Mux3~0_combout  & 
// (((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[7][7]~q  & ( !\regbank|Register[6][7]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][7]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[5][7]~q ))))) # 
// (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[7][7]~q  & ( !\regbank|Register[6][7]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[4][7]~q )) # (\reg1|Mux4~0_combout  & 
// ((\regbank|Register[5][7]~q ))))) ) ) )

	.dataa(!\regbank|Register[4][7]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[5][7]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[7][7]~q ),
	.dataf(!\regbank|Register[6][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~96 .extended_lut = "off";
defparam \idex|RVALUE1~96 .lut_mask = 64'h440C443F770C773F;
defparam \idex|RVALUE1~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N42
cyclonev_lcell_comb \idex|RVALUE1~98 (
// Equation(s):
// \idex|RVALUE1~98_combout  = ( \idex|RVALUE1~96_combout  & ( (!\reg1|Mux1~0_combout  & (((\idex|RVALUE1~97_combout )) # (\reg1|Mux2~0_combout ))) # (\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout  & ((\idex|RVALUE1~95_combout )))) ) ) # ( 
// !\idex|RVALUE1~96_combout  & ( (!\reg1|Mux1~0_combout  & (!\reg1|Mux2~0_combout  & (\idex|RVALUE1~97_combout ))) # (\reg1|Mux1~0_combout  & (\reg1|Mux2~0_combout  & ((\idex|RVALUE1~95_combout )))) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\idex|RVALUE1~97_combout ),
	.datad(!\idex|RVALUE1~95_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~98 .extended_lut = "off";
defparam \idex|RVALUE1~98 .lut_mask = 64'h081908192A3B2A3B;
defparam \idex|RVALUE1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N30
cyclonev_lcell_comb \idex|RVALUE1~99 (
// Equation(s):
// \idex|RVALUE1~99_combout  = ( \idex|RVALUE1~93_combout  & ( \idex|RVALUE1~98_combout  ) ) # ( !\idex|RVALUE1~93_combout  & ( \idex|RVALUE1~98_combout  & ( !\reg1|Mux0~0_combout  ) ) ) # ( \idex|RVALUE1~93_combout  & ( !\idex|RVALUE1~98_combout  & ( 
// ((\idex|RVALUE1~94_combout  & \idex|RVALUE1[20]~0_combout )) # (\reg1|Mux0~0_combout ) ) ) ) # ( !\idex|RVALUE1~93_combout  & ( !\idex|RVALUE1~98_combout  & ( (\idex|RVALUE1~94_combout  & (!\reg1|Mux0~0_combout  & \idex|RVALUE1[20]~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\idex|RVALUE1~94_combout ),
	.datac(!\reg1|Mux0~0_combout ),
	.datad(!\idex|RVALUE1[20]~0_combout ),
	.datae(!\idex|RVALUE1~93_combout ),
	.dataf(!\idex|RVALUE1~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~99 .extended_lut = "off";
defparam \idex|RVALUE1~99 .lut_mask = 64'h00300F3FF0F0FFFF;
defparam \idex|RVALUE1~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N21
cyclonev_lcell_comb \idex|RVALUE1[7]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[7]~SCLR_LUT_combout  = ( \idex|RVALUE1~99_combout  & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(!\Reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[7]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[7]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \idex|RVALUE1[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N47
dffeas \idex|RVALUE1[7]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[7]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N24
cyclonev_lcell_comb \alu|ShiftLeft0~14 (
// Equation(s):
// \alu|ShiftLeft0~14_combout  = ( \idex|RVALUE1[8]~_Duplicate_2_q  & ( \alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[7]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[5]~_Duplicate_2_q ))) ) ) ) # ( 
// !\idex|RVALUE1[8]~_Duplicate_2_q  & ( \alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[7]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[5]~_Duplicate_2_q ))) ) ) ) # ( 
// \idex|RVALUE1[8]~_Duplicate_2_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[6]~_Duplicate_2_q ) ) ) ) # ( !\idex|RVALUE1[8]~_Duplicate_2_q  & ( !\alumuxB|Output[0]~5_combout  & ( (\alumuxB|Output[1]~4_combout  
// & \idex|RVALUE1[6]~_Duplicate_2_q ) ) ) )

	.dataa(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~14 .extended_lut = "off";
defparam \alu|ShiftLeft0~14 .lut_mask = 64'h0033CCFF47474747;
defparam \alu|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~104 (
// Equation(s):
// \exmen|MEMORYADDRESS~104_combout  = ( \alumuxB|Output[3]~2_combout  & ( \alu|ShiftLeft0~22_combout  & ( (!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftLeft0~14_combout ) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( \alu|ShiftLeft0~22_combout  & ( 
// (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~34_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~30_combout )) ) ) ) # ( \alumuxB|Output[3]~2_combout  & ( !\alu|ShiftLeft0~22_combout  & ( (\alumuxB|Output[2]~3_combout  & 
// \alu|ShiftLeft0~14_combout ) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( !\alu|ShiftLeft0~22_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~34_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~30_combout )) ) ) )

	.dataa(!\alumuxB|Output[2]~3_combout ),
	.datab(!\alu|ShiftLeft0~14_combout ),
	.datac(!\alu|ShiftLeft0~30_combout ),
	.datad(!\alu|ShiftLeft0~34_combout ),
	.datae(!\alumuxB|Output[3]~2_combout ),
	.dataf(!\alu|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~104 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~104 .lut_mask = 64'h05AF111105AFBBBB;
defparam \exmen|MEMORYADDRESS~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS~158 (
// Equation(s):
// \exmen|MEMORYADDRESS~158_combout  = ( \alumuxB|Output[20]~27_combout  & ( \alumuxB|Output[4]~1_combout  & ( (!\exmen|MEMORYADDRESS~79_combout  & ((\idex|RVALUE1[20]~_Duplicate_1_q ))) # (\exmen|MEMORYADDRESS~79_combout  & (\alu|ShiftLeft0~6_combout )) ) ) 
// ) # ( !\alumuxB|Output[20]~27_combout  & ( \alumuxB|Output[4]~1_combout  & ( (\alu|ShiftLeft0~6_combout  & \exmen|MEMORYADDRESS~79_combout ) ) ) ) # ( \alumuxB|Output[20]~27_combout  & ( !\alumuxB|Output[4]~1_combout  & ( (!\exmen|MEMORYADDRESS~79_combout 
//  & ((\idex|RVALUE1[20]~_Duplicate_1_q ))) # (\exmen|MEMORYADDRESS~79_combout  & (\exmen|MEMORYADDRESS~104_combout )) ) ) ) # ( !\alumuxB|Output[20]~27_combout  & ( !\alumuxB|Output[4]~1_combout  & ( (\exmen|MEMORYADDRESS~104_combout  & 
// \exmen|MEMORYADDRESS~79_combout ) ) ) )

	.dataa(!\alu|ShiftLeft0~6_combout ),
	.datab(!\exmen|MEMORYADDRESS~104_combout ),
	.datac(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.datad(!\exmen|MEMORYADDRESS~79_combout ),
	.datae(!\alumuxB|Output[20]~27_combout ),
	.dataf(!\alumuxB|Output[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~158 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~158 .lut_mask = 64'h00330F3300550F55;
defparam \exmen|MEMORYADDRESS~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~159 (
// Equation(s):
// \exmen|MEMORYADDRESS~159_combout  = ( \alu|ShiftRight0~36_combout  & ( \idex|OPCODE [0] & ( ((\exmen|MEMORYADDRESS~29_combout  & !\alu|ALUOut~16_combout )) # (\exmen|MEMORYADDRESS~28_combout ) ) ) ) # ( !\alu|ShiftRight0~36_combout  & ( \idex|OPCODE [0] & 
// ( (!\exmen|MEMORYADDRESS~29_combout  & ((\exmen|MEMORYADDRESS~28_combout ))) # (\exmen|MEMORYADDRESS~29_combout  & (!\alu|ALUOut~16_combout  & !\exmen|MEMORYADDRESS~28_combout )) ) ) ) # ( \alu|ShiftRight0~36_combout  & ( !\idex|OPCODE [0] & ( 
// (!\exmen|MEMORYADDRESS~29_combout  & (((\exmen|MEMORYADDRESS~28_combout )))) # (\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~16_combout )) # (\exmen|MEMORYADDRESS~28_combout  & ((\exmen|MEMORYADDRESS~158_combout 
// ))))) ) ) ) # ( !\alu|ShiftRight0~36_combout  & ( !\idex|OPCODE [0] & ( (!\exmen|MEMORYADDRESS~29_combout  & (((\exmen|MEMORYADDRESS~28_combout )))) # (\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~16_combout )) # 
// (\exmen|MEMORYADDRESS~28_combout  & ((\exmen|MEMORYADDRESS~158_combout ))))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~29_combout ),
	.datab(!\alu|ALUOut~16_combout ),
	.datac(!\exmen|MEMORYADDRESS~28_combout ),
	.datad(!\exmen|MEMORYADDRESS~158_combout ),
	.datae(!\alu|ShiftRight0~36_combout ),
	.dataf(!\idex|OPCODE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~159 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~159 .lut_mask = 64'h4A4F4A4F4A4A4F4F;
defparam \exmen|MEMORYADDRESS~159 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N45
cyclonev_lcell_comb \exmen|MEMORYADDRESS~160 (
// Equation(s):
// \exmen|MEMORYADDRESS~160_combout  = ( \exmen|MEMORYADDRESS~158_combout  & ( (!\exmen|MEMORYADDRESS~79_combout ) # (((!\exmen|MEMORYADDRESS~29_combout  & \alu|Add0~81_sumout )) # (\exmen|MEMORYADDRESS~159_combout )) ) ) # ( 
// !\exmen|MEMORYADDRESS~158_combout  & ( (\exmen|MEMORYADDRESS~79_combout  & (((!\exmen|MEMORYADDRESS~29_combout  & \alu|Add0~81_sumout )) # (\exmen|MEMORYADDRESS~159_combout ))) ) )

	.dataa(!\exmen|MEMORYADDRESS~29_combout ),
	.datab(!\exmen|MEMORYADDRESS~79_combout ),
	.datac(!\alu|Add0~81_sumout ),
	.datad(!\exmen|MEMORYADDRESS~159_combout ),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~160 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~160 .lut_mask = 64'h02330233CEFFCEFF;
defparam \exmen|MEMORYADDRESS~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~210 (
// Equation(s):
// \exmen|MEMORYADDRESS~210_combout  = ( !\exmen|MEMORYADDRESS~86_combout  & ( (((\alu|Add1~81_sumout ))) ) ) # ( \exmen|MEMORYADDRESS~86_combout  & ( (\exmen|MEMORYADDRESS~160_combout  & ((!\exmen|MEMORYADDRESS~159_combout ) # 
// ((!\exmen|MEMORYADDRESS~79_combout ) # ((\exmen|MEMORYADDRESS~29_combout ) # (\alu|Mult0~350_sumout ))))) ) )

	.dataa(!\exmen|MEMORYADDRESS~159_combout ),
	.datab(!\exmen|MEMORYADDRESS~160_combout ),
	.datac(!\exmen|MEMORYADDRESS~79_combout ),
	.datad(!\alu|Mult0~350_sumout ),
	.datae(!\exmen|MEMORYADDRESS~86_combout ),
	.dataf(!\exmen|MEMORYADDRESS~29_combout ),
	.datag(!\alu|Add1~81_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~210 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~210 .lut_mask = 64'h0F0F32330F0F3333;
defparam \exmen|MEMORYADDRESS~210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N2
dffeas \exmen|MEMORYADDRESS[20] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~210_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [20]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[20] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N40
dffeas \datamen|DataOut[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[20] .is_wysiwyg = "true";
defparam \datamen|DataOut[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N17
dffeas \menwb|WRITEDATA[20] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [20]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[20] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \regbank|Register[12][20]~feeder (
// Equation(s):
// \regbank|Register[12][20]~feeder_combout  = ( \menwb|WRITEDATA [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\menwb|WRITEDATA [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regbank|Register[12][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regbank|Register[12][20]~feeder .extended_lut = "off";
defparam \regbank|Register[12][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regbank|Register[12][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N31
dffeas \regbank|Register[12][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regbank|Register[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regbank|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[12][20] .is_wysiwyg = "true";
defparam \regbank|Register[12][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \idex|RVALUE1~128 (
// Equation(s):
// \idex|RVALUE1~128_combout  = ( \regbank|Register[15][20]~q  & ( \regbank|Register[13][20]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][20]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][20]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][20]~q  & ( \regbank|Register[13][20]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][20]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][20]~q ))))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[15][20]~q  & ( !\regbank|Register[13][20]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][20]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[14][20]~q ))))) 
// # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[15][20]~q  & ( !\regbank|Register[13][20]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[12][20]~q )) # (\reg1|Mux3~0_combout  & 
// ((\regbank|Register[14][20]~q ))))) ) ) )

	.dataa(!\regbank|Register[12][20]~q ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[14][20]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[15][20]~q ),
	.dataf(!\regbank|Register[13][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~128 .extended_lut = "off";
defparam \idex|RVALUE1~128 .lut_mask = 64'h440C443F770C773F;
defparam \idex|RVALUE1~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N18
cyclonev_lcell_comb \idex|RVALUE1~130 (
// Equation(s):
// \idex|RVALUE1~130_combout  = ( \regbank|Register[3][20]~q  & ( \regbank|Register[0][20]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # (\regbank|Register[2][20]~q )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # 
// (\regbank|Register[1][20]~q ))) ) ) ) # ( !\regbank|Register[3][20]~q  & ( \regbank|Register[0][20]~q  & ( (!\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # (\regbank|Register[2][20]~q )))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][20]~q  & 
// (!\reg1|Mux3~0_combout ))) ) ) ) # ( \regbank|Register[3][20]~q  & ( !\regbank|Register[0][20]~q  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout  & \regbank|Register[2][20]~q )))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # 
// (\regbank|Register[1][20]~q ))) ) ) ) # ( !\regbank|Register[3][20]~q  & ( !\regbank|Register[0][20]~q  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout  & \regbank|Register[2][20]~q )))) # (\reg1|Mux4~0_combout  & (\regbank|Register[1][20]~q  & 
// (!\reg1|Mux3~0_combout ))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[1][20]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[2][20]~q ),
	.datae(!\regbank|Register[3][20]~q ),
	.dataf(!\regbank|Register[0][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~130 .extended_lut = "off";
defparam \idex|RVALUE1~130 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \idex|RVALUE1~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N48
cyclonev_lcell_comb \idex|RVALUE1~129 (
// Equation(s):
// \idex|RVALUE1~129_combout  = ( \regbank|Register[7][20]~q  & ( \regbank|Register[5][20]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[4][20]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][20]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][20]~q  & ( \regbank|Register[5][20]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[4][20]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][20]~q )))) # (\reg1|Mux4~0_combout  & 
// (((!\reg1|Mux3~0_combout )))) ) ) ) # ( \regbank|Register[7][20]~q  & ( !\regbank|Register[5][20]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[4][20]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[6][20]~q )))) # 
// (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[7][20]~q  & ( !\regbank|Register[5][20]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[4][20]~q ))) # (\reg1|Mux3~0_combout  & 
// (\regbank|Register[6][20]~q )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[6][20]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[4][20]~q ),
	.datae(!\regbank|Register[7][20]~q ),
	.dataf(!\regbank|Register[5][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~129 .extended_lut = "off";
defparam \idex|RVALUE1~129 .lut_mask = 64'h02A207A752F257F7;
defparam \idex|RVALUE1~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \idex|RVALUE1~131 (
// Equation(s):
// \idex|RVALUE1~131_combout  = ( \idex|RVALUE1~129_combout  & ( \reg1|Mux1~0_combout  & ( (\idex|RVALUE1~128_combout  & \reg1|Mux2~0_combout ) ) ) ) # ( !\idex|RVALUE1~129_combout  & ( \reg1|Mux1~0_combout  & ( (\idex|RVALUE1~128_combout  & 
// \reg1|Mux2~0_combout ) ) ) ) # ( \idex|RVALUE1~129_combout  & ( !\reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\idex|RVALUE1~130_combout ) ) ) ) # ( !\idex|RVALUE1~129_combout  & ( !\reg1|Mux1~0_combout  & ( (\idex|RVALUE1~130_combout  & 
// !\reg1|Mux2~0_combout ) ) ) )

	.dataa(!\idex|RVALUE1~128_combout ),
	.datab(!\idex|RVALUE1~130_combout ),
	.datac(gnd),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\idex|RVALUE1~129_combout ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~131 .extended_lut = "off";
defparam \idex|RVALUE1~131 .lut_mask = 64'h330033FF00550055;
defparam \idex|RVALUE1~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \idex|RVALUE1~124 (
// Equation(s):
// \idex|RVALUE1~124_combout  = ( \regbank|Register[30][20]~q  & ( \regbank|Register[18][20]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout ) # ((\regbank|Register[26][20]~q )))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[22][20]~q )) # 
// (\reg1|Mux1~0_combout ))) ) ) ) # ( !\regbank|Register[30][20]~q  & ( \regbank|Register[18][20]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout ) # ((\regbank|Register[26][20]~q )))) # (\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout  & 
// (\regbank|Register[22][20]~q ))) ) ) ) # ( \regbank|Register[30][20]~q  & ( !\regbank|Register[18][20]~q  & ( (!\reg1|Mux2~0_combout  & (\reg1|Mux1~0_combout  & ((\regbank|Register[26][20]~q )))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[22][20]~q 
// )) # (\reg1|Mux1~0_combout ))) ) ) ) # ( !\regbank|Register[30][20]~q  & ( !\regbank|Register[18][20]~q  & ( (!\reg1|Mux2~0_combout  & (\reg1|Mux1~0_combout  & ((\regbank|Register[26][20]~q )))) # (\reg1|Mux2~0_combout  & (!\reg1|Mux1~0_combout  & 
// (\regbank|Register[22][20]~q ))) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[22][20]~q ),
	.datad(!\regbank|Register[26][20]~q ),
	.datae(!\regbank|Register[30][20]~q ),
	.dataf(!\regbank|Register[18][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~124 .extended_lut = "off";
defparam \idex|RVALUE1~124 .lut_mask = 64'h042615378CAE9DBF;
defparam \idex|RVALUE1~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N12
cyclonev_lcell_comb \idex|RVALUE1~125 (
// Equation(s):
// \idex|RVALUE1~125_combout  = ( \regbank|Register[31][20]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[23][20]~q ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[31][20]~q  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & 
// \regbank|Register[23][20]~q ) ) ) ) # ( \regbank|Register[31][20]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\regbank|Register[19][20]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][20]~q )) ) ) ) # ( 
// !\regbank|Register[31][20]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\regbank|Register[19][20]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][20]~q )) ) ) )

	.dataa(!\regbank|Register[27][20]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[19][20]~q ),
	.datad(!\regbank|Register[23][20]~q ),
	.datae(!\regbank|Register[31][20]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~125 .extended_lut = "off";
defparam \idex|RVALUE1~125 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \idex|RVALUE1~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \idex|RVALUE1~122 (
// Equation(s):
// \idex|RVALUE1~122_combout  = ( \regbank|Register[28][20]~q  & ( \regbank|Register[20][20]~q  & ( ((!\reg1|Mux1~0_combout  & ((\regbank|Register[16][20]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][20]~q ))) # (\reg1|Mux2~0_combout ) ) ) ) # ( 
// !\regbank|Register[28][20]~q  & ( \regbank|Register[20][20]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[16][20]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][20]~q )))) # (\reg1|Mux2~0_combout  & 
// (((!\reg1|Mux1~0_combout )))) ) ) ) # ( \regbank|Register[28][20]~q  & ( !\regbank|Register[20][20]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[16][20]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[24][20]~q )))) 
// # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[28][20]~q  & ( !\regbank|Register[20][20]~q  & ( (!\reg1|Mux2~0_combout  & ((!\reg1|Mux1~0_combout  & ((\regbank|Register[16][20]~q ))) # (\reg1|Mux1~0_combout  & 
// (\regbank|Register[24][20]~q )))) ) ) )

	.dataa(!\regbank|Register[24][20]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[16][20]~q ),
	.datae(!\regbank|Register[28][20]~q ),
	.dataf(!\regbank|Register[20][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~122 .extended_lut = "off";
defparam \idex|RVALUE1~122 .lut_mask = 64'h04C407C734F437F7;
defparam \idex|RVALUE1~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N53
dffeas \regbank|Register[21][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[21][20] .is_wysiwyg = "true";
defparam \regbank|Register[21][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \idex|RVALUE1~123 (
// Equation(s):
// \idex|RVALUE1~123_combout  = ( \regbank|Register[29][20]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[25][20]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[29][20]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[25][20]~q ) ) ) ) # ( \regbank|Register[29][20]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[17][20]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][20]~q )) ) ) ) # ( 
// !\regbank|Register[29][20]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[17][20]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[21][20]~q )) ) ) )

	.dataa(!\regbank|Register[21][20]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[25][20]~q ),
	.datad(!\regbank|Register[17][20]~q ),
	.datae(!\regbank|Register[29][20]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~123 .extended_lut = "off";
defparam \idex|RVALUE1~123 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \idex|RVALUE1~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N36
cyclonev_lcell_comb \idex|RVALUE1~126 (
// Equation(s):
// \idex|RVALUE1~126_combout  = ( \idex|RVALUE1~123_combout  & ( \reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout ) # (\idex|RVALUE1~125_combout ) ) ) ) # ( !\idex|RVALUE1~123_combout  & ( \reg1|Mux4~0_combout  & ( (\reg1|Mux3~0_combout  & 
// \idex|RVALUE1~125_combout ) ) ) ) # ( \idex|RVALUE1~123_combout  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~122_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~124_combout )) ) ) ) # ( !\idex|RVALUE1~123_combout  & ( 
// !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & ((\idex|RVALUE1~122_combout ))) # (\reg1|Mux3~0_combout  & (\idex|RVALUE1~124_combout )) ) ) )

	.dataa(!\idex|RVALUE1~124_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\idex|RVALUE1~125_combout ),
	.datad(!\idex|RVALUE1~122_combout ),
	.datae(!\idex|RVALUE1~123_combout ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~126 .extended_lut = "off";
defparam \idex|RVALUE1~126 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \idex|RVALUE1~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \idex|RVALUE1~127 (
// Equation(s):
// \idex|RVALUE1~127_combout  = ( \regbank|Register[11][20]~q  & ( \regbank|Register[8][20]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\regbank|Register[9][20]~q ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[10][20]~q ) # 
// (\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[11][20]~q  & ( \regbank|Register[8][20]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout )) # (\regbank|Register[9][20]~q ))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & 
// \regbank|Register[10][20]~q )))) ) ) ) # ( \regbank|Register[11][20]~q  & ( !\regbank|Register[8][20]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[9][20]~q  & (\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[10][20]~q ) # 
// (\reg1|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[11][20]~q  & ( !\regbank|Register[8][20]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[9][20]~q  & (\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & 
// \regbank|Register[10][20]~q )))) ) ) )

	.dataa(!\regbank|Register[9][20]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[10][20]~q ),
	.datae(!\regbank|Register[11][20]~q ),
	.dataf(!\regbank|Register[8][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~127 .extended_lut = "off";
defparam \idex|RVALUE1~127 .lut_mask = 64'h04340737C4F4C7F7;
defparam \idex|RVALUE1~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \idex|RVALUE1~132 (
// Equation(s):
// \idex|RVALUE1~132_combout  = ( \idex|RVALUE1~127_combout  & ( \idex|RVALUE1[20]~0_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~126_combout ) ) ) ) # ( !\idex|RVALUE1~127_combout  & ( \idex|RVALUE1[20]~0_combout  & ( (!\reg1|Mux0~0_combout  & 
// (\idex|RVALUE1~131_combout )) # (\reg1|Mux0~0_combout  & ((\idex|RVALUE1~126_combout ))) ) ) ) # ( \idex|RVALUE1~127_combout  & ( !\idex|RVALUE1[20]~0_combout  & ( (!\reg1|Mux0~0_combout  & (\idex|RVALUE1~131_combout )) # (\reg1|Mux0~0_combout  & 
// ((\idex|RVALUE1~126_combout ))) ) ) ) # ( !\idex|RVALUE1~127_combout  & ( !\idex|RVALUE1[20]~0_combout  & ( (!\reg1|Mux0~0_combout  & (\idex|RVALUE1~131_combout )) # (\reg1|Mux0~0_combout  & ((\idex|RVALUE1~126_combout ))) ) ) )

	.dataa(!\idex|RVALUE1~131_combout ),
	.datab(!\reg1|Mux0~0_combout ),
	.datac(gnd),
	.datad(!\idex|RVALUE1~126_combout ),
	.datae(!\idex|RVALUE1~127_combout ),
	.dataf(!\idex|RVALUE1[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~132 .extended_lut = "off";
defparam \idex|RVALUE1~132 .lut_mask = 64'h447744774477CCFF;
defparam \idex|RVALUE1~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N9
cyclonev_lcell_comb \idex|RVALUE1[20]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[20]~SCLR_LUT_combout  = (!\Reset~input_o  & \idex|RVALUE1~132_combout )

	.dataa(!\Reset~input_o ),
	.datab(gnd),
	.datac(!\idex|RVALUE1~132_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[20]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[20]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[20]~SCLR_LUT .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \idex|RVALUE1[20]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N11
dffeas \idex|RVALUE1[20]~_Duplicate_1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE1[20]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \idex|RVALUE1[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N9
cyclonev_lcell_comb \alu|ShiftRight0~1 (
// Equation(s):
// \alu|ShiftRight0~1_combout  = ( \idex|RVALUE1[23]~_Duplicate_1_q  & ( \alumuxB|Output[0]~5_combout  & ( (\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[21]~_Duplicate_1_q ) ) ) ) # ( !\idex|RVALUE1[23]~_Duplicate_1_q  & ( \alumuxB|Output[0]~5_combout  & 
// ( (\idex|RVALUE1[21]~_Duplicate_1_q  & !\alumuxB|Output[1]~4_combout ) ) ) ) # ( \idex|RVALUE1[23]~_Duplicate_1_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[20]~_Duplicate_1_q )) # 
// (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[22]~_Duplicate_1_q ))) ) ) ) # ( !\idex|RVALUE1[23]~_Duplicate_1_q  & ( !\alumuxB|Output[0]~5_combout  & ( (!\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[20]~_Duplicate_1_q )) # 
// (\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[22]~_Duplicate_1_q ))) ) ) )

	.dataa(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.datac(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.dataf(!\alumuxB|Output[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~1 .extended_lut = "off";
defparam \alu|ShiftRight0~1 .lut_mask = 64'h550F550F330033FF;
defparam \alu|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N30
cyclonev_lcell_comb \alu|ShiftRight0~36 (
// Equation(s):
// \alu|ShiftRight0~36_combout  = ( \alu|ShiftRight0~3_combout  & ( \alu|ShiftRight0~2_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~1_combout ))) # (\alumuxB|Output[2]~3_combout  & 
// ((!\alumuxB|Output[3]~2_combout ))) ) ) ) # ( !\alu|ShiftRight0~3_combout  & ( \alu|ShiftRight0~2_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((\alu|ShiftRight0~1_combout ) # (\alumuxB|Output[2]~3_combout ))) ) ) ) # ( \alu|ShiftRight0~3_combout  & ( 
// !\alu|ShiftRight0~2_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~1_combout ))) ) ) ) # ( !\alu|ShiftRight0~3_combout  & ( !\alu|ShiftRight0~2_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// (\alu|ShiftRight0~1_combout  & !\alumuxB|Output[3]~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alu|ShiftRight0~1_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alu|ShiftRight0~3_combout ),
	.dataf(!\alu|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~36 .extended_lut = "off";
defparam \alu|ShiftRight0~36 .lut_mask = 64'h0C000CCC3F003FCC;
defparam \alu|ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N18
cyclonev_lcell_comb \alu|ShiftRight0~6 (
// Equation(s):
// \alu|ShiftRight0~6_combout  = ( \idex|RVALUE1[5]~_Duplicate_2_q  & ( \idex|RVALUE1[7]~_Duplicate_2_q  & ( ((!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[4]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[6]~_Duplicate_2_q ))) # 
// (\alumuxB|Output[0]~5_combout ) ) ) ) # ( !\idex|RVALUE1[5]~_Duplicate_2_q  & ( \idex|RVALUE1[7]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[4]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout 
//  & (\idex|RVALUE1[6]~_Duplicate_2_q )))) # (\alumuxB|Output[0]~5_combout  & (((\alumuxB|Output[1]~4_combout )))) ) ) ) # ( \idex|RVALUE1[5]~_Duplicate_2_q  & ( !\idex|RVALUE1[7]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & 
// ((!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[4]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[6]~_Duplicate_2_q )))) # (\alumuxB|Output[0]~5_combout  & (((!\alumuxB|Output[1]~4_combout )))) ) ) ) # ( 
// !\idex|RVALUE1[5]~_Duplicate_2_q  & ( !\idex|RVALUE1[7]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[4]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[6]~_Duplicate_2_q )))) 
// ) ) )

	.dataa(!\alumuxB|Output[0]~5_combout ),
	.datab(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[1]~4_combout ),
	.datad(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~6 .extended_lut = "off";
defparam \alu|ShiftRight0~6 .lut_mask = 64'h02A252F207A757F7;
defparam \alu|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N24
cyclonev_lcell_comb \exmen|MEMORYADDRESS~37 (
// Equation(s):
// \exmen|MEMORYADDRESS~37_combout  = ( \alumuxB|Output[3]~2_combout  & ( \alu|ShiftRight0~7_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftRight0~8_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~0_combout )) ) ) ) # ( 
// !\alumuxB|Output[3]~2_combout  & ( \alu|ShiftRight0~7_combout  & ( (\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~6_combout ) ) ) ) # ( \alumuxB|Output[3]~2_combout  & ( !\alu|ShiftRight0~7_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// ((\alu|ShiftRight0~8_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~0_combout )) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( !\alu|ShiftRight0~7_combout  & ( (\alu|ShiftRight0~6_combout  & !\alumuxB|Output[2]~3_combout ) ) ) )

	.dataa(!\alu|ShiftRight0~6_combout ),
	.datab(!\alu|ShiftRight0~0_combout ),
	.datac(!\alu|ShiftRight0~8_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(!\alumuxB|Output[3]~2_combout ),
	.dataf(!\alu|ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~37 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~37 .lut_mask = 64'h55000F3355FF0F33;
defparam \exmen|MEMORYADDRESS~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~38 (
// Equation(s):
// \exmen|MEMORYADDRESS~38_combout  = ( \exmen|MEMORYADDRESS~24_combout  & ( \alu|ShiftLeft0~6_combout  & ( (\exmen|MEMORYADDRESS~26_combout ) # (\exmen|MEMORYADDRESS~37_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~24_combout  & ( \alu|ShiftLeft0~6_combout  & ( 
// (\alu|ShiftRight0~36_combout  & \exmen|MEMORYADDRESS~26_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~24_combout  & ( !\alu|ShiftLeft0~6_combout  & ( (\exmen|MEMORYADDRESS~37_combout  & !\exmen|MEMORYADDRESS~26_combout ) ) ) ) # ( 
// !\exmen|MEMORYADDRESS~24_combout  & ( !\alu|ShiftLeft0~6_combout  & ( (\alu|ShiftRight0~36_combout  & \exmen|MEMORYADDRESS~26_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu|ShiftRight0~36_combout ),
	.datac(!\exmen|MEMORYADDRESS~37_combout ),
	.datad(!\exmen|MEMORYADDRESS~26_combout ),
	.datae(!\exmen|MEMORYADDRESS~24_combout ),
	.dataf(!\alu|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~38 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~38 .lut_mask = 64'h00330F0000330FFF;
defparam \exmen|MEMORYADDRESS~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~39 (
// Equation(s):
// \exmen|MEMORYADDRESS~39_combout  = ( \alu|Add0~17_sumout  & ( \alu|Mult0~12  & ( (!\exmen|MEMORYADDRESS~29_combout ) # ((!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~2_combout )) # (\exmen|MEMORYADDRESS~28_combout  & ((\exmen|MEMORYADDRESS~38_combout 
// )))) ) ) ) # ( !\alu|Add0~17_sumout  & ( \alu|Mult0~12  & ( (!\exmen|MEMORYADDRESS~29_combout  & (((\exmen|MEMORYADDRESS~28_combout )))) # (\exmen|MEMORYADDRESS~29_combout  & ((!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~2_combout )) # 
// (\exmen|MEMORYADDRESS~28_combout  & ((\exmen|MEMORYADDRESS~38_combout ))))) ) ) ) # ( \alu|Add0~17_sumout  & ( !\alu|Mult0~12  & ( (!\exmen|MEMORYADDRESS~29_combout  & (((!\exmen|MEMORYADDRESS~28_combout )))) # (\exmen|MEMORYADDRESS~29_combout  & 
// ((!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~2_combout )) # (\exmen|MEMORYADDRESS~28_combout  & ((\exmen|MEMORYADDRESS~38_combout ))))) ) ) ) # ( !\alu|Add0~17_sumout  & ( !\alu|Mult0~12  & ( (\exmen|MEMORYADDRESS~29_combout  & 
// ((!\exmen|MEMORYADDRESS~28_combout  & (!\alu|ALUOut~2_combout )) # (\exmen|MEMORYADDRESS~28_combout  & ((\exmen|MEMORYADDRESS~38_combout ))))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~29_combout ),
	.datab(!\alu|ALUOut~2_combout ),
	.datac(!\exmen|MEMORYADDRESS~38_combout ),
	.datad(!\exmen|MEMORYADDRESS~28_combout ),
	.datae(!\alu|Add0~17_sumout ),
	.dataf(!\alu|Mult0~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~39 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~39 .lut_mask = 64'h4405EE0544AFEEAF;
defparam \exmen|MEMORYADDRESS~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~40 (
// Equation(s):
// \exmen|MEMORYADDRESS~40_combout  = ( \alu|Add1~17_sumout  & ( \exmen|MEMORYADDRESS~30_combout  & ( (\exmen|MEMORYADDRESS~31_combout ) # (\exmen|MEMORYADDRESS~39_combout ) ) ) ) # ( !\alu|Add1~17_sumout  & ( \exmen|MEMORYADDRESS~30_combout  & ( 
// (\exmen|MEMORYADDRESS~39_combout  & !\exmen|MEMORYADDRESS~31_combout ) ) ) ) # ( \alu|Add1~17_sumout  & ( !\exmen|MEMORYADDRESS~30_combout  & ( (\alumuxB|Output[4]~1_combout  & (\idex|RVALUE1[4]~_Duplicate_2_q  & \exmen|MEMORYADDRESS~31_combout )) ) ) ) # 
// ( !\alu|Add1~17_sumout  & ( !\exmen|MEMORYADDRESS~30_combout  & ( (\alumuxB|Output[4]~1_combout  & (\idex|RVALUE1[4]~_Duplicate_2_q  & \exmen|MEMORYADDRESS~31_combout )) ) ) )

	.dataa(!\alumuxB|Output[4]~1_combout ),
	.datab(!\exmen|MEMORYADDRESS~39_combout ),
	.datac(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.datad(!\exmen|MEMORYADDRESS~31_combout ),
	.datae(!\alu|Add1~17_sumout ),
	.dataf(!\exmen|MEMORYADDRESS~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~40 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~40 .lut_mask = 64'h00050005330033FF;
defparam \exmen|MEMORYADDRESS~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N2
dffeas \exmen|MEMORYADDRESS[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[4] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N33
cyclonev_lcell_comb \exmen|DATAIN[4]~feeder (
// Equation(s):
// \exmen|DATAIN[4]~feeder_combout  = \idex|RVALUE2 [4]

	.dataa(!\idex|RVALUE2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|DATAIN[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|DATAIN[4]~feeder .extended_lut = "off";
defparam \exmen|DATAIN[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \exmen|DATAIN[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N35
dffeas \exmen|DATAIN[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|DATAIN[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|DATAIN [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|DATAIN[4] .is_wysiwyg = "true";
defparam \exmen|DATAIN[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [4]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "D0484208A50A406742930980C28041038C14024176B0D5D343003040090B11690800A19060111D0D892030285628460A2852C043516802C090A87003042CE8241311C588504008411803110208004B0624011A8A0000C88182514D502580C520329AB005755182320C1506BC60F8242C451500111D041D081CA591C63103102A14E4450C1D20E11F04042852BD084865234AC6001402B5A05653B8C36D18D4A00C85A4114E510A17482B08FA42C23A14305A00D42E05D98224C121282282B15043202A14603062042846A00C83061A8C0A09D808005A11895A082172821C0645404288AEA0E820A101808189D0440505085142AC10024221C5003B10A56A09A0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "0EA11CA0968293A418B1498E145C8604622029A5058B0B3A1B20C000245612021683844614D431191606A0ECB0A692151862420052A102E002101C2280CA700840498038008014A17454A08C116440B1B6B4185601040018848085114E908C3CA700188510A40146229CB5884280188441011631085822D0F9670C141080280C45108026474741385800C030C210A220B442154A82600687185A110428DB200984E825880040E8274121AC44D0030F2172AE85F00C08043B3EC88EC1462283126246A41011A04725A2B0FB8C540C0623020E82A150590150588181180C28201D0423AA8B48501201082056414B4D2B0100179A808B002C2F80E90B0104204097";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "28E8218AC028D45D0C053460056B450200300B08A0B510C06014AC0440C0E8258A16804C708E907C03E8108FB223002C2008960A2188062000305058514A09D049D2008B022850A220080E00010291879C48A13A4214918818304209500210B51D20154E90E3003490CDB2C5F505861D21C214C301C61D0A807411150810575B28246A1400C349622011A4849808B51A9D0988119C429A0C1805D002C3342E42847A88132268D442380C1005828E042A74A070914CC26022D46A74262046710A695058EA17B585800320C0084060484136C1547674012BAC497ABAB05580086009C21445830050028140B413E00011C080046040425E602102A0604214141010";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "E30501400604A6840342166290562200200D441AAC2ED45AA8218A8410874145810D400080140450B044181852C15AC4A441590001100A1D208540E1008801748429D04040AC0A88800B12001820380C49812CA690AE54A08A41F40100010A5347D90203408C00E825A20140ECA50114B221548B3A08930A100148DA8820907410085124294258002802188A2508695244080444C3CE0210E00C0C00894A804B020041888530C800309C741031146896A4029D0430238D45C0E82400050C030539C221D0442B174C015020B090B05640157A409696B80760000458A0AA48B07426DAD1060201F4000B1C00A042002600301C9C012C11C80B930F1CC51D04AEBE";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [4]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "0E2F0014114D013AA080008023498783048000DA88E00252C503064081B682A22C80307188050E9042A0708390001501A86238C0244682C2A4401610D011C84581D04C08816829A61E162271830206B0249D20101892520008429728B160402499D583500620C03E1000088400E846011048B08B0BC2018271384DB11207412030168C2EC0040E82C20A3842C48404403045A400E306E10474874EA120C74282415A61458C08E829808B51A9D0988119C429A009C004240202829307C21D04117D84441D2C1615912031A2168B18509F6580C41A90EAC07C2A1411D01D35501A00532206485050582114A1061E538A01560301958C0000A2500429801CA0A062";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "009104008A46190E8238454104681114340191D1C110441F6410291060C0A09A4414288D505F280642142C474139001809808021D5A82595028213150C18652D00A002C8416082141096030026500018417021215893E00100960090A2810EB21D090A00504100094A141475888A005C9501B5443902212001041C60A14828524058A1765420850AEA20C32C451861622A4998614154064500C08000271604836D888C2C2151CA00802C14702153A503848A660A0A09C9029A35A8E1D05813A063342E42847A88132268D446C093400050B060208221A140100024020A08003072D8BE024FA84418010ABCDB1804A124308C00494312D6176415D04409604460";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "B02015A000281A40B40C020058500B40823EA2850ACB02280C410A4004190B54880607568580474162406007412410210008D5A0E82440416290250504083088E006285801485351883125C9018A02C0220574853AD46C4012C0406001A56188602030F0C058B5818D4102E50A3843A586280800B48185B8C0094C402850421C30300E8254401205D00A30F0856B00588600A90A6007238861E382C05410300B0E499D060A50409685820080110E821A082A0803A900302805810A069430A804A581154014C088AC0E583A401418120122941208060A6838588221C29429D0456854A9181A50AC52D08852C040407410C0B0E12940088A2250082AC2B02C505F";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "2018116B102D718E01CA08042FA10540CE10C5C580008A29F2958D46003108049990829C00C0153E140012221482150C411D210A36D20A6030D10DB20C165D84A02F3E681CCE8404012461788058142804230A802080822000821444169D8E4850035014180416B0224120E1194F9A482E9765416804220511841C472B30C0850C435B1C0650000028D6692985050181104148034B9163508B0D2C201400505188C11408C242BA5AFA28500C110A81142090874204388D29A429D054C8814A0B228E22061E7483460CC8141CB0181C8ACD60A02C081C9320802BAB90C534E582168C106D8650107158C24C1448018862930024575F144B0A18F8B480A2B93A61";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [4]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "5039C00457204110AE56178A1624D5382A0845750D02D3E0885418168416845E0413A0962A09160A4100215A88C410504850611101831A504613EC4991C0600E3148420301504F9C2187842A1528280506040220300350D41180C500060302AE88801200A0A2DD21892C02850AA5430814274118886AD0E311768510086C5610A0A7CA00C464620741002B9114108B23A1083546222006AB0CC40C092F145010480176C4104890E31480F9426470B62A01879416408A50058EA08A46A82860181298784A400C000001200B244C4409506A76301054C0534B018150911621A884210C000427400100401601354514005056826116380C0B4021502931880490E4";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "22827CA6809726006958451C21A0814148215C21442D58AE82F4825A804442D4000C09214280A14330F31023388100C11505A68BCD4A688280B52000480C396232901CBE826230F30176201ACA50862154106D8320824002C000E8312010D00874262521161D9617840304E2709B62240E821418E4150270E901028320B55003908814D2E560B400880A0A845000398AD05D43000873008505474285308968014E214039420F9B6B1499848020280C42842534C043000040A00C02CD44443002800486A804082000E023A42C215024C1118FB1C81C000B41A805EB1900C10A00614BE3A09780024447410903A096A03A010C80AA000A622D15680010C4002082";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "8238C100B068860F8540DB222C30C009024514149864058080F8B51000405C842485280214E9080A0221900A4680509C0580011444010060080C0842B91B8029F2050415054180A5EE90040A00302B0A0A4286411A44580C0200053A581820610B0BC40D2B008042B0B5400001B6452294B1549332282C883800141606A60187921AB5864520C4600504F80040C7090C00141D1611104E90880215202E418019110B14A40C112C643B06040258998882154E9D082D5000014D57408C8220C00820040C1604102A0450442820181F4002810A0A05A0151A742006B04FA28500442042C50D146B03B1D0405846A4412C0C00000180800728836DC50814B8641D20";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "C3C46129A005AC8287228630504300C11A884070320C0614D41C5874D42A2C28024801C28028442C08990421CAA29A310172509258979002084004302D42BD120C69310BB016001869181144031413A112C0AA03A420DF2B0C01168118824210290800644408C408CE204030454056A005CA860A186511608A29C806212C2F080609C4E136C4481D04620300706000092A062C214E20869C214029AA613123ED6A12194E00A81809010560C2A0852864845688086DA856A001106314A0A820505A1BE61E402874821503842C344101B8C446222852024587411A30410D6534E108558311C0A4B3B2C2E48089260AE828304145004E300C0B1010B60440216088";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [4]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "05222C563028E8510E9A84084BB200D000454B008130097215001008828C501040D88100E829100581130F3E810E61001A89C104500B468000581374842A820ABC163203A081CA014A6B238C2B5818100A121561D04A683050442080004000924994A8510B950C188119C4080608A842B090421983080A2C59F0A74285C984220C421117C0A68E8269461D0B8C74870142961C20150C4298822C5903504C3CC090A8082900389280F9606218794174C205290A941500183216A643444430BE6203905A000C6242C46008D158E8200E21415A0380E053400106804B0E59404681C82800AC24CB50AE885108A140200014B961020C2150480B0D4A68A0543A5050";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "60614932C1629280200A1402C355178604A153E1A8C087D600201D9C2104F8401400288310510B0210A4421594960E188298748004692B3A08C429AB00002D4181265A222A0E4E046A2C000428600400C290B4680014D1D055D45A4C35A580C0E6E83A098E828620864012109D0443194708C014580C45EDC62C2F080609C4E136C4481D04860140A08284030C20010D647001F32963E2150642018811F05090101608A82C014304402874821503841D050EA3429262D097200026630A00C18009300341CA1602201190A8AD206214651CB40299060680062104028B942016B0715806C452C806045041151168008080A8029803188202474108411304204074";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "80C54E00716A00830B1815160522249C884224415000609800A29D1A8A0A104428A0CC001680609F0889A9582BA40C645042002A2874101D056748000A9D003853490AA8018081022A0D54230A6AC74D0C110A647C07414101F1029048029D80029D262400856400109415CB0080440B11800C8250818140428025089050540404E90300900350972AE820044BD410418044160C2620008182BA56E3105A034006AC8104040A544281D0464282A8042ED1041F0187850910742822107215260A990850857C5E808264402E5415818282E800802D354015A95011898782C53941A8228400C380E0D514A0AE5006F8160010E0303A09F2090A54042F10CB43188C";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "A1280190C3C8500BB01441210020A0A144042940A03A5A000229A62D8450565853442D125820188188390020A0C210630A0220054811AC014100742A14B019060A09C6942ED911D14D215D708409C5168410830500530116A353A131023388534E800A0001B6B624209B120C062C0A1B10C002E400284024080C0E8588A7651D05D08422515178086A3440434A692060E1F248584800016808100A1D208540E10B48115D59F356052641814A8628230F3800395010AEBEBCC290843A00D400855A0E820404763844829AC2766450421223410E6A820B9158085000AC4040000C00A42A1160060511356245A301161440084742B1750E20020143A410A81C2384";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a25~portbdataout 
// ))) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & 
// (\datamen|Memory_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a25~portbdataout ))) ) ) ) # ( 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a11~portbdataout ) 
// ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a11~portbdataout ) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\datamen|Memory_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(!\datamen|Memory_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\datamen|Memory_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h0055AAFF27272727;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [4]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "0035508B508303830059528512476048714112018010C24041481228093A201C0100138120A05123B1C8A2E40B50301F0A534405054B0C06DA82CCD0B90A11EA204C89A351094C3CC5A848B9282623842C575D041160460010A820538C400C2405801282766281F2C17A00A02528230A529C4C0102C10022155315ACA0620222001808464000BB54B115D501014C82984900060030504110060414A0B288C7CC8E8719048A682420073028B950C1606213A4C85825182E42E8584013127022708018980111145CA204207D8C0006011100010459B64B5630388420187074170045C8C28A62031584B002201F014A48315AA09C0C01100C08322144E235411418";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "A0A0859060B950C14C0C5AA418AA0204102342218283744C3CB102400C4C0021040701318B0000A1312C0A8E240A0204200921516B0960C54574004800B122D18401CB65043408A9D112049C62C01090A765286A1921442245941355815C8074E82614205A6D89D540816A14A807C208100A300200061E5E81A9500860008B34A02829326445601006949960845010D5ECC5CAC045685128058A01082824815018162B02200001A5604150BD7B122D41600C47420B005A30860004061029A2A088E1D048AC4C0100045883017210618874130042B8C5291162C0A119104481089C3A08658A0002C2226022D46A74262046710A686310110480C053494E706054";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "12883900142344281415852C8020408A02C4E435223220300A69725420A453E15000A2B200881608E162006DA1581580ECE90A4429C5ACA4006901A22CE18B0CD0B90A11EA204C89A351000054C8727031270000085A006160E308081AE90502018922000E802718C409D218C28500C0B0A4480C01687C0183002143228A4006AA101850C1604104223074114CA0104100D200209D86140C0804340308543411045048B002D588560607413200093208AD140200531085480441000C60A5614C4045816098A40C042BA0F88160914D50B28C4C0344436D023EE0038600310B1C2B1296810AC00C098B908E16000450FB124B95E284045A800140B11514144012";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "F11B024D00001410CA0070862140800823010140241C149308C0040E824810987929588A20921C8C00642408220AE306C8141588108E21D048050E9042A0708181F011000062600529612004B018285532900A1D208540E108410C414C208D51200E909C1A9A10B4531415861E6158A9003060C80505060C01100115043EE90004B42C50407315A18DB7016808E9022ED0A58BE85021104067D2009D0045758FA04111521A765812D402ED84B404B02808D5A0293002220C1782142C004885001085588858130B8C440031851404004910400FBA6165101808820625054022C4D50516540702804500C48100056C083203E182BA54102824501820B14209C231";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [4]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "08805088140C004C0143042928080000410A160B722020A690AE90A002236D5D1004D90D5013901C30402A14410408322C180825C94D65A540760AE9248210C90040A8B2160543182080C0B05441824C8222A595D1822E84A00C098057187415CAC31229A6D8712046290A940010AE86020A689F5A0E5602D53AC0228100482C29C41048756028428C1D2023E8A0B800B0803A4060061880853508A7580002B003A22291D9054B81042002742820429150521942D4B4C3016A001111580050AA722608429234B203701800218B22C2645E32C5020080A2C00000C8050E9042A0708112202D6C87D411D20539A90C14010A0436D4152143E62440DB0A08310805";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "6A62115022C0548C46248400000109D044008022880800018B95008600E0200B461029A200020200121AF2C3012044100302A2804001D20508180202E521215018B43110A15603158A162C051CC43023029A6DAF414085044818174812C561825693323080306DB29821562010160400097611415207083282811D208010C42B400402A280E00A0AC4881A004101860385452F39604A235400A21A82160051D94B00374261E210A0056421423EA4BB500222E408241C321D042626A1482C82060C1A2CD4029486042821560568A10724CA5280010018FA95886D808980403A1110116A00440001B62AE9858252E56A808838C41C84A741130114531800C05117";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "6021005005002152601818C4A1215040928261E2180050001C88001418000428B08042421082003847420887010434061690503020108A103000728510008000C0011D01C86AC042006E8520B502979D214A0A800441761C1058020150006A0C1D0084804840A10B642841A14C04601165A128B008C07211200C240C16462820A0A52880480105344A000191200050A4600912020505D211C20B0B02B20000062C4052B161020114AA021D04501402A0020A0810E81946BA5811050C0A0CAD0852D72410420997841311D200092801C004012114100356220042B12612B6009141802A23A0905C92905080A103300247CA80002421144510482885214300451A";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "99401086080A08C2802A14B04065053E202E1D0AC2080029C00E240000C8180C4CB04008441218012D105F00000E3149D04B3006902380E000010C141443023001B610610A00116AC10AC06D88BC63842D114E210BD14D2156057A1A841228CA0180280C70848653EB015C0007D783B00111D28B42A00C0305AA3A09602805A0C3C6922A087410204A0A00429C18024141540C0A6813A49006160016300E1283027412C0C02144180822B02F1810D208014D00221A93B05127C80822A3863E600841482316C015045D2006224C2D421521A2182C0A972058C856588002408323E00885891F428808B106A4C8D70A82285C000C00C693485082B121AAC8014108";
// synopsys translate_on

// Location: FF_X45_Y6_N37
dffeas \exmen|DATAIN[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|DATAIN [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|DATAIN[2] .is_wysiwyg = "true";
defparam \exmen|DATAIN[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode687w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [4],\exmen|DATAIN [2]}),
	.portaaddr({\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,\exmen|MEMORYADDRESS~40_combout ,
\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 12;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 4095;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 12;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 4095;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "0000000000000000000000000000000000639522BC025104E5134BD4D2F15878E2C094D3001E9D558644A144C510405D172F01511D1114881544CC9961285130752551045108811D350C80139445634C8354C9161E8E18B11EF873E7C7C99161EF8404B57117461378954C1D447C0561B9711401E81652EB015472F5CC913841D320B87B0767401BC51047A254843463C4D024DD04CB0312D3315550BC0541D12C8C0121C02D331902DC7A254861172F51F5653C7144051493900754055199340870076741904D1904D1E8E18553170514934538439104E1F555106C0C48F12350C8794945895D04D1D507547704E551770E70511331617B029CC5331DC11F01";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "58720B821238B4CC6C521D07D5150D185350144034C1D48D1284B04095D042411331617D594B8887004E104A7322C400D1F5551A15AE19A445CD1990211607478E2C41451F04D43222C46E5C8E452C0C458651602151F565273E605D1854145244532484DE1D1990C9348D1451723C45073E7CD4322C2111D22C48D18C55CC5108F121E9D55846C4A144BAC1C084D4323399411074B560862BC9972315710279C5C39856506C770E71D320B8C53741316101158D2F719405D1C1D4BC05458BD48F12117492C010C19E6242DCD2F34092C0C4421287A0741DC39C48404174449CC26911714317344A1447249257419A445C13249A445CF15842C5227301452421";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "133048E111884045CB0441D5007A755610404D19908B1051EC00747075350C8548C55C6798434621013549E7324182D82359286D5C54CBD715C7A254814C51046C2841D1CE650902DC148B131441E9D5585D07541D114398774131147A75560251740D107A38759105135910178E2CC5025532418BC0B071710132455509CC184021106856B8655374133CBC0B04E61331385515273E613841174174D43205518548E54C82E1D1E500C82E1B04770B4CC6152D2135462BC754053C665C8E148854BAC2574152213954D4321384101240B725161D5024C1E89521B570744346C212F71943414473688819549E718644E106C0C4421287A0740094413944D1D9D0";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [4]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 4;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "7CFA02C33A0900682820807101129879C1C08A400106E44848008E8220604000C05401628288652700B14C22B098A118021B395010841718E91168384A20C0C10A00F950081F1823E607094312F52820A3A08178503020C1A423801589016848610812C6030F84408C87411B600B60AC41A86053A4000D0A0180A01021149908DB129A129C61580182A522010106AE801101883000E4C03AE010C029AA108C602A50A1207D892A42250400490110D27CE80122D4101625040088B42C20143A410A81C2150A0C40B9181A8085006040064080E01802A14E820080800013E98A00887C4C3C02C0CA111C140407410090B48680532220064410013950461C618400";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "C0A4026022D46A74262046710A69204A803808A40D50624C0246A04B1038C31160003A1000A481A146891680A0058AC2A6174002072D4885E241C052005A200504C0516189169820074841800805051A9878E0228A011442A00B0A68329D011410A1832204054008A0617C22353A101622B0C62C4608B520298641840B0280210400C0847D140529003A0319A1721423D440991346A200A07188352176C241991006441A8C8410A0AC00D2741754144295200695CB84403003E0EC241B6134529A380122C0070A24CA3004A526A0428004A0B05109021086B0040890022A060840CC0062A0885945D842C0A282148101911014AC0C504B06008010D510458110";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "10D7C194400C04E02BAC62A01818608424040858020424C88C42D0005D91608B1092D74CA1245322114174000BD280B0225A30624103101C06111A2169C8400E546958A4C045A8D4E84C408CE214D3AE4B11B6406000A6970C414720959D048D23520430A951C2A176080A470C41A28018470081110742852646B1044B030F08E5276311461E58816830F104208289803294E926505160076385AC000C1C8416A802148A31200410A809414AD8A8568016B8020C43482A580080151D10702108A15C0AA0880BB704088A40890A186004B04EAC061F3511C04840C003A09D6029A42B82AC48298014E15741C8C133A1812411164050AA1588514E15029A6C0934";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "000C1888884160200000758C0014A40806420CC0FB8580A1330A202818516E00A2930139034A504A7431C1823A0921C7480B42D070C0C15D48411D088E158B83110482800605C018800180534D4030B069458801C210CA0A3A08488D44452BA00028C32991B80C0603B00400000582088194E0422111760108025E005141020C160E8270191071C2001B5118568541680A4418C80A20311385A01103E2C8A1205E3061E30004042C429A011A6001802C2861C0808D0612110A164230240882B403901084C540A0886ACE2C722613E32B5884058016222C410081400DB2121494A3A0940404285202D4BD50C700C000B184208A022F46959B89608460085F2180";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a53 ) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & \datamen|Memory_rtl_0|auto_generated|ram_block1a53 ) ) ) ) # ( \datamen|Memory_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a32~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a39~portbdataout 
// ))) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & 
// (\datamen|Memory_rtl_0|auto_generated|ram_block1a32~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a39~portbdataout ))) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datab(!\datamen|Memory_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datac(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\datamen|Memory_rtl_0|auto_generated|ram_block1a53 ),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h53535353000FF0FF;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N24
cyclonev_lcell_comb \datamen|DataOut~1 (
// Equation(s):
// \datamen|DataOut~1_combout  = ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & (((\exmen|MEMORYADDRESS [4])))) # (\exmen|MEMRD [0] & 
// (((\datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]))) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & 
// (((\exmen|MEMORYADDRESS [4])))) # (\exmen|MEMRD [0] & (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2] & ((\datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\exmen|MEMRD [0]),
	.datac(!\exmen|MEMORYADDRESS [4]),
	.datad(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|DataOut~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|DataOut~1 .extended_lut = "off";
defparam \datamen|DataOut~1 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \datamen|DataOut~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N25
dffeas \datamen|DataOut[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datamen|DataOut~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[4] .is_wysiwyg = "true";
defparam \datamen|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N8
dffeas \menwb|WRITEDATA[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[4] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N46
dffeas \regbank|Register[8][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][4] .is_wysiwyg = "true";
defparam \regbank|Register[8][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N36
cyclonev_lcell_comb \idex|RVALUE2~17 (
// Equation(s):
// \idex|RVALUE2~17_combout  = ( \regbank|Register[10][4]~q  & ( \regbank|Register[9][4]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )) # (\regbank|Register[8][4]~q ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # 
// (\regbank|Register[11][4]~q )))) ) ) ) # ( !\regbank|Register[10][4]~q  & ( \regbank|Register[9][4]~q  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )) # (\regbank|Register[8][4]~q ))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & 
// \regbank|Register[11][4]~q )))) ) ) ) # ( \regbank|Register[10][4]~q  & ( !\regbank|Register[9][4]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[8][4]~q  & (!\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # 
// (\regbank|Register[11][4]~q )))) ) ) ) # ( !\regbank|Register[10][4]~q  & ( !\regbank|Register[9][4]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[8][4]~q  & (!\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & 
// \regbank|Register[11][4]~q )))) ) ) )

	.dataa(!\regbank|Register[8][4]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[11][4]~q ),
	.datae(!\regbank|Register[10][4]~q ),
	.dataf(!\regbank|Register[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~17 .extended_lut = "off";
defparam \idex|RVALUE2~17 .lut_mask = 64'h404370734C4F7C7F;
defparam \idex|RVALUE2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N24
cyclonev_lcell_comb \idex|RVALUE2~12 (
// Equation(s):
// \idex|RVALUE2~12_combout  = ( \regbank|Register[24][4]~q  & ( \regbank|Register[16][4]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][4]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[28][4]~q )))) ) ) ) # ( 
// !\regbank|Register[24][4]~q  & ( \regbank|Register[16][4]~q  & ( (!\reg2|Mux2~0_combout  & (!\reg2|Mux1~0_combout )) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][4]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[28][4]~q ))))) ) ) ) # ( \regbank|Register[24][4]~q  & ( !\regbank|Register[16][4]~q  & ( (!\reg2|Mux2~0_combout  & (\reg2|Mux1~0_combout )) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][4]~q )) # 
// (\reg2|Mux1~0_combout  & ((\regbank|Register[28][4]~q ))))) ) ) ) # ( !\regbank|Register[24][4]~q  & ( !\regbank|Register[16][4]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][4]~q )) # (\reg2|Mux1~0_combout  & 
// ((\regbank|Register[28][4]~q ))))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[20][4]~q ),
	.datad(!\regbank|Register[28][4]~q ),
	.datae(!\regbank|Register[24][4]~q ),
	.dataf(!\regbank|Register[16][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~12 .extended_lut = "off";
defparam \idex|RVALUE2~12 .lut_mask = 64'h041526378C9DAEBF;
defparam \idex|RVALUE2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N30
cyclonev_lcell_comb \idex|RVALUE2~14 (
// Equation(s):
// \idex|RVALUE2~14_combout  = ( \regbank|Register[26][4]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[30][4]~q ) ) ) ) # ( !\regbank|Register[26][4]~q  & ( \reg2|Mux1~0_combout  & ( (\regbank|Register[30][4]~q  & 
// \reg2|Mux2~0_combout ) ) ) ) # ( \regbank|Register[26][4]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][4]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][4]~q ))) ) ) ) # ( !\regbank|Register[26][4]~q  & ( 
// !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][4]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][4]~q ))) ) ) )

	.dataa(!\regbank|Register[18][4]~q ),
	.datab(!\regbank|Register[22][4]~q ),
	.datac(!\regbank|Register[30][4]~q ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[26][4]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~14 .extended_lut = "off";
defparam \idex|RVALUE2~14 .lut_mask = 64'h55335533000FFF0F;
defparam \idex|RVALUE2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N12
cyclonev_lcell_comb \idex|RVALUE2~13 (
// Equation(s):
// \idex|RVALUE2~13_combout  = ( \regbank|Register[25][4]~q  & ( \regbank|Register[29][4]~q  & ( ((!\reg2|Mux2~0_combout  & (\regbank|Register[17][4]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][4]~q )))) # (\reg2|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[25][4]~q  & ( \regbank|Register[29][4]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[17][4]~q  & ((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\regbank|Register[21][4]~q )))) ) ) ) # ( 
// \regbank|Register[25][4]~q  & ( !\regbank|Register[29][4]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[17][4]~q ))) # (\reg2|Mux2~0_combout  & (((\regbank|Register[21][4]~q  & !\reg2|Mux1~0_combout )))) ) ) ) # ( 
// !\regbank|Register[25][4]~q  & ( !\regbank|Register[29][4]~q  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\regbank|Register[17][4]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[21][4]~q ))))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[17][4]~q ),
	.datac(!\regbank|Register[21][4]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[25][4]~q ),
	.dataf(!\regbank|Register[29][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~13 .extended_lut = "off";
defparam \idex|RVALUE2~13 .lut_mask = 64'h270027AA275527FF;
defparam \idex|RVALUE2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \idex|RVALUE2~15 (
// Equation(s):
// \idex|RVALUE2~15_combout  = ( \regbank|Register[27][4]~q  & ( \regbank|Register[19][4]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][4]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][4]~q )))) ) ) ) # ( 
// !\regbank|Register[27][4]~q  & ( \regbank|Register[19][4]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[23][4]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[31][4]~q )))) ) ) ) # ( 
// \regbank|Register[27][4]~q  & ( !\regbank|Register[19][4]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][4]~q  & (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[31][4]~q )))) ) ) ) # ( 
// !\regbank|Register[27][4]~q  & ( !\regbank|Register[19][4]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[23][4]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][4]~q ))))) ) ) )

	.dataa(!\regbank|Register[23][4]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[31][4]~q ),
	.datae(!\regbank|Register[27][4]~q ),
	.dataf(!\regbank|Register[19][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~15 .extended_lut = "off";
defparam \idex|RVALUE2~15 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N48
cyclonev_lcell_comb \idex|RVALUE2~16 (
// Equation(s):
// \idex|RVALUE2~16_combout  = ( \idex|RVALUE2~13_combout  & ( \idex|RVALUE2~15_combout  & ( ((!\reg2|Mux3~0_combout  & (\idex|RVALUE2~12_combout )) # (\reg2|Mux3~0_combout  & ((\idex|RVALUE2~14_combout )))) # (\reg2|Mux4~0_combout ) ) ) ) # ( 
// !\idex|RVALUE2~13_combout  & ( \idex|RVALUE2~15_combout  & ( (!\reg2|Mux3~0_combout  & (\idex|RVALUE2~12_combout  & ((!\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout ) # (\idex|RVALUE2~14_combout )))) ) ) ) # ( 
// \idex|RVALUE2~13_combout  & ( !\idex|RVALUE2~15_combout  & ( (!\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout )) # (\idex|RVALUE2~12_combout ))) # (\reg2|Mux3~0_combout  & (((\idex|RVALUE2~14_combout  & !\reg2|Mux4~0_combout )))) ) ) ) # ( 
// !\idex|RVALUE2~13_combout  & ( !\idex|RVALUE2~15_combout  & ( (!\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\idex|RVALUE2~12_combout )) # (\reg2|Mux3~0_combout  & ((\idex|RVALUE2~14_combout ))))) ) ) )

	.dataa(!\idex|RVALUE2~12_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\idex|RVALUE2~14_combout ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\idex|RVALUE2~13_combout ),
	.dataf(!\idex|RVALUE2~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~16 .extended_lut = "off";
defparam \idex|RVALUE2~16 .lut_mask = 64'h470047CC473347FF;
defparam \idex|RVALUE2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N6
cyclonev_lcell_comb \idex|RVALUE2~18 (
// Equation(s):
// \idex|RVALUE2~18_combout  = ( \regbank|Register[14][4]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[13][4]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[15][4]~q ))) ) ) ) # ( !\regbank|Register[14][4]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[13][4]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[15][4]~q ))) ) ) ) # ( \regbank|Register[14][4]~q  & ( !\reg2|Mux4~0_combout  & ( (\reg2|Mux3~0_combout ) # 
// (\regbank|Register[12][4]~q ) ) ) ) # ( !\regbank|Register[14][4]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[12][4]~q  & !\reg2|Mux3~0_combout ) ) ) )

	.dataa(!\regbank|Register[12][4]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[13][4]~q ),
	.datad(!\regbank|Register[15][4]~q ),
	.datae(!\regbank|Register[14][4]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~18 .extended_lut = "off";
defparam \idex|RVALUE2~18 .lut_mask = 64'h444477770C3F0C3F;
defparam \idex|RVALUE2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N36
cyclonev_lcell_comb \idex|RVALUE2~19 (
// Equation(s):
// \idex|RVALUE2~19_combout  = ( \regbank|Register[6][4]~q  & ( \regbank|Register[5][4]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[4][4]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[7][4]~q )))) ) ) ) # ( !\regbank|Register[6][4]~q  & ( \regbank|Register[5][4]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[4][4]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[7][4]~q )))) ) ) ) # ( \regbank|Register[6][4]~q  & ( !\regbank|Register[5][4]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[4][4]~q ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[7][4]~q )))) ) ) ) # ( !\regbank|Register[6][4]~q  & ( !\regbank|Register[5][4]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[4][4]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[7][4]~q )))) ) ) )

	.dataa(!\regbank|Register[4][4]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[7][4]~q ),
	.datae(!\regbank|Register[6][4]~q ),
	.dataf(!\regbank|Register[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~19 .extended_lut = "off";
defparam \idex|RVALUE2~19 .lut_mask = 64'h40434C4F70737C7F;
defparam \idex|RVALUE2~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \idex|RVALUE2~20 (
// Equation(s):
// \idex|RVALUE2~20_combout  = ( \regbank|Register[2][4]~q  & ( \regbank|Register[3][4]~q  & ( ((!\reg2|Mux4~0_combout  & ((\regbank|Register[0][4]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[1][4]~q ))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[2][4]~q  & ( \regbank|Register[3][4]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[0][4]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[1][4]~q )))) # (\reg2|Mux3~0_combout  & 
// (((\reg2|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[2][4]~q  & ( !\regbank|Register[3][4]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[0][4]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[1][4]~q )))) # 
// (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )))) ) ) ) # ( !\regbank|Register[2][4]~q  & ( !\regbank|Register[3][4]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & ((\regbank|Register[0][4]~q ))) # (\reg2|Mux4~0_combout  & 
// (\regbank|Register[1][4]~q )))) ) ) )

	.dataa(!\regbank|Register[1][4]~q ),
	.datab(!\regbank|Register[0][4]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[2][4]~q ),
	.dataf(!\regbank|Register[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~20 .extended_lut = "off";
defparam \idex|RVALUE2~20 .lut_mask = 64'h30503F50305F3F5F;
defparam \idex|RVALUE2~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \idex|RVALUE2~21 (
// Equation(s):
// \idex|RVALUE2~21_combout  = ( \idex|RVALUE2~19_combout  & ( \idex|RVALUE2~20_combout  & ( (!\reg2|Mux1~0_combout ) # ((\reg2|Mux2~0_combout  & \idex|RVALUE2~18_combout )) ) ) ) # ( !\idex|RVALUE2~19_combout  & ( \idex|RVALUE2~20_combout  & ( 
// (!\reg2|Mux1~0_combout  & (!\reg2|Mux2~0_combout )) # (\reg2|Mux1~0_combout  & (\reg2|Mux2~0_combout  & \idex|RVALUE2~18_combout )) ) ) ) # ( \idex|RVALUE2~19_combout  & ( !\idex|RVALUE2~20_combout  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout ) # 
// (\idex|RVALUE2~18_combout ))) ) ) ) # ( !\idex|RVALUE2~19_combout  & ( !\idex|RVALUE2~20_combout  & ( (\reg2|Mux1~0_combout  & (\reg2|Mux2~0_combout  & \idex|RVALUE2~18_combout )) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\idex|RVALUE2~18_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE2~19_combout ),
	.dataf(!\idex|RVALUE2~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~21 .extended_lut = "off";
defparam \idex|RVALUE2~21 .lut_mask = 64'h010123238989ABAB;
defparam \idex|RVALUE2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N3
cyclonev_lcell_comb \idex|RVALUE2~22 (
// Equation(s):
// \idex|RVALUE2~22_combout  = ( \idex|RVALUE2~21_combout  & ( \reg2|Mux0~0_combout  & ( \idex|RVALUE2~16_combout  ) ) ) # ( !\idex|RVALUE2~21_combout  & ( \reg2|Mux0~0_combout  & ( \idex|RVALUE2~16_combout  ) ) ) # ( \idex|RVALUE2~21_combout  & ( 
// !\reg2|Mux0~0_combout  ) ) # ( !\idex|RVALUE2~21_combout  & ( !\reg2|Mux0~0_combout  & ( (\idex|RVALUE2~17_combout  & \idex|RVALUE2[19]~0_combout ) ) ) )

	.dataa(!\idex|RVALUE2~17_combout ),
	.datab(gnd),
	.datac(!\idex|RVALUE2[19]~0_combout ),
	.datad(!\idex|RVALUE2~16_combout ),
	.datae(!\idex|RVALUE2~21_combout ),
	.dataf(!\reg2|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~22 .extended_lut = "off";
defparam \idex|RVALUE2~22 .lut_mask = 64'h0505FFFF00FF00FF;
defparam \idex|RVALUE2~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N5
dffeas \idex|RVALUE2[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[4] .is_wysiwyg = "true";
defparam \idex|RVALUE2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N54
cyclonev_lcell_comb \alumuxB|Output[4]~1 (
// Equation(s):
// \alumuxB|Output[4]~1_combout  = ( \idex|RVALUE2 [4] & ( \idex|BSELECTOR [0] & ( \idex|IMMVALUE [4] ) ) ) # ( !\idex|RVALUE2 [4] & ( \idex|BSELECTOR [0] & ( \idex|IMMVALUE [4] ) ) ) # ( \idex|RVALUE2 [4] & ( !\idex|BSELECTOR [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [4]),
	.datad(gnd),
	.datae(!\idex|RVALUE2 [4]),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[4]~1 .extended_lut = "off";
defparam \alumuxB|Output[4]~1 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \alumuxB|Output[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~140 (
// Equation(s):
// \exmen|MEMORYADDRESS~140_combout  = ( \alu|Add0~57_sumout  & ( (\exmen|MEMORYADDRESS~75_combout  & (((!\alu|ALUOut~12_combout ) # (!\exmen|MEMORYADDRESS~29_combout )) # (\exmen|MEMORYADDRESS~28_combout ))) ) ) # ( !\alu|Add0~57_sumout  & ( 
// (\exmen|MEMORYADDRESS~75_combout  & (((!\alu|ALUOut~12_combout  & \exmen|MEMORYADDRESS~29_combout )) # (\exmen|MEMORYADDRESS~28_combout ))) ) )

	.dataa(!\exmen|MEMORYADDRESS~75_combout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\alu|ALUOut~12_combout ),
	.datad(!\exmen|MEMORYADDRESS~29_combout ),
	.datae(gnd),
	.dataf(!\alu|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~140 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~140 .lut_mask = 64'h1151115155515551;
defparam \exmen|MEMORYADDRESS~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~81 (
// Equation(s):
// \exmen|MEMORYADDRESS~81_combout  = ( \exmen|MEMORYADDRESS~29_combout  & ( \exmen|MEMORYADDRESS~226_combout  ) ) # ( !\exmen|MEMORYADDRESS~29_combout  & ( \exmen|MEMORYADDRESS~226_combout  ) ) # ( \exmen|MEMORYADDRESS~29_combout  & ( 
// !\exmen|MEMORYADDRESS~226_combout  & ( (\exmen|MEMORYADDRESS~140_combout  & ((!\exmen|MEMORYADDRESS~28_combout ) # (\exmen|MEMORYADDRESS~77_combout ))) ) ) ) # ( !\exmen|MEMORYADDRESS~29_combout  & ( !\exmen|MEMORYADDRESS~226_combout  & ( 
// (\exmen|MEMORYADDRESS~140_combout  & ((!\exmen|MEMORYADDRESS~28_combout ) # (\alu|Mult0~22 ))) ) ) )

	.dataa(!\alu|Mult0~22 ),
	.datab(!\exmen|MEMORYADDRESS~77_combout ),
	.datac(!\exmen|MEMORYADDRESS~140_combout ),
	.datad(!\exmen|MEMORYADDRESS~28_combout ),
	.datae(!\exmen|MEMORYADDRESS~29_combout ),
	.dataf(!\exmen|MEMORYADDRESS~226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~81 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~81 .lut_mask = 64'h0F050F03FFFFFFFF;
defparam \exmen|MEMORYADDRESS~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N47
dffeas \exmen|MEMORYADDRESS[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~81_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [14]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[14] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0_combout  = ( \exmen|MEMORYADDRESS [15] & ( \exmen|MEMORYADDRESS [13] & ( (!\datamen|Memory~0_combout  & \exmen|MEMORYADDRESS [14]) ) ) )

	.dataa(gnd),
	.datab(!\datamen|Memory~0_combout ),
	.datac(!\exmen|MEMORYADDRESS [14]),
	.datad(gnd),
	.datae(!\exmen|MEMORYADDRESS [15]),
	.dataf(!\exmen|MEMORYADDRESS [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0 .lut_mask = 64'h0000000000000C0C;
defparam \datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [3]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "4A020020835CD014B6228010C0A08905049645CC396A10A58C21058002815BA2E6AE40100C068480462218192480CD2050A4192258A07341212812250051CA011901204884B482813043160652808453512880A8CC1599A42A12CD00418BC0988A27612C089800012C80584D5280D434014010A8F916E0D48880281106943580E5A541B1D72A042044AA223CA803A1214629196C472596AFB179804B09360003A1104201148282852887110602368B08201010A25021819005039A48C48289027CA62546A2430301298D8012D85952C21CAAC1A04884888CC51355220202C0A1B03231100814C06045485A803A051686810A00B2D80DE1C704089808480C4802";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "4B0650211906023681C30402A610A4C9AF84998A391408028144F98A1012D9989370A0042458CB440402B0109884E9F008580886800889109A88E520680C4824630A24125A4015400AC1C142052DCC62500A8291820881981A296020560329080588E398241202221432802041A0145341344A98142140A000120DC10E913401069284041D3088AE60220289310C25220010311DAA0224970A246A3192C8720DC5E180AC0F039408158A0D4080C4823800328081C00D048C08BCDB10E552010924080B114112D83CB1A26CA80C680A5002C42A110418144C882B04874C8852622281638A4069C8001A0380209002908338889482804104005516A410A08B1789";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "64118448C8049212C9622883AA8A0B55C121104085441F4A94820C834650240C851945049367C8B504881712088108381100C10A1220424CBC024840D1082452250051CA011901204884A917201088058C48A14721044904961031838400C004DC6258BC112F00811034018310025B34454015D2D80600D82036509C48651C9104648280141596A9810202C0905C2C9AA8042B4902282023319149E8C221496A29A5960CE822222048E02C4E928284901208EC190026223111063571084A0892871A34882618B349104E01948A2A9001092100E081B090C8C01414596C020441504400626117015060466048AB910D00C480620900D1A17032024860C9401969";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "02A44080916A496024D68A694001195388C824B858A268406334938058B14A0502042221854C4200DE1D0AB5558410303A6882202631100B1632800C911C8A7E6802823748989522008AC49045028088092C650019223914D732D28091CA120051900C008104A20820496221408E240034050A3AE2580852D84122C2504000C0C80311258588C0182240A0063500C901044A4002264C2B37080C560215BA88100118C400A408856020D01032431A0C13C1224E544A9A48232808480328042219C022241300507040907704602B8030140D9260010E126323802D500A58B859202230688340211D88123164F92A01A60EB4002944A06B928B0E4658483990084A";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [3]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "2061A03668509D8064047113170019D11264096408C64D4824400C42506090A24DA002008E4443628C19004106CAB704112382D032900A483208E5122055CC0042B043440002084145362F06810239012499022A240980415C33482C208102C03030C4D2012304C41084240B82444100A9B4822001910889228114886CA817031401C490088A40A1236018D4014B016A0C2140300A20A50B5A4026500619A5046814810022482022C9891009071F112C250144982009005010DB2AC40079A0450580A681440105880A03CE4C60E9151D208520F825540C3150941632800C911C8A6CC08202010800A201824404716876240A890960089801898C2460534A0320";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "90082C02D52C0012818973128492600B1B83548867D625001062E1696C140854804C5208A4EC6A528C410400685103ED8CD100053122019207C0EC5418141885010304044A001C68240892C262318BC8CD2012100A0A6A5916C5E00605208828A0404E87128C1209200889076288D0AD800884308C58A5C52804C019246B28503ED92418051154B120404049B0282884120010440E004488F008212C496D00220005402814092043221D448040500422EC1019D242008400B190004686111800E1C0D0096100007012C88158821AC890100815486101004224123358381B04804D681019B04A4848051212208810917060840B2201402C48724300466A31A200";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "8E4C5200DA1C88880D66800802120D1C2928140DA5B1A3DC02364AA002AF214007348081CC71F0C4A090B500A0E149D08106238BC7626027070C882246BC216B34D6A0BA229031AC6D011A0148F8082018209114A03408408625ADEC854D1081423B0163073240C401128A0891319A068A46914B292A086A1490188081D182450342806D0506E20925C17820EA46820495230559CA58018228C454B5058B57805100084804092A2210A980B0278B841A45C4B0A60444910105606862F0514026A100C8060092081AC84025AF03170C15D87602A9448888982A110C48E5003B04303E41801631032041013A04D44A9888141B1990004310D082406A868CD1A804";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "049D26119544B1090B50000C92125A004600824115C7DD941720810A94100280C047B1A003452384022A0029CBB104A00B1444A020905014368411C96318BC815448CC0E3448C81002440812364004101040A04C040290C8815880A412488624F46697018933112400C8809298080045284009148907A3144A4401629613801828102590A102C70124A087814103882A0A0881548340414428E05788CA914018BC02C403349089A25155049023A524021690391041404684401241990450C096C03222D4C01CC2580019A180C1C210A00A4C4342B100C2A20220242AEC3E704007206A4220112326426110112024284080BAD2A7102010817048581118E49635";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [3]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "810068000162E61212C27D8A306905020A21543EEA281116053B0058DB1785491C210A892C208000A144819506020265B180442E0131208104409081004014126052020D5720624408E02098410212CD0016288320CD001409442A08627480310E60291198C0130263A02C448BC40541341009A0110B4005C25407260A280210244520C8020681C8200080EA4830510B6CFA50CA9A112A44056B2A520025108E81044A988062D00982592320A84C04801054502302880A589416031158CA0032447229A824013E0646445422531795E1D612142394088059BB167C57600061F516010281491A00246268B3902C3B0049290C80E880C8812390442511820622A0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "11010A038020900290833888948214A429450602A0851890EC4042A44F840CA08B2D0484990052040902680504A2411500E09928D892006A008C08801A044DAA591302186241220CA8063038324010010503150860784311085454808920B4C943446CE852A215521B000056020487890105018308E148C540288460D0AC215CC9262F1A804340045C84E0244A00A394023202409109524108300258081CB8020428830413A2261941220402C08940B1080850203010208CD8001150048C082520C4904D0948849024CA9002804A9112924A06826629A02901D8190FB641B0873212A2984B1304B020302B0869A204DC200DA141C12594B04154AC080D205646";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "C5200E2818A332141441090A02A00A7318A99322E809881012852519022C961483412022480A00E86C960291A4013A0AC0A44700927040228042049A92201BC100022204070041200521067111290441142848BE08B44020528098892800B1004428EB07040214180891811890AA0862E330A104C410908080890400A4B0A0551080884C0140A27C060A0C6399611439C40A0080A58687208C42031C90A21341170504218C4DE12501C0089406008066890500E100914025B67360C0A1024C510081504B23404028D2010A5624C208D80081033180022A283131128016220E52091021121700344A08289C2214844C5E0A8401D6850068130C00485520910202";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "45A140024732964D794A0823342051263085801D0012584A80701B400386804500406C045010251409CE20280162C41006103121051232A20506824031086014A0303009717828017C6654A400864702020A412409CC24900161A1600B1014472A12189220010159A04689B48B9259C16C49049806A008D260AD204A22962991C180588A02008A298CA08403A022380610034210E05F4A0010196AE400121851208C140CB67309810520A424953A5B10D10A2D5412704C40D0208587188360032047262A308E4B1310109108184004502131B22AC0805112151A178244480A2800162B838982255120408008A12D984428C6601450092820208B620BB100065B";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N42
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a52~portbdataout ) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// \datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( (\datamen|Memory_rtl_0|auto_generated|ram_block1a52~portbdataout  & \datamen|Memory_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a31~portbdataout )) 
// # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a38~portbdataout ))) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// !\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & 
// ((\datamen|Memory_rtl_0|auto_generated|ram_block1a38~portbdataout ))) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datab(!\datamen|Memory_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\datamen|Memory_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h303F303F0505F5F5;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [3]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "0344286B00CD36C2018008004189080141A332885268240A168301C0638060A0D120166904A2C8A116AEC42420102B20140C0E2A0028008330E40114741296C10280988470251022985029802212C1D03178658ECD288621682F313AB198BC51156340854B0D00186252CD104442003620802C6502900C103008222B408301844D08005B281D04D02C198064C941604014D002494058E104501062F2100920CCA21C08104D1662102A1200049D024185C05029408041042A2109048900119A46690503250E518929E488540A8100B4851008CA82801CA4300C5E222C685411339832A240D02916A810A8928810C0B925891406A88501548EC003840420EC6210";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "D41A01481640C0B9020010C14A4B76868608808893522251390024A466B09900D362F214040104080A04419C4440401420D041040094830D1D48C58CB1208408092A820024080A0470088484140038C089641208EB6510F91152040C4A4523B10900828CC882200801005008020489924058C8021060D80200CA3408420882F04551A90418180923603440080A9D4434048204637688726A5880902247240624A008B844041004848202390EC7570300098A41080CD1292E0771490210100460215A29170826153405440300088E0A1440100627C281903047320442E01444331820001628339410002C64C01629150154810D0048B408120890A46D28394349";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "2CC412FA4B00685002142458D18717262910C9420309222B2400080DBC92031A8A101709AA00A1A5C01A7440010C8222A00768433096488EE731269104405012059A28C25800284A004FA8D004055050241138B8248B25B12806480100034D18045401C044B359A04548B8122048B281204820404412801185032960B109505030A44239D28E319A6A51037500084291DEA040A8AC0D804006D08815018A54A2C0D44811B108111D047178EC2200156088010240522E14D690289A5100DA33A6DC1A8141582341A8A58992CEE68001290044B18045A0240903300080086AE133993D20520904B0440B0906090B0680233CE5A02A3CD08068901010A20108C018";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "281B04520E92402418886082A500520A2406C28A8E91D0A90322800200C19140EC317A2054810102B247514C21052084A80C812024282C6D9010B18BC2184005608406C040C0E70102668C1028494048042B10580306005071760114C20081CC80A7DA081051106711101005083E810EA830119020126C8E219404208040100200A0100409132480B109504882951C8210A08308909C29229AB852040C0C4C00900C449140472540A6A096090A22508141A020041211A05C342300284A12CA0004A00141B194006488E45351091CA8040900818224009A109C248CB0520A4104022064A0084840440019656080D010934712001D810361C44D6A00E105008826";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [3]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "0B1039965044B080904042261C1D38F84088EC3008450A209CD2470910A44C862216042D9A06C0A062C58BC22040804490212C142013682B24460A147310058924A01241A2A49316A1582AF8912924B18B760104B397120028029002D2381281452045CA8882244EA32850411903589210C2E16A00B18240625020204C14A1002011B223201914C012019008400631124494085420AD00182028040890020208510048C00100F02006503501891504808CA472210080221590141512C1340C259C5810899A44085111A90BC3A031841064B027A1CE01826281C94C08012280B0B811245100058E0252541C600B01D25826A0011148EC001A12E004604A04A04D";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "6100624A01380003260C2031080331788897521A58607041405B349190A0C4900064130069000C0208B0401145482089221899BB28026005CD6DC15970140A168D143802BB15680209084B2326823E44484802A0D6902F2508142204000C02815025022241010A09414142273170A228B2486884E622D40C008891C0A6171701026E6251D0202C4122ED1C8C0848455C410488212C95286081046861122458A438058A25428C05802C4A41040C70A0580C51200162F3C204403A01168941080518B0418E4205A88048450040A152A188C4C058060D020A83226C5E466312C180B0D44400922241F6D0D681D08080444A0328013444B181C03500C0C4CB98AB40";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "C0058C0032D00900A16A4196CA048270064224564B086D2A052212C0A814058A24091D818A600C80640026300404B65146B58884DA5000E3908CA5038004B00B10019A341601200584A2B12516CD005021021A0030882A62820501C085558C40209F08800C102901210245200250318018088814A82042417002C060C32C208092D09089261012894922480A80E0082400A420CE222520814380225114894014728046404812212C442329721821930108580D282012038020900290833888948285221008022862504233C733179130091A000882D41443168144468060B5952224C1022CB62E0D1A020320073948095B108E18982088D6341B179068C9678C";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "10320682B1794823E439889862A00C9346420341110100A4428424116B602C1A22021E526A4B810D00B002A12116812000B086C6D6AC650019223914DA202C0061100B1E0041C4160580C4DE23868503121291482441004A04B003E6B67604A418020D680B5020058048EA1C110212A20E88883401622871CCB8A10423980A02C4930C0A1205223341C84221802402288B27D23028114026142300D020041B24B5A9182022053A32872202C084C09069039400B18BCC40900A0581835A2320528228980B01048092D8855C000A45A092088188290105008D05B1A04D0516450901210C40A57A03094462D105BC62896CCD22017052C2254060A0623000B15100";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [3]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "109068686A906A844B0CBB0EC010502050573A04150B60A12008C88070482404D12447081632800C911C8A7C42F3A0C44309840E83082418509AA185272A228A580B11157C06520140C080081810C80AC140196B86260019273100C144158EC202225803694334C06B3966610A1219A4C1A343500400802804010244C9202C55070100811781405819344535131028B8050A4920106804288060210487109024B024888A21C005880E0082400A420CE222520BB015E08A48712C40400980B02C003818C08028A020158401A834408020006738C420112D8140896A2200880320190041F085250C228CC21CC140A804B08968CC283348C10600C9125B224A010A";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "3B00DB835511874058C53214E090AC414922740A24C103600847004007344B0093480112258013E1D48992102C4424654011249A22128A20D928A8C021460800CE05C91618882D4822401475012691461202868886240164F8619D044904D10E824244A72516B950A189608820218C8320D40803441100C46634C204420840262A22440883462265101B101202620489902021009620D0800A331928D040016090623103089220854B90C10C980842C0694100B01042262D204201040922C8400489401472804640481221291020245B200C095A2D4A420762AEC04834354A4489060068A0008102A844402446DA02430732D920884108808B08270354158119";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "0C8B4019224180850311CD5E22AE009A044004084400AC9071B2602B9A07548806F0E0806229402C189E0E602C41271CC3612018058901388945625849D007240AA8900678022024270C58306401C81485A802224420831760003188640800600A4C0A051C2240001096581844C498122987D024097C12040BB00101408E39808706C0588310AC5027340A0E6A045D2410D8044495308C44140C483309674A945120208034259B0060645054AAC058C06244A288404284D13056640808850641022C4215200A0341D1258032A0C5E492180965C738D0104124381A0941100B1A01021446408443000C07881CB0A202C7340C0400B835608023C1411507512580";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "46E68684268208114224A0A980026837104030125BBA218004422088E684E61202211941791CA00020D760808964C23284C0184489105095050402440148023205504013620121E9200A84815A056112E988C42A892B1982323089300102310223908E0940CB084B40ACC50AC490009241008A14909A91822A102220844232603280802281252D798120024012320C5E468CA0C810440025144041CA83EA2582611C433501894404008600A36C501A43460A1090D002125209100B00100404B04010982140806088E13A68224B46621410965C0331A240493A9440671A41125841104C1238AE008A8231012015402005404EC0A8800920C44200090500064408";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [3]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "F089920884401200D10413530044610A95B20419644A900C08578C5104012E0299020A3405800DD05640A04004D10E1744140A492024910CD705640061112CD041A88E801674201A1480E840D022C5E6904888880B148205250981188CBED80520284000D06023220CE2220200A1069107233982105240512204409000320981A13982C00548205802008240408060268120008248009125099202C4250283000A42A00024420170008818050294091048004489403C028EA840809B31C60008244004A5C109890196C12080058910888A81501008A41128C13B200104BE012423970D009014844052226240B85CA322040428714C2584E44094820083412500";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "0A8484052C88000EC19023E0088228317902000412035808484902208268011B482942304024D0AC6A01048802296041512209242A0250016328520446EF10003880A40810A1112B04400240400750E51C62409296A9040B0A21A1014200001510130162005800580084852600B1204498A61CC3039102002040100200A0100409132480B188E8964A24123C21C122520804540092880488C1D550202A01A24F8848A44291A4805AB194006488E45340B001048408082340C54A400870850A5B0406B0902000199C6A0441401500A01262033802188815A94208C4106403680C8A80A8100816317825AAA0C012F26D1A0149039C4200C8A02C0732C04AC69200";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "6430A07284908564444220C88805814202A980360C940A02BC05402400102B31124112D8813A082026244283400321090C9856C19102C500B088066BA14042C4201244428669709450A20040748110820140D01D009084966802AD0C057540177140808A2A221D48A609603072650154866963A9012A143E912F00130C230B80320408CA62A08300C512D691240961B66909A8A3018DE5102944A0102004E08BC0410A3302508311380B10B52C42B48100D8C0085070C00D090244C0888880D00751202200A061591D0D0189422A392C10A22152023EC240856C60503912040C12C9010B10500408204B018438014962A604050162003444836B100710302501";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "02002820281120C047408CC442C64B0898C9808D0581019618520980132508A2A40992452585220E230452924631CC0871C09A9201C241228CA90900200CC09194B2202081002C0A90C0A202732210011AA63042E0101C010480148419C444A4111C8491484841899340C4E1C08004A0412A541978401B0AA623212060408A00B0234988820C82D290481C949482148E040231228525288722AC650019223914D4054CA22200815880B00204080600A0422B4480AC5100411C6213411B205A22018058D2A008C53065201C0888258D458496B10428904421222575401B3ED232A34111868918824C08189048CCC0E03520009048080080658CA0032447229C53";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N48
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a24~portbdataout 
// ))) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & 
// (\datamen|Memory_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a24~portbdataout ))) ) ) ) # ( 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a10~portbdataout ) 
// ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ( (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a10~portbdataout ) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\datamen|Memory_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\datamen|Memory_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(!\datamen|Memory_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N39
cyclonev_lcell_comb \datamen|DataOut~2 (
// Equation(s):
// \datamen|DataOut~2_combout  = ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & (((\exmen|MEMORYADDRESS [3])))) # (\exmen|MEMRD [0] & ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]) # 
// ((\datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout )))) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & (((\exmen|MEMORYADDRESS [3])))) # (\exmen|MEMRD [0] & 
// (\datamen|Memory_rtl_0|auto_generated|address_reg_b [2] & (\datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ))) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\exmen|MEMRD [0]),
	.datac(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ),
	.datad(!\exmen|MEMORYADDRESS [3]),
	.datae(gnd),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|DataOut~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|DataOut~2 .extended_lut = "off";
defparam \datamen|DataOut~2 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \datamen|DataOut~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N40
dffeas \datamen|DataOut[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datamen|DataOut~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[3] .is_wysiwyg = "true";
defparam \datamen|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \menwb|WRITEDATA[3]~feeder (
// Equation(s):
// \menwb|WRITEDATA[3]~feeder_combout  = ( \datamen|DataOut [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamen|DataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\menwb|WRITEDATA[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \menwb|WRITEDATA[3]~feeder .extended_lut = "off";
defparam \menwb|WRITEDATA[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \menwb|WRITEDATA[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \menwb|WRITEDATA[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\menwb|WRITEDATA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[3] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N49
dffeas \regbank|Register[8][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][3] .is_wysiwyg = "true";
defparam \regbank|Register[8][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N24
cyclonev_lcell_comb \idex|RVALUE2~28 (
// Equation(s):
// \idex|RVALUE2~28_combout  = ( \regbank|Register[10][3]~q  & ( \regbank|Register[9][3]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][3]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][3]~q )))) ) ) ) # ( !\regbank|Register[10][3]~q  & ( \regbank|Register[9][3]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][3]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][3]~q )))) ) ) ) # ( \regbank|Register[10][3]~q  & ( !\regbank|Register[9][3]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][3]~q ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[11][3]~q )))) ) ) ) # ( !\regbank|Register[10][3]~q  & ( !\regbank|Register[9][3]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][3]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[11][3]~q )))) ) ) )

	.dataa(!\regbank|Register[8][3]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[11][3]~q ),
	.datae(!\regbank|Register[10][3]~q ),
	.dataf(!\regbank|Register[9][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~28 .extended_lut = "off";
defparam \idex|RVALUE2~28 .lut_mask = 64'h40434C4F70737C7F;
defparam \idex|RVALUE2~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \idex|RVALUE2~23 (
// Equation(s):
// \idex|RVALUE2~23_combout  = ( \regbank|Register[24][3]~q  & ( \regbank|Register[16][3]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][3]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[28][3]~q )))) ) ) ) # ( 
// !\regbank|Register[24][3]~q  & ( \regbank|Register[16][3]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[20][3]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[28][3]~q )))) ) ) ) # ( 
// \regbank|Register[24][3]~q  & ( !\regbank|Register[16][3]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[20][3]~q  & (\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[28][3]~q )))) ) ) ) # ( 
// !\regbank|Register[24][3]~q  & ( !\regbank|Register[16][3]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[20][3]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[28][3]~q ))))) ) ) )

	.dataa(!\regbank|Register[20][3]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[28][3]~q ),
	.datae(!\regbank|Register[24][3]~q ),
	.dataf(!\regbank|Register[16][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~23 .extended_lut = "off";
defparam \idex|RVALUE2~23 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE2~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N54
cyclonev_lcell_comb \idex|RVALUE2~24 (
// Equation(s):
// \idex|RVALUE2~24_combout  = ( \regbank|Register[25][3]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[21][3]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[29][3]~q ))) ) ) ) # ( !\regbank|Register[25][3]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[21][3]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[29][3]~q ))) ) ) ) # ( \regbank|Register[25][3]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[17][3]~q ) # 
// (\reg2|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[25][3]~q  & ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & \regbank|Register[17][3]~q ) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\regbank|Register[21][3]~q ),
	.datac(!\regbank|Register[17][3]~q ),
	.datad(!\regbank|Register[29][3]~q ),
	.datae(!\regbank|Register[25][3]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~24 .extended_lut = "off";
defparam \idex|RVALUE2~24 .lut_mask = 64'h0A0A5F5F22772277;
defparam \idex|RVALUE2~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N30
cyclonev_lcell_comb \idex|RVALUE2~26 (
// Equation(s):
// \idex|RVALUE2~26_combout  = ( \regbank|Register[27][3]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][3]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][3]~q ))) ) ) ) # ( !\regbank|Register[27][3]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[23][3]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[31][3]~q ))) ) ) ) # ( \regbank|Register[27][3]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[19][3]~q ) # 
// (\reg2|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[27][3]~q  & ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & \regbank|Register[19][3]~q ) ) ) )

	.dataa(!\regbank|Register[23][3]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\regbank|Register[31][3]~q ),
	.datad(!\regbank|Register[19][3]~q ),
	.datae(!\regbank|Register[27][3]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~26 .extended_lut = "off";
defparam \idex|RVALUE2~26 .lut_mask = 64'h00CC33FF47474747;
defparam \idex|RVALUE2~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N31
dffeas \regbank|Register[18][3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[18][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[18][3]~DUPLICATE .is_wysiwyg = "true";
defparam \regbank|Register[18][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N6
cyclonev_lcell_comb \idex|RVALUE2~25 (
// Equation(s):
// \idex|RVALUE2~25_combout  = ( \regbank|Register[26][3]~q  & ( \regbank|Register[18][3]~DUPLICATE_q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][3]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][3]~q ))) ) ) ) 
// # ( !\regbank|Register[26][3]~q  & ( \regbank|Register[18][3]~DUPLICATE_q  & ( (!\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][3]~q ))) # (\reg2|Mux1~0_combout  & 
// (\regbank|Register[30][3]~q )))) ) ) ) # ( \regbank|Register[26][3]~q  & ( !\regbank|Register[18][3]~DUPLICATE_q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][3]~q 
// ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[30][3]~q )))) ) ) ) # ( !\regbank|Register[26][3]~q  & ( !\regbank|Register[18][3]~DUPLICATE_q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[22][3]~q ))) # 
// (\reg2|Mux1~0_combout  & (\regbank|Register[30][3]~q )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[30][3]~q ),
	.datac(!\regbank|Register[22][3]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[26][3]~q ),
	.dataf(!\regbank|Register[18][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~25 .extended_lut = "off";
defparam \idex|RVALUE2~25 .lut_mask = 64'h051105BBAF11AFBB;
defparam \idex|RVALUE2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N18
cyclonev_lcell_comb \idex|RVALUE2~27 (
// Equation(s):
// \idex|RVALUE2~27_combout  = ( \reg2|Mux3~0_combout  & ( \idex|RVALUE2~25_combout  & ( (!\reg2|Mux4~0_combout ) # (\idex|RVALUE2~26_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( \idex|RVALUE2~25_combout  & ( (!\reg2|Mux4~0_combout  & 
// (\idex|RVALUE2~23_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~24_combout ))) ) ) ) # ( \reg2|Mux3~0_combout  & ( !\idex|RVALUE2~25_combout  & ( (\reg2|Mux4~0_combout  & \idex|RVALUE2~26_combout ) ) ) ) # ( !\reg2|Mux3~0_combout  & ( 
// !\idex|RVALUE2~25_combout  & ( (!\reg2|Mux4~0_combout  & (\idex|RVALUE2~23_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~24_combout ))) ) ) )

	.dataa(!\idex|RVALUE2~23_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\idex|RVALUE2~24_combout ),
	.datad(!\idex|RVALUE2~26_combout ),
	.datae(!\reg2|Mux3~0_combout ),
	.dataf(!\idex|RVALUE2~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~27 .extended_lut = "off";
defparam \idex|RVALUE2~27 .lut_mask = 64'h474700334747CCFF;
defparam \idex|RVALUE2~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N6
cyclonev_lcell_comb \idex|RVALUE2~31 (
// Equation(s):
// \idex|RVALUE2~31_combout  = ( \regbank|Register[2][3]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[1][3]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][3]~q ))) ) ) ) # ( !\regbank|Register[2][3]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[1][3]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[3][3]~q ))) ) ) ) # ( \regbank|Register[2][3]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[0][3]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[2][3]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[0][3]~q ) ) ) )

	.dataa(!\regbank|Register[1][3]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[0][3]~q ),
	.datad(!\regbank|Register[3][3]~q ),
	.datae(!\regbank|Register[2][3]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~31 .extended_lut = "off";
defparam \idex|RVALUE2~31 .lut_mask = 64'h0C0C3F3F44774477;
defparam \idex|RVALUE2~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N18
cyclonev_lcell_comb \idex|RVALUE2~30 (
// Equation(s):
// \idex|RVALUE2~30_combout  = ( \regbank|Register[6][3]~q  & ( \regbank|Register[5][3]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout ) # (\regbank|Register[4][3]~q )))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )) # 
// (\regbank|Register[7][3]~q ))) ) ) ) # ( !\regbank|Register[6][3]~q  & ( \regbank|Register[5][3]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[4][3]~q  & !\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )) # 
// (\regbank|Register[7][3]~q ))) ) ) ) # ( \regbank|Register[6][3]~q  & ( !\regbank|Register[5][3]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout ) # (\regbank|Register[4][3]~q )))) # (\reg2|Mux4~0_combout  & (\regbank|Register[7][3]~q  & 
// ((\reg2|Mux3~0_combout )))) ) ) ) # ( !\regbank|Register[6][3]~q  & ( !\regbank|Register[5][3]~q  & ( (!\reg2|Mux4~0_combout  & (((\regbank|Register[4][3]~q  & !\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (\regbank|Register[7][3]~q  & 
// ((\reg2|Mux3~0_combout )))) ) ) )

	.dataa(!\regbank|Register[7][3]~q ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[4][3]~q ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[6][3]~q ),
	.dataf(!\regbank|Register[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~30 .extended_lut = "off";
defparam \idex|RVALUE2~30 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \idex|RVALUE2~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N54
cyclonev_lcell_comb \idex|RVALUE2~29 (
// Equation(s):
// \idex|RVALUE2~29_combout  = ( \regbank|Register[14][3]~q  & ( \regbank|Register[12][3]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][3]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[15][3]~q )))) ) ) ) # ( 
// !\regbank|Register[14][3]~q  & ( \regbank|Register[12][3]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[13][3]~q ))) # (\reg2|Mux3~0_combout  & (((\regbank|Register[15][3]~q  & \reg2|Mux4~0_combout )))) ) ) ) # ( 
// \regbank|Register[14][3]~q  & ( !\regbank|Register[12][3]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[13][3]~q  & ((\reg2|Mux4~0_combout )))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[15][3]~q )))) ) ) ) # ( 
// !\regbank|Register[14][3]~q  & ( !\regbank|Register[12][3]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][3]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[15][3]~q ))))) ) ) )

	.dataa(!\regbank|Register[13][3]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[15][3]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[14][3]~q ),
	.dataf(!\regbank|Register[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~29 .extended_lut = "off";
defparam \idex|RVALUE2~29 .lut_mask = 64'h00473347CC47FF47;
defparam \idex|RVALUE2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N18
cyclonev_lcell_comb \idex|RVALUE2~32 (
// Equation(s):
// \idex|RVALUE2~32_combout  = ( \idex|RVALUE2~29_combout  & ( (!\reg2|Mux2~0_combout  & (\idex|RVALUE2~31_combout  & ((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout ) # (\idex|RVALUE2~30_combout )))) ) ) # ( 
// !\idex|RVALUE2~29_combout  & ( (!\reg2|Mux1~0_combout  & ((!\reg2|Mux2~0_combout  & (\idex|RVALUE2~31_combout )) # (\reg2|Mux2~0_combout  & ((\idex|RVALUE2~30_combout ))))) ) )

	.dataa(!\idex|RVALUE2~31_combout ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\idex|RVALUE2~30_combout ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~32 .extended_lut = "off";
defparam \idex|RVALUE2~32 .lut_mask = 64'h4700470047334733;
defparam \idex|RVALUE2~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N9
cyclonev_lcell_comb \idex|RVALUE2~33 (
// Equation(s):
// \idex|RVALUE2~33_combout  = ( \idex|RVALUE2~32_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~27_combout ) ) ) # ( !\idex|RVALUE2~32_combout  & ( (!\reg2|Mux0~0_combout  & (\idex|RVALUE2~28_combout  & ((\idex|RVALUE2[19]~0_combout )))) # 
// (\reg2|Mux0~0_combout  & (((\idex|RVALUE2~27_combout )))) ) )

	.dataa(!\idex|RVALUE2~28_combout ),
	.datab(!\idex|RVALUE2~27_combout ),
	.datac(!\reg2|Mux0~0_combout ),
	.datad(!\idex|RVALUE2[19]~0_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~33 .extended_lut = "off";
defparam \idex|RVALUE2~33 .lut_mask = 64'h03530353F3F3F3F3;
defparam \idex|RVALUE2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N11
dffeas \idex|RVALUE2[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[3] .is_wysiwyg = "true";
defparam \idex|RVALUE2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N12
cyclonev_lcell_comb \alumuxB|Output[3]~2 (
// Equation(s):
// \alumuxB|Output[3]~2_combout  = ( \idex|RVALUE2 [3] & ( (!\idex|BSELECTOR [0]) # (\idex|IMMVALUE [3]) ) ) # ( !\idex|RVALUE2 [3] & ( (\idex|BSELECTOR [0] & \idex|IMMVALUE [3]) ) )

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|IMMVALUE [3]),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alumuxB|Output[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alumuxB|Output[3]~2 .extended_lut = "off";
defparam \alumuxB|Output[3]~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \alumuxB|Output[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N15
cyclonev_lcell_comb \alu|ALUOut~14 (
// Equation(s):
// \alu|ALUOut~14_combout  = ( !\idex|RVALUE1[16]~_Duplicate_2_q  & ( !\alumuxB|Output[16]~23_combout  ) )

	.dataa(!\alumuxB|Output[16]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ALUOut~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ALUOut~14 .extended_lut = "off";
defparam \alu|ALUOut~14 .lut_mask = 64'hAAAAAAAA00000000;
defparam \alu|ALUOut~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N0
cyclonev_lcell_comb \alu|ShiftRight0~4 (
// Equation(s):
// \alu|ShiftRight0~4_combout  = ( \alumuxB|Output[3]~2_combout  & ( \alu|ShiftRight0~2_combout  & ( (!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~3_combout ) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( \alu|ShiftRight0~2_combout  & ( 
// (!\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~0_combout )) # (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftRight0~1_combout ))) ) ) ) # ( \alumuxB|Output[3]~2_combout  & ( !\alu|ShiftRight0~2_combout  & ( (\alu|ShiftRight0~3_combout  & 
// \alumuxB|Output[2]~3_combout ) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( !\alu|ShiftRight0~2_combout  & ( (!\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~0_combout )) # (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftRight0~1_combout ))) ) ) )

	.dataa(!\alu|ShiftRight0~3_combout ),
	.datab(!\alu|ShiftRight0~0_combout ),
	.datac(!\alu|ShiftRight0~1_combout ),
	.datad(!\alumuxB|Output[2]~3_combout ),
	.datae(!\alumuxB|Output[3]~2_combout ),
	.dataf(!\alu|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~4 .extended_lut = "off";
defparam \alu|ShiftRight0~4 .lut_mask = 64'h330F0055330FFF55;
defparam \alu|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N12
cyclonev_lcell_comb \exmen|MEMORYADDRESS~87 (
// Equation(s):
// \exmen|MEMORYADDRESS~87_combout  = ( \alumuxB|Output[3]~2_combout  & ( \alu|ShiftLeft0~5_combout  & ( (\alu|ShiftLeft0~14_combout ) # (\alumuxB|Output[2]~3_combout ) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( \alu|ShiftLeft0~5_combout  & ( 
// (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~30_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~22_combout )) ) ) ) # ( \alumuxB|Output[3]~2_combout  & ( !\alu|ShiftLeft0~5_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// \alu|ShiftLeft0~14_combout ) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( !\alu|ShiftLeft0~5_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftLeft0~30_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftLeft0~22_combout )) ) ) )

	.dataa(!\alumuxB|Output[2]~3_combout ),
	.datab(!\alu|ShiftLeft0~14_combout ),
	.datac(!\alu|ShiftLeft0~22_combout ),
	.datad(!\alu|ShiftLeft0~30_combout ),
	.datae(!\alumuxB|Output[3]~2_combout ),
	.dataf(!\alu|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~87 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~87 .lut_mask = 64'h05AF222205AF7777;
defparam \exmen|MEMORYADDRESS~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS~88 (
// Equation(s):
// \exmen|MEMORYADDRESS~88_combout  = ( \alu|ShiftLeft0~0_combout  & ( \alumuxB|Output[4]~1_combout  & ( (!\idex|OPCODE [0] & ((\alu|ShiftLeft0~1_combout ))) # (\idex|OPCODE [0] & (\alu|ShiftRight0~4_combout )) ) ) ) # ( !\alu|ShiftLeft0~0_combout  & ( 
// \alumuxB|Output[4]~1_combout  & ( (\alu|ShiftRight0~4_combout  & \idex|OPCODE [0]) ) ) ) # ( \alu|ShiftLeft0~0_combout  & ( !\alumuxB|Output[4]~1_combout  & ( (!\idex|OPCODE [0] & ((\exmen|MEMORYADDRESS~87_combout ))) # (\idex|OPCODE [0] & 
// (\alu|ShiftRight0~4_combout )) ) ) ) # ( !\alu|ShiftLeft0~0_combout  & ( !\alumuxB|Output[4]~1_combout  & ( (!\idex|OPCODE [0] & ((\exmen|MEMORYADDRESS~87_combout ))) # (\idex|OPCODE [0] & (\alu|ShiftRight0~4_combout )) ) ) )

	.dataa(!\alu|ShiftRight0~4_combout ),
	.datab(!\idex|OPCODE [0]),
	.datac(!\alu|ShiftLeft0~1_combout ),
	.datad(!\exmen|MEMORYADDRESS~87_combout ),
	.datae(!\alu|ShiftLeft0~0_combout ),
	.dataf(!\alumuxB|Output[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~88 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~88 .lut_mask = 64'h11DD11DD11111D1D;
defparam \exmen|MEMORYADDRESS~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~89 (
// Equation(s):
// \exmen|MEMORYADDRESS~89_combout  = ( \exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~29_combout  & ( \exmen|MEMORYADDRESS~88_combout  ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( \exmen|MEMORYADDRESS~29_combout  & ( !\alu|ALUOut~14_combout  ) 
// ) ) # ( \exmen|MEMORYADDRESS~28_combout  & ( !\exmen|MEMORYADDRESS~29_combout  & ( \alu|Mult0~24  ) ) ) # ( !\exmen|MEMORYADDRESS~28_combout  & ( !\exmen|MEMORYADDRESS~29_combout  & ( \alu|Add0~65_sumout  ) ) )

	.dataa(!\alu|Mult0~24 ),
	.datab(!\alu|ALUOut~14_combout ),
	.datac(!\exmen|MEMORYADDRESS~88_combout ),
	.datad(!\alu|Add0~65_sumout ),
	.datae(!\exmen|MEMORYADDRESS~28_combout ),
	.dataf(!\exmen|MEMORYADDRESS~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~89 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~89 .lut_mask = 64'h00FF5555CCCC0F0F;
defparam \exmen|MEMORYADDRESS~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS~90 (
// Equation(s):
// \exmen|MEMORYADDRESS~90_combout  = ( \exmen|MEMORYADDRESS~79_combout  & ( \alu|Add1~65_sumout  & ( (!\exmen|MEMORYADDRESS~86_combout ) # (\exmen|MEMORYADDRESS~89_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~79_combout  & ( \alu|Add1~65_sumout  & ( 
// (!\exmen|MEMORYADDRESS~86_combout ) # ((\idex|RVALUE1[16]~_Duplicate_2_q  & \alumuxB|Output[16]~23_combout )) ) ) ) # ( \exmen|MEMORYADDRESS~79_combout  & ( !\alu|Add1~65_sumout  & ( (\exmen|MEMORYADDRESS~86_combout  & \exmen|MEMORYADDRESS~89_combout ) ) 
// ) ) # ( !\exmen|MEMORYADDRESS~79_combout  & ( !\alu|Add1~65_sumout  & ( (\idex|RVALUE1[16]~_Duplicate_2_q  & (\exmen|MEMORYADDRESS~86_combout  & \alumuxB|Output[16]~23_combout )) ) ) )

	.dataa(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datab(!\exmen|MEMORYADDRESS~86_combout ),
	.datac(!\exmen|MEMORYADDRESS~89_combout ),
	.datad(!\alumuxB|Output[16]~23_combout ),
	.datae(!\exmen|MEMORYADDRESS~79_combout ),
	.dataf(!\alu|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~90 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~90 .lut_mask = 64'h00110303CCDDCFCF;
defparam \exmen|MEMORYADDRESS~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N32
dffeas \exmen|MEMORYADDRESS[16] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMORYADDRESS[18]~95_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [16]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[16] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N34
dffeas \datamen|DataOut[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\exmen|MEMRD [0]),
	.sload(vcc),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[16] .is_wysiwyg = "true";
defparam \datamen|DataOut[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N50
dffeas \menwb|WRITEDATA[16] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [16]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[16] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N19
dffeas \regbank|Register[28][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[28][16] .is_wysiwyg = "true";
defparam \regbank|Register[28][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N42
cyclonev_lcell_comb \idex|RVALUE2~177 (
// Equation(s):
// \idex|RVALUE2~177_combout  = ( \regbank|Register[24][16]~q  & ( \regbank|Register[16][16]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][16]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[28][16]~q ))) ) ) ) # ( 
// !\regbank|Register[24][16]~q  & ( \regbank|Register[16][16]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[20][16]~q )))) # (\reg2|Mux1~0_combout  & (\regbank|Register[28][16]~q  & (\reg2|Mux2~0_combout ))) ) ) ) # ( 
// \regbank|Register[24][16]~q  & ( !\regbank|Register[16][16]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & \regbank|Register[20][16]~q )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[28][16]~q ))) ) ) ) # ( 
// !\regbank|Register[24][16]~q  & ( !\regbank|Register[16][16]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & ((\regbank|Register[20][16]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[28][16]~q )))) ) ) )

	.dataa(!\regbank|Register[28][16]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[20][16]~q ),
	.datae(!\regbank|Register[24][16]~q ),
	.dataf(!\regbank|Register[16][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~177 .extended_lut = "off";
defparam \idex|RVALUE2~177 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \idex|RVALUE2~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N48
cyclonev_lcell_comb \idex|RVALUE2~180 (
// Equation(s):
// \idex|RVALUE2~180_combout  = ( \regbank|Register[27][16]~q  & ( \regbank|Register[23][16]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[19][16]~q ))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[31][16]~q )))) ) ) ) # ( !\regbank|Register[27][16]~q  & ( \regbank|Register[23][16]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[19][16]~q  & ((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & (((!\reg2|Mux1~0_combout ) # 
// (\regbank|Register[31][16]~q )))) ) ) ) # ( \regbank|Register[27][16]~q  & ( !\regbank|Register[23][16]~q  & ( (!\reg2|Mux2~0_combout  & (((\reg2|Mux1~0_combout )) # (\regbank|Register[19][16]~q ))) # (\reg2|Mux2~0_combout  & 
// (((\regbank|Register[31][16]~q  & \reg2|Mux1~0_combout )))) ) ) ) # ( !\regbank|Register[27][16]~q  & ( !\regbank|Register[23][16]~q  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[19][16]~q  & ((!\reg2|Mux1~0_combout )))) # (\reg2|Mux2~0_combout  & 
// (((\regbank|Register[31][16]~q  & \reg2|Mux1~0_combout )))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[19][16]~q ),
	.datac(!\regbank|Register[31][16]~q ),
	.datad(!\reg2|Mux1~0_combout ),
	.datae(!\regbank|Register[27][16]~q ),
	.dataf(!\regbank|Register[23][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~180 .extended_lut = "off";
defparam \idex|RVALUE2~180 .lut_mask = 64'h220522AF770577AF;
defparam \idex|RVALUE2~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N36
cyclonev_lcell_comb \idex|RVALUE2~178 (
// Equation(s):
// \idex|RVALUE2~178_combout  = ( \regbank|Register[25][16]~q  & ( \regbank|Register[17][16]~q  & ( (!\reg2|Mux2~0_combout ) # ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][16]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[29][16]~q )))) ) ) ) # ( 
// !\regbank|Register[25][16]~q  & ( \regbank|Register[17][16]~q  & ( (!\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout )) # (\regbank|Register[21][16]~q ))) # (\reg2|Mux1~0_combout  & (((\regbank|Register[29][16]~q  & \reg2|Mux2~0_combout )))) ) ) ) # ( 
// \regbank|Register[25][16]~q  & ( !\regbank|Register[17][16]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[21][16]~q  & ((\reg2|Mux2~0_combout )))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # (\regbank|Register[29][16]~q )))) ) ) ) # ( 
// !\regbank|Register[25][16]~q  & ( !\regbank|Register[17][16]~q  & ( (\reg2|Mux2~0_combout  & ((!\reg2|Mux1~0_combout  & (\regbank|Register[21][16]~q )) # (\reg2|Mux1~0_combout  & ((\regbank|Register[29][16]~q ))))) ) ) )

	.dataa(!\regbank|Register[21][16]~q ),
	.datab(!\regbank|Register[29][16]~q ),
	.datac(!\reg2|Mux1~0_combout ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\regbank|Register[25][16]~q ),
	.dataf(!\regbank|Register[17][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~178 .extended_lut = "off";
defparam \idex|RVALUE2~178 .lut_mask = 64'h00530F53F053FF53;
defparam \idex|RVALUE2~178 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \idex|RVALUE2~179 (
// Equation(s):
// \idex|RVALUE2~179_combout  = ( \regbank|Register[26][16]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[30][16]~q ) ) ) ) # ( !\regbank|Register[26][16]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[30][16]~q ) ) ) ) # ( \regbank|Register[26][16]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][16]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][16]~q ))) ) ) ) # ( 
// !\regbank|Register[26][16]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[18][16]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[22][16]~q ))) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[18][16]~q ),
	.datac(!\regbank|Register[30][16]~q ),
	.datad(!\regbank|Register[22][16]~q ),
	.datae(!\regbank|Register[26][16]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~179 .extended_lut = "off";
defparam \idex|RVALUE2~179 .lut_mask = 64'h227722770505AFAF;
defparam \idex|RVALUE2~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N54
cyclonev_lcell_comb \idex|RVALUE2~181 (
// Equation(s):
// \idex|RVALUE2~181_combout  = ( \idex|RVALUE2~178_combout  & ( \idex|RVALUE2~179_combout  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\idex|RVALUE2~177_combout ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\idex|RVALUE2~180_combout )))) ) ) ) # ( !\idex|RVALUE2~178_combout  & ( \idex|RVALUE2~179_combout  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\idex|RVALUE2~177_combout ))) # (\reg2|Mux4~0_combout  & (((\idex|RVALUE2~180_combout  & 
// \reg2|Mux3~0_combout )))) ) ) ) # ( \idex|RVALUE2~178_combout  & ( !\idex|RVALUE2~179_combout  & ( (!\reg2|Mux4~0_combout  & (\idex|RVALUE2~177_combout  & ((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\idex|RVALUE2~180_combout )))) ) ) ) # ( !\idex|RVALUE2~178_combout  & ( !\idex|RVALUE2~179_combout  & ( (!\reg2|Mux4~0_combout  & (\idex|RVALUE2~177_combout  & ((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & (((\idex|RVALUE2~180_combout  & 
// \reg2|Mux3~0_combout )))) ) ) )

	.dataa(!\idex|RVALUE2~177_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\idex|RVALUE2~180_combout ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\idex|RVALUE2~178_combout ),
	.dataf(!\idex|RVALUE2~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~181 .extended_lut = "off";
defparam \idex|RVALUE2~181 .lut_mask = 64'h4403770344CF77CF;
defparam \idex|RVALUE2~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N6
cyclonev_lcell_comb \idex|RVALUE2~182 (
// Equation(s):
// \idex|RVALUE2~182_combout  = ( \regbank|Register[10][16]~q  & ( \regbank|Register[8][16]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[9][16]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][16]~q )))) ) ) ) # ( 
// !\regbank|Register[10][16]~q  & ( \regbank|Register[8][16]~q  & ( (!\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout )) # (\regbank|Register[9][16]~q ))) # (\reg2|Mux3~0_combout  & (((\reg2|Mux4~0_combout  & \regbank|Register[11][16]~q )))) ) ) ) # ( 
// \regbank|Register[10][16]~q  & ( !\regbank|Register[8][16]~q  & ( (!\reg2|Mux3~0_combout  & (\regbank|Register[9][16]~q  & (\reg2|Mux4~0_combout ))) # (\reg2|Mux3~0_combout  & (((!\reg2|Mux4~0_combout ) # (\regbank|Register[11][16]~q )))) ) ) ) # ( 
// !\regbank|Register[10][16]~q  & ( !\regbank|Register[8][16]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[9][16]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[11][16]~q ))))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\regbank|Register[9][16]~q ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\regbank|Register[11][16]~q ),
	.datae(!\regbank|Register[10][16]~q ),
	.dataf(!\regbank|Register[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~182 .extended_lut = "off";
defparam \idex|RVALUE2~182 .lut_mask = 64'h02075257A2A7F2F7;
defparam \idex|RVALUE2~182 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N18
cyclonev_lcell_comb \idex|RVALUE2~185 (
// Equation(s):
// \idex|RVALUE2~185_combout  = ( \regbank|Register[2][16]~q  & ( \regbank|Register[0][16]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & ((\regbank|Register[1][16]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][16]~q ))) ) ) ) # ( 
// !\regbank|Register[2][16]~q  & ( \regbank|Register[0][16]~q  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # ((\regbank|Register[1][16]~q )))) # (\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & (\regbank|Register[3][16]~q ))) ) ) ) # ( 
// \regbank|Register[2][16]~q  & ( !\regbank|Register[0][16]~q  & ( (!\reg2|Mux3~0_combout  & (\reg2|Mux4~0_combout  & ((\regbank|Register[1][16]~q )))) # (\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout ) # ((\regbank|Register[3][16]~q )))) ) ) ) # ( 
// !\regbank|Register[2][16]~q  & ( !\regbank|Register[0][16]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & ((\regbank|Register[1][16]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][16]~q )))) ) ) )

	.dataa(!\reg2|Mux3~0_combout ),
	.datab(!\reg2|Mux4~0_combout ),
	.datac(!\regbank|Register[3][16]~q ),
	.datad(!\regbank|Register[1][16]~q ),
	.datae(!\regbank|Register[2][16]~q ),
	.dataf(!\regbank|Register[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~185 .extended_lut = "off";
defparam \idex|RVALUE2~185 .lut_mask = 64'h0123456789ABCDEF;
defparam \idex|RVALUE2~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N24
cyclonev_lcell_comb \idex|RVALUE2~183 (
// Equation(s):
// \idex|RVALUE2~183_combout  = ( \regbank|Register[14][16]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[15][16]~q ) ) ) ) # ( !\regbank|Register[14][16]~q  & ( \reg2|Mux3~0_combout  & ( (\regbank|Register[15][16]~q  & 
// \reg2|Mux4~0_combout ) ) ) ) # ( \regbank|Register[14][16]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[12][16]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][16]~q )) ) ) ) # ( !\regbank|Register[14][16]~q  & ( 
// !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[12][16]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[13][16]~q )) ) ) )

	.dataa(!\regbank|Register[13][16]~q ),
	.datab(!\regbank|Register[12][16]~q ),
	.datac(!\regbank|Register[15][16]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[14][16]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~183 .extended_lut = "off";
defparam \idex|RVALUE2~183 .lut_mask = 64'h33553355000FFF0F;
defparam \idex|RVALUE2~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N54
cyclonev_lcell_comb \idex|RVALUE2~184 (
// Equation(s):
// \idex|RVALUE2~184_combout  = ( \regbank|Register[6][16]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[7][16]~q ) ) ) ) # ( !\regbank|Register[6][16]~q  & ( \reg2|Mux3~0_combout  & ( (\regbank|Register[7][16]~q  & 
// \reg2|Mux4~0_combout ) ) ) ) # ( \regbank|Register[6][16]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[4][16]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][16]~q )) ) ) ) # ( !\regbank|Register[6][16]~q  & ( 
// !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[4][16]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][16]~q )) ) ) )

	.dataa(!\regbank|Register[5][16]~q ),
	.datab(!\regbank|Register[4][16]~q ),
	.datac(!\regbank|Register[7][16]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[6][16]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~184 .extended_lut = "off";
defparam \idex|RVALUE2~184 .lut_mask = 64'h33553355000FFF0F;
defparam \idex|RVALUE2~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \idex|RVALUE2~186 (
// Equation(s):
// \idex|RVALUE2~186_combout  = ( \idex|RVALUE2~183_combout  & ( \idex|RVALUE2~184_combout  & ( ((!\reg2|Mux1~0_combout  & \idex|RVALUE2~185_combout )) # (\reg2|Mux2~0_combout ) ) ) ) # ( !\idex|RVALUE2~183_combout  & ( \idex|RVALUE2~184_combout  & ( 
// (!\reg2|Mux1~0_combout  & ((\reg2|Mux2~0_combout ) # (\idex|RVALUE2~185_combout ))) ) ) ) # ( \idex|RVALUE2~183_combout  & ( !\idex|RVALUE2~184_combout  & ( (!\reg2|Mux1~0_combout  & (\idex|RVALUE2~185_combout  & !\reg2|Mux2~0_combout )) # 
// (\reg2|Mux1~0_combout  & ((\reg2|Mux2~0_combout ))) ) ) ) # ( !\idex|RVALUE2~183_combout  & ( !\idex|RVALUE2~184_combout  & ( (!\reg2|Mux1~0_combout  & (\idex|RVALUE2~185_combout  & !\reg2|Mux2~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\idex|RVALUE2~185_combout ),
	.datad(!\reg2|Mux2~0_combout ),
	.datae(!\idex|RVALUE2~183_combout ),
	.dataf(!\idex|RVALUE2~184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~186 .extended_lut = "off";
defparam \idex|RVALUE2~186 .lut_mask = 64'h0C000C330CCC0CFF;
defparam \idex|RVALUE2~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \idex|RVALUE2~187 (
// Equation(s):
// \idex|RVALUE2~187_combout  = ( \idex|RVALUE2~182_combout  & ( \idex|RVALUE2~186_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~181_combout ) ) ) ) # ( !\idex|RVALUE2~182_combout  & ( \idex|RVALUE2~186_combout  & ( (!\reg2|Mux0~0_combout ) # 
// (\idex|RVALUE2~181_combout ) ) ) ) # ( \idex|RVALUE2~182_combout  & ( !\idex|RVALUE2~186_combout  & ( (!\reg2|Mux0~0_combout  & (\idex|RVALUE2[19]~0_combout )) # (\reg2|Mux0~0_combout  & ((\idex|RVALUE2~181_combout ))) ) ) ) # ( !\idex|RVALUE2~182_combout 
//  & ( !\idex|RVALUE2~186_combout  & ( (\idex|RVALUE2~181_combout  & \reg2|Mux0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\idex|RVALUE2[19]~0_combout ),
	.datac(!\idex|RVALUE2~181_combout ),
	.datad(!\reg2|Mux0~0_combout ),
	.datae(!\idex|RVALUE2~182_combout ),
	.dataf(!\idex|RVALUE2~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~187 .extended_lut = "off";
defparam \idex|RVALUE2~187 .lut_mask = 64'h000F330FFF0FFF0F;
defparam \idex|RVALUE2~187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N14
dffeas \idex|RVALUE2[16] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[16] .is_wysiwyg = "true";
defparam \idex|RVALUE2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~2 (
// Equation(s):
// \exmen|MEMORYADDRESS~2_combout  = ( \idex|IMMVALUE [15] & ( (!\idex|RVALUE2 [15] & (!\idex|BSELECTOR [0] & !\idex|RVALUE2 [16])) ) ) # ( !\idex|IMMVALUE [15] & ( (!\idex|BSELECTOR [0] & (!\idex|RVALUE2 [15] & (!\idex|RVALUE2 [16]))) # (\idex|BSELECTOR [0] 
// & (((!\idex|IMMVALUE [16])))) ) )

	.dataa(!\idex|RVALUE2 [15]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [16]),
	.datad(!\idex|IMMVALUE [16]),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~2 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~2 .lut_mask = 64'hB380B38080808080;
defparam \exmen|MEMORYADDRESS~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N27
cyclonev_lcell_comb \ctrlunit|PCSelect[0]~0 (
// Equation(s):
// \ctrlunit|PCSelect[0]~0_combout  = ( !\idex|OPCODE [3] & ( !\idex|OPCODE [1] ) )

	.dataa(!\idex|OPCODE [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlunit|PCSelect[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlunit|PCSelect[0]~0 .extended_lut = "off";
defparam \ctrlunit|PCSelect[0]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \ctrlunit|PCSelect[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N21
cyclonev_lcell_comb \exmen|MEMORYADDRESS~10 (
// Equation(s):
// \exmen|MEMORYADDRESS~10_combout  = ( \exmen|MEMORYADDRESS~9_combout  & ( \ctrlunit|PCSelect[0]~0_combout  & ( (\exmen|MEMORYADDRESS~2_combout  & (\exmen|MEMORYADDRESS~3_combout  & (\exmen|MEMORYADDRESS~6_combout  & \exmen|MEMORYADDRESS~1_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~2_combout ),
	.datab(!\exmen|MEMORYADDRESS~3_combout ),
	.datac(!\exmen|MEMORYADDRESS~6_combout ),
	.datad(!\exmen|MEMORYADDRESS~1_combout ),
	.datae(!\exmen|MEMORYADDRESS~9_combout ),
	.dataf(!\ctrlunit|PCSelect[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~10 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~10 .lut_mask = 64'h0000000000000001;
defparam \exmen|MEMORYADDRESS~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N6
cyclonev_lcell_comb \alu|ShiftRight0~5 (
// Equation(s):
// \alu|ShiftRight0~5_combout  = ( \idex|RVALUE1[3]~_Duplicate_2_q  & ( \idex|RVALUE1[0]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout ) # ((\idex|RVALUE1[2]~_Duplicate_2_q )))) # (\alumuxB|Output[0]~5_combout  & 
// (((\idex|RVALUE1[1]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout ))) ) ) ) # ( !\idex|RVALUE1[3]~_Duplicate_2_q  & ( \idex|RVALUE1[0]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & ((!\alumuxB|Output[1]~4_combout ) # 
// ((\idex|RVALUE1[2]~_Duplicate_2_q )))) # (\alumuxB|Output[0]~5_combout  & (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[1]~_Duplicate_2_q )))) ) ) ) # ( \idex|RVALUE1[3]~_Duplicate_2_q  & ( !\idex|RVALUE1[0]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[0]~5_combout  & (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[2]~_Duplicate_2_q ))) # (\alumuxB|Output[0]~5_combout  & (((\idex|RVALUE1[1]~_Duplicate_2_q )) # (\alumuxB|Output[1]~4_combout ))) ) ) ) # ( !\idex|RVALUE1[3]~_Duplicate_2_q 
//  & ( !\idex|RVALUE1[0]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[2]~_Duplicate_2_q ))) # (\alumuxB|Output[0]~5_combout  & (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[1]~_Duplicate_2_q )))) 
// ) ) )

	.dataa(!\alumuxB|Output[0]~5_combout ),
	.datab(!\alumuxB|Output[1]~4_combout ),
	.datac(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[1]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.dataf(!\idex|RVALUE1[0]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~5 .extended_lut = "off";
defparam \alu|ShiftRight0~5 .lut_mask = 64'h024613578ACE9BDF;
defparam \alu|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N18
cyclonev_lcell_comb \alu|ShiftRight0~9 (
// Equation(s):
// \alu|ShiftRight0~9_combout  = ( \alumuxB|Output[3]~2_combout  & ( \alu|ShiftRight0~5_combout  & ( (!\alumuxB|Output[2]~3_combout  & ((\alu|ShiftRight0~7_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~8_combout )) ) ) ) # ( 
// !\alumuxB|Output[3]~2_combout  & ( \alu|ShiftRight0~5_combout  & ( (!\alumuxB|Output[2]~3_combout ) # (\alu|ShiftRight0~6_combout ) ) ) ) # ( \alumuxB|Output[3]~2_combout  & ( !\alu|ShiftRight0~5_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// ((\alu|ShiftRight0~7_combout ))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~8_combout )) ) ) ) # ( !\alumuxB|Output[3]~2_combout  & ( !\alu|ShiftRight0~5_combout  & ( (\alu|ShiftRight0~6_combout  & \alumuxB|Output[2]~3_combout ) ) ) )

	.dataa(!\alu|ShiftRight0~6_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alu|ShiftRight0~8_combout ),
	.datad(!\alu|ShiftRight0~7_combout ),
	.datae(!\alumuxB|Output[3]~2_combout ),
	.dataf(!\alu|ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~9 .extended_lut = "off";
defparam \alu|ShiftRight0~9 .lut_mask = 64'h111103CFDDDD03CF;
defparam \alu|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N6
cyclonev_lcell_comb \exmen|MEMORYADDRESS~230 (
// Equation(s):
// \exmen|MEMORYADDRESS~230_combout  = ( !\idex|OPCODE [0] & ( (\exmen|MEMORYADDRESS~10_combout  & (((\alu|ShiftLeft0~0_combout  & (!\alumuxB|Output[4]~1_combout  & \alu|ShiftLeft0~1_combout ))))) ) ) # ( \idex|OPCODE [0] & ( (\exmen|MEMORYADDRESS~10_combout 
//  & ((!\alumuxB|Output[4]~1_combout  & (\alu|ShiftRight0~9_combout )) # (\alumuxB|Output[4]~1_combout  & (((\alu|ShiftRight0~4_combout )))))) ) )

	.dataa(!\exmen|MEMORYADDRESS~10_combout ),
	.datab(!\alu|ShiftRight0~9_combout ),
	.datac(!\alu|ShiftRight0~4_combout ),
	.datad(!\alumuxB|Output[4]~1_combout ),
	.datae(!\idex|OPCODE [0]),
	.dataf(!\alu|ShiftLeft0~1_combout ),
	.datag(!\alu|ShiftLeft0~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~230 .extended_lut = "on";
defparam \exmen|MEMORYADDRESS~230 .lut_mask = 64'h0000110505001105;
defparam \exmen|MEMORYADDRESS~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N30
cyclonev_lcell_comb \alu|Add1~1 (
// Equation(s):
// \alu|Add1~1_sumout  = SUM(( \idex|RVALUE1[0]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [0]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [0])) ) + ( !VCC ))
// \alu|Add1~2  = CARRY(( \idex|RVALUE1[0]~_Duplicate_2_q  ) + ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 [0]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [0])) ) + ( !VCC ))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [0]),
	.datad(!\idex|RVALUE1[0]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~1_sumout ),
	.cout(\alu|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~1 .extended_lut = "off";
defparam \alu|Add1~1 .lut_mask = 64'h0000FA50000000FF;
defparam \alu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N27
cyclonev_lcell_comb \exmen|MEMORYADDRESS~130 (
// Equation(s):
// \exmen|MEMORYADDRESS~130_combout  = ( \alu|Add0~1_sumout  & ( (!\idex|OPCODE [2] & (((\alu|Add1~1_sumout )) # (\idex|OPCODE [3]))) # (\idex|OPCODE [2] & (\idex|OPCODE [3] & ((!\idex|OPCODE [0]) # (\alu|Add1~1_sumout )))) ) ) # ( !\alu|Add0~1_sumout  & ( 
// (!\idex|OPCODE [2] & (((\alu|Add1~1_sumout )) # (\idex|OPCODE [3]))) # (\idex|OPCODE [2] & (\idex|OPCODE [3] & (\idex|OPCODE [0] & \alu|Add1~1_sumout ))) ) )

	.dataa(!\idex|OPCODE [2]),
	.datab(!\idex|OPCODE [3]),
	.datac(!\idex|OPCODE [0]),
	.datad(!\alu|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\alu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~130 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~130 .lut_mask = 64'h22AB22AB32BB32BB;
defparam \exmen|MEMORYADDRESS~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS~12 (
// Equation(s):
// \exmen|MEMORYADDRESS~12_combout  = ( \idex|OPCODE [3] & ( (!\idex|OPCODE [1] & !\idex|OPCODE [2]) ) ) # ( !\idex|OPCODE [3] & ( (\idex|OPCODE [1] & \idex|OPCODE [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|OPCODE [1]),
	.datad(!\idex|OPCODE [2]),
	.datae(gnd),
	.dataf(!\idex|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~12 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~12 .lut_mask = 64'h000F000FF000F000;
defparam \exmen|MEMORYADDRESS~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N45
cyclonev_lcell_comb \exmen|MEMORYADDRESS~129 (
// Equation(s):
// \exmen|MEMORYADDRESS~129_combout  = ( \idex|OPCODE [0] & ( (\alumuxB|Output[0]~5_combout  & (\exmen|MEMORYADDRESS~12_combout  & \idex|RVALUE1[0]~_Duplicate_2_q )) ) ) # ( !\idex|OPCODE [0] & ( (\exmen|MEMORYADDRESS~12_combout  & 
// ((\idex|RVALUE1[0]~_Duplicate_2_q ) # (\alumuxB|Output[0]~5_combout ))) ) )

	.dataa(!\alumuxB|Output[0]~5_combout ),
	.datab(gnd),
	.datac(!\exmen|MEMORYADDRESS~12_combout ),
	.datad(!\idex|RVALUE1[0]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|OPCODE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~129 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~129 .lut_mask = 64'h050F050F00050005;
defparam \exmen|MEMORYADDRESS~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N0
cyclonev_lcell_comb \exmen|MEMORYADDRESS~13 (
// Equation(s):
// \exmen|MEMORYADDRESS~13_combout  = ( \exmen|MEMORYADDRESS~130_combout  & ( !\exmen|MEMORYADDRESS~129_combout  & ( (!\idex|OPCODE [2] & ((!\idex|OPCODE [1]) # ((!\alu|Mult0~8_resulta  & \idex|OPCODE [3])))) ) ) ) # ( !\exmen|MEMORYADDRESS~130_combout  & ( 
// !\exmen|MEMORYADDRESS~129_combout  & ( ((!\alu|Mult0~8_resulta ) # ((!\idex|OPCODE [1]) # (!\idex|OPCODE [3]))) # (\idex|OPCODE [2]) ) ) )

	.dataa(!\idex|OPCODE [2]),
	.datab(!\alu|Mult0~8_resulta ),
	.datac(!\idex|OPCODE [1]),
	.datad(!\idex|OPCODE [3]),
	.datae(!\exmen|MEMORYADDRESS~130_combout ),
	.dataf(!\exmen|MEMORYADDRESS~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~13 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~13 .lut_mask = 64'hFFFDA0A800000000;
defparam \exmen|MEMORYADDRESS~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N24
cyclonev_lcell_comb \alu|LessThan0~12 (
// Equation(s):
// \alu|LessThan0~12_combout  = ( \idex|RVALUE1[13]~_Duplicate_2_q  & ( (\alumuxB|Output[13]~12_combout  & (!\idex|RVALUE1[12]~_Duplicate_2_q  $ (\alumuxB|Output[12]~13_combout ))) ) ) # ( !\idex|RVALUE1[13]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[13]~12_combout  & (!\idex|RVALUE1[12]~_Duplicate_2_q  $ (\alumuxB|Output[12]~13_combout ))) ) )

	.dataa(!\alumuxB|Output[13]~12_combout ),
	.datab(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[12]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~12 .extended_lut = "off";
defparam \alu|LessThan0~12 .lut_mask = 64'h8282828241414141;
defparam \alu|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N9
cyclonev_lcell_comb \alu|LessThan0~11 (
// Equation(s):
// \alu|LessThan0~11_combout  = ( \idex|RVALUE1[14]~_Duplicate_2_q  & ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [14]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [14])) ) ) # ( !\idex|RVALUE1[14]~_Duplicate_2_q  & ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 
// [14]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [14])) ) )

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [14]),
	.datad(!\idex|RVALUE2 [14]),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~11 .extended_lut = "off";
defparam \alu|LessThan0~11 .lut_mask = 64'h05AF05AFFA50FA50;
defparam \alu|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N18
cyclonev_lcell_comb \alu|LessThan0~9 (
// Equation(s):
// \alu|LessThan0~9_combout  = ( \idex|RVALUE2 [19] & ( \idex|RVALUE1[19]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & (!\idex|RVALUE1[18]~_Duplicate_1_q  $ ((\idex|RVALUE2 [18])))) # (\idex|BSELECTOR [0] & (\idex|RVALUE1[18]~_Duplicate_1_q  & 
// ((\idex|IMMVALUE [16])))) ) ) ) # ( !\idex|RVALUE2 [19] & ( \idex|RVALUE1[19]~_Duplicate_1_q  & ( (\idex|RVALUE1[18]~_Duplicate_1_q  & (\idex|BSELECTOR [0] & \idex|IMMVALUE [16])) ) ) ) # ( \idex|RVALUE2 [19] & ( !\idex|RVALUE1[19]~_Duplicate_1_q  & ( 
// (!\idex|RVALUE1[18]~_Duplicate_1_q  & (\idex|BSELECTOR [0] & !\idex|IMMVALUE [16])) ) ) ) # ( !\idex|RVALUE2 [19] & ( !\idex|RVALUE1[19]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & (!\idex|RVALUE1[18]~_Duplicate_1_q  $ ((\idex|RVALUE2 [18])))) # 
// (\idex|BSELECTOR [0] & (!\idex|RVALUE1[18]~_Duplicate_1_q  & ((!\idex|IMMVALUE [16])))) ) ) )

	.dataa(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [18]),
	.datad(!\idex|IMMVALUE [16]),
	.datae(!\idex|RVALUE2 [19]),
	.dataf(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~9 .extended_lut = "off";
defparam \alu|LessThan0~9 .lut_mask = 64'hA684220000118495;
defparam \alu|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N18
cyclonev_lcell_comb \alu|LessThan0~10 (
// Equation(s):
// \alu|LessThan0~10_combout  = ( \idex|BSELECTOR [0] & ( \idex|RVALUE1[16]~_Duplicate_2_q  & ( (\idex|RVALUE1[17]~_Duplicate_2_q  & \idex|IMMVALUE [16]) ) ) ) # ( !\idex|BSELECTOR [0] & ( \idex|RVALUE1[16]~_Duplicate_2_q  & ( (\idex|RVALUE2 [16] & 
// (!\idex|RVALUE1[17]~_Duplicate_2_q  $ (\idex|RVALUE2 [17]))) ) ) ) # ( \idex|BSELECTOR [0] & ( !\idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\idex|RVALUE1[17]~_Duplicate_2_q  & !\idex|IMMVALUE [16]) ) ) ) # ( !\idex|BSELECTOR [0] & ( 
// !\idex|RVALUE1[16]~_Duplicate_2_q  & ( (!\idex|RVALUE2 [16] & (!\idex|RVALUE1[17]~_Duplicate_2_q  $ (\idex|RVALUE2 [17]))) ) ) )

	.dataa(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE2 [16]),
	.datac(!\idex|IMMVALUE [16]),
	.datad(!\idex|RVALUE2 [17]),
	.datae(!\idex|BSELECTOR [0]),
	.dataf(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~10 .extended_lut = "off";
defparam \alu|LessThan0~10 .lut_mask = 64'h8844A0A022110505;
defparam \alu|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N6
cyclonev_lcell_comb \alu|LessThan0~8 (
// Equation(s):
// \alu|LessThan0~8_combout  = ( \idex|RVALUE2 [20] & ( \idex|BSELECTOR [0] & ( (!\idex|RVALUE1[21]~_Duplicate_1_q  & (!\idex|IMMVALUE [16] & !\idex|RVALUE1[20]~_Duplicate_1_q )) # (\idex|RVALUE1[21]~_Duplicate_1_q  & (\idex|IMMVALUE [16] & 
// \idex|RVALUE1[20]~_Duplicate_1_q )) ) ) ) # ( !\idex|RVALUE2 [20] & ( \idex|BSELECTOR [0] & ( (!\idex|RVALUE1[21]~_Duplicate_1_q  & (!\idex|IMMVALUE [16] & !\idex|RVALUE1[20]~_Duplicate_1_q )) # (\idex|RVALUE1[21]~_Duplicate_1_q  & (\idex|IMMVALUE [16] & 
// \idex|RVALUE1[20]~_Duplicate_1_q )) ) ) ) # ( \idex|RVALUE2 [20] & ( !\idex|BSELECTOR [0] & ( (\idex|RVALUE1[20]~_Duplicate_1_q  & (!\idex|RVALUE1[21]~_Duplicate_1_q  $ (\idex|RVALUE2 [21]))) ) ) ) # ( !\idex|RVALUE2 [20] & ( !\idex|BSELECTOR [0] & ( 
// (!\idex|RVALUE1[20]~_Duplicate_1_q  & (!\idex|RVALUE1[21]~_Duplicate_1_q  $ (\idex|RVALUE2 [21]))) ) ) )

	.dataa(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE2 [21]),
	.datac(!\idex|IMMVALUE [16]),
	.datad(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.datae(!\idex|RVALUE2 [20]),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~8 .extended_lut = "off";
defparam \alu|LessThan0~8 .lut_mask = 64'h99000099A005A005;
defparam \alu|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N0
cyclonev_lcell_comb \alu|Equal0~2 (
// Equation(s):
// \alu|Equal0~2_combout  = ( \alu|LessThan0~8_combout  & ( \idex|RVALUE1[15]~_Duplicate_2_q  & ( (\alumuxB|Output[15]~9_combout  & (!\alu|LessThan0~11_combout  & (\alu|LessThan0~9_combout  & \alu|LessThan0~10_combout ))) ) ) ) # ( \alu|LessThan0~8_combout  
// & ( !\idex|RVALUE1[15]~_Duplicate_2_q  & ( (!\alumuxB|Output[15]~9_combout  & (!\alu|LessThan0~11_combout  & (\alu|LessThan0~9_combout  & \alu|LessThan0~10_combout ))) ) ) )

	.dataa(!\alumuxB|Output[15]~9_combout ),
	.datab(!\alu|LessThan0~11_combout ),
	.datac(!\alu|LessThan0~9_combout ),
	.datad(!\alu|LessThan0~10_combout ),
	.datae(!\alu|LessThan0~8_combout ),
	.dataf(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~2 .extended_lut = "off";
defparam \alu|Equal0~2 .lut_mask = 64'h0000000800000004;
defparam \alu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N6
cyclonev_lcell_comb \alu|Equal0~3 (
// Equation(s):
// \alu|Equal0~3_combout  = ( \alu|Equal0~2_combout  & ( \idex|RVALUE1[11]~_Duplicate_2_q  & ( (\alumuxB|Output[11]~10_combout  & (\alu|LessThan0~12_combout  & (!\alumuxB|Output[10]~11_combout  $ (\idex|RVALUE1[10]~_Duplicate_2_q )))) ) ) ) # ( 
// \alu|Equal0~2_combout  & ( !\idex|RVALUE1[11]~_Duplicate_2_q  & ( (!\alumuxB|Output[11]~10_combout  & (\alu|LessThan0~12_combout  & (!\alumuxB|Output[10]~11_combout  $ (\idex|RVALUE1[10]~_Duplicate_2_q )))) ) ) )

	.dataa(!\alumuxB|Output[11]~10_combout ),
	.datab(!\alumuxB|Output[10]~11_combout ),
	.datac(!\alu|LessThan0~12_combout ),
	.datad(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.datae(!\alu|Equal0~2_combout ),
	.dataf(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~3 .extended_lut = "off";
defparam \alu|Equal0~3 .lut_mask = 64'h0000080200000401;
defparam \alu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N15
cyclonev_lcell_comb \alu|LessThan0~14 (
// Equation(s):
// \alu|LessThan0~14_combout  = ( \idex|BSELECTOR [0] & ( !\idex|IMMVALUE [16] $ (!\idex|RVALUE1[26]~_Duplicate_1_q ) ) ) # ( !\idex|BSELECTOR [0] & ( !\idex|RVALUE2 [26] $ (!\idex|RVALUE1[26]~_Duplicate_1_q ) ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(gnd),
	.datac(!\idex|RVALUE2 [26]),
	.datad(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~14 .extended_lut = "off";
defparam \alu|LessThan0~14 .lut_mask = 64'h0FF00FF055AA55AA;
defparam \alu|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N15
cyclonev_lcell_comb \alu|LessThan0~18 (
// Equation(s):
// \alu|LessThan0~18_combout  = ( \idex|RVALUE1[22]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [22]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) ) # ( !\idex|RVALUE1[22]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 
// [22]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~18 .extended_lut = "off";
defparam \alu|LessThan0~18 .lut_mask = 64'h1D1D1D1DE2E2E2E2;
defparam \alu|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N45
cyclonev_lcell_comb \alu|LessThan0~16 (
// Equation(s):
// \alu|LessThan0~16_combout  = ( \idex|RVALUE1[24]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [24]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) ) # ( !\idex|RVALUE1[24]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & ((\idex|RVALUE2 
// [24]))) # (\idex|BSELECTOR [0] & (\idex|IMMVALUE [16])) ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|RVALUE2 [24]),
	.datac(!\idex|BSELECTOR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~16 .extended_lut = "off";
defparam \alu|LessThan0~16 .lut_mask = 64'h35353535CACACACA;
defparam \alu|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N12
cyclonev_lcell_comb \alu|LessThan0~17 (
// Equation(s):
// \alu|LessThan0~17_combout  = ( \idex|RVALUE2 [23] & ( !\idex|RVALUE1[23]~_Duplicate_1_q  $ (((!\idex|IMMVALUE [16] & \idex|BSELECTOR [0]))) ) ) # ( !\idex|RVALUE2 [23] & ( !\idex|RVALUE1[23]~_Duplicate_1_q  $ (((!\idex|IMMVALUE [16]) # (!\idex|BSELECTOR 
// [0]))) ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE2 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~17 .extended_lut = "off";
defparam \alu|LessThan0~17 .lut_mask = 64'h1E1E1E1ED2D2D2D2;
defparam \alu|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \alu|LessThan0~13 (
// Equation(s):
// \alu|LessThan0~13_combout  = ( \idex|RVALUE2 [27] & ( \idex|RVALUE1[27]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & (!\idex|RVALUE1[28]~_Duplicate_1_q  $ (((\idex|RVALUE2 [28]))))) # (\idex|BSELECTOR [0] & (\idex|RVALUE1[28]~_Duplicate_1_q  & 
// (\idex|IMMVALUE [16]))) ) ) ) # ( !\idex|RVALUE2 [27] & ( \idex|RVALUE1[27]~_Duplicate_1_q  & ( (\idex|BSELECTOR [0] & (\idex|RVALUE1[28]~_Duplicate_1_q  & \idex|IMMVALUE [16])) ) ) ) # ( \idex|RVALUE2 [27] & ( !\idex|RVALUE1[27]~_Duplicate_1_q  & ( 
// (\idex|BSELECTOR [0] & (!\idex|RVALUE1[28]~_Duplicate_1_q  & !\idex|IMMVALUE [16])) ) ) ) # ( !\idex|RVALUE2 [27] & ( !\idex|RVALUE1[27]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & (!\idex|RVALUE1[28]~_Duplicate_1_q  $ (((\idex|RVALUE2 [28]))))) # 
// (\idex|BSELECTOR [0] & (!\idex|RVALUE1[28]~_Duplicate_1_q  & (!\idex|IMMVALUE [16]))) ) ) )

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datac(!\idex|IMMVALUE [16]),
	.datad(!\idex|RVALUE2 [28]),
	.datae(!\idex|RVALUE2 [27]),
	.dataf(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~13 .extended_lut = "off";
defparam \alu|LessThan0~13 .lut_mask = 64'hC862404001018923;
defparam \alu|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N51
cyclonev_lcell_comb \alu|LessThan0~15 (
// Equation(s):
// \alu|LessThan0~15_combout  = ( \idex|RVALUE2 [25] & ( \idex|RVALUE1[25]~_Duplicate_1_q  & ( (!\idex|IMMVALUE [16] & \idex|BSELECTOR [0]) ) ) ) # ( !\idex|RVALUE2 [25] & ( \idex|RVALUE1[25]~_Duplicate_1_q  & ( (!\idex|IMMVALUE [16]) # (!\idex|BSELECTOR 
// [0]) ) ) ) # ( \idex|RVALUE2 [25] & ( !\idex|RVALUE1[25]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0]) # (\idex|IMMVALUE [16]) ) ) ) # ( !\idex|RVALUE2 [25] & ( !\idex|RVALUE1[25]~_Duplicate_1_q  & ( (\idex|IMMVALUE [16] & \idex|BSELECTOR [0]) ) ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|BSELECTOR [0]),
	.datae(!\idex|RVALUE2 [25]),
	.dataf(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~15 .extended_lut = "off";
defparam \alu|LessThan0~15 .lut_mask = 64'h0055FF55FFAA00AA;
defparam \alu|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N18
cyclonev_lcell_comb \alu|Equal0~4 (
// Equation(s):
// \alu|Equal0~4_combout  = ( \alu|LessThan0~13_combout  & ( !\alu|LessThan0~15_combout  & ( (!\alu|LessThan0~14_combout  & (!\alu|LessThan0~18_combout  & (!\alu|LessThan0~16_combout  & !\alu|LessThan0~17_combout ))) ) ) )

	.dataa(!\alu|LessThan0~14_combout ),
	.datab(!\alu|LessThan0~18_combout ),
	.datac(!\alu|LessThan0~16_combout ),
	.datad(!\alu|LessThan0~17_combout ),
	.datae(!\alu|LessThan0~13_combout ),
	.dataf(!\alu|LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~4 .extended_lut = "off";
defparam \alu|Equal0~4 .lut_mask = 64'h0000800000000000;
defparam \alu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N21
cyclonev_lcell_comb \alu|LessThan0~2 (
// Equation(s):
// \alu|LessThan0~2_combout  = ( \idex|IMMVALUE [6] & ( !\idex|RVALUE1[6]~_Duplicate_2_q  $ (((!\idex|BSELECTOR [0] & !\idex|RVALUE2 [6]))) ) ) # ( !\idex|IMMVALUE [6] & ( !\idex|RVALUE1[6]~_Duplicate_2_q  $ (((!\idex|RVALUE2 [6]) # (\idex|BSELECTOR [0]))) ) 
// )

	.dataa(!\idex|BSELECTOR [0]),
	.datab(gnd),
	.datac(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE2 [6]),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~2 .extended_lut = "off";
defparam \alu|LessThan0~2 .lut_mask = 64'h0FA50FA55AF05AF0;
defparam \alu|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N0
cyclonev_lcell_comb \alu|LessThan0~1 (
// Equation(s):
// \alu|LessThan0~1_combout  = !\idex|RVALUE1[9]~_Duplicate_2_q  $ (((!\idex|BSELECTOR [0] & (!\idex|RVALUE2 [9])) # (\idex|BSELECTOR [0] & ((!\idex|IMMVALUE [9])))))

	.dataa(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE2 [9]),
	.datac(!\idex|IMMVALUE [9]),
	.datad(!\idex|BSELECTOR [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~1 .extended_lut = "off";
defparam \alu|LessThan0~1 .lut_mask = 64'h665A665A665A665A;
defparam \alu|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N54
cyclonev_lcell_comb \alu|Equal0~1 (
// Equation(s):
// \alu|Equal0~1_combout  = ( !\alu|LessThan0~1_combout  & ( \idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alu|LessThan0~2_combout  & (\alumuxB|Output[8]~6_combout  & (!\alumuxB|Output[7]~7_combout  $ (\idex|RVALUE1[7]~_Duplicate_2_q )))) ) ) ) # ( 
// !\alu|LessThan0~1_combout  & ( !\idex|RVALUE1[8]~_Duplicate_2_q  & ( (!\alu|LessThan0~2_combout  & (!\alumuxB|Output[8]~6_combout  & (!\alumuxB|Output[7]~7_combout  $ (\idex|RVALUE1[7]~_Duplicate_2_q )))) ) ) )

	.dataa(!\alumuxB|Output[7]~7_combout ),
	.datab(!\alu|LessThan0~2_combout ),
	.datac(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datad(!\alumuxB|Output[8]~6_combout ),
	.datae(!\alu|LessThan0~1_combout ),
	.dataf(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~1 .extended_lut = "off";
defparam \alu|Equal0~1 .lut_mask = 64'h8400000000840000;
defparam \alu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N42
cyclonev_lcell_comb \alu|LessThan0~6 (
// Equation(s):
// \alu|LessThan0~6_combout  = ( \alumuxB|Output[9]~8_combout  & ( \alumuxB|Output[7]~7_combout  & ( (\idex|RVALUE1[9]~_Duplicate_2_q  & (!\alumuxB|Output[8]~6_combout  & \idex|RVALUE1[8]~_Duplicate_2_q )) ) ) ) # ( !\alumuxB|Output[9]~8_combout  & ( 
// \alumuxB|Output[7]~7_combout  & ( ((!\alumuxB|Output[8]~6_combout  & \idex|RVALUE1[8]~_Duplicate_2_q )) # (\idex|RVALUE1[9]~_Duplicate_2_q ) ) ) ) # ( \alumuxB|Output[9]~8_combout  & ( !\alumuxB|Output[7]~7_combout  & ( (\idex|RVALUE1[9]~_Duplicate_2_q  & 
// ((!\alumuxB|Output[8]~6_combout  & ((\idex|RVALUE1[8]~_Duplicate_2_q ) # (\idex|RVALUE1[7]~_Duplicate_2_q ))) # (\alumuxB|Output[8]~6_combout  & (\idex|RVALUE1[7]~_Duplicate_2_q  & \idex|RVALUE1[8]~_Duplicate_2_q )))) ) ) ) # ( 
// !\alumuxB|Output[9]~8_combout  & ( !\alumuxB|Output[7]~7_combout  & ( ((!\alumuxB|Output[8]~6_combout  & ((\idex|RVALUE1[8]~_Duplicate_2_q ) # (\idex|RVALUE1[7]~_Duplicate_2_q ))) # (\alumuxB|Output[8]~6_combout  & (\idex|RVALUE1[7]~_Duplicate_2_q  & 
// \idex|RVALUE1[8]~_Duplicate_2_q ))) # (\idex|RVALUE1[9]~_Duplicate_2_q ) ) ) )

	.dataa(!\idex|RVALUE1[9]~_Duplicate_2_q ),
	.datab(!\alumuxB|Output[8]~6_combout ),
	.datac(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datae(!\alumuxB|Output[9]~8_combout ),
	.dataf(!\alumuxB|Output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~6 .extended_lut = "off";
defparam \alu|LessThan0~6 .lut_mask = 64'h5DDF044555DD0044;
defparam \alu|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N15
cyclonev_lcell_comb \alu|LessThan0~4 (
// Equation(s):
// \alu|LessThan0~4_combout  = (\idex|RVALUE1[6]~_Duplicate_2_q  & ((!\idex|BSELECTOR [0] & (!\idex|RVALUE2 [6])) # (\idex|BSELECTOR [0] & ((!\idex|IMMVALUE [6])))))

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|RVALUE1[6]~_Duplicate_2_q ),
	.datac(!\idex|RVALUE2 [6]),
	.datad(!\idex|IMMVALUE [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~4 .extended_lut = "off";
defparam \alu|LessThan0~4 .lut_mask = 64'h3120312031203120;
defparam \alu|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N30
cyclonev_lcell_comb \alu|LessThan0~5 (
// Equation(s):
// \alu|LessThan0~5_combout  = ( !\alu|LessThan0~1_combout  & ( \alumuxB|Output[8]~6_combout  & ( (\idex|RVALUE1[8]~_Duplicate_2_q  & (\alu|LessThan0~4_combout  & (!\alumuxB|Output[7]~7_combout  $ (\idex|RVALUE1[7]~_Duplicate_2_q )))) ) ) ) # ( 
// !\alu|LessThan0~1_combout  & ( !\alumuxB|Output[8]~6_combout  & ( (!\idex|RVALUE1[8]~_Duplicate_2_q  & (\alu|LessThan0~4_combout  & (!\alumuxB|Output[7]~7_combout  $ (\idex|RVALUE1[7]~_Duplicate_2_q )))) ) ) )

	.dataa(!\alumuxB|Output[7]~7_combout ),
	.datab(!\idex|RVALUE1[8]~_Duplicate_2_q ),
	.datac(!\idex|RVALUE1[7]~_Duplicate_2_q ),
	.datad(!\alu|LessThan0~4_combout ),
	.datae(!\alu|LessThan0~1_combout ),
	.dataf(!\alumuxB|Output[8]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~5 .extended_lut = "off";
defparam \alu|LessThan0~5 .lut_mask = 64'h0084000000210000;
defparam \alu|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N42
cyclonev_lcell_comb \alu|LessThan0~3 (
// Equation(s):
// \alu|LessThan0~3_combout  = ( \idex|RVALUE1[5]~_Duplicate_2_q  & ( \alumuxB|Output[3]~2_combout  & ( (!\alumuxB|Output[5]~0_combout ) # ((\idex|RVALUE1[4]~_Duplicate_2_q  & !\alumuxB|Output[4]~1_combout )) ) ) ) # ( !\idex|RVALUE1[5]~_Duplicate_2_q  & ( 
// \alumuxB|Output[3]~2_combout  & ( (\idex|RVALUE1[4]~_Duplicate_2_q  & (!\alumuxB|Output[5]~0_combout  & !\alumuxB|Output[4]~1_combout )) ) ) ) # ( \idex|RVALUE1[5]~_Duplicate_2_q  & ( !\alumuxB|Output[3]~2_combout  & ( (!\alumuxB|Output[5]~0_combout ) # 
// ((!\idex|RVALUE1[4]~_Duplicate_2_q  & (\idex|RVALUE1[3]~_Duplicate_2_q  & !\alumuxB|Output[4]~1_combout )) # (\idex|RVALUE1[4]~_Duplicate_2_q  & ((!\alumuxB|Output[4]~1_combout ) # (\idex|RVALUE1[3]~_Duplicate_2_q )))) ) ) ) # ( 
// !\idex|RVALUE1[5]~_Duplicate_2_q  & ( !\alumuxB|Output[3]~2_combout  & ( (!\alumuxB|Output[5]~0_combout  & ((!\idex|RVALUE1[4]~_Duplicate_2_q  & (\idex|RVALUE1[3]~_Duplicate_2_q  & !\alumuxB|Output[4]~1_combout )) # (\idex|RVALUE1[4]~_Duplicate_2_q  & 
// ((!\alumuxB|Output[4]~1_combout ) # (\idex|RVALUE1[3]~_Duplicate_2_q ))))) ) ) )

	.dataa(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[5]~0_combout ),
	.datad(!\alumuxB|Output[4]~1_combout ),
	.datae(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~3 .extended_lut = "off";
defparam \alu|LessThan0~3 .lut_mask = 64'h7010F7F15000F5F0;
defparam \alu|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N0
cyclonev_lcell_comb \alu|LessThan0~0 (
// Equation(s):
// \alu|LessThan0~0_combout  = ( \alumuxB|Output[2]~3_combout  & ( \idex|RVALUE1[1]~_Duplicate_2_q  & ( (\idex|RVALUE1[2]~_Duplicate_2_q  & ((!\alumuxB|Output[1]~4_combout ) # ((!\alumuxB|Output[0]~5_combout  & \idex|RVALUE1[0]~_Duplicate_2_q )))) ) ) ) # ( 
// !\alumuxB|Output[2]~3_combout  & ( \idex|RVALUE1[1]~_Duplicate_2_q  & ( ((!\alumuxB|Output[1]~4_combout ) # ((!\alumuxB|Output[0]~5_combout  & \idex|RVALUE1[0]~_Duplicate_2_q ))) # (\idex|RVALUE1[2]~_Duplicate_2_q ) ) ) ) # ( \alumuxB|Output[2]~3_combout  
// & ( !\idex|RVALUE1[1]~_Duplicate_2_q  & ( (!\alumuxB|Output[0]~5_combout  & (\idex|RVALUE1[2]~_Duplicate_2_q  & (!\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[0]~_Duplicate_2_q ))) ) ) ) # ( !\alumuxB|Output[2]~3_combout  & ( 
// !\idex|RVALUE1[1]~_Duplicate_2_q  & ( ((!\alumuxB|Output[0]~5_combout  & (!\alumuxB|Output[1]~4_combout  & \idex|RVALUE1[0]~_Duplicate_2_q ))) # (\idex|RVALUE1[2]~_Duplicate_2_q ) ) ) )

	.dataa(!\alumuxB|Output[0]~5_combout ),
	.datab(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[1]~4_combout ),
	.datad(!\idex|RVALUE1[0]~_Duplicate_2_q ),
	.datae(!\alumuxB|Output[2]~3_combout ),
	.dataf(!\idex|RVALUE1[1]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~0 .extended_lut = "off";
defparam \alu|LessThan0~0 .lut_mask = 64'h33B30020F3FB3032;
defparam \alu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N12
cyclonev_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = ( \idex|RVALUE1[5]~_Duplicate_2_q  & ( \alumuxB|Output[4]~1_combout  & ( (\alumuxB|Output[5]~0_combout  & (\idex|RVALUE1[4]~_Duplicate_2_q  & (!\alumuxB|Output[3]~2_combout  $ (\idex|RVALUE1[3]~_Duplicate_2_q )))) ) ) ) # ( 
// !\idex|RVALUE1[5]~_Duplicate_2_q  & ( \alumuxB|Output[4]~1_combout  & ( (!\alumuxB|Output[5]~0_combout  & (\idex|RVALUE1[4]~_Duplicate_2_q  & (!\alumuxB|Output[3]~2_combout  $ (\idex|RVALUE1[3]~_Duplicate_2_q )))) ) ) ) # ( \idex|RVALUE1[5]~_Duplicate_2_q 
//  & ( !\alumuxB|Output[4]~1_combout  & ( (\alumuxB|Output[5]~0_combout  & (!\idex|RVALUE1[4]~_Duplicate_2_q  & (!\alumuxB|Output[3]~2_combout  $ (\idex|RVALUE1[3]~_Duplicate_2_q )))) ) ) ) # ( !\idex|RVALUE1[5]~_Duplicate_2_q  & ( 
// !\alumuxB|Output[4]~1_combout  & ( (!\alumuxB|Output[5]~0_combout  & (!\idex|RVALUE1[4]~_Duplicate_2_q  & (!\alumuxB|Output[3]~2_combout  $ (\idex|RVALUE1[3]~_Duplicate_2_q )))) ) ) )

	.dataa(!\alumuxB|Output[5]~0_combout ),
	.datab(!\alumuxB|Output[3]~2_combout ),
	.datac(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.datae(!\idex|RVALUE1[5]~_Duplicate_2_q ),
	.dataf(!\alumuxB|Output[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~0 .extended_lut = "off";
defparam \alu|Equal0~0 .lut_mask = 64'h8020401008020401;
defparam \alu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N18
cyclonev_lcell_comb \alu|LessThan0~7 (
// Equation(s):
// \alu|LessThan0~7_combout  = ( \alu|LessThan0~0_combout  & ( \alu|Equal0~0_combout  & ( (!\alu|Equal0~1_combout  & (!\alu|LessThan0~6_combout  & !\alu|LessThan0~5_combout )) ) ) ) # ( !\alu|LessThan0~0_combout  & ( \alu|Equal0~0_combout  & ( 
// (!\alu|LessThan0~6_combout  & (!\alu|LessThan0~5_combout  & ((!\alu|Equal0~1_combout ) # (!\alu|LessThan0~3_combout )))) ) ) ) # ( \alu|LessThan0~0_combout  & ( !\alu|Equal0~0_combout  & ( (!\alu|LessThan0~6_combout  & (!\alu|LessThan0~5_combout  & 
// ((!\alu|Equal0~1_combout ) # (!\alu|LessThan0~3_combout )))) ) ) ) # ( !\alu|LessThan0~0_combout  & ( !\alu|Equal0~0_combout  & ( (!\alu|LessThan0~6_combout  & (!\alu|LessThan0~5_combout  & ((!\alu|Equal0~1_combout ) # (!\alu|LessThan0~3_combout )))) ) ) 
// )

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\alu|LessThan0~6_combout ),
	.datac(!\alu|LessThan0~5_combout ),
	.datad(!\alu|LessThan0~3_combout ),
	.datae(!\alu|LessThan0~0_combout ),
	.dataf(!\alu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~7 .extended_lut = "off";
defparam \alu|LessThan0~7 .lut_mask = 64'hC080C080C0808080;
defparam \alu|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N12
cyclonev_lcell_comb \alu|Equal0~5 (
// Equation(s):
// \alu|Equal0~5_combout  = ( \alumuxB|Output[29]~16_combout  & ( \idex|RVALUE1[30]~_Duplicate_1_q  & ( (\alumuxB|Output[30]~15_combout  & (\idex|RVALUE1[29]~_Duplicate_1_q  & (!\alumuxB|Output[31]~14_combout  $ (\idex|RVALUE1[31]~_Duplicate_1_q )))) ) ) ) # 
// ( !\alumuxB|Output[29]~16_combout  & ( \idex|RVALUE1[30]~_Duplicate_1_q  & ( (\alumuxB|Output[30]~15_combout  & (!\idex|RVALUE1[29]~_Duplicate_1_q  & (!\alumuxB|Output[31]~14_combout  $ (\idex|RVALUE1[31]~_Duplicate_1_q )))) ) ) ) # ( 
// \alumuxB|Output[29]~16_combout  & ( !\idex|RVALUE1[30]~_Duplicate_1_q  & ( (!\alumuxB|Output[30]~15_combout  & (\idex|RVALUE1[29]~_Duplicate_1_q  & (!\alumuxB|Output[31]~14_combout  $ (\idex|RVALUE1[31]~_Duplicate_1_q )))) ) ) ) # ( 
// !\alumuxB|Output[29]~16_combout  & ( !\idex|RVALUE1[30]~_Duplicate_1_q  & ( (!\alumuxB|Output[30]~15_combout  & (!\idex|RVALUE1[29]~_Duplicate_1_q  & (!\alumuxB|Output[31]~14_combout  $ (\idex|RVALUE1[31]~_Duplicate_1_q )))) ) ) )

	.dataa(!\alumuxB|Output[31]~14_combout ),
	.datab(!\idex|RVALUE1[31]~_Duplicate_1_q ),
	.datac(!\alumuxB|Output[30]~15_combout ),
	.datad(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datae(!\alumuxB|Output[29]~16_combout ),
	.dataf(!\idex|RVALUE1[30]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~5 .extended_lut = "off";
defparam \alu|Equal0~5 .lut_mask = 64'h9000009009000009;
defparam \alu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N3
cyclonev_lcell_comb \alu|LessThan0~32 (
// Equation(s):
// \alu|LessThan0~32_combout  = ( !\alumuxB|Output[24]~20_combout  & ( (!\alu|LessThan0~14_combout  & (!\alu|LessThan0~15_combout  & (\idex|RVALUE1[24]~_Duplicate_1_q  & \alu|LessThan0~13_combout ))) ) )

	.dataa(!\alu|LessThan0~14_combout ),
	.datab(!\alu|LessThan0~15_combout ),
	.datac(!\idex|RVALUE1[24]~_Duplicate_1_q ),
	.datad(!\alu|LessThan0~13_combout ),
	.datae(gnd),
	.dataf(!\alumuxB|Output[24]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~32 .extended_lut = "off";
defparam \alu|LessThan0~32 .lut_mask = 64'h0008000800000000;
defparam \alu|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N0
cyclonev_lcell_comb \alu|LessThan0~28 (
// Equation(s):
// \alu|LessThan0~28_combout  = (!\alu|LessThan0~14_combout  & (!\alu|LessThan0~15_combout  & (!\alu|LessThan0~16_combout  & \alu|LessThan0~13_combout )))

	.dataa(!\alu|LessThan0~14_combout ),
	.datab(!\alu|LessThan0~15_combout ),
	.datac(!\alu|LessThan0~16_combout ),
	.datad(!\alu|LessThan0~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~28 .extended_lut = "off";
defparam \alu|LessThan0~28 .lut_mask = 64'h0080008000800080;
defparam \alu|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N24
cyclonev_lcell_comb \alu|LessThan0~29 (
// Equation(s):
// \alu|LessThan0~29_combout  = ( \idex|RVALUE1[22]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [22]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])) ) )

	.dataa(!\idex|IMMVALUE [16]),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[22]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~29 .extended_lut = "off";
defparam \alu|LessThan0~29 .lut_mask = 64'h00000000E2E2E2E2;
defparam \alu|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N42
cyclonev_lcell_comb \alu|LessThan0~30 (
// Equation(s):
// \alu|LessThan0~30_combout  = ( \idex|RVALUE2 [27] & ( \idex|RVALUE1[27]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & (\idex|RVALUE1[28]~_Duplicate_1_q  & ((!\idex|RVALUE2 [28])))) # (\idex|BSELECTOR [0] & (((!\idex|IMMVALUE [16])))) ) ) ) # ( 
// !\idex|RVALUE2 [27] & ( \idex|RVALUE1[27]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & (((!\idex|RVALUE2 [28])) # (\idex|RVALUE1[28]~_Duplicate_1_q ))) # (\idex|BSELECTOR [0] & (((!\idex|IMMVALUE [16])))) ) ) ) # ( \idex|RVALUE2 [27] & ( 
// !\idex|RVALUE1[27]~_Duplicate_1_q  & ( (\idex|RVALUE1[28]~_Duplicate_1_q  & ((!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [28]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])))) ) ) ) # ( !\idex|RVALUE2 [27] & ( !\idex|RVALUE1[27]~_Duplicate_1_q  & ( 
// (\idex|RVALUE1[28]~_Duplicate_1_q  & ((!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [28]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [16])))) ) ) )

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|RVALUE1[28]~_Duplicate_1_q ),
	.datac(!\idex|IMMVALUE [16]),
	.datad(!\idex|RVALUE2 [28]),
	.datae(!\idex|RVALUE2 [27]),
	.dataf(!\idex|RVALUE1[27]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~30 .extended_lut = "off";
defparam \alu|LessThan0~30 .lut_mask = 64'h32103210FA727250;
defparam \alu|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N54
cyclonev_lcell_comb \alu|LessThan0~31 (
// Equation(s):
// \alu|LessThan0~31_combout  = ( \alumuxB|Output[26]~18_combout  & ( \idex|RVALUE1[25]~_Duplicate_1_q  & ( (!\alu|LessThan0~30_combout  & ((!\alu|LessThan0~13_combout ) # ((!\idex|RVALUE1[26]~_Duplicate_1_q ) # (\alumuxB|Output[25]~19_combout )))) ) ) ) # ( 
// !\alumuxB|Output[26]~18_combout  & ( \idex|RVALUE1[25]~_Duplicate_1_q  & ( (!\alu|LessThan0~30_combout  & ((!\alu|LessThan0~13_combout ) # ((!\idex|RVALUE1[26]~_Duplicate_1_q  & \alumuxB|Output[25]~19_combout )))) ) ) ) # ( \alumuxB|Output[26]~18_combout  
// & ( !\idex|RVALUE1[25]~_Duplicate_1_q  & ( !\alu|LessThan0~30_combout  ) ) ) # ( !\alumuxB|Output[26]~18_combout  & ( !\idex|RVALUE1[25]~_Duplicate_1_q  & ( (!\alu|LessThan0~30_combout  & ((!\alu|LessThan0~13_combout ) # (!\idex|RVALUE1[26]~_Duplicate_1_q 
// ))) ) ) )

	.dataa(!\alu|LessThan0~13_combout ),
	.datab(!\idex|RVALUE1[26]~_Duplicate_1_q ),
	.datac(!\alumuxB|Output[25]~19_combout ),
	.datad(!\alu|LessThan0~30_combout ),
	.datae(!\alumuxB|Output[26]~18_combout ),
	.dataf(!\idex|RVALUE1[25]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~31 .extended_lut = "off";
defparam \alu|LessThan0~31 .lut_mask = 64'hEE00FF00AE00EF00;
defparam \alu|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N36
cyclonev_lcell_comb \alu|LessThan0~33 (
// Equation(s):
// \alu|LessThan0~33_combout  = ( \alumuxB|Output[23]~17_combout  & ( \alu|LessThan0~31_combout  & ( (!\alu|LessThan0~32_combout  & ((!\idex|RVALUE1[23]~_Duplicate_1_q ) # ((!\alu|LessThan0~28_combout ) # (!\alu|LessThan0~29_combout )))) ) ) ) # ( 
// !\alumuxB|Output[23]~17_combout  & ( \alu|LessThan0~31_combout  & ( (!\alu|LessThan0~32_combout  & ((!\alu|LessThan0~28_combout ) # ((!\idex|RVALUE1[23]~_Duplicate_1_q  & !\alu|LessThan0~29_combout )))) ) ) )

	.dataa(!\idex|RVALUE1[23]~_Duplicate_1_q ),
	.datab(!\alu|LessThan0~32_combout ),
	.datac(!\alu|LessThan0~28_combout ),
	.datad(!\alu|LessThan0~29_combout ),
	.datae(!\alumuxB|Output[23]~17_combout ),
	.dataf(!\alu|LessThan0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~33 .extended_lut = "off";
defparam \alu|LessThan0~33 .lut_mask = 64'h00000000C8C0CCC8;
defparam \alu|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N48
cyclonev_lcell_comb \alu|LessThan0~22 (
// Equation(s):
// \alu|LessThan0~22_combout  = ( \idex|RVALUE1[11]~_Duplicate_2_q  & ( (!\alumuxB|Output[11]~10_combout ) # ((!\alumuxB|Output[10]~11_combout  & \idex|RVALUE1[10]~_Duplicate_2_q )) ) ) # ( !\idex|RVALUE1[11]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[10]~11_combout  & (!\alumuxB|Output[11]~10_combout  & \idex|RVALUE1[10]~_Duplicate_2_q )) ) )

	.dataa(gnd),
	.datab(!\alumuxB|Output[10]~11_combout ),
	.datac(!\alumuxB|Output[11]~10_combout ),
	.datad(!\idex|RVALUE1[10]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[11]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~22 .extended_lut = "off";
defparam \alu|LessThan0~22 .lut_mask = 64'h00C000C0F0FCF0FC;
defparam \alu|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N33
cyclonev_lcell_comb \alu|LessThan0~19 (
// Equation(s):
// \alu|LessThan0~19_combout  = ( \idex|RVALUE1[14]~_Duplicate_2_q  & ( (!\idex|BSELECTOR [0] & ((!\idex|RVALUE2 [14]))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [14])) ) )

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [14]),
	.datac(!\idex|RVALUE2 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[14]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~19 .extended_lut = "off";
defparam \alu|LessThan0~19 .lut_mask = 64'h00000000E4E4E4E4;
defparam \alu|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N42
cyclonev_lcell_comb \alu|LessThan0~20 (
// Equation(s):
// \alu|LessThan0~20_combout  = ( \alu|LessThan0~8_combout  & ( \alu|LessThan0~9_combout  & ( (\alu|LessThan0~10_combout  & ((!\alumuxB|Output[15]~9_combout  & ((\alu|LessThan0~19_combout ) # (\idex|RVALUE1[15]~_Duplicate_2_q ))) # 
// (\alumuxB|Output[15]~9_combout  & (\idex|RVALUE1[15]~_Duplicate_2_q  & \alu|LessThan0~19_combout )))) ) ) )

	.dataa(!\alumuxB|Output[15]~9_combout ),
	.datab(!\idex|RVALUE1[15]~_Duplicate_2_q ),
	.datac(!\alu|LessThan0~19_combout ),
	.datad(!\alu|LessThan0~10_combout ),
	.datae(!\alu|LessThan0~8_combout ),
	.dataf(!\alu|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~20 .extended_lut = "off";
defparam \alu|LessThan0~20 .lut_mask = 64'h000000000000002B;
defparam \alu|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N51
cyclonev_lcell_comb \alu|LessThan0~21 (
// Equation(s):
// \alu|LessThan0~21_combout  = ( \idex|RVALUE1[13]~_Duplicate_2_q  & ( (!\alumuxB|Output[13]~12_combout ) # ((\idex|RVALUE1[12]~_Duplicate_2_q  & !\alumuxB|Output[12]~13_combout )) ) ) # ( !\idex|RVALUE1[13]~_Duplicate_2_q  & ( 
// (!\alumuxB|Output[13]~12_combout  & (\idex|RVALUE1[12]~_Duplicate_2_q  & !\alumuxB|Output[12]~13_combout )) ) )

	.dataa(!\alumuxB|Output[13]~12_combout ),
	.datab(gnd),
	.datac(!\idex|RVALUE1[12]~_Duplicate_2_q ),
	.datad(!\alumuxB|Output[12]~13_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1[13]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~21 .extended_lut = "off";
defparam \alu|LessThan0~21 .lut_mask = 64'h0A000A00AFAAAFAA;
defparam \alu|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N12
cyclonev_lcell_comb \alu|LessThan0~24 (
// Equation(s):
// \alu|LessThan0~24_combout  = ( \idex|RVALUE2 [16] & ( \idex|BSELECTOR [0] & ( (!\idex|IMMVALUE [16] & ((\idex|RVALUE1[17]~_Duplicate_2_q ) # (\idex|RVALUE1[16]~_Duplicate_2_q ))) ) ) ) # ( !\idex|RVALUE2 [16] & ( \idex|BSELECTOR [0] & ( (!\idex|IMMVALUE 
// [16] & ((\idex|RVALUE1[17]~_Duplicate_2_q ) # (\idex|RVALUE1[16]~_Duplicate_2_q ))) ) ) ) # ( \idex|RVALUE2 [16] & ( !\idex|BSELECTOR [0] & ( (\idex|RVALUE1[17]~_Duplicate_2_q  & !\idex|RVALUE2 [17]) ) ) ) # ( !\idex|RVALUE2 [16] & ( !\idex|BSELECTOR [0] 
// & ( (!\idex|RVALUE1[16]~_Duplicate_2_q  & (\idex|RVALUE1[17]~_Duplicate_2_q  & !\idex|RVALUE2 [17])) # (\idex|RVALUE1[16]~_Duplicate_2_q  & ((!\idex|RVALUE2 [17]) # (\idex|RVALUE1[17]~_Duplicate_2_q ))) ) ) )

	.dataa(!\idex|RVALUE1[16]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE1[17]~_Duplicate_2_q ),
	.datac(!\idex|RVALUE2 [17]),
	.datad(!\idex|IMMVALUE [16]),
	.datae(!\idex|RVALUE2 [16]),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~24 .extended_lut = "off";
defparam \alu|LessThan0~24 .lut_mask = 64'h7171303077007700;
defparam \alu|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N12
cyclonev_lcell_comb \alu|LessThan0~23 (
// Equation(s):
// \alu|LessThan0~23_combout  = ( \idex|RVALUE2 [19] & ( \idex|RVALUE1[19]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & (\idex|RVALUE1[18]~_Duplicate_1_q  & (!\idex|RVALUE2 [18]))) # (\idex|BSELECTOR [0] & (((!\idex|IMMVALUE [16])))) ) ) ) # ( !\idex|RVALUE2 
// [19] & ( \idex|RVALUE1[19]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0]) # (!\idex|IMMVALUE [16]) ) ) ) # ( \idex|RVALUE2 [19] & ( !\idex|RVALUE1[19]~_Duplicate_1_q  & ( (\idex|RVALUE1[18]~_Duplicate_1_q  & (\idex|BSELECTOR [0] & !\idex|IMMVALUE [16])) ) ) ) 
// # ( !\idex|RVALUE2 [19] & ( !\idex|RVALUE1[19]~_Duplicate_1_q  & ( (\idex|RVALUE1[18]~_Duplicate_1_q  & ((!\idex|BSELECTOR [0] & (!\idex|RVALUE2 [18])) # (\idex|BSELECTOR [0] & ((!\idex|IMMVALUE [16]))))) ) ) )

	.dataa(!\idex|RVALUE1[18]~_Duplicate_1_q ),
	.datab(!\idex|BSELECTOR [0]),
	.datac(!\idex|RVALUE2 [18]),
	.datad(!\idex|IMMVALUE [16]),
	.datae(!\idex|RVALUE2 [19]),
	.dataf(!\idex|RVALUE1[19]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~23 .extended_lut = "off";
defparam \alu|LessThan0~23 .lut_mask = 64'h51401100FFCC7340;
defparam \alu|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N24
cyclonev_lcell_comb \alu|LessThan0~25 (
// Equation(s):
// \alu|LessThan0~25_combout  = ( \idex|RVALUE2 [20] & ( \idex|BSELECTOR [0] & ( (!\idex|IMMVALUE [16] & ((\idex|RVALUE1[20]~_Duplicate_1_q ) # (\idex|RVALUE1[21]~_Duplicate_1_q ))) ) ) ) # ( !\idex|RVALUE2 [20] & ( \idex|BSELECTOR [0] & ( (!\idex|IMMVALUE 
// [16] & ((\idex|RVALUE1[20]~_Duplicate_1_q ) # (\idex|RVALUE1[21]~_Duplicate_1_q ))) ) ) ) # ( \idex|RVALUE2 [20] & ( !\idex|BSELECTOR [0] & ( (\idex|RVALUE1[21]~_Duplicate_1_q  & !\idex|RVALUE2 [21]) ) ) ) # ( !\idex|RVALUE2 [20] & ( !\idex|BSELECTOR [0] 
// & ( (!\idex|RVALUE1[21]~_Duplicate_1_q  & (!\idex|RVALUE2 [21] & \idex|RVALUE1[20]~_Duplicate_1_q )) # (\idex|RVALUE1[21]~_Duplicate_1_q  & ((!\idex|RVALUE2 [21]) # (\idex|RVALUE1[20]~_Duplicate_1_q ))) ) ) )

	.dataa(!\idex|RVALUE1[21]~_Duplicate_1_q ),
	.datab(!\idex|RVALUE2 [21]),
	.datac(!\idex|IMMVALUE [16]),
	.datad(!\idex|RVALUE1[20]~_Duplicate_1_q ),
	.datae(!\idex|RVALUE2 [20]),
	.dataf(!\idex|BSELECTOR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~25 .extended_lut = "off";
defparam \alu|LessThan0~25 .lut_mask = 64'h44DD444450F050F0;
defparam \alu|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N30
cyclonev_lcell_comb \alu|LessThan0~26 (
// Equation(s):
// \alu|LessThan0~26_combout  = ( \alu|LessThan0~9_combout  & ( !\alu|LessThan0~25_combout  & ( (!\alu|LessThan0~8_combout ) # ((!\alu|LessThan0~24_combout  & !\alu|LessThan0~23_combout )) ) ) ) # ( !\alu|LessThan0~9_combout  & ( !\alu|LessThan0~25_combout  
// & ( (!\alu|LessThan0~8_combout ) # (!\alu|LessThan0~23_combout ) ) ) )

	.dataa(!\alu|LessThan0~24_combout ),
	.datab(!\alu|LessThan0~8_combout ),
	.datac(!\alu|LessThan0~23_combout ),
	.datad(gnd),
	.datae(!\alu|LessThan0~9_combout ),
	.dataf(!\alu|LessThan0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~26 .extended_lut = "off";
defparam \alu|LessThan0~26 .lut_mask = 64'hFCFCECEC00000000;
defparam \alu|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N54
cyclonev_lcell_comb \alu|LessThan0~27 (
// Equation(s):
// \alu|LessThan0~27_combout  = ( \alu|Equal0~2_combout  & ( \alu|LessThan0~12_combout  & ( (!\alu|LessThan0~22_combout  & (!\alu|LessThan0~20_combout  & (!\alu|LessThan0~21_combout  & \alu|LessThan0~26_combout ))) ) ) ) # ( !\alu|Equal0~2_combout  & ( 
// \alu|LessThan0~12_combout  & ( (!\alu|LessThan0~20_combout  & \alu|LessThan0~26_combout ) ) ) ) # ( \alu|Equal0~2_combout  & ( !\alu|LessThan0~12_combout  & ( (!\alu|LessThan0~20_combout  & (!\alu|LessThan0~21_combout  & \alu|LessThan0~26_combout )) ) ) ) 
// # ( !\alu|Equal0~2_combout  & ( !\alu|LessThan0~12_combout  & ( (!\alu|LessThan0~20_combout  & \alu|LessThan0~26_combout ) ) ) )

	.dataa(!\alu|LessThan0~22_combout ),
	.datab(!\alu|LessThan0~20_combout ),
	.datac(!\alu|LessThan0~21_combout ),
	.datad(!\alu|LessThan0~26_combout ),
	.datae(!\alu|Equal0~2_combout ),
	.dataf(!\alu|LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~27 .extended_lut = "off";
defparam \alu|LessThan0~27 .lut_mask = 64'h00CC00C000CC0080;
defparam \alu|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N54
cyclonev_lcell_comb \alu|LessThan0~34 (
// Equation(s):
// \alu|LessThan0~34_combout  = ( \alu|LessThan0~33_combout  & ( \alu|LessThan0~27_combout  & ( (\alu|Equal0~3_combout  & (\alu|Equal0~4_combout  & (!\alu|LessThan0~7_combout  & \alu|Equal0~5_combout ))) ) ) ) # ( !\alu|LessThan0~33_combout  & ( 
// \alu|LessThan0~27_combout  & ( \alu|Equal0~5_combout  ) ) ) # ( \alu|LessThan0~33_combout  & ( !\alu|LessThan0~27_combout  & ( (\alu|Equal0~4_combout  & \alu|Equal0~5_combout ) ) ) ) # ( !\alu|LessThan0~33_combout  & ( !\alu|LessThan0~27_combout  & ( 
// \alu|Equal0~5_combout  ) ) )

	.dataa(!\alu|Equal0~3_combout ),
	.datab(!\alu|Equal0~4_combout ),
	.datac(!\alu|LessThan0~7_combout ),
	.datad(!\alu|Equal0~5_combout ),
	.datae(!\alu|LessThan0~33_combout ),
	.dataf(!\alu|LessThan0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~34 .extended_lut = "off";
defparam \alu|LessThan0~34 .lut_mask = 64'h00FF003300FF0010;
defparam \alu|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N42
cyclonev_lcell_comb \alu|LessThan0~35 (
// Equation(s):
// \alu|LessThan0~35_combout  = ( \alumuxB|Output[29]~16_combout  & ( \idex|RVALUE1[30]~_Duplicate_1_q  & ( (!\alumuxB|Output[31]~14_combout  & ((!\alumuxB|Output[30]~15_combout ) # (\idex|RVALUE1[31]~_Duplicate_1_q ))) # (\alumuxB|Output[31]~14_combout  & 
// (\idex|RVALUE1[31]~_Duplicate_1_q  & !\alumuxB|Output[30]~15_combout )) ) ) ) # ( !\alumuxB|Output[29]~16_combout  & ( \idex|RVALUE1[30]~_Duplicate_1_q  & ( (!\alumuxB|Output[31]~14_combout  & (((!\alumuxB|Output[30]~15_combout ) # 
// (\idex|RVALUE1[29]~_Duplicate_1_q )) # (\idex|RVALUE1[31]~_Duplicate_1_q ))) # (\alumuxB|Output[31]~14_combout  & (\idex|RVALUE1[31]~_Duplicate_1_q  & ((!\alumuxB|Output[30]~15_combout ) # (\idex|RVALUE1[29]~_Duplicate_1_q )))) ) ) ) # ( 
// \alumuxB|Output[29]~16_combout  & ( !\idex|RVALUE1[30]~_Duplicate_1_q  & ( (!\alumuxB|Output[31]~14_combout  & \idex|RVALUE1[31]~_Duplicate_1_q ) ) ) ) # ( !\alumuxB|Output[29]~16_combout  & ( !\idex|RVALUE1[30]~_Duplicate_1_q  & ( 
// (!\alumuxB|Output[31]~14_combout  & (((!\alumuxB|Output[30]~15_combout  & \idex|RVALUE1[29]~_Duplicate_1_q )) # (\idex|RVALUE1[31]~_Duplicate_1_q ))) # (\alumuxB|Output[31]~14_combout  & (\idex|RVALUE1[31]~_Duplicate_1_q  & 
// (!\alumuxB|Output[30]~15_combout  & \idex|RVALUE1[29]~_Duplicate_1_q ))) ) ) )

	.dataa(!\alumuxB|Output[31]~14_combout ),
	.datab(!\idex|RVALUE1[31]~_Duplicate_1_q ),
	.datac(!\alumuxB|Output[30]~15_combout ),
	.datad(!\idex|RVALUE1[29]~_Duplicate_1_q ),
	.datae(!\alumuxB|Output[29]~16_combout ),
	.dataf(!\idex|RVALUE1[30]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~35 .extended_lut = "off";
defparam \alu|LessThan0~35 .lut_mask = 64'h22B22222B2BBB2B2;
defparam \alu|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N30
cyclonev_lcell_comb \exmen|MEMORYADDRESS~0 (
// Equation(s):
// \exmen|MEMORYADDRESS~0_combout  = ( \idex|OPCODE [2] & ( !\Reset~input_o  & ( (\idex|OPCODE [1] & (!\idex|OPCODE [0] & (!\idex|OPCODE [4] & \idex|OPCODE [3]))) ) ) )

	.dataa(!\idex|OPCODE [1]),
	.datab(!\idex|OPCODE [0]),
	.datac(!\idex|OPCODE [4]),
	.datad(!\idex|OPCODE [3]),
	.datae(!\idex|OPCODE [2]),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~0 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~0 .lut_mask = 64'h0000004000000000;
defparam \exmen|MEMORYADDRESS~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N18
cyclonev_lcell_comb \exmen|MEMORYADDRESS~14 (
// Equation(s):
// \exmen|MEMORYADDRESS~14_combout  = ( \alu|LessThan0~35_combout  & ( \exmen|MEMORYADDRESS~0_combout  ) ) # ( !\alu|LessThan0~35_combout  & ( \exmen|MEMORYADDRESS~0_combout  & ( ((\exmen|MEMORYADDRESS~11_combout  & ((!\exmen|MEMORYADDRESS~13_combout ) # 
// (\exmen|MEMORYADDRESS~230_combout )))) # (\alu|LessThan0~34_combout ) ) ) ) # ( \alu|LessThan0~35_combout  & ( !\exmen|MEMORYADDRESS~0_combout  & ( (\exmen|MEMORYADDRESS~11_combout  & ((!\exmen|MEMORYADDRESS~13_combout ) # 
// (\exmen|MEMORYADDRESS~230_combout ))) ) ) ) # ( !\alu|LessThan0~35_combout  & ( !\exmen|MEMORYADDRESS~0_combout  & ( (\exmen|MEMORYADDRESS~11_combout  & ((!\exmen|MEMORYADDRESS~13_combout ) # (\exmen|MEMORYADDRESS~230_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~11_combout ),
	.datab(!\exmen|MEMORYADDRESS~230_combout ),
	.datac(!\exmen|MEMORYADDRESS~13_combout ),
	.datad(!\alu|LessThan0~34_combout ),
	.datae(!\alu|LessThan0~35_combout ),
	.dataf(!\exmen|MEMORYADDRESS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~14 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~14 .lut_mask = 64'h5151515151FFFFFF;
defparam \exmen|MEMORYADDRESS~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N14
dffeas \exmen|MEMORYADDRESS[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[0] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N0
cyclonev_lcell_comb \exmen|DATAIN[0]~feeder (
// Equation(s):
// \exmen|DATAIN[0]~feeder_combout  = \idex|RVALUE2 [0]

	.dataa(gnd),
	.datab(!\idex|RVALUE2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|DATAIN[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|DATAIN[0]~feeder .extended_lut = "off";
defparam \exmen|DATAIN[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \exmen|DATAIN[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N2
dffeas \exmen|DATAIN[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|DATAIN[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|DATAIN [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|DATAIN[0] .is_wysiwyg = "true";
defparam \exmen|DATAIN[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [0]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "E48764DC58E6692FAE3C1B66E8CD29995669342AA4F24A248C2EDB26C6CF69EDEDF39799F6319B3D91BCAE6733171E347F6B28C96AF1313C8E652E4DB2BDF246B669B679F94BAE991E11519B58B5ACA6709A253426E307CBD96B566927B5E2CC96ACDDA288BB663DBE8A22C9F59137B3C8A7B990BE49BEBB2C59A8AB32666865C2D866BE8AEDD69A5ACC7F2EC8E56F7A3C5D125CAAC743EDA32F9567B0BE4BB7CD4BCA8BED8E45C2BB7448D37BCA7D72FA24DCE86DAA91E70F04D88B4D0DB2168C34D1CDF66CF1639A474BEF6F1F5D2562D3F9A5AD3ED993A144BA6C748B9229EE3992511DF2425C733ACD93E48CD168A66BED37253439C9B7B97F334E8D524D";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "2F332CD52F09495D99321E16692515CD24D26AC16993A1367933EC6CD2E82651CFB3629E3563B25A9B9ED5FCCDAB31CCB6670D112C5C66D892189B73DC4D2E4CA8A5A9B64D187E5C789A2D3E8A4966F3D849BCE84913AFB34C5C7333E5765E5C5F16BE737556F9ACD17CF6EC9BDC4BBA2B28A47D937B21F6EDEB36DA5D16BDCDE71932A7B6CF92366644D4FAF16B4A14F3E1CCB8B4CE9252ACBC93B399EC3335D1F246648CA9F24F923E2DE25A27971494510DA62B99A97F34F6DFC7ECD349A967094ECA24B646CBC4DD91562899D64FAB9F24D325DA88BB7B45737D3E8B4DBE4923C5D78735CB319921B7B697928DCB2D1925352CA4EE8D345767A4A64D4489";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "45F24799E8FD289B1F6D58CE6E849A69DA3CCDCC2D3A399D370BB28D45EDF2479FC92684EB4576C9A3475D193516733754C859B47334DE16E6FA6A9D0BE2D3E484AEDA52617CFED14B931D16918FCBCB9B265895D9CD4993897B394CA2614AF69B3369A57655974A1A5EC33DA6A89F4AEDB1CDE674AB3EBBDCF923325DB9A78BD12789CCD9E4A1ED651E2CD4EDAD79E25B35BC5E3A96AC5EDA8DE16B73B745E331A4CDCB54F4E9A675BE9EE669133590E9517FAE12EBB6B5E7896CD6F178EA5AB0A266F1D916E3D16B53E9AC995CC5A37B06DAFE6C59944CE19144F1B3D6C8CE93ABA3E6E6737B8FC9AC7D8BB26E25B28249B6ED7164D922A6495CC67E45A34A";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "558FE7EB15CDAB166964DE64DEE866515452392533549A245113C5C991CF92291B2E8D7265DEE32CDE66BD9E6B73A33DF6E689A6590ABD4AEC7329D68C7CC72BB39BE48D3B4D45CC711B385F6DB6972CE1E53DAB0E6D8AD53469A669049A34D58C9A922F2C86CDF24BCE46C9FCD6950BBD9CDA527C914BA326C4B25D11B46CF9232E8A52D1AA66D0DB713E65B692942C6E2CC929E5C5CB5C5CBEBC71BBE5C9ACA338EDBC7378F6D0BA3AF92678A78989128DBE48AE67529DB1F24EDB1FBE97B2FBA4D3E48C6CF799CCA214DE6CDCE8CA699379892F172FE731329343659CDCFAEF63CA2F6A132685AF2CD556454C4CE6FB3A5B23328BA484A7973AC8BE48513B";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [0]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "22ED33DE7955F5CE4F24532E95254A491862EF6852674494CA235A74555E7B89725BCE99F244E4D279279734769D74635D29B1ACFEC489346227912BB398B436C89BBDB7C919B1C6DAB3D956746E57325569CDBBE49AB17B6A971D53346659A91E1A5CCE44A2BE9BC5E3A96F2F659239BA2A64C9E7994D377B234FAE7250D71C9F64C8A765AB1F24942FBEB9562BB6C7ED1BDB15CBBC39B34D33C8A96A9E5C6A6C513B7D9B36CBDCEDBB64BCB9AA79B32AB4E65AA69ABDBD9ED6A48E28C3BB6F158EBC5DA4FB7BCCCE6F168DF246CD9CCBA12366DAD588B4A911ADED9E8D2919B13DC36F0F048E6D8735D1FDEE14CD0BB678B130BA16924DD29AB1F6C9366A9A";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "F679A3C329994B534685C666F3A71915CC5C6BB253D48C9EBB653F9B15CCEC823FB8D9DB79A684F291F3E1CCCB994D8A8D3679949494747C919A6ACCDA2FBCADA878249F144D9D2E2E37B5CD55E349B8E8DEF78976B563E48A2290F097B6F5EDD2F17C90DF24DE3476A3295D3E4897DE8EB4D4229A8DE644AB37B26F2F65A2DB7B13153E485B6684D5155A93CE8CD9F16A6D99DBD1BBB1CDA7B123C751D9FB59A59B92513CE3F9642AF52BB1CCA75A3E48EF3C554785E489442D62FBA37CF339A3C3148DB1DBCD1490CE65D0D9E66D7A2C7D8B5A8D92D8CCD0EA9544A26D1E7AB3A312DE2E4D15CDA645324AF2FB455134BB5A8C3C77652F926C98A7D454CA2B";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "B2C8BEDC6C937C56CCC9B25BAA914A5B194D1393245AF93CBED17DE2DF5551A399FC59CCAF1AF19A2535D3A0D95DBDE32D744464B8F9273E49E2BB69397DBE59A4A0E65137D8525D144E8B8F1AB337925ECE4D7B7667985A39A50FDA36217DE2697C7852CC737B365C45A2535345CD8CF7D84F6D2E31E26639AFB2E19A71DEE39AD8EFA2DEE4898945132389AC85A467D9D719BEB645F74BD944E8558EBCD489A94D4E9A6936C9399BE49EE0B45112548E4A9DB3CB9CA4E4FAED6B8EB1CC78365EC4FE737664D28D7B27129AA6E6D8B4F2CCDF124A662244A23993CB8B36B6678B47F6F9B172D9299A2D129BE2ED994C5CD97B7C91D948E6C922B23307D9B344";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "5C7DB9A9E5CCFED5223EA9BDBE542D1CCA9745C364B63EC4D96AC644DA6A9E6ED597122965171BC61DB662D2E3EB26F3A1469972E4DE24D9A490FAE5C27A7A5F42D2C942548CB9B3561CA26CC991B6AF245D17D7B8DDB5AF3C4B66B78BC752D58F37346CBBD8F670D48B382D4FB7B44B799D61297D54C2522D3E9F5D934FE6BE49E497442B25908F8BC4DA7C5AB0D9B6D9D96F6E3616B9E5130ABD4AEC7329D68F3668A279A489E47868AAA5D26D179736C274BB0A5134C8E8DE5A3668E99A733EDF246242FE75A656ACE8FE6A1692233C591625135B677AE73635D0C2664D99D3F3994A46CD9A68BA670BCFA4A74392E76FAECF78ED9DA157A95D8E653AD75A";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [0]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "8DB2267E9356253C2D344D1344A3CB97B36693DD28DB266B3CEFA6A653D8D6D14994DB2AC55EA5763994EB458AF8B259D1ED15669292D64E59730F5F1251B3A653E49B28CCFB6ACF2E76F12ACF67624F2A4AEC9359C16968CC9B4944DC9E5341E1E651684CD3EC64916E3456F9F5DF668A45248DEC9BCBD968B6DEC4C54F9212352F3C5497CD9F244D3F75A376F3BA297B224CA65592D9BA2BB6CF16B30FAED66324D9C6ED45F24EDAD79E25B35BC5E3A96AC4D1B5F252B968B43C376D3E498A69D0CA9B379E6DA8D8F79C9E527AA99A33D30A9D0EF328C8D9CD91E2DB3A694968FB5332366A9A66468BB26F2E2FB426994FA7BA3EC6D5516B439B39BAD51CF9";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "4D0E4EE4859F5EDF2475A288A78B0A77C4D9EDB3A4A639326A727CF9E3EC2D251A3FB4F1169DB8D7B1CDB3CF92589B33A5E59499E7B547B24B5453269E7D229F64D373CCED99923F8B5BCDB737A3167D6B6C491CD9C3B665998F498E67F4CF3DBEB8E6E26A893584B145A279BC65B4253258BA3936649DBDA2A24AB34AA555A12466E2A4C954736511C9B1B3DA3679ED171E1E2C5A2ED6A6B3E950B526DBCC57B1939B1E9CC9B37CF7334899AC874A8BFD70974D551BADE6AC97B4D9B16E6BCDE3B745E331A4CDCB54F4E9A3B347A988FE7AF171323E2AA9A31346B93F482D6CB3D93B252D170CBDB8E6C9EC7D245C12BA19CDADC78BD9AA4E69E239289E4DF4";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "7A4223ECD955A5187DA4925F6E7B979A7664D170E664F27F3065D1B0A4DEC49A7226A78FB7972F92670D6A2F9236B6B2684F13EDF243E62999661169AC59BA12DB127F3D13E734A3E5338253B799444B971B6C733CE92C89A37B68D9A251BD92F6B979736D6EF6F7845A1128E6597366E64CC75D78CDE79564D0ADE6170A64DB35109F24C96F9BC9E23F79734E8CCD6792119734CE96C752F2E749E885A2674DD61E1B333F16898FB3D17248539F24792D6D538BC5BE78FCB2791FD2DC7D924CD6627288AAF119D09D6515DB1A5736519445A145183693366791C9B1639BE48E85CB967D250E6C89F6722ED4E54CF923EC7AD9B5EE4851F171A4DB774237169A";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "547D8A4F5C5E2AC5CBAD53174D15CC930D8EC9B6511A65B5A17665A6A27D9361E1A9517D7CD46CB4AA49A1F1CDCBA719A68AECE67B0B36CE924F9EC15EDEA91A563264913A5F5C4CA35279928E27939B174FA51335B1514CD1D9CDA3AF3F962736E48A698B469ECA1525BCDB9E8D250D6F2A42889324495A51E3BA96CF1BEB4F99A4898B97A2E57C4F129435E70FE57372A8B344A36234A74CD28E8C366E1699936CCB486B7944BCD196FB3E8A36C8CB546C4FAED3B6F16AC39BE48AD473E2D3534D94CF2E2BB49B64F67EBACA7D2C5D0594F71E953A3C35931444A30D5966532F258AF6187B8EB3A3E8F0AAA59BC5E1679342289A69A7AE3CED7873664A3CFB";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [0]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "6974B92289453389129BD92526704BB66491A289F125E64CDCC9784FB28FB264D6B7C919ED539EC5D91342247CDE50FEA4DA7450EBD9A509A74644A5EDB2CE6559A5746DB36A8D3AD3CB9745C68B4CD295CDA144FB0BA2E893E4C8931F4AE65128D34B7C2D148AED9C328FDCE6D2EF0CAA4F92334F89F6558AA47351CD2C8F4E636C9F119A7B2B8F926844A69AA4535364C74A2CD134D74DC6DE2B98B268FE694DF2A4DE689CDE558B2EECB87B6CF64F73CB9AA6A525DBE66F35B478B5B5F67D253CB9A59B85B0B4D6B7CF52CDE248A274FE6749B2D4D58DE5736938A4A252E64D99D5CD26C6C9396F99953A32DA6E168916291B9725849343689779BC42DED9";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "234969AB13494F34946F32DB3E2C87E7ED1CDB1CD31266510B26D624522973DA712B98D8B87553EF797378BC752DE5ECB24BC92C929AB18FC849BCB46F2F366F3D091B34D6F9797352A44BA44D69986685A2F633D9CA6F9B362ED9B385DF14D0FAEF32C69BBF9BD93797B2D16DBD898A9F243FBCD932596C576E8DB35178BAFB6295356128F578D8C73F1970C90D749D1ADE692D0CEB526169AFAE733A34FB5CBE65EE74B8CD3D8CF1E1D193423DCC9B574D58F32FB0B5A45230BBD23E3E7966DF24F8BDC3B4921CD9D15DB79CCA5244F8D912CCCB9687DA45164CC8A5ECE6D1F4BBB7C91916E13E2F9235A7C909123616AD4365363F6F1268931B399A6E1488";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "B459E51ACA2727993289EC3149930DCDED32DAA1E1ECA7B194ED78E4BECA2524525DBDC98BE6C5AF71C9ED9F2934693AE6F238CB297329B6451B2639B67972D1A71FBA2168ABDB464D99BA36D97B7436CD399829E22E651B31DA2AB66F78B9F4EDCC8C928CA48A46DC49EE4D9BD8E2CD0ACF2E3C35354655172D05A2274CEBCB8BE2F6E7B2C4C9F626A993263BC6D4B6C46D9B1B98E4CD8E7271CCD8928B3A498E4CDA5C9B24B77B7F15CD346ECCA8D1CCAF3EBB127B9CD356288B4D4673E92677245EC9E5AA64BA16970B447D9A3AE7F322D34BC46DE2FAED1EDE2D1967B9A64D333DF169ECA7F3E4973D27462937BE89B9ABD91AD6C727B1B2E30BB62A8AED";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "E5CE326AC69246D6CE996F3C6A97B2F1E2722CEB3DB6CFB562AC6F6C4A64B735346F12C6487DCC93CB5EC8B9B176AC7C90942E31679919A1596F9CAE6E84C8A93D23C3952676A278947D8A3E279AA7D7313C97115D93DA74309A2F169BC63B26E6CCCE6A3E74DE2F1D4B797B2C91B744C2515F454B7A19E46597D2CF9337B26F2F65A2DB7B13153E48F121366CCEB718944F1E9CCD94F8BAD1EE6ACD2CB3864491DBDE85CB4533A6C90D94F14473352A4CE87CD2F638E8F734AA2F1AD50B42FABC4B4F2E2AF52BB1CCA75A37488C909563E6F1473666291789E2FA69F12D58D8E733D669B34CF7F37928C4C47836F338DB6B6FA685584D4F4C9116A3E71DB9A6";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a14~portbdataout 
// ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (((\datamen|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0])))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & 
// (\datamen|Memory_rtl_0|auto_generated|ram_block1a14~portbdataout  & (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \datamen|Memory_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( 
// !\datamen|Memory_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & \datamen|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout 
// )))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (((\datamen|Memory_rtl_0|auto_generated|address_reg_b [0])) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a14~portbdataout ))) ) ) ) # ( 
// !\datamen|Memory_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] 
// & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a14~portbdataout )))) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\datamen|Memory_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\datamen|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [0]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "699133797C90A2918B4CCCB2A3253CB9B2CA8D664E92D885364D1F24715CD8BB6DA6F9B8B47C2F92E4DDA4D7413E5C339949367B8AE6B2ACD8F893366D15EDF5D32ED3258532366646A6C5C78B268B4457C93990FEFB1DE251D36E699C35E76F746753DF4FAEDA3B4F6F923D8BEF79D13252F1FB66F9C4EF733AD25C6E9ADA8DEC26AC6B4AB3A373C6D2E66B299E5131399B34675AD99D3CD9919D6AC5C745B6E5CE6534C99C176D1168D9A6C3692876F36295E68B9E61685A4C7DB7157A95D8E653AD0B9FDE664A7D244873715CD8D7B12E5C9A8D9CDF244D04CD89A34D933745689E5CBBDA65C23A7E228F924D0E48F8B46BD9F346A6B6E3366A9F4AB36245";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "F556FBB6B5E7896CD6F178EA5AB0D9451117251B3CA267053429494DD99566699B2D7D73655364977898A47362D67B7177478AE44B12272646A9B2A9CCBCB9A169B128F59C2F3676C2BB69A9994F92A53CB9D7196D34CB39B7CDDAB33D1B169AA3F7D3D962428986593376A14A7D7359ED12564C9B6449BCDBC6A7D2C4F2DF326CA2B9A468CB3297373C4F1DBA2F198D266E5AA7A74D2ED62AC74A72A4E828DA9BE6A2A44F695D15D0D928F9279AA22B4BB7C942536696FA134DFCA3BD8249A6AC59731485AB34D6F46749F2C94C398B5AD511B5CDE98EF89A68C5999164926C9BD9D2642D2E9E8A93293C99698BB689A8E46DD05E168CA79A8BB928E4927920";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "9F17661AECBE9A5C9444F144BD8AF6C9B7972E6E69D742D4D9A12668A91994CCF49926CF4352FBD9385A6C6CCC9B8C4F2624DB266B6B798B979B249893A4CBED9A9466D76D6BCF12D9ADE2F1D4B563CD8F53D866FB134946D9A68B35BA3E48D2892C42BA1769B64AA45525CEA544996C61A2E4768F8FAE4C7878B78D4CA7972962EFE78A2F2E6ECCFB7973B64DCD29A8C14BEC78168A4DCFE7579EB724AC532F3DCA3265B385F6B36DA5A69D19170FB38917266DE484DB650451325B316CBA74569B362D119526CA87C5CB4DEE3EF24CDE2F1E9F5A4A50B96F69B337C91E6A6AC39B6D33C5349C4BE32889B1E693C573523737B1B36D3A2E8A2D8A26AC3B347A";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "989E79992C9994B97C2D78BE9CAA58CD16A34645936653451BA1C8DADD0A4D93663C09B614A16A8D78C3ABD97C91BDB2BB47D9266DB3E8A236293EB996699366689DD95715CCB94CCDA33AD5929A3A3C94267AE5B326F4557C9244C5A289944DCCD3CBD1A8B65EDF67F3971366E65144C5E8D974691AA4D5D312642D705A2D36CF5F242E5A8EEBAD344BA278E87328FB55393ED44D33668B63ED90A646465A9664FAF2E67326974DE6AC5DE2CE8B39BCFCF2C448F1279BCE45C6A3353799C67D9B625D14C9C22D2E744DB76C679BB1747AE826EC76F3376B6746D7DEC369CB1A57C91EE29747312126C8BBC2E59CDADCBA5451DD3278BA0B6599C924D1DDB339";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N51
cyclonev_lcell_comb \exmen|DATAIN[1]~feeder (
// Equation(s):
// \exmen|DATAIN[1]~feeder_combout  = \idex|RVALUE2 [1]

	.dataa(gnd),
	.datab(!\idex|RVALUE2 [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|DATAIN[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|DATAIN[1]~feeder .extended_lut = "off";
defparam \exmen|DATAIN[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \exmen|DATAIN[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N53
dffeas \exmen|DATAIN[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|DATAIN[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|DATAIN [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|DATAIN[1] .is_wysiwyg = "true";
defparam \exmen|DATAIN[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode592w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode687w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [1],\exmen|DATAIN [0]}),
	.portaaddr({\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,\exmen|MEMORYADDRESS~40_combout ,
\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 12;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 4095;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 12;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 4095;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "0000000000000000000000000000000000B4DD3490D3561174504D18134D9C553606B4246415D2410845F6D01248110606247690474164DB2D051891717DB405D62CC24D304DB2E60541C445D14375479074190715D52D9516184441804F9071618098D041418A6610B301758911D0F0D1434CD17116C379CDB08413819155125047DCCD8524910D3415057647C544B41411EC24790D9D635662CD7C91DA4474359826347535662D760457647C3606345149660484921079A0D345EF36C2F9044D1D45249399053990115D52D0D0461079A1415510D24551495124B6758D0770541C558D13C9D269417BC0745D4534D0519361B5146072CD8699814617524474";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "3C047DC76354D598B7B21245254BC50D06BC6D44501758D427D4DD049D249EC514607252598DD8D1D455441A663654D14149511F4937292F504149147607398553609AD314D015073654B450D2EC367581CB44F1346149662C42C1062D1841E683606499840149141914D42590634142444418150736440E63654D42D19981248D07715D24109A45F6D0DE7011D81507055EF05398D0740B490B14346660D2CB0184B016C1A45193621047DC11091E4070260DD5244DEF1062175891DA41CD14D0771418D671467197C37604134D07B36758935605C4491464D89D1D841894B3524BD4101046045F6D006412749A92F504466C92F504125C937B22CD441E6876";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "14614D5162DD1D818DD0114998574904259D014914D9536336139885D60541CD0D199865F0544B7476074B2C06740619009D60B410B8104E01857647CD812481A47D4E62157BCD7604D8D95049215D24109245EF051644B0091E41645749041AD2491404575485B41B505B410553601112CC067409199C84624466CCD7CB350D8476047D24DCACC091E4049199C92C14615426512C42C15512418418150736CAD18D37411F7011563411F70DD05D4D598B46354507434905EF3604AC50D5251CB8DE72749294714D341507155122635D81344F01D1EC115D91F0D04398544B644244DEF046D45460DB2B30B2C19AC5544B6758935605C44934D5845D14114926";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [0]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "BAD1F98C7E4F2685A3EDB398BDC768D66B1FD94F6C54B9AB0E6576D16B17B0A24CE65A928A27493AFAEC6523E394C8B5376D99225356224C92FE65109363266DBE2B4521DBD2E7CDD2E2B991B3E6D8F0D6D1778A27B14D8CF73EC489A2ACF92251EB386ACF616DBCCF1725DEE5CE6F2F699AB3B23ECD9BB122FB73196C90C51E97CCDAC77999554D3E8AED26442D362C7ADF15DAF6CF334C8D58B45F3D68E7436B61F34BF9ACBB699746C6FAE533398A6A8D9E8EE97857B3741350A26F11FB45F14F2639664A134F2E49A4B993DBCA7B64F33D995C48D1E9645A455EA5763994EB4689F15E2D468AE8AEDA5897307E9A1FD47B05A69CDBB670A9EC2D2E669D8C";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "916F0A2B2328DA59A670C98B5975D3E48EE48B996CC516B784A7B9CCE65CB7C4979A6AC45D34690B5BCB237932963918AFB177D9A4D8AECFECCD346128D894A2787DB78E66DBCC3A1FDBB29A3AC8AE6FA6ACF63226CA61689C5732BB333D9BE4E83C3DBA2EFAF63D0D9CD9E9A39ED2C11AA44CB69BCEB4C354768AED94919A74664CA64959D582D33D27793668B3CD9362EFB2366A253C5C699F08B459466BF9ADE496C4F2E4B34D1A7B63FB345952713449288D695B353E48D26947ED3D51DE3C8949284D3EDE338B4689E5E658AB0F052ED8BBB678D17792F61485A8C27D734C92F168E22D33D86511E6E62ED893DC531562ACCCD6C26B50CB297D33E9F9AA";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "44BA2EFB46B71CC7867D8BC25C4B248D4B54F2E73399F89ADB0CBB0ABDAF8CD9BA1CC63B265336754FAEC872E4A7C48F2F3B70AE69A345C6B5346C7372BEDF33EC591B13AF89EA4545EF1F9C499B590AECBB5B42D392A45B3B653208A22D745EDE4D0CD12C99FCAF339BA49CDB09F64A424938CA259D6C90D8A5B7BC37B64D64D3F2C72636691A49AF7135A9D9B1B2D2CE90A9114168AECAC76DCCA7473357DE373B2ECF78ED2E8B944D3E49A35EE649B142D25CD99E893627931B2B9925D0A66BC943BB3B58D9246B79E32F98BDCDB2689A151AA3649994CE39B38747434D0CB78D6497C9092509762E1AD4C96744CC85D968D39CCB32CACD6722C7EFB246A4";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "5E8D5CDF4482D24B49174A7ACA7A1FBB546DBEBB714CC597CDCD96F85AD4BDBC26F269A739296DB75E50DDB3711678B3E48F6CC94649725C9398B6C5A28AE6F663D85A743F366AF378E6F2F60CC9E363BCF8BEB8EC8B561CC9E593E2496996F427D6BDC4EAE6F7A347A69B0B4C9937F0B4F9B38489713E96C24D7C9194D353EDE5C9471444F9269DAD537CC97CDA89B0A6DC5EDAB34BCA5BE74797DE675D27CAE6F9237BECD6973674A743326D9F166DF3566E4B7967F1B2669944D1759E64CE6728BB2322D42168CAECE6462E8E866DBE267913CB494C66673367B1346653534DC7267B32399DB4F5C90F0F16C511171B1099D30944A2AA86CF3253C5B85A48";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [0]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "2D4A69BBA48FB3667378BB48A52FE6366C5A214DA991E524A8B9314754B6712C491B8B6376D1B697F3A65928C48EFB1A36D58CA168B13ECF63544EDD178CC693372D53D3A6929E5CC9D08C4A354FB75A33289B3A689E5F63510B4669562BEF37A6E9A0B4FE6475DB29911344A2CD213F297CCF399B73B921CCB9BA3CD6CD1146D133A4E7B6B1522EF68A270890AF6D1E2DE6CCE6DB16991995CCBE2D3D1C576F6F16DA8C5AB31B12EB35384A2BE9B96F0B62D46EA68C9286D89D0E6B386C4D6CCC9933A930CB25349744C8D9CD8CEB9B3731A293D8649EFA599312366CF922E46253EB8D6F1323D6DCB9739D91A59CF3A1445B19CCE44D45351CCCDBC5A23FBC";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "2D135DA9F44A2BE9A5AC9D1B19144B9719BC4946DB8978DE5CDD9B79A4D9CCD25332E593CDCB43F27C93CB4DB7B46B33B7C59CCA4DE59A49C289B9A769B385E7D68BAF7A2493A85DB3994A4AB3288ADE5F22CF894B1CCCD12905A4A279251779F247464D24F619E289D9E5C25CE69D2E263F6759DCCF2E645A5325A5E46C524A36B543C17B299B0A6941E19AE32D9F1645E253724D31A6BDC66D2E950B425324573644F266B6E2509E4B24C993385E29BD99A7994DE4BCFA52BE4E67416ACD3592DBE485D1D9CC9A229266749492FB34F923CE3995669669B93C925ECAC365D13A7C9186796B7379CBB6B5E7896CD6F178EA5AB12B78CF936244D584BEE95CC5";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "A15536363FBC5AD085A6E2EF6C4E2C8F733DD292EA3533675AB094C95459A34CA268D74650CCDEC8D999D8F61CDE69A9FC5765D4D3ABCF42BE94324948DBCDCEDD178CC693372D53D3A697622ED4B36CB382E5CDCCBCB9799455951924576FAB899C14BECF2F92ACDE48AEC9B35A13ECDCD6A459CCFB7613EF04A68C196589774E3289B5EC9E591734BCF92686F719709128C235BF92AABE9517C44FA737C4933A168C7A45E6E7379B6F923D8B54935992693468F95D1A6F63E2A630FB4E8699A22919B99937BEC39BC4EC59B94B562E3D1F26D48CE7B0AE645C958CE6F0ECDB74214FB5D3735ECD93634D9EC6E32D933864A647F26293DCD0ACCF325AA2EC93";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "250ECD1EA625C5A6F462EB4CD3ED5174EFA35DEE37AC7E3C3BEC629F246F693CB9976E65B29BDB3C5F7B52C8A734559EF67E36E75D1D4BE4855EA5763994EB47D9DB9AA23664CE9A7D99BD72DCBD970BBD0ABD4AEC7329D68C9B99A68E8CF16A9685765B2524E979A7C5A66F2E746795B57B22F6D168E799CCF8D8A6A934576B467DB71698EB23EC9EC2E4FB48576D548E667B4736BA51A22C9BC45E664288D91CECA26BE2FE2795E2D5489AF2A47AD1AF124D1667491F3E99313F9EB8D27368CE7367AE8D8BA1563E2697D69EE3B6A4E4CA2D36747A2A6D9992626169EE333D271CA4C936CD2686AECE199AEE84CD3D934BD9442E9135428A7D34CF64CDB166";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a49~portbdataout 
// )) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\datamen|Memory_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a49~portbdataout )) ) ) ) # ( 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a42~portbdataout ) 
// ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( (\datamen|Memory_rtl_0|auto_generated|ram_block1a42~portbdataout  & 
// \datamen|Memory_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datab(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\datamen|Memory_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datad(!\datamen|Memory_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N9
cyclonev_lcell_comb \datamen|DataOut~5 (
// Equation(s):
// \datamen|DataOut~5_combout  = ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout  & ( (\exmen|MEMRD [0]) # (\exmen|MEMORYADDRESS [0]) ) ) ) # ( 
// !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & ((\exmen|MEMORYADDRESS [0]))) # (\exmen|MEMRD [0] & 
// (\datamen|Memory_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & 
// ((\exmen|MEMORYADDRESS [0]))) # (\exmen|MEMRD [0] & (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout  & ( (\exmen|MEMORYADDRESS [0] & !\exmen|MEMRD [0]) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\exmen|MEMORYADDRESS [0]),
	.datac(!\exmen|MEMRD [0]),
	.datad(gnd),
	.datae(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|DataOut~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|DataOut~5 .extended_lut = "off";
defparam \datamen|DataOut~5 .lut_mask = 64'h30303A3A35353F3F;
defparam \datamen|DataOut~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N10
dffeas \datamen|DataOut[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datamen|DataOut~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[0] .is_wysiwyg = "true";
defparam \datamen|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N32
dffeas \menwb|WRITEDATA[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datamen|DataOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[0] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N5
dffeas \regbank|Register[23][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[23][0] .is_wysiwyg = "true";
defparam \regbank|Register[23][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \idex|RVALUE1~59 (
// Equation(s):
// \idex|RVALUE1~59_combout  = ( \regbank|Register[31][0]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[27][0]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[31][0]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[27][0]~q ) ) ) ) # ( \regbank|Register[31][0]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[19][0]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][0]~q )) ) ) ) # ( !\regbank|Register[31][0]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[19][0]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[23][0]~q )) ) ) )

	.dataa(!\regbank|Register[23][0]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[19][0]~q ),
	.datad(!\regbank|Register[27][0]~q ),
	.datae(!\regbank|Register[31][0]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~59 .extended_lut = "off";
defparam \idex|RVALUE1~59 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \idex|RVALUE1~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N12
cyclonev_lcell_comb \idex|RVALUE1~57 (
// Equation(s):
// \idex|RVALUE1~57_combout  = ( \regbank|Register[29][0]~q  & ( \regbank|Register[17][0]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[21][0]~q ))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # 
// (\regbank|Register[25][0]~q )))) ) ) ) # ( !\regbank|Register[29][0]~q  & ( \regbank|Register[17][0]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout )) # (\regbank|Register[21][0]~q ))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[25][0]~q  & 
// !\reg1|Mux2~0_combout )))) ) ) ) # ( \regbank|Register[29][0]~q  & ( !\regbank|Register[17][0]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[21][0]~q  & ((\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout ) # 
// (\regbank|Register[25][0]~q )))) ) ) ) # ( !\regbank|Register[29][0]~q  & ( !\regbank|Register[17][0]~q  & ( (!\reg1|Mux1~0_combout  & (\regbank|Register[21][0]~q  & ((\reg1|Mux2~0_combout )))) # (\reg1|Mux1~0_combout  & (((\regbank|Register[25][0]~q  & 
// !\reg1|Mux2~0_combout )))) ) ) )

	.dataa(!\regbank|Register[21][0]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\regbank|Register[25][0]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[29][0]~q ),
	.dataf(!\regbank|Register[17][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~57 .extended_lut = "off";
defparam \idex|RVALUE1~57 .lut_mask = 64'h03440377CF44CF77;
defparam \idex|RVALUE1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \idex|RVALUE1~56 (
// Equation(s):
// \idex|RVALUE1~56_combout  = ( \regbank|Register[28][0]~q  & ( \regbank|Register[24][0]~q  & ( ((!\reg1|Mux2~0_combout  & (\regbank|Register[16][0]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[20][0]~q )))) # (\reg1|Mux1~0_combout ) ) ) ) # ( 
// !\regbank|Register[28][0]~q  & ( \regbank|Register[24][0]~q  & ( (!\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout )) # (\regbank|Register[16][0]~q ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout  & \regbank|Register[20][0]~q )))) ) ) ) # ( 
// \regbank|Register[28][0]~q  & ( !\regbank|Register[24][0]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[16][0]~q  & (!\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((\regbank|Register[20][0]~q ) # (\reg1|Mux1~0_combout )))) ) ) ) # ( 
// !\regbank|Register[28][0]~q  & ( !\regbank|Register[24][0]~q  & ( (!\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[16][0]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[20][0]~q ))))) ) ) )

	.dataa(!\regbank|Register[16][0]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[20][0]~q ),
	.datae(!\regbank|Register[28][0]~q ),
	.dataf(!\regbank|Register[24][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~56 .extended_lut = "off";
defparam \idex|RVALUE1~56 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \idex|RVALUE1~58 (
// Equation(s):
// \idex|RVALUE1~58_combout  = ( \regbank|Register[30][0]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[26][0]~q ) # (\reg1|Mux2~0_combout ) ) ) ) # ( !\regbank|Register[30][0]~q  & ( \reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & 
// \regbank|Register[26][0]~q ) ) ) ) # ( \regbank|Register[30][0]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[18][0]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][0]~q ))) ) ) ) # ( !\regbank|Register[30][0]~q  & 
// ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[18][0]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[22][0]~q ))) ) ) )

	.dataa(!\regbank|Register[18][0]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\regbank|Register[22][0]~q ),
	.datad(!\regbank|Register[26][0]~q ),
	.datae(!\regbank|Register[30][0]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~58 .extended_lut = "off";
defparam \idex|RVALUE1~58 .lut_mask = 64'h4747474700CC33FF;
defparam \idex|RVALUE1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N3
cyclonev_lcell_comb \idex|RVALUE1~60 (
// Equation(s):
// \idex|RVALUE1~60_combout  = ( \reg1|Mux3~0_combout  & ( \idex|RVALUE1~58_combout  & ( (!\reg1|Mux4~0_combout ) # (\idex|RVALUE1~59_combout ) ) ) ) # ( !\reg1|Mux3~0_combout  & ( \idex|RVALUE1~58_combout  & ( (!\reg1|Mux4~0_combout  & 
// ((\idex|RVALUE1~56_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~57_combout )) ) ) ) # ( \reg1|Mux3~0_combout  & ( !\idex|RVALUE1~58_combout  & ( (\idex|RVALUE1~59_combout  & \reg1|Mux4~0_combout ) ) ) ) # ( !\reg1|Mux3~0_combout  & ( 
// !\idex|RVALUE1~58_combout  & ( (!\reg1|Mux4~0_combout  & ((\idex|RVALUE1~56_combout ))) # (\reg1|Mux4~0_combout  & (\idex|RVALUE1~57_combout )) ) ) )

	.dataa(!\idex|RVALUE1~59_combout ),
	.datab(!\idex|RVALUE1~57_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\idex|RVALUE1~56_combout ),
	.datae(!\reg1|Mux3~0_combout ),
	.dataf(!\idex|RVALUE1~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~60 .extended_lut = "off";
defparam \idex|RVALUE1~60 .lut_mask = 64'h03F3050503F3F5F5;
defparam \idex|RVALUE1~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N12
cyclonev_lcell_comb \idex|RVALUE1~63 (
// Equation(s):
// \idex|RVALUE1~63_combout  = ( \regbank|Register[7][0]~q  & ( \regbank|Register[5][0]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][0]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][0]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[7][0]~q  & ( \regbank|Register[5][0]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[4][0]~q ))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & \regbank|Register[6][0]~q )))) ) ) ) # ( 
// \regbank|Register[7][0]~q  & ( !\regbank|Register[5][0]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[4][0]~q  & (!\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[6][0]~q ) # (\reg1|Mux4~0_combout )))) ) ) ) # ( 
// !\regbank|Register[7][0]~q  & ( !\regbank|Register[5][0]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[4][0]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[6][0]~q ))))) ) ) )

	.dataa(!\regbank|Register[4][0]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[6][0]~q ),
	.datae(!\regbank|Register[7][0]~q ),
	.dataf(!\regbank|Register[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~63 .extended_lut = "off";
defparam \idex|RVALUE1~63 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \idex|RVALUE1~64 (
// Equation(s):
// \idex|RVALUE1~64_combout  = ( \regbank|Register[3][0]~q  & ( \regbank|Register[1][0]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[0][0]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][0]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][0]~q  & ( \regbank|Register[1][0]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[0][0]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][0]~q ))))) # (\reg1|Mux4~0_combout  & 
// (!\reg1|Mux3~0_combout )) ) ) ) # ( \regbank|Register[3][0]~q  & ( !\regbank|Register[1][0]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[0][0]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][0]~q ))))) # 
// (\reg1|Mux4~0_combout  & (\reg1|Mux3~0_combout )) ) ) ) # ( !\regbank|Register[3][0]~q  & ( !\regbank|Register[1][0]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[0][0]~q )) # (\reg1|Mux3~0_combout  & 
// ((\regbank|Register[2][0]~q ))))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[0][0]~q ),
	.datad(!\regbank|Register[2][0]~q ),
	.datae(!\regbank|Register[3][0]~q ),
	.dataf(!\regbank|Register[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~64 .extended_lut = "off";
defparam \idex|RVALUE1~64 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \idex|RVALUE1~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N6
cyclonev_lcell_comb \idex|RVALUE1~62 (
// Equation(s):
// \idex|RVALUE1~62_combout  = ( \regbank|Register[15][0]~q  & ( \regbank|Register[12][0]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[13][0]~q )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[14][0]~q ))) ) ) ) # ( !\regbank|Register[15][0]~q  & ( \regbank|Register[12][0]~q  & ( (!\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout ) # (\regbank|Register[13][0]~q )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][0]~q  & 
// ((!\reg1|Mux4~0_combout )))) ) ) ) # ( \regbank|Register[15][0]~q  & ( !\regbank|Register[12][0]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[13][0]~q  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # 
// (\regbank|Register[14][0]~q ))) ) ) ) # ( !\regbank|Register[15][0]~q  & ( !\regbank|Register[12][0]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[13][0]~q  & \reg1|Mux4~0_combout )))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][0]~q  & 
// ((!\reg1|Mux4~0_combout )))) ) ) )

	.dataa(!\regbank|Register[14][0]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\regbank|Register[13][0]~q ),
	.datad(!\reg1|Mux4~0_combout ),
	.datae(!\regbank|Register[15][0]~q ),
	.dataf(!\regbank|Register[12][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~62 .extended_lut = "off";
defparam \idex|RVALUE1~62 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \idex|RVALUE1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N42
cyclonev_lcell_comb \idex|RVALUE1~65 (
// Equation(s):
// \idex|RVALUE1~65_combout  = ( \reg1|Mux1~0_combout  & ( \idex|RVALUE1~62_combout  & ( \reg1|Mux2~0_combout  ) ) ) # ( !\reg1|Mux1~0_combout  & ( \idex|RVALUE1~62_combout  & ( (!\reg1|Mux2~0_combout  & ((\idex|RVALUE1~64_combout ))) # (\reg1|Mux2~0_combout 
//  & (\idex|RVALUE1~63_combout )) ) ) ) # ( !\reg1|Mux1~0_combout  & ( !\idex|RVALUE1~62_combout  & ( (!\reg1|Mux2~0_combout  & ((\idex|RVALUE1~64_combout ))) # (\reg1|Mux2~0_combout  & (\idex|RVALUE1~63_combout )) ) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\idex|RVALUE1~63_combout ),
	.datac(!\idex|RVALUE1~64_combout ),
	.datad(gnd),
	.datae(!\reg1|Mux1~0_combout ),
	.dataf(!\idex|RVALUE1~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~65 .extended_lut = "off";
defparam \idex|RVALUE1~65 .lut_mask = 64'h1B1B00001B1B5555;
defparam \idex|RVALUE1~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N0
cyclonev_lcell_comb \idex|RVALUE1~61 (
// Equation(s):
// \idex|RVALUE1~61_combout  = ( \regbank|Register[11][0]~q  & ( \regbank|Register[10][0]~q  & ( ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][0]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][0]~q )))) # (\reg1|Mux3~0_combout ) ) ) ) # ( 
// !\regbank|Register[11][0]~q  & ( \regbank|Register[10][0]~q  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\regbank|Register[8][0]~q ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout  & \regbank|Register[9][0]~q )))) ) ) ) # ( 
// \regbank|Register[11][0]~q  & ( !\regbank|Register[10][0]~q  & ( (!\reg1|Mux4~0_combout  & (\regbank|Register[8][0]~q  & (!\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (((\regbank|Register[9][0]~q ) # (\reg1|Mux3~0_combout )))) ) ) ) # ( 
// !\regbank|Register[11][0]~q  & ( !\regbank|Register[10][0]~q  & ( (!\reg1|Mux3~0_combout  & ((!\reg1|Mux4~0_combout  & (\regbank|Register[8][0]~q )) # (\reg1|Mux4~0_combout  & ((\regbank|Register[9][0]~q ))))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\regbank|Register[8][0]~q ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\regbank|Register[9][0]~q ),
	.datae(!\regbank|Register[11][0]~q ),
	.dataf(!\regbank|Register[10][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~61 .extended_lut = "off";
defparam \idex|RVALUE1~61 .lut_mask = 64'h207025752A7A2F7F;
defparam \idex|RVALUE1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \idex|RVALUE1~66 (
// Equation(s):
// \idex|RVALUE1~66_combout  = ( \idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~61_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~60_combout ) ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( \idex|RVALUE1~61_combout  & ( (!\reg1|Mux0~0_combout  & 
// ((\idex|RVALUE1~65_combout ))) # (\reg1|Mux0~0_combout  & (\idex|RVALUE1~60_combout )) ) ) ) # ( \idex|RVALUE1[20]~0_combout  & ( !\idex|RVALUE1~61_combout  & ( (!\reg1|Mux0~0_combout  & ((\idex|RVALUE1~65_combout ))) # (\reg1|Mux0~0_combout  & 
// (\idex|RVALUE1~60_combout )) ) ) ) # ( !\idex|RVALUE1[20]~0_combout  & ( !\idex|RVALUE1~61_combout  & ( (!\reg1|Mux0~0_combout  & ((\idex|RVALUE1~65_combout ))) # (\reg1|Mux0~0_combout  & (\idex|RVALUE1~60_combout )) ) ) )

	.dataa(!\reg1|Mux0~0_combout ),
	.datab(!\idex|RVALUE1~60_combout ),
	.datac(!\idex|RVALUE1~65_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE1[20]~0_combout ),
	.dataf(!\idex|RVALUE1~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~66 .extended_lut = "off";
defparam \idex|RVALUE1~66 .lut_mask = 64'h1B1B1B1B1B1BBBBB;
defparam \idex|RVALUE1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N15
cyclonev_lcell_comb \idex|RVALUE1[0]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[0]~SCLR_LUT_combout  = ( !\Reset~input_o  & ( \idex|RVALUE1~66_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|RVALUE1~66_combout ),
	.datae(gnd),
	.dataf(!\Reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[0]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[0]~SCLR_LUT .lut_mask = 64'h00FF00FF00000000;
defparam \idex|RVALUE1[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N8
dffeas \idex|RVALUE1[0]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[0]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N51
cyclonev_lcell_comb \exmen|MEMORYADDRESS~131 (
// Equation(s):
// \exmen|MEMORYADDRESS~131_combout  = ( \idex|OPCODE [0] & ( (\idex|RVALUE1[1]~_Duplicate_2_q  & (\exmen|MEMORYADDRESS~12_combout  & \alumuxB|Output[1]~4_combout )) ) ) # ( !\idex|OPCODE [0] & ( (\exmen|MEMORYADDRESS~12_combout  & 
// ((\alumuxB|Output[1]~4_combout ) # (\idex|RVALUE1[1]~_Duplicate_2_q ))) ) )

	.dataa(!\idex|RVALUE1[1]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\exmen|MEMORYADDRESS~12_combout ),
	.datad(!\alumuxB|Output[1]~4_combout ),
	.datae(gnd),
	.dataf(!\idex|OPCODE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~131 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~131 .lut_mask = 64'h050F050F00050005;
defparam \exmen|MEMORYADDRESS~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N36
cyclonev_lcell_comb \exmen|MEMORYADDRESS~19 (
// Equation(s):
// \exmen|MEMORYADDRESS~19_combout  = ( \idex|OPCODE [2] & ( \idex|OPCODE [3] & ( !\exmen|MEMORYADDRESS~131_combout  ) ) ) # ( !\idex|OPCODE [2] & ( \idex|OPCODE [3] & ( (!\exmen|MEMORYADDRESS~131_combout  & ((!\idex|OPCODE [1]) # (!\alu|Mult0~9 ))) ) ) ) # 
// ( \idex|OPCODE [2] & ( !\idex|OPCODE [3] & ( !\exmen|MEMORYADDRESS~131_combout  ) ) ) # ( !\idex|OPCODE [2] & ( !\idex|OPCODE [3] & ( (!\exmen|MEMORYADDRESS~131_combout  & ((!\idex|OPCODE [1]) # (!\alu|Add1~5_sumout ))) ) ) )

	.dataa(!\idex|OPCODE [1]),
	.datab(!\alu|Add1~5_sumout ),
	.datac(!\exmen|MEMORYADDRESS~131_combout ),
	.datad(!\alu|Mult0~9 ),
	.datae(!\idex|OPCODE [2]),
	.dataf(!\idex|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~19 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~19 .lut_mask = 64'hE0E0F0F0F0A0F0F0;
defparam \exmen|MEMORYADDRESS~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N6
cyclonev_lcell_comb \alu|Equal0~8 (
// Equation(s):
// \alu|Equal0~8_combout  = (\alu|Equal0~7_combout  & (\alu|Equal0~0_combout  & \alu|Equal0~3_combout ))

	.dataa(!\alu|Equal0~7_combout ),
	.datab(!\alu|Equal0~0_combout ),
	.datac(!\alu|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~8 .extended_lut = "off";
defparam \alu|Equal0~8 .lut_mask = 64'h0101010101010101;
defparam \alu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N9
cyclonev_lcell_comb \exmen|MEMORYADDRESS~17 (
// Equation(s):
// \exmen|MEMORYADDRESS~17_combout  = ( \idex|OPCODE [3] & ( \idex|OPCODE [2] ) )

	.dataa(!\idex|OPCODE [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|OPCODE [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~17 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~17 .lut_mask = 64'h0000000055555555;
defparam \exmen|MEMORYADDRESS~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~20 (
// Equation(s):
// \exmen|MEMORYADDRESS~20_combout  = ( !\idex|OPCODE [0] & ( !\idex|OPCODE [4] & ( (\idex|OPCODE [1] & (!\alu|Equal0~8_combout  & (!\Reset~input_o  & \exmen|MEMORYADDRESS~17_combout ))) ) ) )

	.dataa(!\idex|OPCODE [1]),
	.datab(!\alu|Equal0~8_combout ),
	.datac(!\Reset~input_o ),
	.datad(!\exmen|MEMORYADDRESS~17_combout ),
	.datae(!\idex|OPCODE [0]),
	.dataf(!\idex|OPCODE [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~20 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~20 .lut_mask = 64'h0040000000000000;
defparam \exmen|MEMORYADDRESS~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N3
cyclonev_lcell_comb \exmen|MEMORYADDRESS~15 (
// Equation(s):
// \exmen|MEMORYADDRESS~15_combout  = ( !\alumuxB|Output[1]~4_combout  & ( (\alu|ShiftLeft0~2_combout  & (!\idex|OPCODE [0] & (\alu|ShiftLeft0~1_combout  & !\alumuxB|Output[4]~1_combout ))) ) )

	.dataa(!\alu|ShiftLeft0~2_combout ),
	.datab(!\idex|OPCODE [0]),
	.datac(!\alu|ShiftLeft0~1_combout ),
	.datad(!\alumuxB|Output[4]~1_combout ),
	.datae(gnd),
	.dataf(!\alumuxB|Output[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~15 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~15 .lut_mask = 64'h0400040000000000;
defparam \exmen|MEMORYADDRESS~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N24
cyclonev_lcell_comb \alu|ShiftRight0~15 (
// Equation(s):
// \alu|ShiftRight0~15_combout  = ( \alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[3]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & ((\idex|RVALUE1[2]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[4]~_Duplicate_2_q )) ) ) ) # 
// ( !\alumuxB|Output[0]~5_combout  & ( \idex|RVALUE1[3]~_Duplicate_2_q  & ( (\idex|RVALUE1[1]~_Duplicate_2_q ) # (\alumuxB|Output[1]~4_combout ) ) ) ) # ( \alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[3]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout 
//  & ((\idex|RVALUE1[2]~_Duplicate_2_q ))) # (\alumuxB|Output[1]~4_combout  & (\idex|RVALUE1[4]~_Duplicate_2_q )) ) ) ) # ( !\alumuxB|Output[0]~5_combout  & ( !\idex|RVALUE1[3]~_Duplicate_2_q  & ( (!\alumuxB|Output[1]~4_combout  & 
// \idex|RVALUE1[1]~_Duplicate_2_q ) ) ) )

	.dataa(!\alumuxB|Output[1]~4_combout ),
	.datab(!\idex|RVALUE1[4]~_Duplicate_2_q ),
	.datac(!\idex|RVALUE1[1]~_Duplicate_2_q ),
	.datad(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.datae(!\alumuxB|Output[0]~5_combout ),
	.dataf(!\idex|RVALUE1[3]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~15 .extended_lut = "off";
defparam \alu|ShiftRight0~15 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \alu|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N48
cyclonev_lcell_comb \alu|ShiftRight0~19 (
// Equation(s):
// \alu|ShiftRight0~19_combout  = ( \alu|ShiftRight0~16_combout  & ( \alu|ShiftRight0~17_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~15_combout )))) # (\alumuxB|Output[2]~3_combout  & 
// (((!\alumuxB|Output[3]~2_combout )) # (\alu|ShiftRight0~18_combout ))) ) ) ) # ( !\alu|ShiftRight0~16_combout  & ( \alu|ShiftRight0~17_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~15_combout )))) # 
// (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~18_combout  & ((\alumuxB|Output[3]~2_combout )))) ) ) ) # ( \alu|ShiftRight0~16_combout  & ( !\alu|ShiftRight0~17_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alu|ShiftRight0~15_combout  & 
// !\alumuxB|Output[3]~2_combout )))) # (\alumuxB|Output[2]~3_combout  & (((!\alumuxB|Output[3]~2_combout )) # (\alu|ShiftRight0~18_combout ))) ) ) ) # ( !\alu|ShiftRight0~16_combout  & ( !\alu|ShiftRight0~17_combout  & ( (!\alumuxB|Output[2]~3_combout  & 
// (((\alu|ShiftRight0~15_combout  & !\alumuxB|Output[3]~2_combout )))) # (\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~18_combout  & ((\alumuxB|Output[3]~2_combout )))) ) ) )

	.dataa(!\alu|ShiftRight0~18_combout ),
	.datab(!\alumuxB|Output[2]~3_combout ),
	.datac(!\alu|ShiftRight0~15_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alu|ShiftRight0~16_combout ),
	.dataf(!\alu|ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~19 .extended_lut = "off";
defparam \alu|ShiftRight0~19 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \alu|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N18
cyclonev_lcell_comb \exmen|MEMORYADDRESS~16 (
// Equation(s):
// \exmen|MEMORYADDRESS~16_combout  = ( \exmen|MEMORYADDRESS~10_combout  & ( \alu|ShiftRight0~14_combout  & ( ((\idex|OPCODE [0] & ((\alu|ShiftRight0~19_combout ) # (\alumuxB|Output[4]~1_combout )))) # (\exmen|MEMORYADDRESS~15_combout ) ) ) ) # ( 
// \exmen|MEMORYADDRESS~10_combout  & ( !\alu|ShiftRight0~14_combout  & ( ((!\alumuxB|Output[4]~1_combout  & (\idex|OPCODE [0] & \alu|ShiftRight0~19_combout ))) # (\exmen|MEMORYADDRESS~15_combout ) ) ) )

	.dataa(!\alumuxB|Output[4]~1_combout ),
	.datab(!\idex|OPCODE [0]),
	.datac(!\exmen|MEMORYADDRESS~15_combout ),
	.datad(!\alu|ShiftRight0~19_combout ),
	.datae(!\exmen|MEMORYADDRESS~10_combout ),
	.dataf(!\alu|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~16 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~16 .lut_mask = 64'h00000F2F00001F3F;
defparam \exmen|MEMORYADDRESS~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N54
cyclonev_lcell_comb \exmen|MEMORYADDRESS~18 (
// Equation(s):
// \exmen|MEMORYADDRESS~18_combout  = ( \exmen|MEMORYADDRESS~17_combout  & ( (!\idex|OPCODE [0] & ((\alu|Add0~5_sumout ))) # (\idex|OPCODE [0] & (\alu|Add1~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\alu|Add1~5_sumout ),
	.datac(!\alu|Add0~5_sumout ),
	.datad(!\idex|OPCODE [0]),
	.datae(gnd),
	.dataf(!\exmen|MEMORYADDRESS~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~18 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~18 .lut_mask = 64'h000000000F330F33;
defparam \exmen|MEMORYADDRESS~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N6
cyclonev_lcell_comb \alu|LessThan0~36 (
// Equation(s):
// \alu|LessThan0~36_combout  = ( !\alu|LessThan0~34_combout  & ( !\alu|LessThan0~35_combout  ) )

	.dataa(gnd),
	.datab(!\alu|LessThan0~35_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|LessThan0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~36 .extended_lut = "off";
defparam \alu|LessThan0~36 .lut_mask = 64'hCCCCCCCC00000000;
defparam \alu|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N15
cyclonev_lcell_comb \exmen|MEMORYADDRESS~21 (
// Equation(s):
// \exmen|MEMORYADDRESS~21_combout  = ( \exmen|MEMORYADDRESS~18_combout  & ( \alu|LessThan0~36_combout  & ( (\exmen|MEMORYADDRESS~11_combout ) # (\exmen|MEMORYADDRESS~20_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~18_combout  & ( \alu|LessThan0~36_combout  & ( 
// ((\exmen|MEMORYADDRESS~11_combout  & ((!\exmen|MEMORYADDRESS~19_combout ) # (\exmen|MEMORYADDRESS~16_combout )))) # (\exmen|MEMORYADDRESS~20_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~18_combout  & ( !\alu|LessThan0~36_combout  & ( 
// \exmen|MEMORYADDRESS~11_combout  ) ) ) # ( !\exmen|MEMORYADDRESS~18_combout  & ( !\alu|LessThan0~36_combout  & ( (\exmen|MEMORYADDRESS~11_combout  & ((!\exmen|MEMORYADDRESS~19_combout ) # (\exmen|MEMORYADDRESS~16_combout ))) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~19_combout ),
	.datab(!\exmen|MEMORYADDRESS~20_combout ),
	.datac(!\exmen|MEMORYADDRESS~16_combout ),
	.datad(!\exmen|MEMORYADDRESS~11_combout ),
	.datae(!\exmen|MEMORYADDRESS~18_combout ),
	.dataf(!\alu|LessThan0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~21 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~21 .lut_mask = 64'h00AF00FF33BF33FF;
defparam \exmen|MEMORYADDRESS~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N23
dffeas \exmen|MEMORYADDRESS[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exmen|MEMORYADDRESS~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exmen|MEMORYADDRESS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exmen|MEMORYADDRESS[1] .is_wysiwyg = "true";
defparam \exmen|MEMORYADDRESS[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [1]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "D04822500903A431118A88AB4149192B22A35E44E02C80400C06C240AA08D460481543411812020458A1C1702098280438006051404434559025B2A40B4040C08818A0485D0904012554811842471188209001214C36081120060005086502445D026A00100B4610C80120414A685008E5A809424542004A28406708203C14000A104A39915410A0226422C85400C32A55104A081280202A900A2004A2801024284026A22508F403023122E18118905AAA15726440102A30A00A07A841B0217802D0833A29814403004C12010208C52400988B155080424186CA8940DA81022010504C9562124281085056812006C4D8942CB2004ACD04314160454011544090";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "C0B5425052654048754A4420812A31A2A022C086005442101B06A1AA1122A89500090A3498B0C301540B502425042A8745D551829AB60A4C82D12058884C1122302210010853041E2C2F455502A2011A992A40020B481000AA1A012AA2B2219152800E004091505082215AD4350A3090A08584080240D9110825000009C0A861E1541182D01021210A2AE6B1114693124458144094A758E54572352802BA6894150D000C0802088009229012055150039A2A14801A402400AA8821D1014118104A54C16A0A0A82708A88044606A280940E8A82108887249410368011240920C878020040460451700A0270020730A19D41498408812309E5135614D54924E011";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "5285AB3C3C002E8B30C108A808002087A2020450C88220A00253645900953C0850436488A92E2200148C48918902389C026C1202C312A51165000C73B0805A680C4840B4A0A4CA8090EA9488410256A80868144462A4248402504AA1810481090660E02EA15B0090021A084219AB020AB264582182414604A4D42A45A9E3257554210841064AD0880F325CF43CA0B5556481A0A4A31502810904000A182A0E5328AD1008210D343420416840900A00F01B22C28A9181084F0AD2449200481101205042460900148D012841C888D80890940A800014356B164444222090355504A00A00A14D182001A1619D001386A8232E111402142B4104410905404AA20031";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "1121008A48793C114C5054002016C0A8A50224184A44F02692EA930897550904225254200240454E556C8080090311042F007B65402003860C008518B50502409404788C208D1608896440094D566EA848042981221E8A8B090020A1684430C28808122B40240406C08402248944F340A915902220A002908A814850428C0304800240C5940420832CB251370401680F0B5258A0EB620942403C0BA122108175480064A88774422A904AB150101043A0A00AA912A8751114928502AAA20AA2079207089A810C46044A0828403D02D0024044550295482843501854C0A038981C209034568220104B6091A1AC5821C0A000E80880645401020100A2086C568043";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [1]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "888940AA500A03616481200828A25995432993C840681012A0285EE2800029863900140D5A110248003C2210915A07282809081018250EC120108C3000C21E4150802A809286830804441182109091498633441860282905A28D80141455120018021084A052411050A10D1453002A820721288903C8142B606A868200244D00034510C255002DA08070BC112046244800A8617820A084A050940C0D005900224A404B80430D0A01422912146D22008145431152949801014A286A114A394020D0209C930024022045824E1102020D40480215103012BC0040A0106C085E00B420C98048260A0504030BC1542159500DA99A8288C30042D421D00A4B44094785";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "B054811016784C025421879414C088481450560208802823503514A10E8B2A1D851104A2301B481411024250617552D50363411461230BD4C8881B140C3000543507AA40285296412994278108810460084A05240841CA304A82342F161501820452602E98000522A90050A0D810902A8802010051021D662A2190BC2A0A2502449150909440546214420049C42021024682242055022A109084811813C43042C940648264A9002B2140053028C001421B100DC862122804817026A508A1A08DC1C2A0D4A0880D411180538100800A9492420560F535A2140405205154450A3139093059505028142C314502C281B28A0AA2A82A05E4813AA810100060014000";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "2E111822DF0A004A4C1B01A828104840BA2A64AA843941C4900A60A408298508AE8002921ED22411A146052459A4A1C0930F430460D8C2812AACC00114A6A860D880B2388940002E880A9408D9119210BD0A1B85052402120F4F01D454094A041506C58A087A980820080B0042046C1506C0A19E0020400A3019221A9404086062860A4C0C40E118EA280941024610601008172B42310BC2A1EA19E022AA54CD68124285504700308A8304801094509247446008915153244E0161411818081CF200610F12189202BAA552A98828A100360D869154899002A000A10DD02206C1037209009020018215141263960802024D02597108100400086A4E0503602B0C";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "1159080011246183827404001545542D6828051A8748880342880542A0A0081A8485C52252570921266A56A0A39505804818088484122C8B24140488C05046051414915D2848B9325002A0050A90D64120241A10490025C0538122500238208AF004A8A02044445680005214025220854025221D8343800086CE09033C08803CC954828A80120108E8AAA30034954060485084012A42A5D50DD514D00804111046120650D870420401D022A40912804A84251410030086110502A03345401210E201081600AA123050BC04028BA942842500026703806A404012428A1B44D282828A4C280900878C8083149A8482A00A123942059482405B728529AA00508C05";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [1]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "5035308A505362408741A18412E10D0C408C1341540A12E0D10814220BA42BAAE0A502411EB613808480800CAD8436144209515231804D80522A1888A34989222C0A204A53A48C9581284A0322A6010660619200993806C2689184322B8A6A220500D91810C0216A79202829D600142810344A011285141405A101206012A42222840054012001688398643C244800940889110E122300B1208D084622AA05A80A841405012A06018AAAA103100742548240A050D5A900C29057403A10C827488810040080100181022924821D4101400A0B1540140D9000540E4484481204585018021654820000A1602816B8CC0A0010A812021D49EAAD28004082A1695302";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "4601C54001031007C0481286100A8102112A10209216544C95A1122118421C308E4458042A12CA81302702D822024A212A100055094101851E1850E248A10A6004408845426135D1214345D15679C0880D0E0940000045305408C354E0018C54240DD43C6C050B5150790280D00500441528080080A64AC811A848400E91A82404A2A5244005029A048293004041128480101A8C20A813A8A40E403A1180D048823409C029214121380048912210A6692902555349494C000CA69555D004A0A18480481008421C045541C8800608604A12068000A2BB3019427000900000C088880902CC2848A252925052654048754A4420812AC2A48240C18A09501A2208C8";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "C09A2048D32A0E0948C50C280820005A2A1440642D682208012A061268C012805459E020A8A8900591008705005405542185E85A0884C8A8A64828C2A0802A1888A34989222C0A204A53AC5768A0A841210C5802804C60513C8ABA0B8C85E2011D0842A68AA98455A9050BC0218128D8A1E05C821C0F5A2986AAD056420C1CC4A8454210413800A20128120044A294202490A521842C16003A04A0E00014A00801A30A00E265001502412060140B8618B6041B5920088144509344596020404257541140B0220D800AAEB41142B8251422AC042184502802128B05410E6A4810021080F08A8404010200C9102940404A1080348A6045428AB24A850491503C0A";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "46A8800C444B08C48AC420C12889A00320013145222A505248D85682404438992A2150080351101AD3402E05D2828AA08050150208841048106C085E00B420D9B168034748C01001110110C0A1080A1A22A0D810BC016841987942504BA8A83175985E121A8C02981308C4064ADD428824100880223045021C252214542885E2C807A8231422003C20A4580F0585E70040242A8010116A6702510A15503E1884883C11325010CE026090042E800200084A86C230081004803228530000440159040142844942EA2A89710005B451045D49154A245D45740908A1402A31452A14642550122480836318847511804088A02680830C680BA2A05A00628543C12009";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|ram_block1a50  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b 
// [0] & (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1])) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a43~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & 
// (((\datamen|Memory_rtl_0|auto_generated|ram_block1a36~portbdataout ) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a50  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a43~portbdataout  & (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]))) # 
// (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((\datamen|Memory_rtl_0|auto_generated|ram_block1a36~portbdataout ) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a50  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1])) # 
// (\datamen|Memory_rtl_0|auto_generated|ram_block1a43~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & \datamen|Memory_rtl_0|auto_generated|ram_block1a36~portbdataout 
// )))) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a50  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & 
// (\datamen|Memory_rtl_0|auto_generated|ram_block1a43~portbdataout  & (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a36~portbdataout )))) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datab(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\datamen|Memory_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|ram_block1a50 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h0434C4F40737C7F7;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [1]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "321116484068E54080D2920214211A2409086619284A61280A123580F680F04894309070A8A9508840A1B16C12A96B4C5C515D6A4081120065D1215D010010E8ABC0224121454A083192A22287118091208D642E36025494098B8038A01046C3358A42A1462A10BD08678A0402E686AA16212044A9401E8AA002016A00C8000024224428254001012059203191500A8243923501282224AA14A9411824054C19AA8C02A9184A888AB818B4504048840A2992B1550048550C0AA1825419386C0049192AEC0500294023AA182E0A9004544A10880210AA09794823709550D5A8443C02030414891080543006A5041694231B0000B422C05D81B15B210552E08880";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "1590501281C06088484A041025007505088052004E7640C31240866C04842216824118305020B0803256A522104910400494C3090D412A0A1CD9112CC40A2054A2A2502886603256A802260C1E30AC8048C0052A00AD5462051891210B12806C1460860194043292244100884A8147110240D3028004804885E030AA8099A29A035A02540C009922A22808A04249102090D5064B6A22A9CA31C146012E9C0F301A294510508A014852937401B728A811822095A2036140EE2759620609090402A8429428A10C0480900617A5005A2E10248482A891659078CD248803A04002B2010AD0903221400901201D10903B04A4038A042248A854B605B2A45425140041";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "185416F29E0A4D04A1500A2AA0059288870411529201540A2AB49949A6150182AE0428A721A1812A2A930144032CB08804A7001004C05424ED021C80A0022C094294009230408024891100C294100242AE00ACE950054F02209645A44A3710004A1905C909E05022A1D9451230145600848568526822A41A22CB28C054A10192A250851C060E806C4C54487411AC0B848E85521415490904A480043000C0403154981C850208284008608C1B50083588044A851A36514090256191CA02A8039CA282841381340900A302118E1B14118A61446224C08550146B20940A020514643CEE15280409E084480C0004A500A5003C51208084940A4829014290A40D10BC";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "C9552104AC86C486020200A8454100A150A48A2220048602502A4A48040928581B443AA21210452701D0041103404AB0240614004292156C005425046942901700C5254014155735481B0109005150A31670342A17801402590D93019522921E218880500901A94884124410012E14AE281880123245550E080344A60165244882011095028E220481084848C8100A0A0A80800048349408334504AE00210921B0911158B02D040180A53CA0A80138C5C5041284052104A2A43406BC8A9180204C32864B836042F005A1066818402422A89548201042D4055D5000C5280095904010009520208086500CA0A0A4C2AAA31243020368AAAAA8390885509009409C";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [1]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "F4232150042C28D49A8C0E444016818245568859010800068540910102C151402195203024014994E013256821845D5252B5210D4CAD832CC74E0042F00918429134202090710088412A022A825082340B38054048012A10454209A2ACC48097293CD054903100352910824882002480AEB443C14042AB6840902146201882292C43C015A012A2404806051A2AC2F485009292031A1A8084A3214006454C9740182A0A102460028AB54240192B1554200598021155A4082010E501850564AD5485444C304162220510EA80482409180040104A44800951400338E9481172031503A8A42A149D802900108A9945348B30A0502059112304EA0D412A4412244540";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "2051C52679008181B5928442A25432208C2832D1A8005250620A84320080B4455301087AA41189C00A4090049093C9035084542A1A480209022504A816E9A04954A4EC048A880405086523042CD64450BA888540C4825448186541496404A04040AA090282400D622502970884802311520CAA10554A94811565244882011095028E22048102404A8A82CE2E8BA923285041516A2B42D005140048226B6941D10954242A20053002836042F005A10644804AAA02CA4A604060500062EAA1A04385262189009283340A802008300284456A079194010C0581284D02C0302B7000A8128CA94218A08C102E84813298C9A0AD6395564221E2E1204878131AE81542";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "F0801A2841B2A10088030494058025D00BA3052448A06082A6B43550040B6A600A98021C131208B4009D28110A17800040220A092112000481042F4B883550D41240022A21B0D0804A894506E12A0546041496405A55548C0146AA110C7035471034A4AEA80140488808C01AA8C0445851B0A807140B414400A98140114254510E904008880180006C301404E908C051B042100004053010830C048AA44C218046AA00264242120080480051182A2000549D16A992E4014914686104A804A4C210014C015A488B57400000D155089118A88AA876354416C054150192B2072000118A6542222C90D40C4600D518B513CA089010090368040212482415907904A0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "28110140C9514C001708D11150E846004D02210C212403CA8004AC0086455050094236174F00152B27A0407084021E0AEB4272C680150123C8241462800000801462A4800048152025C98648878903130288A305145282932A0243AA522104095A8A029160148421704210CAA6250232A420140D4C2C552E0880028D00210F04815042221049214942A0444A012A3024916844508C28010D08A0D810BC016841980C198641419380A4C4016D0C28832560A511A280C32890BA8806245B95520103C240C090109060004ABA10D0230112AA00B502A21A014180116408454492220280081509110118254214C00815D52582014685544809641B0217802D083106";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [1]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "48244C50082546AA462C86C1B24192A100C13812B58042F214400D04D01486B6A02A1245506C085E00B420DD42990495280322AC804C8602C02200128769000CF0480235880F04A64A9548455051E09C05D0BC0890843059A87B8060A13801B29354F05AA128D8120A140C054228C6C1802A805949122080442540A388812044AA931A8054C5024017281062844100E81006C1548AEC9000C2F48A8385914686516C110D0AA024094149950121D529108204A86D05302E6011185265A304810151745D122510854030002930A80058942005BD1284AA782508040B5092253230592282208C4551402190A1E64A86825053C008010D8400B032C80843888A8860";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "06D494505C00100240906151A5428114A12301208015524950171024D4D8461206532DA82316A324000421412054244401402A735422A404922A6A05A1000101EEB4A20A3D00A15301D2812004560500434820805086D50110E01C002A639AA005180207454088518008C05552082C8184902552605109116740915421602C10094084021268010C3292212141045103342934088C6895032803A1401412840029008200004102A1C831905C5D08C600DC2106760B0888804A642D912050BAA8D62228D262488B02881294EA200311134C00082881650160D8A1B06028055008AA102D4AEA0A04080002900A00C228002E821CE1084210002505575275380401";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "0025103D222C12140799C15350D149922012B4A00249C0A65950886102900D9CA4F55540F40C01204212554120443121E0AA803C24089569030142310C812E8480ACA600388013518D211818F00B421602A148012A94C800DA5244116521290020103254485084A3508C280C025422450C08823098894422A86C4A950A1A43D22A854240125431055728325CC048094280A8A1021024010464A9000048C7080A1529322228231200F0000012694240804868A802A15084A004E0298C10B024056401115016A08A09C44F2178AC8230A80208C34D2CC2322442BA9323000848104050B000520028001EA5C2AA51AA1204D80090194505084842410A8027282314";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "681B150808264558B088AA822A00812599048104F3920819421401C554B10F529341A0354CAA84281690D84804A114225190BC0202804210058240A00410008E2164123248028CE1512E5123504E0008E22002A2218BA02AB27804611304350011419A0502CC509E02E91081515A12086A802151B28290016B410824081000C2025181116455894C2A8048194434C82314D182CA4201235018090BA2944023010048100542230C4CA020228061421210681801469120A804A8084804A020846282D802A64AC2F182418050089E006A00813CA2801A085261BA30C035909554F0131940052CD144A8100149165D1020D70041B0619404E00842B4982422032A60";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [1]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "481243CAC00244C146524840BA0969122A841B000281986196D81209118819088A8480146C11520101110460120A0D42A672784671326270002045812020240C3095042941A60440B4286B121940E9E4230D9A82514591208030255A14081608604AA04619A0402000254090004A62214415140A0480051A2AC14115605094228080570030BC41940E85A642904044456A008C001628203C1206A2A8281810AA1A04CD008814B2842F0205A2220D0A3000EC289428000942949030118090A023166208046C080840082CAA6806A01298046047204203C1001340114021116085450084C308240C2800400100480592301CF080A8481B1293051408402048A8C9";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "4A816A8A93108217902029350401A08CC27704BA3102E8240028D891700410A880F2404D425120141420E021801280040442133A60280291C155D02A8A0E458AD05D552006C55028545C46003502448014D9020490812984A0000114885E0C950D28180110B542C1283485087A8A3080805550310F40141EB50A8496888128AA9470F0D40481206440E9AA00A0382D748090050918100C04554C08F0080A2A9D74240C012AD0240120650A901173254006C305454118420868800215012B81174236A3DA13002C04C2A04A2A95020400010240B4485401A040C82300401188048016AD09801302214016140049890A000B321AA449E02BAA2485E000043DA840";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "6024080800A0D4520C009510E04D81109668AA0A462514202010A785A040240C299B036020C85E2566820884A800872868051002284A8DC14400C55740846048110BD2A850114CB42608A428014A0192B00080217804B9000210134054140085B22205C85E8AAC240180A21544542010BD2004108115451A8A120144879415422A154005261241070A95001A94149950121D529108204A8415455282862228D262488B02881294E811003906320B8BA118C01B8420CA5052654048754A4420812A5440A892050802828002487A08C06102884C10C89030C847230C8210040510088110950887514A12CA0782D71409235504243C20481017409208C25088C080";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "8AB4C502208C12A44643D040880428AA6806525AA00056EC2A002D040AA1205410094201CB14504094500814728412144050471080A0D810BC0168419812A142F0084812102AAD0A228A10D30904A2C84346A012A028048A82454440AA0D8209525401400054A82404C2E85C216706B0A0005CA80902BAEA1E398192882218120684412E08CD40B308A0180805A4486005088204C958B0088B001A80888D10E9E2803D52010480B22E881204041540FB0690848104610D45202403D01400210068823048052855421C54349418A10415052220BB1322C108228540242C0AA014605201020D78944A082A90B03E8A210E3608107167808120332548800481C32D";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a8~portbdataout 
// ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((\datamen|Memory_rtl_0|auto_generated|ram_block1a1~portbdataout ) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1])))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & 
// (\datamen|Memory_rtl_0|auto_generated|ram_block1a8~portbdataout  & (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( \datamen|Memory_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( 
// !\datamen|Memory_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & \datamen|Memory_rtl_0|auto_generated|ram_block1a1~portbdataout 
// )))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (((\datamen|Memory_rtl_0|auto_generated|address_reg_b [1])) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a8~portbdataout ))) ) ) ) # ( 
// !\datamen|Memory_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b 
// [0] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a8~portbdataout )))) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\datamen|Memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N0
cyclonev_lcell_comb \datamen|DataOut~4 (
// Equation(s):
// \datamen|DataOut~4_combout  = ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  & ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  & ( (\exmen|MEMRD [0]) # (\exmen|MEMORYADDRESS [1]) ) ) ) # ( 
// !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  & ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & (\exmen|MEMORYADDRESS [1])) # (\exmen|MEMRD [0] & 
// ((!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  & ( !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & 
// (\exmen|MEMORYADDRESS [1])) # (\exmen|MEMRD [0] & ((\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  & ( 
// !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  & ( (\exmen|MEMORYADDRESS [1] & !\exmen|MEMRD [0]) ) ) )

	.dataa(!\exmen|MEMORYADDRESS [1]),
	.datab(!\exmen|MEMRD [0]),
	.datac(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|DataOut~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|DataOut~4 .extended_lut = "off";
defparam \datamen|DataOut~4 .lut_mask = 64'h4444474774747777;
defparam \datamen|DataOut~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N1
dffeas \datamen|DataOut[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datamen|DataOut~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[1] .is_wysiwyg = "true";
defparam \datamen|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N33
cyclonev_lcell_comb \menwb|WRITEDATA[1]~feeder (
// Equation(s):
// \menwb|WRITEDATA[1]~feeder_combout  = ( \datamen|DataOut [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamen|DataOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\menwb|WRITEDATA[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \menwb|WRITEDATA[1]~feeder .extended_lut = "off";
defparam \menwb|WRITEDATA[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \menwb|WRITEDATA[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N35
dffeas \menwb|WRITEDATA[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\menwb|WRITEDATA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[1] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N32
dffeas \regbank|Register[8][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][1] .is_wysiwyg = "true";
defparam \regbank|Register[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N40
dffeas \regbank|Register[9][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[9][1] .is_wysiwyg = "true";
defparam \regbank|Register[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \idex|RVALUE2~50 (
// Equation(s):
// \idex|RVALUE2~50_combout  = ( \regbank|Register[10][1]~q  & ( \regbank|Register[9][1]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][1]~q ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][1]~q )))) ) ) ) # ( !\regbank|Register[10][1]~q  & ( \regbank|Register[9][1]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][1]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout ) # 
// (\regbank|Register[11][1]~q )))) ) ) ) # ( \regbank|Register[10][1]~q  & ( !\regbank|Register[9][1]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )) # (\regbank|Register[8][1]~q ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[11][1]~q )))) ) ) ) # ( !\regbank|Register[10][1]~q  & ( !\regbank|Register[9][1]~q  & ( (!\reg2|Mux4~0_combout  & (\regbank|Register[8][1]~q  & (!\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout  & 
// \regbank|Register[11][1]~q )))) ) ) )

	.dataa(!\reg2|Mux4~0_combout ),
	.datab(!\regbank|Register[8][1]~q ),
	.datac(!\reg2|Mux3~0_combout ),
	.datad(!\regbank|Register[11][1]~q ),
	.datae(!\regbank|Register[10][1]~q ),
	.dataf(!\regbank|Register[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~50 .extended_lut = "off";
defparam \idex|RVALUE2~50 .lut_mask = 64'h20252A2F70757A7F;
defparam \idex|RVALUE2~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \idex|RVALUE2~45 (
// Equation(s):
// \idex|RVALUE2~45_combout  = ( \regbank|Register[24][1]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[28][1]~q ) ) ) ) # ( !\regbank|Register[24][1]~q  & ( \reg2|Mux1~0_combout  & ( (\regbank|Register[28][1]~q  & 
// \reg2|Mux2~0_combout ) ) ) ) # ( \regbank|Register[24][1]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][1]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[20][1]~q ))) ) ) ) # ( !\regbank|Register[24][1]~q  & ( 
// !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & (\regbank|Register[16][1]~q )) # (\reg2|Mux2~0_combout  & ((\regbank|Register[20][1]~q ))) ) ) )

	.dataa(!\regbank|Register[28][1]~q ),
	.datab(!\reg2|Mux2~0_combout ),
	.datac(!\regbank|Register[16][1]~q ),
	.datad(!\regbank|Register[20][1]~q ),
	.datae(!\regbank|Register[24][1]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~45 .extended_lut = "off";
defparam \idex|RVALUE2~45 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \idex|RVALUE2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N54
cyclonev_lcell_comb \idex|RVALUE2~46 (
// Equation(s):
// \idex|RVALUE2~46_combout  = ( \regbank|Register[25][1]~q  & ( \reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout ) # (\regbank|Register[29][1]~q ) ) ) ) # ( !\regbank|Register[25][1]~q  & ( \reg2|Mux1~0_combout  & ( (\reg2|Mux2~0_combout  & 
// \regbank|Register[29][1]~q ) ) ) ) # ( \regbank|Register[25][1]~q  & ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[17][1]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[21][1]~q )) ) ) ) # ( !\regbank|Register[25][1]~q  & 
// ( !\reg2|Mux1~0_combout  & ( (!\reg2|Mux2~0_combout  & ((\regbank|Register[17][1]~q ))) # (\reg2|Mux2~0_combout  & (\regbank|Register[21][1]~q )) ) ) )

	.dataa(!\reg2|Mux2~0_combout ),
	.datab(!\regbank|Register[21][1]~q ),
	.datac(!\regbank|Register[17][1]~q ),
	.datad(!\regbank|Register[29][1]~q ),
	.datae(!\regbank|Register[25][1]~q ),
	.dataf(!\reg2|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~46 .extended_lut = "off";
defparam \idex|RVALUE2~46 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \idex|RVALUE2~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \idex|RVALUE2~48 (
// Equation(s):
// \idex|RVALUE2~48_combout  = ( \regbank|Register[27][1]~q  & ( \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\regbank|Register[23][1]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][1]~q )) ) ) ) # ( !\regbank|Register[27][1]~q  & ( 
// \reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & ((\regbank|Register[23][1]~q ))) # (\reg2|Mux1~0_combout  & (\regbank|Register[31][1]~q )) ) ) ) # ( \regbank|Register[27][1]~q  & ( !\reg2|Mux2~0_combout  & ( (\regbank|Register[19][1]~q ) # 
// (\reg2|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[27][1]~q  & ( !\reg2|Mux2~0_combout  & ( (!\reg2|Mux1~0_combout  & \regbank|Register[19][1]~q ) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\regbank|Register[19][1]~q ),
	.datac(!\regbank|Register[31][1]~q ),
	.datad(!\regbank|Register[23][1]~q ),
	.datae(!\regbank|Register[27][1]~q ),
	.dataf(!\reg2|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~48 .extended_lut = "off";
defparam \idex|RVALUE2~48 .lut_mask = 64'h2222777705AF05AF;
defparam \idex|RVALUE2~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \idex|RVALUE2~47 (
// Equation(s):
// \idex|RVALUE2~47_combout  = ( \regbank|Register[26][1]~q  & ( \regbank|Register[22][1]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )) # (\regbank|Register[18][1]~q ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # 
// (\regbank|Register[30][1]~q )))) ) ) ) # ( !\regbank|Register[26][1]~q  & ( \regbank|Register[22][1]~q  & ( (!\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout )) # (\regbank|Register[18][1]~q ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & 
// \regbank|Register[30][1]~q )))) ) ) ) # ( \regbank|Register[26][1]~q  & ( !\regbank|Register[22][1]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[18][1]~q  & (!\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((!\reg2|Mux2~0_combout ) # 
// (\regbank|Register[30][1]~q )))) ) ) ) # ( !\regbank|Register[26][1]~q  & ( !\regbank|Register[22][1]~q  & ( (!\reg2|Mux1~0_combout  & (\regbank|Register[18][1]~q  & (!\reg2|Mux2~0_combout ))) # (\reg2|Mux1~0_combout  & (((\reg2|Mux2~0_combout  & 
// \regbank|Register[30][1]~q )))) ) ) )

	.dataa(!\regbank|Register[18][1]~q ),
	.datab(!\reg2|Mux1~0_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(!\regbank|Register[30][1]~q ),
	.datae(!\regbank|Register[26][1]~q ),
	.dataf(!\regbank|Register[22][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~47 .extended_lut = "off";
defparam \idex|RVALUE2~47 .lut_mask = 64'h404370734C4F7C7F;
defparam \idex|RVALUE2~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \idex|RVALUE2~49 (
// Equation(s):
// \idex|RVALUE2~49_combout  = ( \idex|RVALUE2~48_combout  & ( \idex|RVALUE2~47_combout  & ( ((!\reg2|Mux4~0_combout  & (\idex|RVALUE2~45_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~46_combout )))) # (\reg2|Mux3~0_combout ) ) ) ) # ( 
// !\idex|RVALUE2~48_combout  & ( \idex|RVALUE2~47_combout  & ( (!\reg2|Mux4~0_combout  & (((\idex|RVALUE2~45_combout )) # (\reg2|Mux3~0_combout ))) # (\reg2|Mux4~0_combout  & (!\reg2|Mux3~0_combout  & ((\idex|RVALUE2~46_combout )))) ) ) ) # ( 
// \idex|RVALUE2~48_combout  & ( !\idex|RVALUE2~47_combout  & ( (!\reg2|Mux4~0_combout  & (!\reg2|Mux3~0_combout  & (\idex|RVALUE2~45_combout ))) # (\reg2|Mux4~0_combout  & (((\idex|RVALUE2~46_combout )) # (\reg2|Mux3~0_combout ))) ) ) ) # ( 
// !\idex|RVALUE2~48_combout  & ( !\idex|RVALUE2~47_combout  & ( (!\reg2|Mux3~0_combout  & ((!\reg2|Mux4~0_combout  & (\idex|RVALUE2~45_combout )) # (\reg2|Mux4~0_combout  & ((\idex|RVALUE2~46_combout ))))) ) ) )

	.dataa(!\reg2|Mux4~0_combout ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\idex|RVALUE2~45_combout ),
	.datad(!\idex|RVALUE2~46_combout ),
	.datae(!\idex|RVALUE2~48_combout ),
	.dataf(!\idex|RVALUE2~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~49 .extended_lut = "off";
defparam \idex|RVALUE2~49 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \idex|RVALUE2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \idex|RVALUE2~53 (
// Equation(s):
// \idex|RVALUE2~53_combout  = ( \regbank|Register[2][1]~q  & ( \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[1][1]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][1]~q )) ) ) ) # ( !\regbank|Register[2][1]~q  & ( 
// \reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & ((\regbank|Register[1][1]~q ))) # (\reg2|Mux3~0_combout  & (\regbank|Register[3][1]~q )) ) ) ) # ( \regbank|Register[2][1]~q  & ( !\reg2|Mux4~0_combout  & ( (\regbank|Register[0][1]~q ) # 
// (\reg2|Mux3~0_combout ) ) ) ) # ( !\regbank|Register[2][1]~q  & ( !\reg2|Mux4~0_combout  & ( (!\reg2|Mux3~0_combout  & \regbank|Register[0][1]~q ) ) ) )

	.dataa(!\regbank|Register[3][1]~q ),
	.datab(!\reg2|Mux3~0_combout ),
	.datac(!\regbank|Register[1][1]~q ),
	.datad(!\regbank|Register[0][1]~q ),
	.datae(!\regbank|Register[2][1]~q ),
	.dataf(!\reg2|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~53 .extended_lut = "off";
defparam \idex|RVALUE2~53 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \idex|RVALUE2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \idex|RVALUE2~51 (
// Equation(s):
// \idex|RVALUE2~51_combout  = ( \regbank|Register[14][1]~q  & ( \regbank|Register[12][1]~q  & ( (!\reg2|Mux4~0_combout ) # ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][1]~q )) # (\reg2|Mux3~0_combout  & ((\regbank|Register[15][1]~q )))) ) ) ) # ( 
// !\regbank|Register[14][1]~q  & ( \regbank|Register[12][1]~q  & ( (!\reg2|Mux4~0_combout  & (((!\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][1]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[15][1]~q ))))) ) ) ) # ( \regbank|Register[14][1]~q  & ( !\regbank|Register[12][1]~q  & ( (!\reg2|Mux4~0_combout  & (((\reg2|Mux3~0_combout )))) # (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][1]~q )) # 
// (\reg2|Mux3~0_combout  & ((\regbank|Register[15][1]~q ))))) ) ) ) # ( !\regbank|Register[14][1]~q  & ( !\regbank|Register[12][1]~q  & ( (\reg2|Mux4~0_combout  & ((!\reg2|Mux3~0_combout  & (\regbank|Register[13][1]~q )) # (\reg2|Mux3~0_combout  & 
// ((\regbank|Register[15][1]~q ))))) ) ) )

	.dataa(!\regbank|Register[13][1]~q ),
	.datab(!\regbank|Register[15][1]~q ),
	.datac(!\reg2|Mux4~0_combout ),
	.datad(!\reg2|Mux3~0_combout ),
	.datae(!\regbank|Register[14][1]~q ),
	.dataf(!\regbank|Register[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~51 .extended_lut = "off";
defparam \idex|RVALUE2~51 .lut_mask = 64'h050305F3F503F5F3;
defparam \idex|RVALUE2~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N36
cyclonev_lcell_comb \idex|RVALUE2~52 (
// Equation(s):
// \idex|RVALUE2~52_combout  = ( \regbank|Register[6][1]~q  & ( \reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout ) # (\regbank|Register[7][1]~q ) ) ) ) # ( !\regbank|Register[6][1]~q  & ( \reg2|Mux3~0_combout  & ( (\regbank|Register[7][1]~q  & 
// \reg2|Mux4~0_combout ) ) ) ) # ( \regbank|Register[6][1]~q  & ( !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[4][1]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][1]~q )) ) ) ) # ( !\regbank|Register[6][1]~q  & ( 
// !\reg2|Mux3~0_combout  & ( (!\reg2|Mux4~0_combout  & ((\regbank|Register[4][1]~q ))) # (\reg2|Mux4~0_combout  & (\regbank|Register[5][1]~q )) ) ) )

	.dataa(!\regbank|Register[5][1]~q ),
	.datab(!\regbank|Register[7][1]~q ),
	.datac(!\regbank|Register[4][1]~q ),
	.datad(!\reg2|Mux4~0_combout ),
	.datae(!\regbank|Register[6][1]~q ),
	.dataf(!\reg2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~52 .extended_lut = "off";
defparam \idex|RVALUE2~52 .lut_mask = 64'h0F550F550033FF33;
defparam \idex|RVALUE2~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N33
cyclonev_lcell_comb \idex|RVALUE2~54 (
// Equation(s):
// \idex|RVALUE2~54_combout  = ( \idex|RVALUE2~51_combout  & ( \idex|RVALUE2~52_combout  & ( ((!\reg2|Mux1~0_combout  & \idex|RVALUE2~53_combout )) # (\reg2|Mux2~0_combout ) ) ) ) # ( !\idex|RVALUE2~51_combout  & ( \idex|RVALUE2~52_combout  & ( 
// (!\reg2|Mux1~0_combout  & ((\reg2|Mux2~0_combout ) # (\idex|RVALUE2~53_combout ))) ) ) ) # ( \idex|RVALUE2~51_combout  & ( !\idex|RVALUE2~52_combout  & ( (!\reg2|Mux1~0_combout  & (\idex|RVALUE2~53_combout  & !\reg2|Mux2~0_combout )) # 
// (\reg2|Mux1~0_combout  & ((\reg2|Mux2~0_combout ))) ) ) ) # ( !\idex|RVALUE2~51_combout  & ( !\idex|RVALUE2~52_combout  & ( (!\reg2|Mux1~0_combout  & (\idex|RVALUE2~53_combout  & !\reg2|Mux2~0_combout )) ) ) )

	.dataa(!\reg2|Mux1~0_combout ),
	.datab(!\idex|RVALUE2~53_combout ),
	.datac(!\reg2|Mux2~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE2~51_combout ),
	.dataf(!\idex|RVALUE2~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~54 .extended_lut = "off";
defparam \idex|RVALUE2~54 .lut_mask = 64'h202025252A2A2F2F;
defparam \idex|RVALUE2~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N39
cyclonev_lcell_comb \idex|RVALUE2~55 (
// Equation(s):
// \idex|RVALUE2~55_combout  = ( \idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~54_combout  & ( (!\reg2|Mux0~0_combout ) # (\idex|RVALUE2~49_combout ) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  & ( \idex|RVALUE2~54_combout  & ( (!\reg2|Mux0~0_combout ) # 
// (\idex|RVALUE2~49_combout ) ) ) ) # ( \idex|RVALUE2[19]~0_combout  & ( !\idex|RVALUE2~54_combout  & ( (!\reg2|Mux0~0_combout  & (\idex|RVALUE2~50_combout )) # (\reg2|Mux0~0_combout  & ((\idex|RVALUE2~49_combout ))) ) ) ) # ( !\idex|RVALUE2[19]~0_combout  
// & ( !\idex|RVALUE2~54_combout  & ( (\idex|RVALUE2~49_combout  & \reg2|Mux0~0_combout ) ) ) )

	.dataa(!\idex|RVALUE2~50_combout ),
	.datab(!\idex|RVALUE2~49_combout ),
	.datac(!\reg2|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\idex|RVALUE2[19]~0_combout ),
	.dataf(!\idex|RVALUE2~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE2~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE2~55 .extended_lut = "off";
defparam \idex|RVALUE2~55 .lut_mask = 64'h03035353F3F3F3F3;
defparam \idex|RVALUE2~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N41
dffeas \idex|RVALUE2[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\idex|RVALUE2~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE2[1] .is_wysiwyg = "true";
defparam \idex|RVALUE2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N27
cyclonev_lcell_comb \alu|ShiftRight0~34 (
// Equation(s):
// \alu|ShiftRight0~34_combout  = ( \idex|RVALUE2 [0] & ( \idex|RVALUE1[31]~_Duplicate_1_q  & ( (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [0] & !\idex|IMMVALUE [1])) ) ) ) # ( !\idex|RVALUE2 [0] & ( \idex|RVALUE1[31]~_Duplicate_1_q  & ( (!\idex|BSELECTOR [0] & 
// (((!\idex|RVALUE2 [1])))) # (\idex|BSELECTOR [0] & (!\idex|IMMVALUE [0] & (!\idex|IMMVALUE [1]))) ) ) )

	.dataa(!\idex|BSELECTOR [0]),
	.datab(!\idex|IMMVALUE [0]),
	.datac(!\idex|IMMVALUE [1]),
	.datad(!\idex|RVALUE2 [1]),
	.datae(!\idex|RVALUE2 [0]),
	.dataf(!\idex|RVALUE1[31]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~34 .extended_lut = "off";
defparam \alu|ShiftRight0~34 .lut_mask = 64'h00000000EA404040;
defparam \alu|ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N42
cyclonev_lcell_comb \exmen|MEMORYADDRESS~82 (
// Equation(s):
// \exmen|MEMORYADDRESS~82_combout  = ( \alu|ShiftRight0~32_combout  & ( \alu|ShiftRight0~33_combout  & ( ((!\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~30_combout )) # (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftRight0~31_combout )))) # 
// (\alumuxB|Output[3]~2_combout ) ) ) ) # ( !\alu|ShiftRight0~32_combout  & ( \alu|ShiftRight0~33_combout  & ( (!\alumuxB|Output[2]~3_combout  & (\alu|ShiftRight0~30_combout  & ((!\alumuxB|Output[3]~2_combout )))) # (\alumuxB|Output[2]~3_combout  & 
// (((\alumuxB|Output[3]~2_combout ) # (\alu|ShiftRight0~31_combout )))) ) ) ) # ( \alu|ShiftRight0~32_combout  & ( !\alu|ShiftRight0~33_combout  & ( (!\alumuxB|Output[2]~3_combout  & (((\alumuxB|Output[3]~2_combout )) # (\alu|ShiftRight0~30_combout ))) # 
// (\alumuxB|Output[2]~3_combout  & (((\alu|ShiftRight0~31_combout  & !\alumuxB|Output[3]~2_combout )))) ) ) ) # ( !\alu|ShiftRight0~32_combout  & ( !\alu|ShiftRight0~33_combout  & ( (!\alumuxB|Output[3]~2_combout  & ((!\alumuxB|Output[2]~3_combout  & 
// (\alu|ShiftRight0~30_combout )) # (\alumuxB|Output[2]~3_combout  & ((\alu|ShiftRight0~31_combout ))))) ) ) )

	.dataa(!\alumuxB|Output[2]~3_combout ),
	.datab(!\alu|ShiftRight0~30_combout ),
	.datac(!\alu|ShiftRight0~31_combout ),
	.datad(!\alumuxB|Output[3]~2_combout ),
	.datae(!\alu|ShiftRight0~32_combout ),
	.dataf(!\alu|ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~82 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~82 .lut_mask = 64'h270027AA275527FF;
defparam \exmen|MEMORYADDRESS~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~83 (
// Equation(s):
// \exmen|MEMORYADDRESS~83_combout  = ( \alu|ShiftLeft0~1_combout  & ( \alu|ShiftLeft0~29_combout  & ( (!\exmen|MEMORYADDRESS~24_combout  & (\alu|ShiftRight0~34_combout  & ((\exmen|MEMORYADDRESS~26_combout )))) # (\exmen|MEMORYADDRESS~24_combout  & 
// (((\exmen|MEMORYADDRESS~26_combout ) # (\exmen|MEMORYADDRESS~82_combout )))) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( \alu|ShiftLeft0~29_combout  & ( (\exmen|MEMORYADDRESS~24_combout  & ((\exmen|MEMORYADDRESS~26_combout ) # 
// (\exmen|MEMORYADDRESS~82_combout ))) ) ) ) # ( \alu|ShiftLeft0~1_combout  & ( !\alu|ShiftLeft0~29_combout  & ( (!\exmen|MEMORYADDRESS~24_combout  & (\alu|ShiftRight0~34_combout  & ((\exmen|MEMORYADDRESS~26_combout )))) # (\exmen|MEMORYADDRESS~24_combout  
// & (((\exmen|MEMORYADDRESS~82_combout  & !\exmen|MEMORYADDRESS~26_combout )))) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( !\alu|ShiftLeft0~29_combout  & ( (\exmen|MEMORYADDRESS~82_combout  & (\exmen|MEMORYADDRESS~24_combout  & 
// !\exmen|MEMORYADDRESS~26_combout )) ) ) )

	.dataa(!\alu|ShiftRight0~34_combout ),
	.datab(!\exmen|MEMORYADDRESS~82_combout ),
	.datac(!\exmen|MEMORYADDRESS~24_combout ),
	.datad(!\exmen|MEMORYADDRESS~26_combout ),
	.datae(!\alu|ShiftLeft0~1_combout ),
	.dataf(!\alu|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~83 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~83 .lut_mask = 64'h03000350030F035F;
defparam \exmen|MEMORYADDRESS~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N57
cyclonev_lcell_comb \exmen|MEMORYADDRESS~141 (
// Equation(s):
// \exmen|MEMORYADDRESS~141_combout  = ( \alu|ALUOut~13_combout  & ( (\exmen|MEMORYADDRESS~75_combout  & (((!\exmen|MEMORYADDRESS~29_combout  & \alu|Add0~61_sumout )) # (\exmen|MEMORYADDRESS~28_combout ))) ) ) # ( !\alu|ALUOut~13_combout  & ( 
// (\exmen|MEMORYADDRESS~75_combout  & (((\alu|Add0~61_sumout ) # (\exmen|MEMORYADDRESS~29_combout )) # (\exmen|MEMORYADDRESS~28_combout ))) ) )

	.dataa(!\exmen|MEMORYADDRESS~75_combout ),
	.datab(!\exmen|MEMORYADDRESS~28_combout ),
	.datac(!\exmen|MEMORYADDRESS~29_combout ),
	.datad(!\alu|Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\alu|ALUOut~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~141 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~141 .lut_mask = 64'h1555155511511151;
defparam \exmen|MEMORYADDRESS~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N48
cyclonev_lcell_comb \exmen|MEMORYADDRESS~85 (
// Equation(s):
// \exmen|MEMORYADDRESS~85_combout  = ( \exmen|MEMORYADDRESS~29_combout  & ( \exmen|MEMORYADDRESS~28_combout  & ( ((\exmen|MEMORYADDRESS~83_combout  & \exmen|MEMORYADDRESS~141_combout )) # (\exmen|MEMORYADDRESS~222_combout ) ) ) ) # ( 
// !\exmen|MEMORYADDRESS~29_combout  & ( \exmen|MEMORYADDRESS~28_combout  & ( ((\exmen|MEMORYADDRESS~141_combout  & \alu|Mult0~23 )) # (\exmen|MEMORYADDRESS~222_combout ) ) ) ) # ( \exmen|MEMORYADDRESS~29_combout  & ( !\exmen|MEMORYADDRESS~28_combout  & ( 
// (\exmen|MEMORYADDRESS~222_combout ) # (\exmen|MEMORYADDRESS~141_combout ) ) ) ) # ( !\exmen|MEMORYADDRESS~29_combout  & ( !\exmen|MEMORYADDRESS~28_combout  & ( (\exmen|MEMORYADDRESS~222_combout ) # (\exmen|MEMORYADDRESS~141_combout ) ) ) )

	.dataa(!\exmen|MEMORYADDRESS~83_combout ),
	.datab(!\exmen|MEMORYADDRESS~141_combout ),
	.datac(!\alu|Mult0~23 ),
	.datad(!\exmen|MEMORYADDRESS~222_combout ),
	.datae(!\exmen|MEMORYADDRESS~29_combout ),
	.dataf(!\exmen|MEMORYADDRESS~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exmen|MEMORYADDRESS~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exmen|MEMORYADDRESS~85 .extended_lut = "off";
defparam \exmen|MEMORYADDRESS~85 .lut_mask = 64'h33FF33FF03FF11FF;
defparam \exmen|MEMORYADDRESS~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N50
dffeas \datamen|Memory_rtl_0|auto_generated|address_reg_b[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\exmen|MEMORYADDRESS~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \datamen|Memory_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode542w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode632w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [2]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "3F9F1B825DC89CAC38E8739258DB3C7984D4D95B6E254DA2945AAF4B9EA26C43035725250D664DA8FA6171CE4564936A9828AD952AD2792BBC8B31DAF5899FCB67ECF1A39AE698D7A90B3A79B3DC22B3C16C86AA111519E56B43CB02F12DB2E15796156B68D39358A932E60D49B24C0D1D70457BB3F8B0E0745C84C25F37EDC9265D92A92F5986CA0219982C0DEB183551DB0A9252AEC5595541184E4502CB0D542B4A53C5CF9923D66C3D50C09761C4A4B62245C78DBA90BA19D4BCAAB81F79544EAB910D72DB7721EA2FC629B488942F2B136D6B559AFB61E5632EF72C76DC11723C6D3D9FCC924BFED4FB3F99B79586ABCA8578D979F2F044625AAD82F94B";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "4436742FAD3259EB2F9F743A544FAE38AE17796F94F9635B534A1AB916D8F7C3D565B5D37CB79F0842B4518935E59B90B93C1DBA2E922C6DCF65CF0822D531D2A594941EB655E69221CAF2A925CE1E27226C36D897A7BF3F66D2E467C7ACD1C9827B82E46291AB0FDA0920A37022AB26DBE05C846E12F6AC484D2BC0B1A5822451A6E473136CFE5B1AE94AA44A0AA75E24F790B3CAFFAAB309B47BE723914984B19FC9AB46A59FCCFE50E452C774726D3E6D38A35C736E625462D89E6FD952A53C11AF8F72B5EAEB4E15B184CB9FF3EA4759FC07B98852D1136B8E52693CA0B3F8F506969E4350F64CF703155686015187A186ADC2B1C5852D7ACE4969B8EBD3";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "E99FCD3393CC35CDA12F2DFDCD86D55BCF526152F29145FF54AB0AD8EAB59FC9260D9B2DC367ACD8F54F31BB10B7EE4552BD46AA8BF6135110A497CB13CF2B3F9CF5962E35793006E6BAB87BA65CDA392F6D531EB3912AFA5AAD79ED2E56D6202D8F54A7AC612D18395914D0A17DB48F58DB91B7FCC270E022CFE67B9F055219AAF23B9173B182417C28E6CE4849688ECD848A8430E796AB495887B8559C8715F73023592CDA442B60292DC351258713CC6A491178112125A23B36122A10C39E5B2E1A43C1B0AF27B90A936372E399B6645C10C4B69D9B478219B4270720BDFFBB0634F0AFEE045CD306AB39271178D9D11D5EF8EA06E4F69772E39CE69E56D6";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "61330E63AE39E5A1E51B84BE30D8CFC2528A3E468D6DC0B69737669D7A2CFE1721845B486B4116A92E9656A9285760D1E6155A7297B6C08F59E43D86DE9E6E3D67233F9B7AA4A692F0B1E0FE57B598E7829389E5BC85D22FAA9CA1E7A26CAAF2DD884F4A6BDA619FCB4CEC1D8982A3AB18B90A2E67F32960DCA8B948BA8EEACFE598D74AAB071A7B808B42D5303C302EE143DE5D1C963B3A63A926CB33C69222B4A5F88AE46D627B1630CFE0ED723B2DB3D833F971CE0358DB9FCF8179A92AD4130EDB3F99C3421FB92E5E2EEA15D8F85418C32DAD18EC4C809172AE05C215C38C889755A77B61DEE274B295ED26EFDC86B0CF764AD30B49F472707D33F96D12";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode532w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode621w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [2]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "4260C74DD3E8345BA7C5C18973C1CD1B773BB368874DA6CEC2EE4D9563D56486B3667F2682F844E597AD97369E453B3095872C3BE56A8C1BB2C6CD94C4F4FDC612ACC68AF617D530DA392C6922BCADB4AE38F6EE86B1144578297CBAB4971C6D1D3AD0D5F28B8F58F04ADCD9C85349B252ECFE7F643AAC612B6EE43B2CA7DC9C8E0D9E0BFB31675CFE3DE9F6C5F1B909B0DF0D2FDB4EB2215A455C73835530ECE3576E456DC230612B9A4924B13623E08A3925F211C586A9A41B2AA3A0150D525F239225C45C9BDDB08D524A6454BD2E22C4FFDB064AF2D2EB8E2B845C7469D1B9BFF358F36B97A41AA6A3916A8091794DA367A298ED56CD9603166C8AEA305C";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "F61129E5A453EDAD30176A8F50EBDE6E63B90DB9035B1A6D30366CB6B4DCE880CA5C73D524F297CA4725150861C0D2B5BB9B4500C35E5ADCDD6C611E984497229AB68B946C0B47252B6EE694D54328B55E54C8998A271AA8D35A6C1E0B487365C38DB2EEC2B125C1834AD67B373221B419FCCC365C7B8B367AC9B8190B68D3F175D4BCB67DC969732F737249969B61BB0D886547B2C1286F94AC38E45605563504C81161241532234742B0CD974227C20C6F2D48486BDC2E9751688A4F4F6C2C355E43822FB62D326D35EB0BB90F4AD93D5B3743CC73DAB147A0635AF2B5C87B48B1267F21A1164F4CFE44767F2DAD1B60842E095CF3229B54D9AE45FB1173D3";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "CAE9B3B62B67CA5B04B99148B8B51223016A85F7434F812BF04968F9FCF84F9ECAD98221B04EAD6089F2C4DE451EC3B0917765AA5CD7E15EE7BC86F217518EAAA0B9A6F795256AA866C7A6E00CAD6C60657228BC8EC115BCBBCF549B174D7549E150D9C602B3D1EC156C1117232212EAB23434E8508BEA9498E7BE56122FFA39290E20AB12EE7D0D497DB1777A6BD2ABDEC0CDA2A4F966DE7CCB91D527D3FEAA4F934A593CB98531626E38D90AD59D3B912430E05B0452B7CB3690542C8A9386889EAB495C297726F94EBCAEC34A79A9864F28EB49C08EC387B42EE5354845B1B834D0875542B6273F8D726A29678BA93C45656BB6B2E7CE44F491AB1B6A4F59";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "1C9157796DA36A6CDC354D9297CAD44A8E7CA6C398ABD0BCB5B49736D2F70560D9187B4CB4F99912B84C5D74B9A79685693EC91A1A21A4F6CC1AB971C45E0D2568AE845B70E2574D3043574F4EC5F61C652B9A09EB268A6C516CAD26C8ACF8DCCEA3D9214F4D4542187034AD6EE7022EACFA54992835644ED5209C60B64B830695ACF66E64436833F9DAD35CB6FF88B3A5CDB939179E43B0DA117965651E0ECCDBC60D563AA7BFEEA7B8564A5CE454A959D89E1CC88DD808ADA969AA2FBCACF0B4A948E4DB023D6790F61B4529D569984CF22AEE430C97221C8EA49C876F2D6DEE4727ECDAA62624BA7D292DD0E0418DAF366F1B261224A20D7BB254F4BC2B06";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode552w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode643w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [2]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "D78348E67BCB4B90F29EB64D9182392AD755BA889D794CA8D1EA4A107B226C04B9F0AF309B6047ACF21EC36E9BF33B8C8B4D984DA5CA6CDC5CEBBC88773ABA695B3F9C9D3D567968E4E22A309A37CE4AE94F597ACF05423D637153ED1495CD9742815B022FDA1AEC7A1176B1AB8710D6D9E2E3D2E0C1A56B3D9B9910DA0CFE6D12AD26EDDF99D9FCD17361B45187A6BCAD4B6F80612A6DA6BD636420B51C386C9636E468A4AD9FC4849688ECD848A8430E796B64F7E4CA6A5BCAE8424DB3F83728B19A4D8BA4C085D5A51F242E514B2A57251A48BE40ADD983917A840D91422B3DF108F6F517C71AEECB0DC8E4C12A15456A4D3621A8429541EF23F7302FBD09";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "364F9113D5D48C59FCE1B4B8F239B7621D72C4DB09733E762167793D361AF28C1B4C014779490DB317908D1CFE692E7FEC91F01A810BE93B90BEB9F03B526CAACE048892F86B2F4C3845DAF4B357A3523636E7B90F0523287B3C9CDC8980D418B0E3C89717D7AD5CBADE56A08AD51ECFBB9D913E57373C60F6928C26A524A5555A1A376EEE52E426D1F3CA8D1579244D9A742961E534B2141A934BDCF3C5D9B644FB3CB9390AB8D56E1A892C389E6352488BC0982973030F9651016CDA0A8901359C8715F73023592CDA442DC9A4401330E4DA0BAF50E526CAAD966A733DF772D08F924CA5249956A5C80D91525E9275963FB82C6ED086B6E154873E5C95D949";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "E4E1755972A48C0DAB15CF7E0A845696F36C0649C8A4AE9851931BAB1E0C56CA7CF25215612D2CFE3C1B254CFE73658DC22475599FCCF33C69755794D98C163C7AAA98727BCE40D4279E0CFBE531EED6A0B036E45044A7D6C8B81DE4F4C05CF95A744726BC0A2174DDE50A7DC8E8E9B0ABE3DF35693C91184B652453648F1B8D92B459FCEE1AA61C877347276D835B1A268B166AFFA2EE1C8E4E1393DE577FD15A742D85737952D5672648B4B859FCD346C2FA51086AEDCD1257660AC685DC9981AF64B9524BB3B1D8159EB2B0B8E7C3AE9E55E7A8E0505B1A39F2D977233F9D8D8B17524C1C87D2AC7CAC4A10E6CFE61AE46DA0113DBA7A1B6D8056C745794A";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "52C345C23ADA30963B02F9AC6523AEE516DE7CF15BB6D520A561ACAA54846E3742854A09F94AC1145296CA7B902631BFB6CF59C8E44B60FFB553D9162B44DBA295436C5270D871EF864AA419D9257722AC6A49739B2B4AE67BF391B7AD313A4E41128F55D9E9C42B64A861784D550C16C436ECB8D99EF2D53A97B0E2E26A936F3FB29AAC7355A9F9E476306091B30B8E64A4B9E9817750D4D346058AE1E9795AFABDAA3DA0C1B4B45354F1A93760D3AA52EA9C38B79E47796F233F9242F7CF290817AE68E4BD6295ED62E6302B5274DB1C5608B934B0E85B3B9B49F51F2DA15B6D14D6C8A8845ED36293A15295C36D3576CD96B68A542E43764969F60C9F500B";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode515w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode603w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [2]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "F2CD8D04ECA5870F94148358DB7521569593423DB77FDD3E12E6C74D8A5B045AE948A9BD9FCCF9B257747254F6D82C36C89CDAD93066D51EF725773D6723CAE00D2298867F3CBBDC1E598984EC0AB8E4A90B902B3F9E5AAD17CEBD499E9E8B25742A698F99F4A928A8430E0695ADDCF216291B9A96DF00451366AC38F4FB4E9F211B937249E5B9FC3060B0E184BD636E6AA5CDA34D26F23F6D8D1B6517D1C9A0EA973079AE5ED02248283E23925F21CB54A1C845F0365698A45212915D471222A69EB4B56D08C099FDC475559FCB97B91362D1B078F2D3DD653A22E5CD5B452CBB822E04BA16DC86DE431A60115EE7AB17253B5163795CE1435E5BE0EE5B17D9";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "5AA4AE84AC6A520D93D921EC4911A1AE399241246A83DD84687C312DA3A649D14C2583F11556D4AE7BE4F7914B2566D9DAB921F02E306C67F3FB79634F7F092095D0B627A5C5D841634B8358A536DC455830223AD5BCB73F8DA173A1513172B5864267F359FCD34EF215A531B3F9E04D5C364AF5C954506CC24B830695ACF66E64436833F955ED422FAA422525817287213CDC91AA2927907316D36F3A939847B8C2BC970994C35EDB023D6790F61B73F9E411CA5D0DA3D3E9F7360960D54BF70E87A290BBC5DD9E7B5C8DB1D54CC03574AB32085E4AD5EFDBEA4A59F2C7A4E4D361AA452CD3AE3955EBBB9AD3F3694B8169495476F7CCACFE0373704ED2F83D";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "647D0422BCD8D5B7235A3B8294B6E94BB2EDA3E7B9EE0BB6FC06088EDE293BB72261DFB92D36DB2A4B848B6381EB294EA8C682F70DCFE4B3F84BD65BB2086AE95183C89704357B9365C45249BE58D20A2B4F983124B20DE564A3BCC7757608975A09D0CA6EE4315CBADE54F92B69995344342621492A971EF23F3492C71B8117A26DEA4C30929AD3E6D2F65C20DE5194358EA6A933EFE4D569B4D8613EB4B29361A429BB0E60EE722B3F9417CA9722EDCF9A491A39396CF9C386C75ED391D0E08C5D30E4248639D1314CA7C5F0AD7BCA40E6355B0D1EF36D2E44FA3930D2976D3CA981ABC98E6C35B0F2A7C6AE49C566BA6CAD67F2923DC8EE4D83651AB2BF6D";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "927824851C9D305B777CA4606AD2F2B91A4C6C6E091B55820B796BED5B17C48AF2CE9B6515B4A8AA3F1774143690DCD961EC1AD34D48ED72A969C38926E4D3949F2B4306EDD584DBCB7CDA36373AF42D1EB1A0404589092D11D9B09150861CF2D408AAB96B2223C113D9E0C4A08BAAA915FF567DF8A5914AC3A93870FAAC4AB3F883CC6ECBB81854391D96A1DE5BD55E6C91180AF57BA447BAB6C08F59E43D86D2756CDA12A2895DD09D85268AC3B4725E6160D1B66D140D5830DB5B3D44D6E45599FCF5A6C4E1B6B79658C4A1794F7491D7BA6971B17611AE456DB1911E973FF73722C5CB9E556D913C1B4A4972C3E5AF6C383421E7BCF6D811EB3C87B0DE1B";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N54
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a23~portbdataout ))) 
// ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & 
// (\datamen|Memory_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a23~portbdataout ))) ) ) ) # ( 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a16~portbdataout ) 
// ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( (\datamen|Memory_rtl_0|auto_generated|ram_block1a16~portbdataout  & 
// \datamen|Memory_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(!\datamen|Memory_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\datamen|Memory_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode562w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode654w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [2]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "F70D433113D869B7EE12D21D74AC4B753DE575E4957BB4A9A4B266EF129B0BB4E7A459B67C0700B6270D527D66DE86AA60F2DF8794BB61AC88BED6721C57DCC08D64B36910AF91C97C8BD29F4BE0B61B4D368DA6EC95D0D43BBCAF4184CFC48C08A6CBCAC4BEF090AC1A0AA972ECF7734A0994A4785444F790D2B60982FDA6ECB0BFED1315BBB73420ADA1BD69262AA9230B9FDCAF7957A7AE393CF29AA2C2462423C859DE5BBAA5AD128D9F4A922A22B9B6428A703527DC6DCB1909E0B6E1363D2FBFE79BAA4FB72C69D95FB8DFF85988AA717322E6C4A4E8C36D3936CFE31D94FA90D822A5F726156A0A493B05C2A7625CCDBFB8F9E4A790B916791C0F4C36";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "F2A45885499F4A92AD67C8BAAFA5C74EA791D2ED78D52191C91478C2159FB9DB83531DB76151EF370512B8178C2AD8F78D55B905C2E4695C6B68442F5B1E0DA521D302355E579D68D859E94C24ADD630826AE43AD9B919DB173E50D2574FAD219FCAC1B836C8B284B9F249266992935D73737FCBD268E486806BB9694EB92E18358BEE86315C69AF23074269D6A828706DB4F855EF5B508229A549B4BCAC7BB9B8E3E4AECD8114C095D3B90C19E0DA3C5C3FB201E2E9B4A48AFC9132C6796A9B3C7B3F99B19FB9B611706FFD3E780BF6CFE52972184C176C292BA78C566F531BB0E7F289A35888B9F12125A23B36122A10C39E5AA11513C75542F2DD04C2E39E";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "5654975CCC11C2A85E50AAC62EE96BD088D18452C7508F7FDE5B3EEE525D55452E3D56C7C323C4BD6C6BD5C8B9095495897AC58EAB0B46AAFC305940B97B6156721C57DCC08D64B36910AD373442D33D1E0B1D222DB46A24566134B3947ACF075CF06EFC143F3309453CF59BCA150A1A1556959FB956248829A275547545DCD2237E1B02B495D7AEB712CFE55A08A4EB6860615B312A522934A21DEA4E421D79A6F952E4EDA0AE4255ECFE58BDD2B5B31B54D93DF331B51834F697510AAD8D5FB7173C2B2F8C21AF210E495C2B2BCB491AA14AB29916456CEC63A69FDC9BE34F6C76556318552B5CF97766C4A916A9B1E0E9F06984F170227B26347B85F6F978";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "33B72691004B5E506AF4C36FDBC14A4DCA4E34114C34E6E8721AB3D9FC980BA393960AD535C60BA6FE314ABD70AA613462E6E0AF31B8733F9B6047ACF21EC36C34925A975CBEFFB5786A60D41556A48D1AB6C08F59E43D86D3705FB5558E474253D7ACCD86949B69505E51A8E4AC1A25ACAD6C62B795EA5FB93D73717C547AC1EEAB05794DC1F559B9131D563D7AC16DDC89A14E42633BB76D86028835EB695B3DF977410EC4A575A6B6DDA2259EE4AB64736B577FD167A9219A4C39259CE43D5EE41A18D4C96184CF75B52021179094F9F8451B2C356957B32F76CF941148D0A1B85CEE436A9B2C1A782C79AD8DE398A54569B4B47B8BEDCF524E341B9CDA7E";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode572w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [2]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "303B9B32E6949B2CF7CAF722822F3DB3366605622ED275E5BC87AC57BB5644DA0D96C8434F761270A4F9C974F44EBD108557B2F4FBCB6B6EE4C4A6D31754DCAC6ADAA2E7C5C3485535D5C73704F57BA16CD9A12DA51AE6D908A1A5855309CFE4FB91E0F96C8A3C619D964681135C8415A1BE5B365595C299B41055B5456997B920994D9F206AA4EAA92F58F6C9F29B4EE4355EB15A6DBF6BDF2DB682723D96C459B6795B12D8B1E24C6B9CC3878F723717DD4D5C4569CAD622893B77177B9AA826ED86F9731834EA31DB6E74F988973106A4D07A35B4079271EEDB6047ACF21EC36ED27A5A642A929AF595699651E66CA60EE45E54390923C1A591405D7EDF38";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "DA22B74AF4AD909FB3C1373DCCD31B3F9113D6B543DB7B84D9F0442FDC638D56C247796EB4D9597DC61834BB7A533E650869A78DB172F59303D4D9567DD52D2E4DAB115C8C05D47626028AD5707D71CA4F96C8836C106F95C2B8E3D664D0682ED8E858961AA4C89AB4390686CA44B4A8B36E9AA5461C0544BEF6CF59F07BFB6C1E9F87724D815F28D1CF535C9D3B6E45B34F0357254951C6DB27BBCA856F431302E9536E8E4F1AA7B53134C3545DB71AD9727DD6CE0D90B3F916C1AE63894BD369D8B8342ABCD357BCAD495C4D536D3A192CD56BE34D51613CC8A3D4959161C60D7AD23D14F75B22C6D290ACAC5CD822B9984DB4D9536F092BAA4B527A939BB6";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "EE635AF1EA88B91D0F435A6E9273B9D528BE8E48BF739BD60BB26AB256BF398316326CF8DC78F0E0EC38BDF31CF21DDDAD3E1B71C6CB6925929EAEE464FC357A1A97ADBB043B91ED294439BD6C7A01AF58B1B15F73E76E8DBE15AF452E4B22AB4836593A6372616257226AB91CBD0D05CB678D2B45FF2E7BD5140C26E313E6C98732E7CF7507B528208A6C848AE70482FFBAA509EF94F59B4FC152B6C09ADF9345782C3425E149AB25CDB3F956C11772E5EF28BA6CCD551B2576705C7255B106A893EFBE79B3419E891484BF328224F5B26CB3A5F5CA86AE69721E0AC6C5365AA4DB77267F2A4FB963493680D57FDE6D968A3D17BDAA6A8866C7CAEE6869EC14";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "CD5B3AD49B4F2951525A12E4F835799252C7B0E055E3D8A09227B1ABEE4256A6AA249D6F3E6557865A3B89388BBA6CBB3F9272E300F18E63A64D2BDE55D71CA35722872C735C8AD0BBC848C8B20D35B7893D0475E0D3CB79095C190E9E0B546AF525822DC1D183554E4D4DBDDD818627DD3CD8D6D1A7A9272B6567F256AAC5591C9300A5C9CFE5BC22F8D562090953AB2C06AB5E5AD10946AAC25F84FFD877971CCFE4BA1A154EB94D76C58357A8730357CB117351762707329F0DD9A694ECFDCF5AB2F5F64AF7958F5993ECA5845CC190EB5252B953E69AAE451A2AD91E79094227C9A1B6723F3623A53A14736972648DB85FF513018149DC3448689445E53D";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \datamen|Memory_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\datamen|Memory_rtl_0|auto_generated|decode2|w_anode582w[3]~0_combout ),
	.ena1(\datamen|Memory_rtl_0|auto_generated|rden_decode_b|w_anode676w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\exmen|DATAIN [2]}),
	.portaaddr({\exmen|MEMORYADDRESS [12],\exmen|MEMORYADDRESS [11],\exmen|MEMORYADDRESS [10],\exmen|MEMORYADDRESS [9],\exmen|MEMORYADDRESS [8],\exmen|MEMORYADDRESS [7],\exmen|MEMORYADDRESS [6],\exmen|MEMORYADDRESS [5],\exmen|MEMORYADDRESS [4],\exmen|MEMORYADDRESS [3],\exmen|MEMORYADDRESS [2],\exmen|MEMORYADDRESS [1],
\exmen|MEMORYADDRESS [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\exmen|MEMORYADDRESS~71_combout ,\exmen|MEMORYADDRESS~68_combout ,\exmen|MEMORYADDRESS~64_combout ,\exmen|MEMORYADDRESS~60_combout ,\exmen|MEMORYADDRESS~56_combout ,\exmen|MEMORYADDRESS~52_combout ,\exmen|MEMORYADDRESS~48_combout ,\exmen|MEMORYADDRESS~44_combout ,
\exmen|MEMORYADDRESS~40_combout ,\exmen|MEMORYADDRESS~36_combout ,\exmen|MEMORYADDRESS~32_combout ,\exmen|MEMORYADDRESS~21_combout ,\exmen|MEMORYADDRESS~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamen|Memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .init_file = "db/proc.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "DataMemory:datamen|altsyncram:Memory_rtl_0|altsyncram_h3o1:auto_generated|ALTSYNCRAM";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 2;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 60349;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 7;
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "A9B278BB67F2F4523CA63DD2965F2392DB41D51EE9AA5DDB753659FC8AE38D6ABD51AA2BCA9EEF331D14AD16C782927F72DB570451D363096D3CD99B6062B4131B5A53B957B67936CA53686ED032BCA9967F241B3086BDB4C135E954F06C4F182C2F38949A449B7B662CFE722FC225B03468DB99B1AB2DE08BFE873AC9AAC85D9177968A0C27608B6C82CCDBE1B46D1A447BF6FFD65DFF506D7BFF796924DD5EC59C8B8ED8F05A6DB795722EAE6C60A4405655A1D244CF95EE92AB056D811EB3C87B0DAD261B1E9F5254B4E44AE395B3179A63A9583919FCB6423CD6C94CF8F4DB29D1C96896A92770E613DCFE365E6D439EC18A79EA1361165717D48C2795A0";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "1291A92125A23B36122A10C39E5BD4E97258EBBAA92E3C1CD921A2E147984FEC694B61C5CA9752B623B25CF60F71A055A2C211AE9D1B67C86CA4D94BDEB4756F95CA4BC8F06D397CABD61C943F0F2486A39384B5406DAA720D515E599AADA6C5F735258B75A4B95D525624750D61C6C68AB543E7D5ED6C61836A152654AE354DCF85C71EA9AA44964890E9ACE438AFB9811AC966D2215A53309F0D0B6E58BD4846AA1594962E31ADB17260CFE205F6D94D0D5304F9B6E0A489418977B22F295796E8D64B9EED2A166AFFDDE2E1AAF23DC22FB703A301BE43A9B214C7A5772683729FF4BEF298CD5DB8592BB541AB06DC84F9C1B19B7952B241D68434F9E25774";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "48724A2AF92922639B4DDA5C56B95A370C2E9D0ADBCC6E42DFB5B73DDBA456D343D9B366AE4AF18B45E536B9E0D8DE4AECB6AF6CB659142C7259941ADB099FC5D0301A02424B44766C245421873CB505D23B229E09A6A303DFB55D1B3633F9C6052EED961602F7736E94859C14EAB546A3B31DF6D3DC3859D0A39158E2B4725DA2CC4ED768E48A3D564727E1B82A9C9546504DD0F945C22C4E0139089534C36D022762D51E0FE3660D680D5B0FA495664D98ECA452998315A27A7B8D9A36634D954F60F2BBDB736A59E590530342D8962EE439348A0D3AC7181DCB867F2825796F21EA8D17A1B2904E369CBBB0B50B8E4AE6631706007618D766D2E796DC9A44";
defparam \datamen|Memory_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "013B5333C3725675F9F721A932525D63A214EAD9B1B15AABA961F3800B05C6C60CE84597618317D52147056B67F260F3D61AB1B33DCA92DA7567B0E33A54F9B7EDB9F24D6E38C7153CF7FEF2C34F56123069A1A8D8DC6AA967F1E92C0DDD9B422EAA91AA859B2B50D6264EA5C91159ED28D56CC6C7BB6EB319AF06F71BE54DABDC99FCB1C85EC30D9EA9174DD8E43D56293E4242E04F7ED9B5597AF6CCDD525306A48E4FEE71CC645796B48EFFB3F709CDDB49B44772460F992214928C322CAB217731AE7C6CF29D22D7852ECA59276C118D10AAE22B453634DC1F99170BCBAA967F2113CC6E46D1B60CD26B1DFB8815A6D2BBD34323B639E86A2E6B658937F7";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N24
cyclonev_lcell_comb \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  = ( \datamen|Memory_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & ((\datamen|Memory_rtl_0|auto_generated|ram_block1a37~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a51~portbdataout 
// )) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( \datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & 
// ((\datamen|Memory_rtl_0|auto_generated|ram_block1a37~portbdataout ))) # (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1] & (\datamen|Memory_rtl_0|auto_generated|ram_block1a51~portbdataout )) ) ) ) # ( 
// \datamen|Memory_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( (\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]) # (\datamen|Memory_rtl_0|auto_generated|ram_block1a30~portbdataout ) 
// ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( !\datamen|Memory_rtl_0|auto_generated|address_reg_b [0] & ( (\datamen|Memory_rtl_0|auto_generated|ram_block1a30~portbdataout  & 
// !\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(!\datamen|Memory_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datac(!\datamen|Memory_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\datamen|Memory_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h550055FF0F330F33;
defparam \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N15
cyclonev_lcell_comb \datamen|DataOut~3 (
// Equation(s):
// \datamen|DataOut~3_combout  = ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  & ( (\exmen|MEMORYADDRESS [2]) # (\exmen|MEMRD [0]) ) ) ) # ( 
// !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & ((\exmen|MEMORYADDRESS [2]))) # (\exmen|MEMRD [0] & 
// (\datamen|Memory_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( \datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & 
// ((\exmen|MEMORYADDRESS [2]))) # (\exmen|MEMRD [0] & (!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( 
// !\datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  & ( (!\exmen|MEMRD [0] & \exmen|MEMORYADDRESS [2]) ) ) )

	.dataa(!\datamen|Memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\exmen|MEMRD [0]),
	.datad(!\exmen|MEMORYADDRESS [2]),
	.datae(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.dataf(!\datamen|Memory_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamen|DataOut~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamen|DataOut~3 .extended_lut = "off";
defparam \datamen|DataOut~3 .lut_mask = 64'h00F00AFA05F50FFF;
defparam \datamen|DataOut~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N17
dffeas \datamen|DataOut[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datamen|DataOut~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamen|Memory~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamen|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamen|DataOut[2] .is_wysiwyg = "true";
defparam \datamen|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N39
cyclonev_lcell_comb \menwb|WRITEDATA[2]~feeder (
// Equation(s):
// \menwb|WRITEDATA[2]~feeder_combout  = ( \datamen|DataOut [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datamen|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\menwb|WRITEDATA[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \menwb|WRITEDATA[2]~feeder .extended_lut = "off";
defparam \menwb|WRITEDATA[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \menwb|WRITEDATA[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N41
dffeas \menwb|WRITEDATA[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\menwb|WRITEDATA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\menwb|WRITEDATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \menwb|WRITEDATA[2] .is_wysiwyg = "true";
defparam \menwb|WRITEDATA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N22
dffeas \regbank|Register[8][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\menwb|WRITEDATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regbank|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regbank|Register[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regbank|Register[8][2] .is_wysiwyg = "true";
defparam \regbank|Register[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N42
cyclonev_lcell_comb \idex|RVALUE1~39 (
// Equation(s):
// \idex|RVALUE1~39_combout  = ( \regbank|Register[11][2]~q  & ( \reg1|Mux4~0_combout  & ( (\reg1|Mux3~0_combout ) # (\regbank|Register[9][2]~q ) ) ) ) # ( !\regbank|Register[11][2]~q  & ( \reg1|Mux4~0_combout  & ( (\regbank|Register[9][2]~q  & 
// !\reg1|Mux3~0_combout ) ) ) ) # ( \regbank|Register[11][2]~q  & ( !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[8][2]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][2]~q ))) ) ) ) # ( !\regbank|Register[11][2]~q  & ( 
// !\reg1|Mux4~0_combout  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[8][2]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[10][2]~q ))) ) ) )

	.dataa(!\regbank|Register[8][2]~q ),
	.datab(!\regbank|Register[9][2]~q ),
	.datac(!\regbank|Register[10][2]~q ),
	.datad(!\reg1|Mux3~0_combout ),
	.datae(!\regbank|Register[11][2]~q ),
	.dataf(!\reg1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~39 .extended_lut = "off";
defparam \idex|RVALUE1~39 .lut_mask = 64'h550F550F330033FF;
defparam \idex|RVALUE1~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \idex|RVALUE1~34 (
// Equation(s):
// \idex|RVALUE1~34_combout  = ( \regbank|Register[20][2]~q  & ( \regbank|Register[16][2]~q  & ( (!\reg1|Mux1~0_combout ) # ((!\reg1|Mux2~0_combout  & (\regbank|Register[24][2]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[28][2]~q )))) ) ) ) # ( 
// !\regbank|Register[20][2]~q  & ( \regbank|Register[16][2]~q  & ( (!\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout )) # (\regbank|Register[24][2]~q ))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \regbank|Register[28][2]~q )))) ) ) ) # ( 
// \regbank|Register[20][2]~q  & ( !\regbank|Register[16][2]~q  & ( (!\reg1|Mux2~0_combout  & (\regbank|Register[24][2]~q  & (\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\regbank|Register[28][2]~q )))) ) ) ) # ( 
// !\regbank|Register[20][2]~q  & ( !\regbank|Register[16][2]~q  & ( (\reg1|Mux1~0_combout  & ((!\reg1|Mux2~0_combout  & (\regbank|Register[24][2]~q )) # (\reg1|Mux2~0_combout  & ((\regbank|Register[28][2]~q ))))) ) ) )

	.dataa(!\regbank|Register[24][2]~q ),
	.datab(!\reg1|Mux2~0_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\regbank|Register[28][2]~q ),
	.datae(!\regbank|Register[20][2]~q ),
	.dataf(!\regbank|Register[16][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~34 .extended_lut = "off";
defparam \idex|RVALUE1~34 .lut_mask = 64'h04073437C4C7F4F7;
defparam \idex|RVALUE1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \idex|RVALUE1~37 (
// Equation(s):
// \idex|RVALUE1~37_combout  = ( \regbank|Register[31][2]~q  & ( \regbank|Register[19][2]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[23][2]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[27][2]~q ))) ) ) ) # ( !\regbank|Register[31][2]~q  & ( \regbank|Register[19][2]~q  & ( (!\reg1|Mux1~0_combout  & (((!\reg1|Mux2~0_combout ) # (\regbank|Register[23][2]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][2]~q  & 
// (!\reg1|Mux2~0_combout ))) ) ) ) # ( \regbank|Register[31][2]~q  & ( !\regbank|Register[19][2]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout  & \regbank|Register[23][2]~q )))) # (\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout )) # 
// (\regbank|Register[27][2]~q ))) ) ) ) # ( !\regbank|Register[31][2]~q  & ( !\regbank|Register[19][2]~q  & ( (!\reg1|Mux1~0_combout  & (((\reg1|Mux2~0_combout  & \regbank|Register[23][2]~q )))) # (\reg1|Mux1~0_combout  & (\regbank|Register[27][2]~q  & 
// (!\reg1|Mux2~0_combout ))) ) ) )

	.dataa(!\regbank|Register[27][2]~q ),
	.datab(!\reg1|Mux1~0_combout ),
	.datac(!\reg1|Mux2~0_combout ),
	.datad(!\regbank|Register[23][2]~q ),
	.datae(!\regbank|Register[31][2]~q ),
	.dataf(!\regbank|Register[19][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~37 .extended_lut = "off";
defparam \idex|RVALUE1~37 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \idex|RVALUE1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \idex|RVALUE1~35 (
// Equation(s):
// \idex|RVALUE1~35_combout  = ( \regbank|Register[29][2]~q  & ( \reg1|Mux2~0_combout  & ( (\regbank|Register[21][2]~q ) # (\reg1|Mux1~0_combout ) ) ) ) # ( !\regbank|Register[29][2]~q  & ( \reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & 
// \regbank|Register[21][2]~q ) ) ) ) # ( \regbank|Register[29][2]~q  & ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\regbank|Register[17][2]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[25][2]~q )) ) ) ) # ( !\regbank|Register[29][2]~q  & 
// ( !\reg1|Mux2~0_combout  & ( (!\reg1|Mux1~0_combout  & ((\regbank|Register[17][2]~q ))) # (\reg1|Mux1~0_combout  & (\regbank|Register[25][2]~q )) ) ) )

	.dataa(!\reg1|Mux1~0_combout ),
	.datab(!\regbank|Register[21][2]~q ),
	.datac(!\regbank|Register[25][2]~q ),
	.datad(!\regbank|Register[17][2]~q ),
	.datae(!\regbank|Register[29][2]~q ),
	.dataf(!\reg1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~35 .extended_lut = "off";
defparam \idex|RVALUE1~35 .lut_mask = 64'h05AF05AF22227777;
defparam \idex|RVALUE1~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N48
cyclonev_lcell_comb \idex|RVALUE1~36 (
// Equation(s):
// \idex|RVALUE1~36_combout  = ( \regbank|Register[30][2]~q  & ( \reg1|Mux1~0_combout  & ( (\reg1|Mux2~0_combout ) # (\regbank|Register[26][2]~q ) ) ) ) # ( !\regbank|Register[30][2]~q  & ( \reg1|Mux1~0_combout  & ( (\regbank|Register[26][2]~q  & 
// !\reg1|Mux2~0_combout ) ) ) ) # ( \regbank|Register[30][2]~q  & ( !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][2]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][2]~q )) ) ) ) # ( !\regbank|Register[30][2]~q  & ( 
// !\reg1|Mux1~0_combout  & ( (!\reg1|Mux2~0_combout  & ((\regbank|Register[18][2]~q ))) # (\reg1|Mux2~0_combout  & (\regbank|Register[22][2]~q )) ) ) )

	.dataa(!\regbank|Register[26][2]~q ),
	.datab(!\regbank|Register[22][2]~q ),
	.datac(!\regbank|Register[18][2]~q ),
	.datad(!\reg1|Mux2~0_combout ),
	.datae(!\regbank|Register[30][2]~q ),
	.dataf(!\reg1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~36 .extended_lut = "off";
defparam \idex|RVALUE1~36 .lut_mask = 64'h0F330F33550055FF;
defparam \idex|RVALUE1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \idex|RVALUE1~38 (
// Equation(s):
// \idex|RVALUE1~38_combout  = ( \idex|RVALUE1~35_combout  & ( \idex|RVALUE1~36_combout  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\idex|RVALUE1~34_combout ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # 
// (\idex|RVALUE1~37_combout )))) ) ) ) # ( !\idex|RVALUE1~35_combout  & ( \idex|RVALUE1~36_combout  & ( (!\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout )) # (\idex|RVALUE1~34_combout ))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout  & 
// \idex|RVALUE1~37_combout )))) ) ) ) # ( \idex|RVALUE1~35_combout  & ( !\idex|RVALUE1~36_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~34_combout  & (!\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (((!\reg1|Mux3~0_combout ) # 
// (\idex|RVALUE1~37_combout )))) ) ) ) # ( !\idex|RVALUE1~35_combout  & ( !\idex|RVALUE1~36_combout  & ( (!\reg1|Mux4~0_combout  & (\idex|RVALUE1~34_combout  & (!\reg1|Mux3~0_combout ))) # (\reg1|Mux4~0_combout  & (((\reg1|Mux3~0_combout  & 
// \idex|RVALUE1~37_combout )))) ) ) )

	.dataa(!\reg1|Mux4~0_combout ),
	.datab(!\idex|RVALUE1~34_combout ),
	.datac(!\reg1|Mux3~0_combout ),
	.datad(!\idex|RVALUE1~37_combout ),
	.datae(!\idex|RVALUE1~35_combout ),
	.dataf(!\idex|RVALUE1~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~38 .extended_lut = "off";
defparam \idex|RVALUE1~38 .lut_mask = 64'h202570752A2F7A7F;
defparam \idex|RVALUE1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \idex|RVALUE1~42 (
// Equation(s):
// \idex|RVALUE1~42_combout  = ( \regbank|Register[3][2]~q  & ( \regbank|Register[1][2]~q  & ( ((!\reg1|Mux3~0_combout  & (\regbank|Register[0][2]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][2]~q )))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[3][2]~q  & ( \regbank|Register[1][2]~q  & ( (!\reg1|Mux3~0_combout  & (((\reg1|Mux4~0_combout )) # (\regbank|Register[0][2]~q ))) # (\reg1|Mux3~0_combout  & (((!\reg1|Mux4~0_combout  & \regbank|Register[2][2]~q )))) ) ) ) # ( 
// \regbank|Register[3][2]~q  & ( !\regbank|Register[1][2]~q  & ( (!\reg1|Mux3~0_combout  & (\regbank|Register[0][2]~q  & (!\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[2][2]~q ) # (\reg1|Mux4~0_combout )))) ) ) ) # ( 
// !\regbank|Register[3][2]~q  & ( !\regbank|Register[1][2]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & (\regbank|Register[0][2]~q )) # (\reg1|Mux3~0_combout  & ((\regbank|Register[2][2]~q ))))) ) ) )

	.dataa(!\regbank|Register[0][2]~q ),
	.datab(!\reg1|Mux3~0_combout ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[2][2]~q ),
	.datae(!\regbank|Register[3][2]~q ),
	.dataf(!\regbank|Register[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~42 .extended_lut = "off";
defparam \idex|RVALUE1~42 .lut_mask = 64'h407043734C7C4F7F;
defparam \idex|RVALUE1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \idex|RVALUE1~40 (
// Equation(s):
// \idex|RVALUE1~40_combout  = ( \regbank|Register[15][2]~q  & ( \regbank|Register[13][2]~q  & ( ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][2]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][2]~q ))) # (\reg1|Mux4~0_combout ) ) ) ) # ( 
// !\regbank|Register[15][2]~q  & ( \regbank|Register[13][2]~q  & ( (!\reg1|Mux3~0_combout  & (((\regbank|Register[12][2]~q )) # (\reg1|Mux4~0_combout ))) # (\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & (\regbank|Register[14][2]~q ))) ) ) ) # ( 
// \regbank|Register[15][2]~q  & ( !\regbank|Register[13][2]~q  & ( (!\reg1|Mux3~0_combout  & (!\reg1|Mux4~0_combout  & ((\regbank|Register[12][2]~q )))) # (\reg1|Mux3~0_combout  & (((\regbank|Register[14][2]~q )) # (\reg1|Mux4~0_combout ))) ) ) ) # ( 
// !\regbank|Register[15][2]~q  & ( !\regbank|Register[13][2]~q  & ( (!\reg1|Mux4~0_combout  & ((!\reg1|Mux3~0_combout  & ((\regbank|Register[12][2]~q ))) # (\reg1|Mux3~0_combout  & (\regbank|Register[14][2]~q )))) ) ) )

	.dataa(!\reg1|Mux3~0_combout ),
	.datab(!\reg1|Mux4~0_combout ),
	.datac(!\regbank|Register[14][2]~q ),
	.datad(!\regbank|Register[12][2]~q ),
	.datae(!\regbank|Register[15][2]~q ),
	.dataf(!\regbank|Register[13][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~40 .extended_lut = "off";
defparam \idex|RVALUE1~40 .lut_mask = 64'h048C159D26AE37BF;
defparam \idex|RVALUE1~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N0
cyclonev_lcell_comb \idex|RVALUE1~41 (
// Equation(s):
// \idex|RVALUE1~41_combout  = ( \regbank|Register[7][2]~q  & ( \reg1|Mux3~0_combout  & ( (\reg1|Mux4~0_combout ) # (\regbank|Register[6][2]~q ) ) ) ) # ( !\regbank|Register[7][2]~q  & ( \reg1|Mux3~0_combout  & ( (\regbank|Register[6][2]~q  & 
// !\reg1|Mux4~0_combout ) ) ) ) # ( \regbank|Register[7][2]~q  & ( !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[4][2]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[5][2]~q )) ) ) ) # ( !\regbank|Register[7][2]~q  & ( 
// !\reg1|Mux3~0_combout  & ( (!\reg1|Mux4~0_combout  & ((\regbank|Register[4][2]~q ))) # (\reg1|Mux4~0_combout  & (\regbank|Register[5][2]~q )) ) ) )

	.dataa(!\regbank|Register[6][2]~q ),
	.datab(!\regbank|Register[5][2]~q ),
	.datac(!\reg1|Mux4~0_combout ),
	.datad(!\regbank|Register[4][2]~q ),
	.datae(!\regbank|Register[7][2]~q ),
	.dataf(!\reg1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~41 .extended_lut = "off";
defparam \idex|RVALUE1~41 .lut_mask = 64'h03F303F350505F5F;
defparam \idex|RVALUE1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N51
cyclonev_lcell_comb \idex|RVALUE1~43 (
// Equation(s):
// \idex|RVALUE1~43_combout  = ( \idex|RVALUE1~41_combout  & ( (!\reg1|Mux2~0_combout  & (\idex|RVALUE1~42_combout  & (!\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((!\reg1|Mux1~0_combout ) # (\idex|RVALUE1~40_combout )))) ) ) # ( 
// !\idex|RVALUE1~41_combout  & ( (!\reg1|Mux2~0_combout  & (\idex|RVALUE1~42_combout  & (!\reg1|Mux1~0_combout ))) # (\reg1|Mux2~0_combout  & (((\reg1|Mux1~0_combout  & \idex|RVALUE1~40_combout )))) ) )

	.dataa(!\reg1|Mux2~0_combout ),
	.datab(!\idex|RVALUE1~42_combout ),
	.datac(!\reg1|Mux1~0_combout ),
	.datad(!\idex|RVALUE1~40_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~43 .extended_lut = "off";
defparam \idex|RVALUE1~43 .lut_mask = 64'h2025202570757075;
defparam \idex|RVALUE1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N42
cyclonev_lcell_comb \idex|RVALUE1~44 (
// Equation(s):
// \idex|RVALUE1~44_combout  = ( \idex|RVALUE1~43_combout  & ( (!\reg1|Mux0~0_combout ) # (\idex|RVALUE1~38_combout ) ) ) # ( !\idex|RVALUE1~43_combout  & ( (!\reg1|Mux0~0_combout  & (\idex|RVALUE1[20]~0_combout  & (\idex|RVALUE1~39_combout ))) # 
// (\reg1|Mux0~0_combout  & (((\idex|RVALUE1~38_combout )))) ) )

	.dataa(!\reg1|Mux0~0_combout ),
	.datab(!\idex|RVALUE1[20]~0_combout ),
	.datac(!\idex|RVALUE1~39_combout ),
	.datad(!\idex|RVALUE1~38_combout ),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1~44 .extended_lut = "off";
defparam \idex|RVALUE1~44 .lut_mask = 64'h02570257AAFFAAFF;
defparam \idex|RVALUE1~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N48
cyclonev_lcell_comb \idex|RVALUE1[2]~SCLR_LUT (
// Equation(s):
// \idex|RVALUE1[2]~SCLR_LUT_combout  = ( \idex|RVALUE1~44_combout  & ( !\Reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|RVALUE1~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\idex|RVALUE1[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \idex|RVALUE1[2]~SCLR_LUT .extended_lut = "off";
defparam \idex|RVALUE1[2]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \idex|RVALUE1[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N32
dffeas \idex|RVALUE1[2]~_Duplicate_2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\idex|RVALUE1[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|RVALUE1[2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \idex|RVALUE1[2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \idex|RVALUE1[2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N3
cyclonev_lcell_comb \alu|Equal0~6 (
// Equation(s):
// \alu|Equal0~6_combout  = ( \alumuxB|Output[1]~4_combout  & ( (\idex|RVALUE1[1]~_Duplicate_2_q  & (!\idex|RVALUE1[2]~_Duplicate_2_q  $ (\alumuxB|Output[2]~3_combout ))) ) ) # ( !\alumuxB|Output[1]~4_combout  & ( (!\idex|RVALUE1[1]~_Duplicate_2_q  & 
// (!\idex|RVALUE1[2]~_Duplicate_2_q  $ (\alumuxB|Output[2]~3_combout ))) ) )

	.dataa(!\idex|RVALUE1[2]~_Duplicate_2_q ),
	.datab(!\idex|RVALUE1[1]~_Duplicate_2_q ),
	.datac(!\alumuxB|Output[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alumuxB|Output[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~6 .extended_lut = "off";
defparam \alu|Equal0~6 .lut_mask = 64'h8484848421212121;
defparam \alu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N36
cyclonev_lcell_comb \alu|Equal0~7 (
// Equation(s):
// \alu|Equal0~7_combout  = ( \alu|Equal0~1_combout  & ( \idex|RVALUE1[0]~_Duplicate_2_q  & ( (\alu|Equal0~6_combout  & (\alu|Equal0~4_combout  & (\alumuxB|Output[0]~5_combout  & \alu|Equal0~5_combout ))) ) ) ) # ( \alu|Equal0~1_combout  & ( 
// !\idex|RVALUE1[0]~_Duplicate_2_q  & ( (\alu|Equal0~6_combout  & (\alu|Equal0~4_combout  & (!\alumuxB|Output[0]~5_combout  & \alu|Equal0~5_combout ))) ) ) )

	.dataa(!\alu|Equal0~6_combout ),
	.datab(!\alu|Equal0~4_combout ),
	.datac(!\alumuxB|Output[0]~5_combout ),
	.datad(!\alu|Equal0~5_combout ),
	.datae(!\alu|Equal0~1_combout ),
	.dataf(!\idex|RVALUE1[0]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~7 .extended_lut = "off";
defparam \alu|Equal0~7 .lut_mask = 64'h0000001000000001;
defparam \alu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N24
cyclonev_lcell_comb \ctrlunit|PCSelect[0]~1 (
// Equation(s):
// \ctrlunit|PCSelect[0]~1_combout  = ( !\idex|OPCODE [1] & ( (!\idex|OPCODE [2] & (!\idex|OPCODE [3] & \idex|OPCODE [4])) ) )

	.dataa(!\idex|OPCODE [2]),
	.datab(!\idex|OPCODE [3]),
	.datac(!\idex|OPCODE [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|OPCODE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlunit|PCSelect[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlunit|PCSelect[0]~1 .extended_lut = "off";
defparam \ctrlunit|PCSelect[0]~1 .lut_mask = 64'h0808080800000000;
defparam \ctrlunit|PCSelect[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N9
cyclonev_lcell_comb \ctrlunit|PCSelect[0]~2 (
// Equation(s):
// \ctrlunit|PCSelect[0]~2_combout  = ( \ctrlunit|PCSelect[0]~1_combout  & ( !\idex|OPCODE [0] $ (((\alu|Equal0~7_combout  & (\alu|Equal0~0_combout  & \alu|Equal0~3_combout )))) ) ) # ( !\ctrlunit|PCSelect[0]~1_combout  )

	.dataa(!\alu|Equal0~7_combout ),
	.datab(!\alu|Equal0~0_combout ),
	.datac(!\idex|OPCODE [0]),
	.datad(!\alu|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\ctrlunit|PCSelect[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlunit|PCSelect[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlunit|PCSelect[0]~2 .extended_lut = "off";
defparam \ctrlunit|PCSelect[0]~2 .lut_mask = 64'hFFFFFFFFF0E1F0E1;
defparam \ctrlunit|PCSelect[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N53
dffeas \pcreg|DataOut[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[5]~feeder_combout ),
	.asdata(\insmem|NEWPC[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[5] .is_wysiwyg = "true";
defparam \pcreg|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N57
cyclonev_lcell_comb \insmem|mem~4106 (
// Equation(s):
// \insmem|mem~4106_combout  = ( !\pcreg|DataOut [4] & ( (!\pcreg|DataOut [5] & !\pcreg|DataOut [6]) ) )

	.dataa(!\pcreg|DataOut [5]),
	.datab(!\pcreg|DataOut [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4106 .extended_lut = "off";
defparam \insmem|mem~4106 .lut_mask = 64'h8888888800000000;
defparam \insmem|mem~4106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N57
cyclonev_lcell_comb \insmem|Equal0~3 (
// Equation(s):
// \insmem|Equal0~3_combout  = ( \insmem|mem~4108_combout  & ( \insmem|mem~4106_combout  ) ) # ( !\insmem|mem~4108_combout  & ( (\insmem|mem~4106_combout  & ((\insmem|mem~4110_combout ) # (\insmem|mem~4109_combout ))) ) )

	.dataa(!\insmem|mem~4109_combout ),
	.datab(gnd),
	.datac(!\insmem|mem~4110_combout ),
	.datad(!\insmem|mem~4106_combout ),
	.datae(gnd),
	.dataf(!\insmem|mem~4108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|Equal0~3 .extended_lut = "off";
defparam \insmem|Equal0~3 .lut_mask = 64'h005F005F00FF00FF;
defparam \insmem|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N18
cyclonev_lcell_comb \insmem|ended[0]~0 (
// Equation(s):
// \insmem|ended[0]~0_combout  = ( \insmem|ended [0] & ( \insmem|Equal0~1_combout  ) ) # ( !\insmem|ended [0] & ( \insmem|Equal0~1_combout  & ( (\insmem|mem~4099_combout  & (\insmem|Equal0~2_combout  & (!\insmem|Equal0~3_combout  & \insmem|Equal0~0_combout 
// ))) ) ) ) # ( \insmem|ended [0] & ( !\insmem|Equal0~1_combout  ) )

	.dataa(!\insmem|mem~4099_combout ),
	.datab(!\insmem|Equal0~2_combout ),
	.datac(!\insmem|Equal0~3_combout ),
	.datad(!\insmem|Equal0~0_combout ),
	.datae(!\insmem|ended [0]),
	.dataf(!\insmem|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|ended[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|ended[0]~0 .extended_lut = "off";
defparam \insmem|ended[0]~0 .lut_mask = 64'h0000FFFF0010FFFF;
defparam \insmem|ended[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N20
dffeas \insmem|ended[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|ended[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|ended [0]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|ended[0] .is_wysiwyg = "true";
defparam \insmem|ended[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y4_N4
dffeas \insmem|IMM[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|mem~4112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\insmem|ended [0]),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|IMM[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|IMM[2]~DUPLICATE .is_wysiwyg = "true";
defparam \insmem|IMM[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \insmem|NEWPC[3]~3 (
// Equation(s):
// \insmem|NEWPC[3]~3_combout  = ( \insmem|IMM[2]~DUPLICATE_q  & ( (\insmem|Add0~13_sumout ) # (\insmem|Equal1~0_combout ) ) ) # ( !\insmem|IMM[2]~DUPLICATE_q  & ( (!\insmem|Equal1~0_combout  & \insmem|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\insmem|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\insmem|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\insmem|IMM[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[3]~3 .extended_lut = "off";
defparam \insmem|NEWPC[3]~3 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \insmem|NEWPC[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N14
dffeas \pcreg|DataOut[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[3]~feeder_combout ),
	.asdata(\insmem|NEWPC[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[3] .is_wysiwyg = "true";
defparam \pcreg|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N3
cyclonev_lcell_comb \insmem|mem~4101 (
// Equation(s):
// \insmem|mem~4101_combout  = ( \pcreg|DataOut [4] & ( (!\pcreg|DataOut [1] & (!\pcreg|DataOut [0] & !\pcreg|DataOut [3])) ) ) # ( !\pcreg|DataOut [4] & ( (\pcreg|DataOut [1] & (!\pcreg|DataOut [0] & \pcreg|DataOut [3])) ) )

	.dataa(!\pcreg|DataOut [1]),
	.datab(gnd),
	.datac(!\pcreg|DataOut [0]),
	.datad(!\pcreg|DataOut [3]),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4101 .extended_lut = "off";
defparam \insmem|mem~4101 .lut_mask = 64'h00500050A000A000;
defparam \insmem|mem~4101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N3
cyclonev_lcell_comb \insmem|mem~4112 (
// Equation(s):
// \insmem|mem~4112_combout  = ( !\pcreg|DataOut [2] & ( (\insmem|mem~4097_combout  & \insmem|mem~4101_combout ) ) )

	.dataa(!\insmem|mem~4097_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\insmem|mem~4101_combout ),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4112 .extended_lut = "off";
defparam \insmem|mem~4112 .lut_mask = 64'h0055005500000000;
defparam \insmem|mem~4112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N5
dffeas \insmem|IMM[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|mem~4112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\insmem|ended [0]),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|IMM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|IMM[2] .is_wysiwyg = "true";
defparam \insmem|IMM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N4
dffeas \ifid|IMM[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[2] .is_wysiwyg = "true";
defparam \ifid|IMM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N11
dffeas \idex|IMMVALUE[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[2] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N3
cyclonev_lcell_comb \pcreg|DataOut[2]~feeder (
// Equation(s):
// \pcreg|DataOut[2]~feeder_combout  = \idex|IMMVALUE [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[2]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pcreg|DataOut[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N45
cyclonev_lcell_comb \insmem|NEWPC[2]~2 (
// Equation(s):
// \insmem|NEWPC[2]~2_combout  = ( \insmem|IMM[2]~DUPLICATE_q  & ( (\insmem|Add0~9_sumout ) # (\insmem|Equal1~0_combout ) ) ) # ( !\insmem|IMM[2]~DUPLICATE_q  & ( (!\insmem|Equal1~0_combout  & \insmem|Add0~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\insmem|Equal1~0_combout ),
	.datad(!\insmem|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\insmem|IMM[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[2]~2 .extended_lut = "off";
defparam \insmem|NEWPC[2]~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \insmem|NEWPC[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N5
dffeas \pcreg|DataOut[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[2]~feeder_combout ),
	.asdata(\insmem|NEWPC[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[2] .is_wysiwyg = "true";
defparam \pcreg|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N9
cyclonev_lcell_comb \insmem|mem~4111 (
// Equation(s):
// \insmem|mem~4111_combout  = ( \insmem|mem~4097_combout  & ( (!\pcreg|DataOut [2] & \insmem|mem~4100_combout ) ) )

	.dataa(!\pcreg|DataOut [2]),
	.datab(!\insmem|mem~4100_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|mem~4097_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4111 .extended_lut = "off";
defparam \insmem|mem~4111 .lut_mask = 64'h0000000022222222;
defparam \insmem|mem~4111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N10
dffeas \insmem|IMM[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|mem~4111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\insmem|ended [0]),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|IMM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|IMM[1] .is_wysiwyg = "true";
defparam \insmem|IMM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y7_N16
dffeas \ifid|IMM[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[1] .is_wysiwyg = "true";
defparam \ifid|IMM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N2
dffeas \idex|IMMVALUE[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[1] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N9
cyclonev_lcell_comb \pcreg|DataOut[1]~feeder (
// Equation(s):
// \pcreg|DataOut[1]~feeder_combout  = \idex|IMMVALUE [1]

	.dataa(!\idex|IMMVALUE [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[1]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \pcreg|DataOut[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N21
cyclonev_lcell_comb \insmem|NEWPC[1]~1 (
// Equation(s):
// \insmem|NEWPC[1]~1_combout  = (!\insmem|Equal1~0_combout  & ((\insmem|Add0~5_sumout ))) # (\insmem|Equal1~0_combout  & (\insmem|IMM [1]))

	.dataa(gnd),
	.datab(!\insmem|Equal1~0_combout ),
	.datac(!\insmem|IMM [1]),
	.datad(!\insmem|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[1]~1 .extended_lut = "off";
defparam \insmem|NEWPC[1]~1 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \insmem|NEWPC[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N11
dffeas \pcreg|DataOut[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[1]~feeder_combout ),
	.asdata(\insmem|NEWPC[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[1] .is_wysiwyg = "true";
defparam \pcreg|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N42
cyclonev_lcell_comb \insmem|mem~4105 (
// Equation(s):
// \insmem|mem~4105_combout  = ( \pcreg|DataOut [2] & ( (\pcreg|DataOut [1] & !\pcreg|DataOut [0]) ) ) # ( !\pcreg|DataOut [2] & ( (!\pcreg|DataOut [1] & (\pcreg|DataOut [0] & !\pcreg|DataOut [3])) # (\pcreg|DataOut [1] & (!\pcreg|DataOut [0])) ) )

	.dataa(!\pcreg|DataOut [1]),
	.datab(!\pcreg|DataOut [0]),
	.datac(!\pcreg|DataOut [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4105 .extended_lut = "off";
defparam \insmem|mem~4105 .lut_mask = 64'h6464646444444444;
defparam \insmem|mem~4105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N39
cyclonev_lcell_comb \insmem|UsableInstruc~0 (
// Equation(s):
// \insmem|UsableInstruc~0_combout  = ( !\insmem|ended [0] & ( (\insmem|mem~4105_combout  & \insmem|mem~4106_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\insmem|mem~4105_combout ),
	.datad(!\insmem|mem~4106_combout ),
	.datae(gnd),
	.dataf(!\insmem|ended [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|UsableInstruc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|UsableInstruc~0 .extended_lut = "off";
defparam \insmem|UsableInstruc~0 .lut_mask = 64'h000F000F00000000;
defparam \insmem|UsableInstruc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N40
dffeas \insmem|OpCode[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|UsableInstruc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|OpCode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|OpCode[0] .is_wysiwyg = "true";
defparam \insmem|OpCode[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \insmem|Equal1~0 (
// Equation(s):
// \insmem|Equal1~0_combout  = ( \insmem|OpCode [3] & ( (\insmem|OpCode [0] & (\insmem|OpCode [2] & (\insmem|OpCode [1] & !\insmem|OpCode [4]))) ) )

	.dataa(!\insmem|OpCode [0]),
	.datab(!\insmem|OpCode [2]),
	.datac(!\insmem|OpCode [1]),
	.datad(!\insmem|OpCode [4]),
	.datae(gnd),
	.dataf(!\insmem|OpCode [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|Equal1~0 .extended_lut = "off";
defparam \insmem|Equal1~0 .lut_mask = 64'h0000000001000100;
defparam \insmem|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N42
cyclonev_lcell_comb \insmem|NEWPC[0]~0 (
// Equation(s):
// \insmem|NEWPC[0]~0_combout  = ( \insmem|IMM [0] & ( (\insmem|Add0~1_sumout ) # (\insmem|Equal1~0_combout ) ) ) # ( !\insmem|IMM [0] & ( (!\insmem|Equal1~0_combout  & \insmem|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\insmem|Equal1~0_combout ),
	.datac(!\insmem|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|IMM [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[0]~0 .extended_lut = "off";
defparam \insmem|NEWPC[0]~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \insmem|NEWPC[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N8
dffeas \pcreg|DataOut[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[0]~feeder_combout ),
	.asdata(\insmem|NEWPC[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[0] .is_wysiwyg = "true";
defparam \pcreg|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N48
cyclonev_lcell_comb \insmem|mem~4099 (
// Equation(s):
// \insmem|mem~4099_combout  = ( \pcreg|DataOut [3] & ( \pcreg|DataOut [2] & ( (!\pcreg|DataOut [0] & (\pcreg|DataOut [1] & (\insmem|mem~4097_combout  & !\pcreg|DataOut [4]))) ) ) ) # ( !\pcreg|DataOut [3] & ( !\pcreg|DataOut [2] & ( (!\pcreg|DataOut [0] & 
// (!\pcreg|DataOut [1] & (\insmem|mem~4097_combout  & \pcreg|DataOut [4]))) ) ) )

	.dataa(!\pcreg|DataOut [0]),
	.datab(!\pcreg|DataOut [1]),
	.datac(!\insmem|mem~4097_combout ),
	.datad(!\pcreg|DataOut [4]),
	.datae(!\pcreg|DataOut [3]),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4099 .extended_lut = "off";
defparam \insmem|mem~4099 .lut_mask = 64'h0008000000000200;
defparam \insmem|mem~4099 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N43
dffeas \insmem|IMM[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|mem~4099_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\insmem|ended [0]),
	.sload(vcc),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|IMM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|IMM[4] .is_wysiwyg = "true";
defparam \insmem|IMM[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y7_N23
dffeas \ifid|IMM[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[4] .is_wysiwyg = "true";
defparam \ifid|IMM[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y7_N32
dffeas \idex|IMMVALUE[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[4] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N15
cyclonev_lcell_comb \pcreg|DataOut[4]~feeder (
// Equation(s):
// \pcreg|DataOut[4]~feeder_combout  = \idex|IMMVALUE [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[4]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pcreg|DataOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N48
cyclonev_lcell_comb \insmem|NEWPC[4]~4 (
// Equation(s):
// \insmem|NEWPC[4]~4_combout  = ( \insmem|Add0~17_sumout  & ( (!\insmem|Equal1~0_combout ) # (\insmem|IMM [4]) ) ) # ( !\insmem|Add0~17_sumout  & ( (\insmem|Equal1~0_combout  & \insmem|IMM [4]) ) )

	.dataa(gnd),
	.datab(!\insmem|Equal1~0_combout ),
	.datac(!\insmem|IMM [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[4]~4 .extended_lut = "off";
defparam \insmem|NEWPC[4]~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \insmem|NEWPC[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N17
dffeas \pcreg|DataOut[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[4]~feeder_combout ),
	.asdata(\insmem|NEWPC[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[4] .is_wysiwyg = "true";
defparam \pcreg|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N45
cyclonev_lcell_comb \insmem|Equal0~2 (
// Equation(s):
// \insmem|Equal0~2_combout  = ( !\pcreg|DataOut [3] & ( !\pcreg|DataOut [2] & ( (\insmem|mem~4097_combout  & (\pcreg|DataOut [4] & (!\pcreg|DataOut [1] & !\pcreg|DataOut [0]))) ) ) )

	.dataa(!\insmem|mem~4097_combout ),
	.datab(!\pcreg|DataOut [4]),
	.datac(!\pcreg|DataOut [1]),
	.datad(!\pcreg|DataOut [0]),
	.datae(!\pcreg|DataOut [3]),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|Equal0~2 .extended_lut = "off";
defparam \insmem|Equal0~2 .lut_mask = 64'h1000000000000000;
defparam \insmem|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N52
dffeas \insmem|IMM[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|Equal0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\insmem|ended [0]),
	.sload(vcc),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|IMM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|IMM[5] .is_wysiwyg = "true";
defparam \insmem|IMM[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N22
dffeas \ifid|IMM[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\insmem|IMM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ifid|IMM [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ifid|IMM[6] .is_wysiwyg = "true";
defparam \ifid|IMM[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N8
dffeas \idex|IMMVALUE[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ifid|IMM [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idex|IMMVALUE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \idex|IMMVALUE[6] .is_wysiwyg = "true";
defparam \idex|IMMVALUE[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N24
cyclonev_lcell_comb \pcreg|DataOut[6]~feeder (
// Equation(s):
// \pcreg|DataOut[6]~feeder_combout  = \idex|IMMVALUE [6]

	.dataa(gnd),
	.datab(!\idex|IMMVALUE [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[6]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \pcreg|DataOut[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N18
cyclonev_lcell_comb \insmem|Add0~25 (
// Equation(s):
// \insmem|Add0~25_sumout  = SUM(( \pcreg|DataOut [6] ) + ( GND ) + ( \insmem|Add0~22  ))
// \insmem|Add0~26  = CARRY(( \pcreg|DataOut [6] ) + ( GND ) + ( \insmem|Add0~22  ))

	.dataa(gnd),
	.datab(!\pcreg|DataOut [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~25_sumout ),
	.cout(\insmem|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~25 .extended_lut = "off";
defparam \insmem|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \insmem|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N27
cyclonev_lcell_comb \insmem|NEWPC[6]~6 (
// Equation(s):
// \insmem|NEWPC[6]~6_combout  = ( \insmem|Equal1~0_combout  & ( \insmem|Add0~25_sumout  & ( \insmem|IMM [5] ) ) ) # ( !\insmem|Equal1~0_combout  & ( \insmem|Add0~25_sumout  ) ) # ( \insmem|Equal1~0_combout  & ( !\insmem|Add0~25_sumout  & ( \insmem|IMM [5] ) 
// ) )

	.dataa(!\insmem|IMM [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\insmem|Equal1~0_combout ),
	.dataf(!\insmem|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[6]~6 .extended_lut = "off";
defparam \insmem|NEWPC[6]~6 .lut_mask = 64'h00005555FFFF5555;
defparam \insmem|NEWPC[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N26
dffeas \pcreg|DataOut[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[6]~feeder_combout ),
	.asdata(\insmem|NEWPC[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[6] .is_wysiwyg = "true";
defparam \pcreg|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N54
cyclonev_lcell_comb \insmem|mem~4097 (
// Equation(s):
// \insmem|mem~4097_combout  = ( !\pcreg|DataOut [5] & ( !\pcreg|DataOut [6] ) )

	.dataa(gnd),
	.datab(!\pcreg|DataOut [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4097_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4097 .extended_lut = "off";
defparam \insmem|mem~4097 .lut_mask = 64'hCCCCCCCC00000000;
defparam \insmem|mem~4097 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N0
cyclonev_lcell_comb \insmem|mem~4098 (
// Equation(s):
// \insmem|mem~4098_combout  = ( !\pcreg|DataOut [2] & ( (\insmem|mem~4097_combout  & \insmem|mem~4096_combout ) ) )

	.dataa(!\insmem|mem~4097_combout ),
	.datab(!\insmem|mem~4096_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcreg|DataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|mem~4098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|mem~4098 .extended_lut = "off";
defparam \insmem|mem~4098 .lut_mask = 64'h1111111100000000;
defparam \insmem|mem~4098 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N1
dffeas \insmem|IMM[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|mem~4098_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\insmem|ended [0]),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|IMM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|IMM[0] .is_wysiwyg = "true";
defparam \insmem|IMM[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N33
cyclonev_lcell_comb \pcreg|DataOut[7]~feeder (
// Equation(s):
// \pcreg|DataOut[7]~feeder_combout  = \idex|IMMVALUE [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\idex|IMMVALUE [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[7]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \pcreg|DataOut[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N34
dffeas \pcreg|DataOut[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[7]~feeder_combout ),
	.asdata(\insmem|NEWPC[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[7] .is_wysiwyg = "true";
defparam \pcreg|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N21
cyclonev_lcell_comb \insmem|Add0~29 (
// Equation(s):
// \insmem|Add0~29_sumout  = SUM(( \pcreg|DataOut [7] ) + ( GND ) + ( \insmem|Add0~26  ))
// \insmem|Add0~30  = CARRY(( \pcreg|DataOut [7] ) + ( GND ) + ( \insmem|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~29_sumout ),
	.cout(\insmem|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~29 .extended_lut = "off";
defparam \insmem|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N30
cyclonev_lcell_comb \insmem|NEWPC[7]~7 (
// Equation(s):
// \insmem|NEWPC[7]~7_combout  = (!\insmem|Equal1~0_combout  & (\insmem|Add0~29_sumout )) # (\insmem|Equal1~0_combout  & ((\insmem|IMM [5])))

	.dataa(!\insmem|Add0~29_sumout ),
	.datab(!\insmem|Equal1~0_combout ),
	.datac(!\insmem|IMM [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[7]~7 .extended_lut = "off";
defparam \insmem|NEWPC[7]~7 .lut_mask = 64'h4747474747474747;
defparam \insmem|NEWPC[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N39
cyclonev_lcell_comb \pcreg|DataOut[8]~feeder (
// Equation(s):
// \pcreg|DataOut[8]~feeder_combout  = \idex|IMMVALUE [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[8]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pcreg|DataOut[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N40
dffeas \pcreg|DataOut[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[8]~feeder_combout ),
	.asdata(\insmem|NEWPC[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[8] .is_wysiwyg = "true";
defparam \pcreg|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N24
cyclonev_lcell_comb \insmem|Add0~33 (
// Equation(s):
// \insmem|Add0~33_sumout  = SUM(( \pcreg|DataOut [8] ) + ( GND ) + ( \insmem|Add0~30  ))
// \insmem|Add0~34  = CARRY(( \pcreg|DataOut [8] ) + ( GND ) + ( \insmem|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~33_sumout ),
	.cout(\insmem|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~33 .extended_lut = "off";
defparam \insmem|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N36
cyclonev_lcell_comb \insmem|NEWPC[8]~8 (
// Equation(s):
// \insmem|NEWPC[8]~8_combout  = ( \insmem|Add0~33_sumout  & ( (!\insmem|Equal1~0_combout ) # (\insmem|IMM [5]) ) ) # ( !\insmem|Add0~33_sumout  & ( (\insmem|Equal1~0_combout  & \insmem|IMM [5]) ) )

	.dataa(gnd),
	.datab(!\insmem|Equal1~0_combout ),
	.datac(!\insmem|IMM [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[8]~8 .extended_lut = "off";
defparam \insmem|NEWPC[8]~8 .lut_mask = 64'h03030303CFCFCFCF;
defparam \insmem|NEWPC[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N3
cyclonev_lcell_comb \pcreg|DataOut[9]~feeder (
// Equation(s):
// \pcreg|DataOut[9]~feeder_combout  = \idex|IMMVALUE [9]

	.dataa(!\idex|IMMVALUE [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[9]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \pcreg|DataOut[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N4
dffeas \pcreg|DataOut[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[9]~feeder_combout ),
	.asdata(\insmem|NEWPC[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[9] .is_wysiwyg = "true";
defparam \pcreg|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N27
cyclonev_lcell_comb \insmem|Add0~37 (
// Equation(s):
// \insmem|Add0~37_sumout  = SUM(( \pcreg|DataOut [9] ) + ( GND ) + ( \insmem|Add0~34  ))
// \insmem|Add0~38  = CARRY(( \pcreg|DataOut [9] ) + ( GND ) + ( \insmem|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~37_sumout ),
	.cout(\insmem|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~37 .extended_lut = "off";
defparam \insmem|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N0
cyclonev_lcell_comb \insmem|NEWPC[9]~9 (
// Equation(s):
// \insmem|NEWPC[9]~9_combout  = ( \insmem|Add0~37_sumout  & ( (!\insmem|Equal1~0_combout ) # (\insmem|IMM [5]) ) ) # ( !\insmem|Add0~37_sumout  & ( (\insmem|IMM [5] & \insmem|Equal1~0_combout ) ) )

	.dataa(gnd),
	.datab(!\insmem|IMM [5]),
	.datac(!\insmem|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[9]~9 .extended_lut = "off";
defparam \insmem|NEWPC[9]~9 .lut_mask = 64'h03030303F3F3F3F3;
defparam \insmem|NEWPC[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N6
cyclonev_lcell_comb \pcreg|DataOut[10]~feeder (
// Equation(s):
// \pcreg|DataOut[10]~feeder_combout  = ( \idex|IMMVALUE [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[10]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N7
dffeas \pcreg|DataOut[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[10]~feeder_combout ),
	.asdata(\insmem|NEWPC[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[10] .is_wysiwyg = "true";
defparam \pcreg|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \insmem|Add0~41 (
// Equation(s):
// \insmem|Add0~41_sumout  = SUM(( \pcreg|DataOut [10] ) + ( GND ) + ( \insmem|Add0~38  ))
// \insmem|Add0~42  = CARRY(( \pcreg|DataOut [10] ) + ( GND ) + ( \insmem|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~41_sumout ),
	.cout(\insmem|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~41 .extended_lut = "off";
defparam \insmem|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N9
cyclonev_lcell_comb \insmem|NEWPC[10]~10 (
// Equation(s):
// \insmem|NEWPC[10]~10_combout  = ( \insmem|Add0~41_sumout  & ( (!\insmem|Equal1~0_combout ) # (\insmem|IMM [5]) ) ) # ( !\insmem|Add0~41_sumout  & ( (\insmem|Equal1~0_combout  & \insmem|IMM [5]) ) )

	.dataa(!\insmem|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\insmem|IMM [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[10]~10 .extended_lut = "off";
defparam \insmem|NEWPC[10]~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \insmem|NEWPC[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N45
cyclonev_lcell_comb \pcreg|DataOut[11]~feeder (
// Equation(s):
// \pcreg|DataOut[11]~feeder_combout  = ( \idex|IMMVALUE [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[11]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N46
dffeas \pcreg|DataOut[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[11]~feeder_combout ),
	.asdata(\insmem|NEWPC[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[11] .is_wysiwyg = "true";
defparam \pcreg|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N33
cyclonev_lcell_comb \insmem|Add0~45 (
// Equation(s):
// \insmem|Add0~45_sumout  = SUM(( \pcreg|DataOut [11] ) + ( GND ) + ( \insmem|Add0~42  ))
// \insmem|Add0~46  = CARRY(( \pcreg|DataOut [11] ) + ( GND ) + ( \insmem|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~45_sumout ),
	.cout(\insmem|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~45 .extended_lut = "off";
defparam \insmem|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N42
cyclonev_lcell_comb \insmem|NEWPC[11]~11 (
// Equation(s):
// \insmem|NEWPC[11]~11_combout  = ( \insmem|Add0~45_sumout  & ( (!\insmem|Equal1~0_combout ) # (\insmem|IMM [5]) ) ) # ( !\insmem|Add0~45_sumout  & ( (\insmem|IMM [5] & \insmem|Equal1~0_combout ) ) )

	.dataa(gnd),
	.datab(!\insmem|IMM [5]),
	.datac(!\insmem|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[11]~11 .extended_lut = "off";
defparam \insmem|NEWPC[11]~11 .lut_mask = 64'h03030303F3F3F3F3;
defparam \insmem|NEWPC[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N51
cyclonev_lcell_comb \pcreg|DataOut[12]~feeder (
// Equation(s):
// \pcreg|DataOut[12]~feeder_combout  = ( \idex|IMMVALUE [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[12]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N52
dffeas \pcreg|DataOut[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[12]~feeder_combout ),
	.asdata(\insmem|NEWPC[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[12] .is_wysiwyg = "true";
defparam \pcreg|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \insmem|Add0~49 (
// Equation(s):
// \insmem|Add0~49_sumout  = SUM(( \pcreg|DataOut [12] ) + ( GND ) + ( \insmem|Add0~46  ))
// \insmem|Add0~50  = CARRY(( \pcreg|DataOut [12] ) + ( GND ) + ( \insmem|Add0~46  ))

	.dataa(gnd),
	.datab(!\pcreg|DataOut [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~49_sumout ),
	.cout(\insmem|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~49 .extended_lut = "off";
defparam \insmem|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \insmem|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N48
cyclonev_lcell_comb \insmem|NEWPC[12]~12 (
// Equation(s):
// \insmem|NEWPC[12]~12_combout  = (!\insmem|Equal1~0_combout  & (\insmem|Add0~49_sumout )) # (\insmem|Equal1~0_combout  & ((\insmem|IMM [12])))

	.dataa(!\insmem|Add0~49_sumout ),
	.datab(gnd),
	.datac(!\insmem|IMM [12]),
	.datad(!\insmem|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[12]~12 .extended_lut = "off";
defparam \insmem|NEWPC[12]~12 .lut_mask = 64'h550F550F550F550F;
defparam \insmem|NEWPC[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N35
dffeas \insmem|IMM[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\insmem|mem~4114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\insmem|ended [0]),
	.sload(gnd),
	.ena(\insmem|IMM[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\insmem|IMM [13]),
	.prn(vcc));
// synopsys translate_off
defparam \insmem|IMM[13] .is_wysiwyg = "true";
defparam \insmem|IMM[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N0
cyclonev_lcell_comb \pcreg|DataOut[13]~feeder (
// Equation(s):
// \pcreg|DataOut[13]~feeder_combout  = \idex|IMMVALUE [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[13]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pcreg|DataOut[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N1
dffeas \pcreg|DataOut[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[13]~feeder_combout ),
	.asdata(\insmem|NEWPC[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[13] .is_wysiwyg = "true";
defparam \pcreg|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N39
cyclonev_lcell_comb \insmem|Add0~53 (
// Equation(s):
// \insmem|Add0~53_sumout  = SUM(( \pcreg|DataOut [13] ) + ( GND ) + ( \insmem|Add0~50  ))
// \insmem|Add0~54  = CARRY(( \pcreg|DataOut [13] ) + ( GND ) + ( \insmem|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~53_sumout ),
	.cout(\insmem|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~53 .extended_lut = "off";
defparam \insmem|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N15
cyclonev_lcell_comb \insmem|NEWPC[13]~13 (
// Equation(s):
// \insmem|NEWPC[13]~13_combout  = ( \insmem|Add0~53_sumout  & ( (!\insmem|Equal1~0_combout ) # (\insmem|IMM [13]) ) ) # ( !\insmem|Add0~53_sumout  & ( (\insmem|IMM [13] & \insmem|Equal1~0_combout ) ) )

	.dataa(!\insmem|IMM [13]),
	.datab(gnd),
	.datac(!\insmem|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[13]~13 .extended_lut = "off";
defparam \insmem|NEWPC[13]~13 .lut_mask = 64'h05050505F5F5F5F5;
defparam \insmem|NEWPC[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \pcreg|DataOut[14]~feeder (
// Equation(s):
// \pcreg|DataOut[14]~feeder_combout  = ( \idex|IMMVALUE [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[14]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N2
dffeas \pcreg|DataOut[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[14]~feeder_combout ),
	.asdata(\insmem|NEWPC[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[14] .is_wysiwyg = "true";
defparam \pcreg|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \insmem|Add0~57 (
// Equation(s):
// \insmem|Add0~57_sumout  = SUM(( \pcreg|DataOut [14] ) + ( GND ) + ( \insmem|Add0~54  ))
// \insmem|Add0~58  = CARRY(( \pcreg|DataOut [14] ) + ( GND ) + ( \insmem|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~57_sumout ),
	.cout(\insmem|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~57 .extended_lut = "off";
defparam \insmem|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N3
cyclonev_lcell_comb \insmem|NEWPC[14]~14 (
// Equation(s):
// \insmem|NEWPC[14]~14_combout  = (!\insmem|Equal1~0_combout  & ((\insmem|Add0~57_sumout ))) # (\insmem|Equal1~0_combout  & (\insmem|IMM [5]))

	.dataa(!\insmem|IMM [5]),
	.datab(!\insmem|Add0~57_sumout ),
	.datac(!\insmem|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[14]~14 .extended_lut = "off";
defparam \insmem|NEWPC[14]~14 .lut_mask = 64'h3535353535353535;
defparam \insmem|NEWPC[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N9
cyclonev_lcell_comb \pcreg|DataOut[15]~feeder (
// Equation(s):
// \pcreg|DataOut[15]~feeder_combout  = ( \idex|IMMVALUE [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[15]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N11
dffeas \pcreg|DataOut[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[15]~feeder_combout ),
	.asdata(\insmem|NEWPC[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[15] .is_wysiwyg = "true";
defparam \pcreg|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N45
cyclonev_lcell_comb \insmem|Add0~61 (
// Equation(s):
// \insmem|Add0~61_sumout  = SUM(( \pcreg|DataOut [15] ) + ( GND ) + ( \insmem|Add0~58  ))
// \insmem|Add0~62  = CARRY(( \pcreg|DataOut [15] ) + ( GND ) + ( \insmem|Add0~58  ))

	.dataa(!\pcreg|DataOut [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~61_sumout ),
	.cout(\insmem|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~61 .extended_lut = "off";
defparam \insmem|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \insmem|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \insmem|NEWPC[15]~15 (
// Equation(s):
// \insmem|NEWPC[15]~15_combout  = ( \insmem|Add0~61_sumout  & ( (!\insmem|Equal1~0_combout ) # (\insmem|IMM [5]) ) ) # ( !\insmem|Add0~61_sumout  & ( (\insmem|Equal1~0_combout  & \insmem|IMM [5]) ) )

	.dataa(gnd),
	.datab(!\insmem|Equal1~0_combout ),
	.datac(!\insmem|IMM [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[15]~15 .extended_lut = "off";
defparam \insmem|NEWPC[15]~15 .lut_mask = 64'h03030303CFCFCFCF;
defparam \insmem|NEWPC[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N45
cyclonev_lcell_comb \pcreg|DataOut[16]~feeder (
// Equation(s):
// \pcreg|DataOut[16]~feeder_combout  = \idex|IMMVALUE [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[16]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pcreg|DataOut[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N47
dffeas \pcreg|DataOut[16] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[16]~feeder_combout ),
	.asdata(\insmem|NEWPC[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[16] .is_wysiwyg = "true";
defparam \pcreg|DataOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \insmem|Add0~65 (
// Equation(s):
// \insmem|Add0~65_sumout  = SUM(( \pcreg|DataOut [16] ) + ( GND ) + ( \insmem|Add0~62  ))
// \insmem|Add0~66  = CARRY(( \pcreg|DataOut [16] ) + ( GND ) + ( \insmem|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~65_sumout ),
	.cout(\insmem|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~65 .extended_lut = "off";
defparam \insmem|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \insmem|NEWPC[16]~16 (
// Equation(s):
// \insmem|NEWPC[16]~16_combout  = ( \insmem|IMM [5] & ( (\insmem|Add0~65_sumout ) # (\insmem|Equal1~0_combout ) ) ) # ( !\insmem|IMM [5] & ( (!\insmem|Equal1~0_combout  & \insmem|Add0~65_sumout ) ) )

	.dataa(gnd),
	.datab(!\insmem|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\insmem|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\insmem|IMM [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[16]~16 .extended_lut = "off";
defparam \insmem|NEWPC[16]~16 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \insmem|NEWPC[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N33
cyclonev_lcell_comb \pcreg|DataOut[17]~feeder (
// Equation(s):
// \pcreg|DataOut[17]~feeder_combout  = ( \idex|IMMVALUE [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[17]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N34
dffeas \pcreg|DataOut[17] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[17]~feeder_combout ),
	.asdata(\insmem|NEWPC[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[17] .is_wysiwyg = "true";
defparam \pcreg|DataOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N51
cyclonev_lcell_comb \insmem|Add0~69 (
// Equation(s):
// \insmem|Add0~69_sumout  = SUM(( \pcreg|DataOut [17] ) + ( GND ) + ( \insmem|Add0~66  ))
// \insmem|Add0~70  = CARRY(( \pcreg|DataOut [17] ) + ( GND ) + ( \insmem|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~69_sumout ),
	.cout(\insmem|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~69 .extended_lut = "off";
defparam \insmem|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \insmem|NEWPC[17]~17 (
// Equation(s):
// \insmem|NEWPC[17]~17_combout  = (!\insmem|Equal1~0_combout  & (\insmem|Add0~69_sumout )) # (\insmem|Equal1~0_combout  & ((\insmem|JADDR [17])))

	.dataa(!\insmem|Add0~69_sumout ),
	.datab(!\insmem|JADDR [17]),
	.datac(!\insmem|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[17]~17 .extended_lut = "off";
defparam \insmem|NEWPC[17]~17 .lut_mask = 64'h5353535353535353;
defparam \insmem|NEWPC[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N9
cyclonev_lcell_comb \pcreg|DataOut[18]~feeder (
// Equation(s):
// \pcreg|DataOut[18]~feeder_combout  = ( \idex|IMMVALUE [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[18]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N10
dffeas \pcreg|DataOut[18] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[18]~feeder_combout ),
	.asdata(\insmem|NEWPC[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[18] .is_wysiwyg = "true";
defparam \pcreg|DataOut[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N54
cyclonev_lcell_comb \insmem|Add0~73 (
// Equation(s):
// \insmem|Add0~73_sumout  = SUM(( \pcreg|DataOut [18] ) + ( GND ) + ( \insmem|Add0~70  ))
// \insmem|Add0~74  = CARRY(( \pcreg|DataOut [18] ) + ( GND ) + ( \insmem|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~73_sumout ),
	.cout(\insmem|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~73 .extended_lut = "off";
defparam \insmem|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \insmem|NEWPC[18]~18 (
// Equation(s):
// \insmem|NEWPC[18]~18_combout  = (!\insmem|Equal1~0_combout  & (\insmem|Add0~73_sumout )) # (\insmem|Equal1~0_combout  & ((\insmem|JADDR [18])))

	.dataa(gnd),
	.datab(!\insmem|Add0~73_sumout ),
	.datac(!\insmem|Equal1~0_combout ),
	.datad(!\insmem|JADDR [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[18]~18 .extended_lut = "off";
defparam \insmem|NEWPC[18]~18 .lut_mask = 64'h303F303F303F303F;
defparam \insmem|NEWPC[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N21
cyclonev_lcell_comb \pcreg|DataOut[19]~feeder (
// Equation(s):
// \pcreg|DataOut[19]~feeder_combout  = \idex|IMMVALUE [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[19]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pcreg|DataOut[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N23
dffeas \pcreg|DataOut[19] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[19]~feeder_combout ),
	.asdata(\insmem|NEWPC[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[19] .is_wysiwyg = "true";
defparam \pcreg|DataOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N57
cyclonev_lcell_comb \insmem|Add0~77 (
// Equation(s):
// \insmem|Add0~77_sumout  = SUM(( \pcreg|DataOut [19] ) + ( GND ) + ( \insmem|Add0~74  ))
// \insmem|Add0~78  = CARRY(( \pcreg|DataOut [19] ) + ( GND ) + ( \insmem|Add0~74  ))

	.dataa(!\pcreg|DataOut [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~77_sumout ),
	.cout(\insmem|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~77 .extended_lut = "off";
defparam \insmem|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \insmem|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N18
cyclonev_lcell_comb \insmem|NEWPC[19]~19 (
// Equation(s):
// \insmem|NEWPC[19]~19_combout  = (!\insmem|Equal1~0_combout  & ((\insmem|Add0~77_sumout ))) # (\insmem|Equal1~0_combout  & (\insmem|IMM [5]))

	.dataa(gnd),
	.datab(!\insmem|Equal1~0_combout ),
	.datac(!\insmem|IMM [5]),
	.datad(!\insmem|Add0~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[19]~19 .extended_lut = "off";
defparam \insmem|NEWPC[19]~19 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \insmem|NEWPC[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N54
cyclonev_lcell_comb \pcreg|DataOut[20]~feeder (
// Equation(s):
// \pcreg|DataOut[20]~feeder_combout  = \idex|IMMVALUE [16]

	.dataa(gnd),
	.datab(!\idex|IMMVALUE [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[20]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \pcreg|DataOut[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N55
dffeas \pcreg|DataOut[20] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[20]~feeder_combout ),
	.asdata(\insmem|NEWPC[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[20] .is_wysiwyg = "true";
defparam \pcreg|DataOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N0
cyclonev_lcell_comb \insmem|Add0~81 (
// Equation(s):
// \insmem|Add0~81_sumout  = SUM(( \pcreg|DataOut [20] ) + ( GND ) + ( \insmem|Add0~78  ))
// \insmem|Add0~82  = CARRY(( \pcreg|DataOut [20] ) + ( GND ) + ( \insmem|Add0~78  ))

	.dataa(gnd),
	.datab(!\pcreg|DataOut [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~81_sumout ),
	.cout(\insmem|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~81 .extended_lut = "off";
defparam \insmem|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \insmem|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N57
cyclonev_lcell_comb \insmem|NEWPC[20]~20 (
// Equation(s):
// \insmem|NEWPC[20]~20_combout  = ( \insmem|Add0~81_sumout  & ( (!\insmem|Equal1~0_combout ) # (\insmem|IMM [5]) ) ) # ( !\insmem|Add0~81_sumout  & ( (\insmem|IMM [5] & \insmem|Equal1~0_combout ) ) )

	.dataa(!\insmem|IMM [5]),
	.datab(gnd),
	.datac(!\insmem|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[20]~20 .extended_lut = "off";
defparam \insmem|NEWPC[20]~20 .lut_mask = 64'h05050505F5F5F5F5;
defparam \insmem|NEWPC[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \pcreg|DataOut[21]~feeder (
// Equation(s):
// \pcreg|DataOut[21]~feeder_combout  = \idex|IMMVALUE [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[21]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pcreg|DataOut[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N35
dffeas \pcreg|DataOut[21] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[21]~feeder_combout ),
	.asdata(\insmem|NEWPC[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[21] .is_wysiwyg = "true";
defparam \pcreg|DataOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N3
cyclonev_lcell_comb \insmem|Add0~85 (
// Equation(s):
// \insmem|Add0~85_sumout  = SUM(( \pcreg|DataOut [21] ) + ( GND ) + ( \insmem|Add0~82  ))
// \insmem|Add0~86  = CARRY(( \pcreg|DataOut [21] ) + ( GND ) + ( \insmem|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~85_sumout ),
	.cout(\insmem|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~85 .extended_lut = "off";
defparam \insmem|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N30
cyclonev_lcell_comb \insmem|NEWPC[21]~21 (
// Equation(s):
// \insmem|NEWPC[21]~21_combout  = (!\insmem|Equal1~0_combout  & (\insmem|Add0~85_sumout )) # (\insmem|Equal1~0_combout  & ((\insmem|IMM [5])))

	.dataa(!\insmem|Add0~85_sumout ),
	.datab(!\insmem|Equal1~0_combout ),
	.datac(!\insmem|IMM [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[21]~21 .extended_lut = "off";
defparam \insmem|NEWPC[21]~21 .lut_mask = 64'h4747474747474747;
defparam \insmem|NEWPC[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N15
cyclonev_lcell_comb \pcreg|DataOut[22]~feeder (
// Equation(s):
// \pcreg|DataOut[22]~feeder_combout  = ( \idex|IMMVALUE [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[22]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N17
dffeas \pcreg|DataOut[22] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[22]~feeder_combout ),
	.asdata(\insmem|NEWPC[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[22] .is_wysiwyg = "true";
defparam \pcreg|DataOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \insmem|Add0~89 (
// Equation(s):
// \insmem|Add0~89_sumout  = SUM(( \pcreg|DataOut [22] ) + ( GND ) + ( \insmem|Add0~86  ))
// \insmem|Add0~90  = CARRY(( \pcreg|DataOut [22] ) + ( GND ) + ( \insmem|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~89_sumout ),
	.cout(\insmem|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~89 .extended_lut = "off";
defparam \insmem|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \insmem|NEWPC[22]~22 (
// Equation(s):
// \insmem|NEWPC[22]~22_combout  = ( \insmem|Equal1~0_combout  & ( \insmem|JADDR [17] ) ) # ( !\insmem|Equal1~0_combout  & ( \insmem|Add0~89_sumout  ) )

	.dataa(gnd),
	.datab(!\insmem|JADDR [17]),
	.datac(!\insmem|Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\insmem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[22]~22 .extended_lut = "off";
defparam \insmem|NEWPC[22]~22 .lut_mask = 64'h0F0F0F0F33333333;
defparam \insmem|NEWPC[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N51
cyclonev_lcell_comb \pcreg|DataOut[23]~feeder (
// Equation(s):
// \pcreg|DataOut[23]~feeder_combout  = ( \idex|IMMVALUE [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[23]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N53
dffeas \pcreg|DataOut[23] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[23]~feeder_combout ),
	.asdata(\insmem|NEWPC[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[23] .is_wysiwyg = "true";
defparam \pcreg|DataOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N9
cyclonev_lcell_comb \insmem|Add0~93 (
// Equation(s):
// \insmem|Add0~93_sumout  = SUM(( \pcreg|DataOut [23] ) + ( GND ) + ( \insmem|Add0~90  ))
// \insmem|Add0~94  = CARRY(( \pcreg|DataOut [23] ) + ( GND ) + ( \insmem|Add0~90  ))

	.dataa(!\pcreg|DataOut [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~93_sumout ),
	.cout(\insmem|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~93 .extended_lut = "off";
defparam \insmem|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \insmem|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \insmem|NEWPC[23]~23 (
// Equation(s):
// \insmem|NEWPC[23]~23_combout  = (!\insmem|Equal1~0_combout  & (\insmem|Add0~93_sumout )) # (\insmem|Equal1~0_combout  & ((\insmem|JADDR [23])))

	.dataa(!\insmem|Equal1~0_combout ),
	.datab(!\insmem|Add0~93_sumout ),
	.datac(!\insmem|JADDR [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[23]~23 .extended_lut = "off";
defparam \insmem|NEWPC[23]~23 .lut_mask = 64'h2727272727272727;
defparam \insmem|NEWPC[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N39
cyclonev_lcell_comb \pcreg|DataOut[24]~feeder (
// Equation(s):
// \pcreg|DataOut[24]~feeder_combout  = \idex|IMMVALUE [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[24]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pcreg|DataOut[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N41
dffeas \pcreg|DataOut[24] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[24]~feeder_combout ),
	.asdata(\insmem|NEWPC[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[24] .is_wysiwyg = "true";
defparam \pcreg|DataOut[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N12
cyclonev_lcell_comb \insmem|Add0~97 (
// Equation(s):
// \insmem|Add0~97_sumout  = SUM(( \pcreg|DataOut [24] ) + ( GND ) + ( \insmem|Add0~94  ))
// \insmem|Add0~98  = CARRY(( \pcreg|DataOut [24] ) + ( GND ) + ( \insmem|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~97_sumout ),
	.cout(\insmem|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~97 .extended_lut = "off";
defparam \insmem|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N57
cyclonev_lcell_comb \insmem|NEWPC[24]~24 (
// Equation(s):
// \insmem|NEWPC[24]~24_combout  = ( \insmem|IMM [12] & ( (\insmem|Add0~97_sumout ) # (\insmem|Equal1~0_combout ) ) ) # ( !\insmem|IMM [12] & ( (!\insmem|Equal1~0_combout  & \insmem|Add0~97_sumout ) ) )

	.dataa(!\insmem|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\insmem|Add0~97_sumout ),
	.datad(gnd),
	.datae(!\insmem|IMM [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[24]~24 .extended_lut = "off";
defparam \insmem|NEWPC[24]~24 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \insmem|NEWPC[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N15
cyclonev_lcell_comb \pcreg|DataOut[25]~feeder (
// Equation(s):
// \pcreg|DataOut[25]~feeder_combout  = \idex|IMMVALUE [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[25]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pcreg|DataOut[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N16
dffeas \pcreg|DataOut[25] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[25]~feeder_combout ),
	.asdata(\insmem|NEWPC[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[25] .is_wysiwyg = "true";
defparam \pcreg|DataOut[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N15
cyclonev_lcell_comb \insmem|Add0~101 (
// Equation(s):
// \insmem|Add0~101_sumout  = SUM(( \pcreg|DataOut [25] ) + ( GND ) + ( \insmem|Add0~98  ))
// \insmem|Add0~102  = CARRY(( \pcreg|DataOut [25] ) + ( GND ) + ( \insmem|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~101_sumout ),
	.cout(\insmem|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~101 .extended_lut = "off";
defparam \insmem|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N12
cyclonev_lcell_comb \insmem|NEWPC[25]~25 (
// Equation(s):
// \insmem|NEWPC[25]~25_combout  = (!\insmem|Equal1~0_combout  & (\insmem|Add0~101_sumout )) # (\insmem|Equal1~0_combout  & ((\insmem|IMM [5])))

	.dataa(!\insmem|Add0~101_sumout ),
	.datab(!\insmem|Equal1~0_combout ),
	.datac(!\insmem|IMM [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[25]~25 .extended_lut = "off";
defparam \insmem|NEWPC[25]~25 .lut_mask = 64'h4747474747474747;
defparam \insmem|NEWPC[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N51
cyclonev_lcell_comb \pcreg|DataOut[26]~feeder (
// Equation(s):
// \pcreg|DataOut[26]~feeder_combout  = \idex|IMMVALUE [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\idex|IMMVALUE [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[26]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pcreg|DataOut[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N52
dffeas \pcreg|DataOut[26] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[26]~feeder_combout ),
	.asdata(\insmem|NEWPC[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[26] .is_wysiwyg = "true";
defparam \pcreg|DataOut[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \insmem|Add0~105 (
// Equation(s):
// \insmem|Add0~105_sumout  = SUM(( \pcreg|DataOut [26] ) + ( GND ) + ( \insmem|Add0~102  ))
// \insmem|Add0~106  = CARRY(( \pcreg|DataOut [26] ) + ( GND ) + ( \insmem|Add0~102  ))

	.dataa(gnd),
	.datab(!\pcreg|DataOut [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~105_sumout ),
	.cout(\insmem|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~105 .extended_lut = "off";
defparam \insmem|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \insmem|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \insmem|NEWPC[26]~26 (
// Equation(s):
// \insmem|NEWPC[26]~26_combout  = (!\insmem|Equal1~0_combout  & (\insmem|Add0~105_sumout )) # (\insmem|Equal1~0_combout  & ((\insmem|IMM [5])))

	.dataa(!\insmem|Add0~105_sumout ),
	.datab(!\insmem|Equal1~0_combout ),
	.datac(!\insmem|IMM [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[26]~26 .extended_lut = "off";
defparam \insmem|NEWPC[26]~26 .lut_mask = 64'h4747474747474747;
defparam \insmem|NEWPC[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \pcreg|DataOut[27]~feeder (
// Equation(s):
// \pcreg|DataOut[27]~feeder_combout  = ( \idex|IMMVALUE [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[27]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N56
dffeas \pcreg|DataOut[27] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[27]~feeder_combout ),
	.asdata(\insmem|NEWPC[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[27] .is_wysiwyg = "true";
defparam \pcreg|DataOut[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N21
cyclonev_lcell_comb \insmem|Add0~109 (
// Equation(s):
// \insmem|Add0~109_sumout  = SUM(( \pcreg|DataOut [27] ) + ( GND ) + ( \insmem|Add0~106  ))
// \insmem|Add0~110  = CARRY(( \pcreg|DataOut [27] ) + ( GND ) + ( \insmem|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~109_sumout ),
	.cout(\insmem|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~109 .extended_lut = "off";
defparam \insmem|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N45
cyclonev_lcell_comb \insmem|NEWPC[27]~27 (
// Equation(s):
// \insmem|NEWPC[27]~27_combout  = ( \insmem|OpCode [4] & ( \insmem|Add0~109_sumout  ) ) # ( !\insmem|OpCode [4] & ( \insmem|Add0~109_sumout  & ( (!\insmem|OpCode [1]) # ((!\insmem|OpCode [2]) # ((!\insmem|OpCode [0]) # (!\insmem|OpCode [3]))) ) ) )

	.dataa(!\insmem|OpCode [1]),
	.datab(!\insmem|OpCode [2]),
	.datac(!\insmem|OpCode [0]),
	.datad(!\insmem|OpCode [3]),
	.datae(!\insmem|OpCode [4]),
	.dataf(!\insmem|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[27]~27 .extended_lut = "off";
defparam \insmem|NEWPC[27]~27 .lut_mask = 64'h00000000FFFEFFFF;
defparam \insmem|NEWPC[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N3
cyclonev_lcell_comb \pcreg|DataOut[28]~feeder (
// Equation(s):
// \pcreg|DataOut[28]~feeder_combout  = ( \idex|IMMVALUE [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[28]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N5
dffeas \pcreg|DataOut[28] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[28]~feeder_combout ),
	.asdata(\insmem|NEWPC[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[28] .is_wysiwyg = "true";
defparam \pcreg|DataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \insmem|Add0~113 (
// Equation(s):
// \insmem|Add0~113_sumout  = SUM(( \pcreg|DataOut [28] ) + ( GND ) + ( \insmem|Add0~110  ))
// \insmem|Add0~114  = CARRY(( \pcreg|DataOut [28] ) + ( GND ) + ( \insmem|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~113_sumout ),
	.cout(\insmem|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~113 .extended_lut = "off";
defparam \insmem|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \insmem|NEWPC[28]~28 (
// Equation(s):
// \insmem|NEWPC[28]~28_combout  = ( \insmem|OpCode [4] & ( \insmem|Add0~113_sumout  ) ) # ( !\insmem|OpCode [4] & ( \insmem|Add0~113_sumout  & ( (!\insmem|OpCode [1]) # ((!\insmem|OpCode [2]) # ((!\insmem|OpCode [3]) # (!\insmem|OpCode [0]))) ) ) )

	.dataa(!\insmem|OpCode [1]),
	.datab(!\insmem|OpCode [2]),
	.datac(!\insmem|OpCode [3]),
	.datad(!\insmem|OpCode [0]),
	.datae(!\insmem|OpCode [4]),
	.dataf(!\insmem|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[28]~28 .extended_lut = "off";
defparam \insmem|NEWPC[28]~28 .lut_mask = 64'h00000000FFFEFFFF;
defparam \insmem|NEWPC[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \pcreg|DataOut[29]~feeder (
// Equation(s):
// \pcreg|DataOut[29]~feeder_combout  = ( \idex|IMMVALUE [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[29]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N38
dffeas \pcreg|DataOut[29] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[29]~feeder_combout ),
	.asdata(\insmem|NEWPC[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[29] .is_wysiwyg = "true";
defparam \pcreg|DataOut[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N27
cyclonev_lcell_comb \insmem|Add0~117 (
// Equation(s):
// \insmem|Add0~117_sumout  = SUM(( \pcreg|DataOut [29] ) + ( GND ) + ( \insmem|Add0~114  ))
// \insmem|Add0~118  = CARRY(( \pcreg|DataOut [29] ) + ( GND ) + ( \insmem|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~117_sumout ),
	.cout(\insmem|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~117 .extended_lut = "off";
defparam \insmem|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N51
cyclonev_lcell_comb \insmem|NEWPC[29]~29 (
// Equation(s):
// \insmem|NEWPC[29]~29_combout  = ( \insmem|OpCode [4] & ( \insmem|Add0~117_sumout  ) ) # ( !\insmem|OpCode [4] & ( \insmem|Add0~117_sumout  & ( (!\insmem|OpCode [1]) # ((!\insmem|OpCode [0]) # ((!\insmem|OpCode [2]) # (!\insmem|OpCode [3]))) ) ) )

	.dataa(!\insmem|OpCode [1]),
	.datab(!\insmem|OpCode [0]),
	.datac(!\insmem|OpCode [2]),
	.datad(!\insmem|OpCode [3]),
	.datae(!\insmem|OpCode [4]),
	.dataf(!\insmem|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[29]~29 .extended_lut = "off";
defparam \insmem|NEWPC[29]~29 .lut_mask = 64'h00000000FFFEFFFF;
defparam \insmem|NEWPC[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N45
cyclonev_lcell_comb \pcreg|DataOut[30]~feeder (
// Equation(s):
// \pcreg|DataOut[30]~feeder_combout  = ( \idex|IMMVALUE [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[30]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N47
dffeas \pcreg|DataOut[30] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[30]~feeder_combout ),
	.asdata(\insmem|NEWPC[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[30] .is_wysiwyg = "true";
defparam \pcreg|DataOut[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N30
cyclonev_lcell_comb \insmem|Add0~121 (
// Equation(s):
// \insmem|Add0~121_sumout  = SUM(( \pcreg|DataOut [30] ) + ( GND ) + ( \insmem|Add0~118  ))
// \insmem|Add0~122  = CARRY(( \pcreg|DataOut [30] ) + ( GND ) + ( \insmem|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~121_sumout ),
	.cout(\insmem|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~121 .extended_lut = "off";
defparam \insmem|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \insmem|NEWPC[30]~30 (
// Equation(s):
// \insmem|NEWPC[30]~30_combout  = ( \insmem|OpCode [4] & ( \insmem|OpCode [2] & ( \insmem|Add0~121_sumout  ) ) ) # ( !\insmem|OpCode [4] & ( \insmem|OpCode [2] & ( (\insmem|Add0~121_sumout  & ((!\insmem|OpCode [3]) # ((!\insmem|OpCode [0]) # 
// (!\insmem|OpCode [1])))) ) ) ) # ( \insmem|OpCode [4] & ( !\insmem|OpCode [2] & ( \insmem|Add0~121_sumout  ) ) ) # ( !\insmem|OpCode [4] & ( !\insmem|OpCode [2] & ( \insmem|Add0~121_sumout  ) ) )

	.dataa(!\insmem|OpCode [3]),
	.datab(!\insmem|OpCode [0]),
	.datac(!\insmem|OpCode [1]),
	.datad(!\insmem|Add0~121_sumout ),
	.datae(!\insmem|OpCode [4]),
	.dataf(!\insmem|OpCode [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[30]~30 .extended_lut = "off";
defparam \insmem|NEWPC[30]~30 .lut_mask = 64'h00FF00FF00FE00FF;
defparam \insmem|NEWPC[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N39
cyclonev_lcell_comb \pcreg|DataOut[31]~feeder (
// Equation(s):
// \pcreg|DataOut[31]~feeder_combout  = ( \idex|IMMVALUE [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\idex|IMMVALUE [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcreg|DataOut[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcreg|DataOut[31]~feeder .extended_lut = "off";
defparam \pcreg|DataOut[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcreg|DataOut[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N41
dffeas \pcreg|DataOut[31] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\pcreg|DataOut[31]~feeder_combout ),
	.asdata(\insmem|NEWPC[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(\ctrlunit|PCSelect[0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg|DataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg|DataOut[31] .is_wysiwyg = "true";
defparam \pcreg|DataOut[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N33
cyclonev_lcell_comb \insmem|Add0~125 (
// Equation(s):
// \insmem|Add0~125_sumout  = SUM(( \pcreg|DataOut [31] ) + ( GND ) + ( \insmem|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg|DataOut [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\insmem|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\insmem|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|Add0~125 .extended_lut = "off";
defparam \insmem|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \insmem|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \insmem|NEWPC[31]~31 (
// Equation(s):
// \insmem|NEWPC[31]~31_combout  = ( \insmem|OpCode [4] & ( \insmem|Add0~125_sumout  ) ) # ( !\insmem|OpCode [4] & ( \insmem|Add0~125_sumout  & ( (!\insmem|OpCode [1]) # ((!\insmem|OpCode [0]) # ((!\insmem|OpCode [3]) # (!\insmem|OpCode [2]))) ) ) )

	.dataa(!\insmem|OpCode [1]),
	.datab(!\insmem|OpCode [0]),
	.datac(!\insmem|OpCode [3]),
	.datad(!\insmem|OpCode [2]),
	.datae(!\insmem|OpCode [4]),
	.dataf(!\insmem|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\insmem|NEWPC[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \insmem|NEWPC[31]~31 .extended_lut = "off";
defparam \insmem|NEWPC[31]~31 .lut_mask = 64'h00000000FFFEFFFF;
defparam \insmem|NEWPC[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y58_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
