### 13.1 8位带进位加法器

```verilog
module adder_8(cout, sum, a, b, cin);
	output cout;
    output [0:7] sum;
    input cin;
    input [0:7] a, b;
    
    assign {cout, sum} = a + b + cin;
endmodule
```

### 13.2 指令译码电路

```verilog
`define plus	3'd0
`define minus	3'd1
`define band	3'd2
`define bor		3'd3
`define unegate	3'd4

module alu(out, opcode, a, b);
    input [2:0] opcode;
    input [7:0] a, b;
    output reg [7:0] out;
    
    always@(opcode, a, b)
        begin
            case(opcode)
                `plus: 		out = a + b;
                `minus: 	out = a - b;
                `band:		out = a & b;
                `bor:		out = a | b;
                `unegate:	out = ~a;
                default:	out = 8'hx;
            endcase
        end
endmodule
```

### 13.3 排序电路 使用task

```verilog
module sort4(ra, rb, rc, rd, a, b, c, d);
    parameter t = 3;
    input [t:0] a, b, c, d;
    output reg [t:0] ra, rb, rc, rd;
    
    always@(a, b, c, d)
        begin: local
            reg [t:0] va, vb, vc, vd;
            {va, vb, vc, vd} = {a, b, c ,d};
            sort2(va, vc);
            sort2(vb, vd);
            sort2(va, vb);
            sort2(vb, vc);
            sort2(vc, vd);
            {ra, rb, rc, rd} = {va, vb, vc, vd};
        end
    
    task sort2:
        inout [t:0] x, y;
        reg [t:0] tmp;
        if(x<y)
            begin
                tmp = x;
                x = y;
                y = tmp;
            end
    endtask
endmodule
```

### 13.6 8-3编码器 使用for

```verilog
module encoder(none_on, out ,in);
    input [7:0] in;
    output reg none_on;
    output reg [2:0] out;
    
    integer i;
    
    always@(*)
        begin
            out = 0;
            none_on = 1;
            for(i=0; i<8; i=i+1)
                begin
                    if(in[i])
                        begin
                        	out = i;
                        	none_on = 0;
                        end
                end
        end
    
endmodule
```

### 13.9 三态输出驱动器

#### 描述实现

```verilog
module trist1(out, in, enable);
    input in, enable;
    output out;
    
    always@(*)
        begin
           	out = enable? in: 1'bz; 
        end
endmodule
```

#### 原语实现

```verilog
module trist2(out, in, enable);
   	input in, enable;
    output out;
    
    bufifl mybuf(out, in, enable);
endmodule
```

### 13.10 三态双向驱动器

```verilog
module bidir(tri_inout, out, in, en, b);
    inout tri_inout;
    input in, en, b;
    output out;
    
    assign tri_inout = en? in : 1'bz;	//注意这里的in是给三态门的输出端赋的值
    assign out = tri_inout ^ b;			//这是三态门读入外部值的端口
    								//这里的b似乎是用于控制三态门是否反向输出
endmodule
```

### 13.11 触发器

```verilog
module dff(clk, data, q);
	input clk, data;
    output reg q;
    
    always@(posedge clk)
    begin
       q <= data; 
    end
endmodule
```

### 13.12 电平敏感型锁存器

```verilog
module latch(clk, data, q);
    input clk, data;
    output reg q;
    
	assign q = clk? data: q;
endmodule
```

### 13.13 带置位和复位的电平敏感型锁存器

```verilog
module latch(clk, data, set, reset, q);
    input clk, data, set, reset;
    output reg q;
    
    assign q = reset? 0 : (set? 1 : (clk? data : q));
endmodule
```

### 13.15 移位寄存器

```verilog
module shifter(clk, clr, din, dout);
    input clk, clr, din;
    output reg [7:0] dout;
    
    always@(clk)
        begin
            if(~clr)
                dout <= 0;
            else
                begin
                    dout <= {dout<<1 , din};
                end
        end
    
endmodule
```

