$date
	Tue Aug  6 14:46:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab3B_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module ab $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#40
1!
1%
#80
0%
1$
#120
1"
0!
1%
#160
0"
1!
0%
0$
1#
#200
1"
0!
1%
#240
0%
1$
#260
0"
1!
0#
#280
1"
1%
1#
#320
