
VERILOG_SOURCES = $(wildcard *.sv) $(wildcard *.v)
TRACK_YML = track.yml
include ../../rules.mk