Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan  8 10:55:35 2025
| Host         : FENRIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lock_timing_summary_routed.rpt -pb lock_timing_summary_routed.pb -rpx lock_timing_summary_routed.rpx -warn_on_violation
| Design       : lock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     137         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (325)
5. checking no_input_delay (7)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (156)
--------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: clk_div/clk_slow_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_ctrl/usr_in_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (325)
--------------------------------------------------
 There are 325 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  356          inf        0.000                      0                  356           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           356 Endpoints
Min Delay           356 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_ctrl/usr_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digits[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.082ns  (logic 5.116ns (42.340%)  route 6.966ns (57.660%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  state_ctrl/usr_in_reg_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  state_ctrl/usr_in_reg_reg[1]/Q
                         net (fo=11, routed)          1.319     1.775    state_ctrl/usr_in[1]
    SLICE_X4Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.899 r  state_ctrl/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.899    display_ctrl/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.431 r  display_ctrl/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.431    display_ctrl/eqOp_inferred__0/i__carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.588 f  display_ctrl/eqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          0.861     3.449    state_ctrl/CO[0]
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.329     3.778 r  state_ctrl/digits_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.786     8.564    digits_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    12.082 r  digits_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.082    digits[6]
    K2                                                                r  digits[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_ctrl/usr_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.245ns  (logic 5.272ns (46.885%)  route 5.973ns (53.115%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  state_ctrl/usr_in_reg_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  state_ctrl/usr_in_reg_reg[1]/Q
                         net (fo=11, routed)          1.319     1.775    state_ctrl/usr_in[1]
    SLICE_X4Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.899 r  state_ctrl/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.899    display_ctrl/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.431 r  display_ctrl/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.431    display_ctrl/eqOp_inferred__0/i__carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.588 f  display_ctrl/eqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          1.169     3.757    state_ctrl/CO[0]
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.329     4.086 r  state_ctrl/segments_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.430     4.516    state_ctrl/segments_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y75          LUT4 (Prop_lut4_I3_O)        0.124     4.640 r  state_ctrl/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.055     7.695    segments_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.245 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.245    segments[3]
    K13                                                               r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_ctrl/usr_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.061ns  (logic 5.299ns (47.909%)  route 5.762ns (52.091%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  state_ctrl/usr_in_reg_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  state_ctrl/usr_in_reg_reg[1]/Q
                         net (fo=11, routed)          1.319     1.775    state_ctrl/usr_in[1]
    SLICE_X4Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.899 r  state_ctrl/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.899    display_ctrl/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.431 r  display_ctrl/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.431    display_ctrl/eqOp_inferred__0/i__carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.588 f  display_ctrl/eqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          1.235     3.823    state_ctrl/CO[0]
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.329     4.152 r  state_ctrl/segments_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.698     4.849    state_ctrl/segments_OBUF[5]_inst_i_3_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I1_O)        0.124     4.973 r  state_ctrl/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.510     7.484    segments_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.061 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.061    segments[0]
    T10                                                               r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_ctrl/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.021ns  (logic 4.445ns (40.334%)  route 6.576ns (59.666%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  state_ctrl/current_state_reg[1]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  state_ctrl/current_state_reg[1]/Q
                         net (fo=33, routed)          1.733     2.189    state_ctrl/current_state[1]
    SLICE_X3Y76          LUT5 (Prop_lut5_I3_O)        0.124     2.313 r  state_ctrl/segments_OBUF[4]_inst_i_5/O
                         net (fo=9, routed)           0.871     3.184    state_ctrl/segments_OBUF[4]_inst_i_5_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     3.308 r  state_ctrl/segments_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           1.027     4.335    state_ctrl/segments_OBUF[2]_inst_i_6_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.124     4.459 r  state_ctrl/segments_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.632     5.091    state_ctrl/segments_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     5.215 r  state_ctrl/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.312     7.528    segments_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.021 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.021    segments[2]
    K16                                                               r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_ctrl/usr_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.469ns  (logic 5.277ns (50.412%)  route 5.191ns (49.588%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  state_ctrl/usr_in_reg_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  state_ctrl/usr_in_reg_reg[1]/Q
                         net (fo=11, routed)          1.319     1.775    state_ctrl/usr_in[1]
    SLICE_X4Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.899 r  state_ctrl/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.899    display_ctrl/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.431 r  display_ctrl/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.431    display_ctrl/eqOp_inferred__0/i__carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.588 f  display_ctrl/eqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          0.807     3.395    state_ctrl/CO[0]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.329     3.724 r  state_ctrl/segments_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.581     4.305    state_ctrl/segments_OBUF[1]_inst_i_6_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  state_ctrl/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.484     6.913    segments_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.469 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.469    segments[1]
    R10                                                               r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_ctrl/usr_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.443ns  (logic 5.259ns (50.362%)  route 5.184ns (49.638%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  state_ctrl/usr_in_reg_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  state_ctrl/usr_in_reg_reg[1]/Q
                         net (fo=11, routed)          1.319     1.775    state_ctrl/usr_in[1]
    SLICE_X4Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.899 r  state_ctrl/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.899    display_ctrl/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.431 r  display_ctrl/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.431    display_ctrl/eqOp_inferred__0/i__carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.588 f  display_ctrl/eqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          0.859     3.447    state_ctrl/CO[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.329     3.776 r  state_ctrl/segments_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.744     4.521    state_ctrl/segments_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.124     4.645 r  state_ctrl/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.261     6.906    segments_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.443 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.443    segments[6]
    L18                                                               r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_ctrl/usr_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digits[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.286ns  (logic 5.172ns (50.285%)  route 5.114ns (49.715%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  state_ctrl/usr_in_reg_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  state_ctrl/usr_in_reg_reg[1]/Q
                         net (fo=11, routed)          1.319     1.775    state_ctrl/usr_in[1]
    SLICE_X4Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.899 r  state_ctrl/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.899    display_ctrl/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.431 r  display_ctrl/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.431    display_ctrl/eqOp_inferred__0/i__carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.588 r  display_ctrl/eqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          1.510     4.099    state_ctrl/CO[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.329     4.428 r  state_ctrl/digits_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.284     6.712    digits_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    10.286 r  digits_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.286    digits[2]
    T9                                                                r  digits[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_ctrl/usr_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digits[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.277ns  (logic 5.151ns (50.126%)  route 5.126ns (49.874%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  state_ctrl/usr_in_reg_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  state_ctrl/usr_in_reg_reg[1]/Q
                         net (fo=11, routed)          1.319     1.775    state_ctrl/usr_in[1]
    SLICE_X4Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.899 r  state_ctrl/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.899    display_ctrl/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.431 r  display_ctrl/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.431    display_ctrl/eqOp_inferred__0/i__carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.588 f  display_ctrl/eqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          1.524     4.112    state_ctrl/CO[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.329     4.441 r  state_ctrl/digits_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.282     6.724    digits_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    10.277 r  digits_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.277    digits[7]
    U13                                                               r  digits[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_ctrl/usr_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.246ns  (logic 5.283ns (51.558%)  route 4.963ns (48.442%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  state_ctrl/usr_in_reg_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  state_ctrl/usr_in_reg_reg[1]/Q
                         net (fo=11, routed)          1.319     1.775    state_ctrl/usr_in[1]
    SLICE_X4Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.899 r  state_ctrl/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.899    display_ctrl/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.431 r  display_ctrl/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.431    display_ctrl/eqOp_inferred__0/i__carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.588 f  display_ctrl/eqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          1.235     3.823    state_ctrl/CO[0]
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.329     4.152 r  state_ctrl/segments_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.315     4.467    state_ctrl/segments_OBUF[5]_inst_i_3_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124     4.591 r  state_ctrl/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.094     6.685    segments_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.246 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.246    segments[5]
    T11                                                               r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_ctrl/usr_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.096ns  (logic 5.256ns (52.056%)  route 4.840ns (47.944%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  state_ctrl/usr_in_reg_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  state_ctrl/usr_in_reg_reg[1]/Q
                         net (fo=11, routed)          1.319     1.775    state_ctrl/usr_in[1]
    SLICE_X4Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.899 r  state_ctrl/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.899    display_ctrl/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.431 r  display_ctrl/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.431    display_ctrl/eqOp_inferred__0/i__carry_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.588 f  display_ctrl/eqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=15, routed)          0.860     3.448    state_ctrl/CO[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I2_O)        0.329     3.777 r  state_ctrl/segments_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.798     4.575    state_ctrl/segments_OBUF[4]_inst_i_3_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124     4.699 r  state_ctrl/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.863     6.562    segments_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.096 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.096    segments[4]
    P15                                                               r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_debouncer/deb_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_debouncer/count_shift_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.088%)  route 0.144ns (52.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  btn_debouncer/deb_state_reg/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  btn_debouncer/deb_state_reg/Q
                         net (fo=35, routed)          0.144     0.272    btn_debouncer/deb_state_reg_n_0
    SLICE_X6Y79          FDRE                                         r  btn_debouncer/count_shift_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_debouncer/deb_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_debouncer/count_shift_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.088%)  route 0.144ns (52.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  btn_debouncer/deb_state_reg/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  btn_debouncer/deb_state_reg/Q
                         net (fo=35, routed)          0.144     0.272    btn_debouncer/deb_state_reg_n_0
    SLICE_X6Y79          FDRE                                         r  btn_debouncer/count_shift_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_debouncer/deb_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_debouncer/count_shift_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.088%)  route 0.144ns (52.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  btn_debouncer/deb_state_reg/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  btn_debouncer/deb_state_reg/Q
                         net (fo=35, routed)          0.144     0.272    btn_debouncer/deb_state_reg_n_0
    SLICE_X6Y79          FDRE                                         r  btn_debouncer/count_shift_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_debouncer/deb_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_debouncer/count_shift_reg[16]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.088%)  route 0.144ns (52.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  btn_debouncer/deb_state_reg/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  btn_debouncer/deb_state_reg/Q
                         net (fo=35, routed)          0.144     0.272    btn_debouncer/deb_state_reg_n_0
    SLICE_X6Y79          FDRE                                         r  btn_debouncer/count_shift_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_ctrl/tone_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_ctrl/tone_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE                         0.000     0.000 r  state_ctrl/tone_counter_reg[6]/C
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_ctrl/tone_counter_reg[6]/Q
                         net (fo=2, routed)           0.122     0.263    state_ctrl/tone_counter_reg[6]
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  state_ctrl/tone_counter[6]_i_3/O
                         net (fo=1, routed)           0.000     0.308    state_ctrl/p_0_in__0__0[6]
    SLICE_X7Y80          FDRE                                         r  state_ctrl/tone_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_ctrl/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_ctrl/usr_in_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.074%)  route 0.134ns (41.926%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  state_ctrl/current_state_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_ctrl/current_state_reg[0]/Q
                         net (fo=40, routed)          0.134     0.275    state_ctrl/current_state[0]
    SLICE_X1Y77          LUT6 (Prop_lut6_I3_O)        0.045     0.320 r  state_ctrl/usr_in_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.320    state_ctrl/usr_in_reg[5]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  state_ctrl/usr_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_ctrl/tone_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_ctrl/tone_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE                         0.000     0.000 r  state_ctrl/tone_counter_reg[0]/C
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_ctrl/tone_counter_reg[0]/Q
                         net (fo=8, routed)           0.147     0.288    state_ctrl/tone_counter_reg[0]
    SLICE_X7Y79          LUT6 (Prop_lut6_I2_O)        0.045     0.333 r  state_ctrl/tone_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.333    state_ctrl/p_0_in__0__0[5]
    SLICE_X7Y79          FDRE                                         r  state_ctrl/tone_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_debouncer/deb_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_debouncer/count_shift_reg[17]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.128ns (37.904%)  route 0.210ns (62.096%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  btn_debouncer/deb_state_reg/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  btn_debouncer/deb_state_reg/Q
                         net (fo=35, routed)          0.210     0.338    btn_debouncer/deb_state_reg_n_0
    SLICE_X6Y80          FDRE                                         r  btn_debouncer/count_shift_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_debouncer/deb_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_debouncer/count_shift_reg[18]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.128ns (37.904%)  route 0.210ns (62.096%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  btn_debouncer/deb_state_reg/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  btn_debouncer/deb_state_reg/Q
                         net (fo=35, routed)          0.210     0.338    btn_debouncer/deb_state_reg_n_0
    SLICE_X6Y80          FDRE                                         r  btn_debouncer/count_shift_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_debouncer/deb_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_debouncer/count_shift_reg[19]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.128ns (37.904%)  route 0.210ns (62.096%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE                         0.000     0.000 r  btn_debouncer/deb_state_reg/C
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  btn_debouncer/deb_state_reg/Q
                         net (fo=35, routed)          0.210     0.338    btn_debouncer/deb_state_reg_n_0
    SLICE_X6Y80          FDRE                                         r  btn_debouncer/count_shift_reg[19]/CE
  -------------------------------------------------------------------    -------------------





