

================================================================
== Vivado HLS Report for 'FFT0'
================================================================
* Date:           Sun May 24 12:19:44 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        FFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.604 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65| 0.650 us | 0.650 us |   65|   65|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_label1  |       64|       64|         4|          -|          -|    16|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pass_shift_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %pass_shift)"   --->   Operation 6 'read' 'pass_shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%index_shift_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %index_shift)"   --->   Operation 7 'read' 'index_shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pass_check_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %pass_check)"   --->   Operation 8 'read' 'pass_check_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FFT_stage_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %FFT_stage)"   --->   Operation 9 'read' 'FFT_stage_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pass_shift_cast = zext i4 %pass_shift_read to i32"   --->   Operation 10 'zext' 'pass_shift_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%index_shift_cast = zext i4 %index_shift_read to i32"   --->   Operation 11 'zext' 'index_shift_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%FFT_stage_cast1 = zext i6 %FFT_stage_read to i32"   --->   Operation 12 'zext' 'FFT_stage_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i6 %FFT_stage_read to i5" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 13 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.36ns)   --->   "%add_ln33 = add i5 -1, %trunc_ln33" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 14 'add' 'add_ln33' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %add_ln33 to i32" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 15 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i6 %pass_check_read to i5" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:35]   --->   Operation 16 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.36ns)   --->   "%add_ln35 = add i5 -1, %trunc_ln35" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:35]   --->   Operation 17 'add' 'add_ln35' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %add_ln35 to i32" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:35]   --->   Operation 18 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.18ns)   --->   "br label %1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:26]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 5.42>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%butterfly_span_0 = phi i32 [ 0, %0 ], [ %select_ln33, %_ifconv ]" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 20 'phi' 'butterfly_span_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%butterfly_pass_0 = phi i32 [ 0, %0 ], [ %butterfly_pass_2, %_ifconv ]"   --->   Operation 21 'phi' 'butterfly_pass_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %_ifconv ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.12ns)   --->   "%icmp_ln26 = icmp eq i5 %i_0, -16" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:26]   --->   Operation 23 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%i = add i5 %i_0, 1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:26]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %2, label %_ifconv" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:26]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.36ns)   --->   "%index = shl i32 %butterfly_span_0, %index_shift_cast" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:27]   --->   Operation 27 'shl' 'index' <Predicate = (!icmp_ln26)> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node Ulimit)   --->   "%shl_ln28 = shl i32 %butterfly_pass_0, %pass_shift_cast" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:28]   --->   Operation 28 'shl' 'shl_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.36ns) (out node of the LUT)   --->   "%Ulimit = add nsw i32 %butterfly_span_0, %shl_ln28" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:28]   --->   Operation 29 'add' 'Ulimit' <Predicate = (!icmp_ln26)> <Delay = 2.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.63ns)   --->   "%Llimit = add nsw i32 %Ulimit, %FFT_stage_cast1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:29]   --->   Operation 30 'add' 'Llimit' <Predicate = (!icmp_ln26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i32 %index to i64" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 31 'sext' 'sext_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%W_M_real_V_addr = getelementptr [16 x i10]* @W_M_real_V, i64 0, i64 %sext_ln30" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 32 'getelementptr' 'W_M_real_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%W_M_imag_V_addr = getelementptr [16 x i9]* @W_M_imag_V, i64 0, i64 %sext_ln30" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 33 'getelementptr' 'W_M_imag_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i32 %Llimit to i64" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 34 'sext' 'sext_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%data_IN_M_real_V_ad = getelementptr [32 x i16]* %data_IN_M_real_V, i64 0, i64 %sext_ln30_1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 35 'getelementptr' 'data_IN_M_real_V_ad' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%data_IN_M_imag_V_ad = getelementptr [32 x i16]* %data_IN_M_imag_V, i64 0, i64 %sext_ln30_1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 36 'getelementptr' 'data_IN_M_imag_V_ad' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.66ns)   --->   "%p_r_M_real_V = load i10* %W_M_real_V_addr, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 37 'load' 'p_r_M_real_V' <Predicate = (!icmp_ln26)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_2 : Operation 38 [2/2] (2.66ns)   --->   "%p_r_M_imag_V = load i9* %W_M_imag_V_addr, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 38 'load' 'p_r_M_imag_V' <Predicate = (!icmp_ln26)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_2 : Operation 39 [2/2] (1.42ns)   --->   "%data_IN_M_real_V_lo = load i16* %data_IN_M_real_V_ad, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 39 'load' 'data_IN_M_real_V_lo' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 40 [2/2] (1.42ns)   --->   "%data_IN_M_imag_V_lo = load i16* %data_IN_M_imag_V_ad, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 40 'load' 'data_IN_M_imag_V_lo' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/1] (1.57ns)   --->   "%icmp_ln33 = icmp slt i32 %butterfly_span_0, %zext_ln33" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 41 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln26)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.63ns)   --->   "%butterfly_span = add nsw i32 %butterfly_span_0, 1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:34]   --->   Operation 42 'add' 'butterfly_span' <Predicate = (!icmp_ln26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.57ns)   --->   "%icmp_ln35 = icmp slt i32 %butterfly_pass_0, %zext_ln35" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:35]   --->   Operation 43 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln26)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.63ns)   --->   "%butterfly_pass = add nsw i32 %butterfly_pass_0, 1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:36]   --->   Operation 44 'add' 'butterfly_pass' <Predicate = (!icmp_ln26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node butterfly_pass_2)   --->   "%butterfly_pass_1 = select i1 %icmp_ln35, i32 %butterfly_pass, i32 0" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:35]   --->   Operation 45 'select' 'butterfly_pass_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.61ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i32 %butterfly_span, i32 0" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 46 'select' 'select_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.61ns) (out node of the LUT)   --->   "%butterfly_pass_2 = select i1 %icmp_ln33, i32 %butterfly_pass_0, i32 %butterfly_pass_1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 47 'select' 'butterfly_pass_2' <Predicate = (!icmp_ln26)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:41]   --->   Operation 48 'ret' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.25>
ST_3 : Operation 49 [1/2] (2.66ns)   --->   "%p_r_M_real_V = load i10* %W_M_real_V_addr, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 49 'load' 'p_r_M_real_V' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_3 : Operation 50 [1/2] (2.66ns)   --->   "%p_r_M_imag_V = load i9* %W_M_imag_V_addr, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 50 'load' 'p_r_M_imag_V' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_3 : Operation 51 [1/2] (1.42ns)   --->   "%data_IN_M_real_V_lo = load i16* %data_IN_M_real_V_ad, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 51 'load' 'data_IN_M_real_V_lo' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/2] (1.42ns)   --->   "%data_IN_M_imag_V_lo = load i16* %data_IN_M_imag_V_ad, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 52 'load' 'data_IN_M_imag_V_lo' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %p_r_M_real_V to i24" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 53 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %data_IN_M_real_V_lo to i24" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 54 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i9 %p_r_M_imag_V to i24" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 55 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (5.59ns) (root node of the DSP)   --->   "%mul_ln700 = mul i24 %sext_ln1118, %sext_ln1118_1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 56 'mul' 'mul_ln700' <Predicate = true> <Delay = 5.59> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (5.59ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i24 %sext_ln1118_1, %sext_ln1118_2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 57 'mul' 'mul_ln1192' <Predicate = true> <Delay = 5.59> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i32 %Ulimit to i64" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 58 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%data_IN_M_real_V_ad_1 = getelementptr [32 x i16]* %data_IN_M_real_V, i64 0, i64 %sext_ln31" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 59 'getelementptr' 'data_IN_M_real_V_ad_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%data_IN_M_imag_V_ad_1 = getelementptr [32 x i16]* %data_IN_M_imag_V, i64 0, i64 %sext_ln31" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 60 'getelementptr' 'data_IN_M_imag_V_ad_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (1.42ns)   --->   "%p_Val2_6 = load i16* %data_IN_M_real_V_ad_1, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 61 'load' 'p_Val2_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 62 [2/2] (1.42ns)   --->   "%p_Val2_7 = load i16* %data_IN_M_imag_V_ad_1, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 62 'load' 'p_Val2_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 8.60>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %data_IN_M_imag_V_lo to i24" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 63 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.84ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i24 %sext_ln1118_2, %sext_ln1118_3" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 64 'mul' 'mul_ln1193' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (2.75ns) (root node of the DSP)   --->   "%ret_V = sub i24 %mul_ln700, %mul_ln1193" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 65 'sub' 'ret_V' <Predicate = true> <Delay = 2.75> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_r_V = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %ret_V, i32 8, i32 23)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 66 'partselect' 'p_r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.84ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln700_1 = mul i24 %sext_ln1118, %sext_ln1118_3" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 67 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (2.75ns) (root node of the DSP)   --->   "%ret_V_1 = add i24 %mul_ln1192, %mul_ln700_1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 68 'add' 'ret_V_1' <Predicate = true> <Delay = 2.75> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %ret_V_1, i32 8, i32 23)" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 69 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (1.42ns)   --->   "%p_Val2_6 = load i16* %data_IN_M_real_V_ad_1, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 70 'load' 'p_Val2_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 71 [1/2] (1.42ns)   --->   "%p_Val2_7 = load i16* %data_IN_M_imag_V_ad_1, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 71 'load' 'p_Val2_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 72 [1/1] (1.58ns)   --->   "%sub_ln703 = sub i16 %p_Val2_6, %p_r_V" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 72 'sub' 'sub_ln703' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.58ns)   --->   "%sub_ln703_1 = sub i16 %p_Val2_7, %p_Val2_5" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 73 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%data_OUT_M_real_V_a = getelementptr [32 x i16]* %data_OUT_M_real_V, i64 0, i64 %sext_ln30_1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 74 'getelementptr' 'data_OUT_M_real_V_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.42ns)   --->   "store i16 %sub_ln703, i16* %data_OUT_M_real_V_a, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 75 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_V_a = getelementptr [32 x i16]* %data_OUT_M_imag_V, i64 0, i64 %sext_ln30_1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 76 'getelementptr' 'data_OUT_M_imag_V_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.42ns)   --->   "store i16 %sub_ln703_1, i16* %data_OUT_M_imag_V_a, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 77 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 78 [1/1] (1.58ns)   --->   "%add_ln703 = add i16 %p_Val2_6, %p_r_V" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:32]   --->   Operation 78 'add' 'add_ln703' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.58ns)   --->   "%add_ln703_1 = add i16 %p_Val2_7, %p_Val2_5" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:32]   --->   Operation 79 'add' 'add_ln703_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1) nounwind" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:26]   --->   Operation 80 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%data_OUT_M_real_V_a_1 = getelementptr [32 x i16]* %data_OUT_M_real_V, i64 0, i64 %sext_ln31" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:32]   --->   Operation 81 'getelementptr' 'data_OUT_M_real_V_a_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.42ns)   --->   "store i16 %add_ln703, i16* %data_OUT_M_real_V_a_1, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:32]   --->   Operation 82 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_V_a_1 = getelementptr [32 x i16]* %data_OUT_M_imag_V, i64 0, i64 %sext_ln31" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:32]   --->   Operation 83 'getelementptr' 'data_OUT_M_imag_V_a_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.42ns)   --->   "store i16 %add_ln703_1, i16* %data_OUT_M_imag_V_a_1, align 2" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:32]   --->   Operation 84 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br label %1" [../teach-fpga/01-fft/vhls/fixed/fft.cpp:26]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	wire read on port 'pass_check' [15]  (0 ns)
	'add' operation ('add_ln35', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:35) [24]  (1.37 ns)

 <State 2>: 5.42ns
The critical path consists of the following:
	'phi' operation ('butterfly_span_0', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:33) with incoming values : ('select_ln33', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:33) [28]  (0 ns)
	'add' operation ('Ulimit', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:28) [39]  (2.36 ns)
	'add' operation ('Llimit', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:29) [40]  (1.63 ns)
	'getelementptr' operation ('data_IN_M_real_V_ad', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:30) [45]  (0 ns)
	'load' operation ('__y._M_real.V', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:30) on array 'data_IN_M_real_V' [49]  (1.43 ns)

 <State 3>: 8.25ns
The critical path consists of the following:
	'load' operation ('__x._M_real.V', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:30) on array 'W_M_real_V' [47]  (2.66 ns)
	'mul' operation of DSP[55] ('mul_ln700', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:30) [55]  (5.59 ns)

 <State 4>: 8.6ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('mul_ln1193', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:30) [56]  (2.84 ns)
	'sub' operation of DSP[57] ('ret.V', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:30) [57]  (2.75 ns)
	'sub' operation ('complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:31) [68]  (1.59 ns)
	'store' operation ('store_ln31', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:31) of variable 'complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:31 on array 'data_OUT_M_real_V' [71]  (1.43 ns)

 <State 5>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('data_OUT_M_real_V_a_1', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:32) [76]  (0 ns)
	'store' operation ('store_ln32', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:32) of variable 'complex<ap_fixed<16, 8, 5, 3, 0> >._M_real.V', ../teach-fpga/01-fft/vhls/fixed/fft.cpp:32 on array 'data_OUT_M_real_V' [77]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
