#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* I2C_I2C_FF */
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* I2C_SCL */
I2C_SCL__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
I2C_SCL__0__MASK EQU 0x04
I2C_SCL__0__PC EQU CYREG_PRT0_PC2
I2C_SCL__0__PORT EQU 0
I2C_SCL__0__SHIFT EQU 2
I2C_SCL__AG EQU CYREG_PRT0_AG
I2C_SCL__AMUX EQU CYREG_PRT0_AMUX
I2C_SCL__BIE EQU CYREG_PRT0_BIE
I2C_SCL__BIT_MASK EQU CYREG_PRT0_BIT_MASK
I2C_SCL__BYP EQU CYREG_PRT0_BYP
I2C_SCL__CTL EQU CYREG_PRT0_CTL
I2C_SCL__DM0 EQU CYREG_PRT0_DM0
I2C_SCL__DM1 EQU CYREG_PRT0_DM1
I2C_SCL__DM2 EQU CYREG_PRT0_DM2
I2C_SCL__DR EQU CYREG_PRT0_DR
I2C_SCL__INP_DIS EQU CYREG_PRT0_INP_DIS
I2C_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
I2C_SCL__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
I2C_SCL__LCD_EN EQU CYREG_PRT0_LCD_EN
I2C_SCL__MASK EQU 0x04
I2C_SCL__PORT EQU 0
I2C_SCL__PRT EQU CYREG_PRT0_PRT
I2C_SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
I2C_SCL__PS EQU CYREG_PRT0_PS
I2C_SCL__SHIFT EQU 2
I2C_SCL__SLW EQU CYREG_PRT0_SLW

/* I2C_SDA */
I2C_SDA__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
I2C_SDA__0__MASK EQU 0x08
I2C_SDA__0__PC EQU CYREG_PRT0_PC3
I2C_SDA__0__PORT EQU 0
I2C_SDA__0__SHIFT EQU 3
I2C_SDA__AG EQU CYREG_PRT0_AG
I2C_SDA__AMUX EQU CYREG_PRT0_AMUX
I2C_SDA__BIE EQU CYREG_PRT0_BIE
I2C_SDA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
I2C_SDA__BYP EQU CYREG_PRT0_BYP
I2C_SDA__CTL EQU CYREG_PRT0_CTL
I2C_SDA__DM0 EQU CYREG_PRT0_DM0
I2C_SDA__DM1 EQU CYREG_PRT0_DM1
I2C_SDA__DM2 EQU CYREG_PRT0_DM2
I2C_SDA__DR EQU CYREG_PRT0_DR
I2C_SDA__INP_DIS EQU CYREG_PRT0_INP_DIS
I2C_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
I2C_SDA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
I2C_SDA__LCD_EN EQU CYREG_PRT0_LCD_EN
I2C_SDA__MASK EQU 0x08
I2C_SDA__PORT EQU 0
I2C_SDA__PRT EQU CYREG_PRT0_PRT
I2C_SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
I2C_SDA__PS EQU CYREG_PRT0_PS
I2C_SDA__SHIFT EQU 3
I2C_SDA__SLW EQU CYREG_PRT0_SLW

/* GPS_Rx */
GPS_Rx__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
GPS_Rx__0__MASK EQU 0x10
GPS_Rx__0__PC EQU CYREG_PRT1_PC4
GPS_Rx__0__PORT EQU 1
GPS_Rx__0__SHIFT EQU 4
GPS_Rx__AG EQU CYREG_PRT1_AG
GPS_Rx__AMUX EQU CYREG_PRT1_AMUX
GPS_Rx__BIE EQU CYREG_PRT1_BIE
GPS_Rx__BIT_MASK EQU CYREG_PRT1_BIT_MASK
GPS_Rx__BYP EQU CYREG_PRT1_BYP
GPS_Rx__CTL EQU CYREG_PRT1_CTL
GPS_Rx__DM0 EQU CYREG_PRT1_DM0
GPS_Rx__DM1 EQU CYREG_PRT1_DM1
GPS_Rx__DM2 EQU CYREG_PRT1_DM2
GPS_Rx__DR EQU CYREG_PRT1_DR
GPS_Rx__INP_DIS EQU CYREG_PRT1_INP_DIS
GPS_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
GPS_Rx__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
GPS_Rx__LCD_EN EQU CYREG_PRT1_LCD_EN
GPS_Rx__MASK EQU 0x10
GPS_Rx__PORT EQU 1
GPS_Rx__PRT EQU CYREG_PRT1_PRT
GPS_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
GPS_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
GPS_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
GPS_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
GPS_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
GPS_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
GPS_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
GPS_Rx__PS EQU CYREG_PRT1_PS
GPS_Rx__SHIFT EQU 4
GPS_Rx__SLW EQU CYREG_PRT1_SLW

/* GPS_Tx */
GPS_Tx__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
GPS_Tx__0__MASK EQU 0x08
GPS_Tx__0__PC EQU CYREG_PRT1_PC3
GPS_Tx__0__PORT EQU 1
GPS_Tx__0__SHIFT EQU 3
GPS_Tx__AG EQU CYREG_PRT1_AG
GPS_Tx__AMUX EQU CYREG_PRT1_AMUX
GPS_Tx__BIE EQU CYREG_PRT1_BIE
GPS_Tx__BIT_MASK EQU CYREG_PRT1_BIT_MASK
GPS_Tx__BYP EQU CYREG_PRT1_BYP
GPS_Tx__CTL EQU CYREG_PRT1_CTL
GPS_Tx__DM0 EQU CYREG_PRT1_DM0
GPS_Tx__DM1 EQU CYREG_PRT1_DM1
GPS_Tx__DM2 EQU CYREG_PRT1_DM2
GPS_Tx__DR EQU CYREG_PRT1_DR
GPS_Tx__INP_DIS EQU CYREG_PRT1_INP_DIS
GPS_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
GPS_Tx__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
GPS_Tx__LCD_EN EQU CYREG_PRT1_LCD_EN
GPS_Tx__MASK EQU 0x08
GPS_Tx__PORT EQU 1
GPS_Tx__PRT EQU CYREG_PRT1_PRT
GPS_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
GPS_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
GPS_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
GPS_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
GPS_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
GPS_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
GPS_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
GPS_Tx__PS EQU CYREG_PRT1_PS
GPS_Tx__SHIFT EQU 3
GPS_Tx__SLW EQU CYREG_PRT1_SLW

/* ESP07_Rx */
ESP07_Rx__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
ESP07_Rx__0__MASK EQU 0x01
ESP07_Rx__0__PC EQU CYREG_PRT0_PC0
ESP07_Rx__0__PORT EQU 0
ESP07_Rx__0__SHIFT EQU 0
ESP07_Rx__AG EQU CYREG_PRT0_AG
ESP07_Rx__AMUX EQU CYREG_PRT0_AMUX
ESP07_Rx__BIE EQU CYREG_PRT0_BIE
ESP07_Rx__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ESP07_Rx__BYP EQU CYREG_PRT0_BYP
ESP07_Rx__CTL EQU CYREG_PRT0_CTL
ESP07_Rx__DM0 EQU CYREG_PRT0_DM0
ESP07_Rx__DM1 EQU CYREG_PRT0_DM1
ESP07_Rx__DM2 EQU CYREG_PRT0_DM2
ESP07_Rx__DR EQU CYREG_PRT0_DR
ESP07_Rx__INP_DIS EQU CYREG_PRT0_INP_DIS
ESP07_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ESP07_Rx__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ESP07_Rx__LCD_EN EQU CYREG_PRT0_LCD_EN
ESP07_Rx__MASK EQU 0x01
ESP07_Rx__PORT EQU 0
ESP07_Rx__PRT EQU CYREG_PRT0_PRT
ESP07_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ESP07_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ESP07_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ESP07_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ESP07_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ESP07_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ESP07_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ESP07_Rx__PS EQU CYREG_PRT0_PS
ESP07_Rx__SHIFT EQU 0
ESP07_Rx__SLW EQU CYREG_PRT0_SLW

/* ESP07_Tx */
ESP07_Tx__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
ESP07_Tx__0__MASK EQU 0x02
ESP07_Tx__0__PC EQU CYREG_PRT0_PC1
ESP07_Tx__0__PORT EQU 0
ESP07_Tx__0__SHIFT EQU 1
ESP07_Tx__AG EQU CYREG_PRT0_AG
ESP07_Tx__AMUX EQU CYREG_PRT0_AMUX
ESP07_Tx__BIE EQU CYREG_PRT0_BIE
ESP07_Tx__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ESP07_Tx__BYP EQU CYREG_PRT0_BYP
ESP07_Tx__CTL EQU CYREG_PRT0_CTL
ESP07_Tx__DM0 EQU CYREG_PRT0_DM0
ESP07_Tx__DM1 EQU CYREG_PRT0_DM1
ESP07_Tx__DM2 EQU CYREG_PRT0_DM2
ESP07_Tx__DR EQU CYREG_PRT0_DR
ESP07_Tx__INP_DIS EQU CYREG_PRT0_INP_DIS
ESP07_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ESP07_Tx__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ESP07_Tx__LCD_EN EQU CYREG_PRT0_LCD_EN
ESP07_Tx__MASK EQU 0x02
ESP07_Tx__PORT EQU 0
ESP07_Tx__PRT EQU CYREG_PRT0_PRT
ESP07_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ESP07_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ESP07_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ESP07_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ESP07_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ESP07_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ESP07_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ESP07_Tx__PS EQU CYREG_PRT0_PS
ESP07_Tx__SHIFT EQU 1
ESP07_Tx__SLW EQU CYREG_PRT0_SLW

/* FT232_Rx */
FT232_Rx__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
FT232_Rx__0__MASK EQU 0x40
FT232_Rx__0__PC EQU CYREG_PRT1_PC6
FT232_Rx__0__PORT EQU 1
FT232_Rx__0__SHIFT EQU 6
FT232_Rx__AG EQU CYREG_PRT1_AG
FT232_Rx__AMUX EQU CYREG_PRT1_AMUX
FT232_Rx__BIE EQU CYREG_PRT1_BIE
FT232_Rx__BIT_MASK EQU CYREG_PRT1_BIT_MASK
FT232_Rx__BYP EQU CYREG_PRT1_BYP
FT232_Rx__CTL EQU CYREG_PRT1_CTL
FT232_Rx__DM0 EQU CYREG_PRT1_DM0
FT232_Rx__DM1 EQU CYREG_PRT1_DM1
FT232_Rx__DM2 EQU CYREG_PRT1_DM2
FT232_Rx__DR EQU CYREG_PRT1_DR
FT232_Rx__INP_DIS EQU CYREG_PRT1_INP_DIS
FT232_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
FT232_Rx__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
FT232_Rx__LCD_EN EQU CYREG_PRT1_LCD_EN
FT232_Rx__MASK EQU 0x40
FT232_Rx__PORT EQU 1
FT232_Rx__PRT EQU CYREG_PRT1_PRT
FT232_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
FT232_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
FT232_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
FT232_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
FT232_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
FT232_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
FT232_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
FT232_Rx__PS EQU CYREG_PRT1_PS
FT232_Rx__SHIFT EQU 6
FT232_Rx__SLW EQU CYREG_PRT1_SLW

/* FT232_Tx */
FT232_Tx__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
FT232_Tx__0__MASK EQU 0x20
FT232_Tx__0__PC EQU CYREG_PRT1_PC5
FT232_Tx__0__PORT EQU 1
FT232_Tx__0__SHIFT EQU 5
FT232_Tx__AG EQU CYREG_PRT1_AG
FT232_Tx__AMUX EQU CYREG_PRT1_AMUX
FT232_Tx__BIE EQU CYREG_PRT1_BIE
FT232_Tx__BIT_MASK EQU CYREG_PRT1_BIT_MASK
FT232_Tx__BYP EQU CYREG_PRT1_BYP
FT232_Tx__CTL EQU CYREG_PRT1_CTL
FT232_Tx__DM0 EQU CYREG_PRT1_DM0
FT232_Tx__DM1 EQU CYREG_PRT1_DM1
FT232_Tx__DM2 EQU CYREG_PRT1_DM2
FT232_Tx__DR EQU CYREG_PRT1_DR
FT232_Tx__INP_DIS EQU CYREG_PRT1_INP_DIS
FT232_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
FT232_Tx__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
FT232_Tx__LCD_EN EQU CYREG_PRT1_LCD_EN
FT232_Tx__MASK EQU 0x20
FT232_Tx__PORT EQU 1
FT232_Tx__PRT EQU CYREG_PRT1_PRT
FT232_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
FT232_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
FT232_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
FT232_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
FT232_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
FT232_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
FT232_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
FT232_Tx__PS EQU CYREG_PRT1_PS
FT232_Tx__SHIFT EQU 5
FT232_Tx__SLW EQU CYREG_PRT1_SLW

/* GPS_UART_BUART */
GPS_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
GPS_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
GPS_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
GPS_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
GPS_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
GPS_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
GPS_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
GPS_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
GPS_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
GPS_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
GPS_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
GPS_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
GPS_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
GPS_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
GPS_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
GPS_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
GPS_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
GPS_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
GPS_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
GPS_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
GPS_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
GPS_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
GPS_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
GPS_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
GPS_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
GPS_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
GPS_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
GPS_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
GPS_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
GPS_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
GPS_UART_BUART_sRX_RxSts__3__POS EQU 3
GPS_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
GPS_UART_BUART_sRX_RxSts__4__POS EQU 4
GPS_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
GPS_UART_BUART_sRX_RxSts__5__POS EQU 5
GPS_UART_BUART_sRX_RxSts__MASK EQU 0x38
GPS_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
GPS_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
GPS_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
GPS_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
GPS_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
GPS_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
GPS_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
GPS_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
GPS_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
GPS_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
GPS_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
GPS_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
GPS_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
GPS_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
GPS_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
GPS_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
GPS_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
GPS_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
GPS_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
GPS_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
GPS_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
GPS_UART_BUART_sTX_TxSts__0__POS EQU 0
GPS_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
GPS_UART_BUART_sTX_TxSts__1__POS EQU 1
GPS_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
GPS_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
GPS_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
GPS_UART_BUART_sTX_TxSts__2__POS EQU 2
GPS_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
GPS_UART_BUART_sTX_TxSts__3__POS EQU 3
GPS_UART_BUART_sTX_TxSts__MASK EQU 0x0F
GPS_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
GPS_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
GPS_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST

/* GPS_UART_IntClock */
GPS_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
GPS_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
GPS_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
GPS_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
GPS_UART_IntClock__INDEX EQU 0x05
GPS_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
GPS_UART_IntClock__PM_ACT_MSK EQU 0x20
GPS_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
GPS_UART_IntClock__PM_STBY_MSK EQU 0x20

/* PWM_Clock */
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x04
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x10
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x10

/* RF_Enable */
RF_Enable__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
RF_Enable__0__MASK EQU 0x04
RF_Enable__0__PC EQU CYREG_PRT12_PC2
RF_Enable__0__PORT EQU 12
RF_Enable__0__SHIFT EQU 2
RF_Enable__AG EQU CYREG_PRT12_AG
RF_Enable__BIE EQU CYREG_PRT12_BIE
RF_Enable__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RF_Enable__BYP EQU CYREG_PRT12_BYP
RF_Enable__DM0 EQU CYREG_PRT12_DM0
RF_Enable__DM1 EQU CYREG_PRT12_DM1
RF_Enable__DM2 EQU CYREG_PRT12_DM2
RF_Enable__DR EQU CYREG_PRT12_DR
RF_Enable__INP_DIS EQU CYREG_PRT12_INP_DIS
RF_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RF_Enable__MASK EQU 0x04
RF_Enable__PORT EQU 12
RF_Enable__PRT EQU CYREG_PRT12_PRT
RF_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RF_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RF_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RF_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RF_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RF_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RF_Enable__PS EQU CYREG_PRT12_PS
RF_Enable__SHIFT EQU 2
RF_Enable__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RF_Enable__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RF_Enable__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RF_Enable__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RF_Enable__SLW EQU CYREG_PRT12_SLW

/* ESP07_UART_BUART */
ESP07_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ESP07_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ESP07_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ESP07_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ESP07_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ESP07_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ESP07_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ESP07_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ESP07_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ESP07_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ESP07_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
ESP07_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ESP07_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
ESP07_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ESP07_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ESP07_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ESP07_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
ESP07_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ESP07_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
ESP07_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
ESP07_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ESP07_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ESP07_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ESP07_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
ESP07_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
ESP07_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
ESP07_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
ESP07_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
ESP07_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
ESP07_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
ESP07_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
ESP07_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
ESP07_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ESP07_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
ESP07_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
ESP07_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
ESP07_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ESP07_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ESP07_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ESP07_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
ESP07_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
ESP07_UART_BUART_sRX_RxSts__3__POS EQU 3
ESP07_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
ESP07_UART_BUART_sRX_RxSts__4__POS EQU 4
ESP07_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
ESP07_UART_BUART_sRX_RxSts__5__POS EQU 5
ESP07_UART_BUART_sRX_RxSts__MASK EQU 0x38
ESP07_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
ESP07_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ESP07_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
ESP07_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
ESP07_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
ESP07_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
ESP07_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
ESP07_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
ESP07_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
ESP07_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ESP07_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
ESP07_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
ESP07_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
ESP07_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ESP07_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ESP07_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
ESP07_UART_BUART_sTX_TxSts__0__POS EQU 0
ESP07_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
ESP07_UART_BUART_sTX_TxSts__1__POS EQU 1
ESP07_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
ESP07_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
ESP07_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
ESP07_UART_BUART_sTX_TxSts__2__POS EQU 2
ESP07_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
ESP07_UART_BUART_sTX_TxSts__3__POS EQU 3
ESP07_UART_BUART_sTX_TxSts__MASK EQU 0x0F
ESP07_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
ESP07_UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ESP07_UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ESP07_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
ESP07_UART_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
ESP07_UART_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
ESP07_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB13_ST

/* ESP07_UART_IntClock */
ESP07_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ESP07_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ESP07_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ESP07_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ESP07_UART_IntClock__INDEX EQU 0x03
ESP07_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ESP07_UART_IntClock__PM_ACT_MSK EQU 0x08
ESP07_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ESP07_UART_IntClock__PM_STBY_MSK EQU 0x08

/* FT232_UART_BUART */
FT232_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
FT232_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
FT232_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
FT232_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
FT232_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
FT232_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
FT232_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
FT232_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
FT232_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
FT232_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
FT232_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
FT232_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
FT232_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
FT232_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
FT232_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
FT232_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
FT232_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
FT232_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
FT232_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
FT232_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
FT232_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
FT232_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
FT232_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
FT232_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
FT232_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
FT232_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
FT232_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
FT232_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
FT232_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
FT232_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
FT232_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
FT232_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
FT232_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
FT232_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
FT232_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
FT232_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
FT232_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
FT232_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
FT232_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
FT232_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
FT232_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
FT232_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
FT232_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
FT232_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
FT232_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
FT232_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
FT232_UART_BUART_sRX_RxSts__3__POS EQU 3
FT232_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
FT232_UART_BUART_sRX_RxSts__4__POS EQU 4
FT232_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
FT232_UART_BUART_sRX_RxSts__5__POS EQU 5
FT232_UART_BUART_sRX_RxSts__MASK EQU 0x38
FT232_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
FT232_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
FT232_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
FT232_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
FT232_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
FT232_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
FT232_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
FT232_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
FT232_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
FT232_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
FT232_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
FT232_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
FT232_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
FT232_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
FT232_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
FT232_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
FT232_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
FT232_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
FT232_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
FT232_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
FT232_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
FT232_UART_BUART_sTX_TxSts__0__POS EQU 0
FT232_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
FT232_UART_BUART_sTX_TxSts__1__POS EQU 1
FT232_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
FT232_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
FT232_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
FT232_UART_BUART_sTX_TxSts__2__POS EQU 2
FT232_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
FT232_UART_BUART_sTX_TxSts__3__POS EQU 3
FT232_UART_BUART_sTX_TxSts__MASK EQU 0x0F
FT232_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
FT232_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
FT232_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST

/* FT232_UART_IntClock */
FT232_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
FT232_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
FT232_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
FT232_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
FT232_UART_IntClock__INDEX EQU 0x02
FT232_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
FT232_UART_IntClock__PM_ACT_MSK EQU 0x04
FT232_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
FT232_UART_IntClock__PM_STBY_MSK EQU 0x04

/* FT232_UART_RXInternalInterrupt */
FT232_UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
FT232_UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
FT232_UART_RXInternalInterrupt__INTC_MASK EQU 0x40
FT232_UART_RXInternalInterrupt__INTC_NUMBER EQU 6
FT232_UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
FT232_UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
FT232_UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
FT232_UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Onboard_LED */
Onboard_LED__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Onboard_LED__0__MASK EQU 0x10
Onboard_LED__0__PC EQU CYREG_IO_PC_PRT15_PC4
Onboard_LED__0__PORT EQU 15
Onboard_LED__0__SHIFT EQU 4
Onboard_LED__AG EQU CYREG_PRT15_AG
Onboard_LED__AMUX EQU CYREG_PRT15_AMUX
Onboard_LED__BIE EQU CYREG_PRT15_BIE
Onboard_LED__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Onboard_LED__BYP EQU CYREG_PRT15_BYP
Onboard_LED__CTL EQU CYREG_PRT15_CTL
Onboard_LED__DM0 EQU CYREG_PRT15_DM0
Onboard_LED__DM1 EQU CYREG_PRT15_DM1
Onboard_LED__DM2 EQU CYREG_PRT15_DM2
Onboard_LED__DR EQU CYREG_PRT15_DR
Onboard_LED__INP_DIS EQU CYREG_PRT15_INP_DIS
Onboard_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Onboard_LED__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Onboard_LED__LCD_EN EQU CYREG_PRT15_LCD_EN
Onboard_LED__MASK EQU 0x10
Onboard_LED__PORT EQU 15
Onboard_LED__PRT EQU CYREG_PRT15_PRT
Onboard_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Onboard_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Onboard_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Onboard_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Onboard_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Onboard_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Onboard_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Onboard_LED__PS EQU CYREG_PRT15_PS
Onboard_LED__SHIFT EQU 4
Onboard_LED__SLW EQU CYREG_PRT15_SLW

/* RX_PWM_Left */
RX_PWM_Left__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
RX_PWM_Left__0__MASK EQU 0x40
RX_PWM_Left__0__PC EQU CYREG_PRT2_PC6
RX_PWM_Left__0__PORT EQU 2
RX_PWM_Left__0__SHIFT EQU 6
RX_PWM_Left__AG EQU CYREG_PRT2_AG
RX_PWM_Left__AMUX EQU CYREG_PRT2_AMUX
RX_PWM_Left__BIE EQU CYREG_PRT2_BIE
RX_PWM_Left__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RX_PWM_Left__BYP EQU CYREG_PRT2_BYP
RX_PWM_Left__CTL EQU CYREG_PRT2_CTL
RX_PWM_Left__DM0 EQU CYREG_PRT2_DM0
RX_PWM_Left__DM1 EQU CYREG_PRT2_DM1
RX_PWM_Left__DM2 EQU CYREG_PRT2_DM2
RX_PWM_Left__DR EQU CYREG_PRT2_DR
RX_PWM_Left__INP_DIS EQU CYREG_PRT2_INP_DIS
RX_PWM_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RX_PWM_Left__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RX_PWM_Left__LCD_EN EQU CYREG_PRT2_LCD_EN
RX_PWM_Left__MASK EQU 0x40
RX_PWM_Left__PORT EQU 2
RX_PWM_Left__PRT EQU CYREG_PRT2_PRT
RX_PWM_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RX_PWM_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RX_PWM_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RX_PWM_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RX_PWM_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RX_PWM_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RX_PWM_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RX_PWM_Left__PS EQU CYREG_PRT2_PS
RX_PWM_Left__SHIFT EQU 6
RX_PWM_Left__SLW EQU CYREG_PRT2_SLW

/* Decoder_Left_A */
Decoder_Left_A__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Decoder_Left_A__0__MASK EQU 0x04
Decoder_Left_A__0__PC EQU CYREG_IO_PC_PRT15_PC2
Decoder_Left_A__0__PORT EQU 15
Decoder_Left_A__0__SHIFT EQU 2
Decoder_Left_A__AG EQU CYREG_PRT15_AG
Decoder_Left_A__AMUX EQU CYREG_PRT15_AMUX
Decoder_Left_A__BIE EQU CYREG_PRT15_BIE
Decoder_Left_A__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Decoder_Left_A__BYP EQU CYREG_PRT15_BYP
Decoder_Left_A__CTL EQU CYREG_PRT15_CTL
Decoder_Left_A__DM0 EQU CYREG_PRT15_DM0
Decoder_Left_A__DM1 EQU CYREG_PRT15_DM1
Decoder_Left_A__DM2 EQU CYREG_PRT15_DM2
Decoder_Left_A__DR EQU CYREG_PRT15_DR
Decoder_Left_A__INP_DIS EQU CYREG_PRT15_INP_DIS
Decoder_Left_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Decoder_Left_A__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Decoder_Left_A__LCD_EN EQU CYREG_PRT15_LCD_EN
Decoder_Left_A__MASK EQU 0x04
Decoder_Left_A__PORT EQU 15
Decoder_Left_A__PRT EQU CYREG_PRT15_PRT
Decoder_Left_A__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Decoder_Left_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Decoder_Left_A__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Decoder_Left_A__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Decoder_Left_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Decoder_Left_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Decoder_Left_A__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Decoder_Left_A__PS EQU CYREG_PRT15_PS
Decoder_Left_A__SHIFT EQU 2
Decoder_Left_A__SLW EQU CYREG_PRT15_SLW

/* Decoder_Left_B */
Decoder_Left_B__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Decoder_Left_B__0__MASK EQU 0x08
Decoder_Left_B__0__PC EQU CYREG_IO_PC_PRT15_PC3
Decoder_Left_B__0__PORT EQU 15
Decoder_Left_B__0__SHIFT EQU 3
Decoder_Left_B__AG EQU CYREG_PRT15_AG
Decoder_Left_B__AMUX EQU CYREG_PRT15_AMUX
Decoder_Left_B__BIE EQU CYREG_PRT15_BIE
Decoder_Left_B__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Decoder_Left_B__BYP EQU CYREG_PRT15_BYP
Decoder_Left_B__CTL EQU CYREG_PRT15_CTL
Decoder_Left_B__DM0 EQU CYREG_PRT15_DM0
Decoder_Left_B__DM1 EQU CYREG_PRT15_DM1
Decoder_Left_B__DM2 EQU CYREG_PRT15_DM2
Decoder_Left_B__DR EQU CYREG_PRT15_DR
Decoder_Left_B__INP_DIS EQU CYREG_PRT15_INP_DIS
Decoder_Left_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Decoder_Left_B__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Decoder_Left_B__LCD_EN EQU CYREG_PRT15_LCD_EN
Decoder_Left_B__MASK EQU 0x08
Decoder_Left_B__PORT EQU 15
Decoder_Left_B__PRT EQU CYREG_PRT15_PRT
Decoder_Left_B__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Decoder_Left_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Decoder_Left_B__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Decoder_Left_B__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Decoder_Left_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Decoder_Left_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Decoder_Left_B__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Decoder_Left_B__PS EQU CYREG_PRT15_PS
Decoder_Left_B__SHIFT EQU 3
Decoder_Left_B__SLW EQU CYREG_PRT15_SLW

/* Decoder_Left_bQuadDec */
Decoder_Left_bQuadDec_Stsreg__0__MASK EQU 0x01
Decoder_Left_bQuadDec_Stsreg__0__POS EQU 0
Decoder_Left_bQuadDec_Stsreg__1__MASK EQU 0x02
Decoder_Left_bQuadDec_Stsreg__1__POS EQU 1
Decoder_Left_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Decoder_Left_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Decoder_Left_bQuadDec_Stsreg__2__MASK EQU 0x04
Decoder_Left_bQuadDec_Stsreg__2__POS EQU 2
Decoder_Left_bQuadDec_Stsreg__3__MASK EQU 0x08
Decoder_Left_bQuadDec_Stsreg__3__POS EQU 3
Decoder_Left_bQuadDec_Stsreg__MASK EQU 0x0F
Decoder_Left_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
Decoder_Left_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Decoder_Left_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Decoder_Left_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Decoder_Left_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
Decoder_Left_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
Decoder_Left_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST

/* Decoder_Left_Cnt16_CounterUDB */
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* Decoder_Left_isr */
Decoder_Left_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Decoder_Left_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Decoder_Left_isr__INTC_MASK EQU 0x10
Decoder_Left_isr__INTC_NUMBER EQU 4
Decoder_Left_isr__INTC_PRIOR_NUM EQU 7
Decoder_Left_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
Decoder_Left_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Decoder_Left_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* FT232_Detect */
FT232_Detect__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
FT232_Detect__0__MASK EQU 0x80
FT232_Detect__0__PC EQU CYREG_PRT1_PC7
FT232_Detect__0__PORT EQU 1
FT232_Detect__0__SHIFT EQU 7
FT232_Detect__AG EQU CYREG_PRT1_AG
FT232_Detect__AMUX EQU CYREG_PRT1_AMUX
FT232_Detect__BIE EQU CYREG_PRT1_BIE
FT232_Detect__BIT_MASK EQU CYREG_PRT1_BIT_MASK
FT232_Detect__BYP EQU CYREG_PRT1_BYP
FT232_Detect__CTL EQU CYREG_PRT1_CTL
FT232_Detect__DM0 EQU CYREG_PRT1_DM0
FT232_Detect__DM1 EQU CYREG_PRT1_DM1
FT232_Detect__DM2 EQU CYREG_PRT1_DM2
FT232_Detect__DR EQU CYREG_PRT1_DR
FT232_Detect__INP_DIS EQU CYREG_PRT1_INP_DIS
FT232_Detect__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
FT232_Detect__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
FT232_Detect__LCD_EN EQU CYREG_PRT1_LCD_EN
FT232_Detect__MASK EQU 0x80
FT232_Detect__PORT EQU 1
FT232_Detect__PRT EQU CYREG_PRT1_PRT
FT232_Detect__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
FT232_Detect__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
FT232_Detect__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
FT232_Detect__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
FT232_Detect__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
FT232_Detect__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
FT232_Detect__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
FT232_Detect__PS EQU CYREG_PRT1_PS
FT232_Detect__SHIFT EQU 7
FT232_Detect__SLW EQU CYREG_PRT1_SLW

/* RX_PWM_Right */
RX_PWM_Right__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
RX_PWM_Right__0__MASK EQU 0x80
RX_PWM_Right__0__PC EQU CYREG_PRT2_PC7
RX_PWM_Right__0__PORT EQU 2
RX_PWM_Right__0__SHIFT EQU 7
RX_PWM_Right__AG EQU CYREG_PRT2_AG
RX_PWM_Right__AMUX EQU CYREG_PRT2_AMUX
RX_PWM_Right__BIE EQU CYREG_PRT2_BIE
RX_PWM_Right__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RX_PWM_Right__BYP EQU CYREG_PRT2_BYP
RX_PWM_Right__CTL EQU CYREG_PRT2_CTL
RX_PWM_Right__DM0 EQU CYREG_PRT2_DM0
RX_PWM_Right__DM1 EQU CYREG_PRT2_DM1
RX_PWM_Right__DM2 EQU CYREG_PRT2_DM2
RX_PWM_Right__DR EQU CYREG_PRT2_DR
RX_PWM_Right__INP_DIS EQU CYREG_PRT2_INP_DIS
RX_PWM_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RX_PWM_Right__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RX_PWM_Right__LCD_EN EQU CYREG_PRT2_LCD_EN
RX_PWM_Right__MASK EQU 0x80
RX_PWM_Right__PORT EQU 2
RX_PWM_Right__PRT EQU CYREG_PRT2_PRT
RX_PWM_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RX_PWM_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RX_PWM_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RX_PWM_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RX_PWM_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RX_PWM_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RX_PWM_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RX_PWM_Right__PS EQU CYREG_PRT2_PS
RX_PWM_Right__SHIFT EQU 7
RX_PWM_Right__SLW EQU CYREG_PRT2_SLW

/* Counter_Clock */
Counter_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Counter_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Counter_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Counter_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Counter_Clock__INDEX EQU 0x01
Counter_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Counter_Clock__PM_ACT_MSK EQU 0x02
Counter_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Counter_Clock__PM_STBY_MSK EQU 0x02

/* Decoder_Clock */
Decoder_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Decoder_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Decoder_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Decoder_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Decoder_Clock__INDEX EQU 0x00
Decoder_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Decoder_Clock__PM_ACT_MSK EQU 0x01
Decoder_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Decoder_Clock__PM_STBY_MSK EQU 0x01

/* Decoder_Right_A */
Decoder_Right_A__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Decoder_Right_A__0__MASK EQU 0x02
Decoder_Right_A__0__PC EQU CYREG_IO_PC_PRT15_PC1
Decoder_Right_A__0__PORT EQU 15
Decoder_Right_A__0__SHIFT EQU 1
Decoder_Right_A__AG EQU CYREG_PRT15_AG
Decoder_Right_A__AMUX EQU CYREG_PRT15_AMUX
Decoder_Right_A__BIE EQU CYREG_PRT15_BIE
Decoder_Right_A__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Decoder_Right_A__BYP EQU CYREG_PRT15_BYP
Decoder_Right_A__CTL EQU CYREG_PRT15_CTL
Decoder_Right_A__DM0 EQU CYREG_PRT15_DM0
Decoder_Right_A__DM1 EQU CYREG_PRT15_DM1
Decoder_Right_A__DM2 EQU CYREG_PRT15_DM2
Decoder_Right_A__DR EQU CYREG_PRT15_DR
Decoder_Right_A__INP_DIS EQU CYREG_PRT15_INP_DIS
Decoder_Right_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Decoder_Right_A__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Decoder_Right_A__LCD_EN EQU CYREG_PRT15_LCD_EN
Decoder_Right_A__MASK EQU 0x02
Decoder_Right_A__PORT EQU 15
Decoder_Right_A__PRT EQU CYREG_PRT15_PRT
Decoder_Right_A__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Decoder_Right_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Decoder_Right_A__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Decoder_Right_A__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Decoder_Right_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Decoder_Right_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Decoder_Right_A__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Decoder_Right_A__PS EQU CYREG_PRT15_PS
Decoder_Right_A__SHIFT EQU 1
Decoder_Right_A__SLW EQU CYREG_PRT15_SLW

/* Decoder_Right_B */
Decoder_Right_B__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Decoder_Right_B__0__MASK EQU 0x01
Decoder_Right_B__0__PC EQU CYREG_IO_PC_PRT15_PC0
Decoder_Right_B__0__PORT EQU 15
Decoder_Right_B__0__SHIFT EQU 0
Decoder_Right_B__AG EQU CYREG_PRT15_AG
Decoder_Right_B__AMUX EQU CYREG_PRT15_AMUX
Decoder_Right_B__BIE EQU CYREG_PRT15_BIE
Decoder_Right_B__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Decoder_Right_B__BYP EQU CYREG_PRT15_BYP
Decoder_Right_B__CTL EQU CYREG_PRT15_CTL
Decoder_Right_B__DM0 EQU CYREG_PRT15_DM0
Decoder_Right_B__DM1 EQU CYREG_PRT15_DM1
Decoder_Right_B__DM2 EQU CYREG_PRT15_DM2
Decoder_Right_B__DR EQU CYREG_PRT15_DR
Decoder_Right_B__INP_DIS EQU CYREG_PRT15_INP_DIS
Decoder_Right_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Decoder_Right_B__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Decoder_Right_B__LCD_EN EQU CYREG_PRT15_LCD_EN
Decoder_Right_B__MASK EQU 0x01
Decoder_Right_B__PORT EQU 15
Decoder_Right_B__PRT EQU CYREG_PRT15_PRT
Decoder_Right_B__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Decoder_Right_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Decoder_Right_B__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Decoder_Right_B__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Decoder_Right_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Decoder_Right_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Decoder_Right_B__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Decoder_Right_B__PS EQU CYREG_PRT15_PS
Decoder_Right_B__SHIFT EQU 0
Decoder_Right_B__SLW EQU CYREG_PRT15_SLW

/* Decoder_Right_bQuadDec */
Decoder_Right_bQuadDec_Stsreg__0__MASK EQU 0x01
Decoder_Right_bQuadDec_Stsreg__0__POS EQU 0
Decoder_Right_bQuadDec_Stsreg__1__MASK EQU 0x02
Decoder_Right_bQuadDec_Stsreg__1__POS EQU 1
Decoder_Right_bQuadDec_Stsreg__2__MASK EQU 0x04
Decoder_Right_bQuadDec_Stsreg__2__POS EQU 2
Decoder_Right_bQuadDec_Stsreg__3__MASK EQU 0x08
Decoder_Right_bQuadDec_Stsreg__3__POS EQU 3
Decoder_Right_bQuadDec_Stsreg__MASK EQU 0x0F
Decoder_Right_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
Decoder_Right_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Decoder_Right_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST

/* Decoder_Right_Cnt16_CounterUDB */
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST

/* Decoder_Right_isr */
Decoder_Right_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Decoder_Right_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Decoder_Right_isr__INTC_MASK EQU 0x20
Decoder_Right_isr__INTC_NUMBER EQU 5
Decoder_Right_isr__INTC_PRIOR_NUM EQU 7
Decoder_Right_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
Decoder_Right_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Decoder_Right_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* GPS_Interrupt */
GPS_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
GPS_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
GPS_Interrupt__INTC_MASK EQU 0x02
GPS_Interrupt__INTC_NUMBER EQU 1
GPS_Interrupt__INTC_PRIOR_NUM EQU 7
GPS_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
GPS_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
GPS_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM_Left_Rear_PWMHW */
PWM_Left_Rear_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_Left_Rear_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_Left_Rear_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_Left_Rear_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_Left_Rear_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_Left_Rear_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_Left_Rear_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_Left_Rear_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_Left_Rear_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_Left_Rear_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Left_Rear_PWMHW__PM_ACT_MSK EQU 0x02
PWM_Left_Rear_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Left_Rear_PWMHW__PM_STBY_MSK EQU 0x02
PWM_Left_Rear_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_Left_Rear_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_Left_Rear_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* PWM_Left_Front_PWMHW */
PWM_Left_Front_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_Left_Front_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_Left_Front_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_Left_Front_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_Left_Front_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_Left_Front_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_Left_Front_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_Left_Front_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_Left_Front_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_Left_Front_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Left_Front_PWMHW__PM_ACT_MSK EQU 0x01
PWM_Left_Front_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Left_Front_PWMHW__PM_STBY_MSK EQU 0x01
PWM_Left_Front_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_Left_Front_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_Left_Front_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* PWM_Right_Rear_PWMHW */
PWM_Right_Rear_PWMHW__CAP0 EQU CYREG_TMR3_CAP0
PWM_Right_Rear_PWMHW__CAP1 EQU CYREG_TMR3_CAP1
PWM_Right_Rear_PWMHW__CFG0 EQU CYREG_TMR3_CFG0
PWM_Right_Rear_PWMHW__CFG1 EQU CYREG_TMR3_CFG1
PWM_Right_Rear_PWMHW__CFG2 EQU CYREG_TMR3_CFG2
PWM_Right_Rear_PWMHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
PWM_Right_Rear_PWMHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
PWM_Right_Rear_PWMHW__PER0 EQU CYREG_TMR3_PER0
PWM_Right_Rear_PWMHW__PER1 EQU CYREG_TMR3_PER1
PWM_Right_Rear_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Right_Rear_PWMHW__PM_ACT_MSK EQU 0x08
PWM_Right_Rear_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Right_Rear_PWMHW__PM_STBY_MSK EQU 0x08
PWM_Right_Rear_PWMHW__RT0 EQU CYREG_TMR3_RT0
PWM_Right_Rear_PWMHW__RT1 EQU CYREG_TMR3_RT1
PWM_Right_Rear_PWMHW__SR0 EQU CYREG_TMR3_SR0

/* Debouncer_Clock */
Debouncer_Clock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Debouncer_Clock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Debouncer_Clock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Debouncer_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Debouncer_Clock__INDEX EQU 0x06
Debouncer_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Debouncer_Clock__PM_ACT_MSK EQU 0x40
Debouncer_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Debouncer_Clock__PM_STBY_MSK EQU 0x40

/* ESP07_Interrupt */
ESP07_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ESP07_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ESP07_Interrupt__INTC_MASK EQU 0x01
ESP07_Interrupt__INTC_NUMBER EQU 0
ESP07_Interrupt__INTC_PRIOR_NUM EQU 7
ESP07_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ESP07_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ESP07_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM_Right_Front_PWMHW */
PWM_Right_Front_PWMHW__CAP0 EQU CYREG_TMR2_CAP0
PWM_Right_Front_PWMHW__CAP1 EQU CYREG_TMR2_CAP1
PWM_Right_Front_PWMHW__CFG0 EQU CYREG_TMR2_CFG0
PWM_Right_Front_PWMHW__CFG1 EQU CYREG_TMR2_CFG1
PWM_Right_Front_PWMHW__CFG2 EQU CYREG_TMR2_CFG2
PWM_Right_Front_PWMHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
PWM_Right_Front_PWMHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
PWM_Right_Front_PWMHW__PER0 EQU CYREG_TMR2_PER0
PWM_Right_Front_PWMHW__PER1 EQU CYREG_TMR2_PER1
PWM_Right_Front_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Right_Front_PWMHW__PM_ACT_MSK EQU 0x04
PWM_Right_Front_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Right_Front_PWMHW__PM_STBY_MSK EQU 0x04
PWM_Right_Front_PWMHW__RT0 EQU CYREG_TMR2_RT0
PWM_Right_Front_PWMHW__RT1 EQU CYREG_TMR2_RT1
PWM_Right_Front_PWMHW__SR0 EQU CYREG_TMR2_SR0

/* Timer_Channel_Left_TimerUDB */
Timer_Channel_Left_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Channel_Left_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Channel_Left_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Channel_Left_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Channel_Left_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_Channel_Left_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Timer_Channel_Left_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Channel_Left_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Channel_Left_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Channel_Left_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Channel_Left_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Channel_Left_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
Timer_Channel_Left_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Timer_Channel_Left_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Timer_Channel_Left_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_Channel_Left_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
Timer_Channel_Left_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
Timer_Channel_Left_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB14_A0
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB14_A1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB14_D0
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB14_D1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB14_F0
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB14_F1
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL

/* Direction_Left_Rear */
Direction_Left_Rear_Sync_ctrl_reg__0__MASK EQU 0x01
Direction_Left_Rear_Sync_ctrl_reg__0__POS EQU 0
Direction_Left_Rear_Sync_ctrl_reg__1__MASK EQU 0x02
Direction_Left_Rear_Sync_ctrl_reg__1__POS EQU 1
Direction_Left_Rear_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Direction_Left_Rear_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Direction_Left_Rear_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Direction_Left_Rear_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Direction_Left_Rear_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Direction_Left_Rear_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Direction_Left_Rear_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Direction_Left_Rear_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Direction_Left_Rear_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Direction_Left_Rear_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Direction_Left_Rear_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Direction_Left_Rear_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Direction_Left_Rear_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Direction_Left_Rear_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Direction_Left_Rear_Sync_ctrl_reg__MASK EQU 0x03
Direction_Left_Rear_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Direction_Left_Rear_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Direction_Left_Rear_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* Motor_Left_Rear_PWM */
Motor_Left_Rear_PWM__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Motor_Left_Rear_PWM__0__MASK EQU 0x40
Motor_Left_Rear_PWM__0__PC EQU CYREG_PRT0_PC6
Motor_Left_Rear_PWM__0__PORT EQU 0
Motor_Left_Rear_PWM__0__SHIFT EQU 6
Motor_Left_Rear_PWM__AG EQU CYREG_PRT0_AG
Motor_Left_Rear_PWM__AMUX EQU CYREG_PRT0_AMUX
Motor_Left_Rear_PWM__BIE EQU CYREG_PRT0_BIE
Motor_Left_Rear_PWM__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Motor_Left_Rear_PWM__BYP EQU CYREG_PRT0_BYP
Motor_Left_Rear_PWM__CTL EQU CYREG_PRT0_CTL
Motor_Left_Rear_PWM__DM0 EQU CYREG_PRT0_DM0
Motor_Left_Rear_PWM__DM1 EQU CYREG_PRT0_DM1
Motor_Left_Rear_PWM__DM2 EQU CYREG_PRT0_DM2
Motor_Left_Rear_PWM__DR EQU CYREG_PRT0_DR
Motor_Left_Rear_PWM__INP_DIS EQU CYREG_PRT0_INP_DIS
Motor_Left_Rear_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Motor_Left_Rear_PWM__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Motor_Left_Rear_PWM__LCD_EN EQU CYREG_PRT0_LCD_EN
Motor_Left_Rear_PWM__MASK EQU 0x40
Motor_Left_Rear_PWM__PORT EQU 0
Motor_Left_Rear_PWM__PRT EQU CYREG_PRT0_PRT
Motor_Left_Rear_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Motor_Left_Rear_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Motor_Left_Rear_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Motor_Left_Rear_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Motor_Left_Rear_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Motor_Left_Rear_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Motor_Left_Rear_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Motor_Left_Rear_PWM__PS EQU CYREG_PRT0_PS
Motor_Left_Rear_PWM__SHIFT EQU 6
Motor_Left_Rear_PWM__SLW EQU CYREG_PRT0_SLW

/* Timer_Channel_Right_TimerUDB */
Timer_Channel_Right_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Channel_Right_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Channel_Right_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Channel_Right_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Channel_Right_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_Channel_Right_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Timer_Channel_Right_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Channel_Right_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Channel_Right_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Channel_Right_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Channel_Right_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Channel_Right_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Timer_Channel_Right_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_Channel_Right_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

/* Direction_Left_Front */
Direction_Left_Front_Sync_ctrl_reg__0__MASK EQU 0x01
Direction_Left_Front_Sync_ctrl_reg__0__POS EQU 0
Direction_Left_Front_Sync_ctrl_reg__1__MASK EQU 0x02
Direction_Left_Front_Sync_ctrl_reg__1__POS EQU 1
Direction_Left_Front_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Direction_Left_Front_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Direction_Left_Front_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Direction_Left_Front_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Direction_Left_Front_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Direction_Left_Front_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Direction_Left_Front_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Direction_Left_Front_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Direction_Left_Front_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Direction_Left_Front_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Direction_Left_Front_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Direction_Left_Front_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Direction_Left_Front_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Direction_Left_Front_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Direction_Left_Front_Sync_ctrl_reg__MASK EQU 0x03
Direction_Left_Front_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Direction_Left_Front_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Direction_Left_Front_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

/* Direction_Right_Rear */
Direction_Right_Rear_Sync_ctrl_reg__0__MASK EQU 0x01
Direction_Right_Rear_Sync_ctrl_reg__0__POS EQU 0
Direction_Right_Rear_Sync_ctrl_reg__1__MASK EQU 0x02
Direction_Right_Rear_Sync_ctrl_reg__1__POS EQU 1
Direction_Right_Rear_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Direction_Right_Rear_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Direction_Right_Rear_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Direction_Right_Rear_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Direction_Right_Rear_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Direction_Right_Rear_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Direction_Right_Rear_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Direction_Right_Rear_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Direction_Right_Rear_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Direction_Right_Rear_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Direction_Right_Rear_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Direction_Right_Rear_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Direction_Right_Rear_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Direction_Right_Rear_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Direction_Right_Rear_Sync_ctrl_reg__MASK EQU 0x03
Direction_Right_Rear_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Direction_Right_Rear_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Direction_Right_Rear_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

/* Motor_Left_Front_PWM */
Motor_Left_Front_PWM__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Motor_Left_Front_PWM__0__MASK EQU 0x20
Motor_Left_Front_PWM__0__PC EQU CYREG_PRT2_PC5
Motor_Left_Front_PWM__0__PORT EQU 2
Motor_Left_Front_PWM__0__SHIFT EQU 5
Motor_Left_Front_PWM__AG EQU CYREG_PRT2_AG
Motor_Left_Front_PWM__AMUX EQU CYREG_PRT2_AMUX
Motor_Left_Front_PWM__BIE EQU CYREG_PRT2_BIE
Motor_Left_Front_PWM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_Left_Front_PWM__BYP EQU CYREG_PRT2_BYP
Motor_Left_Front_PWM__CTL EQU CYREG_PRT2_CTL
Motor_Left_Front_PWM__DM0 EQU CYREG_PRT2_DM0
Motor_Left_Front_PWM__DM1 EQU CYREG_PRT2_DM1
Motor_Left_Front_PWM__DM2 EQU CYREG_PRT2_DM2
Motor_Left_Front_PWM__DR EQU CYREG_PRT2_DR
Motor_Left_Front_PWM__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_Left_Front_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_Left_Front_PWM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_Left_Front_PWM__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_Left_Front_PWM__MASK EQU 0x20
Motor_Left_Front_PWM__PORT EQU 2
Motor_Left_Front_PWM__PRT EQU CYREG_PRT2_PRT
Motor_Left_Front_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_Left_Front_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_Left_Front_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_Left_Front_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_Left_Front_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_Left_Front_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_Left_Front_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_Left_Front_PWM__PS EQU CYREG_PRT2_PS
Motor_Left_Front_PWM__SHIFT EQU 5
Motor_Left_Front_PWM__SLW EQU CYREG_PRT2_SLW

/* Motor_Right_Rear_PWM */
Motor_Right_Rear_PWM__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
Motor_Right_Rear_PWM__0__MASK EQU 0x01
Motor_Right_Rear_PWM__0__PC EQU CYREG_PRT1_PC0
Motor_Right_Rear_PWM__0__PORT EQU 1
Motor_Right_Rear_PWM__0__SHIFT EQU 0
Motor_Right_Rear_PWM__AG EQU CYREG_PRT1_AG
Motor_Right_Rear_PWM__AMUX EQU CYREG_PRT1_AMUX
Motor_Right_Rear_PWM__BIE EQU CYREG_PRT1_BIE
Motor_Right_Rear_PWM__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_Right_Rear_PWM__BYP EQU CYREG_PRT1_BYP
Motor_Right_Rear_PWM__CTL EQU CYREG_PRT1_CTL
Motor_Right_Rear_PWM__DM0 EQU CYREG_PRT1_DM0
Motor_Right_Rear_PWM__DM1 EQU CYREG_PRT1_DM1
Motor_Right_Rear_PWM__DM2 EQU CYREG_PRT1_DM2
Motor_Right_Rear_PWM__DR EQU CYREG_PRT1_DR
Motor_Right_Rear_PWM__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_Right_Rear_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_Right_Rear_PWM__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_Right_Rear_PWM__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_Right_Rear_PWM__MASK EQU 0x01
Motor_Right_Rear_PWM__PORT EQU 1
Motor_Right_Rear_PWM__PRT EQU CYREG_PRT1_PRT
Motor_Right_Rear_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_Right_Rear_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_Right_Rear_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_Right_Rear_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_Right_Rear_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_Right_Rear_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_Right_Rear_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_Right_Rear_PWM__PS EQU CYREG_PRT1_PS
Motor_Right_Rear_PWM__SHIFT EQU 0
Motor_Right_Rear_PWM__SLW EQU CYREG_PRT1_SLW

/* Direction_Right_Front */
Direction_Right_Front_Sync_ctrl_reg__0__MASK EQU 0x01
Direction_Right_Front_Sync_ctrl_reg__0__POS EQU 0
Direction_Right_Front_Sync_ctrl_reg__1__MASK EQU 0x02
Direction_Right_Front_Sync_ctrl_reg__1__POS EQU 1
Direction_Right_Front_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Direction_Right_Front_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Direction_Right_Front_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Direction_Right_Front_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Direction_Right_Front_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Direction_Right_Front_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Direction_Right_Front_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Direction_Right_Front_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Direction_Right_Front_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Direction_Right_Front_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Direction_Right_Front_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Direction_Right_Front_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Direction_Right_Front_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Direction_Right_Front_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Direction_Right_Front_Sync_ctrl_reg__MASK EQU 0x03
Direction_Right_Front_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Direction_Right_Front_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Direction_Right_Front_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

/* Motor_Right_Front_PWM */
Motor_Right_Front_PWM__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Motor_Right_Front_PWM__0__MASK EQU 0x04
Motor_Right_Front_PWM__0__PC EQU CYREG_PRT2_PC2
Motor_Right_Front_PWM__0__PORT EQU 2
Motor_Right_Front_PWM__0__SHIFT EQU 2
Motor_Right_Front_PWM__AG EQU CYREG_PRT2_AG
Motor_Right_Front_PWM__AMUX EQU CYREG_PRT2_AMUX
Motor_Right_Front_PWM__BIE EQU CYREG_PRT2_BIE
Motor_Right_Front_PWM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_Right_Front_PWM__BYP EQU CYREG_PRT2_BYP
Motor_Right_Front_PWM__CTL EQU CYREG_PRT2_CTL
Motor_Right_Front_PWM__DM0 EQU CYREG_PRT2_DM0
Motor_Right_Front_PWM__DM1 EQU CYREG_PRT2_DM1
Motor_Right_Front_PWM__DM2 EQU CYREG_PRT2_DM2
Motor_Right_Front_PWM__DR EQU CYREG_PRT2_DR
Motor_Right_Front_PWM__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_Right_Front_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_Right_Front_PWM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_Right_Front_PWM__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_Right_Front_PWM__MASK EQU 0x04
Motor_Right_Front_PWM__PORT EQU 2
Motor_Right_Front_PWM__PRT EQU CYREG_PRT2_PRT
Motor_Right_Front_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_Right_Front_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_Right_Front_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_Right_Front_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_Right_Front_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_Right_Front_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_Right_Front_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_Right_Front_PWM__PS EQU CYREG_PRT2_PS
Motor_Right_Front_PWM__SHIFT EQU 2
Motor_Right_Front_PWM__SLW EQU CYREG_PRT2_SLW

/* Interrupt_Channel_Left */
Interrupt_Channel_Left__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Interrupt_Channel_Left__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Interrupt_Channel_Left__INTC_MASK EQU 0x04
Interrupt_Channel_Left__INTC_NUMBER EQU 2
Interrupt_Channel_Left__INTC_PRIOR_NUM EQU 7
Interrupt_Channel_Left__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Interrupt_Channel_Left__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Interrupt_Channel_Left__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Motor_Left_Rear_Input1 */
Motor_Left_Rear_Input1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Motor_Left_Rear_Input1__0__MASK EQU 0x20
Motor_Left_Rear_Input1__0__PC EQU CYREG_PRT0_PC5
Motor_Left_Rear_Input1__0__PORT EQU 0
Motor_Left_Rear_Input1__0__SHIFT EQU 5
Motor_Left_Rear_Input1__AG EQU CYREG_PRT0_AG
Motor_Left_Rear_Input1__AMUX EQU CYREG_PRT0_AMUX
Motor_Left_Rear_Input1__BIE EQU CYREG_PRT0_BIE
Motor_Left_Rear_Input1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Motor_Left_Rear_Input1__BYP EQU CYREG_PRT0_BYP
Motor_Left_Rear_Input1__CTL EQU CYREG_PRT0_CTL
Motor_Left_Rear_Input1__DM0 EQU CYREG_PRT0_DM0
Motor_Left_Rear_Input1__DM1 EQU CYREG_PRT0_DM1
Motor_Left_Rear_Input1__DM2 EQU CYREG_PRT0_DM2
Motor_Left_Rear_Input1__DR EQU CYREG_PRT0_DR
Motor_Left_Rear_Input1__INP_DIS EQU CYREG_PRT0_INP_DIS
Motor_Left_Rear_Input1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Motor_Left_Rear_Input1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Motor_Left_Rear_Input1__LCD_EN EQU CYREG_PRT0_LCD_EN
Motor_Left_Rear_Input1__MASK EQU 0x20
Motor_Left_Rear_Input1__PORT EQU 0
Motor_Left_Rear_Input1__PRT EQU CYREG_PRT0_PRT
Motor_Left_Rear_Input1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Motor_Left_Rear_Input1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Motor_Left_Rear_Input1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Motor_Left_Rear_Input1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Motor_Left_Rear_Input1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Motor_Left_Rear_Input1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Motor_Left_Rear_Input1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Motor_Left_Rear_Input1__PS EQU CYREG_PRT0_PS
Motor_Left_Rear_Input1__SHIFT EQU 5
Motor_Left_Rear_Input1__SLW EQU CYREG_PRT0_SLW

/* Motor_Left_Rear_Input2 */
Motor_Left_Rear_Input2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Motor_Left_Rear_Input2__0__MASK EQU 0x10
Motor_Left_Rear_Input2__0__PC EQU CYREG_PRT0_PC4
Motor_Left_Rear_Input2__0__PORT EQU 0
Motor_Left_Rear_Input2__0__SHIFT EQU 4
Motor_Left_Rear_Input2__AG EQU CYREG_PRT0_AG
Motor_Left_Rear_Input2__AMUX EQU CYREG_PRT0_AMUX
Motor_Left_Rear_Input2__BIE EQU CYREG_PRT0_BIE
Motor_Left_Rear_Input2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Motor_Left_Rear_Input2__BYP EQU CYREG_PRT0_BYP
Motor_Left_Rear_Input2__CTL EQU CYREG_PRT0_CTL
Motor_Left_Rear_Input2__DM0 EQU CYREG_PRT0_DM0
Motor_Left_Rear_Input2__DM1 EQU CYREG_PRT0_DM1
Motor_Left_Rear_Input2__DM2 EQU CYREG_PRT0_DM2
Motor_Left_Rear_Input2__DR EQU CYREG_PRT0_DR
Motor_Left_Rear_Input2__INP_DIS EQU CYREG_PRT0_INP_DIS
Motor_Left_Rear_Input2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Motor_Left_Rear_Input2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Motor_Left_Rear_Input2__LCD_EN EQU CYREG_PRT0_LCD_EN
Motor_Left_Rear_Input2__MASK EQU 0x10
Motor_Left_Rear_Input2__PORT EQU 0
Motor_Left_Rear_Input2__PRT EQU CYREG_PRT0_PRT
Motor_Left_Rear_Input2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Motor_Left_Rear_Input2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Motor_Left_Rear_Input2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Motor_Left_Rear_Input2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Motor_Left_Rear_Input2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Motor_Left_Rear_Input2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Motor_Left_Rear_Input2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Motor_Left_Rear_Input2__PS EQU CYREG_PRT0_PS
Motor_Left_Rear_Input2__SHIFT EQU 4
Motor_Left_Rear_Input2__SLW EQU CYREG_PRT0_SLW

/* Interrupt_Channel_Right */
Interrupt_Channel_Right__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Interrupt_Channel_Right__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Interrupt_Channel_Right__INTC_MASK EQU 0x08
Interrupt_Channel_Right__INTC_NUMBER EQU 3
Interrupt_Channel_Right__INTC_PRIOR_NUM EQU 7
Interrupt_Channel_Right__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
Interrupt_Channel_Right__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Interrupt_Channel_Right__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Motor_Left_Front_Input1 */
Motor_Left_Front_Input1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Motor_Left_Front_Input1__0__MASK EQU 0x10
Motor_Left_Front_Input1__0__PC EQU CYREG_PRT2_PC4
Motor_Left_Front_Input1__0__PORT EQU 2
Motor_Left_Front_Input1__0__SHIFT EQU 4
Motor_Left_Front_Input1__AG EQU CYREG_PRT2_AG
Motor_Left_Front_Input1__AMUX EQU CYREG_PRT2_AMUX
Motor_Left_Front_Input1__BIE EQU CYREG_PRT2_BIE
Motor_Left_Front_Input1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_Left_Front_Input1__BYP EQU CYREG_PRT2_BYP
Motor_Left_Front_Input1__CTL EQU CYREG_PRT2_CTL
Motor_Left_Front_Input1__DM0 EQU CYREG_PRT2_DM0
Motor_Left_Front_Input1__DM1 EQU CYREG_PRT2_DM1
Motor_Left_Front_Input1__DM2 EQU CYREG_PRT2_DM2
Motor_Left_Front_Input1__DR EQU CYREG_PRT2_DR
Motor_Left_Front_Input1__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_Left_Front_Input1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_Left_Front_Input1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_Left_Front_Input1__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_Left_Front_Input1__MASK EQU 0x10
Motor_Left_Front_Input1__PORT EQU 2
Motor_Left_Front_Input1__PRT EQU CYREG_PRT2_PRT
Motor_Left_Front_Input1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_Left_Front_Input1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_Left_Front_Input1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_Left_Front_Input1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_Left_Front_Input1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_Left_Front_Input1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_Left_Front_Input1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_Left_Front_Input1__PS EQU CYREG_PRT2_PS
Motor_Left_Front_Input1__SHIFT EQU 4
Motor_Left_Front_Input1__SLW EQU CYREG_PRT2_SLW

/* Motor_Left_Front_Input2 */
Motor_Left_Front_Input2__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Motor_Left_Front_Input2__0__MASK EQU 0x08
Motor_Left_Front_Input2__0__PC EQU CYREG_PRT2_PC3
Motor_Left_Front_Input2__0__PORT EQU 2
Motor_Left_Front_Input2__0__SHIFT EQU 3
Motor_Left_Front_Input2__AG EQU CYREG_PRT2_AG
Motor_Left_Front_Input2__AMUX EQU CYREG_PRT2_AMUX
Motor_Left_Front_Input2__BIE EQU CYREG_PRT2_BIE
Motor_Left_Front_Input2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_Left_Front_Input2__BYP EQU CYREG_PRT2_BYP
Motor_Left_Front_Input2__CTL EQU CYREG_PRT2_CTL
Motor_Left_Front_Input2__DM0 EQU CYREG_PRT2_DM0
Motor_Left_Front_Input2__DM1 EQU CYREG_PRT2_DM1
Motor_Left_Front_Input2__DM2 EQU CYREG_PRT2_DM2
Motor_Left_Front_Input2__DR EQU CYREG_PRT2_DR
Motor_Left_Front_Input2__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_Left_Front_Input2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_Left_Front_Input2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_Left_Front_Input2__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_Left_Front_Input2__MASK EQU 0x08
Motor_Left_Front_Input2__PORT EQU 2
Motor_Left_Front_Input2__PRT EQU CYREG_PRT2_PRT
Motor_Left_Front_Input2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_Left_Front_Input2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_Left_Front_Input2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_Left_Front_Input2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_Left_Front_Input2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_Left_Front_Input2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_Left_Front_Input2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_Left_Front_Input2__PS EQU CYREG_PRT2_PS
Motor_Left_Front_Input2__SHIFT EQU 3
Motor_Left_Front_Input2__SLW EQU CYREG_PRT2_SLW

/* Motor_Right_Rear_Input1 */
Motor_Right_Rear_Input1__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
Motor_Right_Rear_Input1__0__MASK EQU 0x02
Motor_Right_Rear_Input1__0__PC EQU CYREG_PRT1_PC1
Motor_Right_Rear_Input1__0__PORT EQU 1
Motor_Right_Rear_Input1__0__SHIFT EQU 1
Motor_Right_Rear_Input1__AG EQU CYREG_PRT1_AG
Motor_Right_Rear_Input1__AMUX EQU CYREG_PRT1_AMUX
Motor_Right_Rear_Input1__BIE EQU CYREG_PRT1_BIE
Motor_Right_Rear_Input1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_Right_Rear_Input1__BYP EQU CYREG_PRT1_BYP
Motor_Right_Rear_Input1__CTL EQU CYREG_PRT1_CTL
Motor_Right_Rear_Input1__DM0 EQU CYREG_PRT1_DM0
Motor_Right_Rear_Input1__DM1 EQU CYREG_PRT1_DM1
Motor_Right_Rear_Input1__DM2 EQU CYREG_PRT1_DM2
Motor_Right_Rear_Input1__DR EQU CYREG_PRT1_DR
Motor_Right_Rear_Input1__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_Right_Rear_Input1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_Right_Rear_Input1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_Right_Rear_Input1__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_Right_Rear_Input1__MASK EQU 0x02
Motor_Right_Rear_Input1__PORT EQU 1
Motor_Right_Rear_Input1__PRT EQU CYREG_PRT1_PRT
Motor_Right_Rear_Input1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_Right_Rear_Input1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_Right_Rear_Input1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_Right_Rear_Input1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_Right_Rear_Input1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_Right_Rear_Input1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_Right_Rear_Input1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_Right_Rear_Input1__PS EQU CYREG_PRT1_PS
Motor_Right_Rear_Input1__SHIFT EQU 1
Motor_Right_Rear_Input1__SLW EQU CYREG_PRT1_SLW

/* Motor_Right_Rear_Input2 */
Motor_Right_Rear_Input2__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Motor_Right_Rear_Input2__0__MASK EQU 0x04
Motor_Right_Rear_Input2__0__PC EQU CYREG_PRT1_PC2
Motor_Right_Rear_Input2__0__PORT EQU 1
Motor_Right_Rear_Input2__0__SHIFT EQU 2
Motor_Right_Rear_Input2__AG EQU CYREG_PRT1_AG
Motor_Right_Rear_Input2__AMUX EQU CYREG_PRT1_AMUX
Motor_Right_Rear_Input2__BIE EQU CYREG_PRT1_BIE
Motor_Right_Rear_Input2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Motor_Right_Rear_Input2__BYP EQU CYREG_PRT1_BYP
Motor_Right_Rear_Input2__CTL EQU CYREG_PRT1_CTL
Motor_Right_Rear_Input2__DM0 EQU CYREG_PRT1_DM0
Motor_Right_Rear_Input2__DM1 EQU CYREG_PRT1_DM1
Motor_Right_Rear_Input2__DM2 EQU CYREG_PRT1_DM2
Motor_Right_Rear_Input2__DR EQU CYREG_PRT1_DR
Motor_Right_Rear_Input2__INP_DIS EQU CYREG_PRT1_INP_DIS
Motor_Right_Rear_Input2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Motor_Right_Rear_Input2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Motor_Right_Rear_Input2__LCD_EN EQU CYREG_PRT1_LCD_EN
Motor_Right_Rear_Input2__MASK EQU 0x04
Motor_Right_Rear_Input2__PORT EQU 1
Motor_Right_Rear_Input2__PRT EQU CYREG_PRT1_PRT
Motor_Right_Rear_Input2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Motor_Right_Rear_Input2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Motor_Right_Rear_Input2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Motor_Right_Rear_Input2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Motor_Right_Rear_Input2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Motor_Right_Rear_Input2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Motor_Right_Rear_Input2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Motor_Right_Rear_Input2__PS EQU CYREG_PRT1_PS
Motor_Right_Rear_Input2__SHIFT EQU 2
Motor_Right_Rear_Input2__SLW EQU CYREG_PRT1_SLW

/* Motor_Right_Front_Input1 */
Motor_Right_Front_Input1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Motor_Right_Front_Input1__0__MASK EQU 0x02
Motor_Right_Front_Input1__0__PC EQU CYREG_PRT2_PC1
Motor_Right_Front_Input1__0__PORT EQU 2
Motor_Right_Front_Input1__0__SHIFT EQU 1
Motor_Right_Front_Input1__AG EQU CYREG_PRT2_AG
Motor_Right_Front_Input1__AMUX EQU CYREG_PRT2_AMUX
Motor_Right_Front_Input1__BIE EQU CYREG_PRT2_BIE
Motor_Right_Front_Input1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_Right_Front_Input1__BYP EQU CYREG_PRT2_BYP
Motor_Right_Front_Input1__CTL EQU CYREG_PRT2_CTL
Motor_Right_Front_Input1__DM0 EQU CYREG_PRT2_DM0
Motor_Right_Front_Input1__DM1 EQU CYREG_PRT2_DM1
Motor_Right_Front_Input1__DM2 EQU CYREG_PRT2_DM2
Motor_Right_Front_Input1__DR EQU CYREG_PRT2_DR
Motor_Right_Front_Input1__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_Right_Front_Input1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_Right_Front_Input1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_Right_Front_Input1__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_Right_Front_Input1__MASK EQU 0x02
Motor_Right_Front_Input1__PORT EQU 2
Motor_Right_Front_Input1__PRT EQU CYREG_PRT2_PRT
Motor_Right_Front_Input1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_Right_Front_Input1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_Right_Front_Input1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_Right_Front_Input1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_Right_Front_Input1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_Right_Front_Input1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_Right_Front_Input1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_Right_Front_Input1__PS EQU CYREG_PRT2_PS
Motor_Right_Front_Input1__SHIFT EQU 1
Motor_Right_Front_Input1__SLW EQU CYREG_PRT2_SLW

/* Motor_Right_Front_Input2 */
Motor_Right_Front_Input2__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Motor_Right_Front_Input2__0__MASK EQU 0x01
Motor_Right_Front_Input2__0__PC EQU CYREG_PRT2_PC0
Motor_Right_Front_Input2__0__PORT EQU 2
Motor_Right_Front_Input2__0__SHIFT EQU 0
Motor_Right_Front_Input2__AG EQU CYREG_PRT2_AG
Motor_Right_Front_Input2__AMUX EQU CYREG_PRT2_AMUX
Motor_Right_Front_Input2__BIE EQU CYREG_PRT2_BIE
Motor_Right_Front_Input2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Motor_Right_Front_Input2__BYP EQU CYREG_PRT2_BYP
Motor_Right_Front_Input2__CTL EQU CYREG_PRT2_CTL
Motor_Right_Front_Input2__DM0 EQU CYREG_PRT2_DM0
Motor_Right_Front_Input2__DM1 EQU CYREG_PRT2_DM1
Motor_Right_Front_Input2__DM2 EQU CYREG_PRT2_DM2
Motor_Right_Front_Input2__DR EQU CYREG_PRT2_DR
Motor_Right_Front_Input2__INP_DIS EQU CYREG_PRT2_INP_DIS
Motor_Right_Front_Input2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Motor_Right_Front_Input2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Motor_Right_Front_Input2__LCD_EN EQU CYREG_PRT2_LCD_EN
Motor_Right_Front_Input2__MASK EQU 0x01
Motor_Right_Front_Input2__PORT EQU 2
Motor_Right_Front_Input2__PRT EQU CYREG_PRT2_PRT
Motor_Right_Front_Input2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Motor_Right_Front_Input2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Motor_Right_Front_Input2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Motor_Right_Front_Input2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Motor_Right_Front_Input2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Motor_Right_Front_Input2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Motor_Right_Front_Input2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Motor_Right_Front_Input2__PS EQU CYREG_PRT2_PS
Motor_Right_Front_Input2__SHIFT EQU 0
Motor_Right_Front_Input2__SLW EQU CYREG_PRT2_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000807F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 1
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
