// Seed: 1057310568
module module_0 (
    output wor id_0
);
  wire id_2;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    input uwire id_3
    , id_35,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input tri id_7,
    output tri id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    input tri1 id_12,
    output supply1 id_13,
    output tri1 id_14,
    input tri id_15,
    inout wand id_16,
    input uwire id_17,
    input tri id_18,
    output wand id_19,
    input wire id_20,
    output wor id_21,
    input supply0 id_22,
    input supply1 id_23,
    input wand id_24,
    input supply1 id_25,
    input supply0 id_26,
    input supply1 id_27,
    output tri id_28,
    output wor id_29,
    input tri1 id_30,
    input tri id_31,
    input wand id_32,
    output supply1 id_33
);
  wire id_36;
  always #1 assign id_8 = (id_1 % id_18);
  module_0 modCall_1 (id_8);
  assign modCall_1.id_0 = 0;
  wire id_37;
endmodule
