{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633566120531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633566120532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  6 19:22:00 2021 " "Processing started: Wed Oct  6 19:22:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633566120532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1633566120532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCIe_Mem -c PCIe_Mem --analyze_file=/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/mem_test_sm.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off PCIe_Mem -c PCIe_Mem --analyze_file=/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/mem_test_sm.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1633566120532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1633566128321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566137980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566137982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566137984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566137984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566137985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566137985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566137986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566137986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566137998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566137998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566137999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566137999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138019 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1633566138022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(76) " "Verilog HDL Declaration information at rw_manager_core.sv(76): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/rw_manager_core.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/pcie_hip_avmm_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RR_DONE rr_done alt_xcvr_reconfig_adce_datactrl_sv.sv(211) " "Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(211): object \"RR_DONE\" differs only in case from object \"rr_done\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 211 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OC_DELAY oc_delay alt_xcvr_reconfig_adce_datactrl_sv.sv(243) " "Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(243): object \"OC_DELAY\" differs only in case from object \"oc_delay\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1633566138148 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Design Software" 0 -1 1633566138178 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/IPCORE/pcie_hip_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Design Software" 0 -1 1633566138178 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" mem_test_sm.sv(184) " "Verilog HDL syntax error at mem_test_sm.sv(184) near text: \"endmodule\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mem_test_sm.sv" "" { Text "/home/grads/m/maccoy.merrell/Desktop/PCIe_Mem/Quartus_project/mem_test_sm.sv" 184 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1633566138235 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 1  0 s Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1846 " "Peak virtual memory: 1846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633566138267 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct  6 19:22:18 2021 " "Processing ended: Wed Oct  6 19:22:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633566138267 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633566138267 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633566138267 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1633566138267 ""}
