
miracode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001bc58  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000908  0801be18  0801be18  0002be18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c720  0801c720  00030360  2**0
                  CONTENTS
  4 .ARM          00000008  0801c720  0801c720  0002c720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c728  0801c728  00030360  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c728  0801c728  0002c728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c72c  0801c72c  0002c72c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000360  20000000  0801c730  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ce4  20000360  0801ca90  00030360  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20003044  0801ca90  00033044  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030360  2**0
                  CONTENTS, READONLY
 12 .debug_info   00047865  00000000  00000000  00030390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000682e  00000000  00000000  00077bf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000035b0  00000000  00000000  0007e428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00003340  00000000  00000000  000819d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035526  00000000  00000000  00084d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003ba83  00000000  00000000  000ba23e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012a00d  00000000  00000000  000f5cc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0021fcce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000fab8  00000000  00000000  0021fd20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  0022f7d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0022f8a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000360 	.word	0x20000360
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0801be00 	.word	0x0801be00

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000364 	.word	0x20000364
 80001fc:	0801be00 	.word	0x0801be00

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c8c:	f000 b974 	b.w	8000f78 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	468e      	mov	lr, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14d      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	4694      	mov	ip, r2
 8000cba:	d969      	bls.n	8000d90 <__udivmoddi4+0xe8>
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	b152      	cbz	r2, 8000cd8 <__udivmoddi4+0x30>
 8000cc2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cc6:	f1c2 0120 	rsb	r1, r2, #32
 8000cca:	fa20 f101 	lsr.w	r1, r0, r1
 8000cce:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cd6:	4094      	lsls	r4, r2
 8000cd8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cdc:	0c21      	lsrs	r1, r4, #16
 8000cde:	fbbe f6f8 	udiv	r6, lr, r8
 8000ce2:	fa1f f78c 	uxth.w	r7, ip
 8000ce6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cee:	fb06 f107 	mul.w	r1, r6, r7
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cfe:	f080 811f 	bcs.w	8000f40 <__udivmoddi4+0x298>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 811c 	bls.w	8000f40 <__udivmoddi4+0x298>
 8000d08:	3e02      	subs	r6, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a5b      	subs	r3, r3, r1
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d14:	fb08 3310 	mls	r3, r8, r0, r3
 8000d18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d1c:	fb00 f707 	mul.w	r7, r0, r7
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x92>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2c:	f080 810a 	bcs.w	8000f44 <__udivmoddi4+0x29c>
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	f240 8107 	bls.w	8000f44 <__udivmoddi4+0x29c>
 8000d36:	4464      	add	r4, ip
 8000d38:	3802      	subs	r0, #2
 8000d3a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d3e:	1be4      	subs	r4, r4, r7
 8000d40:	2600      	movs	r6, #0
 8000d42:	b11d      	cbz	r5, 8000d4c <__udivmoddi4+0xa4>
 8000d44:	40d4      	lsrs	r4, r2
 8000d46:	2300      	movs	r3, #0
 8000d48:	e9c5 4300 	strd	r4, r3, [r5]
 8000d4c:	4631      	mov	r1, r6
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0xc2>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	f000 80ef 	beq.w	8000f3a <__udivmoddi4+0x292>
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d62:	4630      	mov	r0, r6
 8000d64:	4631      	mov	r1, r6
 8000d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6a:	fab3 f683 	clz	r6, r3
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d14a      	bne.n	8000e08 <__udivmoddi4+0x160>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d302      	bcc.n	8000d7c <__udivmoddi4+0xd4>
 8000d76:	4282      	cmp	r2, r0
 8000d78:	f200 80f9 	bhi.w	8000f6e <__udivmoddi4+0x2c6>
 8000d7c:	1a84      	subs	r4, r0, r2
 8000d7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d82:	2001      	movs	r0, #1
 8000d84:	469e      	mov	lr, r3
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d0e0      	beq.n	8000d4c <__udivmoddi4+0xa4>
 8000d8a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d8e:	e7dd      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000d90:	b902      	cbnz	r2, 8000d94 <__udivmoddi4+0xec>
 8000d92:	deff      	udf	#255	; 0xff
 8000d94:	fab2 f282 	clz	r2, r2
 8000d98:	2a00      	cmp	r2, #0
 8000d9a:	f040 8092 	bne.w	8000ec2 <__udivmoddi4+0x21a>
 8000d9e:	eba1 010c 	sub.w	r1, r1, ip
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	2601      	movs	r6, #1
 8000dac:	0c20      	lsrs	r0, r4, #16
 8000dae:	fbb1 f3f7 	udiv	r3, r1, r7
 8000db2:	fb07 1113 	mls	r1, r7, r3, r1
 8000db6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dba:	fb0e f003 	mul.w	r0, lr, r3
 8000dbe:	4288      	cmp	r0, r1
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x12c>
 8000dc2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x12a>
 8000dcc:	4288      	cmp	r0, r1
 8000dce:	f200 80cb 	bhi.w	8000f68 <__udivmoddi4+0x2c0>
 8000dd2:	4643      	mov	r3, r8
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ddc:	fb07 1110 	mls	r1, r7, r0, r1
 8000de0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000de4:	fb0e fe00 	mul.w	lr, lr, r0
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x156>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000df4:	d202      	bcs.n	8000dfc <__udivmoddi4+0x154>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f200 80bb 	bhi.w	8000f72 <__udivmoddi4+0x2ca>
 8000dfc:	4608      	mov	r0, r1
 8000dfe:	eba4 040e 	sub.w	r4, r4, lr
 8000e02:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e06:	e79c      	b.n	8000d42 <__udivmoddi4+0x9a>
 8000e08:	f1c6 0720 	rsb	r7, r6, #32
 8000e0c:	40b3      	lsls	r3, r6
 8000e0e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e12:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e16:	fa20 f407 	lsr.w	r4, r0, r7
 8000e1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	40f9      	lsrs	r1, r7
 8000e22:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e26:	fa00 f306 	lsl.w	r3, r0, r6
 8000e2a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e2e:	0c20      	lsrs	r0, r4, #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fb09 1118 	mls	r1, r9, r8, r1
 8000e38:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e3c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e40:	4288      	cmp	r0, r1
 8000e42:	fa02 f206 	lsl.w	r2, r2, r6
 8000e46:	d90b      	bls.n	8000e60 <__udivmoddi4+0x1b8>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e50:	f080 8088 	bcs.w	8000f64 <__udivmoddi4+0x2bc>
 8000e54:	4288      	cmp	r0, r1
 8000e56:	f240 8085 	bls.w	8000f64 <__udivmoddi4+0x2bc>
 8000e5a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e68:	fb09 1110 	mls	r1, r9, r0, r1
 8000e6c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e70:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e74:	458e      	cmp	lr, r1
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x1e2>
 8000e78:	eb1c 0101 	adds.w	r1, ip, r1
 8000e7c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e80:	d26c      	bcs.n	8000f5c <__udivmoddi4+0x2b4>
 8000e82:	458e      	cmp	lr, r1
 8000e84:	d96a      	bls.n	8000f5c <__udivmoddi4+0x2b4>
 8000e86:	3802      	subs	r0, #2
 8000e88:	4461      	add	r1, ip
 8000e8a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e8e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e92:	eba1 010e 	sub.w	r1, r1, lr
 8000e96:	42a1      	cmp	r1, r4
 8000e98:	46c8      	mov	r8, r9
 8000e9a:	46a6      	mov	lr, r4
 8000e9c:	d356      	bcc.n	8000f4c <__udivmoddi4+0x2a4>
 8000e9e:	d053      	beq.n	8000f48 <__udivmoddi4+0x2a0>
 8000ea0:	b15d      	cbz	r5, 8000eba <__udivmoddi4+0x212>
 8000ea2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ea6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eaa:	fa01 f707 	lsl.w	r7, r1, r7
 8000eae:	fa22 f306 	lsr.w	r3, r2, r6
 8000eb2:	40f1      	lsrs	r1, r6
 8000eb4:	431f      	orrs	r7, r3
 8000eb6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eba:	2600      	movs	r6, #0
 8000ebc:	4631      	mov	r1, r6
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	f1c2 0320 	rsb	r3, r2, #32
 8000ec6:	40d8      	lsrs	r0, r3
 8000ec8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ecc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ed0:	4091      	lsls	r1, r2
 8000ed2:	4301      	orrs	r1, r0
 8000ed4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed8:	fa1f fe8c 	uxth.w	lr, ip
 8000edc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ee0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ee4:	0c0b      	lsrs	r3, r1, #16
 8000ee6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eea:	fb00 f60e 	mul.w	r6, r0, lr
 8000eee:	429e      	cmp	r6, r3
 8000ef0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x260>
 8000ef6:	eb1c 0303 	adds.w	r3, ip, r3
 8000efa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000efe:	d22f      	bcs.n	8000f60 <__udivmoddi4+0x2b8>
 8000f00:	429e      	cmp	r6, r3
 8000f02:	d92d      	bls.n	8000f60 <__udivmoddi4+0x2b8>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	1b9b      	subs	r3, r3, r6
 8000f0a:	b289      	uxth	r1, r1
 8000f0c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f10:	fb07 3316 	mls	r3, r7, r6, r3
 8000f14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f18:	fb06 f30e 	mul.w	r3, r6, lr
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x28a>
 8000f20:	eb1c 0101 	adds.w	r1, ip, r1
 8000f24:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f28:	d216      	bcs.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	d914      	bls.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2e:	3e02      	subs	r6, #2
 8000f30:	4461      	add	r1, ip
 8000f32:	1ac9      	subs	r1, r1, r3
 8000f34:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f38:	e738      	b.n	8000dac <__udivmoddi4+0x104>
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e705      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e3      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6f8      	b.n	8000d3a <__udivmoddi4+0x92>
 8000f48:	454b      	cmp	r3, r9
 8000f4a:	d2a9      	bcs.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f50:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7a3      	b.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f58:	4646      	mov	r6, r8
 8000f5a:	e7ea      	b.n	8000f32 <__udivmoddi4+0x28a>
 8000f5c:	4620      	mov	r0, r4
 8000f5e:	e794      	b.n	8000e8a <__udivmoddi4+0x1e2>
 8000f60:	4640      	mov	r0, r8
 8000f62:	e7d1      	b.n	8000f08 <__udivmoddi4+0x260>
 8000f64:	46d0      	mov	r8, sl
 8000f66:	e77b      	b.n	8000e60 <__udivmoddi4+0x1b8>
 8000f68:	3b02      	subs	r3, #2
 8000f6a:	4461      	add	r1, ip
 8000f6c:	e732      	b.n	8000dd4 <__udivmoddi4+0x12c>
 8000f6e:	4630      	mov	r0, r6
 8000f70:	e709      	b.n	8000d86 <__udivmoddi4+0xde>
 8000f72:	4464      	add	r4, ip
 8000f74:	3802      	subs	r0, #2
 8000f76:	e742      	b.n	8000dfe <__udivmoddi4+0x156>

08000f78 <__aeabi_idiv0>:
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <bmp3_init>:
 *  @brief This API is the entry point.
 *  It performs the selection of I2C/SPI read mechanism according to the
 *  selected interface and reads the chip-id and calibration data of the sensor.
 */
int8_t bmp3_init(struct bmp3_dev *dev)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t chip_id = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	73bb      	strb	r3, [r7, #14]

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f001 fbd6 	bl	800273a <null_ptr_check>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMP3_OK)
 8000f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d131      	bne.n	8000ffe <bmp3_init+0x82>
    {
        /* Read mechanism according to selected interface */
        if (dev->intf != BMP3_I2C_INTF)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	7a1b      	ldrb	r3, [r3, #8]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d003      	beq.n	8000faa <bmp3_init+0x2e>
        {
            /* If SPI interface is selected, read extra byte */
            dev->dummy_byte = 1;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	729a      	strb	r2, [r3, #10]
 8000fa8:	e002      	b.n	8000fb0 <bmp3_init+0x34>
        }
        else
        {
            /* If I2C interface is selected, no need to read
             * extra byte */
            dev->dummy_byte = 0;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2200      	movs	r2, #0
 8000fae:	729a      	strb	r2, [r3, #10]

	/* Read the chip-id of bmp3 sensor */
        //rslt = bmp3_get_regs(BMP3_REG_CHIP_ID, &chip_id, 1, dev);
	
        /* Read the chip-id of bmp3 sensor */
        rslt = bmp3_get_regs(BMP3_REG_CHIP_ID, &chip_id, 1, dev);
 8000fb0:	f107 010e 	add.w	r1, r7, #14
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f000 f826 	bl	800100a <bmp3_get_regs>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMP3_OK)
 8000fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d119      	bne.n	8000ffe <bmp3_init+0x82>
        {
            /* Check for chip id validity */
            if ((chip_id == BMP3_CHIP_ID) || (chip_id == BMP390_CHIP_ID))
 8000fca:	7bbb      	ldrb	r3, [r7, #14]
 8000fcc:	2b50      	cmp	r3, #80	; 0x50
 8000fce:	d002      	beq.n	8000fd6 <bmp3_init+0x5a>
 8000fd0:	7bbb      	ldrb	r3, [r7, #14]
 8000fd2:	2b60      	cmp	r3, #96	; 0x60
 8000fd4:	d111      	bne.n	8000ffa <bmp3_init+0x7e>
            {
                dev->chip_id = chip_id;
 8000fd6:	7bba      	ldrb	r2, [r7, #14]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	701a      	strb	r2, [r3, #0]

                /* Reset the sensor */
                rslt = bmp3_soft_reset(dev);
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f000 f9ae 	bl	800133e <bmp3_soft_reset>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP3_OK)
 8000fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d107      	bne.n	8000ffe <bmp3_init+0x82>
                {
                    /* Read the calibration data */
                    rslt = get_calib_data(dev);
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f000 fb4e 	bl	8001690 <get_calib_data>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP3_OK)
 8000ff8:	e001      	b.n	8000ffe <bmp3_init+0x82>
                }
            }
            else
            {
                rslt = BMP3_E_DEV_NOT_FOUND;
 8000ffa:	23f9      	movs	r3, #249	; 0xf9
 8000ffc:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}

0800100a <bmp3_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bmp3_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp3_dev *dev)
{
 800100a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800100e:	b08b      	sub	sp, #44	; 0x2c
 8001010:	af00      	add	r7, sp, #0
 8001012:	60b9      	str	r1, [r7, #8]
 8001014:	607a      	str	r2, [r7, #4]
 8001016:	603b      	str	r3, [r7, #0]
 8001018:	4603      	mov	r3, r0
 800101a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t idx;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800101c:	6838      	ldr	r0, [r7, #0]
 800101e:	f001 fb8c 	bl	800273a <null_ptr_check>
 8001022:	4603      	mov	r3, r0
 8001024:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    /* Proceed if null check is fine */
    if ((rslt == BMP3_OK) && (reg_data != NULL))
 8001028:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800102c:	2b00      	cmp	r3, #0
 800102e:	d172      	bne.n	8001116 <bmp3_get_regs+0x10c>
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d06f      	beq.n	8001116 <bmp3_get_regs+0x10c>
    {
 8001036:	466b      	mov	r3, sp
 8001038:	461e      	mov	r6, r3
        uint32_t temp_len = len + dev->dummy_byte;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	7a9b      	ldrb	r3, [r3, #10]
 800103e:	461a      	mov	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4413      	add	r3, r2
 8001044:	61fb      	str	r3, [r7, #28]
        uint8_t temp_buff[len + dev->dummy_byte];
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	7a9b      	ldrb	r3, [r3, #10]
 800104a:	461a      	mov	r2, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	18d1      	adds	r1, r2, r3
 8001050:	460b      	mov	r3, r1
 8001052:	3b01      	subs	r3, #1
 8001054:	61bb      	str	r3, [r7, #24]
 8001056:	2300      	movs	r3, #0
 8001058:	4688      	mov	r8, r1
 800105a:	4699      	mov	r9, r3
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	f04f 0300 	mov.w	r3, #0
 8001064:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001068:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800106c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001070:	2300      	movs	r3, #0
 8001072:	460c      	mov	r4, r1
 8001074:	461d      	mov	r5, r3
 8001076:	f04f 0200 	mov.w	r2, #0
 800107a:	f04f 0300 	mov.w	r3, #0
 800107e:	00eb      	lsls	r3, r5, #3
 8001080:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001084:	00e2      	lsls	r2, r4, #3
 8001086:	1dcb      	adds	r3, r1, #7
 8001088:	08db      	lsrs	r3, r3, #3
 800108a:	00db      	lsls	r3, r3, #3
 800108c:	ebad 0d03 	sub.w	sp, sp, r3
 8001090:	466b      	mov	r3, sp
 8001092:	3300      	adds	r3, #0
 8001094:	617b      	str	r3, [r7, #20]

        /* If interface selected is SPI */
        if (dev->intf != BMP3_I2C_INTF)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	7a1b      	ldrb	r3, [r3, #8]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d025      	beq.n	80010ea <bmp3_get_regs+0xe0>
        {
            reg_addr = reg_addr | 0x80;
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010a4:	73fb      	strb	r3, [r7, #15]

            /* Read the data from the register */
            dev->intf_rslt = dev->read(reg_addr, temp_buff, temp_len, dev->intf_ptr);
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	68dc      	ldr	r4, [r3, #12]
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	7bf8      	ldrb	r0, [r7, #15]
 80010b0:	69fa      	ldr	r2, [r7, #28]
 80010b2:	6979      	ldr	r1, [r7, #20]
 80010b4:	47a0      	blx	r4
 80010b6:	4603      	mov	r3, r0
 80010b8:	461a      	mov	r2, r3
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	725a      	strb	r2, [r3, #9]
            for (idx = 0; idx < len; idx++)
 80010be:	2300      	movs	r3, #0
 80010c0:	627b      	str	r3, [r7, #36]	; 0x24
 80010c2:	e00d      	b.n	80010e0 <bmp3_get_regs+0xd6>
            {
                reg_data[idx] = temp_buff[idx + dev->dummy_byte];
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	7a9b      	ldrb	r3, [r3, #10]
 80010c8:	461a      	mov	r2, r3
 80010ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010cc:	441a      	add	r2, r3
 80010ce:	68b9      	ldr	r1, [r7, #8]
 80010d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d2:	440b      	add	r3, r1
 80010d4:	6979      	ldr	r1, [r7, #20]
 80010d6:	5c8a      	ldrb	r2, [r1, r2]
 80010d8:	701a      	strb	r2, [r3, #0]
            for (idx = 0; idx < len; idx++)
 80010da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010dc:	3301      	adds	r3, #1
 80010de:	627b      	str	r3, [r7, #36]	; 0x24
 80010e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d3ed      	bcc.n	80010c4 <bmp3_get_regs+0xba>
 80010e8:	e00b      	b.n	8001102 <bmp3_get_regs+0xf8>
            }
        }
        else
        {
            /* Read the data using I2C */
            dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	68dc      	ldr	r4, [r3, #12]
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	7bf8      	ldrb	r0, [r7, #15]
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	68b9      	ldr	r1, [r7, #8]
 80010f8:	47a0      	blx	r4
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	725a      	strb	r2, [r3, #9]
        }

        /* Check for communication error */
        if (dev->intf_rslt != BMP3_INTF_RET_SUCCESS)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d002      	beq.n	8001112 <bmp3_get_regs+0x108>
        {
            rslt = BMP3_E_COMM_FAIL;
 800110c:	23fe      	movs	r3, #254	; 0xfe
 800110e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001112:	46b5      	mov	sp, r6
    {
 8001114:	e002      	b.n	800111c <bmp3_get_regs+0x112>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001116:	23ff      	movs	r3, #255	; 0xff
 8001118:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    }

    return rslt;
 800111c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
}
 8001120:	4618      	mov	r0, r3
 8001122:	372c      	adds	r7, #44	; 0x2c
 8001124:	46bd      	mov	sp, r7
 8001126:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800112a <bmp3_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bmp3_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp3_dev *dev)
{
 800112a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800112e:	b089      	sub	sp, #36	; 0x24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
 8001138:	603b      	str	r3, [r7, #0]
 800113a:	466b      	mov	r3, sp
 800113c:	461e      	mov	r6, r3
    int8_t rslt;
    uint8_t temp_buff[len * 2];
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	0059      	lsls	r1, r3, #1
 8001142:	460b      	mov	r3, r1
 8001144:	3b01      	subs	r3, #1
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	2300      	movs	r3, #0
 800114a:	4688      	mov	r8, r1
 800114c:	4699      	mov	r9, r3
 800114e:	f04f 0200 	mov.w	r2, #0
 8001152:	f04f 0300 	mov.w	r3, #0
 8001156:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800115a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800115e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001162:	2300      	movs	r3, #0
 8001164:	460c      	mov	r4, r1
 8001166:	461d      	mov	r5, r3
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	f04f 0300 	mov.w	r3, #0
 8001170:	00eb      	lsls	r3, r5, #3
 8001172:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001176:	00e2      	lsls	r2, r4, #3
 8001178:	1dcb      	adds	r3, r1, #7
 800117a:	08db      	lsrs	r3, r3, #3
 800117c:	00db      	lsls	r3, r3, #3
 800117e:	ebad 0d03 	sub.w	sp, sp, r3
 8001182:	466b      	mov	r3, sp
 8001184:	3300      	adds	r3, #0
 8001186:	613b      	str	r3, [r7, #16]
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8001188:	6838      	ldr	r0, [r7, #0]
 800118a:	f001 fad6 	bl	800273a <null_ptr_check>
 800118e:	4603      	mov	r3, r0
 8001190:	76fb      	strb	r3, [r7, #27]

    /* Check for arguments validity */
    if ((rslt == BMP3_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001192:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d14c      	bne.n	8001234 <bmp3_set_regs+0x10a>
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d049      	beq.n	8001234 <bmp3_set_regs+0x10a>
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d046      	beq.n	8001234 <bmp3_set_regs+0x10a>
    {
        if (len != 0)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d040      	beq.n	800122e <bmp3_set_regs+0x104>
        {
            temp_buff[0] = reg_data[0];
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	781a      	ldrb	r2, [r3, #0]
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	701a      	strb	r2, [r3, #0]

            /* If interface selected is SPI */
            if (dev->intf == BMP3_SPI_INTF)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	7a1b      	ldrb	r3, [r3, #8]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d114      	bne.n	80011e6 <bmp3_set_regs+0xbc>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80011bc:	2300      	movs	r3, #0
 80011be:	76bb      	strb	r3, [r7, #26]
 80011c0:	e00d      	b.n	80011de <bmp3_set_regs+0xb4>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80011c2:	7ebb      	ldrb	r3, [r7, #26]
 80011c4:	68fa      	ldr	r2, [r7, #12]
 80011c6:	4413      	add	r3, r2
 80011c8:	781a      	ldrb	r2, [r3, #0]
 80011ca:	7ebb      	ldrb	r3, [r7, #26]
 80011cc:	68f9      	ldr	r1, [r7, #12]
 80011ce:	440b      	add	r3, r1
 80011d0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80011d8:	7ebb      	ldrb	r3, [r7, #26]
 80011da:	3301      	adds	r3, #1
 80011dc:	76bb      	strb	r3, [r7, #26]
 80011de:	7ebb      	ldrb	r3, [r7, #26]
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d8ed      	bhi.n	80011c2 <bmp3_set_regs+0x98>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d909      	bls.n	8001200 <bmp3_set_regs+0xd6>
            {
                /* Interleave register address w.r.t data for
                 * burst write*/
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	68ba      	ldr	r2, [r7, #8]
 80011f0:	6939      	ldr	r1, [r7, #16]
 80011f2:	68f8      	ldr	r0, [r7, #12]
 80011f4:	f000 fa71 	bl	80016da <interleave_reg_addr>
                temp_len = len * 2;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	61fb      	str	r3, [r7, #28]
 80011fe:	e001      	b.n	8001204 <bmp3_set_regs+0xda>
            }
            else
            {
                temp_len = len;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	61fb      	str	r3, [r7, #28]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	691c      	ldr	r4, [r3, #16]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	7818      	ldrb	r0, [r3, #0]
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	69fa      	ldr	r2, [r7, #28]
 8001212:	6939      	ldr	r1, [r7, #16]
 8001214:	47a0      	blx	r4
 8001216:	4603      	mov	r3, r0
 8001218:	461a      	mov	r2, r3
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	725a      	strb	r2, [r3, #9]

            /* Check for communication error */
            if (dev->intf_rslt != BMP3_INTF_RET_SUCCESS)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d008      	beq.n	800123a <bmp3_set_regs+0x110>
            {
                rslt = BMP3_E_COMM_FAIL;
 8001228:	23fe      	movs	r3, #254	; 0xfe
 800122a:	76fb      	strb	r3, [r7, #27]
        if (len != 0)
 800122c:	e005      	b.n	800123a <bmp3_set_regs+0x110>
            }
        }
        else
        {
            rslt = BMP3_E_INVALID_LEN;
 800122e:	23fa      	movs	r3, #250	; 0xfa
 8001230:	76fb      	strb	r3, [r7, #27]
        if (len != 0)
 8001232:	e002      	b.n	800123a <bmp3_set_regs+0x110>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001234:	23ff      	movs	r3, #255	; 0xff
 8001236:	76fb      	strb	r3, [r7, #27]
 8001238:	e000      	b.n	800123c <bmp3_set_regs+0x112>
        if (len != 0)
 800123a:	bf00      	nop
    }

    return rslt;
 800123c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001240:	46b5      	mov	sp, r6
}
 8001242:	4618      	mov	r0, r3
 8001244:	3724      	adds	r7, #36	; 0x24
 8001246:	46bd      	mov	sp, r7
 8001248:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800124c <bmp3_set_sensor_settings>:
 * @brief This API sets the power control(pressure enable and
 * temperature enable), over sampling, ODR and filter
 * settings in the sensor.
 */
int8_t bmp3_set_sensor_settings(uint32_t desired_settings, struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 8001258:	2300      	movs	r3, #0
 800125a:	75fb      	strb	r3, [r7, #23]

    if (settings != NULL)
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d03a      	beq.n	80012d8 <bmp3_set_sensor_settings+0x8c>
    {

        if (are_settings_changed(BMP3_POWER_CNTL, desired_settings))
 8001262:	68f9      	ldr	r1, [r7, #12]
 8001264:	2006      	movs	r0, #6
 8001266:	f001 fa50 	bl	800270a <are_settings_changed>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d006      	beq.n	800127e <bmp3_set_sensor_settings+0x32>
        {
            /* Set the power control settings */
            rslt = set_pwr_ctrl_settings(desired_settings, settings, dev);
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	68b9      	ldr	r1, [r7, #8]
 8001274:	68f8      	ldr	r0, [r7, #12]
 8001276:	f000 fa96 	bl	80017a6 <set_pwr_ctrl_settings>
 800127a:	4603      	mov	r3, r0
 800127c:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_ODR_FILTER, desired_settings))
 800127e:	68f9      	ldr	r1, [r7, #12]
 8001280:	20f0      	movs	r0, #240	; 0xf0
 8001282:	f001 fa42 	bl	800270a <are_settings_changed>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d006      	beq.n	800129a <bmp3_set_sensor_settings+0x4e>
        {
            /* Set the over sampling, ODR and filter settings */
            rslt = set_odr_filter_settings(desired_settings, settings, dev);
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	68b9      	ldr	r1, [r7, #8]
 8001290:	68f8      	ldr	r0, [r7, #12]
 8001292:	f000 fad7 	bl	8001844 <set_odr_filter_settings>
 8001296:	4603      	mov	r3, r0
 8001298:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_INT_CTRL, desired_settings))
 800129a:	68f9      	ldr	r1, [r7, #12]
 800129c:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 80012a0:	f001 fa33 	bl	800270a <are_settings_changed>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d006      	beq.n	80012b8 <bmp3_set_sensor_settings+0x6c>
        {
            /* Set the interrupt control settings */
            rslt = set_int_ctrl_settings(desired_settings, settings, dev);
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	68b9      	ldr	r1, [r7, #8]
 80012ae:	68f8      	ldr	r0, [r7, #12]
 80012b0:	f000 fb36 	bl	8001920 <set_int_ctrl_settings>
 80012b4:	4603      	mov	r3, r0
 80012b6:	75fb      	strb	r3, [r7, #23]
        }

        if (are_settings_changed(BMP3_ADV_SETT, desired_settings))
 80012b8:	68f9      	ldr	r1, [r7, #12]
 80012ba:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 80012be:	f001 fa24 	bl	800270a <are_settings_changed>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d009      	beq.n	80012dc <bmp3_set_sensor_settings+0x90>
        {
            /* Set the advance settings */
            rslt = set_advance_settings(desired_settings, settings, dev);
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	68b9      	ldr	r1, [r7, #8]
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f000 fba1 	bl	8001a14 <set_advance_settings>
 80012d2:	4603      	mov	r3, r0
 80012d4:	75fb      	strb	r3, [r7, #23]
 80012d6:	e001      	b.n	80012dc <bmp3_set_sensor_settings+0x90>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 80012d8:	23ff      	movs	r3, #255	; 0xff
 80012da:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80012dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3718      	adds	r7, #24
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <bmp3_get_status>:
 * @brief This API gets the command ready, data ready for pressure and
 * temperature and interrupt (fifo watermark, fifo full, data ready) and
 * error status from the sensor.
 */
int8_t bmp3_get_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (status != NULL)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d01a      	beq.n	800132e <bmp3_get_status+0x46>
    {
        rslt = get_sensor_status(status, dev);
 80012f8:	6839      	ldr	r1, [r7, #0]
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f001 fa41 	bl	8002782 <get_sensor_status>
 8001300:	4603      	mov	r3, r0
 8001302:	73fb      	strb	r3, [r7, #15]

        /* Proceed further if the earlier operation is fine */
        if (rslt == BMP3_OK)
 8001304:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d112      	bne.n	8001332 <bmp3_get_status+0x4a>
        {
            rslt = get_int_status(status, dev);
 800130c:	6839      	ldr	r1, [r7, #0]
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f001 fa7a 	bl	8002808 <get_int_status>
 8001314:	4603      	mov	r3, r0
 8001316:	73fb      	strb	r3, [r7, #15]

            /* Proceed further if the earlier operation is fine */
            if (rslt == BMP3_OK)
 8001318:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d108      	bne.n	8001332 <bmp3_get_status+0x4a>
            {
                /* Get the error status */
                rslt = get_err_status(status, dev);
 8001320:	6839      	ldr	r1, [r7, #0]
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f001 fa9e 	bl	8002864 <get_err_status>
 8001328:	4603      	mov	r3, r0
 800132a:	73fb      	strb	r3, [r7, #15]
 800132c:	e001      	b.n	8001332 <bmp3_get_status+0x4a>
            }
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 800132e:	23ff      	movs	r3, #255	; 0xff
 8001330:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001332:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001336:	4618      	mov	r0, r3
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <bmp3_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bmp3_soft_reset(struct bmp3_dev *dev)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b084      	sub	sp, #16
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_CMD;
 8001346:	237e      	movs	r3, #126	; 0x7e
 8001348:	73bb      	strb	r3, [r7, #14]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BMP3_SOFT_RESET;
 800134a:	23b6      	movs	r3, #182	; 0xb6
 800134c:	737b      	strb	r3, [r7, #13]
    uint8_t cmd_rdy_status;
    uint8_t cmd_err_status;

    /* Check for command ready status */
    rslt = bmp3_get_regs(BMP3_REG_SENS_STATUS, &cmd_rdy_status, 1, dev);
 800134e:	f107 010c 	add.w	r1, r7, #12
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2201      	movs	r2, #1
 8001356:	2003      	movs	r0, #3
 8001358:	f7ff fe57 	bl	800100a <bmp3_get_regs>
 800135c:	4603      	mov	r3, r0
 800135e:	73fb      	strb	r3, [r7, #15]

    /* Device is ready to accept new command */
    if ((cmd_rdy_status & BMP3_CMD_RDY) && (rslt == BMP3_OK))
 8001360:	7b3b      	ldrb	r3, [r7, #12]
 8001362:	f003 0310 	and.w	r3, r3, #16
 8001366:	2b00      	cmp	r3, #0
 8001368:	d02d      	beq.n	80013c6 <bmp3_soft_reset+0x88>
 800136a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d129      	bne.n	80013c6 <bmp3_soft_reset+0x88>
    {
        /* Write the soft reset command in the sensor */
        rslt = bmp3_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001372:	f107 010d 	add.w	r1, r7, #13
 8001376:	f107 000e 	add.w	r0, r7, #14
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2201      	movs	r2, #1
 800137e:	f7ff fed4 	bl	800112a <bmp3_set_regs>
 8001382:	4603      	mov	r3, r0
 8001384:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMP3_OK)
 8001386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d11b      	bne.n	80013c6 <bmp3_soft_reset+0x88>
        {
            /* Wait for 2 ms */
            dev->delay_us(2000, dev->intf_ptr);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	695b      	ldr	r3, [r3, #20]
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	6852      	ldr	r2, [r2, #4]
 8001396:	4611      	mov	r1, r2
 8001398:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800139c:	4798      	blx	r3

            /* Read for command error status */
            rslt = bmp3_get_regs(BMP3_REG_ERR, &cmd_err_status, 1, dev);
 800139e:	f107 010b 	add.w	r1, r7, #11
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2201      	movs	r2, #1
 80013a6:	2002      	movs	r0, #2
 80013a8:	f7ff fe2f 	bl	800100a <bmp3_get_regs>
 80013ac:	4603      	mov	r3, r0
 80013ae:	73fb      	strb	r3, [r7, #15]

            /* check for command error status */
            if ((cmd_err_status & BMP3_REG_CMD) || (rslt != BMP3_OK))
 80013b0:	7afb      	ldrb	r3, [r7, #11]
 80013b2:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d103      	bne.n	80013c2 <bmp3_soft_reset+0x84>
 80013ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <bmp3_soft_reset+0x88>
            {
                /* Command not written hence return
                 * error */
                rslt = BMP3_E_CMD_EXEC_FAILED;
 80013c2:	23fc      	movs	r3, #252	; 0xfc
 80013c4:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80013c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <bmp3_set_op_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bmp3_set_op_mode(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b084      	sub	sp, #16
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
 80013da:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t last_set_mode;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 80013dc:	6838      	ldr	r0, [r7, #0]
 80013de:	f001 f9ac 	bl	800273a <null_ptr_check>
 80013e2:	4603      	mov	r3, r0
 80013e4:	73fb      	strb	r3, [r7, #15]

    if ((rslt == BMP3_OK) && (settings != NULL))
 80013e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d139      	bne.n	8001462 <bmp3_set_op_mode+0x90>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d036      	beq.n	8001462 <bmp3_set_op_mode+0x90>
    {
        uint8_t curr_mode = settings->op_mode;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	73bb      	strb	r3, [r7, #14]

        rslt = bmp3_get_op_mode(&last_set_mode, dev);
 80013fa:	f107 030d 	add.w	r3, r7, #13
 80013fe:	6839      	ldr	r1, [r7, #0]
 8001400:	4618      	mov	r0, r3
 8001402:	f000 f838 	bl	8001476 <bmp3_get_op_mode>
 8001406:	4603      	mov	r3, r0
 8001408:	73fb      	strb	r3, [r7, #15]

        /* If the sensor is not in sleep mode put the device to sleep
         * mode */
        if ((last_set_mode != BMP3_MODE_SLEEP) && (rslt == BMP3_OK))
 800140a:	7b7b      	ldrb	r3, [r7, #13]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d010      	beq.n	8001432 <bmp3_set_op_mode+0x60>
 8001410:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d10c      	bne.n	8001432 <bmp3_set_op_mode+0x60>
        {
            /* Device should be put to sleep before transiting to
             * forced mode or normal mode */
            rslt = put_device_to_sleep(dev);
 8001418:	6838      	ldr	r0, [r7, #0]
 800141a:	f000 f8f7 	bl	800160c <put_device_to_sleep>
 800141e:	4603      	mov	r3, r0
 8001420:	73fb      	strb	r3, [r7, #15]

            /* Give some time for device to go into sleep mode */
            dev->delay_us(5000, dev->intf_ptr);
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	683a      	ldr	r2, [r7, #0]
 8001428:	6852      	ldr	r2, [r2, #4]
 800142a:	4611      	mov	r1, r2
 800142c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001430:	4798      	blx	r3
        }

        /* Set the power mode */
        if (rslt == BMP3_OK)
 8001432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d116      	bne.n	8001468 <bmp3_set_op_mode+0x96>
        {
            if (curr_mode == BMP3_MODE_NORMAL)
 800143a:	7bbb      	ldrb	r3, [r7, #14]
 800143c:	2b03      	cmp	r3, #3
 800143e:	d106      	bne.n	800144e <bmp3_set_op_mode+0x7c>
            {
                /* Set normal mode and validate
                 * necessary settings */
                rslt = set_normal_mode(settings, dev);
 8001440:	6839      	ldr	r1, [r7, #0]
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f000 f879 	bl	800153a <set_normal_mode>
 8001448:	4603      	mov	r3, r0
 800144a:	73fb      	strb	r3, [r7, #15]
    {
 800144c:	e00c      	b.n	8001468 <bmp3_set_op_mode+0x96>
            }
            else if (curr_mode == BMP3_MODE_FORCED)
 800144e:	7bbb      	ldrb	r3, [r7, #14]
 8001450:	2b01      	cmp	r3, #1
 8001452:	d109      	bne.n	8001468 <bmp3_set_op_mode+0x96>
            {
                /* Set forced mode */
                rslt = write_power_mode(settings, dev);
 8001454:	6839      	ldr	r1, [r7, #0]
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f000 f8a2 	bl	80015a0 <write_power_mode>
 800145c:	4603      	mov	r3, r0
 800145e:	73fb      	strb	r3, [r7, #15]
    {
 8001460:	e002      	b.n	8001468 <bmp3_set_op_mode+0x96>
            }
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001462:	23ff      	movs	r3, #255	; 0xff
 8001464:	73fb      	strb	r3, [r7, #15]
 8001466:	e000      	b.n	800146a <bmp3_set_op_mode+0x98>
    {
 8001468:	bf00      	nop
    }

    return rslt;
 800146a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <bmp3_get_op_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bmp3_get_op_mode(uint8_t *op_mode, struct bmp3_dev *dev)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b084      	sub	sp, #16
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
 800147e:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (op_mode != NULL)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d011      	beq.n	80014aa <bmp3_get_op_mode+0x34>
    {
        /* Read the power mode register */
        rslt = bmp3_get_regs(BMP3_REG_PWR_CTRL, op_mode, 1, dev);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	2201      	movs	r2, #1
 800148a:	6879      	ldr	r1, [r7, #4]
 800148c:	201b      	movs	r0, #27
 800148e:	f7ff fdbc 	bl	800100a <bmp3_get_regs>
 8001492:	4603      	mov	r3, r0
 8001494:	73fb      	strb	r3, [r7, #15]

        /* Assign the power mode in the device structure */
        *op_mode = BMP3_GET_BITS(*op_mode, BMP3_OP_MODE);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	111b      	asrs	r3, r3, #4
 800149c:	b2db      	uxtb	r3, r3
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	701a      	strb	r2, [r3, #0]
 80014a8:	e001      	b.n	80014ae <bmp3_get_op_mode+0x38>
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 80014aa:	23ff      	movs	r3, #255	; 0xff
 80014ac:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80014ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <bmp3_get_sensor_data>:
 * @brief This API reads the pressure, temperature or both data from the
 * sensor, compensates the data and store it in the bmp3_data structure
 * instance passed by the user.
 */
int8_t bmp3_get_sensor_data(uint8_t sensor_comp, struct bmp3_data *comp_data, struct bmp3_dev *dev)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b08a      	sub	sp, #40	; 0x28
 80014be:	af00      	add	r7, sp, #0
 80014c0:	4603      	mov	r3, r0
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
 80014c6:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Array to store the pressure and temperature data read from
     * the sensor */
    uint8_t reg_data[BMP3_LEN_P_T_DATA] = { 0 };
 80014c8:	2300      	movs	r3, #0
 80014ca:	623b      	str	r3, [r7, #32]
 80014cc:	2300      	movs	r3, #0
 80014ce:	84bb      	strh	r3, [r7, #36]	; 0x24
    struct bmp3_uncomp_data uncomp_data = { 0 };
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]

    if (comp_data != NULL)
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d021      	beq.n	8001528 <bmp3_get_sensor_data+0x6e>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bmp3_get_regs(BMP3_REG_DATA, reg_data, BMP3_LEN_P_T_DATA, dev);
 80014e4:	f107 0120 	add.w	r1, r7, #32
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2206      	movs	r2, #6
 80014ec:	2004      	movs	r0, #4
 80014ee:	f7ff fd8c 	bl	800100a <bmp3_get_regs>
 80014f2:	4603      	mov	r3, r0
 80014f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (rslt == BMP3_OK)
 80014f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d116      	bne.n	800152e <bmp3_get_sensor_data+0x74>
        {
            /* Parse the read data from the sensor */
            parse_sensor_data(reg_data, &uncomp_data);
 8001500:	f107 0210 	add.w	r2, r7, #16
 8001504:	f107 0320 	add.w	r3, r7, #32
 8001508:	4611      	mov	r1, r2
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fc70 	bl	8001df0 <parse_sensor_data>

            /* Compensate the pressure/temperature/both data read
             * from the sensor */
            rslt = compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3318      	adds	r3, #24
 8001514:	f107 0110 	add.w	r1, r7, #16
 8001518:	7bf8      	ldrb	r0, [r7, #15]
 800151a:	68ba      	ldr	r2, [r7, #8]
 800151c:	f000 fca3 	bl	8001e66 <compensate_data>
 8001520:	4603      	mov	r3, r0
 8001522:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001526:	e002      	b.n	800152e <bmp3_get_sensor_data+0x74>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001528:	23ff      	movs	r3, #255	; 0xff
 800152a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return rslt;
 800152e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001532:	4618      	mov	r0, r3
 8001534:	3728      	adds	r7, #40	; 0x28
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <set_normal_mode>:

/*!
 * @brief This internal API sets the normal mode in the sensor.
 */
static int8_t set_normal_mode(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b084      	sub	sp, #16
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
 8001542:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t conf_err_status;

    rslt = validate_normal_mode_settings(settings, dev);
 8001544:	6839      	ldr	r1, [r7, #0]
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f000 f888 	bl	800165c <validate_normal_mode_settings>
 800154c:	4603      	mov	r3, r0
 800154e:	73fb      	strb	r3, [r7, #15]

    /* If OSR and ODR settings are proper then write the power mode */
    if (rslt == BMP3_OK)
 8001550:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d11d      	bne.n	8001594 <set_normal_mode+0x5a>
    {
        rslt = write_power_mode(settings, dev);
 8001558:	6839      	ldr	r1, [r7, #0]
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f000 f820 	bl	80015a0 <write_power_mode>
 8001560:	4603      	mov	r3, r0
 8001562:	73fb      	strb	r3, [r7, #15]

        /* check for configuration error */
        if (rslt == BMP3_OK)
 8001564:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d113      	bne.n	8001594 <set_normal_mode+0x5a>
        {
            /* Read the configuration error status */
            rslt = bmp3_get_regs(BMP3_REG_ERR, &conf_err_status, 1, dev);
 800156c:	f107 010e 	add.w	r1, r7, #14
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	2201      	movs	r2, #1
 8001574:	2002      	movs	r0, #2
 8001576:	f7ff fd48 	bl	800100a <bmp3_get_regs>
 800157a:	4603      	mov	r3, r0
 800157c:	73fb      	strb	r3, [r7, #15]

            /* Check if conf. error flag is set */
            if (rslt == BMP3_OK)
 800157e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d106      	bne.n	8001594 <set_normal_mode+0x5a>
            {
                if (conf_err_status & BMP3_ERR_CONF)
 8001586:	7bbb      	ldrb	r3, [r7, #14]
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <set_normal_mode+0x5a>
                {
                    /* OSR and ODR configuration is not proper */
                    rslt = BMP3_E_CONFIGURATION_ERR;
 8001590:	23fb      	movs	r3, #251	; 0xfb
 8001592:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8001594:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(const struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 80015aa:	231b      	movs	r3, #27
 80015ac:	737b      	strb	r3, [r7, #13]
    uint8_t op_mode = settings->op_mode;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	73bb      	strb	r3, [r7, #14]

    /* Temporary variable to store the value read from op-mode register */
    uint8_t op_mode_reg_val;

    /* Read the power mode register */
    rslt = bmp3_get_regs(reg_addr, &op_mode_reg_val, 1, dev);
 80015b4:	7b78      	ldrb	r0, [r7, #13]
 80015b6:	f107 010c 	add.w	r1, r7, #12
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	2201      	movs	r2, #1
 80015be:	f7ff fd24 	bl	800100a <bmp3_get_regs>
 80015c2:	4603      	mov	r3, r0
 80015c4:	73fb      	strb	r3, [r7, #15]

    /* Set the power mode */
    if (rslt == BMP3_OK)
 80015c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d118      	bne.n	8001600 <write_power_mode+0x60>
    {
        op_mode_reg_val = BMP3_SET_BITS(op_mode_reg_val, BMP3_OP_MODE, op_mode);
 80015ce:	7b3b      	ldrb	r3, [r7, #12]
 80015d0:	b25b      	sxtb	r3, r3
 80015d2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80015d6:	b25a      	sxtb	r2, r3
 80015d8:	7bbb      	ldrb	r3, [r7, #14]
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	b25b      	sxtb	r3, r3
 80015de:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80015e2:	b25b      	sxtb	r3, r3
 80015e4:	4313      	orrs	r3, r2
 80015e6:	b25b      	sxtb	r3, r3
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	733b      	strb	r3, [r7, #12]

        /* Write the power mode in the register */
        rslt = bmp3_set_regs(&reg_addr, &op_mode_reg_val, 1, dev);
 80015ec:	f107 010c 	add.w	r1, r7, #12
 80015f0:	f107 000d 	add.w	r0, r7, #13
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	2201      	movs	r2, #1
 80015f8:	f7ff fd97 	bl	800112a <bmp3_set_regs>
 80015fc:	4603      	mov	r3, r0
 80015fe:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001600:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(struct bmp3_dev *dev)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 8001614:	231b      	movs	r3, #27
 8001616:	73bb      	strb	r3, [r7, #14]

    /* Temporary variable to store the value read from op-mode register */
    uint8_t op_mode_reg_val;

    rslt = bmp3_get_regs(BMP3_REG_PWR_CTRL, &op_mode_reg_val, 1, dev);
 8001618:	f107 010d 	add.w	r1, r7, #13
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2201      	movs	r2, #1
 8001620:	201b      	movs	r0, #27
 8001622:	f7ff fcf2 	bl	800100a <bmp3_get_regs>
 8001626:	4603      	mov	r3, r0
 8001628:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 800162a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d10e      	bne.n	8001650 <put_device_to_sleep+0x44>
    {
        /* Set the power mode */
        op_mode_reg_val = op_mode_reg_val & (~(BMP3_OP_MODE_MSK));
 8001632:	7b7b      	ldrb	r3, [r7, #13]
 8001634:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001638:	b2db      	uxtb	r3, r3
 800163a:	737b      	strb	r3, [r7, #13]

        /* Write the power mode in the register */
        rslt = bmp3_set_regs(&reg_addr, &op_mode_reg_val, 1, dev);
 800163c:	f107 010d 	add.w	r1, r7, #13
 8001640:	f107 000e 	add.w	r0, r7, #14
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2201      	movs	r2, #1
 8001648:	f7ff fd6f 	bl	800112a <bmp3_set_regs>
 800164c:	4603      	mov	r3, r0
 800164e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001650:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <validate_normal_mode_settings>:

/*!
 * @brief This internal API validate the normal mode settings of the sensor.
 */
static int8_t validate_normal_mode_settings(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    rslt = get_odr_filter_settings(settings, dev);
 8001666:	6839      	ldr	r1, [r7, #0]
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 fa26 	bl	8001aba <get_odr_filter_settings>
 800166e:	4603      	mov	r3, r0
 8001670:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8001672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d104      	bne.n	8001684 <validate_normal_mode_settings+0x28>
    {
        rslt = validate_osr_and_odr_settings(settings);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f000 fa3a 	bl	8001af4 <validate_osr_and_odr_settings>
 8001680:	4603      	mov	r3, r0
 8001682:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001684:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it then compensates it and store in the device structure.
 */
static int8_t get_calib_data(struct bmp3_dev *dev)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b088      	sub	sp, #32
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_CALIB_DATA;
 8001698:	2331      	movs	r3, #49	; 0x31
 800169a:	77fb      	strb	r3, [r7, #31]

    /* Array to store calibration data */
    uint8_t calib_data[BMP3_LEN_CALIB_DATA] = { 0 };
 800169c:	2300      	movs	r3, #0
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	741a      	strb	r2, [r3, #16]

    /* Read the calibration data from the sensor */
    rslt = bmp3_get_regs(reg_addr, calib_data, BMP3_LEN_CALIB_DATA, dev);
 80016b0:	f107 0108 	add.w	r1, r7, #8
 80016b4:	7ff8      	ldrb	r0, [r7, #31]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2215      	movs	r2, #21
 80016ba:	f7ff fca6 	bl	800100a <bmp3_get_regs>
 80016be:	4603      	mov	r3, r0
 80016c0:	77bb      	strb	r3, [r7, #30]

    /* Parse calibration data and store it in device structure */
    parse_calib_data(calib_data, dev);
 80016c2:	f107 0308 	add.w	r3, r7, #8
 80016c6:	6879      	ldr	r1, [r7, #4]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f000 fc3f 	bl	8001f4c <parse_calib_data>

    return rslt;
 80016ce:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3720      	adds	r7, #32
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 80016da:	b480      	push	{r7}
 80016dc:	b087      	sub	sp, #28
 80016de:	af00      	add	r7, sp, #0
 80016e0:	60f8      	str	r0, [r7, #12]
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
 80016e6:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 80016e8:	2301      	movs	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	e015      	b.n	800171a <interleave_reg_addr+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 80016ee:	68fa      	ldr	r2, [r7, #12]
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	441a      	add	r2, r3
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	3b01      	subs	r3, #1
 80016fa:	68b9      	ldr	r1, [r7, #8]
 80016fc:	440b      	add	r3, r1
 80016fe:	7812      	ldrb	r2, [r2, #0]
 8001700:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	441a      	add	r2, r3
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	68b9      	ldr	r1, [r7, #8]
 800170e:	440b      	add	r3, r1
 8001710:	7812      	ldrb	r2, [r2, #0]
 8001712:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	3301      	adds	r3, #1
 8001718:	617b      	str	r3, [r7, #20]
 800171a:	697a      	ldr	r2, [r7, #20]
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	429a      	cmp	r2, r3
 8001720:	d3e5      	bcc.n	80016ee <interleave_reg_addr+0x14>
    }
}
 8001722:	bf00      	nop
 8001724:	bf00      	nop
 8001726:	371c      	adds	r7, #28
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <parse_odr_filter_settings>:
/*!
 * @brief This internal API parse the over sampling, ODR and filter
 * settings and store in the device structure.
 */
static void  parse_odr_filter_settings(const uint8_t *reg_data, struct bmp3_odr_filter_settings *settings)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
    uint8_t index = 0;
 800173a:	2300      	movs	r3, #0
 800173c:	73fb      	strb	r3, [r7, #15]

    /* ODR and filter settings index starts from one (0x1C register) */
    settings->press_os = BMP3_GET_BITS_POS_0(reg_data[index], BMP3_PRESS_OS);
 800173e:	7bfb      	ldrb	r3, [r7, #15]
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	4413      	add	r3, r2
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	b2da      	uxtb	r2, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	701a      	strb	r2, [r3, #0]
    settings->temp_os = BMP3_GET_BITS(reg_data[index], BMP3_TEMP_OS);
 8001750:	7bfb      	ldrb	r3, [r7, #15]
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	4413      	add	r3, r2
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	10db      	asrs	r3, r3, #3
 800175a:	b2db      	uxtb	r3, r3
 800175c:	f003 0307 	and.w	r3, r3, #7
 8001760:	b2da      	uxtb	r2, r3
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	705a      	strb	r2, [r3, #1]

    /* Move index to 0x1D register */
    index++;
 8001766:	7bfb      	ldrb	r3, [r7, #15]
 8001768:	3301      	adds	r3, #1
 800176a:	73fb      	strb	r3, [r7, #15]
    settings->odr = BMP3_GET_BITS_POS_0(reg_data[index], BMP3_ODR);
 800176c:	7bfb      	ldrb	r3, [r7, #15]
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	4413      	add	r3, r2
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	f003 031f 	and.w	r3, r3, #31
 8001778:	b2da      	uxtb	r2, r3
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	70da      	strb	r2, [r3, #3]

    /* Move index to 0x1F register */
    index = index + 2;
 800177e:	7bfb      	ldrb	r3, [r7, #15]
 8001780:	3302      	adds	r3, #2
 8001782:	73fb      	strb	r3, [r7, #15]
    settings->iir_filter = BMP3_GET_BITS(reg_data[index], BMP3_IIR_FILTER);
 8001784:	7bfb      	ldrb	r3, [r7, #15]
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	105b      	asrs	r3, r3, #1
 800178e:	b2db      	uxtb	r3, r3
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	b2da      	uxtb	r2, r3
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	709a      	strb	r2, [r3, #2]
}
 800179a:	bf00      	nop
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <set_pwr_ctrl_settings>:
 * settings of the sensor.
 */
static int8_t set_pwr_ctrl_settings(uint32_t desired_settings,
                                    const struct bmp3_settings *settings,
                                    struct bmp3_dev *dev)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	60f8      	str	r0, [r7, #12]
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 80017b2:	231b      	movs	r3, #27
 80017b4:	75bb      	strb	r3, [r7, #22]
    uint8_t reg_data;

    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 80017b6:	7db8      	ldrb	r0, [r7, #22]
 80017b8:	f107 0115 	add.w	r1, r7, #21
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2201      	movs	r2, #1
 80017c0:	f7ff fc23 	bl	800100a <bmp3_get_regs>
 80017c4:	4603      	mov	r3, r0
 80017c6:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 80017c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d132      	bne.n	8001836 <set_pwr_ctrl_settings+0x90>
    {
        if (desired_settings & BMP3_SEL_PRESS_EN)
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d00e      	beq.n	80017f8 <set_pwr_ctrl_settings+0x52>
        {
            /* Set the pressure enable settings in the
             * register variable */
            reg_data = BMP3_SET_BITS_POS_0(reg_data, BMP3_PRESS_EN, settings->press_en);
 80017da:	7d7b      	ldrb	r3, [r7, #21]
 80017dc:	b25b      	sxtb	r3, r3
 80017de:	f023 0301 	bic.w	r3, r3, #1
 80017e2:	b25a      	sxtb	r2, r3
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	785b      	ldrb	r3, [r3, #1]
 80017e8:	b25b      	sxtb	r3, r3
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	4313      	orrs	r3, r2
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	757b      	strb	r3, [r7, #21]
        }

        if (desired_settings & BMP3_SEL_TEMP_EN)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d00f      	beq.n	8001822 <set_pwr_ctrl_settings+0x7c>
        {
            /* Set the temperature enable settings in the
             * register variable */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_TEMP_EN, settings->temp_en);
 8001802:	7d7b      	ldrb	r3, [r7, #21]
 8001804:	b25b      	sxtb	r3, r3
 8001806:	f023 0302 	bic.w	r3, r3, #2
 800180a:	b25a      	sxtb	r2, r3
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	789b      	ldrb	r3, [r3, #2]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	b25b      	sxtb	r3, r3
 8001814:	f003 0302 	and.w	r3, r3, #2
 8001818:	b25b      	sxtb	r3, r3
 800181a:	4313      	orrs	r3, r2
 800181c:	b25b      	sxtb	r3, r3
 800181e:	b2db      	uxtb	r3, r3
 8001820:	757b      	strb	r3, [r7, #21]
        }

        /* Write the power control settings in the register */
        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 8001822:	f107 0115 	add.w	r1, r7, #21
 8001826:	f107 0016 	add.w	r0, r7, #22
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2201      	movs	r2, #1
 800182e:	f7ff fc7c 	bl	800112a <bmp3_set_regs>
 8001832:	4603      	mov	r3, r0
 8001834:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001836:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <set_odr_filter_settings>:
/*!
 * @brief This internal API sets the over sampling, ODR and filter settings
 * of the sensor based on the settings selected by the user.
 */
static int8_t set_odr_filter_settings(uint32_t desired_settings, struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08a      	sub	sp, #40	; 0x28
 8001848:	af02      	add	r7, sp, #8
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* No of registers to be configured is 3*/
    uint8_t reg_addr[3] = { 0 };
 8001850:	4b32      	ldr	r3, [pc, #200]	; (800191c <set_odr_filter_settings+0xd8>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	83bb      	strh	r3, [r7, #28]
 8001856:	2300      	movs	r3, #0
 8001858:	77bb      	strb	r3, [r7, #30]

    /* No of register data to be read is 4 */
    uint8_t reg_data[4];
    uint8_t len = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	75fb      	strb	r3, [r7, #23]

    rslt = bmp3_get_regs(BMP3_REG_OSR, reg_data, 4, dev);
 800185e:	f107 0118 	add.w	r1, r7, #24
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2204      	movs	r2, #4
 8001866:	201c      	movs	r0, #28
 8001868:	f7ff fbcf 	bl	800100a <bmp3_get_regs>
 800186c:	4603      	mov	r3, r0
 800186e:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMP3_OK)
 8001870:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d14a      	bne.n	800190e <set_odr_filter_settings+0xca>
    {
        if (are_settings_changed((BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS), desired_settings))
 8001878:	68f9      	ldr	r1, [r7, #12]
 800187a:	2030      	movs	r0, #48	; 0x30
 800187c:	f000 ff45 	bl	800270a <are_settings_changed>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d00b      	beq.n	800189e <set_odr_filter_settings+0x5a>
        {
            /* Fill the over sampling register address and
            * register data to be written in the sensor */
            fill_osr_data(desired_settings, reg_addr, reg_data, &len, settings);
 8001886:	f107 0017 	add.w	r0, r7, #23
 800188a:	f107 0218 	add.w	r2, r7, #24
 800188e:	f107 011c 	add.w	r1, r7, #28
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	4603      	mov	r3, r0
 8001898:	68f8      	ldr	r0, [r7, #12]
 800189a:	f000 f9e1 	bl	8001c60 <fill_osr_data>
        }

        if (are_settings_changed(BMP3_SEL_ODR, desired_settings))
 800189e:	68f9      	ldr	r1, [r7, #12]
 80018a0:	2080      	movs	r0, #128	; 0x80
 80018a2:	f000 ff32 	bl	800270a <are_settings_changed>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d008      	beq.n	80018be <set_odr_filter_settings+0x7a>
        {
            /* Fill the output data rate register address and
             * register data to be written in the sensor */
            fill_odr_data(reg_addr, reg_data, &len, settings);
 80018ac:	f107 0217 	add.w	r2, r7, #23
 80018b0:	f107 0118 	add.w	r1, r7, #24
 80018b4:	f107 001c 	add.w	r0, r7, #28
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	f000 fa29 	bl	8001d10 <fill_odr_data>
        }

        if (are_settings_changed(BMP3_SEL_IIR_FILTER, desired_settings))
 80018be:	68f9      	ldr	r1, [r7, #12]
 80018c0:	2040      	movs	r0, #64	; 0x40
 80018c2:	f000 ff22 	bl	800270a <are_settings_changed>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d008      	beq.n	80018de <set_odr_filter_settings+0x9a>
        {
            /* Fill the iir filter register address and
             * register data to be written in the sensor */
            fill_filter_data(reg_addr, reg_data, &len, settings);
 80018cc:	f107 0217 	add.w	r2, r7, #23
 80018d0:	f107 0118 	add.w	r1, r7, #24
 80018d4:	f107 001c 	add.w	r0, r7, #28
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	f000 fa53 	bl	8001d84 <fill_filter_data>
        }

        if (settings->op_mode == BMP3_MODE_NORMAL)
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	2b03      	cmp	r3, #3
 80018e4:	d104      	bne.n	80018f0 <set_odr_filter_settings+0xac>
        {
            /* For normal mode, OSR and ODR settings should
             * be proper */
            rslt = validate_osr_and_odr_settings(settings);
 80018e6:	68b8      	ldr	r0, [r7, #8]
 80018e8:	f000 f904 	bl	8001af4 <validate_osr_and_odr_settings>
 80018ec:	4603      	mov	r3, r0
 80018ee:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMP3_OK)
 80018f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d10a      	bne.n	800190e <set_odr_filter_settings+0xca>
        {
            /* Burst write the over sampling, ODR and filter
             * settings in the register */
            rslt = bmp3_set_regs(reg_addr, reg_data, len, dev);
 80018f8:	7dfb      	ldrb	r3, [r7, #23]
 80018fa:	461a      	mov	r2, r3
 80018fc:	f107 0118 	add.w	r1, r7, #24
 8001900:	f107 001c 	add.w	r0, r7, #28
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f7ff fc10 	bl	800112a <bmp3_set_regs>
 800190a:	4603      	mov	r3, r0
 800190c:	77fb      	strb	r3, [r7, #31]
        }
    }

    return rslt;
 800190e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3720      	adds	r7, #32
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	0801be18 	.word	0x0801be18

08001920 <set_int_ctrl_settings>:
 * selected by the user.
 */
static int8_t set_int_ctrl_settings(uint32_t desired_settings,
                                    const struct bmp3_settings *settings,
                                    struct bmp3_dev *dev)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_data;
    uint8_t reg_addr;
    struct bmp3_int_ctrl_settings int_settings;

    reg_addr = BMP3_REG_INT_CTRL;
 800192c:	2319      	movs	r3, #25
 800192e:	757b      	strb	r3, [r7, #21]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8001930:	7d78      	ldrb	r0, [r7, #21]
 8001932:	f107 0116 	add.w	r1, r7, #22
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2201      	movs	r2, #1
 800193a:	f7ff fb66 	bl	800100a <bmp3_get_regs>
 800193e:	4603      	mov	r3, r0
 8001940:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 8001942:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d15e      	bne.n	8001a08 <set_int_ctrl_settings+0xe8>
    {
        int_settings = settings->int_settings;
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	f107 0310 	add.w	r3, r7, #16
 8001950:	3207      	adds	r2, #7
 8001952:	6810      	ldr	r0, [r2, #0]
 8001954:	6018      	str	r0, [r3, #0]

        if (desired_settings & BMP3_SEL_OUTPUT_MODE)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800195c:	2b00      	cmp	r3, #0
 800195e:	d00d      	beq.n	800197c <set_int_ctrl_settings+0x5c>
        {
            /* Set the interrupt output mode bits */
            reg_data = BMP3_SET_BITS_POS_0(reg_data, BMP3_INT_OUTPUT_MODE, int_settings.output_mode);
 8001960:	7dbb      	ldrb	r3, [r7, #22]
 8001962:	b25b      	sxtb	r3, r3
 8001964:	f023 0301 	bic.w	r3, r3, #1
 8001968:	b25a      	sxtb	r2, r3
 800196a:	7c3b      	ldrb	r3, [r7, #16]
 800196c:	b25b      	sxtb	r3, r3
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	b25b      	sxtb	r3, r3
 8001974:	4313      	orrs	r3, r2
 8001976:	b25b      	sxtb	r3, r3
 8001978:	b2db      	uxtb	r3, r3
 800197a:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_LEVEL)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001982:	2b00      	cmp	r3, #0
 8001984:	d00e      	beq.n	80019a4 <set_int_ctrl_settings+0x84>
        {
            /* Set the interrupt level bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_LEVEL, int_settings.level);
 8001986:	7dbb      	ldrb	r3, [r7, #22]
 8001988:	b25b      	sxtb	r3, r3
 800198a:	f023 0302 	bic.w	r3, r3, #2
 800198e:	b25a      	sxtb	r2, r3
 8001990:	7c7b      	ldrb	r3, [r7, #17]
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	b25b      	sxtb	r3, r3
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	b25b      	sxtb	r3, r3
 800199c:	4313      	orrs	r3, r2
 800199e:	b25b      	sxtb	r3, r3
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_LATCH)
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d00e      	beq.n	80019cc <set_int_ctrl_settings+0xac>
        {
            /* Set the interrupt latch bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_LATCH, int_settings.latch);
 80019ae:	7dbb      	ldrb	r3, [r7, #22]
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	f023 0304 	bic.w	r3, r3, #4
 80019b6:	b25a      	sxtb	r2, r3
 80019b8:	7cbb      	ldrb	r3, [r7, #18]
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	f003 0304 	and.w	r3, r3, #4
 80019c2:	b25b      	sxtb	r3, r3
 80019c4:	4313      	orrs	r3, r2
 80019c6:	b25b      	sxtb	r3, r3
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	75bb      	strb	r3, [r7, #22]
        }

        if (desired_settings & BMP3_SEL_DRDY_EN)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f003 0308 	and.w	r3, r3, #8
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d00e      	beq.n	80019f4 <set_int_ctrl_settings+0xd4>
        {
            /* Set the interrupt data ready bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_DRDY_EN, int_settings.drdy_en);
 80019d6:	7dbb      	ldrb	r3, [r7, #22]
 80019d8:	b25b      	sxtb	r3, r3
 80019da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019de:	b25a      	sxtb	r2, r3
 80019e0:	7cfb      	ldrb	r3, [r7, #19]
 80019e2:	019b      	lsls	r3, r3, #6
 80019e4:	b25b      	sxtb	r3, r3
 80019e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019ea:	b25b      	sxtb	r3, r3
 80019ec:	4313      	orrs	r3, r2
 80019ee:	b25b      	sxtb	r3, r3
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	75bb      	strb	r3, [r7, #22]
        }

        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 80019f4:	f107 0116 	add.w	r1, r7, #22
 80019f8:	f107 0015 	add.w	r0, r7, #21
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2201      	movs	r2, #1
 8001a00:	f7ff fb93 	bl	800112a <bmp3_set_regs>
 8001a04:	4603      	mov	r3, r0
 8001a06:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001a08:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <set_advance_settings>:
 * @brief This internal API sets the advance (i2c_wdt_en, i2c_wdt_sel)
 * settings of the sensor based on the settings selected by the user.
 */
static int8_t set_advance_settings(uint32_t desired_settings, const struct bmp3_settings *settings,
                                   struct bmp3_dev *dev)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr;
    uint8_t reg_data;
    struct bmp3_adv_settings adv_settings = settings->adv_settings;
 8001a20:	68ba      	ldr	r2, [r7, #8]
 8001a22:	f107 0310 	add.w	r3, r7, #16
 8001a26:	320b      	adds	r2, #11
 8001a28:	8812      	ldrh	r2, [r2, #0]
 8001a2a:	801a      	strh	r2, [r3, #0]

    reg_addr = BMP3_REG_IF_CONF;
 8001a2c:	231a      	movs	r3, #26
 8001a2e:	75bb      	strb	r3, [r7, #22]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8001a30:	7db8      	ldrb	r0, [r7, #22]
 8001a32:	f107 0115 	add.w	r1, r7, #21
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f7ff fae6 	bl	800100a <bmp3_get_regs>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 8001a42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d131      	bne.n	8001aae <set_advance_settings+0x9a>
    {
        if (desired_settings & BMP3_SEL_I2C_WDT_EN)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d00e      	beq.n	8001a72 <set_advance_settings+0x5e>
        {
            /* Set the i2c watch dog enable bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_I2C_WDT_EN, adv_settings.i2c_wdt_en);
 8001a54:	7d7b      	ldrb	r3, [r7, #21]
 8001a56:	b25b      	sxtb	r3, r3
 8001a58:	f023 0302 	bic.w	r3, r3, #2
 8001a5c:	b25a      	sxtb	r2, r3
 8001a5e:	7c3b      	ldrb	r3, [r7, #16]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	b25b      	sxtb	r3, r3
 8001a64:	f003 0302 	and.w	r3, r3, #2
 8001a68:	b25b      	sxtb	r3, r3
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	b25b      	sxtb	r3, r3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	757b      	strb	r3, [r7, #21]
        }

        if (desired_settings & BMP3_SEL_I2C_WDT)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00e      	beq.n	8001a9a <set_advance_settings+0x86>
        {
            /* Set the i2c watch dog select bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_I2C_WDT_SEL, adv_settings.i2c_wdt_sel);
 8001a7c:	7d7b      	ldrb	r3, [r7, #21]
 8001a7e:	b25b      	sxtb	r3, r3
 8001a80:	f023 0304 	bic.w	r3, r3, #4
 8001a84:	b25a      	sxtb	r2, r3
 8001a86:	7c7b      	ldrb	r3, [r7, #17]
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	b25b      	sxtb	r3, r3
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	b25b      	sxtb	r3, r3
 8001a92:	4313      	orrs	r3, r2
 8001a94:	b25b      	sxtb	r3, r3
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	757b      	strb	r3, [r7, #21]
        }

        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 8001a9a:	f107 0115 	add.w	r1, r7, #21
 8001a9e:	f107 0016 	add.w	r0, r7, #22
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	f7ff fb40 	bl	800112a <bmp3_set_regs>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001aae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <get_odr_filter_settings>:
/*!
 * @brief This internal API gets the over sampling, ODR and filter settings
 * of the sensor.
 */
static int8_t get_odr_filter_settings(struct bmp3_settings *settings, struct bmp3_dev *dev)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b084      	sub	sp, #16
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
 8001ac2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data[4];

    /* Read data beginning from 0x1C register */
    rslt = bmp3_get_regs(BMP3_REG_OSR, reg_data, 4, dev);
 8001ac4:	f107 0108 	add.w	r1, r7, #8
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	2204      	movs	r2, #4
 8001acc:	201c      	movs	r0, #28
 8001ace:	f7ff fa9c 	bl	800100a <bmp3_get_regs>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	73fb      	strb	r3, [r7, #15]

    /* Parse the read data and store it in dev structure */
    parse_odr_filter_settings(reg_data, &settings->odr_filter);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	1cda      	adds	r2, r3, #3
 8001ada:	f107 0308 	add.w	r3, r7, #8
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff fe25 	bl	8001730 <parse_odr_filter_settings>

    return rslt;
 8001ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <validate_osr_and_odr_settings>:
/*!
 * @brief This internal API validate the over sampling, ODR settings of the
 * sensor.
 */
static int8_t validate_osr_and_odr_settings(const struct bmp3_settings *settings)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b098      	sub	sp, #96	; 0x60
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* According to BMP388 datasheet at Section 3.9.2. "Measurement rate in
     * forced mode and normal mode" there is also the constant of 234us also to
     * be considered in the sum. */
    uint32_t meas_t = 234;
 8001afc:	23ea      	movs	r3, #234	; 0xea
 8001afe:	65bb      	str	r3, [r7, #88]	; 0x58
    uint32_t meas_t_p = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	65fb      	str	r3, [r7, #92]	; 0x5c

    /* Sampling period corresponding to ODR in microseconds  */
    uint32_t odr[18] = {
 8001b04:	4a1a      	ldr	r2, [pc, #104]	; (8001b70 <validate_osr_and_odr_settings+0x7c>)
 8001b06:	f107 030c 	add.w	r3, r7, #12
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	2248      	movs	r2, #72	; 0x48
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f017 fa28 	bl	8018f64 <memcpy>
        5000, 10000, 20000, 40000, 80000, 160000, 320000, 640000, 1280000, 2560000, 5120000, 10240000, 20480000,
        40960000, 81920000, 163840000, 327680000, 655360000
    };

    if (settings->press_en)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	785b      	ldrb	r3, [r3, #1]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d006      	beq.n	8001b2a <validate_osr_and_odr_settings+0x36>
    {
        /* Calculate the pressure measurement duration */
        meas_t_p += calculate_press_meas_time(settings);
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 f83f 	bl	8001ba0 <calculate_press_meas_time>
 8001b22:	4602      	mov	r2, r0
 8001b24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b26:	4413      	add	r3, r2
 8001b28:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    if (settings->temp_en)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	789b      	ldrb	r3, [r3, #2]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d006      	beq.n	8001b40 <validate_osr_and_odr_settings+0x4c>
    {
        /* Calculate the temperature measurement duration */
        meas_t_p += calculate_temp_meas_time(settings);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f000 f864 	bl	8001c00 <calculate_temp_meas_time>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b3c:	4413      	add	r3, r2
 8001b3e:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    /* Constant 234us added to the summation of temperature and pressure measurement duration */
    meas_t += meas_t_p;
 8001b40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b44:	4413      	add	r3, r2
 8001b46:	65bb      	str	r3, [r7, #88]	; 0x58

    rslt = verify_meas_time_and_odr_duration(meas_t, odr[settings->odr_filter.odr]);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	799b      	ldrb	r3, [r3, #6]
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	3360      	adds	r3, #96	; 0x60
 8001b50:	443b      	add	r3, r7
 8001b52:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001b56:	4619      	mov	r1, r3
 8001b58:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001b5a:	f000 f80b 	bl	8001b74 <verify_meas_time_and_odr_duration>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    return rslt;
 8001b64:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3760      	adds	r7, #96	; 0x60
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	0801be1c 	.word	0x0801be1c

08001b74 <verify_meas_time_and_odr_duration>:
/*!
 * @brief This internal API checks whether the measurement time and ODR duration
 * of the sensor are proper.
 */
static int8_t verify_meas_time_and_odr_duration(uint32_t meas_t, uint32_t odr_duration)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (meas_t < odr_duration)
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d202      	bcs.n	8001b8c <verify_meas_time_and_odr_duration+0x18>
    {
        /* If measurement duration is less than ODR duration
         * then OSR and ODR settings are fine */
        rslt = BMP3_OK;
 8001b86:	2300      	movs	r3, #0
 8001b88:	73fb      	strb	r3, [r7, #15]
 8001b8a:	e001      	b.n	8001b90 <verify_meas_time_and_odr_duration+0x1c>
    }
    else
    {
        /* OSR and ODR settings are not proper */
        rslt = BMP3_E_INVALID_ODR_OSR_SETTINGS;
 8001b8c:	23fd      	movs	r3, #253	; 0xfd
 8001b8e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001b90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <calculate_press_meas_time>:
/*!
 * @brief This internal API calculates the pressure measurement duration of the
 * sensor.
 */
static uint32_t calculate_press_meas_time(const struct bmp3_settings *settings)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b088      	sub	sp, #32
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
    uint32_t press_meas_t;
    struct bmp3_odr_filter_settings odr_filter = settings->odr_filter;
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	f107 030c 	add.w	r3, r7, #12
 8001bae:	3203      	adds	r2, #3
 8001bb0:	6810      	ldr	r0, [r2, #0]
 8001bb2:	6018      	str	r0, [r3, #0]

#ifdef BMP3_FLOAT_COMPENSATION
    double base = 2.0;
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001bbc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float partial_out;
#else
    uint8_t base = 2;
    uint32_t partial_out;
#endif /* BMP3_FLOAT_COMPENSATION */
    partial_out = pow_bmp3(base, odr_filter.press_os);
 8001bc0:	7b3b      	ldrb	r3, [r7, #12]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	ed97 0b06 	vldr	d0, [r7, #24]
 8001bc8:	f000 fd7a 	bl	80026c0 <pow_bmp3>
 8001bcc:	ed87 0a05 	vstr	s0, [r7, #20]
    press_meas_t = (uint32_t)(BMP3_SETTLE_TIME_PRESS + partial_out * BMP3_ADC_CONV_TIME);
 8001bd0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bd4:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001bf8 <calculate_press_meas_time+0x58>
 8001bd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bdc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001bfc <calculate_press_meas_time+0x5c>
 8001be0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001be4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001be8:	ee17 3a90 	vmov	r3, s15
 8001bec:	613b      	str	r3, [r7, #16]

    /* Output in microseconds */
    return press_meas_t;
 8001bee:	693b      	ldr	r3, [r7, #16]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3720      	adds	r7, #32
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	44fa0000 	.word	0x44fa0000
 8001bfc:	43c40000 	.word	0x43c40000

08001c00 <calculate_temp_meas_time>:
/*!
 * @brief This internal API calculates the temperature measurement duration of
 * the sensor.
 */
static uint32_t calculate_temp_meas_time(const struct bmp3_settings *settings)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b088      	sub	sp, #32
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
    uint32_t temp_meas_t;
    struct bmp3_odr_filter_settings odr_filter = settings->odr_filter;
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	f107 030c 	add.w	r3, r7, #12
 8001c0e:	3203      	adds	r2, #3
 8001c10:	6810      	ldr	r0, [r2, #0]
 8001c12:	6018      	str	r0, [r3, #0]

#ifdef BMP3_FLOAT_COMPENSATION
    double base = 2.0;
 8001c14:	f04f 0200 	mov.w	r2, #0
 8001c18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c1c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float partial_out;
#else
    uint8_t base = 2;
    uint32_t partial_out;
#endif /* BMP3_FLOAT_COMPENSATION */
    partial_out = pow_bmp3(base, odr_filter.temp_os);
 8001c20:	7b7b      	ldrb	r3, [r7, #13]
 8001c22:	4618      	mov	r0, r3
 8001c24:	ed97 0b06 	vldr	d0, [r7, #24]
 8001c28:	f000 fd4a 	bl	80026c0 <pow_bmp3>
 8001c2c:	ed87 0a05 	vstr	s0, [r7, #20]
    temp_meas_t = (uint32_t)(BMP3_SETTLE_TIME_TEMP + partial_out * BMP3_ADC_CONV_TIME);
 8001c30:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c34:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001c58 <calculate_temp_meas_time+0x58>
 8001c38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c3c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001c5c <calculate_temp_meas_time+0x5c>
 8001c40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c48:	ee17 3a90 	vmov	r3, s15
 8001c4c:	613b      	str	r3, [r7, #16]

    /* Output in uint32_t */
    return temp_meas_t;
 8001c4e:	693b      	ldr	r3, [r7, #16]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3720      	adds	r7, #32
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	44fa0000 	.word	0x44fa0000
 8001c5c:	439c8000 	.word	0x439c8000

08001c60 <fill_osr_data>:
static void fill_osr_data(uint32_t desired_settings,
                          uint8_t *addr,
                          uint8_t *reg_data,
                          uint8_t *len,
                          const struct bmp3_settings *settings)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b087      	sub	sp, #28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
 8001c6c:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings osr_settings = settings->odr_filter;
 8001c6e:	6a3a      	ldr	r2, [r7, #32]
 8001c70:	f107 0314 	add.w	r3, r7, #20
 8001c74:	3203      	adds	r2, #3
 8001c76:	6810      	ldr	r0, [r2, #0]
 8001c78:	6018      	str	r0, [r3, #0]

    if (desired_settings & (BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS))
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d03f      	beq.n	8001d04 <fill_osr_data+0xa4>
    {
        /* Pressure over sampling settings check */
        if (desired_settings & BMP3_SEL_PRESS_OS)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f003 0310 	and.w	r3, r3, #16
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d013      	beq.n	8001cb6 <fill_osr_data+0x56>
        {
            /* Set the pressure over sampling settings in the
             * register variable */
            reg_data[*len] = BMP3_SET_BITS_POS_0(reg_data[0], BMP3_PRESS_OS, osr_settings.press_os);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	b25b      	sxtb	r3, r3
 8001c94:	f023 0307 	bic.w	r3, r3, #7
 8001c98:	b25a      	sxtb	r2, r3
 8001c9a:	7d3b      	ldrb	r3, [r7, #20]
 8001c9c:	b25b      	sxtb	r3, r3
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	b25b      	sxtb	r3, r3
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	b25a      	sxtb	r2, r3
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	4619      	mov	r1, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	440b      	add	r3, r1
 8001cb2:	b2d2      	uxtb	r2, r2
 8001cb4:	701a      	strb	r2, [r3, #0]
        }

        /* Temperature over sampling settings check */
        if (desired_settings & BMP3_SEL_TEMP_OS)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f003 0320 	and.w	r3, r3, #32
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d014      	beq.n	8001cea <fill_osr_data+0x8a>
        {
            /* Set the temperature over sampling settings in the
             * register variable */
            reg_data[*len] = BMP3_SET_BITS(reg_data[0], BMP3_TEMP_OS, osr_settings.temp_os);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	b25b      	sxtb	r3, r3
 8001cc6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001cca:	b25a      	sxtb	r2, r3
 8001ccc:	7d7b      	ldrb	r3, [r7, #21]
 8001cce:	00db      	lsls	r3, r3, #3
 8001cd0:	b25b      	sxtb	r3, r3
 8001cd2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001cd6:	b25b      	sxtb	r3, r3
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	b25a      	sxtb	r2, r3
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	440b      	add	r3, r1
 8001ce6:	b2d2      	uxtb	r2, r2
 8001ce8:	701a      	strb	r2, [r3, #0]
        }

        /* 0x1C is the register address of over sampling register */
        addr[*len] = BMP3_REG_OSR;
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	221c      	movs	r2, #28
 8001cf6:	701a      	strb	r2, [r3, #0]
        (*len)++;
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	701a      	strb	r2, [r3, #0]
    }
}
 8001d04:	bf00      	nop
 8001d06:	371c      	adds	r7, #28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <fill_odr_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the ODR settings for burst write operation.
 */
static void fill_odr_data(uint8_t *addr, uint8_t *reg_data, uint8_t *len, struct bmp3_settings *settings)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b087      	sub	sp, #28
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
 8001d1c:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings *osr_settings = &settings->odr_filter;
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	3303      	adds	r3, #3
 8001d22:	617b      	str	r3, [r7, #20]

    /* Limit the ODR to 0.001525879 Hz*/
    if (osr_settings->odr > BMP3_ODR_0_001_HZ)
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	78db      	ldrb	r3, [r3, #3]
 8001d28:	2b11      	cmp	r3, #17
 8001d2a:	d902      	bls.n	8001d32 <fill_odr_data+0x22>
    {
        osr_settings->odr = BMP3_ODR_0_001_HZ;
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	2211      	movs	r2, #17
 8001d30:	70da      	strb	r2, [r3, #3]
    }

    /* Set the ODR settings in the register variable */
    reg_data[*len] = BMP3_SET_BITS_POS_0(reg_data[1], BMP3_ODR, osr_settings->odr);
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	3301      	adds	r3, #1
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	b25b      	sxtb	r3, r3
 8001d3a:	f023 031f 	bic.w	r3, r3, #31
 8001d3e:	b25a      	sxtb	r2, r3
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	78db      	ldrb	r3, [r3, #3]
 8001d44:	b25b      	sxtb	r3, r3
 8001d46:	f003 031f 	and.w	r3, r3, #31
 8001d4a:	b25b      	sxtb	r3, r3
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	b25a      	sxtb	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	4619      	mov	r1, r3
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	440b      	add	r3, r1
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	701a      	strb	r2, [r3, #0]

    /* 0x1D is the register address of output data rate register */
    addr[*len] = BMP3_REG_ODR;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	461a      	mov	r2, r3
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4413      	add	r3, r2
 8001d68:	221d      	movs	r2, #29
 8001d6a:	701a      	strb	r2, [r3, #0]
    (*len)++;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	3301      	adds	r3, #1
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	701a      	strb	r2, [r3, #0]
}
 8001d78:	bf00      	nop
 8001d7a:	371c      	adds	r7, #28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <fill_filter_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the filter settings for burst write operation.
 */
static void fill_filter_data(uint8_t *addr, uint8_t *reg_data, uint8_t *len, const struct bmp3_settings *settings)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b087      	sub	sp, #28
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
 8001d90:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings osr_settings = settings->odr_filter;
 8001d92:	683a      	ldr	r2, [r7, #0]
 8001d94:	f107 0314 	add.w	r3, r7, #20
 8001d98:	3203      	adds	r2, #3
 8001d9a:	6810      	ldr	r0, [r2, #0]
 8001d9c:	6018      	str	r0, [r3, #0]

    /* Set the iir settings in the register variable */
    reg_data[*len] = BMP3_SET_BITS(reg_data[3], BMP3_IIR_FILTER, osr_settings.iir_filter);
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	3303      	adds	r3, #3
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	b25b      	sxtb	r3, r3
 8001da6:	f023 030e 	bic.w	r3, r3, #14
 8001daa:	b25a      	sxtb	r2, r3
 8001dac:	7dbb      	ldrb	r3, [r7, #22]
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	b25b      	sxtb	r3, r3
 8001db2:	f003 030e 	and.w	r3, r3, #14
 8001db6:	b25b      	sxtb	r3, r3
 8001db8:	4313      	orrs	r3, r2
 8001dba:	b25a      	sxtb	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	440b      	add	r3, r1
 8001dc6:	b2d2      	uxtb	r2, r2
 8001dc8:	701a      	strb	r2, [r3, #0]

    /* 0x1F is the register address of iir filter register */
    addr[*len] = BMP3_REG_CONFIG;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	461a      	mov	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	221f      	movs	r2, #31
 8001dd6:	701a      	strb	r2, [r3, #0]
    (*len)++;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	b2da      	uxtb	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	701a      	strb	r2, [r3, #0]
}
 8001de4:	bf00      	nop
 8001de6:	371c      	adds	r7, #28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure or temperature or
 *  both the data and store it in the bmp3_uncomp_data structure instance.
 */
static void parse_sensor_data(const uint8_t *reg_data, struct bmp3_uncomp_data *uncomp_data)
{
 8001df0:	b4b0      	push	{r4, r5, r7}
 8001df2:	b087      	sub	sp, #28
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_xlsb = (uint32_t)reg_data[0];
 8001dfa:	6879      	ldr	r1, [r7, #4]
 8001dfc:	7809      	ldrb	r1, [r1, #0]
 8001dfe:	6179      	str	r1, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 8;
 8001e00:	6879      	ldr	r1, [r7, #4]
 8001e02:	3101      	adds	r1, #1
 8001e04:	7809      	ldrb	r1, [r1, #0]
 8001e06:	0209      	lsls	r1, r1, #8
 8001e08:	6139      	str	r1, [r7, #16]
    data_msb = (uint32_t)reg_data[2] << 16;
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	3102      	adds	r1, #2
 8001e0e:	7809      	ldrb	r1, [r1, #0]
 8001e10:	0409      	lsls	r1, r1, #16
 8001e12:	60f9      	str	r1, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001e14:	68f8      	ldr	r0, [r7, #12]
 8001e16:	6939      	ldr	r1, [r7, #16]
 8001e18:	4308      	orrs	r0, r1
 8001e1a:	6979      	ldr	r1, [r7, #20]
 8001e1c:	4301      	orrs	r1, r0
 8001e1e:	2000      	movs	r0, #0
 8001e20:	460c      	mov	r4, r1
 8001e22:	4605      	mov	r5, r0
 8001e24:	6839      	ldr	r1, [r7, #0]
 8001e26:	e9c1 4500 	strd	r4, r5, [r1]

    /* Store the parsed register values for temperature data */
    data_xlsb = (uint32_t)reg_data[3];
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	3103      	adds	r1, #3
 8001e2e:	7809      	ldrb	r1, [r1, #0]
 8001e30:	6179      	str	r1, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << 8;
 8001e32:	6879      	ldr	r1, [r7, #4]
 8001e34:	3104      	adds	r1, #4
 8001e36:	7809      	ldrb	r1, [r1, #0]
 8001e38:	0209      	lsls	r1, r1, #8
 8001e3a:	6139      	str	r1, [r7, #16]
    data_msb = (uint32_t)reg_data[5] << 16;
 8001e3c:	6879      	ldr	r1, [r7, #4]
 8001e3e:	3105      	adds	r1, #5
 8001e40:	7809      	ldrb	r1, [r1, #0]
 8001e42:	0409      	lsls	r1, r1, #16
 8001e44:	60f9      	str	r1, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	6939      	ldr	r1, [r7, #16]
 8001e4a:	4308      	orrs	r0, r1
 8001e4c:	6979      	ldr	r1, [r7, #20]
 8001e4e:	4301      	orrs	r1, r0
 8001e50:	2000      	movs	r0, #0
 8001e52:	460a      	mov	r2, r1
 8001e54:	4603      	mov	r3, r0
 8001e56:	6839      	ldr	r1, [r7, #0]
 8001e58:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8001e5c:	bf00      	nop
 8001e5e:	371c      	adds	r7, #28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bcb0      	pop	{r4, r5, r7}
 8001e64:	4770      	bx	lr

08001e66 <compensate_data>:
 */
static int8_t compensate_data(uint8_t sensor_comp,
                              const struct bmp3_uncomp_data *uncomp_data,
                              struct bmp3_data *comp_data,
                              struct bmp3_calib_data *calib_data)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b086      	sub	sp, #24
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
 8001e70:	603b      	str	r3, [r7, #0]
 8001e72:	4603      	mov	r3, r0
 8001e74:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BMP3_OK;
 8001e76:	2300      	movs	r3, #0
 8001e78:	75fb      	strb	r3, [r7, #23]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d05a      	beq.n	8001f36 <compensate_data+0xd0>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d057      	beq.n	8001f36 <compensate_data+0xd0>
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d054      	beq.n	8001f36 <compensate_data+0xd0>
    {
        /* If pressure and temperature component is selected */
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001e8c:	7bfb      	ldrb	r3, [r7, #15]
 8001e8e:	2b03      	cmp	r3, #3
 8001e90:	d115      	bne.n	8001ebe <compensate_data+0x58>
             * Compensated temperature updated in calib structure,
             * is needed for pressure calculation
             */

            /* Compensate pressure and temperature data */
            rslt = compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	68b9      	ldr	r1, [r7, #8]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f000 fa1f 	bl	80022dc <compensate_temperature>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP3_OK)
 8001ea2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d148      	bne.n	8001f3c <compensate_data+0xd6>
            {
                rslt = compensate_pressure(&comp_data->pressure, uncomp_data, calib_data);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3308      	adds	r3, #8
 8001eae:	683a      	ldr	r2, [r7, #0]
 8001eb0:	68b9      	ldr	r1, [r7, #8]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f000 fa8c 	bl	80023d0 <compensate_pressure>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	75fb      	strb	r3, [r7, #23]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001ebc:	e03e      	b.n	8001f3c <compensate_data+0xd6>
            }
        }
        else if (sensor_comp == BMP3_PRESS)
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d116      	bne.n	8001ef2 <compensate_data+0x8c>
             * Compensated temperature updated in calib structure,
             * is needed for pressure calculation.
             * As only pressure is enabled in 'sensor_comp', after calculating
             * compensated temperature, assign it to zero.
             */
            (void)compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	68b9      	ldr	r1, [r7, #8]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 fa06 	bl	80022dc <compensate_temperature>
            comp_data->temperature = 0;
 8001ed0:	6879      	ldr	r1, [r7, #4]
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	f04f 0300 	mov.w	r3, #0
 8001eda:	e9c1 2300 	strd	r2, r3, [r1]

            /* Compensate the pressure data */
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, calib_data);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	3308      	adds	r3, #8
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	68b9      	ldr	r1, [r7, #8]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f000 fa72 	bl	80023d0 <compensate_pressure>
 8001eec:	4603      	mov	r3, r0
 8001eee:	75fb      	strb	r3, [r7, #23]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001ef0:	e024      	b.n	8001f3c <compensate_data+0xd6>
        }
        else if (sensor_comp == BMP3_TEMP)
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d10f      	bne.n	8001f18 <compensate_data+0xb2>
        {
            /* Compensate the temperature data */
            rslt = compensate_temperature(&comp_data->temperature, uncomp_data, calib_data);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	68b9      	ldr	r1, [r7, #8]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 f9ec 	bl	80022dc <compensate_temperature>
 8001f04:	4603      	mov	r3, r0
 8001f06:	75fb      	strb	r3, [r7, #23]

            /*
             * As only temperature is enabled in 'sensor_comp'
             * make compensated pressure as zero
             */
            comp_data->pressure = 0;
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	f04f 0200 	mov.w	r2, #0
 8001f0e:	f04f 0300 	mov.w	r3, #0
 8001f12:	e9c1 2302 	strd	r2, r3, [r1, #8]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001f16:	e011      	b.n	8001f3c <compensate_data+0xd6>
        }
        else
        {
            comp_data->pressure = 0;
 8001f18:	6879      	ldr	r1, [r7, #4]
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	e9c1 2302 	strd	r2, r3, [r1, #8]
            comp_data->temperature = 0;
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	f04f 0300 	mov.w	r3, #0
 8001f30:	e9c1 2300 	strd	r2, r3, [r1]
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001f34:	e002      	b.n	8001f3c <compensate_data+0xd6>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8001f36:	23ff      	movs	r3, #255	; 0xff
 8001f38:	75fb      	strb	r3, [r7, #23]
 8001f3a:	e000      	b.n	8001f3e <compensate_data+0xd8>
        if (sensor_comp == BMP3_PRESS_TEMP)
 8001f3c:	bf00      	nop
    }

    return rslt;
 8001f3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3718      	adds	r7, #24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <parse_calib_data>:
/*!
 *  @brief This internal API is used to parse the calibration data, compensates
 *  it and store it in device structure
 */
static void parse_calib_data(const uint8_t *reg_data, struct bmp3_dev *dev)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
    /* Temporary variable to store the aligned trim data */
    struct bmp3_reg_calib_data *reg_calib_data = &dev->calib_data.reg_calib_data;
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	3390      	adds	r3, #144	; 0x90
 8001f5a:	617b      	str	r3, [r7, #20]
    struct bmp3_quantized_calib_data *quantized_calib_data = &dev->calib_data.quantized_calib_data;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	3318      	adds	r3, #24
 8001f60:	613b      	str	r3, [r7, #16]

    /* Temporary variable */
    double temp_var;

    /* 1 / 2^8 */
    temp_var = 0.00390625f;
 8001f62:	f04f 0200 	mov.w	r2, #0
 8001f66:	4ba4      	ldr	r3, [pc, #656]	; (80021f8 <parse_calib_data+0x2ac>)
 8001f68:	e9c7 2302 	strd	r2, r3, [r7, #8]
    reg_calib_data->par_t1 = BMP3_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	021b      	lsls	r3, r3, #8
 8001f74:	b21a      	sxth	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	b21b      	sxth	r3, r3
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	b21b      	sxth	r3, r3
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	801a      	strh	r2, [r3, #0]
    quantized_calib_data->par_t1 = ((double)reg_calib_data->par_t1 / temp_var);
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe fad2 	bl	8000534 <__aeabi_ui2d>
 8001f90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f94:	f7fe fc72 	bl	800087c <__aeabi_ddiv>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	6939      	ldr	r1, [r7, #16]
 8001f9e:	e9c1 2300 	strd	r2, r3, [r1]
    reg_calib_data->par_t2 = BMP3_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	3303      	adds	r3, #3
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	021b      	lsls	r3, r3, #8
 8001faa:	b21a      	sxth	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3302      	adds	r3, #2
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	b21b      	sxth	r3, r3
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	b21b      	sxth	r3, r3
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	805a      	strh	r2, [r3, #2]
    temp_var = 1073741824.0f;
 8001fbe:	f04f 0200 	mov.w	r2, #0
 8001fc2:	4b8e      	ldr	r3, [pc, #568]	; (80021fc <parse_calib_data+0x2b0>)
 8001fc4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_t2 = ((double)reg_calib_data->par_t2 / temp_var);
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	885b      	ldrh	r3, [r3, #2]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7fe fab1 	bl	8000534 <__aeabi_ui2d>
 8001fd2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fd6:	f7fe fc51 	bl	800087c <__aeabi_ddiv>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	6939      	ldr	r1, [r7, #16]
 8001fe0:	e9c1 2302 	strd	r2, r3, [r1, #8]
    reg_calib_data->par_t3 = (int8_t)reg_data[4];
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	3304      	adds	r3, #4
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	b25a      	sxtb	r2, r3
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	711a      	strb	r2, [r3, #4]
    temp_var = 281474976710656.0f;
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	4b82      	ldr	r3, [pc, #520]	; (8002200 <parse_calib_data+0x2b4>)
 8001ff6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_t3 = ((double)reg_calib_data->par_t3 / temp_var);
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8002000:	4618      	mov	r0, r3
 8002002:	f7fe faa7 	bl	8000554 <__aeabi_i2d>
 8002006:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800200a:	f7fe fc37 	bl	800087c <__aeabi_ddiv>
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	6939      	ldr	r1, [r7, #16]
 8002014:	e9c1 2304 	strd	r2, r3, [r1, #16]
    reg_calib_data->par_p1 = (int16_t)BMP3_CONCAT_BYTES(reg_data[6], reg_data[5]);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3306      	adds	r3, #6
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	021b      	lsls	r3, r3, #8
 8002020:	b21a      	sxth	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	3305      	adds	r3, #5
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	b21b      	sxth	r3, r3
 800202a:	4313      	orrs	r3, r2
 800202c:	b21a      	sxth	r2, r3
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	80da      	strh	r2, [r3, #6]
    temp_var = 1048576.0f;
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	4b73      	ldr	r3, [pc, #460]	; (8002204 <parse_calib_data+0x2b8>)
 8002038:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p1 = ((double)(reg_calib_data->par_p1 - (16384)) / temp_var);
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002042:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8002046:	4618      	mov	r0, r3
 8002048:	f7fe fa84 	bl	8000554 <__aeabi_i2d>
 800204c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002050:	f7fe fc14 	bl	800087c <__aeabi_ddiv>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	6939      	ldr	r1, [r7, #16]
 800205a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    reg_calib_data->par_p2 = (int16_t)BMP3_CONCAT_BYTES(reg_data[8], reg_data[7]);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3308      	adds	r3, #8
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	021b      	lsls	r3, r3, #8
 8002066:	b21a      	sxth	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3307      	adds	r3, #7
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	b21b      	sxth	r3, r3
 8002070:	4313      	orrs	r3, r2
 8002072:	b21a      	sxth	r2, r3
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	811a      	strh	r2, [r3, #8]
    temp_var = 536870912.0f;
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	4b62      	ldr	r3, [pc, #392]	; (8002208 <parse_calib_data+0x2bc>)
 800207e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p2 = ((double)(reg_calib_data->par_p2 - (16384)) / temp_var);
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002088:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800208c:	4618      	mov	r0, r3
 800208e:	f7fe fa61 	bl	8000554 <__aeabi_i2d>
 8002092:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002096:	f7fe fbf1 	bl	800087c <__aeabi_ddiv>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	6939      	ldr	r1, [r7, #16]
 80020a0:	e9c1 2308 	strd	r2, r3, [r1, #32]
    reg_calib_data->par_p3 = (int8_t)reg_data[9];
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3309      	adds	r3, #9
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	b25a      	sxtb	r2, r3
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	729a      	strb	r2, [r3, #10]
    temp_var = 4294967296.0f;
 80020b0:	f04f 0200 	mov.w	r2, #0
 80020b4:	4b55      	ldr	r3, [pc, #340]	; (800220c <parse_calib_data+0x2c0>)
 80020b6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p3 = ((double)reg_calib_data->par_p3 / temp_var);
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe fa47 	bl	8000554 <__aeabi_i2d>
 80020c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020ca:	f7fe fbd7 	bl	800087c <__aeabi_ddiv>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	6939      	ldr	r1, [r7, #16]
 80020d4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    reg_calib_data->par_p4 = (int8_t)reg_data[10];
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	330a      	adds	r3, #10
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	b25a      	sxtb	r2, r3
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	72da      	strb	r2, [r3, #11]
    temp_var = 137438953472.0f;
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	4b49      	ldr	r3, [pc, #292]	; (8002210 <parse_calib_data+0x2c4>)
 80020ea:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p4 = ((double)reg_calib_data->par_p4 / temp_var);
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7fe fa2d 	bl	8000554 <__aeabi_i2d>
 80020fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020fe:	f7fe fbbd 	bl	800087c <__aeabi_ddiv>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	6939      	ldr	r1, [r7, #16]
 8002108:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    reg_calib_data->par_p5 = BMP3_CONCAT_BYTES(reg_data[12], reg_data[11]);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	330c      	adds	r3, #12
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	021b      	lsls	r3, r3, #8
 8002114:	b21a      	sxth	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	330b      	adds	r3, #11
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	b21b      	sxth	r3, r3
 800211e:	4313      	orrs	r3, r2
 8002120:	b21b      	sxth	r3, r3
 8002122:	b29a      	uxth	r2, r3
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	819a      	strh	r2, [r3, #12]

    /* 1 / 2^3 */
    temp_var = 0.125f;
 8002128:	f04f 0200 	mov.w	r2, #0
 800212c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8002130:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p5 = ((double)reg_calib_data->par_p5 / temp_var);
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	899b      	ldrh	r3, [r3, #12]
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe f9fb 	bl	8000534 <__aeabi_ui2d>
 800213e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002142:	f7fe fb9b 	bl	800087c <__aeabi_ddiv>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	6939      	ldr	r1, [r7, #16]
 800214c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    reg_calib_data->par_p6 = BMP3_CONCAT_BYTES(reg_data[14], reg_data[13]);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	330e      	adds	r3, #14
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	021b      	lsls	r3, r3, #8
 8002158:	b21a      	sxth	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	330d      	adds	r3, #13
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b21b      	sxth	r3, r3
 8002162:	4313      	orrs	r3, r2
 8002164:	b21b      	sxth	r3, r3
 8002166:	b29a      	uxth	r2, r3
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	81da      	strh	r2, [r3, #14]
    temp_var = 64.0f;
 800216c:	f04f 0200 	mov.w	r2, #0
 8002170:	4b28      	ldr	r3, [pc, #160]	; (8002214 <parse_calib_data+0x2c8>)
 8002172:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p6 = ((double)reg_calib_data->par_p6 / temp_var);
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	89db      	ldrh	r3, [r3, #14]
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe f9da 	bl	8000534 <__aeabi_ui2d>
 8002180:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002184:	f7fe fb7a 	bl	800087c <__aeabi_ddiv>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	6939      	ldr	r1, [r7, #16]
 800218e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
    reg_calib_data->par_p7 = (int8_t)reg_data[15];
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	330f      	adds	r3, #15
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	b25a      	sxtb	r2, r3
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	741a      	strb	r2, [r3, #16]
    temp_var = 256.0f;
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	4b1d      	ldr	r3, [pc, #116]	; (8002218 <parse_calib_data+0x2cc>)
 80021a4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p7 = ((double)reg_calib_data->par_p7 / temp_var);
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7fe f9d0 	bl	8000554 <__aeabi_i2d>
 80021b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021b8:	f7fe fb60 	bl	800087c <__aeabi_ddiv>
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	6939      	ldr	r1, [r7, #16]
 80021c2:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
    reg_calib_data->par_p8 = (int8_t)reg_data[16];
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	3310      	adds	r3, #16
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	b25a      	sxtb	r2, r3
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	745a      	strb	r2, [r3, #17]
    temp_var = 32768.0f;
 80021d2:	f04f 0200 	mov.w	r2, #0
 80021d6:	4b11      	ldr	r3, [pc, #68]	; (800221c <parse_calib_data+0x2d0>)
 80021d8:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p8 = ((double)reg_calib_data->par_p8 / temp_var);
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe f9b6 	bl	8000554 <__aeabi_i2d>
 80021e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021ec:	f7fe fb46 	bl	800087c <__aeabi_ddiv>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	6939      	ldr	r1, [r7, #16]
 80021f6:	e013      	b.n	8002220 <parse_calib_data+0x2d4>
 80021f8:	3f700000 	.word	0x3f700000
 80021fc:	41d00000 	.word	0x41d00000
 8002200:	42f00000 	.word	0x42f00000
 8002204:	41300000 	.word	0x41300000
 8002208:	41c00000 	.word	0x41c00000
 800220c:	41f00000 	.word	0x41f00000
 8002210:	42400000 	.word	0x42400000
 8002214:	40500000 	.word	0x40500000
 8002218:	40700000 	.word	0x40700000
 800221c:	40e00000 	.word	0x40e00000
 8002220:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
    reg_calib_data->par_p9 = (int16_t)BMP3_CONCAT_BYTES(reg_data[18], reg_data[17]);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3312      	adds	r3, #18
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	021b      	lsls	r3, r3, #8
 800222c:	b21a      	sxth	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	3311      	adds	r3, #17
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	b21b      	sxth	r3, r3
 8002236:	4313      	orrs	r3, r2
 8002238:	b21a      	sxth	r2, r3
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	825a      	strh	r2, [r3, #18]
    temp_var = 281474976710656.0f;
 800223e:	f04f 0200 	mov.w	r2, #0
 8002242:	4b25      	ldr	r3, [pc, #148]	; (80022d8 <parse_calib_data+0x38c>)
 8002244:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p9 = ((double)reg_calib_data->par_p9 / temp_var);
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800224e:	4618      	mov	r0, r3
 8002250:	f7fe f980 	bl	8000554 <__aeabi_i2d>
 8002254:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002258:	f7fe fb10 	bl	800087c <__aeabi_ddiv>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	6939      	ldr	r1, [r7, #16]
 8002262:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
    reg_calib_data->par_p10 = (int8_t)reg_data[19];
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3313      	adds	r3, #19
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	b25a      	sxtb	r2, r3
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	751a      	strb	r2, [r3, #20]
    temp_var = 281474976710656.0f;
 8002272:	f04f 0200 	mov.w	r2, #0
 8002276:	4b18      	ldr	r3, [pc, #96]	; (80022d8 <parse_calib_data+0x38c>)
 8002278:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p10 = ((double)reg_calib_data->par_p10 / temp_var);
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8002282:	4618      	mov	r0, r3
 8002284:	f7fe f966 	bl	8000554 <__aeabi_i2d>
 8002288:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800228c:	f7fe faf6 	bl	800087c <__aeabi_ddiv>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	6939      	ldr	r1, [r7, #16]
 8002296:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
    reg_calib_data->par_p11 = (int8_t)reg_data[20];
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	3314      	adds	r3, #20
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	b25a      	sxtb	r2, r3
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	755a      	strb	r2, [r3, #21]
    temp_var = 36893488147419103232.0f;
 80022a6:	f04f 0200 	mov.w	r2, #0
 80022aa:	f04f 4388 	mov.w	r3, #1140850688	; 0x44000000
 80022ae:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p11 = ((double)reg_calib_data->par_p11 / temp_var);
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe f94b 	bl	8000554 <__aeabi_i2d>
 80022be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022c2:	f7fe fadb 	bl	800087c <__aeabi_ddiv>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	6939      	ldr	r1, [r7, #16]
 80022cc:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
}
 80022d0:	bf00      	nop
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	42f00000 	.word	0x42f00000

080022dc <compensate_temperature>:
 * For e.g. Returns temperature 24.26 deg Celsius
 */
static int8_t compensate_temperature(double *temperature,
                                     const struct bmp3_uncomp_data *uncomp_data,
                                     struct bmp3_calib_data *calib_data)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08c      	sub	sp, #48	; 0x30
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 80022e8:	2300      	movs	r3, #0
 80022ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int64_t uncomp_temp = uncomp_data->temperature;
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80022f4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double partial_data1;
    double partial_data2;

    partial_data1 = (double)(uncomp_temp - calib_data->quantized_calib_data.par_t1);
 80022f8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80022fc:	f7fe f966 	bl	80005cc <__aeabi_l2d>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002306:	f7fd ffd7 	bl	80002b8 <__aeabi_dsub>
 800230a:	4602      	mov	r2, r0
 800230c:	460b      	mov	r3, r1
 800230e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    partial_data2 = (double)(partial_data1 * calib_data->quantized_calib_data.par_t2);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002318:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800231c:	f7fe f984 	bl	8000628 <__aeabi_dmul>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	e9c7 2304 	strd	r2, r3, [r7, #16]

    /* Update the compensated temperature in calib structure since this is
     * needed for pressure calculation */
    calib_data->quantized_calib_data.t_lin = partial_data2 + (partial_data1 * partial_data1) *
 8002328:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800232c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002330:	f7fe f97a 	bl	8000628 <__aeabi_dmul>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	4610      	mov	r0, r2
 800233a:	4619      	mov	r1, r3
                                             calib_data->quantized_calib_data.par_t3;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
    calib_data->quantized_calib_data.t_lin = partial_data2 + (partial_data1 * partial_data1) *
 8002342:	f7fe f971 	bl	8000628 <__aeabi_dmul>
 8002346:	4602      	mov	r2, r0
 8002348:	460b      	mov	r3, r1
 800234a:	4610      	mov	r0, r2
 800234c:	4619      	mov	r1, r3
 800234e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002352:	f7fd ffb3 	bl	80002bc <__adddf3>
 8002356:	4602      	mov	r2, r0
 8002358:	460b      	mov	r3, r1
 800235a:	6879      	ldr	r1, [r7, #4]
 800235c:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

    /* Returns compensated temperature */
    if (calib_data->quantized_calib_data.t_lin < BMP3_MIN_TEMP_DOUBLE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8002366:	f04f 0200 	mov.w	r2, #0
 800236a:	4b17      	ldr	r3, [pc, #92]	; (80023c8 <compensate_temperature+0xec>)
 800236c:	f7fe fbce 	bl	8000b0c <__aeabi_dcmplt>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d008      	beq.n	8002388 <compensate_temperature+0xac>
    {
        calib_data->quantized_calib_data.t_lin = BMP3_MIN_TEMP_DOUBLE;
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	f04f 0200 	mov.w	r2, #0
 800237c:	4b12      	ldr	r3, [pc, #72]	; (80023c8 <compensate_temperature+0xec>)
 800237e:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
        rslt = BMP3_W_MIN_TEMP;
 8002382:	2303      	movs	r3, #3
 8002384:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (calib_data->quantized_calib_data.t_lin > BMP3_MAX_TEMP_DOUBLE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	4b0e      	ldr	r3, [pc, #56]	; (80023cc <compensate_temperature+0xf0>)
 8002394:	f7fe fbd8 	bl	8000b48 <__aeabi_dcmpgt>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d008      	beq.n	80023b0 <compensate_temperature+0xd4>
    {
        calib_data->quantized_calib_data.t_lin = BMP3_MAX_TEMP_DOUBLE;
 800239e:	6879      	ldr	r1, [r7, #4]
 80023a0:	f04f 0200 	mov.w	r2, #0
 80023a4:	4b09      	ldr	r3, [pc, #36]	; (80023cc <compensate_temperature+0xf0>)
 80023a6:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
        rslt = BMP3_W_MAX_TEMP;
 80023aa:	2304      	movs	r3, #4
 80023ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*temperature) = calib_data->quantized_calib_data.t_lin;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80023b6:	68f9      	ldr	r1, [r7, #12]
 80023b8:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 80023bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3730      	adds	r7, #48	; 0x30
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	c0440000 	.word	0xc0440000
 80023cc:	40554000 	.word	0x40554000

080023d0 <compensate_pressure>:
 * For e.g. returns pressure in Pascal p = 95305.295
 */
static int8_t compensate_pressure(double *pressure,
                                  const struct bmp3_uncomp_data *uncomp_data,
                                  const struct bmp3_calib_data *calib_data)
{
 80023d0:	b5b0      	push	{r4, r5, r7, lr}
 80023d2:	b096      	sub	sp, #88	; 0x58
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP3_OK;
 80023dc:	2300      	movs	r3, #0
 80023de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    const struct bmp3_quantized_calib_data *quantized_calib_data = &calib_data->quantized_calib_data;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	647b      	str	r3, [r7, #68]	; 0x44
    double partial_data3;
    double partial_data4;
    double partial_out1;
    double partial_out2;

    partial_data1 = quantized_calib_data->par_p6 * quantized_calib_data->t_lin;
 80023e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023e8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80023ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023ee:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80023f2:	f7fe f919 	bl	8000628 <__aeabi_dmul>
 80023f6:	4602      	mov	r2, r0
 80023f8:	460b      	mov	r3, r1
 80023fa:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p7 * pow_bmp3(quantized_calib_data->t_lin, 2);
 80023fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002400:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 8002404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002406:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 800240a:	2002      	movs	r0, #2
 800240c:	eeb0 0a47 	vmov.f32	s0, s14
 8002410:	eef0 0a67 	vmov.f32	s1, s15
 8002414:	f000 f954 	bl	80026c0 <pow_bmp3>
 8002418:	ee10 3a10 	vmov	r3, s0
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe f8ab 	bl	8000578 <__aeabi_f2d>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	4620      	mov	r0, r4
 8002428:	4629      	mov	r1, r5
 800242a:	f7fe f8fd 	bl	8000628 <__aeabi_dmul>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = quantized_calib_data->par_p8 * pow_bmp3(quantized_calib_data->t_lin, 3);
 8002436:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002438:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 800243c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800243e:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 8002442:	2003      	movs	r0, #3
 8002444:	eeb0 0a47 	vmov.f32	s0, s14
 8002448:	eef0 0a67 	vmov.f32	s1, s15
 800244c:	f000 f938 	bl	80026c0 <pow_bmp3>
 8002450:	ee10 3a10 	vmov	r3, s0
 8002454:	4618      	mov	r0, r3
 8002456:	f7fe f88f 	bl	8000578 <__aeabi_f2d>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	4620      	mov	r0, r4
 8002460:	4629      	mov	r1, r5
 8002462:	f7fe f8e1 	bl	8000628 <__aeabi_dmul>
 8002466:	4602      	mov	r2, r0
 8002468:	460b      	mov	r3, r1
 800246a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_out1 = quantized_calib_data->par_p5 + partial_data1 + partial_data2 + partial_data3;
 800246e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002470:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002474:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002478:	f7fd ff20 	bl	80002bc <__adddf3>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4610      	mov	r0, r2
 8002482:	4619      	mov	r1, r3
 8002484:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002488:	f7fd ff18 	bl	80002bc <__adddf3>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002494:	f7fd ff12 	bl	80002bc <__adddf3>
 8002498:	4602      	mov	r2, r0
 800249a:	460b      	mov	r3, r1
 800249c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    partial_data1 = quantized_calib_data->par_p2 * quantized_calib_data->t_lin;
 80024a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024a2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80024a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024a8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80024ac:	f7fe f8bc 	bl	8000628 <__aeabi_dmul>
 80024b0:	4602      	mov	r2, r0
 80024b2:	460b      	mov	r3, r1
 80024b4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p3 * pow_bmp3(quantized_calib_data->t_lin, 2);
 80024b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024ba:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80024be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024c0:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 80024c4:	2002      	movs	r0, #2
 80024c6:	eeb0 0a47 	vmov.f32	s0, s14
 80024ca:	eef0 0a67 	vmov.f32	s1, s15
 80024ce:	f000 f8f7 	bl	80026c0 <pow_bmp3>
 80024d2:	ee10 3a10 	vmov	r3, s0
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7fe f84e 	bl	8000578 <__aeabi_f2d>
 80024dc:	4602      	mov	r2, r0
 80024de:	460b      	mov	r3, r1
 80024e0:	4620      	mov	r0, r4
 80024e2:	4629      	mov	r1, r5
 80024e4:	f7fe f8a0 	bl	8000628 <__aeabi_dmul>
 80024e8:	4602      	mov	r2, r0
 80024ea:	460b      	mov	r3, r1
 80024ec:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = quantized_calib_data->par_p4 * pow_bmp3(quantized_calib_data->t_lin, 3);
 80024f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024f2:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80024f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024f8:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 80024fc:	2003      	movs	r0, #3
 80024fe:	eeb0 0a47 	vmov.f32	s0, s14
 8002502:	eef0 0a67 	vmov.f32	s1, s15
 8002506:	f000 f8db 	bl	80026c0 <pow_bmp3>
 800250a:	ee10 3a10 	vmov	r3, s0
 800250e:	4618      	mov	r0, r3
 8002510:	f7fe f832 	bl	8000578 <__aeabi_f2d>
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4620      	mov	r0, r4
 800251a:	4629      	mov	r1, r5
 800251c:	f7fe f884 	bl	8000628 <__aeabi_dmul>
 8002520:	4602      	mov	r2, r0
 8002522:	460b      	mov	r3, r1
 8002524:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_out2 = uncomp_data->pressure *
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800252e:	4610      	mov	r0, r2
 8002530:	4619      	mov	r1, r3
 8002532:	f7fe f843 	bl	80005bc <__aeabi_ul2d>
 8002536:	4604      	mov	r4, r0
 8002538:	460d      	mov	r5, r1
                   (quantized_calib_data->par_p1 + partial_data1 + partial_data2 + partial_data3);
 800253a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800253c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8002540:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002544:	f7fd feba 	bl	80002bc <__adddf3>
 8002548:	4602      	mov	r2, r0
 800254a:	460b      	mov	r3, r1
 800254c:	4610      	mov	r0, r2
 800254e:	4619      	mov	r1, r3
 8002550:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002554:	f7fd feb2 	bl	80002bc <__adddf3>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4610      	mov	r0, r2
 800255e:	4619      	mov	r1, r3
 8002560:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002564:	f7fd feaa 	bl	80002bc <__adddf3>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
    partial_out2 = uncomp_data->pressure *
 800256c:	4620      	mov	r0, r4
 800256e:	4629      	mov	r1, r5
 8002570:	f7fe f85a 	bl	8000628 <__aeabi_dmul>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	e9c7 2306 	strd	r2, r3, [r7, #24]
    partial_data1 = pow_bmp3((double)uncomp_data->pressure, 2);
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002582:	4610      	mov	r0, r2
 8002584:	4619      	mov	r1, r3
 8002586:	f7fe f819 	bl	80005bc <__aeabi_ul2d>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	2002      	movs	r0, #2
 8002590:	ec43 2b10 	vmov	d0, r2, r3
 8002594:	f000 f894 	bl	80026c0 <pow_bmp3>
 8002598:	ee10 3a10 	vmov	r3, s0
 800259c:	4618      	mov	r0, r3
 800259e:	f7fd ffeb 	bl	8000578 <__aeabi_f2d>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p9 + quantized_calib_data->par_p10 * quantized_calib_data->t_lin;
 80025aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025ac:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	; 0x58
 80025b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025b2:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 80025b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025b8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80025bc:	f7fe f834 	bl	8000628 <__aeabi_dmul>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	4620      	mov	r0, r4
 80025c6:	4629      	mov	r1, r5
 80025c8:	f7fd fe78 	bl	80002bc <__adddf3>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = partial_data1 * partial_data2;
 80025d4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80025d8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80025dc:	f7fe f824 	bl	8000628 <__aeabi_dmul>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_data4 = partial_data3 + pow_bmp3((double)uncomp_data->pressure, 3) * quantized_calib_data->par_p11;
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ee:	4610      	mov	r0, r2
 80025f0:	4619      	mov	r1, r3
 80025f2:	f7fd ffe3 	bl	80005bc <__aeabi_ul2d>
 80025f6:	4602      	mov	r2, r0
 80025f8:	460b      	mov	r3, r1
 80025fa:	2003      	movs	r0, #3
 80025fc:	ec43 2b10 	vmov	d0, r2, r3
 8002600:	f000 f85e 	bl	80026c0 <pow_bmp3>
 8002604:	ee10 3a10 	vmov	r3, s0
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd ffb5 	bl	8000578 <__aeabi_f2d>
 800260e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002610:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002614:	f7fe f808 	bl	8000628 <__aeabi_dmul>
 8002618:	4602      	mov	r2, r0
 800261a:	460b      	mov	r3, r1
 800261c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002620:	f7fd fe4c 	bl	80002bc <__adddf3>
 8002624:	4602      	mov	r2, r0
 8002626:	460b      	mov	r3, r1
 8002628:	e9c7 2304 	strd	r2, r3, [r7, #16]
    comp_press = partial_out1 + partial_out2 + partial_data4;
 800262c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002630:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002634:	f7fd fe42 	bl	80002bc <__adddf3>
 8002638:	4602      	mov	r2, r0
 800263a:	460b      	mov	r3, r1
 800263c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002640:	f7fd fe3c 	bl	80002bc <__adddf3>
 8002644:	4602      	mov	r2, r0
 8002646:	460b      	mov	r3, r1
 8002648:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

    if (comp_press < BMP3_MIN_PRES_DOUBLE)
 800264c:	a318      	add	r3, pc, #96	; (adr r3, 80026b0 <compensate_pressure+0x2e0>)
 800264e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002652:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002656:	f7fe fa59 	bl	8000b0c <__aeabi_dcmplt>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d007      	beq.n	8002670 <compensate_pressure+0x2a0>
    {
        comp_press = BMP3_MIN_PRES_DOUBLE;
 8002660:	a313      	add	r3, pc, #76	; (adr r3, 80026b0 <compensate_pressure+0x2e0>)
 8002662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002666:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
        rslt = BMP3_W_MIN_PRES;
 800266a:	2305      	movs	r3, #5
 800266c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    if (comp_press > BMP3_MAX_PRES_DOUBLE)
 8002670:	a311      	add	r3, pc, #68	; (adr r3, 80026b8 <compensate_pressure+0x2e8>)
 8002672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002676:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800267a:	f7fe fa65 	bl	8000b48 <__aeabi_dcmpgt>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d007      	beq.n	8002694 <compensate_pressure+0x2c4>
    {
        comp_press = BMP3_MAX_PRES_DOUBLE;
 8002684:	a30c      	add	r3, pc, #48	; (adr r3, 80026b8 <compensate_pressure+0x2e8>)
 8002686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268a:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
        rslt = BMP3_W_MAX_PRES;
 800268e:	2306      	movs	r3, #6
 8002690:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    (*pressure) = comp_press;
 8002694:	68f9      	ldr	r1, [r7, #12]
 8002696:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800269a:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 800269e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3758      	adds	r7, #88	; 0x58
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bdb0      	pop	{r4, r5, r7, pc}
 80026aa:	bf00      	nop
 80026ac:	f3af 8000 	nop.w
 80026b0:	00000000 	.word	0x00000000
 80026b4:	40dd4c00 	.word	0x40dd4c00
 80026b8:	00000000 	.word	0x00000000
 80026bc:	40fe8480 	.word	0x40fe8480

080026c0 <pow_bmp3>:
/*!
 * @brief This internal API is used to calculate the power functionality for
 *  floating point values.
 */
static float pow_bmp3(double base, uint8_t power)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	ed87 0b02 	vstr	d0, [r7, #8]
 80026ca:	4603      	mov	r3, r0
 80026cc:	71fb      	strb	r3, [r7, #7]
    float pow_output = 1;
 80026ce:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80026d2:	617b      	str	r3, [r7, #20]

    while (power != 0)
 80026d4:	e00e      	b.n	80026f4 <pow_bmp3+0x34>
    {
        pow_output = (float) base * pow_output;
 80026d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026da:	f7fe fa7d 	bl	8000bd8 <__aeabi_d2f>
 80026de:	ee07 0a10 	vmov	s14, r0
 80026e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80026e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026ea:	edc7 7a05 	vstr	s15, [r7, #20]
        power--;
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	71fb      	strb	r3, [r7, #7]
    while (power != 0)
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1ed      	bne.n	80026d6 <pow_bmp3+0x16>
    }

    return pow_output;
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	ee07 3a90 	vmov	s15, r3
}
 8002700:	eeb0 0a67 	vmov.f32	s0, s15
 8002704:	3718      	adds	r7, #24
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint32_t sub_settings, uint32_t desired_settings)
{
 800270a:	b480      	push	{r7}
 800270c:	b085      	sub	sp, #20
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
 8002712:	6039      	str	r1, [r7, #0]
    uint8_t settings_changed = FALSE;
 8002714:	2300      	movs	r3, #0
 8002716:	73fb      	strb	r3, [r7, #15]

    if (sub_settings & desired_settings)
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	4013      	ands	r3, r2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d002      	beq.n	8002728 <are_settings_changed+0x1e>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 8002722:	2301      	movs	r3, #1
 8002724:	73fb      	strb	r3, [r7, #15]
 8002726:	e001      	b.n	800272c <are_settings_changed+0x22>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 8002728:	2300      	movs	r3, #0
 800272a:	73fb      	strb	r3, [r7, #15]
    }

    return settings_changed;
 800272c:	7bfb      	ldrb	r3, [r7, #15]
}
 800272e:	4618      	mov	r0, r3
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr

0800273a <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmp3_dev *dev)
{
 800273a:	b480      	push	{r7}
 800273c:	b085      	sub	sp, #20
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00f      	beq.n	8002768 <null_ptr_check+0x2e>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00b      	beq.n	8002768 <null_ptr_check+0x2e>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d007      	beq.n	8002768 <null_ptr_check+0x2e>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	695b      	ldr	r3, [r3, #20]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <null_ptr_check+0x2e>
        (dev->intf_ptr == NULL))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8002764:	2b00      	cmp	r3, #0
 8002766:	d102      	bne.n	800276e <null_ptr_check+0x34>
    {
        /* Device structure pointer is not valid */
        rslt = BMP3_E_NULL_PTR;
 8002768:	23ff      	movs	r3, #255	; 0xff
 800276a:	73fb      	strb	r3, [r7, #15]
 800276c:	e001      	b.n	8002772 <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMP3_OK;
 800276e:	2300      	movs	r3, #0
 8002770:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002772:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr

08002782 <get_sensor_status>:
/*!
 * @brief This API gets the command ready, data ready for pressure and
 * temperature, power on reset status from the sensor.
 */
static int8_t get_sensor_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b084      	sub	sp, #16
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
 800278a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr;
    uint8_t reg_data;

    reg_addr = BMP3_REG_SENS_STATUS;
 800278c:	2303      	movs	r3, #3
 800278e:	73bb      	strb	r3, [r7, #14]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8002790:	f107 010d 	add.w	r1, r7, #13
 8002794:	7bb8      	ldrb	r0, [r7, #14]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	2201      	movs	r2, #1
 800279a:	f7fe fc36 	bl	800100a <bmp3_get_regs>
 800279e:	4603      	mov	r3, r0
 80027a0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 80027a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d128      	bne.n	80027fc <get_sensor_status+0x7a>
    {
        status->sensor.cmd_rdy = BMP3_GET_BITS(reg_data, BMP3_STATUS_CMD_RDY);
 80027aa:	7b7b      	ldrb	r3, [r7, #13]
 80027ac:	111b      	asrs	r3, r3, #4
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	b2da      	uxtb	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	70da      	strb	r2, [r3, #3]
        status->sensor.drdy_press = BMP3_GET_BITS(reg_data, BMP3_STATUS_DRDY_PRESS);
 80027ba:	7b7b      	ldrb	r3, [r7, #13]
 80027bc:	115b      	asrs	r3, r3, #5
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	711a      	strb	r2, [r3, #4]
        status->sensor.drdy_temp = BMP3_GET_BITS(reg_data, BMP3_STATUS_DRDY_TEMP);
 80027ca:	7b7b      	ldrb	r3, [r7, #13]
 80027cc:	119b      	asrs	r3, r3, #6
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	f003 0301 	and.w	r3, r3, #1
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	715a      	strb	r2, [r3, #5]
        reg_addr = BMP3_REG_EVENT;
 80027da:	2310      	movs	r3, #16
 80027dc:	73bb      	strb	r3, [r7, #14]
        rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 80027de:	f107 010d 	add.w	r1, r7, #13
 80027e2:	7bb8      	ldrb	r0, [r7, #14]
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f7fe fc0f 	bl	800100a <bmp3_get_regs>
 80027ec:	4603      	mov	r3, r0
 80027ee:	73fb      	strb	r3, [r7, #15]
        status->pwr_on_rst = reg_data & 0x01;
 80027f0:	7b7b      	ldrb	r3, [r7, #13]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	725a      	strb	r2, [r3, #9]
    }

    return rslt;
 80027fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <get_int_status>:
/*!
 * @brief This API gets the interrupt (fifo watermark, fifo full, data ready)
 * status from the sensor.
 */
static int8_t get_int_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp3_get_regs(BMP3_REG_INT_STATUS, &reg_data, 1, dev);
 8002812:	f107 010e 	add.w	r1, r7, #14
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	2201      	movs	r2, #1
 800281a:	2011      	movs	r0, #17
 800281c:	f7fe fbf5 	bl	800100a <bmp3_get_regs>
 8002820:	4603      	mov	r3, r0
 8002822:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8002824:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d115      	bne.n	8002858 <get_int_status+0x50>
    {
        status->intr.fifo_wm = BMP3_GET_BITS_POS_0(reg_data, BMP3_INT_STATUS_FWTM);
 800282c:	7bbb      	ldrb	r3, [r7, #14]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	b2da      	uxtb	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	701a      	strb	r2, [r3, #0]
        status->intr.fifo_full = BMP3_GET_BITS(reg_data, BMP3_INT_STATUS_FFULL);
 8002838:	7bbb      	ldrb	r3, [r7, #14]
 800283a:	105b      	asrs	r3, r3, #1
 800283c:	b2db      	uxtb	r3, r3
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	b2da      	uxtb	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	705a      	strb	r2, [r3, #1]
        status->intr.drdy = BMP3_GET_BITS(reg_data, BMP3_INT_STATUS_DRDY);
 8002848:	7bbb      	ldrb	r3, [r7, #14]
 800284a:	10db      	asrs	r3, r3, #3
 800284c:	b2db      	uxtb	r3, r3
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	b2da      	uxtb	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	709a      	strb	r2, [r3, #2]
    }

    return rslt;
 8002858:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <get_err_status>:
/*!
 * @brief This API gets the fatal, command and configuration error
 * from the sensor.
 */
static int8_t get_err_status(struct bmp3_status *status, struct bmp3_dev *dev)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp3_get_regs(BMP3_REG_ERR, &reg_data, 1, dev);
 800286e:	f107 010e 	add.w	r1, r7, #14
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	2201      	movs	r2, #1
 8002876:	2002      	movs	r0, #2
 8002878:	f7fe fbc7 	bl	800100a <bmp3_get_regs>
 800287c:	4603      	mov	r3, r0
 800287e:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8002880:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d115      	bne.n	80028b4 <get_err_status+0x50>
    {
        status->err.cmd = BMP3_GET_BITS_POS_0(reg_data, BMP3_ERR_FATAL);
 8002888:	7bbb      	ldrb	r3, [r7, #14]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	b2da      	uxtb	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	71da      	strb	r2, [r3, #7]
        status->err.conf = BMP3_GET_BITS(reg_data, BMP3_ERR_CMD);
 8002894:	7bbb      	ldrb	r3, [r7, #14]
 8002896:	105b      	asrs	r3, r3, #1
 8002898:	b2db      	uxtb	r3, r3
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	721a      	strb	r2, [r3, #8]
        status->err.fatal = BMP3_GET_BITS(reg_data, BMP3_ERR_CONF);
 80028a4:	7bbb      	ldrb	r3, [r7, #14]
 80028a6:	109b      	asrs	r3, r3, #2
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	719a      	strb	r2, [r3, #6]
    }

    return rslt;
 80028b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3710      	adds	r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <bmp3_check_rslt>:
extern volatile uint8_t int2_flag;

static uint8_t dev_addr = 0;

void bmp3_check_rslt(const char api_name[], int8_t rslt)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	460b      	mov	r3, r1
 80028ca:	70fb      	strb	r3, [r7, #3]
    switch (rslt)
 80028cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028d0:	3307      	adds	r3, #7
 80028d2:	2b09      	cmp	r3, #9
 80028d4:	d839      	bhi.n	800294a <bmp3_check_rslt+0x8a>
 80028d6:	a201      	add	r2, pc, #4	; (adr r2, 80028dc <bmp3_check_rslt+0x1c>)
 80028d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028dc:	08002923 	.word	0x08002923
 80028e0:	08002919 	.word	0x08002919
 80028e4:	0800292d 	.word	0x0800292d
 80028e8:	0800294b 	.word	0x0800294b
 80028ec:	0800294b 	.word	0x0800294b
 80028f0:	0800290f 	.word	0x0800290f
 80028f4:	08002905 	.word	0x08002905
 80028f8:	08002955 	.word	0x08002955
 80028fc:	08002937 	.word	0x08002937
 8002900:	08002941 	.word	0x08002941

            // Do nothing
            break;
        case BMP3_E_NULL_PTR:
            //PDEBUG("API [%s] Error [%d] : Null pointer\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR1\n", 7);
 8002904:	2107      	movs	r1, #7
 8002906:	4816      	ldr	r0, [pc, #88]	; (8002960 <bmp3_check_rslt+0xa0>)
 8002908:	f015 fdd4 	bl	80184b4 <CDC_Transmit_FS>
            break;
 800290c:	e023      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_COMM_FAIL:
        	//PDEBUG("API [%s] Error [%d] : Communication failure\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR2\n", 6);
 800290e:	2106      	movs	r1, #6
 8002910:	4814      	ldr	r0, [pc, #80]	; (8002964 <bmp3_check_rslt+0xa4>)
 8002912:	f015 fdcf 	bl	80184b4 <CDC_Transmit_FS>
        	break;
 8002916:	e01e      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_INVALID_LEN:
        	//PDEBUG("API [%s] Error [%d] : Incorrect length parameter\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR3\n", 6);
 8002918:	2106      	movs	r1, #6
 800291a:	4813      	ldr	r0, [pc, #76]	; (8002968 <bmp3_check_rslt+0xa8>)
 800291c:	f015 fdca 	bl	80184b4 <CDC_Transmit_FS>
        	break;
 8002920:	e019      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_DEV_NOT_FOUND:
        	//PDEBUG("API [%s] Error [%d] : Device not found\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR4\n", 6);
 8002922:	2106      	movs	r1, #6
 8002924:	4811      	ldr	r0, [pc, #68]	; (800296c <bmp3_check_rslt+0xac>)
 8002926:	f015 fdc5 	bl	80184b4 <CDC_Transmit_FS>
        	break;
 800292a:	e014      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_E_CONFIGURATION_ERR:
        	//PDEBUG("API [%s] Error [%d] : Configuration Error\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR5\n", 6);
 800292c:	2106      	movs	r1, #6
 800292e:	4810      	ldr	r0, [pc, #64]	; (8002970 <bmp3_check_rslt+0xb0>)
 8002930:	f015 fdc0 	bl	80184b4 <CDC_Transmit_FS>
        	break;
 8002934:	e00f      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_W_SENSOR_NOT_ENABLED:
        	//PDEBUG("API [%s] Error [%d] : Warning when Sensor not enabled\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR6\n", 6);
 8002936:	2106      	movs	r1, #6
 8002938:	480e      	ldr	r0, [pc, #56]	; (8002974 <bmp3_check_rslt+0xb4>)
 800293a:	f015 fdbb 	bl	80184b4 <CDC_Transmit_FS>
        	break;
 800293e:	e00a      	b.n	8002956 <bmp3_check_rslt+0x96>
        case BMP3_W_INVALID_FIFO_REQ_FRAME_CNT:
        	//PDEBUG("API [%s] Error [%d] : Warning when Fifo watermark level is not in limit\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR7\n", 6);
 8002940:	2106      	movs	r1, #6
 8002942:	480d      	ldr	r0, [pc, #52]	; (8002978 <bmp3_check_rslt+0xb8>)
 8002944:	f015 fdb6 	bl	80184b4 <CDC_Transmit_FS>
        	break;
 8002948:	e005      	b.n	8002956 <bmp3_check_rslt+0x96>
        default:
        	//PDEBUG("API [%s] Error [%d] : Unknown error code\r\n", api_name, rslt);
        	CDC_Transmit_FS("ERROR8\n", 6);
 800294a:	2106      	movs	r1, #6
 800294c:	480b      	ldr	r0, [pc, #44]	; (800297c <bmp3_check_rslt+0xbc>)
 800294e:	f015 fdb1 	bl	80184b4 <CDC_Transmit_FS>
        	break;
 8002952:	e000      	b.n	8002956 <bmp3_check_rslt+0x96>
            break;
 8002954:	bf00      	nop
    }
}
 8002956:	bf00      	nop
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	0801be64 	.word	0x0801be64
 8002964:	0801be6c 	.word	0x0801be6c
 8002968:	0801be74 	.word	0x0801be74
 800296c:	0801be7c 	.word	0x0801be7c
 8002970:	0801be84 	.word	0x0801be84
 8002974:	0801be8c 	.word	0x0801be8c
 8002978:	0801be94 	.word	0x0801be94
 800297c:	0801be9c 	.word	0x0801be9c

08002980 <bmp3_interface_init>:

BMP3_INTF_RET_TYPE bmp3_interface_init(struct bmp3_dev *bmp3, uint8_t intf)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	460b      	mov	r3, r1
 800298a:	70fb      	strb	r3, [r7, #3]
	int8_t rslt = BMP3_OK;
 800298c:	2300      	movs	r3, #0
 800298e:	73fb      	strb	r3, [r7, #15]

	if(bmp3 != NULL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d015      	beq.n	80029c2 <bmp3_interface_init+0x42>
	{
		/* Bus configuration : I2C */
		if (intf == BMP3_I2C_INTF)
 8002996:	78fb      	ldrb	r3, [r7, #3]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d10b      	bne.n	80029b4 <bmp3_interface_init+0x34>
		{
			//PDEBUG("I2C Interface\n");
			dev_addr = BMP3_ADDR_I2C_SEC;
 800299c:	4b0e      	ldr	r3, [pc, #56]	; (80029d8 <bmp3_interface_init+0x58>)
 800299e:	2277      	movs	r2, #119	; 0x77
 80029a0:	701a      	strb	r2, [r3, #0]
			bmp3->read = SensorAPI_I2Cx_Read;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a0d      	ldr	r2, [pc, #52]	; (80029dc <bmp3_interface_init+0x5c>)
 80029a6:	60da      	str	r2, [r3, #12]
			bmp3->write = SensorAPI_I2Cx_Write;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a0d      	ldr	r2, [pc, #52]	; (80029e0 <bmp3_interface_init+0x60>)
 80029ac:	611a      	str	r2, [r3, #16]
			bmp3->intf = BMP3_I2C_INTF;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	721a      	strb	r2, [r3, #8]
			bmp3->read = SensorAPI_SPIx_Read;
			bmp3->write = SensorAPI_SPIx_Write;
			bmp3->intf = BMP3_SPI_INTF;
		}*/

		bmp3->delay_us = bmp3_delay_us;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a0b      	ldr	r2, [pc, #44]	; (80029e4 <bmp3_interface_init+0x64>)
 80029b8:	615a      	str	r2, [r3, #20]
		bmp3->intf_ptr = &dev_addr;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a06      	ldr	r2, [pc, #24]	; (80029d8 <bmp3_interface_init+0x58>)
 80029be:	605a      	str	r2, [r3, #4]
 80029c0:	e001      	b.n	80029c6 <bmp3_interface_init+0x46>
	}
	else
	{
		rslt = BMP3_E_NULL_PTR;
 80029c2:	23ff      	movs	r3, #255	; 0xff
 80029c4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80029c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3714      	adds	r7, #20
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	2000037c 	.word	0x2000037c
 80029dc:	08002a21 	.word	0x08002a21
 80029e0:	08002a75 	.word	0x08002a75
 80029e4:	080029e9 	.word	0x080029e9

080029e8 <bmp3_delay_us>:
		}
	}
}

void bmp3_delay_us(uint32_t period, void *intf_ptr)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
	uint32_t i;

	while(period--)
 80029f2:	e008      	b.n	8002a06 <bmp3_delay_us+0x1e>
	{
		for(i = 0; i < 84; i++)
 80029f4:	2300      	movs	r3, #0
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	e002      	b.n	8002a00 <bmp3_delay_us+0x18>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	3301      	adds	r3, #1
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2b53      	cmp	r3, #83	; 0x53
 8002a04:	d9f9      	bls.n	80029fa <bmp3_delay_us+0x12>
	while(period--)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	1e5a      	subs	r2, r3, #1
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1f1      	bne.n	80029f4 <bmp3_delay_us+0xc>
		{
			;
		}
	}
}
 8002a10:	bf00      	nop
 8002a12:	bf00      	nop
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
	...

08002a20 <SensorAPI_I2Cx_Read>:
* Input          : I2C1 or I2C2, slave_address7, subaddress, Write Number
* Output         : None
* Return         : number of bytes transmitted
*******************************************************************************/
int8_t SensorAPI_I2Cx_Read(uint8_t subaddress, uint8_t *pBuffer, uint16_t ReadNumbr, void *intf_ptr)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b088      	sub	sp, #32
 8002a24:	af02      	add	r7, sp, #8
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607b      	str	r3, [r7, #4]
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	73fb      	strb	r3, [r7, #15]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	81bb      	strh	r3, [r7, #12]
	uint8_t dev_addr = *(uint8_t*)intf_ptr;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	75fb      	strb	r3, [r7, #23]
	uint16_t DevAddress = dev_addr << 1;
 8002a38:	7dfb      	ldrb	r3, [r7, #23]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	82bb      	strh	r3, [r7, #20]

	// send register address
	HAL_I2C_Master_Transmit(&I2C_HANDLE, DevAddress, &subaddress, 1, BUS_TIMEOUT);
 8002a40:	f107 020f 	add.w	r2, r7, #15
 8002a44:	8ab9      	ldrh	r1, [r7, #20]
 8002a46:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	4808      	ldr	r0, [pc, #32]	; (8002a70 <SensorAPI_I2Cx_Read+0x50>)
 8002a50:	f005 f81e 	bl	8007a90 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&I2C_HANDLE, DevAddress, pBuffer, ReadNumbr, BUS_TIMEOUT);
 8002a54:	89bb      	ldrh	r3, [r7, #12]
 8002a56:	8ab9      	ldrh	r1, [r7, #20]
 8002a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a5c:	9200      	str	r2, [sp, #0]
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	4803      	ldr	r0, [pc, #12]	; (8002a70 <SensorAPI_I2Cx_Read+0x50>)
 8002a62:	f005 f909 	bl	8007c78 <HAL_I2C_Master_Receive>
	return 0;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3718      	adds	r7, #24
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	20000580 	.word	0x20000580

08002a74 <SensorAPI_I2Cx_Write>:

int8_t SensorAPI_I2Cx_Write(uint8_t subaddress, uint8_t *pBuffer, uint16_t WriteNumbr, void *intf_ptr)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b088      	sub	sp, #32
 8002a78:	af02      	add	r7, sp, #8
 8002a7a:	60b9      	str	r1, [r7, #8]
 8002a7c:	607b      	str	r3, [r7, #4]
 8002a7e:	4603      	mov	r3, r0
 8002a80:	73fb      	strb	r3, [r7, #15]
 8002a82:	4613      	mov	r3, r2
 8002a84:	81bb      	strh	r3, [r7, #12]
	uint8_t dev_addr = *(uint8_t*)intf_ptr;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	75fb      	strb	r3, [r7, #23]
	uint16_t DevAddress = dev_addr << 1;
 8002a8c:	7dfb      	ldrb	r3, [r7, #23]
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	82bb      	strh	r3, [r7, #20]

	GTXBuffer[0] = subaddress;
 8002a94:	4a0c      	ldr	r2, [pc, #48]	; (8002ac8 <SensorAPI_I2Cx_Write+0x54>)
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
 8002a98:	7013      	strb	r3, [r2, #0]
	memcpy(&GTXBuffer[1], pBuffer, WriteNumbr);
 8002a9a:	89bb      	ldrh	r3, [r7, #12]
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	68b9      	ldr	r1, [r7, #8]
 8002aa0:	480a      	ldr	r0, [pc, #40]	; (8002acc <SensorAPI_I2Cx_Write+0x58>)
 8002aa2:	f016 fa5f 	bl	8018f64 <memcpy>

	// send register address
	HAL_I2C_Master_Transmit(&I2C_HANDLE, DevAddress, GTXBuffer, WriteNumbr+1, BUS_TIMEOUT);
 8002aa6:	89bb      	ldrh	r3, [r7, #12]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	8ab9      	ldrh	r1, [r7, #20]
 8002aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ab2:	9200      	str	r2, [sp, #0]
 8002ab4:	4a04      	ldr	r2, [pc, #16]	; (8002ac8 <SensorAPI_I2Cx_Write+0x54>)
 8002ab6:	4806      	ldr	r0, [pc, #24]	; (8002ad0 <SensorAPI_I2Cx_Write+0x5c>)
 8002ab8:	f004 ffea 	bl	8007a90 <HAL_I2C_Master_Transmit>
	return 0;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3718      	adds	r7, #24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	20000380 	.word	0x20000380
 8002acc:	20000381 	.word	0x20000381
 8002ad0:	20000580 	.word	0x20000580

08002ad4 <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8002ada:	2300      	movs	r3, #0
 8002adc:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 8002ade:	4b19      	ldr	r3, [pc, #100]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002ae0:	4a19      	ldr	r2, [pc, #100]	; (8002b48 <BSP_I2C2_Init+0x74>)
 8002ae2:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 8002ae4:	4b19      	ldr	r3, [pc, #100]	; (8002b4c <BSP_I2C2_Init+0x78>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	1c5a      	adds	r2, r3, #1
 8002aea:	4918      	ldr	r1, [pc, #96]	; (8002b4c <BSP_I2C2_Init+0x78>)
 8002aec:	600a      	str	r2, [r1, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d122      	bne.n	8002b38 <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8002af2:	4814      	ldr	r0, [pc, #80]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002af4:	f005 fceb 	bl	80084ce <HAL_I2C_GetState>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d11c      	bne.n	8002b38 <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 8002afe:	4811      	ldr	r0, [pc, #68]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002b00:	f000 f8fe 	bl	8002d00 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d116      	bne.n	8002b38 <BSP_I2C2_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 8002b0a:	480e      	ldr	r0, [pc, #56]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002b0c:	f000 f8b4 	bl	8002c78 <MX_I2C2_Init>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <BSP_I2C2_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8002b16:	f06f 0307 	mvn.w	r3, #7
 8002b1a:	607b      	str	r3, [r7, #4]
 8002b1c:	e00c      	b.n	8002b38 <BSP_I2C2_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b1e:	2100      	movs	r1, #0
 8002b20:	4808      	ldr	r0, [pc, #32]	; (8002b44 <BSP_I2C2_Init+0x70>)
 8002b22:	f006 f80f 	bl	8008b44 <HAL_I2CEx_ConfigAnalogFilter>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d003      	beq.n	8002b34 <BSP_I2C2_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8002b2c:	f06f 0307 	mvn.w	r3, #7
 8002b30:	607b      	str	r3, [r7, #4]
 8002b32:	e001      	b.n	8002b38 <BSP_I2C2_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8002b34:	2300      	movs	r3, #0
 8002b36:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8002b38:	687b      	ldr	r3, [r7, #4]
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20000580 	.word	0x20000580
 8002b48:	40005800 	.word	0x40005800
 8002b4c:	200005d4 	.word	0x200005d4

08002b50 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002b56:	2300      	movs	r3, #0
 8002b58:	607b      	str	r3, [r7, #4]

  if (I2C2InitCounter > 0)
 8002b5a:	4b0f      	ldr	r3, [pc, #60]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d014      	beq.n	8002b8c <BSP_I2C2_DeInit+0x3c>
  {
    if (--I2C2InitCounter == 0)
 8002b62:	4b0d      	ldr	r3, [pc, #52]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	3b01      	subs	r3, #1
 8002b68:	4a0b      	ldr	r2, [pc, #44]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	4b0a      	ldr	r3, [pc, #40]	; (8002b98 <BSP_I2C2_DeInit+0x48>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10b      	bne.n	8002b8c <BSP_I2C2_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C2_MspDeInit(&hi2c2);
 8002b74:	4809      	ldr	r0, [pc, #36]	; (8002b9c <BSP_I2C2_DeInit+0x4c>)
 8002b76:	f000 f923 	bl	8002dc0 <I2C2_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
 8002b7a:	4808      	ldr	r0, [pc, #32]	; (8002b9c <BSP_I2C2_DeInit+0x4c>)
 8002b7c:	f004 ff59 	bl	8007a32 <HAL_I2C_DeInit>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d002      	beq.n	8002b8c <BSP_I2C2_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8002b86:	f06f 0307 	mvn.w	r3, #7
 8002b8a:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8002b8c:	687b      	ldr	r3, [r7, #4]
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	200005d4 	.word	0x200005d4
 8002b9c:	20000580 	.word	0x20000580

08002ba0 <BSP_I2C2_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b08a      	sub	sp, #40	; 0x28
 8002ba4:	af04      	add	r7, sp, #16
 8002ba6:	60ba      	str	r2, [r7, #8]
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4603      	mov	r3, r0
 8002bac:	81fb      	strh	r3, [r7, #14]
 8002bae:	460b      	mov	r3, r1
 8002bb0:	81bb      	strh	r3, [r7, #12]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8002bba:	89ba      	ldrh	r2, [r7, #12]
 8002bbc:	89f9      	ldrh	r1, [r7, #14]
 8002bbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bc2:	9302      	str	r3, [sp, #8]
 8002bc4:	88fb      	ldrh	r3, [r7, #6]
 8002bc6:	9301      	str	r3, [sp, #4]
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	9300      	str	r3, [sp, #0]
 8002bcc:	2301      	movs	r3, #1
 8002bce:	480c      	ldr	r0, [pc, #48]	; (8002c00 <BSP_I2C2_WriteReg+0x60>)
 8002bd0:	f005 f948 	bl	8007e64 <HAL_I2C_Mem_Write>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00c      	beq.n	8002bf4 <BSP_I2C2_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8002bda:	4809      	ldr	r0, [pc, #36]	; (8002c00 <BSP_I2C2_WriteReg+0x60>)
 8002bdc:	f005 fc85 	bl	80084ea <HAL_I2C_GetError>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d103      	bne.n	8002bee <BSP_I2C2_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002be6:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002bea:	617b      	str	r3, [r7, #20]
 8002bec:	e002      	b.n	8002bf4 <BSP_I2C2_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8002bee:	f06f 0303 	mvn.w	r3, #3
 8002bf2:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002bf4:	697b      	ldr	r3, [r7, #20]
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20000580 	.word	0x20000580

08002c04 <BSP_I2C2_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08a      	sub	sp, #40	; 0x28
 8002c08:	af04      	add	r7, sp, #16
 8002c0a:	60ba      	str	r2, [r7, #8]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4603      	mov	r3, r0
 8002c10:	81fb      	strh	r3, [r7, #14]
 8002c12:	460b      	mov	r3, r1
 8002c14:	81bb      	strh	r3, [r7, #12]
 8002c16:	4613      	mov	r3, r2
 8002c18:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8002c1e:	89ba      	ldrh	r2, [r7, #12]
 8002c20:	89f9      	ldrh	r1, [r7, #14]
 8002c22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c26:	9302      	str	r3, [sp, #8]
 8002c28:	88fb      	ldrh	r3, [r7, #6]
 8002c2a:	9301      	str	r3, [sp, #4]
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	2301      	movs	r3, #1
 8002c32:	480c      	ldr	r0, [pc, #48]	; (8002c64 <BSP_I2C2_ReadReg+0x60>)
 8002c34:	f005 fa2a 	bl	800808c <HAL_I2C_Mem_Read>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00c      	beq.n	8002c58 <BSP_I2C2_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8002c3e:	4809      	ldr	r0, [pc, #36]	; (8002c64 <BSP_I2C2_ReadReg+0x60>)
 8002c40:	f005 fc53 	bl	80084ea <HAL_I2C_GetError>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d103      	bne.n	8002c52 <BSP_I2C2_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002c4a:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002c4e:	617b      	str	r3, [r7, #20]
 8002c50:	e002      	b.n	8002c58 <BSP_I2C2_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002c52:	f06f 0303 	mvn.w	r3, #3
 8002c56:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002c58:	697b      	ldr	r3, [r7, #20]
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3718      	adds	r7, #24
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20000580 	.word	0x20000580

08002c68 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8002c6c:	f003 ff14 	bl	8006a98 <HAL_GetTick>
 8002c70:	4603      	mov	r3, r0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	bd80      	pop	{r7, pc}
	...

08002c78 <MX_I2C2_Init>:

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C2;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	4a1c      	ldr	r2, [pc, #112]	; (8002cf8 <MX_I2C2_Init+0x80>)
 8002c88:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x307075B1;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a1b      	ldr	r2, [pc, #108]	; (8002cfc <MX_I2C2_Init+0x84>)
 8002c8e:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f004 fe2a 	bl	8007914 <HAL_I2C_Init>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002cca:	2100      	movs	r1, #0
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f005 ff39 	bl	8008b44 <HAL_I2CEx_ConfigAnalogFilter>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8002cdc:	2100      	movs	r1, #0
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f005 ff7b 	bl	8008bda <HAL_I2CEx_ConfigDigitalFilter>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40005800 	.word	0x40005800
 8002cfc:	307075b1 	.word	0x307075b1

08002d00 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b0ae      	sub	sp, #184	; 0xb8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d08:	f107 0310 	add.w	r3, r7, #16
 8002d0c:	2294      	movs	r2, #148	; 0x94
 8002d0e:	2100      	movs	r1, #0
 8002d10:	4618      	mov	r0, r3
 8002d12:	f016 f935 	bl	8018f80 <memset>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002d16:	2380      	movs	r3, #128	; 0x80
 8002d18:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	66bb      	str	r3, [r7, #104]	; 0x68
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002d1e:	f107 0310 	add.w	r3, r7, #16
 8002d22:	4618      	mov	r0, r3
 8002d24:	f008 f948 	bl	800afb8 <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d28:	4b23      	ldr	r3, [pc, #140]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2c:	4a22      	ldr	r2, [pc, #136]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d2e:	f043 0302 	orr.w	r3, r3, #2
 8002d32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d34:	4b20      	ldr	r3, [pc, #128]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 8002d40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d48:	2312      	movs	r3, #18
 8002d4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d54:	2303      	movs	r3, #3
 8002d56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 8002d5a:	2304      	movs	r3, #4
 8002d5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002d60:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002d64:	4619      	mov	r1, r3
 8002d66:	4815      	ldr	r0, [pc, #84]	; (8002dbc <I2C2_MspInit+0xbc>)
 8002d68:	f004 fb06 	bl	8007378 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 8002d6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d70:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d74:	2312      	movs	r3, #18
 8002d76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d80:	2303      	movs	r3, #3
 8002d82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 8002d86:	2304      	movs	r3, #4
 8002d88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002d8c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002d90:	4619      	mov	r1, r3
 8002d92:	480a      	ldr	r0, [pc, #40]	; (8002dbc <I2C2_MspInit+0xbc>)
 8002d94:	f004 faf0 	bl	8007378 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002d98:	4b07      	ldr	r3, [pc, #28]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9c:	4a06      	ldr	r2, [pc, #24]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002d9e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002da2:	6593      	str	r3, [r2, #88]	; 0x58
 8002da4:	4b04      	ldr	r3, [pc, #16]	; (8002db8 <I2C2_MspInit+0xb8>)
 8002da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 8002db0:	bf00      	nop
 8002db2:	37b8      	adds	r7, #184	; 0xb8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	48000400 	.word	0x48000400

08002dc0 <I2C2_MspDeInit>:

static void I2C2_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002dc8:	4b09      	ldr	r3, [pc, #36]	; (8002df0 <I2C2_MspDeInit+0x30>)
 8002dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dcc:	4a08      	ldr	r2, [pc, #32]	; (8002df0 <I2C2_MspDeInit+0x30>)
 8002dce:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002dd2:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 8002dd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002dd8:	4806      	ldr	r0, [pc, #24]	; (8002df4 <I2C2_MspDeInit+0x34>)
 8002dda:	f004 fc5f 	bl	800769c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 8002dde:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002de2:	4804      	ldr	r0, [pc, #16]	; (8002df4 <I2C2_MspDeInit+0x34>)
 8002de4:	f004 fc5a 	bl	800769c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
}
 8002de8:	bf00      	nop
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40021000 	.word	0x40021000
 8002df4:	48000400 	.word	0x48000400

08002df8 <read_register>:

// SPI helpers //

// Reads single register
static uint8_t read_register(lora_sx1276 *lora, uint8_t address)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	460b      	mov	r3, r1
 8002e02:	70fb      	strb	r3, [r7, #3]
  uint8_t value = 0;
 8002e04:	2300      	movs	r3, #0
 8002e06:	73fb      	strb	r3, [r7, #15]

  // 7bit controls read/write mode
  CLEAR_BIT(address, BIT_7);
 8002e08:	78fb      	ldrb	r3, [r7, #3]
 8002e0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	70fb      	strb	r3, [r7, #3]

  // Start SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6858      	ldr	r0, [r3, #4]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	8adb      	ldrh	r3, [r3, #22]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	f004 fd47 	bl	80078b0 <HAL_GPIO_WritePin>
  // Transmit reg address, then receive it value
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6818      	ldr	r0, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	1cf9      	adds	r1, r7, #3
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f00b faf1 	bl	800e414 <HAL_SPI_Transmit>
 8002e32:	4603      	mov	r3, r0
 8002e34:	617b      	str	r3, [r7, #20]
  uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, lora->spi_timeout);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6818      	ldr	r0, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f107 010f 	add.w	r1, r7, #15
 8002e42:	2201      	movs	r2, #1
 8002e44:	f00b fc54 	bl	800e6f0 <HAL_SPI_Receive>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	613b      	str	r3, [r7, #16]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6858      	ldr	r0, [r3, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	8adb      	ldrh	r3, [r3, #22]
 8002e54:	2201      	movs	r2, #1
 8002e56:	4619      	mov	r1, r3
 8002e58:	f004 fd2a 	bl	80078b0 <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit/receive failed (%d %d)", res1, res2);
  }

  return value;
 8002e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3718      	adds	r7, #24
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <write_register>:

// Writes single register
static void write_register(lora_sx1276 *lora, uint8_t address, uint8_t value)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b084      	sub	sp, #16
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
 8002e6e:	460b      	mov	r3, r1
 8002e70:	70fb      	strb	r3, [r7, #3]
 8002e72:	4613      	mov	r3, r2
 8002e74:	70bb      	strb	r3, [r7, #2]
  // 7bit controls read/write mode
  SET_BIT(address, BIT_7);
 8002e76:	78fb      	ldrb	r3, [r7, #3]
 8002e78:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002e7c:	70fb      	strb	r3, [r7, #3]

  // Reg address + its new value
  uint16_t payload = (value << 8) | address;
 8002e7e:	78bb      	ldrb	r3, [r7, #2]
 8002e80:	021b      	lsls	r3, r3, #8
 8002e82:	b21a      	sxth	r2, r3
 8002e84:	78fb      	ldrb	r3, [r7, #3]
 8002e86:	b21b      	sxth	r3, r3
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	b21b      	sxth	r3, r3
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	817b      	strh	r3, [r7, #10]

  // Start SPI transaction, send address + value
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6858      	ldr	r0, [r3, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	8adb      	ldrh	r3, [r3, #22]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	f004 fd08 	bl	80078b0 <HAL_GPIO_WritePin>
  uint32_t res = HAL_SPI_Transmit(lora->spi, (uint8_t*)&payload, 2, lora->spi_timeout);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6818      	ldr	r0, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f107 010a 	add.w	r1, r7, #10
 8002eac:	2202      	movs	r2, #2
 8002eae:	f00b fab1 	bl	800e414 <HAL_SPI_Transmit>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	60fb      	str	r3, [r7, #12]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6858      	ldr	r0, [r3, #4]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	8adb      	ldrh	r3, [r3, #22]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	f004 fcf5 	bl	80078b0 <HAL_GPIO_WritePin>

  if (res != HAL_OK) {
    DEBUGF("SPI transmit failed: %d", res);
  }
}
 8002ec6:	bf00      	nop
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <write_fifo>:

// Copies bytes from buffer into radio FIFO given len length
static void write_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b088      	sub	sp, #32
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	60f8      	str	r0, [r7, #12]
 8002ed6:	60b9      	str	r1, [r7, #8]
 8002ed8:	4611      	mov	r1, r2
 8002eda:	461a      	mov	r2, r3
 8002edc:	460b      	mov	r3, r1
 8002ede:	71fb      	strb	r3, [r7, #7]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	71bb      	strb	r3, [r7, #6]
  uint8_t address = REG_FIFO | BIT_7;
 8002ee4:	2380      	movs	r3, #128	; 0x80
 8002ee6:	75fb      	strb	r3, [r7, #23]

  // Start SPI transaction, send address
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6858      	ldr	r0, [r3, #4]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8adb      	ldrh	r3, [r3, #22]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	f004 fcdc 	bl	80078b0 <HAL_GPIO_WritePin>
  uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6818      	ldr	r0, [r3, #0]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f107 0117 	add.w	r1, r7, #23
 8002f04:	2201      	movs	r2, #1
 8002f06:	f00b fa85 	bl	800e414 <HAL_SPI_Transmit>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	61fb      	str	r3, [r7, #28]
  if (mode == TRANSFER_MODE_DMA) {
 8002f0e:	79bb      	ldrb	r3, [r7, #6]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d108      	bne.n	8002f26 <write_fifo+0x58>
    HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	79fa      	ldrb	r2, [r7, #7]
 8002f1a:	b292      	uxth	r2, r2
 8002f1c:	68b9      	ldr	r1, [r7, #8]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f00b ff2a 	bl	800ed78 <HAL_SPI_Transmit_DMA>
 8002f24:	e012      	b.n	8002f4c <write_fifo+0x7e>
    // Intentionally leave SPI active - let DMA finish transfer
    return;
  }
  uint32_t res2 = HAL_SPI_Transmit(lora->spi, buffer, len, lora->spi_timeout);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6818      	ldr	r0, [r3, #0]
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	68b9      	ldr	r1, [r7, #8]
 8002f34:	f00b fa6e 	bl	800e414 <HAL_SPI_Transmit>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	61bb      	str	r3, [r7, #24]
  // End SPI transaction
  HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6858      	ldr	r0, [r3, #4]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8adb      	ldrh	r3, [r3, #22]
 8002f44:	2201      	movs	r2, #1
 8002f46:	4619      	mov	r1, r3
 8002f48:	f004 fcb2 	bl	80078b0 <HAL_GPIO_WritePin>

  if (res1 != HAL_OK || res2 != HAL_OK) {
    DEBUGF("SPI transmit failed");
  }
}
 8002f4c:	3720      	adds	r7, #32
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <set_mode>:
    DEBUGF("SPI receive/transmit failed");
  }
}

static void set_mode(lora_sx1276 *lora, uint8_t mode)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b082      	sub	sp, #8
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	70fb      	strb	r3, [r7, #3]
  write_register(lora, REG_OP_MODE, OPMODE_LONG_RANGE_MODE | mode);
 8002f5e:	78fb      	ldrb	r3, [r7, #3]
 8002f60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	461a      	mov	r2, r3
 8002f68:	2101      	movs	r1, #1
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7ff ff7b 	bl	8002e66 <write_register>
}
 8002f70:	bf00      	nop
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <set_OCP>:

// Set Overload Current Protection
static void set_OCP(lora_sx1276 *lora, uint8_t imax)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	70fb      	strb	r3, [r7, #3]
  uint8_t value;

  // Minimum available current is 45mA, maximum 240mA
  // As per page 80 of datasheet
  if (imax < 45) {
 8002f84:	78fb      	ldrb	r3, [r7, #3]
 8002f86:	2b2c      	cmp	r3, #44	; 0x2c
 8002f88:	d801      	bhi.n	8002f8e <set_OCP+0x16>
    imax = 45;
 8002f8a:	232d      	movs	r3, #45	; 0x2d
 8002f8c:	70fb      	strb	r3, [r7, #3]
  }
  if (imax > 240) {
 8002f8e:	78fb      	ldrb	r3, [r7, #3]
 8002f90:	2bf0      	cmp	r3, #240	; 0xf0
 8002f92:	d901      	bls.n	8002f98 <set_OCP+0x20>
    imax = 240;
 8002f94:	23f0      	movs	r3, #240	; 0xf0
 8002f96:	70fb      	strb	r3, [r7, #3]
  }

  if (imax < 130) {
 8002f98:	78fb      	ldrb	r3, [r7, #3]
 8002f9a:	2b81      	cmp	r3, #129	; 0x81
 8002f9c:	d809      	bhi.n	8002fb2 <set_OCP+0x3a>
    value = (imax - 45) / 5;
 8002f9e:	78fb      	ldrb	r3, [r7, #3]
 8002fa0:	3b2d      	subs	r3, #45	; 0x2d
 8002fa2:	4a0f      	ldr	r2, [pc, #60]	; (8002fe0 <set_OCP+0x68>)
 8002fa4:	fb82 1203 	smull	r1, r2, r2, r3
 8002fa8:	1052      	asrs	r2, r2, #1
 8002faa:	17db      	asrs	r3, r3, #31
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	73fb      	strb	r3, [r7, #15]
 8002fb0:	e008      	b.n	8002fc4 <set_OCP+0x4c>
  } else {
    value = (imax + 30) / 10;
 8002fb2:	78fb      	ldrb	r3, [r7, #3]
 8002fb4:	331e      	adds	r3, #30
 8002fb6:	4a0a      	ldr	r2, [pc, #40]	; (8002fe0 <set_OCP+0x68>)
 8002fb8:	fb82 1203 	smull	r1, r2, r2, r3
 8002fbc:	1092      	asrs	r2, r2, #2
 8002fbe:	17db      	asrs	r3, r3, #31
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	73fb      	strb	r3, [r7, #15]
  }

  write_register(lora, REG_OCP, OCP_ON | value);
 8002fc4:	7bfb      	ldrb	r3, [r7, #15]
 8002fc6:	f043 0320 	orr.w	r3, r3, #32
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	461a      	mov	r2, r3
 8002fce:	210b      	movs	r1, #11
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f7ff ff48 	bl	8002e66 <write_register>
}
 8002fd6:	bf00      	nop
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	66666667 	.word	0x66666667

08002fe4 <set_low_data_rate_optimization>:

static void set_low_data_rate_optimization(lora_sx1276 *lora)
{
 8002fe4:	b5b0      	push	{r4, r5, r7, lr}
 8002fe6:	b088      	sub	sp, #32
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  // Read current signal bandwidth
  uint64_t bandwidth = read_register(lora, REG_MODEM_CONFIG_1) >> 4;
 8002fec:	211d      	movs	r1, #29
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7ff ff02 	bl	8002df8 <read_register>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	091b      	lsrs	r3, r3, #4
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	461c      	mov	r4, r3
 8003000:	4615      	mov	r5, r2
 8003002:	e9c7 4504 	strd	r4, r5, [r7, #16]
  // Read current spreading factor
  uint8_t  sf = read_register(lora, REG_MODEM_CONFIG_2) >> 4;
 8003006:	211e      	movs	r1, #30
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f7ff fef5 	bl	8002df8 <read_register>
 800300e:	4603      	mov	r3, r0
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	73fb      	strb	r3, [r7, #15]

  uint8_t  mc3 = MC3_AGCAUTO;
 8003014:	2304      	movs	r3, #4
 8003016:	77fb      	strb	r3, [r7, #31]

  if (sf >= 11 && bandwidth == LORA_BANDWIDTH_125_KHZ) {
 8003018:	7bfb      	ldrb	r3, [r7, #15]
 800301a:	2b0a      	cmp	r3, #10
 800301c:	d908      	bls.n	8003030 <set_low_data_rate_optimization+0x4c>
 800301e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003022:	1fd1      	subs	r1, r2, #7
 8003024:	430b      	orrs	r3, r1
 8003026:	d103      	bne.n	8003030 <set_low_data_rate_optimization+0x4c>
    mc3 |= MC3_MOBILE_NODE;
 8003028:	7ffb      	ldrb	r3, [r7, #31]
 800302a:	f043 0308 	orr.w	r3, r3, #8
 800302e:	77fb      	strb	r3, [r7, #31]
  }

  write_register(lora, REG_MODEM_CONFIG_3, mc3);
 8003030:	7ffb      	ldrb	r3, [r7, #31]
 8003032:	461a      	mov	r2, r3
 8003034:	2126      	movs	r1, #38	; 0x26
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f7ff ff15 	bl	8002e66 <write_register>
}
 800303c:	bf00      	nop
 800303e:	3720      	adds	r7, #32
 8003040:	46bd      	mov	sp, r7
 8003042:	bdb0      	pop	{r4, r5, r7, pc}

08003044 <lora_mode_sleep>:

void lora_mode_sleep(lora_sx1276 *lora)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_SLEEP);
 800304c:	2100      	movs	r1, #0
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f7ff ff7f 	bl	8002f52 <set_mode>
}
 8003054:	bf00      	nop
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <lora_mode_standby>:

  set_mode(lora, OPMODE_RX_SINGLE);
}

void lora_mode_standby(lora_sx1276 *lora)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  set_mode(lora, OPMODE_STDBY);
 8003064:	2101      	movs	r1, #1
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f7ff ff73 	bl	8002f52 <set_mode>
}
 800306c:	bf00      	nop
 800306e:	3708      	adds	r7, #8
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <lora_set_explicit_header_mode>:
  mc1 |= MC1_IMPLICIT_HEADER_MODE;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_explicit_header_mode(lora_sx1276 *lora)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 800307c:	211d      	movs	r1, #29
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7ff feba 	bl	8002df8 <read_register>
 8003084:	4603      	mov	r3, r0
 8003086:	73fb      	strb	r3, [r7, #15]
  mc1 &= ~MC1_IMPLICIT_HEADER_MODE;
 8003088:	7bfb      	ldrb	r3, [r7, #15]
 800308a:	f023 0301 	bic.w	r3, r3, #1
 800308e:	73fb      	strb	r3, [r7, #15]
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
 8003090:	7bfb      	ldrb	r3, [r7, #15]
 8003092:	461a      	mov	r2, r3
 8003094:	211d      	movs	r1, #29
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7ff fee5 	bl	8002e66 <write_register>
}
 800309c:	bf00      	nop
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <lora_set_tx_power>:

void lora_set_tx_power(lora_sx1276 *lora, uint8_t level)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	460b      	mov	r3, r1
 80030ae:	70fb      	strb	r3, [r7, #3]
  assert_param(lora);

  if (lora->pa_mode == LORA_PA_OUTPUT_RFO) {
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	691b      	ldr	r3, [r3, #16]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d10e      	bne.n	80030d6 <lora_set_tx_power+0x32>
    // RFO pin
    assert_param(level <= 15);
    if (level > 15) {
 80030b8:	78fb      	ldrb	r3, [r7, #3]
 80030ba:	2b0f      	cmp	r3, #15
 80030bc:	d901      	bls.n	80030c2 <lora_set_tx_power+0x1e>
      level = 15;
 80030be:	230f      	movs	r3, #15
 80030c0:	70fb      	strb	r3, [r7, #3]
    }
    // 7 bit -> PaSelect: 0 for RFO    --- = 0x70
    // 6-4 bits -> MaxPower (select all) --^
    // 3-0 bits -> Output power, dB (max 15)
    write_register(lora, REG_PA_CONFIG, 0x70 | level);
 80030c2:	78fb      	ldrb	r3, [r7, #3]
 80030c4:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	461a      	mov	r2, r3
 80030cc:	2109      	movs	r1, #9
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7ff fec9 	bl	8002e66 <write_register>
    // Minimum power level is 2 which is 0 for chip
    level -= 2;
    // 7 bit -> PaSelect: 1 for PA_BOOST
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
  }
}
 80030d4:	e02e      	b.n	8003134 <lora_set_tx_power+0x90>
    if (level > 20) {
 80030d6:	78fb      	ldrb	r3, [r7, #3]
 80030d8:	2b14      	cmp	r3, #20
 80030da:	d901      	bls.n	80030e0 <lora_set_tx_power+0x3c>
      level = 20;
 80030dc:	2314      	movs	r3, #20
 80030de:	70fb      	strb	r3, [r7, #3]
    if (level < 2) {
 80030e0:	78fb      	ldrb	r3, [r7, #3]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d801      	bhi.n	80030ea <lora_set_tx_power+0x46>
      level = 2;
 80030e6:	2302      	movs	r3, #2
 80030e8:	70fb      	strb	r3, [r7, #3]
    if (level > 17) {
 80030ea:	78fb      	ldrb	r3, [r7, #3]
 80030ec:	2b11      	cmp	r3, #17
 80030ee:	d90c      	bls.n	800310a <lora_set_tx_power+0x66>
      level -= 3;
 80030f0:	78fb      	ldrb	r3, [r7, #3]
 80030f2:	3b03      	subs	r3, #3
 80030f4:	70fb      	strb	r3, [r7, #3]
      write_register(lora, REG_PA_DAC, PA_DAC_HIGH_POWER);
 80030f6:	2287      	movs	r2, #135	; 0x87
 80030f8:	214d      	movs	r1, #77	; 0x4d
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f7ff feb3 	bl	8002e66 <write_register>
      set_OCP(lora, 140);
 8003100:	218c      	movs	r1, #140	; 0x8c
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7ff ff38 	bl	8002f78 <set_OCP>
 8003108:	e008      	b.n	800311c <lora_set_tx_power+0x78>
      write_register(lora, REG_PA_DAC, PA_DAC_HALF_POWER);
 800310a:	2284      	movs	r2, #132	; 0x84
 800310c:	214d      	movs	r1, #77	; 0x4d
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7ff fea9 	bl	8002e66 <write_register>
      set_OCP(lora, 97);
 8003114:	2161      	movs	r1, #97	; 0x61
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f7ff ff2e 	bl	8002f78 <set_OCP>
    level -= 2;
 800311c:	78fb      	ldrb	r3, [r7, #3]
 800311e:	3b02      	subs	r3, #2
 8003120:	70fb      	strb	r3, [r7, #3]
    write_register(lora, REG_PA_CONFIG, BIT_7 | level);
 8003122:	78fb      	ldrb	r3, [r7, #3]
 8003124:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003128:	b2db      	uxtb	r3, r3
 800312a:	461a      	mov	r2, r3
 800312c:	2109      	movs	r1, #9
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f7ff fe99 	bl	8002e66 <write_register>
}
 8003134:	bf00      	nop
 8003136:	3708      	adds	r7, #8
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <lora_set_frequency>:

void lora_set_frequency(lora_sx1276 *lora, uint64_t freq)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(lora);

  // From datasheet: FREQ = (FRF * 32 Mhz) / (2 ^ 19)
  uint64_t frf = (freq << 19) / (32 * MHZ);
 8003148:	e9d7 2300 	ldrd	r2, r3, [r7]
 800314c:	f04f 0000 	mov.w	r0, #0
 8003150:	f04f 0100 	mov.w	r1, #0
 8003154:	04d9      	lsls	r1, r3, #19
 8003156:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 800315a:	04d0      	lsls	r0, r2, #19
 800315c:	4a19      	ldr	r2, [pc, #100]	; (80031c4 <lora_set_frequency+0x88>)
 800315e:	f04f 0300 	mov.w	r3, #0
 8003162:	f7fd fd89 	bl	8000c78 <__aeabi_uldivmod>
 8003166:	4602      	mov	r2, r0
 8003168:	460b      	mov	r3, r1
 800316a:	e9c7 2304 	strd	r2, r3, [r7, #16]

  write_register(lora, REG_FRF_MSB, frf >> 16);
 800316e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	f04f 0300 	mov.w	r3, #0
 800317a:	0c02      	lsrs	r2, r0, #16
 800317c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003180:	0c0b      	lsrs	r3, r1, #16
 8003182:	b2d3      	uxtb	r3, r2
 8003184:	461a      	mov	r2, r3
 8003186:	2106      	movs	r1, #6
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f7ff fe6c 	bl	8002e66 <write_register>
  write_register(lora, REG_FRF_MID, (frf & 0xff00) >> 8);
 800318e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003192:	f04f 0200 	mov.w	r2, #0
 8003196:	f04f 0300 	mov.w	r3, #0
 800319a:	0a02      	lsrs	r2, r0, #8
 800319c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80031a0:	0a0b      	lsrs	r3, r1, #8
 80031a2:	b2d3      	uxtb	r3, r2
 80031a4:	461a      	mov	r2, r3
 80031a6:	2107      	movs	r1, #7
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f7ff fe5c 	bl	8002e66 <write_register>
  write_register(lora, REG_FRF_LSB, frf & 0xff);
 80031ae:	7c3b      	ldrb	r3, [r7, #16]
 80031b0:	461a      	mov	r2, r3
 80031b2:	2108      	movs	r1, #8
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f7ff fe56 	bl	8002e66 <write_register>
}
 80031ba:	bf00      	nop
 80031bc:	3718      	adds	r7, #24
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	01e84800 	.word	0x01e84800

080031c8 <lora_set_spreading_factor>:

  set_low_data_rate_optimization(lora);
}

void lora_set_spreading_factor(lora_sx1276 *lora, uint8_t sf)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	460b      	mov	r3, r1
 80031d2:	70fb      	strb	r3, [r7, #3]
  assert_param(lora && sf <= 12 && sf >=6);

  if (sf < 6) {
 80031d4:	78fb      	ldrb	r3, [r7, #3]
 80031d6:	2b05      	cmp	r3, #5
 80031d8:	d802      	bhi.n	80031e0 <lora_set_spreading_factor+0x18>
    sf = 6;
 80031da:	2306      	movs	r3, #6
 80031dc:	70fb      	strb	r3, [r7, #3]
 80031de:	e004      	b.n	80031ea <lora_set_spreading_factor+0x22>
  } else if (sf > 12) {
 80031e0:	78fb      	ldrb	r3, [r7, #3]
 80031e2:	2b0c      	cmp	r3, #12
 80031e4:	d901      	bls.n	80031ea <lora_set_spreading_factor+0x22>
    sf = 12;
 80031e6:	230c      	movs	r3, #12
 80031e8:	70fb      	strb	r3, [r7, #3]
  }

  if (sf == 6) {
 80031ea:	78fb      	ldrb	r3, [r7, #3]
 80031ec:	2b06      	cmp	r3, #6
 80031ee:	d10a      	bne.n	8003206 <lora_set_spreading_factor+0x3e>
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc5);
 80031f0:	22c5      	movs	r2, #197	; 0xc5
 80031f2:	2131      	movs	r1, #49	; 0x31
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f7ff fe36 	bl	8002e66 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 80031fa:	220c      	movs	r2, #12
 80031fc:	2137      	movs	r1, #55	; 0x37
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f7ff fe31 	bl	8002e66 <write_register>
 8003204:	e009      	b.n	800321a <lora_set_spreading_factor+0x52>
  } else {
    write_register(lora, REG_DETECTION_OPTIMIZE, 0xc3);
 8003206:	22c3      	movs	r2, #195	; 0xc3
 8003208:	2131      	movs	r1, #49	; 0x31
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f7ff fe2b 	bl	8002e66 <write_register>
    write_register(lora, REG_DETECTION_THRESHOLD, 0x0a);
 8003210:	220a      	movs	r2, #10
 8003212:	2137      	movs	r1, #55	; 0x37
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f7ff fe26 	bl	8002e66 <write_register>
  }
  // Set new spread factor
  uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 800321a:	211e      	movs	r1, #30
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f7ff fdeb 	bl	8002df8 <read_register>
 8003222:	4603      	mov	r3, r0
 8003224:	73fb      	strb	r3, [r7, #15]
  mc2 = (mc2 & 0x0F) | (sf << 4);
 8003226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800322a:	f003 030f 	and.w	r3, r3, #15
 800322e:	b25a      	sxtb	r2, r3
 8003230:	78fb      	ldrb	r3, [r7, #3]
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	b25b      	sxtb	r3, r3
 8003236:	4313      	orrs	r3, r2
 8003238:	b25b      	sxtb	r3, r3
 800323a:	73fb      	strb	r3, [r7, #15]
  // uint8_t new_config = (current_config & 0x0f) | ((sf << 4) & 0xf0);
  write_register(lora, REG_MODEM_CONFIG_2, mc2);
 800323c:	7bfb      	ldrb	r3, [r7, #15]
 800323e:	461a      	mov	r2, r3
 8003240:	211e      	movs	r1, #30
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f7ff fe0f 	bl	8002e66 <write_register>

  set_low_data_rate_optimization(lora);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f7ff fecb 	bl	8002fe4 <set_low_data_rate_optimization>
}
 800324e:	bf00      	nop
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <lora_set_preamble_length>:
  mc1 |= rate << 1;
  write_register(lora, REG_MODEM_CONFIG_1, mc1);
}

void lora_set_preamble_length(lora_sx1276 *lora, uint16_t len)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
 800325e:	460b      	mov	r3, r1
 8003260:	807b      	strh	r3, [r7, #2]
  assert_param(lora);

  write_register(lora, REG_PREAMBLE_MSB, len >> 8);
 8003262:	887b      	ldrh	r3, [r7, #2]
 8003264:	0a1b      	lsrs	r3, r3, #8
 8003266:	b29b      	uxth	r3, r3
 8003268:	b2db      	uxtb	r3, r3
 800326a:	461a      	mov	r2, r3
 800326c:	2120      	movs	r1, #32
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f7ff fdf9 	bl	8002e66 <write_register>
  write_register(lora, REG_PREAMBLE_LSB, len & 0xf);
 8003274:	887b      	ldrh	r3, [r7, #2]
 8003276:	b2db      	uxtb	r3, r3
 8003278:	f003 030f 	and.w	r3, r3, #15
 800327c:	b2db      	uxtb	r3, r3
 800327e:	461a      	mov	r2, r3
 8003280:	2121      	movs	r1, #33	; 0x21
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7ff fdef 	bl	8002e66 <write_register>
}
 8003288:	bf00      	nop
 800328a:	3708      	adds	r7, #8
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}

08003290 <lora_version>:

uint8_t lora_version(lora_sx1276 *lora)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  return read_register(lora, REG_VERSION);
 8003298:	2142      	movs	r1, #66	; 0x42
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f7ff fdac 	bl	8002df8 <read_register>
 80032a0:	4603      	mov	r3, r0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <lora_is_transmitting>:

uint8_t lora_is_transmitting(lora_sx1276 *lora)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b084      	sub	sp, #16
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
  assert_param(lora);

  uint8_t opmode = read_register(lora, REG_OP_MODE);
 80032b2:	2101      	movs	r1, #1
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7ff fd9f 	bl	8002df8 <read_register>
 80032ba:	4603      	mov	r3, r0
 80032bc:	73fb      	strb	r3, [r7, #15]

  return (opmode & OPMODE_TX) == OPMODE_TX ? LORA_BUSY : LORA_OK;
 80032be:	7bfb      	ldrb	r3, [r7, #15]
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	2b03      	cmp	r3, #3
 80032c6:	d101      	bne.n	80032cc <lora_is_transmitting+0x22>
 80032c8:	2305      	movs	r3, #5
 80032ca:	e000      	b.n	80032ce <lora_is_transmitting+0x24>
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <lora_send_packet_base>:

static uint8_t lora_send_packet_base(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint8_t mode)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b084      	sub	sp, #16
 80032da:	af00      	add	r7, sp, #0
 80032dc:	60f8      	str	r0, [r7, #12]
 80032de:	60b9      	str	r1, [r7, #8]
 80032e0:	4611      	mov	r1, r2
 80032e2:	461a      	mov	r2, r3
 80032e4:	460b      	mov	r3, r1
 80032e6:	71fb      	strb	r3, [r7, #7]
 80032e8:	4613      	mov	r3, r2
 80032ea:	71bb      	strb	r3, [r7, #6]
  assert_param(lora && data && data_len > 0);

  if (lora_is_transmitting(lora)) {
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f7ff ffdc 	bl	80032aa <lora_is_transmitting>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <lora_send_packet_base+0x26>
    return LORA_BUSY;
 80032f8:	2305      	movs	r3, #5
 80032fa:	e02a      	b.n	8003352 <lora_send_packet_base+0x7c>
  }

  // Wakeup radio because of FIFO is only available in STANDBY mode
  set_mode(lora, OPMODE_STDBY);
 80032fc:	2101      	movs	r1, #1
 80032fe:	68f8      	ldr	r0, [r7, #12]
 8003300:	f7ff fe27 	bl	8002f52 <set_mode>

  // Clear TX IRQ flag, to be sure
  lora_clear_interrupt_tx_done(lora);
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	f000 f83a 	bl	800337e <lora_clear_interrupt_tx_done>

  // Set FIFO pointer to the beginning of the buffer
  write_register(lora, REG_FIFO_ADDR_PTR, lora->tx_base_addr);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	7d1b      	ldrb	r3, [r3, #20]
 800330e:	461a      	mov	r2, r3
 8003310:	210d      	movs	r1, #13
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f7ff fda7 	bl	8002e66 <write_register>
  write_register(lora, REG_FIFO_TX_BASE_ADDR, lora->tx_base_addr);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	7d1b      	ldrb	r3, [r3, #20]
 800331c:	461a      	mov	r2, r3
 800331e:	210e      	movs	r1, #14
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f7ff fda0 	bl	8002e66 <write_register>
  write_register(lora, REG_PAYLOAD_LENGTH, data_len);
 8003326:	79fb      	ldrb	r3, [r7, #7]
 8003328:	461a      	mov	r2, r3
 800332a:	2122      	movs	r1, #34	; 0x22
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f7ff fd9a 	bl	8002e66 <write_register>

  // Copy packet into radio FIFO
  write_fifo(lora, data, data_len, mode);
 8003332:	79bb      	ldrb	r3, [r7, #6]
 8003334:	79fa      	ldrb	r2, [r7, #7]
 8003336:	68b9      	ldr	r1, [r7, #8]
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f7ff fdc8 	bl	8002ece <write_fifo>
  if (mode == TRANSFER_MODE_DMA) {
 800333e:	79bb      	ldrb	r3, [r7, #6]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <lora_send_packet_base+0x72>
    return LORA_OK;
 8003344:	2300      	movs	r3, #0
 8003346:	e004      	b.n	8003352 <lora_send_packet_base+0x7c>
  }

  // Put radio in TX mode - packet will be transmitted ASAP
  set_mode(lora, OPMODE_TX);
 8003348:	2103      	movs	r1, #3
 800334a:	68f8      	ldr	r0, [r7, #12]
 800334c:	f7ff fe01 	bl	8002f52 <set_mode>
  return LORA_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <lora_send_packet>:

uint8_t lora_send_packet(lora_sx1276 *lora, uint8_t *data, uint8_t data_len)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b084      	sub	sp, #16
 800335e:	af00      	add	r7, sp, #0
 8003360:	60f8      	str	r0, [r7, #12]
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	4613      	mov	r3, r2
 8003366:	71fb      	strb	r3, [r7, #7]
  return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 8003368:	79fa      	ldrb	r2, [r7, #7]
 800336a:	2302      	movs	r3, #2
 800336c:	68b9      	ldr	r1, [r7, #8]
 800336e:	68f8      	ldr	r0, [r7, #12]
 8003370:	f7ff ffb1 	bl	80032d6 <lora_send_packet_base>
 8003374:	4603      	mov	r3, r0
}
 8003376:	4618      	mov	r0, r3
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <lora_clear_interrupt_tx_done>:
  // DIO0 uses 6-7 bits of DIO_MAPPING_1
  write_register(lora, REG_DIO_MAPPING_1, 0x40);
}

void lora_clear_interrupt_tx_done(lora_sx1276 *lora)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b082      	sub	sp, #8
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 8003386:	2208      	movs	r2, #8
 8003388:	2112      	movs	r1, #18
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7ff fd6b 	bl	8002e66 <write_register>
}
 8003390:	bf00      	nop
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <lora_init>:
}


uint8_t lora_init(lora_sx1276 *lora, SPI_HandleTypeDef *spi, GPIO_TypeDef *nss_port,
    uint16_t nss_pin, uint64_t freq)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
 80033a4:	807b      	strh	r3, [r7, #2]
  assert_param(lora && spi);

  // Init params with default values
  lora->spi = spi;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	601a      	str	r2, [r3, #0]
  lora->nss_port = nss_port;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	605a      	str	r2, [r3, #4]
  lora->nss_pin = nss_pin;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	887a      	ldrh	r2, [r7, #2]
 80033b6:	82da      	strh	r2, [r3, #22]
  lora->frequency = freq;
 80033b8:	6a3a      	ldr	r2, [r7, #32]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	60da      	str	r2, [r3, #12]
  lora->pa_mode = LORA_PA_OUTPUT_PA_BOOST;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2201      	movs	r2, #1
 80033c2:	611a      	str	r2, [r3, #16]
  lora->tx_base_addr = LORA_DEFAULT_TX_ADDR;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2200      	movs	r2, #0
 80033c8:	751a      	strb	r2, [r3, #20]
  lora->rx_base_addr = LORA_DEFAULT_RX_ADDR;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	755a      	strb	r2, [r3, #21]
  lora->spi_timeout = LORA_DEFAULT_SPI_TIMEOUT;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033d6:	609a      	str	r2, [r3, #8]

  // Check version
  uint8_t ver = lora_version(lora);
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f7ff ff59 	bl	8003290 <lora_version>
 80033de:	4603      	mov	r3, r0
 80033e0:	75fb      	strb	r3, [r7, #23]
  if (ver != LORA_COMPATIBLE_VERSION) {
 80033e2:	7dfb      	ldrb	r3, [r7, #23]
 80033e4:	2b12      	cmp	r3, #18
 80033e6:	d001      	beq.n	80033ec <lora_init+0x54>
    DEBUGF("Got wrong radio version 0x%x, expected 0x12", ver);
    return LORA_ERROR;
 80033e8:	2304      	movs	r3, #4
 80033ea:	e031      	b.n	8003450 <lora_init+0xb8>
  }

  // Modem parameters (freq, mode, etc) must be done in SLEEP mode.
  lora_mode_sleep(lora);
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f7ff fe29 	bl	8003044 <lora_mode_sleep>
  // Enable LoRa mode (since it can be switched on only in sleep)
  lora_mode_sleep(lora);
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f7ff fe26 	bl	8003044 <lora_mode_sleep>

  // Set frequency
  lora_set_frequency(lora, freq);
 80033f8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f7ff fe9d 	bl	800313c <lora_set_frequency>
  lora_set_spreading_factor(lora, LORA_DEFAULT_SF);
 8003402:	2107      	movs	r1, #7
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f7ff fedf 	bl	80031c8 <lora_set_spreading_factor>
  lora_set_preamble_length(lora, LORA_DEFAULT_PREAMBLE_LEN);
 800340a:	210a      	movs	r1, #10
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f7ff ff22 	bl	8003256 <lora_set_preamble_length>
  // By default - explicit header mode
  lora_set_explicit_header_mode(lora);
 8003412:	68f8      	ldr	r0, [r7, #12]
 8003414:	f7ff fe2e 	bl	8003074 <lora_set_explicit_header_mode>
  // Set LNA boost
  uint8_t current_lna = read_register(lora, REG_LNA);
 8003418:	210c      	movs	r1, #12
 800341a:	68f8      	ldr	r0, [r7, #12]
 800341c:	f7ff fcec 	bl	8002df8 <read_register>
 8003420:	4603      	mov	r3, r0
 8003422:	75bb      	strb	r3, [r7, #22]
  write_register(lora, REG_LNA,  current_lna | 0x03);
 8003424:	7dbb      	ldrb	r3, [r7, #22]
 8003426:	f043 0303 	orr.w	r3, r3, #3
 800342a:	b2db      	uxtb	r3, r3
 800342c:	461a      	mov	r2, r3
 800342e:	210c      	movs	r1, #12
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f7ff fd18 	bl	8002e66 <write_register>
  // Set auto AGC
  write_register(lora, REG_MODEM_CONFIG_3, 0x04);
 8003436:	2204      	movs	r2, #4
 8003438:	2126      	movs	r1, #38	; 0x26
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f7ff fd13 	bl	8002e66 <write_register>
  // Set default output power
  lora_set_tx_power(lora, LORA_DEFAULT_TX_POWER);
 8003440:	2111      	movs	r1, #17
 8003442:	68f8      	ldr	r0, [r7, #12]
 8003444:	f7ff fe2e 	bl	80030a4 <lora_set_tx_power>
  // Set default mode
  lora_mode_standby(lora);
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f7ff fe07 	bl	800305c <lora_mode_standby>

  return LORA_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3718      	adds	r7, #24
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8003458:	b5b0      	push	{r4, r5, r7, lr}
 800345a:	f5ad 6d3a 	sub.w	sp, sp, #2976	; 0xba0
 800345e:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */
	// The SD card mount, init, read, and write variables
	FRESULT sd_result_write; /* FatFs function common result code */
	UINT sd_err_byteswritten, sd_err_bytesread; /* File write/read counts */
	uint8_t sd_write_buffer[50] = "STM32 FATFS works great!"; /* File write buffer. */
 8003460:	4bb3      	ldr	r3, [pc, #716]	; (8003730 <main+0x2d8>)
 8003462:	f507 642f 	add.w	r4, r7, #2800	; 0xaf0
 8003466:	461d      	mov	r5, r3
 8003468:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800346a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800346c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003470:	c403      	stmia	r4!, {r0, r1}
 8003472:	7022      	strb	r2, [r4, #0]
 8003474:	f607 3309 	addw	r3, r7, #2825	; 0xb09
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	609a      	str	r2, [r3, #8]
 8003480:	60da      	str	r2, [r3, #12]
 8003482:	611a      	str	r2, [r3, #16]
 8003484:	615a      	str	r2, [r3, #20]
 8003486:	761a      	strb	r2, [r3, #24]

	// The pressure sensor BMP390 variables
	int8_t bmp_result;
	uint16_t bmp_settings_select;
	struct bmp3_dev bmp_device;
	struct bmp3_data bmp_data = { 0 };
 8003488:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 800348c:	f6a3 1368 	subw	r3, r3, #2408	; 0x968
 8003490:	461a      	mov	r2, r3
 8003492:	2300      	movs	r3, #0
 8003494:	6013      	str	r3, [r2, #0]
 8003496:	6053      	str	r3, [r2, #4]
 8003498:	6093      	str	r3, [r2, #8]
 800349a:	60d3      	str	r3, [r2, #12]
	struct bmp3_settings bmp_settings = { 0 };
 800349c:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 80034a0:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 80034a4:	2200      	movs	r2, #0
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	605a      	str	r2, [r3, #4]
 80034aa:	609a      	str	r2, [r3, #8]
 80034ac:	731a      	strb	r2, [r3, #12]
	struct bmp3_status bmp_status = { { 0 } };
 80034ae:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 80034b2:	f6a3 1384 	subw	r3, r3, #2436	; 0x984
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]
 80034ba:	605a      	str	r2, [r3, #4]
 80034bc:	811a      	strh	r2, [r3, #8]
	uint8_t bmp_temperature_buffer[25] = {0};
 80034be:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 80034c2:	f5a3 631a 	sub.w	r3, r3, #2464	; 0x9a0
 80034c6:	2200      	movs	r2, #0
 80034c8:	601a      	str	r2, [r3, #0]
 80034ca:	3304      	adds	r3, #4
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	609a      	str	r2, [r3, #8]
 80034d4:	60da      	str	r2, [r3, #12]
 80034d6:	611a      	str	r2, [r3, #16]
 80034d8:	751a      	strb	r2, [r3, #20]
	uint8_t bmp_pressure_buffer[25] = {0};
 80034da:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 80034de:	f6a3 13bc 	subw	r3, r3, #2492	; 0x9bc
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	3304      	adds	r3, #4
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	605a      	str	r2, [r3, #4]
 80034ee:	609a      	str	r2, [r3, #8]
 80034f0:	60da      	str	r2, [r3, #12]
 80034f2:	611a      	str	r2, [r3, #16]
 80034f4:	751a      	strb	r2, [r3, #20]

	//test
	//HAL_StatusTypeDef i2c2status;
	//uint8_t hello[7] = "Hello!\n";
	uint8_t i2c2check_active_address[25] = {0};
 80034f6:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 80034fa:	f6a3 13d8 	subw	r3, r3, #2520	; 0x9d8
 80034fe:	2200      	movs	r2, #0
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	3304      	adds	r3, #4
 8003504:	2200      	movs	r2, #0
 8003506:	601a      	str	r2, [r3, #0]
 8003508:	605a      	str	r2, [r3, #4]
 800350a:	609a      	str	r2, [r3, #8]
 800350c:	60da      	str	r2, [r3, #12]
 800350e:	611a      	str	r2, [r3, #16]
 8003510:	751a      	strb	r2, [r3, #20]
	uint8_t i2c2check_space[] = " - ";
 8003512:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8003516:	f6a3 13dc 	subw	r3, r3, #2524	; 0x9dc
 800351a:	4a86      	ldr	r2, [pc, #536]	; (8003734 <main+0x2dc>)
 800351c:	601a      	str	r2, [r3, #0]

	// The gyroscope LSM6DSO variables
	LSM6DSO_Object_t gyro_device;
	LSM6DSO_Axes_t gyro_acceleration_object;
	uint8_t gyro_acceleration_buffer[40] = {0};
 800351e:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8003522:	f6a3 2348 	subw	r3, r3, #2632	; 0xa48
 8003526:	2200      	movs	r2, #0
 8003528:	601a      	str	r2, [r3, #0]
 800352a:	3304      	adds	r3, #4
 800352c:	2224      	movs	r2, #36	; 0x24
 800352e:	2100      	movs	r1, #0
 8003530:	4618      	mov	r0, r3
 8003532:	f015 fd25 	bl	8018f80 <memset>
	LSM6DSO_Axes_t gyro_angularvel_object;
	uint8_t gyro_angularvel_buffer[40] = {0};
 8003536:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 800353a:	f6a3 237c 	subw	r3, r3, #2684	; 0xa7c
 800353e:	2200      	movs	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	3304      	adds	r3, #4
 8003544:	2224      	movs	r2, #36	; 0x24
 8003546:	2100      	movs	r1, #0
 8003548:	4618      	mov	r0, r3
 800354a:	f015 fd19 	bl	8018f80 <memset>

	//LoRa
	lora_sx1276 lora;

	//MIRA
	uint8_t mira_target_reg = 0x00;
 800354e:	2300      	movs	r3, #0
 8003550:	f887 3b8d 	strb.w	r3, [r7, #2957]	; 0xb8d
	uint8_t mira_Tx_payload[4] = {0x00,0x00,0x00,0x00};
 8003554:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8003558:	f6a3 23b8 	subw	r3, r3, #2744	; 0xab8
 800355c:	2200      	movs	r2, #0
 800355e:	601a      	str	r2, [r3, #0]
	//	int message;
	//	int message_length;

	// Time progress tracking using tick
	double system_time_counter;
	system_time_counter = 0;
 8003560:	f04f 0200 	mov.w	r2, #0
 8003564:	f04f 0300 	mov.w	r3, #0
 8003568:	f507 6139 	add.w	r1, r7, #2960	; 0xb90
 800356c:	e9c1 2300 	strd	r2, r3, [r1]
	uint8_t system_time_buffer[25] = {0};
 8003570:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8003574:	f6a3 3388 	subw	r3, r3, #2952	; 0xb88
 8003578:	2200      	movs	r2, #0
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	3304      	adds	r3, #4
 800357e:	2200      	movs	r2, #0
 8003580:	601a      	str	r2, [r3, #0]
 8003582:	605a      	str	r2, [r3, #4]
 8003584:	609a      	str	r2, [r3, #8]
 8003586:	60da      	str	r2, [r3, #12]
 8003588:	611a      	str	r2, [r3, #16]
 800358a:	751a      	strb	r2, [r3, #20]
	static uint8_t USB_TIMERS = 0x07;

	static uint8_t USB_PING = 0x08;
	static uint8_t USB_FLIGHTMODE = 0x09;

	uint8_t lora_test_packet[10] = {0,1,2,3,4,5,6,7,8,9};
 800358c:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8003590:	f6a3 3394 	subw	r3, r3, #2964	; 0xb94
 8003594:	4a68      	ldr	r2, [pc, #416]	; (8003738 <main+0x2e0>)
 8003596:	ca07      	ldmia	r2, {r0, r1, r2}
 8003598:	c303      	stmia	r3!, {r0, r1}
 800359a:	801a      	strh	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800359c:	f003 fa14 	bl	80069c8 <HAL_Init>

	/* USER CODE BEGIN Init */

	// Initialize HAL for UART interrupts
	HAL_MspInit();
 80035a0:	f001 f9d8 	bl	8004954 <HAL_MspInit>
	// Initialize I2C2 with custom driver
	BSP_I2C2_Init();
 80035a4:	f7ff fa96 	bl	8002ad4 <BSP_I2C2_Init>

	//Initialize Msp for both UARTs
	HAL_UART_MspInit(&huart1);
 80035a8:	4864      	ldr	r0, [pc, #400]	; (800373c <main+0x2e4>)
 80035aa:	f001 fb5d 	bl	8004c68 <HAL_UART_MspInit>
	HAL_UART_MspInit(&huart2);
 80035ae:	4864      	ldr	r0, [pc, #400]	; (8003740 <main+0x2e8>)
 80035b0:	f001 fb5a 	bl	8004c68 <HAL_UART_MspInit>

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80035b4:	f000 fea0 	bl	80042f8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80035b8:	f001 f8f2 	bl	80047a0 <MX_GPIO_Init>
	MX_DMA_Init();
 80035bc:	f001 f8cc 	bl	8004758 <MX_DMA_Init>
	MX_I2C1_Init();
 80035c0:	f000 ff18 	bl	80043f4 <MX_I2C1_Init>
	MX_SDMMC1_SD_Init();
 80035c4:	f000 ff56 	bl	8004474 <MX_SDMMC1_SD_Init>
	MX_SPI1_Init();
 80035c8:	f000 ff76 	bl	80044b8 <MX_SPI1_Init>
	MX_USART1_UART_Init();
 80035cc:	f001 f828 	bl	8004620 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 80035d0:	f001 f872 	bl	80046b8 <MX_USART2_UART_Init>
	MX_FATFS_Init();
 80035d4:	f010 f944 	bl	8013860 <MX_FATFS_Init>
	MX_USB_DEVICE_Init();
 80035d8:	f014 fe9e 	bl	8018318 <MX_USB_DEVICE_Init>
	MX_TIM17_Init();
 80035dc:	f000 ffaa 	bl	8004534 <MX_TIM17_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 80035e0:	f000 fedc 	bl	800439c <MX_NVIC_Init>


	/// MIRA Init /////////////////////////////////////////////////////////////////////////////////

	// enable channel 1 for MIRA communication
	HAL_GPIO_WritePin(RX_EN_1_GPIO_Port, RX_EN_1_Pin, GPIO_PIN_SET);
 80035e4:	2201      	movs	r2, #1
 80035e6:	2110      	movs	r1, #16
 80035e8:	4856      	ldr	r0, [pc, #344]	; (8003744 <main+0x2ec>)
 80035ea:	f004 f961 	bl	80078b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TX_EN_1_GPIO_Port, TX_EN_1_Pin, GPIO_PIN_SET);
 80035ee:	2201      	movs	r2, #1
 80035f0:	2120      	movs	r1, #32
 80035f2:	4854      	ldr	r0, [pc, #336]	; (8003744 <main+0x2ec>)
 80035f4:	f004 f95c 	bl	80078b0 <HAL_GPIO_WritePin>

	// WAIT FOR USB CONNECTION
	HAL_Delay(8000);
 80035f8:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80035fc:	f003 fa58 	bl	8006ab0 <HAL_Delay>
	while (CDC_Transmit_FS ("START\n", 6) == USBD_BUSY);
 8003600:	bf00      	nop
 8003602:	2106      	movs	r1, #6
 8003604:	4850      	ldr	r0, [pc, #320]	; (8003748 <main+0x2f0>)
 8003606:	f014 ff55 	bl	80184b4 <CDC_Transmit_FS>
 800360a:	4603      	mov	r3, r0
 800360c:	2b01      	cmp	r3, #1
 800360e:	d0f8      	beq.n	8003602 <main+0x1aa>
	//	mira_Tx_payload[3] = 0x01;
	//	status = mira_command(&huart1, WRITE_REGISTER, mira_target_reg, mira_Tx_payload, mira_Rx_buffer, 5000);


	/// LoRa Init /////////////////////////////////////////////////////////////////////////////////
	uint8_t lora_res = lora_init(&lora, &hspi1, LORA_NSS_GPIO_Port, LORA_NSS_Pin, LORA_BASE_FREQUENCY_US);
 8003610:	f107 00e4 	add.w	r0, r7, #228	; 0xe4
 8003614:	a344      	add	r3, pc, #272	; (adr r3, 8003728 <main+0x2d0>)
 8003616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361a:	e9cd 2300 	strd	r2, r3, [sp]
 800361e:	2320      	movs	r3, #32
 8003620:	4a4a      	ldr	r2, [pc, #296]	; (800374c <main+0x2f4>)
 8003622:	494b      	ldr	r1, [pc, #300]	; (8003750 <main+0x2f8>)
 8003624:	f7ff feb8 	bl	8003398 <lora_init>
 8003628:	4603      	mov	r3, r0
 800362a:	f887 3b8f 	strb.w	r3, [r7, #2959]	; 0xb8f
	if (lora_res != LORA_OK) {
 800362e:	f897 3b8f 	ldrb.w	r3, [r7, #2959]	; 0xb8f
 8003632:	2b00      	cmp	r3, #0
 8003634:	d007      	beq.n	8003646 <main+0x1ee>
		// Initialization failed
		while (CDC_Transmit_FS ("LORA INIT NOT OK!\n", 18) == USBD_BUSY);
 8003636:	bf00      	nop
 8003638:	2112      	movs	r1, #18
 800363a:	4846      	ldr	r0, [pc, #280]	; (8003754 <main+0x2fc>)
 800363c:	f014 ff3a 	bl	80184b4 <CDC_Transmit_FS>
 8003640:	4603      	mov	r3, r0
 8003642:	2b01      	cmp	r3, #1
 8003644:	d0f8      	beq.n	8003638 <main+0x1e0>
	}
	lora_res = lora_send_packet(&lora, (uint8_t *)"test", 4);
 8003646:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800364a:	2204      	movs	r2, #4
 800364c:	4942      	ldr	r1, [pc, #264]	; (8003758 <main+0x300>)
 800364e:	4618      	mov	r0, r3
 8003650:	f7ff fe83 	bl	800335a <lora_send_packet>
 8003654:	4603      	mov	r3, r0
 8003656:	f887 3b8f 	strb.w	r3, [r7, #2959]	; 0xb8f
	if (lora_res != LORA_OK) {
 800365a:	f897 3b8f 	ldrb.w	r3, [r7, #2959]	; 0xb8f
 800365e:	2b00      	cmp	r3, #0
 8003660:	d007      	beq.n	8003672 <main+0x21a>
		// Send failed
		while (CDC_Transmit_FS ("LORA SEND NOT OK!\n", 18) == USBD_BUSY);
 8003662:	bf00      	nop
 8003664:	2112      	movs	r1, #18
 8003666:	483d      	ldr	r0, [pc, #244]	; (800375c <main+0x304>)
 8003668:	f014 ff24 	bl	80184b4 <CDC_Transmit_FS>
 800366c:	4603      	mov	r3, r0
 800366e:	2b01      	cmp	r3, #1
 8003670:	d0f8      	beq.n	8003664 <main+0x20c>
	}
	if (lora_res == LORA_OK) {
 8003672:	f897 3b8f 	ldrb.w	r3, [r7, #2959]	; 0xb8f
 8003676:	2b00      	cmp	r3, #0
 8003678:	d107      	bne.n	800368a <main+0x232>
		// All good
		while (CDC_Transmit_FS ("LORA OK!\n", 9) == USBD_BUSY);
 800367a:	bf00      	nop
 800367c:	2109      	movs	r1, #9
 800367e:	4838      	ldr	r0, [pc, #224]	; (8003760 <main+0x308>)
 8003680:	f014 ff18 	bl	80184b4 <CDC_Transmit_FS>
 8003684:	4603      	mov	r3, r0
 8003686:	2b01      	cmp	r3, #1
 8003688:	d0f8      	beq.n	800367c <main+0x224>


	/// Gyro Init /////////////////////////////////////////////////////////////////////////////////

	// Set gyro io functions and values
	gyro_io.Init = BSP_I2C2_Init;
 800368a:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 800368e:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 8003692:	4a34      	ldr	r2, [pc, #208]	; (8003764 <main+0x30c>)
 8003694:	601a      	str	r2, [r3, #0]
	gyro_io.DeInit = BSP_I2C2_DeInit;
 8003696:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 800369a:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 800369e:	4a32      	ldr	r2, [pc, #200]	; (8003768 <main+0x310>)
 80036a0:	605a      	str	r2, [r3, #4]
	gyro_io.BusType = 0;
 80036a2:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 80036a6:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 80036aa:	2200      	movs	r2, #0
 80036ac:	609a      	str	r2, [r3, #8]
	gyro_io.Address = LSM6DSO_I2C_ADD_L;
 80036ae:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 80036b2:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 80036b6:	22d5      	movs	r2, #213	; 0xd5
 80036b8:	731a      	strb	r2, [r3, #12]
	gyro_io.WriteReg = BSP_I2C2_WriteReg;
 80036ba:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 80036be:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 80036c2:	4a2a      	ldr	r2, [pc, #168]	; (800376c <main+0x314>)
 80036c4:	611a      	str	r2, [r3, #16]
	gyro_io.ReadReg = BSP_I2C2_ReadReg;
 80036c6:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 80036ca:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 80036ce:	4a28      	ldr	r2, [pc, #160]	; (8003770 <main+0x318>)
 80036d0:	615a      	str	r2, [r3, #20]
	gyro_io.GetTick = BSP_GetTick;
 80036d2:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 80036d6:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 80036da:	4a26      	ldr	r2, [pc, #152]	; (8003774 <main+0x31c>)
 80036dc:	619a      	str	r2, [r3, #24]
	gyro_io.Delay = HAL_Delay;
 80036de:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 80036e2:	f6a3 239c 	subw	r3, r3, #2716	; 0xa9c
 80036e6:	4a24      	ldr	r2, [pc, #144]	; (8003778 <main+0x320>)
 80036e8:	61da      	str	r2, [r3, #28]

	// Initialize gyro
	LSM6DSO_RegisterBusIO(&gyro_device, &gyro_io);
 80036ea:	f107 02fc 	add.w	r2, r7, #252	; 0xfc
 80036ee:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 80036f2:	4611      	mov	r1, r2
 80036f4:	4618      	mov	r0, r3
 80036f6:	f001 fcbf 	bl	8005078 <LSM6DSO_RegisterBusIO>
	gyro_result_init = LSM6DSO_Init(&gyro_device);
 80036fa:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 80036fe:	4618      	mov	r0, r3
 8003700:	f001 fd24 	bl	800514c <LSM6DSO_Init>
 8003704:	f8c7 0b88 	str.w	r0, [r7, #2952]	; 0xb88

	// Check and print gyro device status
	if (gyro_result_init == 0) {while (CDC_Transmit_FS ("GYRO OK!\n", 9) == USBD_BUSY);}
 8003708:	f8d7 3b88 	ldr.w	r3, [r7, #2952]	; 0xb88
 800370c:	2b00      	cmp	r3, #0
 800370e:	d137      	bne.n	8003780 <main+0x328>
 8003710:	bf00      	nop
 8003712:	2109      	movs	r1, #9
 8003714:	4819      	ldr	r0, [pc, #100]	; (800377c <main+0x324>)
 8003716:	f014 fecd 	bl	80184b4 <CDC_Transmit_FS>
 800371a:	4603      	mov	r3, r0
 800371c:	2b01      	cmp	r3, #1
 800371e:	d0f8      	beq.n	8003712 <main+0x2ba>
 8003720:	e036      	b.n	8003790 <main+0x338>
 8003722:	bf00      	nop
 8003724:	f3af 8000 	nop.w
 8003728:	3689cac0 	.word	0x3689cac0
 800372c:	00000000 	.word	0x00000000
 8003730:	0801c138 	.word	0x0801c138
 8003734:	00202d20 	.word	0x00202d20
 8003738:	0801c16c 	.word	0x0801c16c
 800373c:	2000075c 	.word	0x2000075c
 8003740:	200007ec 	.word	0x200007ec
 8003744:	48001000 	.word	0x48001000
 8003748:	0801bf44 	.word	0x0801bf44
 800374c:	48000800 	.word	0x48000800
 8003750:	200006ac 	.word	0x200006ac
 8003754:	0801bf4c 	.word	0x0801bf4c
 8003758:	0801bf60 	.word	0x0801bf60
 800375c:	0801bf68 	.word	0x0801bf68
 8003760:	0801bf7c 	.word	0x0801bf7c
 8003764:	08002ad5 	.word	0x08002ad5
 8003768:	08002b51 	.word	0x08002b51
 800376c:	08002ba1 	.word	0x08002ba1
 8003770:	08002c05 	.word	0x08002c05
 8003774:	08002c69 	.word	0x08002c69
 8003778:	08006ab1 	.word	0x08006ab1
 800377c:	0801bf88 	.word	0x0801bf88
	else {while (CDC_Transmit_FS ("GYRO NOT OK!\n", 13) == USBD_BUSY);}
 8003780:	bf00      	nop
 8003782:	210d      	movs	r1, #13
 8003784:	48cc      	ldr	r0, [pc, #816]	; (8003ab8 <main+0x660>)
 8003786:	f014 fe95 	bl	80184b4 <CDC_Transmit_FS>
 800378a:	4603      	mov	r3, r0
 800378c:	2b01      	cmp	r3, #1
 800378e:	d0f8      	beq.n	8003782 <main+0x32a>

	// Enabling translational and angular acceleration measurements
	LSM6DSO_ACC_Enable(&gyro_device);
 8003790:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8003794:	4618      	mov	r0, r3
 8003796:	f001 fd4e 	bl	8005236 <LSM6DSO_ACC_Enable>
	LSM6DSO_GYRO_Enable(&gyro_device);
 800379a:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 800379e:	4618      	mov	r0, r3
 80037a0:	f001 ffbb 	bl	800571a <LSM6DSO_GYRO_Enable>
	LSM6DSO_ACC_SetOutputDataRate(&gyro_device, 104.0f);
 80037a4:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 80037a8:	ed9f 0ac4 	vldr	s0, [pc, #784]	; 8003abc <main+0x664>
 80037ac:	4618      	mov	r0, r3
 80037ae:	f001 fdad 	bl	800530c <LSM6DSO_ACC_SetOutputDataRate>
	LSM6DSO_GYRO_SetOutputDataRate(&gyro_device, 104.0f);
 80037b2:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 80037b6:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 8003abc <main+0x664>
 80037ba:	4618      	mov	r0, r3
 80037bc:	f002 f852 	bl	8005864 <LSM6DSO_GYRO_SetOutputDataRate>
	/// BMP Init /////////////////////////////////////////////////////////////////////////////////
	/* Interface reference is given as a parameter
	 *         For I2C : BMP3_I2C_INTF
	 *         For SPI : BMP3_SPI_INTF
	 */
	bmp_result = bmp3_interface_init(&bmp_device, BMP3_I2C_INTF);
 80037c0:	f507 7310 	add.w	r3, r7, #576	; 0x240
 80037c4:	2101      	movs	r1, #1
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7ff f8da 	bl	8002980 <bmp3_interface_init>
 80037cc:	4603      	mov	r3, r0
 80037ce:	f887 3b87 	strb.w	r3, [r7, #2951]	; 0xb87
	bmp3_check_rslt("bmp3_interface_init", bmp_result);
 80037d2:	f997 3b87 	ldrsb.w	r3, [r7, #2951]	; 0xb87
 80037d6:	4619      	mov	r1, r3
 80037d8:	48b9      	ldr	r0, [pc, #740]	; (8003ac0 <main+0x668>)
 80037da:	f7ff f871 	bl	80028c0 <bmp3_check_rslt>

	bmp_result = bmp3_init(&bmp_device);
 80037de:	f507 7310 	add.w	r3, r7, #576	; 0x240
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7fd fbca 	bl	8000f7c <bmp3_init>
 80037e8:	4603      	mov	r3, r0
 80037ea:	f887 3b87 	strb.w	r3, [r7, #2951]	; 0xb87
	bmp3_check_rslt("bmp3_init", bmp_result);
 80037ee:	f997 3b87 	ldrsb.w	r3, [r7, #2951]	; 0xb87
 80037f2:	4619      	mov	r1, r3
 80037f4:	48b3      	ldr	r0, [pc, #716]	; (8003ac4 <main+0x66c>)
 80037f6:	f7ff f863 	bl	80028c0 <bmp3_check_rslt>


	bmp_settings.int_settings.drdy_en = BMP3_DISABLE;
 80037fa:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 80037fe:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 8003802:	2200      	movs	r2, #0
 8003804:	729a      	strb	r2, [r3, #10]
	bmp_settings.int_settings.latch = BMP3_ENABLE;
 8003806:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 800380a:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 800380e:	2201      	movs	r2, #1
 8003810:	725a      	strb	r2, [r3, #9]
	bmp_settings.press_en = BMP3_ENABLE;
 8003812:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8003816:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 800381a:	2201      	movs	r2, #1
 800381c:	705a      	strb	r2, [r3, #1]
	bmp_settings.temp_en = BMP3_ENABLE;
 800381e:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8003822:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 8003826:	2201      	movs	r2, #1
 8003828:	709a      	strb	r2, [r3, #2]

	bmp_settings.odr_filter.press_os = BMP3_OVERSAMPLING_4X;
 800382a:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 800382e:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 8003832:	2202      	movs	r2, #2
 8003834:	70da      	strb	r2, [r3, #3]
	bmp_settings.odr_filter.temp_os = BMP3_NO_OVERSAMPLING;
 8003836:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 800383a:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 800383e:	2200      	movs	r2, #0
 8003840:	711a      	strb	r2, [r3, #4]
	bmp_settings.odr_filter.odr = BMP3_ODR_100_HZ;
 8003842:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8003846:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 800384a:	2201      	movs	r2, #1
 800384c:	719a      	strb	r2, [r3, #6]

	bmp_settings_select = BMP3_SEL_PRESS_EN | BMP3_SEL_TEMP_EN | BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS | BMP3_SEL_ODR | BMP3_SEL_DRDY_EN;
 800384e:	23be      	movs	r3, #190	; 0xbe
 8003850:	f8a7 3b84 	strh.w	r3, [r7, #2948]	; 0xb84

	bmp_result = bmp3_set_sensor_settings(bmp_settings_select, &bmp_settings, &bmp_device);
 8003854:	f8b7 3b84 	ldrh.w	r3, [r7, #2948]	; 0xb84
 8003858:	f507 7210 	add.w	r2, r7, #576	; 0x240
 800385c:	f507 7108 	add.w	r1, r7, #544	; 0x220
 8003860:	4618      	mov	r0, r3
 8003862:	f7fd fcf3 	bl	800124c <bmp3_set_sensor_settings>
 8003866:	4603      	mov	r3, r0
 8003868:	f887 3b87 	strb.w	r3, [r7, #2951]	; 0xb87
	bmp3_check_rslt("bmp3_set_sensor_settings", bmp_result);
 800386c:	f997 3b87 	ldrsb.w	r3, [r7, #2951]	; 0xb87
 8003870:	4619      	mov	r1, r3
 8003872:	4895      	ldr	r0, [pc, #596]	; (8003ac8 <main+0x670>)
 8003874:	f7ff f824 	bl	80028c0 <bmp3_check_rslt>

	if (bmp_result == BMP3_OK) {
 8003878:	f997 3b87 	ldrsb.w	r3, [r7, #2951]	; 0xb87
 800387c:	2b00      	cmp	r3, #0
 800387e:	d107      	bne.n	8003890 <main+0x438>
		while (CDC_Transmit_FS ("BMP OK!\n", 8) == USBD_BUSY);
 8003880:	bf00      	nop
 8003882:	2108      	movs	r1, #8
 8003884:	4891      	ldr	r0, [pc, #580]	; (8003acc <main+0x674>)
 8003886:	f014 fe15 	bl	80184b4 <CDC_Transmit_FS>
 800388a:	4603      	mov	r3, r0
 800388c:	2b01      	cmp	r3, #1
 800388e:	d0f8      	beq.n	8003882 <main+0x42a>


	/// GPS Init /////////////////////////////////////////////////////////////////////////////////

	// Setting the buffer for UART2 data reading
	gps_rxBuffer = gps_rxBuffer1;
 8003890:	4b8f      	ldr	r3, [pc, #572]	; (8003ad0 <main+0x678>)
 8003892:	4a90      	ldr	r2, [pc, #576]	; (8003ad4 <main+0x67c>)
 8003894:	601a      	str	r2, [r3, #0]
	ATOMIC_SET_BIT(huart2.Instance->CR1, USART_CR1_UE);
 8003896:	4b90      	ldr	r3, [pc, #576]	; (8003ad8 <main+0x680>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f8c7 3b58 	str.w	r3, [r7, #2904]	; 0xb58
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800389e:	f8d7 3b58 	ldr.w	r3, [r7, #2904]	; 0xb58
 80038a2:	e853 3f00 	ldrex	r3, [r3]
 80038a6:	f8c7 3b54 	str.w	r3, [r7, #2900]	; 0xb54
   return(result);
 80038aa:	f8d7 3b54 	ldr.w	r3, [r7, #2900]	; 0xb54
 80038ae:	f043 0301 	orr.w	r3, r3, #1
 80038b2:	f8c7 3b80 	str.w	r3, [r7, #2944]	; 0xb80
 80038b6:	4b88      	ldr	r3, [pc, #544]	; (8003ad8 <main+0x680>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	461a      	mov	r2, r3
 80038bc:	f8d7 3b80 	ldr.w	r3, [r7, #2944]	; 0xb80
 80038c0:	f8c7 3b64 	str.w	r3, [r7, #2916]	; 0xb64
 80038c4:	f8c7 2b60 	str.w	r2, [r7, #2912]	; 0xb60
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038c8:	f8d7 1b60 	ldr.w	r1, [r7, #2912]	; 0xb60
 80038cc:	f8d7 2b64 	ldr.w	r2, [r7, #2916]	; 0xb64
 80038d0:	e841 2300 	strex	r3, r2, [r1]
 80038d4:	f8c7 3b5c 	str.w	r3, [r7, #2908]	; 0xb5c
   return(result);
 80038d8:	f8d7 3b5c 	ldr.w	r3, [r7, #2908]	; 0xb5c
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d1da      	bne.n	8003896 <main+0x43e>
	ATOMIC_SET_BIT(huart2.Instance->CR1, USART_CR1_RE);
 80038e0:	4b7d      	ldr	r3, [pc, #500]	; (8003ad8 <main+0x680>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f8c7 3b44 	str.w	r3, [r7, #2884]	; 0xb44
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e8:	f8d7 3b44 	ldr.w	r3, [r7, #2884]	; 0xb44
 80038ec:	e853 3f00 	ldrex	r3, [r3]
 80038f0:	f8c7 3b40 	str.w	r3, [r7, #2880]	; 0xb40
   return(result);
 80038f4:	f8d7 3b40 	ldr.w	r3, [r7, #2880]	; 0xb40
 80038f8:	f043 0304 	orr.w	r3, r3, #4
 80038fc:	f8c7 3b7c 	str.w	r3, [r7, #2940]	; 0xb7c
 8003900:	4b75      	ldr	r3, [pc, #468]	; (8003ad8 <main+0x680>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	461a      	mov	r2, r3
 8003906:	f8d7 3b7c 	ldr.w	r3, [r7, #2940]	; 0xb7c
 800390a:	f8c7 3b50 	str.w	r3, [r7, #2896]	; 0xb50
 800390e:	f8c7 2b4c 	str.w	r2, [r7, #2892]	; 0xb4c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003912:	f8d7 1b4c 	ldr.w	r1, [r7, #2892]	; 0xb4c
 8003916:	f8d7 2b50 	ldr.w	r2, [r7, #2896]	; 0xb50
 800391a:	e841 2300 	strex	r3, r2, [r1]
 800391e:	f8c7 3b48 	str.w	r3, [r7, #2888]	; 0xb48
   return(result);
 8003922:	f8d7 3b48 	ldr.w	r3, [r7, #2888]	; 0xb48
 8003926:	2b00      	cmp	r3, #0
 8003928:	d1da      	bne.n	80038e0 <main+0x488>
	ATOMIC_SET_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800392a:	4b6b      	ldr	r3, [pc, #428]	; (8003ad8 <main+0x680>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f8c7 3b30 	str.w	r3, [r7, #2864]	; 0xb30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003932:	f8d7 3b30 	ldr.w	r3, [r7, #2864]	; 0xb30
 8003936:	e853 3f00 	ldrex	r3, [r3]
 800393a:	f8c7 3b2c 	str.w	r3, [r7, #2860]	; 0xb2c
   return(result);
 800393e:	f8d7 3b2c 	ldr.w	r3, [r7, #2860]	; 0xb2c
 8003942:	f043 0320 	orr.w	r3, r3, #32
 8003946:	f8c7 3b78 	str.w	r3, [r7, #2936]	; 0xb78
 800394a:	4b63      	ldr	r3, [pc, #396]	; (8003ad8 <main+0x680>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	461a      	mov	r2, r3
 8003950:	f8d7 3b78 	ldr.w	r3, [r7, #2936]	; 0xb78
 8003954:	f8c7 3b3c 	str.w	r3, [r7, #2876]	; 0xb3c
 8003958:	f8c7 2b38 	str.w	r2, [r7, #2872]	; 0xb38
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800395c:	f8d7 1b38 	ldr.w	r1, [r7, #2872]	; 0xb38
 8003960:	f8d7 2b3c 	ldr.w	r2, [r7, #2876]	; 0xb3c
 8003964:	e841 2300 	strex	r3, r2, [r1]
 8003968:	f8c7 3b34 	str.w	r3, [r7, #2868]	; 0xb34
   return(result);
 800396c:	f8d7 3b34 	ldr.w	r3, [r7, #2868]	; 0xb34
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1da      	bne.n	800392a <main+0x4d2>

	/// SD Init /////////////////////////////////////////////////////////////////////////////////

	// Initialize SD card
	// If not FR_OK, mounting failed, else it was successful
	if(f_mount(&SDFatFS, (TCHAR const*)SDPath, 0) != FR_OK)
 8003974:	2200      	movs	r2, #0
 8003976:	4959      	ldr	r1, [pc, #356]	; (8003adc <main+0x684>)
 8003978:	4859      	ldr	r0, [pc, #356]	; (8003ae0 <main+0x688>)
 800397a:	f013 fae5 	bl	8016f48 <f_mount>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d008      	beq.n	8003996 <main+0x53e>
	{
		while (CDC_Transmit_FS ("Mount failed!\n", 14) == USBD_BUSY);
 8003984:	bf00      	nop
 8003986:	210e      	movs	r1, #14
 8003988:	4856      	ldr	r0, [pc, #344]	; (8003ae4 <main+0x68c>)
 800398a:	f014 fd93 	bl	80184b4 <CDC_Transmit_FS>
 800398e:	4603      	mov	r3, r0
 8003990:	2b01      	cmp	r3, #1
 8003992:	d0f8      	beq.n	8003986 <main+0x52e>
 8003994:	e058      	b.n	8003a48 <main+0x5f0>
	}
	// here f_mount == FR_OK -> mounting was a success
	else
	{
		// f_mkfs
		if(f_mkfs((TCHAR const*)SDPath, FM_ANY, 0, sd_read_buffer, sizeof(sd_read_buffer)) != FR_OK)
 8003996:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 800399a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800399e:	9200      	str	r2, [sp, #0]
 80039a0:	2200      	movs	r2, #0
 80039a2:	2107      	movs	r1, #7
 80039a4:	484d      	ldr	r0, [pc, #308]	; (8003adc <main+0x684>)
 80039a6:	f014 f82f 	bl	8017a08 <f_mkfs>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00b      	beq.n	80039c8 <main+0x570>
		{
			while (CDC_Transmit_FS ("MKFS failed!\n", 13) == USBD_BUSY);
 80039b0:	bf00      	nop
 80039b2:	210d      	movs	r1, #13
 80039b4:	484c      	ldr	r0, [pc, #304]	; (8003ae8 <main+0x690>)
 80039b6:	f014 fd7d 	bl	80184b4 <CDC_Transmit_FS>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d0f8      	beq.n	80039b2 <main+0x55a>
			hsd1.Init.ClockDiv = 0;
 80039c0:	4b4a      	ldr	r3, [pc, #296]	; (8003aec <main+0x694>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	615a      	str	r2, [r3, #20]
 80039c6:	e03f      	b.n	8003a48 <main+0x5f0>
		}
		else
		{
			hsd1.Init.ClockDiv = 0;
 80039c8:	4b48      	ldr	r3, [pc, #288]	; (8003aec <main+0x694>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	615a      	str	r2, [r3, #20]
			// Open file for writing (Create)
			if(f_open(&SDFile, "STM32.TXT", FA_CREATE_ALWAYS | FA_WRITE) != FR_OK)
 80039ce:	220a      	movs	r2, #10
 80039d0:	4947      	ldr	r1, [pc, #284]	; (8003af0 <main+0x698>)
 80039d2:	4848      	ldr	r0, [pc, #288]	; (8003af4 <main+0x69c>)
 80039d4:	f013 fafe 	bl	8016fd4 <f_open>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d008      	beq.n	80039f0 <main+0x598>
			{
				while (CDC_Transmit_FS ("Open file failed!\n", 18) == USBD_BUSY);
 80039de:	bf00      	nop
 80039e0:	2112      	movs	r1, #18
 80039e2:	4845      	ldr	r0, [pc, #276]	; (8003af8 <main+0x6a0>)
 80039e4:	f014 fd66 	bl	80184b4 <CDC_Transmit_FS>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d0f8      	beq.n	80039e0 <main+0x588>
 80039ee:	e02b      	b.n	8003a48 <main+0x5f0>
			}
			else
			{

				// Write to the text file
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 80039f0:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7fc fc03 	bl	8000200 <strlen>
 80039fa:	4602      	mov	r2, r0
 80039fc:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 8003a00:	f507 612f 	add.w	r1, r7, #2800	; 0xaf0
 8003a04:	483b      	ldr	r0, [pc, #236]	; (8003af4 <main+0x69c>)
 8003a06:	f013 fde2 	bl	80175ce <f_write>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
				f_read(&SDFile, &sd_read_buffer, 100, &sd_err_bytesread);
 8003a10:	f607 3324 	addw	r3, r7, #2852	; 0xb24
 8003a14:	f507 713c 	add.w	r1, r7, #752	; 0x2f0
 8003a18:	2264      	movs	r2, #100	; 0x64
 8003a1a:	4836      	ldr	r0, [pc, #216]	; (8003af4 <main+0x69c>)
 8003a1c:	f013 fc98 	bl	8017350 <f_read>

				//while( CDC_Transmit_FS(sd_read_buffer,  sizeof(sd_read_buffer))  == USBD_BUSY);
				if((sd_err_byteswritten == 0) || (sd_result_write != FR_OK))
 8003a20:	f8d7 3b28 	ldr.w	r3, [r7, #2856]	; 0xb28
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d003      	beq.n	8003a30 <main+0x5d8>
 8003a28:	f897 3b77 	ldrb.w	r3, [r7, #2935]	; 0xb77
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d008      	beq.n	8003a42 <main+0x5ea>
				{
					while (CDC_Transmit_FS ("Read/Write failed!\n", 19) == USBD_BUSY);
 8003a30:	bf00      	nop
 8003a32:	2113      	movs	r1, #19
 8003a34:	4831      	ldr	r0, [pc, #196]	; (8003afc <main+0x6a4>)
 8003a36:	f014 fd3d 	bl	80184b4 <CDC_Transmit_FS>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d0f8      	beq.n	8003a32 <main+0x5da>
				if((sd_err_byteswritten == 0) || (sd_result_write != FR_OK))
 8003a40:	e002      	b.n	8003a48 <main+0x5f0>
				}
				else
				{
					f_close(&SDFile);
 8003a42:	482c      	ldr	r0, [pc, #176]	; (8003af4 <main+0x69c>)
 8003a44:	f013 ffb6 	bl	80179b4 <f_close>
				}

			}
		}
	}
	f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
 8003a48:	2200      	movs	r2, #0
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	4824      	ldr	r0, [pc, #144]	; (8003ae0 <main+0x688>)
 8003a4e:	f013 fa7b 	bl	8016f48 <f_mount>


	/// System timers Init /////////////////////////////////////////////////////////////////////////////////

	// Start timers
	HAL_TIM_Base_Start_IT(&htim17);
 8003a52:	482b      	ldr	r0, [pc, #172]	; (8003b00 <main+0x6a8>)
 8003a54:	f00b fd38 	bl	800f4c8 <HAL_TIM_Base_Start_IT>
	tick = 0;
 8003a58:	4b2a      	ldr	r3, [pc, #168]	; (8003b04 <main+0x6ac>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	701a      	strb	r2, [r3, #0]
	tickGPS = 0;
 8003a5e:	4b2a      	ldr	r3, [pc, #168]	; (8003b08 <main+0x6b0>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	701a      	strb	r2, [r3, #0]


	/// I2C scanning /////////////////////////////////////////////////////////////////////////////////

	//-[ I2C Bus Scanning ]-
	uint8_t i = 0, ret;
 8003a64:	2300      	movs	r3, #0
 8003a66:	f887 3b8e 	strb.w	r3, [r7, #2958]	; 0xb8e
	for(i = 1; i < 128; i++)
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	f887 3b8e 	strb.w	r3, [r7, #2958]	; 0xb8e
 8003a70:	e070      	b.n	8003b54 <main+0x6fc>
	{
		ret = HAL_I2C_IsDeviceReady(&hi2c2, (uint16_t)(i<<1), 3, 5);
 8003a72:	f897 3b8e 	ldrb.w	r3, [r7, #2958]	; 0xb8e
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	005b      	lsls	r3, r3, #1
 8003a7a:	b299      	uxth	r1, r3
 8003a7c:	2305      	movs	r3, #5
 8003a7e:	2203      	movs	r2, #3
 8003a80:	4822      	ldr	r0, [pc, #136]	; (8003b0c <main+0x6b4>)
 8003a82:	f004 fc1d 	bl	80082c0 <HAL_I2C_IsDeviceReady>
 8003a86:	4603      	mov	r3, r0
 8003a88:	f887 3b6b 	strb.w	r3, [r7, #2923]	; 0xb6b
		if (ret != HAL_OK) // No ACK Received At That Address
 8003a8c:	f897 3b6b 	ldrb.w	r3, [r7, #2923]	; 0xb6b
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d03d      	beq.n	8003b10 <main+0x6b8>
		{
			while (CDC_Transmit_FS (i2c2check_space, strlen(i2c2check_space)) == USBD_BUSY);
 8003a94:	bf00      	nop
 8003a96:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7fc fbb0 	bl	8000200 <strlen>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	b29a      	uxth	r2, r3
 8003aa4:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8003aa8:	4611      	mov	r1, r2
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f014 fd02 	bl	80184b4 <CDC_Transmit_FS>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d0ef      	beq.n	8003a96 <main+0x63e>
 8003ab6:	e048      	b.n	8003b4a <main+0x6f2>
 8003ab8:	0801bf94 	.word	0x0801bf94
 8003abc:	42d00000 	.word	0x42d00000
 8003ac0:	0801bfa4 	.word	0x0801bfa4
 8003ac4:	0801bfb8 	.word	0x0801bfb8
 8003ac8:	0801bfc4 	.word	0x0801bfc4
 8003acc:	0801bfe0 	.word	0x0801bfe0
 8003ad0:	20000f7c 	.word	0x20000f7c
 8003ad4:	2000093c 	.word	0x2000093c
 8003ad8:	200007ec 	.word	0x200007ec
 8003adc:	20000f94 	.word	0x20000f94
 8003ae0:	20000f98 	.word	0x20000f98
 8003ae4:	0801bfec 	.word	0x0801bfec
 8003ae8:	0801bffc 	.word	0x0801bffc
 8003aec:	2000062c 	.word	0x2000062c
 8003af0:	0801c00c 	.word	0x0801c00c
 8003af4:	200011c8 	.word	0x200011c8
 8003af8:	0801c018 	.word	0x0801c018
 8003afc:	0801c02c 	.word	0x0801c02c
 8003b00:	20000710 	.word	0x20000710
 8003b04:	20000f88 	.word	0x20000f88
 8003b08:	20000f89 	.word	0x20000f89
 8003b0c:	20000580 	.word	0x20000580
		}
		else if(ret == HAL_OK)
 8003b10:	f897 3b6b 	ldrb.w	r3, [r7, #2923]	; 0xb6b
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d118      	bne.n	8003b4a <main+0x6f2>
		{
			sprintf(i2c2check_active_address, "0x%X", i);
 8003b18:	f897 2b8e 	ldrb.w	r2, [r7, #2958]	; 0xb8e
 8003b1c:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8003b20:	497c      	ldr	r1, [pc, #496]	; (8003d14 <main+0x8bc>)
 8003b22:	4618      	mov	r0, r3
 8003b24:	f015 ffa6 	bl	8019a74 <siprintf>
			while (CDC_Transmit_FS (i2c2check_active_address, strlen(i2c2check_active_address)) == USBD_BUSY);
 8003b28:	bf00      	nop
 8003b2a:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f7fc fb66 	bl	8000200 <strlen>
 8003b34:	4603      	mov	r3, r0
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8003b3c:	4611      	mov	r1, r2
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f014 fcb8 	bl	80184b4 <CDC_Transmit_FS>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d0ef      	beq.n	8003b2a <main+0x6d2>
	for(i = 1; i < 128; i++)
 8003b4a:	f897 3b8e 	ldrb.w	r3, [r7, #2958]	; 0xb8e
 8003b4e:	3301      	adds	r3, #1
 8003b50:	f887 3b8e 	strb.w	r3, [r7, #2958]	; 0xb8e
 8003b54:	f997 3b8e 	ldrsb.w	r3, [r7, #2958]	; 0xb8e
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	da8a      	bge.n	8003a72 <main+0x61a>
	/* USER CODE BEGIN WHILE */

	/// Pre-main program /////////////////////////////////////////////////////////////////////////////////
	/// Pre-main program /////////////////////////////////////////////////////////////////////////////////
	/// Pre-main program /////////////////////////////////////////////////////////////////////////////////
	HAL_GPIO_TogglePin (LED0_GPIO_Port, LED0_Pin);
 8003b5c:	2108      	movs	r1, #8
 8003b5e:	486e      	ldr	r0, [pc, #440]	; (8003d18 <main+0x8c0>)
 8003b60:	f003 febe 	bl	80078e0 <HAL_GPIO_TogglePin>
	while (1) {

		while (usb_Rx_ready == 0);
 8003b64:	bf00      	nop
 8003b66:	4b6d      	ldr	r3, [pc, #436]	; (8003d1c <main+0x8c4>)
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d0fa      	beq.n	8003b66 <main+0x70e>
		usb_Rx_ready = 0;
 8003b70:	4b6a      	ldr	r3, [pc, #424]	; (8003d1c <main+0x8c4>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	701a      	strb	r2, [r3, #0]


		if (usb_Rx_buffer[0] == USB_MIRA) {
 8003b76:	4b6a      	ldr	r3, [pc, #424]	; (8003d20 <main+0x8c8>)
 8003b78:	781a      	ldrb	r2, [r3, #0]
 8003b7a:	4b6a      	ldr	r3, [pc, #424]	; (8003d24 <main+0x8cc>)
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d105      	bne.n	8003b8e <main+0x736>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003b82:	4b67      	ldr	r3, [pc, #412]	; (8003d20 <main+0x8c8>)
 8003b84:	785a      	ldrb	r2, [r3, #1]
 8003b86:	4b68      	ldr	r3, [pc, #416]	; (8003d28 <main+0x8d0>)
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	e7ea      	b.n	8003b64 <main+0x70c>
			else if (usb_Rx_buffer[1] == USB_TESTOUTPUT) {

			}

		}
		else if (usb_Rx_buffer[0] == USB_LORA) {
 8003b8e:	4b64      	ldr	r3, [pc, #400]	; (8003d20 <main+0x8c8>)
 8003b90:	781a      	ldrb	r2, [r3, #0]
 8003b92:	4b66      	ldr	r3, [pc, #408]	; (8003d2c <main+0x8d4>)
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d12b      	bne.n	8003bf2 <main+0x79a>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003b9a:	4b61      	ldr	r3, [pc, #388]	; (8003d20 <main+0x8c8>)
 8003b9c:	785a      	ldrb	r2, [r3, #1]
 8003b9e:	4b62      	ldr	r3, [pc, #392]	; (8003d28 <main+0x8d0>)
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d0de      	beq.n	8003b64 <main+0x70c>

			}
			else if (usb_Rx_buffer[1] == USB_TESTOUTPUT) {
 8003ba6:	4b5e      	ldr	r3, [pc, #376]	; (8003d20 <main+0x8c8>)
 8003ba8:	785a      	ldrb	r2, [r3, #1]
 8003baa:	4b61      	ldr	r3, [pc, #388]	; (8003d30 <main+0x8d8>)
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d1d8      	bne.n	8003b64 <main+0x70c>
				lora_res = lora_send_packet(&lora, &lora_test_packet, sizeof(lora_test_packet));
 8003bb2:	1d39      	adds	r1, r7, #4
 8003bb4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003bb8:	220a      	movs	r2, #10
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7ff fbcd 	bl	800335a <lora_send_packet>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	f887 3b8f 	strb.w	r3, [r7, #2959]	; 0xb8f
				if (lora_res != LORA_OK) {
 8003bc6:	f897 3b8f 	ldrb.w	r3, [r7, #2959]	; 0xb8f
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d008      	beq.n	8003be0 <main+0x788>
					while (CDC_Transmit_FS ("\nERROR!\n", sizeof("\nERROR!\n")) == USBD_BUSY);
 8003bce:	bf00      	nop
 8003bd0:	2109      	movs	r1, #9
 8003bd2:	4858      	ldr	r0, [pc, #352]	; (8003d34 <main+0x8dc>)
 8003bd4:	f014 fc6e 	bl	80184b4 <CDC_Transmit_FS>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d0f8      	beq.n	8003bd0 <main+0x778>
 8003bde:	e7c1      	b.n	8003b64 <main+0x70c>
				}
				else {
					while (CDC_Transmit_FS ("\nLora packet sent!\n", sizeof("\nLora packet sent!\n")) == USBD_BUSY);
 8003be0:	bf00      	nop
 8003be2:	2114      	movs	r1, #20
 8003be4:	4854      	ldr	r0, [pc, #336]	; (8003d38 <main+0x8e0>)
 8003be6:	f014 fc65 	bl	80184b4 <CDC_Transmit_FS>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d0f8      	beq.n	8003be2 <main+0x78a>
 8003bf0:	e7b8      	b.n	8003b64 <main+0x70c>

			}

		}

		else if (usb_Rx_buffer[0] == USB_GYRO) {
 8003bf2:	4b4b      	ldr	r3, [pc, #300]	; (8003d20 <main+0x8c8>)
 8003bf4:	781a      	ldrb	r2, [r3, #0]
 8003bf6:	4b51      	ldr	r3, [pc, #324]	; (8003d3c <main+0x8e4>)
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d105      	bne.n	8003c0a <main+0x7b2>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003bfe:	4b48      	ldr	r3, [pc, #288]	; (8003d20 <main+0x8c8>)
 8003c00:	785a      	ldrb	r2, [r3, #1]
 8003c02:	4b49      	ldr	r3, [pc, #292]	; (8003d28 <main+0x8d0>)
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	e7ac      	b.n	8003b64 <main+0x70c>

			}

		}

		else if (usb_Rx_buffer[0] == USB_BMP) {
 8003c0a:	4b45      	ldr	r3, [pc, #276]	; (8003d20 <main+0x8c8>)
 8003c0c:	781a      	ldrb	r2, [r3, #0]
 8003c0e:	4b4c      	ldr	r3, [pc, #304]	; (8003d40 <main+0x8e8>)
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d105      	bne.n	8003c22 <main+0x7ca>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003c16:	4b42      	ldr	r3, [pc, #264]	; (8003d20 <main+0x8c8>)
 8003c18:	785a      	ldrb	r2, [r3, #1]
 8003c1a:	4b43      	ldr	r3, [pc, #268]	; (8003d28 <main+0x8d0>)
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	e7a0      	b.n	8003b64 <main+0x70c>

			}

		}

		else if (usb_Rx_buffer[0] == USB_GPS) {
 8003c22:	4b3f      	ldr	r3, [pc, #252]	; (8003d20 <main+0x8c8>)
 8003c24:	781a      	ldrb	r2, [r3, #0]
 8003c26:	4b47      	ldr	r3, [pc, #284]	; (8003d44 <main+0x8ec>)
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d105      	bne.n	8003c3a <main+0x7e2>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003c2e:	4b3c      	ldr	r3, [pc, #240]	; (8003d20 <main+0x8c8>)
 8003c30:	785a      	ldrb	r2, [r3, #1]
 8003c32:	4b3d      	ldr	r3, [pc, #244]	; (8003d28 <main+0x8d0>)
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	e794      	b.n	8003b64 <main+0x70c>

			}

		}

		else if (usb_Rx_buffer[0] == USB_SD) {
 8003c3a:	4b39      	ldr	r3, [pc, #228]	; (8003d20 <main+0x8c8>)
 8003c3c:	781a      	ldrb	r2, [r3, #0]
 8003c3e:	4b42      	ldr	r3, [pc, #264]	; (8003d48 <main+0x8f0>)
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d105      	bne.n	8003c52 <main+0x7fa>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003c46:	4b36      	ldr	r3, [pc, #216]	; (8003d20 <main+0x8c8>)
 8003c48:	785a      	ldrb	r2, [r3, #1]
 8003c4a:	4b37      	ldr	r3, [pc, #220]	; (8003d28 <main+0x8d0>)
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	e788      	b.n	8003b64 <main+0x70c>

			}

		}

		else if (usb_Rx_buffer[0] == USB_TIMERS) {
 8003c52:	4b33      	ldr	r3, [pc, #204]	; (8003d20 <main+0x8c8>)
 8003c54:	781a      	ldrb	r2, [r3, #0]
 8003c56:	4b3d      	ldr	r3, [pc, #244]	; (8003d4c <main+0x8f4>)
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d13b      	bne.n	8003cd6 <main+0x87e>
			if (usb_Rx_buffer[1] == USB_CHECKSTATUS) {
 8003c5e:	4b30      	ldr	r3, [pc, #192]	; (8003d20 <main+0x8c8>)
 8003c60:	785a      	ldrb	r2, [r3, #1]
 8003c62:	4b31      	ldr	r3, [pc, #196]	; (8003d28 <main+0x8d0>)
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	f43f af7c 	beq.w	8003b64 <main+0x70c>

			}
			else if (usb_Rx_buffer[1] == USB_TESTOUTPUT) {
 8003c6c:	4b2c      	ldr	r3, [pc, #176]	; (8003d20 <main+0x8c8>)
 8003c6e:	785a      	ldrb	r2, [r3, #1]
 8003c70:	4b2f      	ldr	r3, [pc, #188]	; (8003d30 <main+0x8d8>)
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	f47f af75 	bne.w	8003b64 <main+0x70c>
				if (tick == 0) {
 8003c7a:	4b35      	ldr	r3, [pc, #212]	; (8003d50 <main+0x8f8>)
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d110      	bne.n	8003ca6 <main+0x84e>
					tick = 10;
 8003c84:	4b32      	ldr	r3, [pc, #200]	; (8003d50 <main+0x8f8>)
 8003c86:	220a      	movs	r2, #10
 8003c88:	701a      	strb	r2, [r3, #0]
					while (tick != 0);
 8003c8a:	bf00      	nop
 8003c8c:	4b30      	ldr	r3, [pc, #192]	; (8003d50 <main+0x8f8>)
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1fa      	bne.n	8003c8c <main+0x834>
					while (CDC_Transmit_FS ("\nTick works!\n", 13) == USBD_BUSY);
 8003c96:	bf00      	nop
 8003c98:	210d      	movs	r1, #13
 8003c9a:	482e      	ldr	r0, [pc, #184]	; (8003d54 <main+0x8fc>)
 8003c9c:	f014 fc0a 	bl	80184b4 <CDC_Transmit_FS>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d0f8      	beq.n	8003c98 <main+0x840>
				}

				if (tickGPS == 0) {
 8003ca6:	4b2c      	ldr	r3, [pc, #176]	; (8003d58 <main+0x900>)
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f47f af59 	bne.w	8003b64 <main+0x70c>
					tickGPS = 10;
 8003cb2:	4b29      	ldr	r3, [pc, #164]	; (8003d58 <main+0x900>)
 8003cb4:	220a      	movs	r2, #10
 8003cb6:	701a      	strb	r2, [r3, #0]
					while (tickGPS != 0);
 8003cb8:	bf00      	nop
 8003cba:	4b27      	ldr	r3, [pc, #156]	; (8003d58 <main+0x900>)
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d1fa      	bne.n	8003cba <main+0x862>
					while (CDC_Transmit_FS ("\nGPStick works!\n", 16) == USBD_BUSY);
 8003cc4:	bf00      	nop
 8003cc6:	2110      	movs	r1, #16
 8003cc8:	4824      	ldr	r0, [pc, #144]	; (8003d5c <main+0x904>)
 8003cca:	f014 fbf3 	bl	80184b4 <CDC_Transmit_FS>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d0f8      	beq.n	8003cc6 <main+0x86e>
 8003cd4:	e746      	b.n	8003b64 <main+0x70c>
				}
			}

		}

		else if (usb_Rx_buffer[1] == USB_FLIGHTMODE) {
 8003cd6:	4b12      	ldr	r3, [pc, #72]	; (8003d20 <main+0x8c8>)
 8003cd8:	785a      	ldrb	r2, [r3, #1]
 8003cda:	4b21      	ldr	r3, [pc, #132]	; (8003d60 <main+0x908>)
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d108      	bne.n	8003cf4 <main+0x89c>
			while (CDC_Transmit_FS ("OK", 2) == USBD_BUSY);
 8003ce2:	bf00      	nop
 8003ce4:	2102      	movs	r1, #2
 8003ce6:	481f      	ldr	r0, [pc, #124]	; (8003d64 <main+0x90c>)
 8003ce8:	f014 fbe4 	bl	80184b4 <CDC_Transmit_FS>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d0f8      	beq.n	8003ce4 <main+0x88c>
			break;
 8003cf2:	e03d      	b.n	8003d70 <main+0x918>
		}

		else if (usb_Rx_buffer[1] == USB_PING) {
 8003cf4:	4b0a      	ldr	r3, [pc, #40]	; (8003d20 <main+0x8c8>)
 8003cf6:	785a      	ldrb	r2, [r3, #1]
 8003cf8:	4b1b      	ldr	r3, [pc, #108]	; (8003d68 <main+0x910>)
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	f47f af31 	bne.w	8003b64 <main+0x70c>

			while (CDC_Transmit_FS ("PONG", 4) == USBD_BUSY);
 8003d02:	bf00      	nop
 8003d04:	2104      	movs	r1, #4
 8003d06:	4819      	ldr	r0, [pc, #100]	; (8003d6c <main+0x914>)
 8003d08:	f014 fbd4 	bl	80184b4 <CDC_Transmit_FS>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d0f8      	beq.n	8003d04 <main+0x8ac>
		while (usb_Rx_ready == 0);
 8003d12:	e727      	b.n	8003b64 <main+0x70c>
 8003d14:	0801c040 	.word	0x0801c040
 8003d18:	48000c00 	.word	0x48000c00
 8003d1c:	20001702 	.word	0x20001702
 8003d20:	20001700 	.word	0x20001700
 8003d24:	20000000 	.word	0x20000000
 8003d28:	20000001 	.word	0x20000001
 8003d2c:	20000003 	.word	0x20000003
 8003d30:	20000002 	.word	0x20000002
 8003d34:	0801c048 	.word	0x0801c048
 8003d38:	0801c054 	.word	0x0801c054
 8003d3c:	20000004 	.word	0x20000004
 8003d40:	20000005 	.word	0x20000005
 8003d44:	20000006 	.word	0x20000006
 8003d48:	20000007 	.word	0x20000007
 8003d4c:	20000008 	.word	0x20000008
 8003d50:	20000f88 	.word	0x20000f88
 8003d54:	0801c068 	.word	0x0801c068
 8003d58:	20000f89 	.word	0x20000f89
 8003d5c:	0801c078 	.word	0x0801c078
 8003d60:	20000009 	.word	0x20000009
 8003d64:	0801c08c 	.word	0x0801c08c
 8003d68:	2000000a 	.word	0x2000000a
 8003d6c:	0801c090 	.word	0x0801c090
			//break;
		}

	}
	HAL_GPIO_TogglePin (LED0_GPIO_Port, LED0_Pin);
 8003d70:	2108      	movs	r1, #8
 8003d72:	48d1      	ldr	r0, [pc, #836]	; (80040b8 <main+0xc60>)
 8003d74:	f003 fdb4 	bl	80078e0 <HAL_GPIO_TogglePin>
	// Reset timers before main program
	tick = 0;
 8003d78:	4bd0      	ldr	r3, [pc, #832]	; (80040bc <main+0xc64>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	701a      	strb	r2, [r3, #0]
	tickGPS = 0;
 8003d7e:	4bd0      	ldr	r3, [pc, #832]	; (80040c0 <main+0xc68>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_TogglePin (LED3_GPIO_Port, LED3_Pin);
 8003d84:	2140      	movs	r1, #64	; 0x40
 8003d86:	48cc      	ldr	r0, [pc, #816]	; (80040b8 <main+0xc60>)
 8003d88:	f003 fdaa 	bl	80078e0 <HAL_GPIO_TogglePin>
	/// Main program /////////////////////////////////////////////////////////////////////////////////
	while (1)
	{
		/// BMP and Gyro /////////////////////////////////////////////////////////////////////////////////
		// Read temperature, pressure and gyro data every second
		if (tick == 0)
 8003d8c:	4bcb      	ldr	r3, [pc, #812]	; (80040bc <main+0xc64>)
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	f040 822a 	bne.w	80041ec <main+0xd94>
		{
			// Start timer again
			tick = 10;
 8003d98:	4bc8      	ldr	r3, [pc, #800]	; (80040bc <main+0xc64>)
 8003d9a:	220a      	movs	r2, #10
 8003d9c:	701a      	strb	r2, [r3, #0]

			//----------------------------------------------------------------------------------------------------------------------
			// Print current time
			sprintf(system_time_buffer, "\ntime: %.0f s \n", system_time_counter);
 8003d9e:	f107 0010 	add.w	r0, r7, #16
 8003da2:	f507 6339 	add.w	r3, r7, #2960	; 0xb90
 8003da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003daa:	49c6      	ldr	r1, [pc, #792]	; (80040c4 <main+0xc6c>)
 8003dac:	f015 fe62 	bl	8019a74 <siprintf>
			while (CDC_Transmit_FS (system_time_buffer, strlen(system_time_buffer)) == USBD_BUSY);
 8003db0:	bf00      	nop
 8003db2:	f107 0310 	add.w	r3, r7, #16
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7fc fa22 	bl	8000200 <strlen>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	f107 0310 	add.w	r3, r7, #16
 8003dc4:	4611      	mov	r1, r2
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f014 fb74 	bl	80184b4 <CDC_Transmit_FS>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d0ef      	beq.n	8003db2 <main+0x95a>
			//write current time to SD
			if (sd_status == FR_OK){
 8003dd2:	f897 3b76 	ldrb.w	r3, [r7, #2934]	; 0xb76
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10f      	bne.n	8003dfa <main+0x9a2>
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8003dda:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fc fa0e 	bl	8000200 <strlen>
 8003de4:	4602      	mov	r2, r0
 8003de6:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 8003dea:	f507 612f 	add.w	r1, r7, #2800	; 0xaf0
 8003dee:	48b6      	ldr	r0, [pc, #728]	; (80040c8 <main+0xc70>)
 8003df0:	f013 fbed 	bl	80175ce <f_write>
 8003df4:	4603      	mov	r3, r0
 8003df6:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
			}
			// Send current time to LORA
			if (lora_res == LORA_OK) {
 8003dfa:	f897 3b8f 	ldrb.w	r3, [r7, #2959]	; 0xb8f
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d106      	bne.n	8003e10 <main+0x9b8>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 8003e02:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003e06:	2204      	movs	r2, #4
 8003e08:	49b0      	ldr	r1, [pc, #704]	; (80040cc <main+0xc74>)
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7ff faa5 	bl	800335a <lora_send_packet>
			}
			system_time_counter++;
 8003e10:	f04f 0200 	mov.w	r2, #0
 8003e14:	4bae      	ldr	r3, [pc, #696]	; (80040d0 <main+0xc78>)
 8003e16:	f507 6139 	add.w	r1, r7, #2960	; 0xb90
 8003e1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003e1e:	f7fc fa4d 	bl	80002bc <__adddf3>
 8003e22:	4602      	mov	r2, r0
 8003e24:	460b      	mov	r3, r1
 8003e26:	f507 6139 	add.w	r1, r7, #2960	; 0xb90
 8003e2a:	e9c1 2300 	strd	r2, r3, [r1]

			// Toggle LED on board to indicate succesful timer management
			HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);
 8003e2e:	2110      	movs	r1, #16
 8003e30:	48a1      	ldr	r0, [pc, #644]	; (80040b8 <main+0xc60>)
 8003e32:	f003 fd55 	bl	80078e0 <HAL_GPIO_TogglePin>

			//----------------------------------------------------------------------------------------------------------------------
			// bmp needed to be forced for this kind of data reading, as now FIFO buffers or dready interrupts are being used
			bmp_settings.op_mode = BMP3_MODE_FORCED;
 8003e36:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8003e3a:	f6a3 1378 	subw	r3, r3, #2424	; 0x978
 8003e3e:	2201      	movs	r2, #1
 8003e40:	701a      	strb	r2, [r3, #0]
			bmp_result = bmp3_set_op_mode(&bmp_settings, &bmp_device);
 8003e42:	f507 7210 	add.w	r2, r7, #576	; 0x240
 8003e46:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8003e4a:	4611      	mov	r1, r2
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7fd fac0 	bl	80013d2 <bmp3_set_op_mode>
 8003e52:	4603      	mov	r3, r0
 8003e54:	f887 3b87 	strb.w	r3, [r7, #2951]	; 0xb87
			bmp3_check_rslt("bmp3_set_op_mode", bmp_result);
 8003e58:	f997 3b87 	ldrsb.w	r3, [r7, #2951]	; 0xb87
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	489d      	ldr	r0, [pc, #628]	; (80040d4 <main+0xc7c>)
 8003e60:	f7fe fd2e 	bl	80028c0 <bmp3_check_rslt>
			 * BMP3_TEMP       : To read only temperature data
			 * BMP3_PRESS      : To read only pressure data
			 */

			// Check sensor measurements
			bmp_result = bmp3_get_sensor_data(BMP3_PRESS_TEMP, &bmp_data, &bmp_device);
 8003e64:	f507 7210 	add.w	r2, r7, #576	; 0x240
 8003e68:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	2003      	movs	r0, #3
 8003e70:	f7fd fb23 	bl	80014ba <bmp3_get_sensor_data>
 8003e74:	4603      	mov	r3, r0
 8003e76:	f887 3b87 	strb.w	r3, [r7, #2951]	; 0xb87
			bmp3_check_rslt("bmp3_get_sensor_data", bmp_result);
 8003e7a:	f997 3b87 	ldrsb.w	r3, [r7, #2951]	; 0xb87
 8003e7e:	4619      	mov	r1, r3
 8003e80:	4895      	ldr	r0, [pc, #596]	; (80040d8 <main+0xc80>)
 8003e82:	f7fe fd1d 	bl	80028c0 <bmp3_check_rslt>

			// NOTE : Read status register again to clear data ready interrupt status
			bmp_result = bmp3_get_status(&bmp_status, &bmp_device);
 8003e86:	f507 7210 	add.w	r2, r7, #576	; 0x240
 8003e8a:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8003e8e:	4611      	mov	r1, r2
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7fd fa29 	bl	80012e8 <bmp3_get_status>
 8003e96:	4603      	mov	r3, r0
 8003e98:	f887 3b87 	strb.w	r3, [r7, #2951]	; 0xb87
			bmp3_check_rslt("bmp3_get_status", bmp_result);
 8003e9c:	f997 3b87 	ldrsb.w	r3, [r7, #2951]	; 0xb87
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	488e      	ldr	r0, [pc, #568]	; (80040dc <main+0xc84>)
 8003ea4:	f7fe fd0c 	bl	80028c0 <bmp3_check_rslt>


			// Print bmp measurements
			sprintf(bmp_temperature_buffer, "%.2f\n", bmp_data.temperature);
 8003ea8:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8003eac:	f6a3 1368 	subw	r3, r3, #2408	; 0x968
 8003eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eb4:	f507 70fc 	add.w	r0, r7, #504	; 0x1f8
 8003eb8:	4989      	ldr	r1, [pc, #548]	; (80040e0 <main+0xc88>)
 8003eba:	f015 fddb 	bl	8019a74 <siprintf>
			sprintf(bmp_pressure_buffer, "%.2f\n", bmp_data.pressure);
 8003ebe:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8003ec2:	f6a3 1368 	subw	r3, r3, #2408	; 0x968
 8003ec6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003eca:	f507 70ee 	add.w	r0, r7, #476	; 0x1dc
 8003ece:	4984      	ldr	r1, [pc, #528]	; (80040e0 <main+0xc88>)
 8003ed0:	f015 fdd0 	bl	8019a74 <siprintf>

			while (CDC_Transmit_FS ("\nBMP390 END\n", 12) == USBD_BUSY);
 8003ed4:	bf00      	nop
 8003ed6:	210c      	movs	r1, #12
 8003ed8:	4882      	ldr	r0, [pc, #520]	; (80040e4 <main+0xc8c>)
 8003eda:	f014 faeb 	bl	80184b4 <CDC_Transmit_FS>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d0f8      	beq.n	8003ed6 <main+0xa7e>
			while (CDC_Transmit_FS (bmp_temperature_buffer, strlen(bmp_temperature_buffer)) == USBD_BUSY);
 8003ee4:	bf00      	nop
 8003ee6:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7fc f988 	bl	8000200 <strlen>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	f507 73fc 	add.w	r3, r7, #504	; 0x1f8
 8003ef8:	4611      	mov	r1, r2
 8003efa:	4618      	mov	r0, r3
 8003efc:	f014 fada 	bl	80184b4 <CDC_Transmit_FS>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d0ef      	beq.n	8003ee6 <main+0xa8e>
			while (CDC_Transmit_FS (bmp_pressure_buffer, strlen(bmp_pressure_buffer)) == USBD_BUSY);
 8003f06:	bf00      	nop
 8003f08:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f7fc f977 	bl	8000200 <strlen>
 8003f12:	4603      	mov	r3, r0
 8003f14:	b29a      	uxth	r2, r3
 8003f16:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 8003f1a:	4611      	mov	r1, r2
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f014 fac9 	bl	80184b4 <CDC_Transmit_FS>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d0ef      	beq.n	8003f08 <main+0xab0>
			while (CDC_Transmit_FS ("BMP390 END\n\n", 12) == USBD_BUSY);
 8003f28:	bf00      	nop
 8003f2a:	210c      	movs	r1, #12
 8003f2c:	486e      	ldr	r0, [pc, #440]	; (80040e8 <main+0xc90>)
 8003f2e:	f014 fac1 	bl	80184b4 <CDC_Transmit_FS>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d0f8      	beq.n	8003f2a <main+0xad2>

			// Write bmp to SD
			if (sd_status == FR_OK){
 8003f38:	f897 3b76 	ldrb.w	r3, [r7, #2934]	; 0xb76
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d13f      	bne.n	8003fc0 <main+0xb68>
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8003f40:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7fc f95b 	bl	8000200 <strlen>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 8003f50:	f507 612f 	add.w	r1, r7, #2800	; 0xaf0
 8003f54:	485c      	ldr	r0, [pc, #368]	; (80040c8 <main+0xc70>)
 8003f56:	f013 fb3a 	bl	80175ce <f_write>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8003f60:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7fc f94b 	bl	8000200 <strlen>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 8003f70:	f507 612f 	add.w	r1, r7, #2800	; 0xaf0
 8003f74:	4854      	ldr	r0, [pc, #336]	; (80040c8 <main+0xc70>)
 8003f76:	f013 fb2a 	bl	80175ce <f_write>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8003f80:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7fc f93b 	bl	8000200 <strlen>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 8003f90:	f507 612f 	add.w	r1, r7, #2800	; 0xaf0
 8003f94:	484c      	ldr	r0, [pc, #304]	; (80040c8 <main+0xc70>)
 8003f96:	f013 fb1a 	bl	80175ce <f_write>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8003fa0:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7fc f92b 	bl	8000200 <strlen>
 8003faa:	4602      	mov	r2, r0
 8003fac:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 8003fb0:	f507 612f 	add.w	r1, r7, #2800	; 0xaf0
 8003fb4:	4844      	ldr	r0, [pc, #272]	; (80040c8 <main+0xc70>)
 8003fb6:	f013 fb0a 	bl	80175ce <f_write>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
			}

			// Send bmp data to LORA
			if (lora_res == LORA_OK) {
 8003fc0:	f897 3b8f 	ldrb.w	r3, [r7, #2959]	; 0xb8f
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d11b      	bne.n	8004000 <main+0xba8>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 8003fc8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003fcc:	2204      	movs	r2, #4
 8003fce:	493f      	ldr	r1, [pc, #252]	; (80040cc <main+0xc74>)
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff f9c2 	bl	800335a <lora_send_packet>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 8003fd6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003fda:	2204      	movs	r2, #4
 8003fdc:	493b      	ldr	r1, [pc, #236]	; (80040cc <main+0xc74>)
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7ff f9bb 	bl	800335a <lora_send_packet>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 8003fe4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003fe8:	2204      	movs	r2, #4
 8003fea:	4938      	ldr	r1, [pc, #224]	; (80040cc <main+0xc74>)
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7ff f9b4 	bl	800335a <lora_send_packet>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 8003ff2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003ff6:	2204      	movs	r2, #4
 8003ff8:	4934      	ldr	r1, [pc, #208]	; (80040cc <main+0xc74>)
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7ff f9ad 	bl	800335a <lora_send_packet>
			}
			//----------------------------------------------------------------------------------------------------------------------
			// Read gyro acceleration and angular velocity data
			gyro_result_acceleration = LSM6DSO_ACC_GetAxes (&gyro_device, &gyro_acceleration_object);
 8004000:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 8004004:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8004008:	4611      	mov	r1, r2
 800400a:	4618      	mov	r0, r3
 800400c:	f001 fb2e 	bl	800566c <LSM6DSO_ACC_GetAxes>
 8004010:	f8c7 0b70 	str.w	r0, [r7, #2928]	; 0xb70
			gyro_result_angularvel = LSM6DSO_GYRO_GetAxes (&gyro_device, &gyro_angularvel_object);
 8004014:	f507 72a2 	add.w	r2, r7, #324	; 0x144
 8004018:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 800401c:	4611      	mov	r1, r2
 800401e:	4618      	mov	r0, r3
 8004020:	f001 fcc8 	bl	80059b4 <LSM6DSO_GYRO_GetAxes>
 8004024:	f8c7 0b6c 	str.w	r0, [r7, #2924]	; 0xb6c

			sprintf(gyro_acceleration_buffer, "%"PRId32"   %"PRId32"   %"PRId32"\n", gyro_acceleration_object.x, gyro_acceleration_object.y, gyro_acceleration_object.z);
 8004028:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 800402c:	f5a3 6322 	sub.w	r3, r3, #2592	; 0xa20
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8004036:	f5a3 6322 	sub.w	r3, r3, #2592	; 0xa20
 800403a:	6859      	ldr	r1, [r3, #4]
 800403c:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8004040:	f5a3 6322 	sub.w	r3, r3, #2592	; 0xa20
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f507 70a8 	add.w	r0, r7, #336	; 0x150
 800404a:	9300      	str	r3, [sp, #0]
 800404c:	460b      	mov	r3, r1
 800404e:	4927      	ldr	r1, [pc, #156]	; (80040ec <main+0xc94>)
 8004050:	f015 fd10 	bl	8019a74 <siprintf>
			sprintf(gyro_angularvel_buffer, "%"PRId32"   %"PRId32"   %"PRId32"\n", gyro_angularvel_object.x, gyro_angularvel_object.y, gyro_angularvel_object.z);
 8004054:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8004058:	f6a3 2354 	subw	r3, r3, #2644	; 0xa54
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 8004062:	f6a3 2354 	subw	r3, r3, #2644	; 0xa54
 8004066:	6859      	ldr	r1, [r3, #4]
 8004068:	f607 3398 	addw	r3, r7, #2968	; 0xb98
 800406c:	f6a3 2354 	subw	r3, r3, #2644	; 0xa54
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f507 708e 	add.w	r0, r7, #284	; 0x11c
 8004076:	9300      	str	r3, [sp, #0]
 8004078:	460b      	mov	r3, r1
 800407a:	491c      	ldr	r1, [pc, #112]	; (80040ec <main+0xc94>)
 800407c:	f015 fcfa 	bl	8019a74 <siprintf>

			// Print gyro measurements
			while (CDC_Transmit_FS ("GYRO START\n", 11) == USBD_BUSY);
 8004080:	bf00      	nop
 8004082:	210b      	movs	r1, #11
 8004084:	481a      	ldr	r0, [pc, #104]	; (80040f0 <main+0xc98>)
 8004086:	f014 fa15 	bl	80184b4 <CDC_Transmit_FS>
 800408a:	4603      	mov	r3, r0
 800408c:	2b01      	cmp	r3, #1
 800408e:	d0f8      	beq.n	8004082 <main+0xc2a>
			while (CDC_Transmit_FS (gyro_acceleration_buffer, strlen(gyro_acceleration_buffer)) == USBD_BUSY);
 8004090:	bf00      	nop
 8004092:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8004096:	4618      	mov	r0, r3
 8004098:	f7fc f8b2 	bl	8000200 <strlen>
 800409c:	4603      	mov	r3, r0
 800409e:	b29a      	uxth	r2, r3
 80040a0:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80040a4:	4611      	mov	r1, r2
 80040a6:	4618      	mov	r0, r3
 80040a8:	f014 fa04 	bl	80184b4 <CDC_Transmit_FS>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d0ef      	beq.n	8004092 <main+0xc3a>
			while (CDC_Transmit_FS (gyro_angularvel_buffer, strlen(gyro_angularvel_buffer)) == USBD_BUSY);
 80040b2:	bf00      	nop
 80040b4:	e01e      	b.n	80040f4 <main+0xc9c>
 80040b6:	bf00      	nop
 80040b8:	48000c00 	.word	0x48000c00
 80040bc:	20000f88 	.word	0x20000f88
 80040c0:	20000f89 	.word	0x20000f89
 80040c4:	0801c098 	.word	0x0801c098
 80040c8:	200011c8 	.word	0x200011c8
 80040cc:	0801bf60 	.word	0x0801bf60
 80040d0:	3ff00000 	.word	0x3ff00000
 80040d4:	0801c0a8 	.word	0x0801c0a8
 80040d8:	0801c0bc 	.word	0x0801c0bc
 80040dc:	0801c0d4 	.word	0x0801c0d4
 80040e0:	0801c0e4 	.word	0x0801c0e4
 80040e4:	0801c0ec 	.word	0x0801c0ec
 80040e8:	0801c0fc 	.word	0x0801c0fc
 80040ec:	0801c10c 	.word	0x0801c10c
 80040f0:	0801c120 	.word	0x0801c120
 80040f4:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7fc f881 	bl	8000200 <strlen>
 80040fe:	4603      	mov	r3, r0
 8004100:	b29a      	uxth	r2, r3
 8004102:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 8004106:	4611      	mov	r1, r2
 8004108:	4618      	mov	r0, r3
 800410a:	f014 f9d3 	bl	80184b4 <CDC_Transmit_FS>
 800410e:	4603      	mov	r3, r0
 8004110:	2b01      	cmp	r3, #1
 8004112:	d0ef      	beq.n	80040f4 <main+0xc9c>
			while (CDC_Transmit_FS ("GYRO END\n\n", 10) == USBD_BUSY);
 8004114:	bf00      	nop
 8004116:	210a      	movs	r1, #10
 8004118:	486e      	ldr	r0, [pc, #440]	; (80042d4 <main+0xe7c>)
 800411a:	f014 f9cb 	bl	80184b4 <CDC_Transmit_FS>
 800411e:	4603      	mov	r3, r0
 8004120:	2b01      	cmp	r3, #1
 8004122:	d0f8      	beq.n	8004116 <main+0xcbe>

			// Write gyro to SD
			if (sd_status == FR_OK){
 8004124:	f897 3b76 	ldrb.w	r3, [r7, #2934]	; 0xb76
 8004128:	2b00      	cmp	r3, #0
 800412a:	d13f      	bne.n	80041ac <main+0xd54>
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 800412c:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 8004130:	4618      	mov	r0, r3
 8004132:	f7fc f865 	bl	8000200 <strlen>
 8004136:	4602      	mov	r2, r0
 8004138:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 800413c:	f507 612f 	add.w	r1, r7, #2800	; 0xaf0
 8004140:	4865      	ldr	r0, [pc, #404]	; (80042d8 <main+0xe80>)
 8004142:	f013 fa44 	bl	80175ce <f_write>
 8004146:	4603      	mov	r3, r0
 8004148:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 800414c:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 8004150:	4618      	mov	r0, r3
 8004152:	f7fc f855 	bl	8000200 <strlen>
 8004156:	4602      	mov	r2, r0
 8004158:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 800415c:	f507 612f 	add.w	r1, r7, #2800	; 0xaf0
 8004160:	485d      	ldr	r0, [pc, #372]	; (80042d8 <main+0xe80>)
 8004162:	f013 fa34 	bl	80175ce <f_write>
 8004166:	4603      	mov	r3, r0
 8004168:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 800416c:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 8004170:	4618      	mov	r0, r3
 8004172:	f7fc f845 	bl	8000200 <strlen>
 8004176:	4602      	mov	r2, r0
 8004178:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 800417c:	f507 612f 	add.w	r1, r7, #2800	; 0xaf0
 8004180:	4855      	ldr	r0, [pc, #340]	; (80042d8 <main+0xe80>)
 8004182:	f013 fa24 	bl	80175ce <f_write>
 8004186:	4603      	mov	r3, r0
 8004188:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
				sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 800418c:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 8004190:	4618      	mov	r0, r3
 8004192:	f7fc f835 	bl	8000200 <strlen>
 8004196:	4602      	mov	r2, r0
 8004198:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 800419c:	f507 612f 	add.w	r1, r7, #2800	; 0xaf0
 80041a0:	484d      	ldr	r0, [pc, #308]	; (80042d8 <main+0xe80>)
 80041a2:	f013 fa14 	bl	80175ce <f_write>
 80041a6:	4603      	mov	r3, r0
 80041a8:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
			}

			// Send gyro data to LORA
			if (lora_res == LORA_OK) {
 80041ac:	f897 3b8f 	ldrb.w	r3, [r7, #2959]	; 0xb8f
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d11b      	bne.n	80041ec <main+0xd94>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 80041b4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80041b8:	2204      	movs	r2, #4
 80041ba:	4948      	ldr	r1, [pc, #288]	; (80042dc <main+0xe84>)
 80041bc:	4618      	mov	r0, r3
 80041be:	f7ff f8cc 	bl	800335a <lora_send_packet>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 80041c2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80041c6:	2204      	movs	r2, #4
 80041c8:	4944      	ldr	r1, [pc, #272]	; (80042dc <main+0xe84>)
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7ff f8c5 	bl	800335a <lora_send_packet>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 80041d0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80041d4:	2204      	movs	r2, #4
 80041d6:	4941      	ldr	r1, [pc, #260]	; (80042dc <main+0xe84>)
 80041d8:	4618      	mov	r0, r3
 80041da:	f7ff f8be 	bl	800335a <lora_send_packet>
				lora_send_packet(&lora, (uint8_t *)"test", 4);
 80041de:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80041e2:	2204      	movs	r2, #4
 80041e4:	493d      	ldr	r1, [pc, #244]	; (80042dc <main+0xe84>)
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7ff f8b7 	bl	800335a <lora_send_packet>

		}

		/// GPS /////////////////////////////////////////////////////////////////////////////////
		// Read GPS data whenever UART interrupt raises gps_data_ready flag
		if (gps_data_ready)
 80041ec:	4b3c      	ldr	r3, [pc, #240]	; (80042e0 <main+0xe88>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f43f adcb 	beq.w	8003d8c <main+0x934>
		{
			// Toggle LED on board whenever printing data
			HAL_GPIO_TogglePin (LED0_GPIO_Port, LED0_Pin);
 80041f6:	2108      	movs	r1, #8
 80041f8:	483a      	ldr	r0, [pc, #232]	; (80042e4 <main+0xe8c>)
 80041fa:	f003 fb71 	bl	80078e0 <HAL_GPIO_TogglePin>
			//while (CDC_Transmit_FS ("GPS START\n", 10) == USBD_BUSY);

			// Choose the buffer from the two data buffers that is nit currently being written into
			if (gps_rxBuffer == gps_rxBuffer1)
 80041fe:	4b3a      	ldr	r3, [pc, #232]	; (80042e8 <main+0xe90>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a3a      	ldr	r2, [pc, #232]	; (80042ec <main+0xe94>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d12c      	bne.n	8004262 <main+0xe0a>
			{
				// print gps data
				while (CDC_Transmit_FS (gps_rxBuffer2, strlen(gps_rxBuffer2)) == USBD_BUSY);
 8004208:	bf00      	nop
 800420a:	4839      	ldr	r0, [pc, #228]	; (80042f0 <main+0xe98>)
 800420c:	f7fb fff8 	bl	8000200 <strlen>
 8004210:	4603      	mov	r3, r0
 8004212:	b29b      	uxth	r3, r3
 8004214:	4619      	mov	r1, r3
 8004216:	4836      	ldr	r0, [pc, #216]	; (80042f0 <main+0xe98>)
 8004218:	f014 f94c 	bl	80184b4 <CDC_Transmit_FS>
 800421c:	4603      	mov	r3, r0
 800421e:	2b01      	cmp	r3, #1
 8004220:	d0f3      	beq.n	800420a <main+0xdb2>
				//write gps data to SD
				if (sd_status == FR_OK){
 8004222:	f897 3b76 	ldrb.w	r3, [r7, #2934]	; 0xb76
 8004226:	2b00      	cmp	r3, #0
 8004228:	d10f      	bne.n	800424a <main+0xdf2>
					sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 800422a:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 800422e:	4618      	mov	r0, r3
 8004230:	f7fb ffe6 	bl	8000200 <strlen>
 8004234:	4602      	mov	r2, r0
 8004236:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 800423a:	f507 612f 	add.w	r1, r7, #2800	; 0xaf0
 800423e:	4826      	ldr	r0, [pc, #152]	; (80042d8 <main+0xe80>)
 8004240:	f013 f9c5 	bl	80175ce <f_write>
 8004244:	4603      	mov	r3, r0
 8004246:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
				}
				// Sendgps data to LORA
				if (lora_res == LORA_OK) {
 800424a:	f897 3b8f 	ldrb.w	r3, [r7, #2959]	; 0xb8f
 800424e:	2b00      	cmp	r3, #0
 8004250:	d133      	bne.n	80042ba <main+0xe62>
					lora_send_packet(&lora, (uint8_t *)"test", 4);
 8004252:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004256:	2204      	movs	r2, #4
 8004258:	4920      	ldr	r1, [pc, #128]	; (80042dc <main+0xe84>)
 800425a:	4618      	mov	r0, r3
 800425c:	f7ff f87d 	bl	800335a <lora_send_packet>
 8004260:	e02b      	b.n	80042ba <main+0xe62>

			}
			else
			{
				// print gps data
				while (CDC_Transmit_FS (gps_rxBuffer1, strlen(gps_rxBuffer1)) == USBD_BUSY);
 8004262:	bf00      	nop
 8004264:	4821      	ldr	r0, [pc, #132]	; (80042ec <main+0xe94>)
 8004266:	f7fb ffcb 	bl	8000200 <strlen>
 800426a:	4603      	mov	r3, r0
 800426c:	b29b      	uxth	r3, r3
 800426e:	4619      	mov	r1, r3
 8004270:	481e      	ldr	r0, [pc, #120]	; (80042ec <main+0xe94>)
 8004272:	f014 f91f 	bl	80184b4 <CDC_Transmit_FS>
 8004276:	4603      	mov	r3, r0
 8004278:	2b01      	cmp	r3, #1
 800427a:	d0f3      	beq.n	8004264 <main+0xe0c>
				//write gps data to SD
				if (sd_status == FR_OK){
 800427c:	f897 3b76 	ldrb.w	r3, [r7, #2934]	; 0xb76
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10f      	bne.n	80042a4 <main+0xe4c>
					sd_result_write = f_write(&SDFile, sd_write_buffer, strlen((char *)sd_write_buffer), (void *)&sd_err_byteswritten);
 8004284:	f507 632f 	add.w	r3, r7, #2800	; 0xaf0
 8004288:	4618      	mov	r0, r3
 800428a:	f7fb ffb9 	bl	8000200 <strlen>
 800428e:	4602      	mov	r2, r0
 8004290:	f607 3328 	addw	r3, r7, #2856	; 0xb28
 8004294:	f507 612f 	add.w	r1, r7, #2800	; 0xaf0
 8004298:	480f      	ldr	r0, [pc, #60]	; (80042d8 <main+0xe80>)
 800429a:	f013 f998 	bl	80175ce <f_write>
 800429e:	4603      	mov	r3, r0
 80042a0:	f887 3b77 	strb.w	r3, [r7, #2935]	; 0xb77
				}
				// Sendgps data to LORA
				if (lora_res == LORA_OK) {
 80042a4:	f897 3b8f 	ldrb.w	r3, [r7, #2959]	; 0xb8f
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d106      	bne.n	80042ba <main+0xe62>
					lora_send_packet(&lora, (uint8_t *)"test", 4);
 80042ac:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80042b0:	2204      	movs	r2, #4
 80042b2:	490a      	ldr	r1, [pc, #40]	; (80042dc <main+0xe84>)
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff f850 	bl	800335a <lora_send_packet>
				}

			}

			// Toggle flags to allow for buffer swapping and next data batch sending
			gps_data_ready ^= 1;
 80042ba:	4b09      	ldr	r3, [pc, #36]	; (80042e0 <main+0xe88>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f083 0301 	eor.w	r3, r3, #1
 80042c2:	4a07      	ldr	r2, [pc, #28]	; (80042e0 <main+0xe88>)
 80042c4:	6013      	str	r3, [r2, #0]
			gps_send_ready |= 1;
 80042c6:	4b0b      	ldr	r3, [pc, #44]	; (80042f4 <main+0xe9c>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f043 0301 	orr.w	r3, r3, #1
 80042ce:	4a09      	ldr	r2, [pc, #36]	; (80042f4 <main+0xe9c>)
 80042d0:	6013      	str	r3, [r2, #0]
		if (tick == 0)
 80042d2:	e55b      	b.n	8003d8c <main+0x934>
 80042d4:	0801c12c 	.word	0x0801c12c
 80042d8:	200011c8 	.word	0x200011c8
 80042dc:	0801bf60 	.word	0x0801bf60
 80042e0:	20000f84 	.word	0x20000f84
 80042e4:	48000c00 	.word	0x48000c00
 80042e8:	20000f7c 	.word	0x20000f7c
 80042ec:	2000093c 	.word	0x2000093c
 80042f0:	20000c5c 	.word	0x20000c5c
 80042f4:	2000000c 	.word	0x2000000c

080042f8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b096      	sub	sp, #88	; 0x58
 80042fc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80042fe:	f107 0314 	add.w	r3, r7, #20
 8004302:	2244      	movs	r2, #68	; 0x44
 8004304:	2100      	movs	r1, #0
 8004306:	4618      	mov	r0, r3
 8004308:	f014 fe3a 	bl	8018f80 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800430c:	463b      	mov	r3, r7
 800430e:	2200      	movs	r2, #0
 8004310:	601a      	str	r2, [r3, #0]
 8004312:	605a      	str	r2, [r3, #4]
 8004314:	609a      	str	r2, [r3, #8]
 8004316:	60da      	str	r2, [r3, #12]
 8004318:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800431a:	2000      	movs	r0, #0
 800431c:	f005 fe94 	bl	800a048 <HAL_PWREx_ControlVoltageScaling>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <SystemClock_Config+0x32>
	{
		Error_Handler();
 8004326:	f000 fb0b 	bl	8004940 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800432a:	2321      	movs	r3, #33	; 0x21
 800432c:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800432e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004332:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8004334:	2301      	movs	r3, #1
 8004336:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004338:	2302      	movs	r3, #2
 800433a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800433c:	2303      	movs	r3, #3
 800433e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8004340:	2301      	movs	r3, #1
 8004342:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 30;
 8004344:	231e      	movs	r3, #30
 8004346:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004348:	2302      	movs	r3, #2
 800434a:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800434c:	2302      	movs	r3, #2
 800434e:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004350:	2302      	movs	r3, #2
 8004352:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004354:	f107 0314 	add.w	r3, r7, #20
 8004358:	4618      	mov	r0, r3
 800435a:	f005 ff29 	bl	800a1b0 <HAL_RCC_OscConfig>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d001      	beq.n	8004368 <SystemClock_Config+0x70>
	{
		Error_Handler();
 8004364:	f000 faec 	bl	8004940 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004368:	230f      	movs	r3, #15
 800436a:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800436c:	2303      	movs	r3, #3
 800436e:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004370:	2300      	movs	r3, #0
 8004372:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004374:	2300      	movs	r3, #0
 8004376:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004378:	2300      	movs	r3, #0
 800437a:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800437c:	463b      	mov	r3, r7
 800437e:	2105      	movs	r1, #5
 8004380:	4618      	mov	r0, r3
 8004382:	f006 fb2f 	bl	800a9e4 <HAL_RCC_ClockConfig>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d001      	beq.n	8004390 <SystemClock_Config+0x98>
	{
		Error_Handler();
 800438c:	f000 fad8 	bl	8004940 <Error_Handler>
	}

	/** Enables the Clock Security System
	 */
	HAL_RCC_EnableCSS();
 8004390:	f006 fd26 	bl	800ade0 <HAL_RCC_EnableCSS>
}
 8004394:	bf00      	nop
 8004396:	3758      	adds	r7, #88	; 0x58
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <MX_NVIC_Init>:
/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	af00      	add	r7, sp, #0
	/* TIM1_TRG_COM_TIM17_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 80043a0:	2200      	movs	r2, #0
 80043a2:	2100      	movs	r1, #0
 80043a4:	201a      	movs	r0, #26
 80043a6:	f002 fc82 	bl	8006cae <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80043aa:	201a      	movs	r0, #26
 80043ac:	f002 fc9b 	bl	8006ce6 <HAL_NVIC_EnableIRQ>
	/* USART2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80043b0:	2200      	movs	r2, #0
 80043b2:	2100      	movs	r1, #0
 80043b4:	2026      	movs	r0, #38	; 0x26
 80043b6:	f002 fc7a 	bl	8006cae <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80043ba:	2026      	movs	r0, #38	; 0x26
 80043bc:	f002 fc93 	bl	8006ce6 <HAL_NVIC_EnableIRQ>
	/* USART1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80043c0:	2200      	movs	r2, #0
 80043c2:	2100      	movs	r1, #0
 80043c4:	2025      	movs	r0, #37	; 0x25
 80043c6:	f002 fc72 	bl	8006cae <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 80043ca:	2025      	movs	r0, #37	; 0x25
 80043cc:	f002 fc8b 	bl	8006ce6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80043d0:	2200      	movs	r2, #0
 80043d2:	2100      	movs	r1, #0
 80043d4:	200b      	movs	r0, #11
 80043d6:	f002 fc6a 	bl	8006cae <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80043da:	200b      	movs	r0, #11
 80043dc:	f002 fc83 	bl	8006ce6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80043e0:	2200      	movs	r2, #0
 80043e2:	2100      	movs	r1, #0
 80043e4:	200c      	movs	r0, #12
 80043e6:	f002 fc62 	bl	8006cae <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80043ea:	200c      	movs	r0, #12
 80043ec:	f002 fc7b 	bl	8006ce6 <HAL_NVIC_EnableIRQ>
}
 80043f0:	bf00      	nop
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80043f8:	4b1b      	ldr	r3, [pc, #108]	; (8004468 <MX_I2C1_Init+0x74>)
 80043fa:	4a1c      	ldr	r2, [pc, #112]	; (800446c <MX_I2C1_Init+0x78>)
 80043fc:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x307075B1;
 80043fe:	4b1a      	ldr	r3, [pc, #104]	; (8004468 <MX_I2C1_Init+0x74>)
 8004400:	4a1b      	ldr	r2, [pc, #108]	; (8004470 <MX_I2C1_Init+0x7c>)
 8004402:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8004404:	4b18      	ldr	r3, [pc, #96]	; (8004468 <MX_I2C1_Init+0x74>)
 8004406:	2200      	movs	r2, #0
 8004408:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800440a:	4b17      	ldr	r3, [pc, #92]	; (8004468 <MX_I2C1_Init+0x74>)
 800440c:	2201      	movs	r2, #1
 800440e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004410:	4b15      	ldr	r3, [pc, #84]	; (8004468 <MX_I2C1_Init+0x74>)
 8004412:	2200      	movs	r2, #0
 8004414:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8004416:	4b14      	ldr	r3, [pc, #80]	; (8004468 <MX_I2C1_Init+0x74>)
 8004418:	2200      	movs	r2, #0
 800441a:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800441c:	4b12      	ldr	r3, [pc, #72]	; (8004468 <MX_I2C1_Init+0x74>)
 800441e:	2200      	movs	r2, #0
 8004420:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004422:	4b11      	ldr	r3, [pc, #68]	; (8004468 <MX_I2C1_Init+0x74>)
 8004424:	2200      	movs	r2, #0
 8004426:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004428:	4b0f      	ldr	r3, [pc, #60]	; (8004468 <MX_I2C1_Init+0x74>)
 800442a:	2200      	movs	r2, #0
 800442c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800442e:	480e      	ldr	r0, [pc, #56]	; (8004468 <MX_I2C1_Init+0x74>)
 8004430:	f003 fa70 	bl	8007914 <HAL_I2C_Init>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d001      	beq.n	800443e <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 800443a:	f000 fa81 	bl	8004940 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800443e:	2100      	movs	r1, #0
 8004440:	4809      	ldr	r0, [pc, #36]	; (8004468 <MX_I2C1_Init+0x74>)
 8004442:	f004 fb7f 	bl	8008b44 <HAL_I2CEx_ConfigAnalogFilter>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d001      	beq.n	8004450 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 800444c:	f000 fa78 	bl	8004940 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004450:	2100      	movs	r1, #0
 8004452:	4805      	ldr	r0, [pc, #20]	; (8004468 <MX_I2C1_Init+0x74>)
 8004454:	f004 fbc1 	bl	8008bda <HAL_I2CEx_ConfigDigitalFilter>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 800445e:	f000 fa6f 	bl	8004940 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8004462:	bf00      	nop
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	200005d8 	.word	0x200005d8
 800446c:	40005400 	.word	0x40005400
 8004470:	307075b1 	.word	0x307075b1

08004474 <MX_SDMMC1_SD_Init>:
 * @brief SDMMC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDMMC1_SD_Init(void)
{
 8004474:	b480      	push	{r7}
 8004476:	af00      	add	r7, sp, #0
	/* USER CODE END SDMMC1_Init 0 */

	/* USER CODE BEGIN SDMMC1_Init 1 */

	/* USER CODE END SDMMC1_Init 1 */
	hsd1.Instance = SDMMC1;
 8004478:	4b0d      	ldr	r3, [pc, #52]	; (80044b0 <MX_SDMMC1_SD_Init+0x3c>)
 800447a:	4a0e      	ldr	r2, [pc, #56]	; (80044b4 <MX_SDMMC1_SD_Init+0x40>)
 800447c:	601a      	str	r2, [r3, #0]
	hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800447e:	4b0c      	ldr	r3, [pc, #48]	; (80044b0 <MX_SDMMC1_SD_Init+0x3c>)
 8004480:	2200      	movs	r2, #0
 8004482:	605a      	str	r2, [r3, #4]
	hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8004484:	4b0a      	ldr	r3, [pc, #40]	; (80044b0 <MX_SDMMC1_SD_Init+0x3c>)
 8004486:	2200      	movs	r2, #0
 8004488:	609a      	str	r2, [r3, #8]
	hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 800448a:	4b09      	ldr	r3, [pc, #36]	; (80044b0 <MX_SDMMC1_SD_Init+0x3c>)
 800448c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004490:	60da      	str	r2, [r3, #12]
	hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8004492:	4b07      	ldr	r3, [pc, #28]	; (80044b0 <MX_SDMMC1_SD_Init+0x3c>)
 8004494:	2200      	movs	r2, #0
 8004496:	611a      	str	r2, [r3, #16]
	hsd1.Init.ClockDiv = 0;
 8004498:	4b05      	ldr	r3, [pc, #20]	; (80044b0 <MX_SDMMC1_SD_Init+0x3c>)
 800449a:	2200      	movs	r2, #0
 800449c:	615a      	str	r2, [r3, #20]
	hsd1.Init.Transceiver = SDMMC_TRANSCEIVER_DISABLE;
 800449e:	4b04      	ldr	r3, [pc, #16]	; (80044b0 <MX_SDMMC1_SD_Init+0x3c>)
 80044a0:	2200      	movs	r2, #0
 80044a2:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDMMC1_Init 2 */

	/* USER CODE END SDMMC1_Init 2 */

}
 80044a4:	bf00      	nop
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	2000062c 	.word	0x2000062c
 80044b4:	50062400 	.word	0x50062400

080044b8 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80044bc:	4b1b      	ldr	r3, [pc, #108]	; (800452c <MX_SPI1_Init+0x74>)
 80044be:	4a1c      	ldr	r2, [pc, #112]	; (8004530 <MX_SPI1_Init+0x78>)
 80044c0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80044c2:	4b1a      	ldr	r3, [pc, #104]	; (800452c <MX_SPI1_Init+0x74>)
 80044c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80044c8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80044ca:	4b18      	ldr	r3, [pc, #96]	; (800452c <MX_SPI1_Init+0x74>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80044d0:	4b16      	ldr	r3, [pc, #88]	; (800452c <MX_SPI1_Init+0x74>)
 80044d2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80044d6:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80044d8:	4b14      	ldr	r3, [pc, #80]	; (800452c <MX_SPI1_Init+0x74>)
 80044da:	2200      	movs	r2, #0
 80044dc:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80044de:	4b13      	ldr	r3, [pc, #76]	; (800452c <MX_SPI1_Init+0x74>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80044e4:	4b11      	ldr	r3, [pc, #68]	; (800452c <MX_SPI1_Init+0x74>)
 80044e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044ea:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80044ec:	4b0f      	ldr	r3, [pc, #60]	; (800452c <MX_SPI1_Init+0x74>)
 80044ee:	2228      	movs	r2, #40	; 0x28
 80044f0:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80044f2:	4b0e      	ldr	r3, [pc, #56]	; (800452c <MX_SPI1_Init+0x74>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80044f8:	4b0c      	ldr	r3, [pc, #48]	; (800452c <MX_SPI1_Init+0x74>)
 80044fa:	2200      	movs	r2, #0
 80044fc:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044fe:	4b0b      	ldr	r3, [pc, #44]	; (800452c <MX_SPI1_Init+0x74>)
 8004500:	2200      	movs	r2, #0
 8004502:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 8004504:	4b09      	ldr	r3, [pc, #36]	; (800452c <MX_SPI1_Init+0x74>)
 8004506:	2207      	movs	r2, #7
 8004508:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800450a:	4b08      	ldr	r3, [pc, #32]	; (800452c <MX_SPI1_Init+0x74>)
 800450c:	2200      	movs	r2, #0
 800450e:	631a      	str	r2, [r3, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004510:	4b06      	ldr	r3, [pc, #24]	; (800452c <MX_SPI1_Init+0x74>)
 8004512:	2208      	movs	r2, #8
 8004514:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004516:	4805      	ldr	r0, [pc, #20]	; (800452c <MX_SPI1_Init+0x74>)
 8004518:	f009 fed9 	bl	800e2ce <HAL_SPI_Init>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d001      	beq.n	8004526 <MX_SPI1_Init+0x6e>
	{
		Error_Handler();
 8004522:	f000 fa0d 	bl	8004940 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8004526:	bf00      	nop
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	200006ac 	.word	0x200006ac
 8004530:	40013000 	.word	0x40013000

08004534 <MX_TIM17_Init>:
 * @brief TIM17 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM17_Init(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b092      	sub	sp, #72	; 0x48
 8004538:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM17_Init 0 */

	/* USER CODE END TIM17_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = {0};
 800453a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800453e:	2200      	movs	r2, #0
 8004540:	601a      	str	r2, [r3, #0]
 8004542:	605a      	str	r2, [r3, #4]
 8004544:	609a      	str	r2, [r3, #8]
 8004546:	60da      	str	r2, [r3, #12]
 8004548:	611a      	str	r2, [r3, #16]
 800454a:	615a      	str	r2, [r3, #20]
 800454c:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800454e:	463b      	mov	r3, r7
 8004550:	222c      	movs	r2, #44	; 0x2c
 8004552:	2100      	movs	r1, #0
 8004554:	4618      	mov	r0, r3
 8004556:	f014 fd13 	bl	8018f80 <memset>

	/* USER CODE BEGIN TIM17_Init 1 */

	/* USER CODE END TIM17_Init 1 */
	htim17.Instance = TIM17;
 800455a:	4b2f      	ldr	r3, [pc, #188]	; (8004618 <MX_TIM17_Init+0xe4>)
 800455c:	4a2f      	ldr	r2, [pc, #188]	; (800461c <MX_TIM17_Init+0xe8>)
 800455e:	601a      	str	r2, [r3, #0]
	htim17.Init.Prescaler = 999;
 8004560:	4b2d      	ldr	r3, [pc, #180]	; (8004618 <MX_TIM17_Init+0xe4>)
 8004562:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004566:	605a      	str	r2, [r3, #4]
	htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004568:	4b2b      	ldr	r3, [pc, #172]	; (8004618 <MX_TIM17_Init+0xe4>)
 800456a:	2200      	movs	r2, #0
 800456c:	609a      	str	r2, [r3, #8]
	htim17.Init.Period = 11999;
 800456e:	4b2a      	ldr	r3, [pc, #168]	; (8004618 <MX_TIM17_Init+0xe4>)
 8004570:	f642 62df 	movw	r2, #11999	; 0x2edf
 8004574:	60da      	str	r2, [r3, #12]
	htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004576:	4b28      	ldr	r3, [pc, #160]	; (8004618 <MX_TIM17_Init+0xe4>)
 8004578:	2200      	movs	r2, #0
 800457a:	611a      	str	r2, [r3, #16]
	htim17.Init.RepetitionCounter = 0;
 800457c:	4b26      	ldr	r3, [pc, #152]	; (8004618 <MX_TIM17_Init+0xe4>)
 800457e:	2200      	movs	r2, #0
 8004580:	615a      	str	r2, [r3, #20]
	htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004582:	4b25      	ldr	r3, [pc, #148]	; (8004618 <MX_TIM17_Init+0xe4>)
 8004584:	2280      	movs	r2, #128	; 0x80
 8004586:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8004588:	4823      	ldr	r0, [pc, #140]	; (8004618 <MX_TIM17_Init+0xe4>)
 800458a:	f00a ff45 	bl	800f418 <HAL_TIM_Base_Init>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d001      	beq.n	8004598 <MX_TIM17_Init+0x64>
	{
		Error_Handler();
 8004594:	f000 f9d4 	bl	8004940 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 8004598:	481f      	ldr	r0, [pc, #124]	; (8004618 <MX_TIM17_Init+0xe4>)
 800459a:	f00b f805 	bl	800f5a8 <HAL_TIM_OC_Init>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d001      	beq.n	80045a8 <MX_TIM17_Init+0x74>
	{
		Error_Handler();
 80045a4:	f000 f9cc 	bl	8004940 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80045a8:	2300      	movs	r3, #0
 80045aa:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.Pulse = 0;
 80045ac:	2300      	movs	r3, #0
 80045ae:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80045b0:	2300      	movs	r3, #0
 80045b2:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80045b4:	2300      	movs	r3, #0
 80045b6:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80045b8:	2300      	movs	r3, #0
 80045ba:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80045bc:	2300      	movs	r3, #0
 80045be:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80045c0:	2300      	movs	r3, #0
 80045c2:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80045c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80045c8:	2200      	movs	r2, #0
 80045ca:	4619      	mov	r1, r3
 80045cc:	4812      	ldr	r0, [pc, #72]	; (8004618 <MX_TIM17_Init+0xe4>)
 80045ce:	f00b f96b 	bl	800f8a8 <HAL_TIM_OC_ConfigChannel>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d001      	beq.n	80045dc <MX_TIM17_Init+0xa8>
	{
		Error_Handler();
 80045d8:	f000 f9b2 	bl	8004940 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80045dc:	2300      	movs	r3, #0
 80045de:	603b      	str	r3, [r7, #0]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80045e0:	2300      	movs	r3, #0
 80045e2:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80045e4:	2300      	movs	r3, #0
 80045e6:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.DeadTime = 0;
 80045e8:	2300      	movs	r3, #0
 80045ea:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80045ec:	2300      	movs	r3, #0
 80045ee:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80045f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80045f4:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80045f6:	2300      	movs	r3, #0
 80045f8:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80045fa:	463b      	mov	r3, r7
 80045fc:	4619      	mov	r1, r3
 80045fe:	4806      	ldr	r0, [pc, #24]	; (8004618 <MX_TIM17_Init+0xe4>)
 8004600:	f00b fd6e 	bl	80100e0 <HAL_TIMEx_ConfigBreakDeadTime>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <MX_TIM17_Init+0xda>
	{
		Error_Handler();
 800460a:	f000 f999 	bl	8004940 <Error_Handler>
	}
	/* USER CODE BEGIN TIM17_Init 2 */

	/* USER CODE END TIM17_Init 2 */

}
 800460e:	bf00      	nop
 8004610:	3748      	adds	r7, #72	; 0x48
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	20000710 	.word	0x20000710
 800461c:	40014800 	.word	0x40014800

08004620 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8004624:	4b22      	ldr	r3, [pc, #136]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 8004626:	4a23      	ldr	r2, [pc, #140]	; (80046b4 <MX_USART1_UART_Init+0x94>)
 8004628:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800462a:	4b21      	ldr	r3, [pc, #132]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 800462c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004630:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004632:	4b1f      	ldr	r3, [pc, #124]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 8004634:	2200      	movs	r2, #0
 8004636:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8004638:	4b1d      	ldr	r3, [pc, #116]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 800463a:	2200      	movs	r2, #0
 800463c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800463e:	4b1c      	ldr	r3, [pc, #112]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 8004640:	2200      	movs	r2, #0
 8004642:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8004644:	4b1a      	ldr	r3, [pc, #104]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 8004646:	220c      	movs	r2, #12
 8004648:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800464a:	4b19      	ldr	r3, [pc, #100]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 800464c:	2200      	movs	r2, #0
 800464e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004650:	4b17      	ldr	r3, [pc, #92]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 8004652:	2200      	movs	r2, #0
 8004654:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004656:	4b16      	ldr	r3, [pc, #88]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 8004658:	2200      	movs	r2, #0
 800465a:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800465c:	4b14      	ldr	r3, [pc, #80]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 800465e:	2200      	movs	r2, #0
 8004660:	625a      	str	r2, [r3, #36]	; 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004662:	4b13      	ldr	r3, [pc, #76]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 8004664:	2200      	movs	r2, #0
 8004666:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8004668:	4811      	ldr	r0, [pc, #68]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 800466a:	f00b fdd5 	bl	8010218 <HAL_UART_Init>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d001      	beq.n	8004678 <MX_USART1_UART_Init+0x58>
	{
		Error_Handler();
 8004674:	f000 f964 	bl	8004940 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004678:	2100      	movs	r1, #0
 800467a:	480d      	ldr	r0, [pc, #52]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 800467c:	f00c ff03 	bl	8011486 <HAL_UARTEx_SetTxFifoThreshold>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d001      	beq.n	800468a <MX_USART1_UART_Init+0x6a>
	{
		Error_Handler();
 8004686:	f000 f95b 	bl	8004940 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800468a:	2100      	movs	r1, #0
 800468c:	4808      	ldr	r0, [pc, #32]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 800468e:	f00c ff38 	bl	8011502 <HAL_UARTEx_SetRxFifoThreshold>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d001      	beq.n	800469c <MX_USART1_UART_Init+0x7c>
	{
		Error_Handler();
 8004698:	f000 f952 	bl	8004940 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800469c:	4804      	ldr	r0, [pc, #16]	; (80046b0 <MX_USART1_UART_Init+0x90>)
 800469e:	f00c feb9 	bl	8011414 <HAL_UARTEx_DisableFifoMode>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d001      	beq.n	80046ac <MX_USART1_UART_Init+0x8c>
	{
		Error_Handler();
 80046a8:	f000 f94a 	bl	8004940 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80046ac:	bf00      	nop
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	2000075c 	.word	0x2000075c
 80046b4:	40013800 	.word	0x40013800

080046b8 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80046bc:	4b24      	ldr	r3, [pc, #144]	; (8004750 <MX_USART2_UART_Init+0x98>)
 80046be:	4a25      	ldr	r2, [pc, #148]	; (8004754 <MX_USART2_UART_Init+0x9c>)
 80046c0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 80046c2:	4b23      	ldr	r3, [pc, #140]	; (8004750 <MX_USART2_UART_Init+0x98>)
 80046c4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80046c8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80046ca:	4b21      	ldr	r3, [pc, #132]	; (8004750 <MX_USART2_UART_Init+0x98>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80046d0:	4b1f      	ldr	r3, [pc, #124]	; (8004750 <MX_USART2_UART_Init+0x98>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80046d6:	4b1e      	ldr	r3, [pc, #120]	; (8004750 <MX_USART2_UART_Init+0x98>)
 80046d8:	2200      	movs	r2, #0
 80046da:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80046dc:	4b1c      	ldr	r3, [pc, #112]	; (8004750 <MX_USART2_UART_Init+0x98>)
 80046de:	220c      	movs	r2, #12
 80046e0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80046e2:	4b1b      	ldr	r3, [pc, #108]	; (8004750 <MX_USART2_UART_Init+0x98>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80046e8:	4b19      	ldr	r3, [pc, #100]	; (8004750 <MX_USART2_UART_Init+0x98>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80046ee:	4b18      	ldr	r3, [pc, #96]	; (8004750 <MX_USART2_UART_Init+0x98>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80046f4:	4b16      	ldr	r3, [pc, #88]	; (8004750 <MX_USART2_UART_Init+0x98>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	625a      	str	r2, [r3, #36]	; 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80046fa:	4b15      	ldr	r3, [pc, #84]	; (8004750 <MX_USART2_UART_Init+0x98>)
 80046fc:	2210      	movs	r2, #16
 80046fe:	629a      	str	r2, [r3, #40]	; 0x28
	huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8004700:	4b13      	ldr	r3, [pc, #76]	; (8004750 <MX_USART2_UART_Init+0x98>)
 8004702:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004706:	63da      	str	r2, [r3, #60]	; 0x3c
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8004708:	4811      	ldr	r0, [pc, #68]	; (8004750 <MX_USART2_UART_Init+0x98>)
 800470a:	f00b fd85 	bl	8010218 <HAL_UART_Init>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d001      	beq.n	8004718 <MX_USART2_UART_Init+0x60>
	{
		Error_Handler();
 8004714:	f000 f914 	bl	8004940 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004718:	2100      	movs	r1, #0
 800471a:	480d      	ldr	r0, [pc, #52]	; (8004750 <MX_USART2_UART_Init+0x98>)
 800471c:	f00c feb3 	bl	8011486 <HAL_UARTEx_SetTxFifoThreshold>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <MX_USART2_UART_Init+0x72>
	{
		Error_Handler();
 8004726:	f000 f90b 	bl	8004940 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800472a:	2100      	movs	r1, #0
 800472c:	4808      	ldr	r0, [pc, #32]	; (8004750 <MX_USART2_UART_Init+0x98>)
 800472e:	f00c fee8 	bl	8011502 <HAL_UARTEx_SetRxFifoThreshold>
 8004732:	4603      	mov	r3, r0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d001      	beq.n	800473c <MX_USART2_UART_Init+0x84>
	{
		Error_Handler();
 8004738:	f000 f902 	bl	8004940 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800473c:	4804      	ldr	r0, [pc, #16]	; (8004750 <MX_USART2_UART_Init+0x98>)
 800473e:	f00c fe69 	bl	8011414 <HAL_UARTEx_DisableFifoMode>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d001      	beq.n	800474c <MX_USART2_UART_Init+0x94>
	{
		Error_Handler();
 8004748:	f000 f8fa 	bl	8004940 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800474c:	bf00      	nop
 800474e:	bd80      	pop	{r7, pc}
 8004750:	200007ec 	.word	0x200007ec
 8004754:	40004400 	.word	0x40004400

08004758 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 800475e:	4b0f      	ldr	r3, [pc, #60]	; (800479c <MX_DMA_Init+0x44>)
 8004760:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004762:	4a0e      	ldr	r2, [pc, #56]	; (800479c <MX_DMA_Init+0x44>)
 8004764:	f043 0304 	orr.w	r3, r3, #4
 8004768:	6493      	str	r3, [r2, #72]	; 0x48
 800476a:	4b0c      	ldr	r3, [pc, #48]	; (800479c <MX_DMA_Init+0x44>)
 800476c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800476e:	f003 0304 	and.w	r3, r3, #4
 8004772:	607b      	str	r3, [r7, #4]
 8004774:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8004776:	4b09      	ldr	r3, [pc, #36]	; (800479c <MX_DMA_Init+0x44>)
 8004778:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800477a:	4a08      	ldr	r2, [pc, #32]	; (800479c <MX_DMA_Init+0x44>)
 800477c:	f043 0301 	orr.w	r3, r3, #1
 8004780:	6493      	str	r3, [r2, #72]	; 0x48
 8004782:	4b06      	ldr	r3, [pc, #24]	; (800479c <MX_DMA_Init+0x44>)
 8004784:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	603b      	str	r3, [r7, #0]
 800478c:	683b      	ldr	r3, [r7, #0]

}
 800478e:	bf00      	nop
 8004790:	370c      	adds	r7, #12
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	40021000 	.word	0x40021000

080047a0 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b08c      	sub	sp, #48	; 0x30
 80047a4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047a6:	f107 031c 	add.w	r3, r7, #28
 80047aa:	2200      	movs	r2, #0
 80047ac:	601a      	str	r2, [r3, #0]
 80047ae:	605a      	str	r2, [r3, #4]
 80047b0:	609a      	str	r2, [r3, #8]
 80047b2:	60da      	str	r2, [r3, #12]
 80047b4:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80047b6:	4b5d      	ldr	r3, [pc, #372]	; (800492c <MX_GPIO_Init+0x18c>)
 80047b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ba:	4a5c      	ldr	r2, [pc, #368]	; (800492c <MX_GPIO_Init+0x18c>)
 80047bc:	f043 0310 	orr.w	r3, r3, #16
 80047c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047c2:	4b5a      	ldr	r3, [pc, #360]	; (800492c <MX_GPIO_Init+0x18c>)
 80047c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047c6:	f003 0310 	and.w	r3, r3, #16
 80047ca:	61bb      	str	r3, [r7, #24]
 80047cc:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80047ce:	4b57      	ldr	r3, [pc, #348]	; (800492c <MX_GPIO_Init+0x18c>)
 80047d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047d2:	4a56      	ldr	r2, [pc, #344]	; (800492c <MX_GPIO_Init+0x18c>)
 80047d4:	f043 0304 	orr.w	r3, r3, #4
 80047d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047da:	4b54      	ldr	r3, [pc, #336]	; (800492c <MX_GPIO_Init+0x18c>)
 80047dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047de:	f003 0304 	and.w	r3, r3, #4
 80047e2:	617b      	str	r3, [r7, #20]
 80047e4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80047e6:	4b51      	ldr	r3, [pc, #324]	; (800492c <MX_GPIO_Init+0x18c>)
 80047e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ea:	4a50      	ldr	r2, [pc, #320]	; (800492c <MX_GPIO_Init+0x18c>)
 80047ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047f2:	4b4e      	ldr	r3, [pc, #312]	; (800492c <MX_GPIO_Init+0x18c>)
 80047f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047fa:	613b      	str	r3, [r7, #16]
 80047fc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80047fe:	4b4b      	ldr	r3, [pc, #300]	; (800492c <MX_GPIO_Init+0x18c>)
 8004800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004802:	4a4a      	ldr	r2, [pc, #296]	; (800492c <MX_GPIO_Init+0x18c>)
 8004804:	f043 0301 	orr.w	r3, r3, #1
 8004808:	64d3      	str	r3, [r2, #76]	; 0x4c
 800480a:	4b48      	ldr	r3, [pc, #288]	; (800492c <MX_GPIO_Init+0x18c>)
 800480c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	60fb      	str	r3, [r7, #12]
 8004814:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004816:	4b45      	ldr	r3, [pc, #276]	; (800492c <MX_GPIO_Init+0x18c>)
 8004818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800481a:	4a44      	ldr	r2, [pc, #272]	; (800492c <MX_GPIO_Init+0x18c>)
 800481c:	f043 0302 	orr.w	r3, r3, #2
 8004820:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004822:	4b42      	ldr	r3, [pc, #264]	; (800492c <MX_GPIO_Init+0x18c>)
 8004824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	60bb      	str	r3, [r7, #8]
 800482c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800482e:	4b3f      	ldr	r3, [pc, #252]	; (800492c <MX_GPIO_Init+0x18c>)
 8004830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004832:	4a3e      	ldr	r2, [pc, #248]	; (800492c <MX_GPIO_Init+0x18c>)
 8004834:	f043 0308 	orr.w	r3, r3, #8
 8004838:	64d3      	str	r3, [r2, #76]	; 0x4c
 800483a:	4b3c      	ldr	r3, [pc, #240]	; (800492c <MX_GPIO_Init+0x18c>)
 800483c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800483e:	f003 0308 	and.w	r3, r3, #8
 8004842:	607b      	str	r3, [r7, #4]
 8004844:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, RX_EN_2_Pin|TX_EN_2_Pin|RX_EN_1_Pin|TX_EN_1_Pin
 8004846:	2200      	movs	r2, #0
 8004848:	f641 013c 	movw	r1, #6204	; 0x183c
 800484c:	4838      	ldr	r0, [pc, #224]	; (8004930 <MX_GPIO_Init+0x190>)
 800484e:	f003 f82f 	bl	80078b0 <HAL_GPIO_WritePin>
			|MIRA_EN_PWR_Pin|OCPEN_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, LORA_RST_Pin|LORA_NSS_Pin, GPIO_PIN_SET);
 8004852:	2201      	movs	r2, #1
 8004854:	2130      	movs	r1, #48	; 0x30
 8004856:	4837      	ldr	r0, [pc, #220]	; (8004934 <MX_GPIO_Init+0x194>)
 8004858:	f003 f82a 	bl	80078b0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 800485c:	2200      	movs	r2, #0
 800485e:	2178      	movs	r1, #120	; 0x78
 8004860:	4835      	ldr	r0, [pc, #212]	; (8004938 <MX_GPIO_Init+0x198>)
 8004862:	f003 f825 	bl	80078b0 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : RX_EN_2_Pin TX_EN_2_Pin RX_EN_1_Pin TX_EN_1_Pin
                           MIRA_EN_PWR_Pin OCPEN_Pin */
	GPIO_InitStruct.Pin = RX_EN_2_Pin|TX_EN_2_Pin|RX_EN_1_Pin|TX_EN_1_Pin
 8004866:	f641 033c 	movw	r3, #6204	; 0x183c
 800486a:	61fb      	str	r3, [r7, #28]
			|MIRA_EN_PWR_Pin|OCPEN_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800486c:	2301      	movs	r3, #1
 800486e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004870:	2300      	movs	r3, #0
 8004872:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004874:	2300      	movs	r3, #0
 8004876:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004878:	f107 031c 	add.w	r3, r7, #28
 800487c:	4619      	mov	r1, r3
 800487e:	482c      	ldr	r0, [pc, #176]	; (8004930 <MX_GPIO_Init+0x190>)
 8004880:	f002 fd7a 	bl	8007378 <HAL_GPIO_Init>

	/*Configure GPIO pin : CHG_INT_Pin */
	GPIO_InitStruct.Pin = CHG_INT_Pin;
 8004884:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004888:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800488a:	2300      	movs	r3, #0
 800488c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800488e:	2300      	movs	r3, #0
 8004890:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(CHG_INT_GPIO_Port, &GPIO_InitStruct);
 8004892:	f107 031c 	add.w	r3, r7, #28
 8004896:	4619      	mov	r1, r3
 8004898:	4826      	ldr	r0, [pc, #152]	; (8004934 <MX_GPIO_Init+0x194>)
 800489a:	f002 fd6d 	bl	8007378 <HAL_GPIO_Init>

	/*Configure GPIO pins : LORA_DIG0_Pin CARD_DETECT_Pin */
	GPIO_InitStruct.Pin = LORA_DIG0_Pin|CARD_DETECT_Pin;
 800489e:	f248 0302 	movw	r3, #32770	; 0x8002
 80048a2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048a4:	2300      	movs	r3, #0
 80048a6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a8:	2300      	movs	r3, #0
 80048aa:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ac:	f107 031c 	add.w	r3, r7, #28
 80048b0:	4619      	mov	r1, r3
 80048b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048b6:	f002 fd5f 	bl	8007378 <HAL_GPIO_Init>

	/*Configure GPIO pins : LORA_RST_Pin LORA_NSS_Pin */
	GPIO_InitStruct.Pin = LORA_RST_Pin|LORA_NSS_Pin;
 80048ba:	2330      	movs	r3, #48	; 0x30
 80048bc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048be:	2301      	movs	r3, #1
 80048c0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048c2:	2300      	movs	r3, #0
 80048c4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048c6:	2300      	movs	r3, #0
 80048c8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048ca:	f107 031c 	add.w	r3, r7, #28
 80048ce:	4619      	mov	r1, r3
 80048d0:	4818      	ldr	r0, [pc, #96]	; (8004934 <MX_GPIO_Init+0x194>)
 80048d2:	f002 fd51 	bl	8007378 <HAL_GPIO_Init>

	/*Configure GPIO pin : OCPFAULT_Pin */
	GPIO_InitStruct.Pin = OCPFAULT_Pin;
 80048d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048da:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048dc:	2300      	movs	r3, #0
 80048de:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048e0:	2301      	movs	r3, #1
 80048e2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(OCPFAULT_GPIO_Port, &GPIO_InitStruct);
 80048e4:	f107 031c 	add.w	r3, r7, #28
 80048e8:	4619      	mov	r1, r3
 80048ea:	4811      	ldr	r0, [pc, #68]	; (8004930 <MX_GPIO_Init+0x190>)
 80048ec:	f002 fd44 	bl	8007378 <HAL_GPIO_Init>

	/*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED3_Pin */
	GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
 80048f0:	2378      	movs	r3, #120	; 0x78
 80048f2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048f4:	2301      	movs	r3, #1
 80048f6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048f8:	2300      	movs	r3, #0
 80048fa:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048fc:	2300      	movs	r3, #0
 80048fe:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004900:	f107 031c 	add.w	r3, r7, #28
 8004904:	4619      	mov	r1, r3
 8004906:	480c      	ldr	r0, [pc, #48]	; (8004938 <MX_GPIO_Init+0x198>)
 8004908:	f002 fd36 	bl	8007378 <HAL_GPIO_Init>

	/*Configure GPIO pin : POWERGOOD_Pin */
	GPIO_InitStruct.Pin = POWERGOOD_Pin;
 800490c:	2320      	movs	r3, #32
 800490e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004910:	2300      	movs	r3, #0
 8004912:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004914:	2300      	movs	r3, #0
 8004916:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(POWERGOOD_GPIO_Port, &GPIO_InitStruct);
 8004918:	f107 031c 	add.w	r3, r7, #28
 800491c:	4619      	mov	r1, r3
 800491e:	4807      	ldr	r0, [pc, #28]	; (800493c <MX_GPIO_Init+0x19c>)
 8004920:	f002 fd2a 	bl	8007378 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8004924:	bf00      	nop
 8004926:	3730      	adds	r7, #48	; 0x30
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	40021000 	.word	0x40021000
 8004930:	48001000 	.word	0x48001000
 8004934:	48000800 	.word	0x48000800
 8004938:	48000c00 	.word	0x48000c00
 800493c:	48000400 	.word	0x48000400

08004940 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004944:	b672      	cpsid	i
}
 8004946:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	printf("Error_Handler() called");
 8004948:	4801      	ldr	r0, [pc, #4]	; (8004950 <Error_Handler+0x10>)
 800494a:	f015 f86b 	bl	8019a24 <iprintf>
	while (1)
 800494e:	e7fe      	b.n	800494e <Error_Handler+0xe>
 8004950:	0801c178 	.word	0x0801c178

08004954 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800495a:	4b0f      	ldr	r3, [pc, #60]	; (8004998 <HAL_MspInit+0x44>)
 800495c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800495e:	4a0e      	ldr	r2, [pc, #56]	; (8004998 <HAL_MspInit+0x44>)
 8004960:	f043 0301 	orr.w	r3, r3, #1
 8004964:	6613      	str	r3, [r2, #96]	; 0x60
 8004966:	4b0c      	ldr	r3, [pc, #48]	; (8004998 <HAL_MspInit+0x44>)
 8004968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800496a:	f003 0301 	and.w	r3, r3, #1
 800496e:	607b      	str	r3, [r7, #4]
 8004970:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004972:	4b09      	ldr	r3, [pc, #36]	; (8004998 <HAL_MspInit+0x44>)
 8004974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004976:	4a08      	ldr	r2, [pc, #32]	; (8004998 <HAL_MspInit+0x44>)
 8004978:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800497c:	6593      	str	r3, [r2, #88]	; 0x58
 800497e:	4b06      	ldr	r3, [pc, #24]	; (8004998 <HAL_MspInit+0x44>)
 8004980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004986:	603b      	str	r3, [r7, #0]
 8004988:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800498a:	bf00      	nop
 800498c:	370c      	adds	r7, #12
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	40021000 	.word	0x40021000

0800499c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b0ae      	sub	sp, #184	; 0xb8
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049a4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80049a8:	2200      	movs	r2, #0
 80049aa:	601a      	str	r2, [r3, #0]
 80049ac:	605a      	str	r2, [r3, #4]
 80049ae:	609a      	str	r2, [r3, #8]
 80049b0:	60da      	str	r2, [r3, #12]
 80049b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80049b4:	f107 0310 	add.w	r3, r7, #16
 80049b8:	2294      	movs	r2, #148	; 0x94
 80049ba:	2100      	movs	r1, #0
 80049bc:	4618      	mov	r0, r3
 80049be:	f014 fadf 	bl	8018f80 <memset>
  if(hi2c->Instance==I2C1)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a21      	ldr	r2, [pc, #132]	; (8004a4c <HAL_I2C_MspInit+0xb0>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d13a      	bne.n	8004a42 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80049cc:	2340      	movs	r3, #64	; 0x40
 80049ce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80049d0:	2300      	movs	r3, #0
 80049d2:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049d4:	f107 0310 	add.w	r3, r7, #16
 80049d8:	4618      	mov	r0, r3
 80049da:	f006 faed 	bl	800afb8 <HAL_RCCEx_PeriphCLKConfig>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d001      	beq.n	80049e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80049e4:	f7ff ffac 	bl	8004940 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049e8:	4b19      	ldr	r3, [pc, #100]	; (8004a50 <HAL_I2C_MspInit+0xb4>)
 80049ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ec:	4a18      	ldr	r2, [pc, #96]	; (8004a50 <HAL_I2C_MspInit+0xb4>)
 80049ee:	f043 0302 	orr.w	r3, r3, #2
 80049f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049f4:	4b16      	ldr	r3, [pc, #88]	; (8004a50 <HAL_I2C_MspInit+0xb4>)
 80049f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049f8:	f003 0302 	and.w	r3, r3, #2
 80049fc:	60fb      	str	r3, [r7, #12]
 80049fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004a00:	23c0      	movs	r3, #192	; 0xc0
 8004a02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a06:	2312      	movs	r3, #18
 8004a08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a12:	2303      	movs	r3, #3
 8004a14:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004a18:	2304      	movs	r3, #4
 8004a1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a1e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004a22:	4619      	mov	r1, r3
 8004a24:	480b      	ldr	r0, [pc, #44]	; (8004a54 <HAL_I2C_MspInit+0xb8>)
 8004a26:	f002 fca7 	bl	8007378 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004a2a:	4b09      	ldr	r3, [pc, #36]	; (8004a50 <HAL_I2C_MspInit+0xb4>)
 8004a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a2e:	4a08      	ldr	r2, [pc, #32]	; (8004a50 <HAL_I2C_MspInit+0xb4>)
 8004a30:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a34:	6593      	str	r3, [r2, #88]	; 0x58
 8004a36:	4b06      	ldr	r3, [pc, #24]	; (8004a50 <HAL_I2C_MspInit+0xb4>)
 8004a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a3e:	60bb      	str	r3, [r7, #8]
 8004a40:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004a42:	bf00      	nop
 8004a44:	37b8      	adds	r7, #184	; 0xb8
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	40005400 	.word	0x40005400
 8004a50:	40021000 	.word	0x40021000
 8004a54:	48000400 	.word	0x48000400

08004a58 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a0a      	ldr	r2, [pc, #40]	; (8004a90 <HAL_I2C_MspDeInit+0x38>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d10d      	bne.n	8004a86 <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8004a6a:	4b0a      	ldr	r3, [pc, #40]	; (8004a94 <HAL_I2C_MspDeInit+0x3c>)
 8004a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a6e:	4a09      	ldr	r2, [pc, #36]	; (8004a94 <HAL_I2C_MspDeInit+0x3c>)
 8004a70:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004a74:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8004a76:	2140      	movs	r1, #64	; 0x40
 8004a78:	4807      	ldr	r0, [pc, #28]	; (8004a98 <HAL_I2C_MspDeInit+0x40>)
 8004a7a:	f002 fe0f 	bl	800769c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8004a7e:	2180      	movs	r1, #128	; 0x80
 8004a80:	4805      	ldr	r0, [pc, #20]	; (8004a98 <HAL_I2C_MspDeInit+0x40>)
 8004a82:	f002 fe0b 	bl	800769c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8004a86:	bf00      	nop
 8004a88:	3708      	adds	r7, #8
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	40005400 	.word	0x40005400
 8004a94:	40021000 	.word	0x40021000
 8004a98:	48000400 	.word	0x48000400

08004a9c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b0b0      	sub	sp, #192	; 0xc0
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aa4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	601a      	str	r2, [r3, #0]
 8004aac:	605a      	str	r2, [r3, #4]
 8004aae:	609a      	str	r2, [r3, #8]
 8004ab0:	60da      	str	r2, [r3, #12]
 8004ab2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ab4:	f107 0318 	add.w	r3, r7, #24
 8004ab8:	2294      	movs	r2, #148	; 0x94
 8004aba:	2100      	movs	r1, #0
 8004abc:	4618      	mov	r0, r3
 8004abe:	f014 fa5f 	bl	8018f80 <memset>
  if(hsd->Instance==SDMMC1)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a33      	ldr	r2, [pc, #204]	; (8004b94 <HAL_SD_MspInit+0xf8>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d15e      	bne.n	8004b8a <HAL_SD_MspInit+0xee>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 8004acc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004ad0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_HSI48;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ad8:	f107 0318 	add.w	r3, r7, #24
 8004adc:	4618      	mov	r0, r3
 8004ade:	f006 fa6b 	bl	800afb8 <HAL_RCCEx_PeriphCLKConfig>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d001      	beq.n	8004aec <HAL_SD_MspInit+0x50>
    {
      Error_Handler();
 8004ae8:	f7ff ff2a 	bl	8004940 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8004aec:	4b2a      	ldr	r3, [pc, #168]	; (8004b98 <HAL_SD_MspInit+0xfc>)
 8004aee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004af0:	4a29      	ldr	r2, [pc, #164]	; (8004b98 <HAL_SD_MspInit+0xfc>)
 8004af2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004af6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004af8:	4b27      	ldr	r3, [pc, #156]	; (8004b98 <HAL_SD_MspInit+0xfc>)
 8004afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004afc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b00:	617b      	str	r3, [r7, #20]
 8004b02:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b04:	4b24      	ldr	r3, [pc, #144]	; (8004b98 <HAL_SD_MspInit+0xfc>)
 8004b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b08:	4a23      	ldr	r2, [pc, #140]	; (8004b98 <HAL_SD_MspInit+0xfc>)
 8004b0a:	f043 0304 	orr.w	r3, r3, #4
 8004b0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b10:	4b21      	ldr	r3, [pc, #132]	; (8004b98 <HAL_SD_MspInit+0xfc>)
 8004b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b14:	f003 0304 	and.w	r3, r3, #4
 8004b18:	613b      	str	r3, [r7, #16]
 8004b1a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b1c:	4b1e      	ldr	r3, [pc, #120]	; (8004b98 <HAL_SD_MspInit+0xfc>)
 8004b1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b20:	4a1d      	ldr	r2, [pc, #116]	; (8004b98 <HAL_SD_MspInit+0xfc>)
 8004b22:	f043 0308 	orr.w	r3, r3, #8
 8004b26:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b28:	4b1b      	ldr	r3, [pc, #108]	; (8004b98 <HAL_SD_MspInit+0xfc>)
 8004b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b2c:	f003 0308 	and.w	r3, r3, #8
 8004b30:	60fb      	str	r3, [r7, #12]
 8004b32:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004b34:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8004b38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b3c:	2302      	movs	r3, #2
 8004b3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b42:	2300      	movs	r3, #0
 8004b44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004b4e:	230c      	movs	r3, #12
 8004b50:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b54:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004b58:	4619      	mov	r1, r3
 8004b5a:	4810      	ldr	r0, [pc, #64]	; (8004b9c <HAL_SD_MspInit+0x100>)
 8004b5c:	f002 fc0c 	bl	8007378 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004b60:	2304      	movs	r3, #4
 8004b62:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b66:	2302      	movs	r3, #2
 8004b68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b72:	2303      	movs	r3, #3
 8004b74:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004b78:	230c      	movs	r3, #12
 8004b7a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b7e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004b82:	4619      	mov	r1, r3
 8004b84:	4806      	ldr	r0, [pc, #24]	; (8004ba0 <HAL_SD_MspInit+0x104>)
 8004b86:	f002 fbf7 	bl	8007378 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8004b8a:	bf00      	nop
 8004b8c:	37c0      	adds	r7, #192	; 0xc0
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	50062400 	.word	0x50062400
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	48000800 	.word	0x48000800
 8004ba0:	48000c00 	.word	0x48000c00

08004ba4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b08a      	sub	sp, #40	; 0x28
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bac:	f107 0314 	add.w	r3, r7, #20
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	601a      	str	r2, [r3, #0]
 8004bb4:	605a      	str	r2, [r3, #4]
 8004bb6:	609a      	str	r2, [r3, #8]
 8004bb8:	60da      	str	r2, [r3, #12]
 8004bba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a17      	ldr	r2, [pc, #92]	; (8004c20 <HAL_SPI_MspInit+0x7c>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d128      	bne.n	8004c18 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004bc6:	4b17      	ldr	r3, [pc, #92]	; (8004c24 <HAL_SPI_MspInit+0x80>)
 8004bc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bca:	4a16      	ldr	r2, [pc, #88]	; (8004c24 <HAL_SPI_MspInit+0x80>)
 8004bcc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004bd0:	6613      	str	r3, [r2, #96]	; 0x60
 8004bd2:	4b14      	ldr	r3, [pc, #80]	; (8004c24 <HAL_SPI_MspInit+0x80>)
 8004bd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bda:	613b      	str	r3, [r7, #16]
 8004bdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bde:	4b11      	ldr	r3, [pc, #68]	; (8004c24 <HAL_SPI_MspInit+0x80>)
 8004be0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be2:	4a10      	ldr	r2, [pc, #64]	; (8004c24 <HAL_SPI_MspInit+0x80>)
 8004be4:	f043 0301 	orr.w	r3, r3, #1
 8004be8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bea:	4b0e      	ldr	r3, [pc, #56]	; (8004c24 <HAL_SPI_MspInit+0x80>)
 8004bec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	60fb      	str	r3, [r7, #12]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|LORA0_SCK_Pin|LORA0_MISO_Pin|LORA0_MOSI_Pin;
 8004bf6:	23f0      	movs	r3, #240	; 0xf0
 8004bf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c02:	2303      	movs	r3, #3
 8004c04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004c06:	2305      	movs	r3, #5
 8004c08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c0a:	f107 0314 	add.w	r3, r7, #20
 8004c0e:	4619      	mov	r1, r3
 8004c10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c14:	f002 fbb0 	bl	8007378 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004c18:	bf00      	nop
 8004c1a:	3728      	adds	r7, #40	; 0x28
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	40013000 	.word	0x40013000
 8004c24:	40021000 	.word	0x40021000

08004c28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a0a      	ldr	r2, [pc, #40]	; (8004c60 <HAL_TIM_Base_MspInit+0x38>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d10b      	bne.n	8004c52 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8004c3a:	4b0a      	ldr	r3, [pc, #40]	; (8004c64 <HAL_TIM_Base_MspInit+0x3c>)
 8004c3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c3e:	4a09      	ldr	r2, [pc, #36]	; (8004c64 <HAL_TIM_Base_MspInit+0x3c>)
 8004c40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c44:	6613      	str	r3, [r2, #96]	; 0x60
 8004c46:	4b07      	ldr	r3, [pc, #28]	; (8004c64 <HAL_TIM_Base_MspInit+0x3c>)
 8004c48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c4e:	60fb      	str	r3, [r7, #12]
 8004c50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8004c52:	bf00      	nop
 8004c54:	3714      	adds	r7, #20
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	40014800 	.word	0x40014800
 8004c64:	40021000 	.word	0x40021000

08004c68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b0b0      	sub	sp, #192	; 0xc0
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c70:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004c74:	2200      	movs	r2, #0
 8004c76:	601a      	str	r2, [r3, #0]
 8004c78:	605a      	str	r2, [r3, #4]
 8004c7a:	609a      	str	r2, [r3, #8]
 8004c7c:	60da      	str	r2, [r3, #12]
 8004c7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c80:	f107 0318 	add.w	r3, r7, #24
 8004c84:	2294      	movs	r2, #148	; 0x94
 8004c86:	2100      	movs	r1, #0
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f014 f979 	bl	8018f80 <memset>
  if(huart->Instance==USART1)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a6c      	ldr	r2, [pc, #432]	; (8004e44 <HAL_UART_MspInit+0x1dc>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	f040 8090 	bne.w	8004dba <HAL_UART_MspInit+0x152>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ca2:	f107 0318 	add.w	r3, r7, #24
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f006 f986 	bl	800afb8 <HAL_RCCEx_PeriphCLKConfig>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d001      	beq.n	8004cb6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004cb2:	f7ff fe45 	bl	8004940 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004cb6:	4b64      	ldr	r3, [pc, #400]	; (8004e48 <HAL_UART_MspInit+0x1e0>)
 8004cb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cba:	4a63      	ldr	r2, [pc, #396]	; (8004e48 <HAL_UART_MspInit+0x1e0>)
 8004cbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004cc0:	6613      	str	r3, [r2, #96]	; 0x60
 8004cc2:	4b61      	ldr	r3, [pc, #388]	; (8004e48 <HAL_UART_MspInit+0x1e0>)
 8004cc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cca:	617b      	str	r3, [r7, #20]
 8004ccc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cce:	4b5e      	ldr	r3, [pc, #376]	; (8004e48 <HAL_UART_MspInit+0x1e0>)
 8004cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cd2:	4a5d      	ldr	r2, [pc, #372]	; (8004e48 <HAL_UART_MspInit+0x1e0>)
 8004cd4:	f043 0301 	orr.w	r3, r3, #1
 8004cd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004cda:	4b5b      	ldr	r3, [pc, #364]	; (8004e48 <HAL_UART_MspInit+0x1e0>)
 8004cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	613b      	str	r3, [r7, #16]
 8004ce4:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8004ce6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004cea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cee:	2302      	movs	r3, #2
 8004cf0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004d00:	2307      	movs	r3, #7
 8004d02:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d06:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004d0a:	4619      	mov	r1, r3
 8004d0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d10:	f002 fb32 	bl	8007378 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8004d14:	4b4d      	ldr	r3, [pc, #308]	; (8004e4c <HAL_UART_MspInit+0x1e4>)
 8004d16:	4a4e      	ldr	r2, [pc, #312]	; (8004e50 <HAL_UART_MspInit+0x1e8>)
 8004d18:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004d1a:	4b4c      	ldr	r3, [pc, #304]	; (8004e4c <HAL_UART_MspInit+0x1e4>)
 8004d1c:	2218      	movs	r2, #24
 8004d1e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d20:	4b4a      	ldr	r3, [pc, #296]	; (8004e4c <HAL_UART_MspInit+0x1e4>)
 8004d22:	2200      	movs	r2, #0
 8004d24:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d26:	4b49      	ldr	r3, [pc, #292]	; (8004e4c <HAL_UART_MspInit+0x1e4>)
 8004d28:	2200      	movs	r2, #0
 8004d2a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d2c:	4b47      	ldr	r3, [pc, #284]	; (8004e4c <HAL_UART_MspInit+0x1e4>)
 8004d2e:	2280      	movs	r2, #128	; 0x80
 8004d30:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d32:	4b46      	ldr	r3, [pc, #280]	; (8004e4c <HAL_UART_MspInit+0x1e4>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d38:	4b44      	ldr	r3, [pc, #272]	; (8004e4c <HAL_UART_MspInit+0x1e4>)
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004d3e:	4b43      	ldr	r3, [pc, #268]	; (8004e4c <HAL_UART_MspInit+0x1e4>)
 8004d40:	2200      	movs	r2, #0
 8004d42:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004d44:	4b41      	ldr	r3, [pc, #260]	; (8004e4c <HAL_UART_MspInit+0x1e4>)
 8004d46:	2200      	movs	r2, #0
 8004d48:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004d4a:	4840      	ldr	r0, [pc, #256]	; (8004e4c <HAL_UART_MspInit+0x1e4>)
 8004d4c:	f001 ffe6 	bl	8006d1c <HAL_DMA_Init>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8004d56:	f7ff fdf3 	bl	8004940 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a3b      	ldr	r2, [pc, #236]	; (8004e4c <HAL_UART_MspInit+0x1e4>)
 8004d5e:	67da      	str	r2, [r3, #124]	; 0x7c
 8004d60:	4a3a      	ldr	r2, [pc, #232]	; (8004e4c <HAL_UART_MspInit+0x1e4>)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8004d66:	4b3b      	ldr	r3, [pc, #236]	; (8004e54 <HAL_UART_MspInit+0x1ec>)
 8004d68:	4a3b      	ldr	r2, [pc, #236]	; (8004e58 <HAL_UART_MspInit+0x1f0>)
 8004d6a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004d6c:	4b39      	ldr	r3, [pc, #228]	; (8004e54 <HAL_UART_MspInit+0x1ec>)
 8004d6e:	2219      	movs	r2, #25
 8004d70:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d72:	4b38      	ldr	r3, [pc, #224]	; (8004e54 <HAL_UART_MspInit+0x1ec>)
 8004d74:	2210      	movs	r2, #16
 8004d76:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d78:	4b36      	ldr	r3, [pc, #216]	; (8004e54 <HAL_UART_MspInit+0x1ec>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004d7e:	4b35      	ldr	r3, [pc, #212]	; (8004e54 <HAL_UART_MspInit+0x1ec>)
 8004d80:	2280      	movs	r2, #128	; 0x80
 8004d82:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d84:	4b33      	ldr	r3, [pc, #204]	; (8004e54 <HAL_UART_MspInit+0x1ec>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d8a:	4b32      	ldr	r3, [pc, #200]	; (8004e54 <HAL_UART_MspInit+0x1ec>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004d90:	4b30      	ldr	r3, [pc, #192]	; (8004e54 <HAL_UART_MspInit+0x1ec>)
 8004d92:	2200      	movs	r2, #0
 8004d94:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004d96:	4b2f      	ldr	r3, [pc, #188]	; (8004e54 <HAL_UART_MspInit+0x1ec>)
 8004d98:	2200      	movs	r2, #0
 8004d9a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004d9c:	482d      	ldr	r0, [pc, #180]	; (8004e54 <HAL_UART_MspInit+0x1ec>)
 8004d9e:	f001 ffbd 	bl	8006d1c <HAL_DMA_Init>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d001      	beq.n	8004dac <HAL_UART_MspInit+0x144>
    {
      Error_Handler();
 8004da8:	f7ff fdca 	bl	8004940 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a29      	ldr	r2, [pc, #164]	; (8004e54 <HAL_UART_MspInit+0x1ec>)
 8004db0:	679a      	str	r2, [r3, #120]	; 0x78
 8004db2:	4a28      	ldr	r2, [pc, #160]	; (8004e54 <HAL_UART_MspInit+0x1ec>)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004db8:	e040      	b.n	8004e3c <HAL_UART_MspInit+0x1d4>
  else if(huart->Instance==USART2)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a27      	ldr	r2, [pc, #156]	; (8004e5c <HAL_UART_MspInit+0x1f4>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d13b      	bne.n	8004e3c <HAL_UART_MspInit+0x1d4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004dcc:	f107 0318 	add.w	r3, r7, #24
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f006 f8f1 	bl	800afb8 <HAL_RCCEx_PeriphCLKConfig>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d001      	beq.n	8004de0 <HAL_UART_MspInit+0x178>
      Error_Handler();
 8004ddc:	f7ff fdb0 	bl	8004940 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004de0:	4b19      	ldr	r3, [pc, #100]	; (8004e48 <HAL_UART_MspInit+0x1e0>)
 8004de2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004de4:	4a18      	ldr	r2, [pc, #96]	; (8004e48 <HAL_UART_MspInit+0x1e0>)
 8004de6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004dea:	6593      	str	r3, [r2, #88]	; 0x58
 8004dec:	4b16      	ldr	r3, [pc, #88]	; (8004e48 <HAL_UART_MspInit+0x1e0>)
 8004dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004df4:	60fb      	str	r3, [r7, #12]
 8004df6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004df8:	4b13      	ldr	r3, [pc, #76]	; (8004e48 <HAL_UART_MspInit+0x1e0>)
 8004dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dfc:	4a12      	ldr	r2, [pc, #72]	; (8004e48 <HAL_UART_MspInit+0x1e0>)
 8004dfe:	f043 0301 	orr.w	r3, r3, #1
 8004e02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e04:	4b10      	ldr	r3, [pc, #64]	; (8004e48 <HAL_UART_MspInit+0x1e0>)
 8004e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e08:	f003 0301 	and.w	r3, r3, #1
 8004e0c:	60bb      	str	r3, [r7, #8]
 8004e0e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 8004e10:	230c      	movs	r3, #12
 8004e12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e16:	2302      	movs	r3, #2
 8004e18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e22:	2303      	movs	r3, #3
 8004e24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004e28:	2307      	movs	r3, #7
 8004e2a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e2e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004e32:	4619      	mov	r1, r3
 8004e34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e38:	f002 fa9e 	bl	8007378 <HAL_GPIO_Init>
}
 8004e3c:	bf00      	nop
 8004e3e:	37c0      	adds	r7, #192	; 0xc0
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	40013800 	.word	0x40013800
 8004e48:	40021000 	.word	0x40021000
 8004e4c:	2000087c 	.word	0x2000087c
 8004e50:	40020008 	.word	0x40020008
 8004e54:	200008dc 	.word	0x200008dc
 8004e58:	4002001c 	.word	0x4002001c
 8004e5c:	40004400 	.word	0x40004400

08004e60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8004e64:	f005 ffcc 	bl	800ae00 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8004e68:	e7fe      	b.n	8004e68 <NMI_Handler+0x8>

08004e6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e6e:	e7fe      	b.n	8004e6e <HardFault_Handler+0x4>

08004e70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e70:	b480      	push	{r7}
 8004e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e74:	e7fe      	b.n	8004e74 <MemManage_Handler+0x4>

08004e76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e76:	b480      	push	{r7}
 8004e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e7a:	e7fe      	b.n	8004e7a <BusFault_Handler+0x4>

08004e7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e80:	e7fe      	b.n	8004e80 <UsageFault_Handler+0x4>

08004e82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e82:	b480      	push	{r7}
 8004e84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e86:	bf00      	nop
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e94:	bf00      	nop
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr

08004e9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ea2:	bf00      	nop
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr

08004eac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004eb0:	f001 fdde 	bl	8006a70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004eb4:	bf00      	nop
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004ebc:	4802      	ldr	r0, [pc, #8]	; (8004ec8 <DMA1_Channel1_IRQHandler+0x10>)
 8004ebe:	f002 f90b 	bl	80070d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004ec2:	bf00      	nop
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	2000087c 	.word	0x2000087c

08004ecc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004ed0:	4802      	ldr	r0, [pc, #8]	; (8004edc <DMA1_Channel2_IRQHandler+0x10>)
 8004ed2:	f002 f901 	bl	80070d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004ed6:	bf00      	nop
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	200008dc 	.word	0x200008dc

08004ee0 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	if (tick) {tick--;}
 8004ee4:	4b0e      	ldr	r3, [pc, #56]	; (8004f20 <TIM1_TRG_COM_TIM17_IRQHandler+0x40>)
 8004ee6:	781b      	ldrb	r3, [r3, #0]
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d006      	beq.n	8004efc <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>
 8004eee:	4b0c      	ldr	r3, [pc, #48]	; (8004f20 <TIM1_TRG_COM_TIM17_IRQHandler+0x40>)
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	b2da      	uxtb	r2, r3
 8004ef8:	4b09      	ldr	r3, [pc, #36]	; (8004f20 <TIM1_TRG_COM_TIM17_IRQHandler+0x40>)
 8004efa:	701a      	strb	r2, [r3, #0]
	if (tickGPS) {tickGPS--;}
 8004efc:	4b09      	ldr	r3, [pc, #36]	; (8004f24 <TIM1_TRG_COM_TIM17_IRQHandler+0x44>)
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d006      	beq.n	8004f14 <TIM1_TRG_COM_TIM17_IRQHandler+0x34>
 8004f06:	4b07      	ldr	r3, [pc, #28]	; (8004f24 <TIM1_TRG_COM_TIM17_IRQHandler+0x44>)
 8004f08:	781b      	ldrb	r3, [r3, #0]
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	b2da      	uxtb	r2, r3
 8004f10:	4b04      	ldr	r3, [pc, #16]	; (8004f24 <TIM1_TRG_COM_TIM17_IRQHandler+0x44>)
 8004f12:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8004f14:	4804      	ldr	r0, [pc, #16]	; (8004f28 <TIM1_TRG_COM_TIM17_IRQHandler+0x48>)
 8004f16:	f00a fba8 	bl	800f66a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8004f1a:	bf00      	nop
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	20000f88 	.word	0x20000f88
 8004f24:	20000f89 	.word	0x20000f89
 8004f28:	20000710 	.word	0x20000710

08004f2c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	af00      	add	r7, sp, #0
//		if (mira_rxBuffer == mira_rxBuffer1) {mira_rxBuffer = mira_rxBuffer2;}
//		else {mira_rxBuffer = mira_rxBuffer1;}
//		HAL_GPIO_TogglePin (LED1_GPIO_Port, LED1_Pin);
//	}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004f30:	4802      	ldr	r0, [pc, #8]	; (8004f3c <USART1_IRQHandler+0x10>)
 8004f32:	f00b f9c1 	bl	80102b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004f36:	bf00      	nop
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	2000075c 	.word	0x2000075c

08004f40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	char c = huart2.Instance->RDR;
 8004f46:	4b22      	ldr	r3, [pc, #136]	; (8004fd0 <USART2_IRQHandler+0x90>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	71fb      	strb	r3, [r7, #7]
	if (gps_rxBufferPos < gps_RXBUFSIZE - 1)
 8004f50:	4b20      	ldr	r3, [pc, #128]	; (8004fd4 <USART2_IRQHandler+0x94>)
 8004f52:	781b      	ldrb	r3, [r3, #0]
	{ gps_rxBuffer[gps_rxBufferPos++] = (uint8_t) c; }
 8004f54:	4b20      	ldr	r3, [pc, #128]	; (8004fd8 <USART2_IRQHandler+0x98>)
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	4b1e      	ldr	r3, [pc, #120]	; (8004fd4 <USART2_IRQHandler+0x94>)
 8004f5a:	781b      	ldrb	r3, [r3, #0]
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	1c59      	adds	r1, r3, #1
 8004f60:	b2c8      	uxtb	r0, r1
 8004f62:	491c      	ldr	r1, [pc, #112]	; (8004fd4 <USART2_IRQHandler+0x94>)
 8004f64:	7008      	strb	r0, [r1, #0]
 8004f66:	4413      	add	r3, r2
 8004f68:	79fa      	ldrb	r2, [r7, #7]
 8004f6a:	701a      	strb	r2, [r3, #0]

	if ((c == '\n') && (gps_send_ready))// && (tickGPS == 0))// && (tickGPS == 0)) //(c == '\r') ||
 8004f6c:	79fb      	ldrb	r3, [r7, #7]
 8004f6e:	2b0a      	cmp	r3, #10
 8004f70:	d126      	bne.n	8004fc0 <USART2_IRQHandler+0x80>
 8004f72:	4b1a      	ldr	r3, [pc, #104]	; (8004fdc <USART2_IRQHandler+0x9c>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d022      	beq.n	8004fc0 <USART2_IRQHandler+0x80>
	{
		//tickGPS = 1;
		gps_rxBuffer[gps_rxBufferPos] = 0;
 8004f7a:	4b17      	ldr	r3, [pc, #92]	; (8004fd8 <USART2_IRQHandler+0x98>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a15      	ldr	r2, [pc, #84]	; (8004fd4 <USART2_IRQHandler+0x94>)
 8004f80:	7812      	ldrb	r2, [r2, #0]
 8004f82:	b2d2      	uxtb	r2, r2
 8004f84:	4413      	add	r3, r2
 8004f86:	2200      	movs	r2, #0
 8004f88:	701a      	strb	r2, [r3, #0]
		gps_data_ready |= 1;
 8004f8a:	4b15      	ldr	r3, [pc, #84]	; (8004fe0 <USART2_IRQHandler+0xa0>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f043 0301 	orr.w	r3, r3, #1
 8004f92:	4a13      	ldr	r2, [pc, #76]	; (8004fe0 <USART2_IRQHandler+0xa0>)
 8004f94:	6013      	str	r3, [r2, #0]
		gps_send_ready ^= 1;
 8004f96:	4b11      	ldr	r3, [pc, #68]	; (8004fdc <USART2_IRQHandler+0x9c>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f083 0301 	eor.w	r3, r3, #1
 8004f9e:	4a0f      	ldr	r2, [pc, #60]	; (8004fdc <USART2_IRQHandler+0x9c>)
 8004fa0:	6013      	str	r3, [r2, #0]
		gps_rxBufferPos = 0;
 8004fa2:	4b0c      	ldr	r3, [pc, #48]	; (8004fd4 <USART2_IRQHandler+0x94>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	701a      	strb	r2, [r3, #0]
		if (gps_rxBuffer == gps_rxBuffer1) {gps_rxBuffer = gps_rxBuffer2;}
 8004fa8:	4b0b      	ldr	r3, [pc, #44]	; (8004fd8 <USART2_IRQHandler+0x98>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a0d      	ldr	r2, [pc, #52]	; (8004fe4 <USART2_IRQHandler+0xa4>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d103      	bne.n	8004fba <USART2_IRQHandler+0x7a>
 8004fb2:	4b09      	ldr	r3, [pc, #36]	; (8004fd8 <USART2_IRQHandler+0x98>)
 8004fb4:	4a0c      	ldr	r2, [pc, #48]	; (8004fe8 <USART2_IRQHandler+0xa8>)
 8004fb6:	601a      	str	r2, [r3, #0]
 8004fb8:	e002      	b.n	8004fc0 <USART2_IRQHandler+0x80>
		else {gps_rxBuffer = gps_rxBuffer1;}
 8004fba:	4b07      	ldr	r3, [pc, #28]	; (8004fd8 <USART2_IRQHandler+0x98>)
 8004fbc:	4a09      	ldr	r2, [pc, #36]	; (8004fe4 <USART2_IRQHandler+0xa4>)
 8004fbe:	601a      	str	r2, [r3, #0]

	//HAL_GPIO_TogglePin (LED0_GPIO_Port, LED0_Pin);
	//rchar = huart2.Instance->RDR;

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004fc0:	4803      	ldr	r0, [pc, #12]	; (8004fd0 <USART2_IRQHandler+0x90>)
 8004fc2:	f00b f979 	bl	80102b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
	//ATOMIC_SET_BIT(huart2.Instance->CR3, USART_CR3_EIE);
  /* USER CODE END USART2_IRQn 1 */
}
 8004fc6:	bf00      	nop
 8004fc8:	3708      	adds	r7, #8
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	200007ec 	.word	0x200007ec
 8004fd4:	20000f80 	.word	0x20000f80
 8004fd8:	20000f7c 	.word	0x20000f7c
 8004fdc:	2000000c 	.word	0x2000000c
 8004fe0:	20000f84 	.word	0x20000f84
 8004fe4:	2000093c 	.word	0x2000093c
 8004fe8:	20000c5c 	.word	0x20000c5c

08004fec <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004ff0:	4802      	ldr	r0, [pc, #8]	; (8004ffc <OTG_FS_IRQHandler+0x10>)
 8004ff2:	f003 ff91 	bl	8008f18 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004ff6:	bf00      	nop
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	20002904 	.word	0x20002904

08005000 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8005004:	4b06      	ldr	r3, [pc, #24]	; (8005020 <SystemInit+0x20>)
 8005006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800500a:	4a05      	ldr	r2, [pc, #20]	; (8005020 <SystemInit+0x20>)
 800500c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005010:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8005014:	bf00      	nop
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	e000ed00 	.word	0xe000ed00

08005024 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005024:	f8df d034 	ldr.w	sp, [pc, #52]	; 800505c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005028:	f7ff ffea 	bl	8005000 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800502c:	480c      	ldr	r0, [pc, #48]	; (8005060 <LoopForever+0x6>)
  ldr r1, =_edata
 800502e:	490d      	ldr	r1, [pc, #52]	; (8005064 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005030:	4a0d      	ldr	r2, [pc, #52]	; (8005068 <LoopForever+0xe>)
  movs r3, #0
 8005032:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005034:	e002      	b.n	800503c <LoopCopyDataInit>

08005036 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005036:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005038:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800503a:	3304      	adds	r3, #4

0800503c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800503c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800503e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005040:	d3f9      	bcc.n	8005036 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005042:	4a0a      	ldr	r2, [pc, #40]	; (800506c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005044:	4c0a      	ldr	r4, [pc, #40]	; (8005070 <LoopForever+0x16>)
  movs r3, #0
 8005046:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005048:	e001      	b.n	800504e <LoopFillZerobss>

0800504a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800504a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800504c:	3204      	adds	r2, #4

0800504e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800504e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005050:	d3fb      	bcc.n	800504a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005052:	f013 ff5b 	bl	8018f0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005056:	f7fe f9ff 	bl	8003458 <main>

0800505a <LoopForever>:

LoopForever:
    b LoopForever
 800505a:	e7fe      	b.n	800505a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800505c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8005060:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005064:	20000360 	.word	0x20000360
  ldr r2, =_sidata
 8005068:	0801c730 	.word	0x0801c730
  ldr r2, =_sbss
 800506c:	20000360 	.word	0x20000360
  ldr r4, =_ebss
 8005070:	20003044 	.word	0x20003044

08005074 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005074:	e7fe      	b.n	8005074 <ADC1_IRQHandler>
	...

08005078 <LSM6DSO_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_RegisterBusIO(LSM6DSO_Object_t *pObj, LSM6DSO_IO_t *pIO)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 8005082:	2300      	movs	r3, #0
 8005084:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d103      	bne.n	8005094 <LSM6DSO_RegisterBusIO+0x1c>
  {
    ret = LSM6DSO_ERROR;
 800508c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005090:	60fb      	str	r3, [r7, #12]
 8005092:	e051      	b.n	8005138 <LSM6DSO_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	685a      	ldr	r2, [r3, #4]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	689a      	ldr	r2, [r3, #8]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	7b1a      	ldrb	r2, [r3, #12]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	691a      	ldr	r2, [r3, #16]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	695a      	ldr	r2, [r3, #20]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	699a      	ldr	r2, [r3, #24]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a1d      	ldr	r2, [pc, #116]	; (8005144 <LSM6DSO_RegisterBusIO+0xcc>)
 80050d0:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a1c      	ldr	r2, [pc, #112]	; (8005148 <LSM6DSO_RegisterBusIO+0xd0>)
 80050d6:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	69da      	ldr	r2, [r3, #28]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d103      	bne.n	80050f6 <LSM6DSO_RegisterBusIO+0x7e>
    {
      ret = LSM6DSO_ERROR;
 80050ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80050f2:	60fb      	str	r3, [r7, #12]
 80050f4:	e020      	b.n	8005138 <LSM6DSO_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LSM6DSO_OK)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4798      	blx	r3
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d003      	beq.n	800510a <LSM6DSO_RegisterBusIO+0x92>
    {
      ret = LSM6DSO_ERROR;
 8005102:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005106:	60fb      	str	r3, [r7, #12]
 8005108:	e016      	b.n	8005138 <LSM6DSO_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSO_SPI_3WIRES_BUS) /* SPI 3-Wires */
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	2b02      	cmp	r3, #2
 8005110:	d112      	bne.n	8005138 <LSM6DSO_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005118:	2b00      	cmp	r3, #0
 800511a:	d10d      	bne.n	8005138 <LSM6DSO_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 800511c:	230c      	movs	r3, #12
 800511e:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSO_Write_Reg(pObj, LSM6DSO_CTRL3_C, data) != LSM6DSO_OK)
 8005120:	7afb      	ldrb	r3, [r7, #11]
 8005122:	461a      	mov	r2, r3
 8005124:	2112      	movs	r1, #18
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 fc98 	bl	8005a5c <LSM6DSO_Write_Reg>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d002      	beq.n	8005138 <LSM6DSO_RegisterBusIO+0xc0>
          {
            ret = LSM6DSO_ERROR;
 8005132:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005136:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8005138:	68fb      	ldr	r3, [r7, #12]
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	08005f01 	.word	0x08005f01
 8005148:	08005f37 	.word	0x08005f37

0800514c <LSM6DSO_Init>:
  * @brief  Initialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Init(LSM6DSO_Object_t *pObj)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  /* Disable I3C */
  if (lsm6dso_i3c_disable_set(&(pObj->Ctx), LSM6DSO_I3C_DISABLE) != LSM6DSO_OK)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	3320      	adds	r3, #32
 8005158:	2180      	movs	r1, #128	; 0x80
 800515a:	4618      	mov	r0, r3
 800515c:	f001 fb5e 	bl	800681c <lsm6dso_i3c_disable_set>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d002      	beq.n	800516c <LSM6DSO_Init+0x20>
  {
    return LSM6DSO_ERROR;
 8005166:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800516a:	e060      	b.n	800522e <LSM6DSO_Init+0xe2>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dso_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	3320      	adds	r3, #32
 8005170:	2101      	movs	r1, #1
 8005172:	4618      	mov	r0, r3
 8005174:	f001 fb2c 	bl	80067d0 <lsm6dso_auto_increment_set>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d002      	beq.n	8005184 <LSM6DSO_Init+0x38>
  {
    return LSM6DSO_ERROR;
 800517e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005182:	e054      	b.n	800522e <LSM6DSO_Init+0xe2>
  }

  /* Enable BDU */
  if (lsm6dso_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	3320      	adds	r3, #32
 8005188:	2101      	movs	r1, #1
 800518a:	4618      	mov	r0, r3
 800518c:	f001 fa3e 	bl	800660c <lsm6dso_block_data_update_set>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d002      	beq.n	800519c <LSM6DSO_Init+0x50>
  {
    return LSM6DSO_ERROR;
 8005196:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800519a:	e048      	b.n	800522e <LSM6DSO_Init+0xe2>
  }

  /* FIFO mode selection */
  if (lsm6dso_fifo_mode_set(&(pObj->Ctx), LSM6DSO_BYPASS_MODE) != LSM6DSO_OK)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	3320      	adds	r3, #32
 80051a0:	2100      	movs	r1, #0
 80051a2:	4618      	mov	r0, r3
 80051a4:	f001 fb80 	bl	80068a8 <lsm6dso_fifo_mode_set>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d002      	beq.n	80051b4 <LSM6DSO_Init+0x68>
  {
    return LSM6DSO_ERROR;
 80051ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80051b2:	e03c      	b.n	800522e <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_104Hz;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2204      	movs	r2, #4
 80051b8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	3320      	adds	r3, #32
 80051c0:	2100      	movs	r1, #0
 80051c2:	4618      	mov	r0, r3
 80051c4:	f000 ff60 	bl	8006088 <lsm6dso_xl_data_rate_set>
 80051c8:	4603      	mov	r3, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d002      	beq.n	80051d4 <LSM6DSO_Init+0x88>
  {
    return LSM6DSO_ERROR;
 80051ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80051d2:	e02c      	b.n	800522e <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), LSM6DSO_2g) != LSM6DSO_OK)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	3320      	adds	r3, #32
 80051d8:	2100      	movs	r1, #0
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 fef6 	bl	8005fcc <lsm6dso_xl_full_scale_set>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d002      	beq.n	80051ec <LSM6DSO_Init+0xa0>
  {
    return LSM6DSO_ERROR;
 80051e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80051ea:	e020      	b.n	800522e <LSM6DSO_Init+0xe2>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSO_GY_ODR_104Hz;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2204      	movs	r2, #4
 80051f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	3320      	adds	r3, #32
 80051f8:	2100      	movs	r1, #0
 80051fa:	4618      	mov	r0, r3
 80051fc:	f001 f8a8 	bl	8006350 <lsm6dso_gy_data_rate_set>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d002      	beq.n	800520c <LSM6DSO_Init+0xc0>
  {
    return LSM6DSO_ERROR;
 8005206:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800520a:	e010      	b.n	800522e <LSM6DSO_Init+0xe2>
  }

  /* Full scale selection. */
  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), LSM6DSO_2000dps) != LSM6DSO_OK)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	3320      	adds	r3, #32
 8005210:	2106      	movs	r1, #6
 8005212:	4618      	mov	r0, r3
 8005214:	f001 f834 	bl	8006280 <lsm6dso_gy_full_scale_set>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	d002      	beq.n	8005224 <LSM6DSO_Init+0xd8>
  {
    return LSM6DSO_ERROR;
 800521e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005222:	e004      	b.n	800522e <LSM6DSO_Init+0xe2>
  }

  pObj->is_initialized = 1;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LSM6DSO_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3708      	adds	r7, #8
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <LSM6DSO_ACC_Enable>:
  * @brief  Enable the LSM6DSO accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_Enable(LSM6DSO_Object_t *pObj)
{
 8005236:	b580      	push	{r7, lr}
 8005238:	b082      	sub	sp, #8
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005244:	2b01      	cmp	r3, #1
 8005246:	d101      	bne.n	800524c <LSM6DSO_ACC_Enable+0x16>
  {
    return LSM6DSO_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	e014      	b.n	8005276 <LSM6DSO_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSO_OK)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f103 0220 	add.w	r2, r3, #32
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8005258:	4619      	mov	r1, r3
 800525a:	4610      	mov	r0, r2
 800525c:	f000 ff14 	bl	8006088 <lsm6dso_xl_data_rate_set>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d002      	beq.n	800526c <LSM6DSO_ACC_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 8005266:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800526a:	e004      	b.n	8005276 <LSM6DSO_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LSM6DSO_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3708      	adds	r7, #8
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
	...

08005280 <LSM6DSO_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 800528a:	2300      	movs	r3, #0
 800528c:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	3320      	adds	r3, #32
 8005292:	f107 020b 	add.w	r2, r7, #11
 8005296:	4611      	mov	r1, r2
 8005298:	4618      	mov	r0, r3
 800529a:	f000 febd 	bl	8006018 <lsm6dso_xl_full_scale_get>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d002      	beq.n	80052aa <LSM6DSO_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 80052a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052a8:	e023      	b.n	80052f2 <LSM6DSO_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 80052aa:	7afb      	ldrb	r3, [r7, #11]
 80052ac:	2b03      	cmp	r3, #3
 80052ae:	d81b      	bhi.n	80052e8 <LSM6DSO_ACC_GetSensitivity+0x68>
 80052b0:	a201      	add	r2, pc, #4	; (adr r2, 80052b8 <LSM6DSO_ACC_GetSensitivity+0x38>)
 80052b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052b6:	bf00      	nop
 80052b8:	080052c9 	.word	0x080052c9
 80052bc:	080052e1 	.word	0x080052e1
 80052c0:	080052d1 	.word	0x080052d1
 80052c4:	080052d9 	.word	0x080052d9
  {
    case LSM6DSO_2g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_2G;
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	4a0c      	ldr	r2, [pc, #48]	; (80052fc <LSM6DSO_ACC_GetSensitivity+0x7c>)
 80052cc:	601a      	str	r2, [r3, #0]
      break;
 80052ce:	e00f      	b.n	80052f0 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_4g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_4G;
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	4a0b      	ldr	r2, [pc, #44]	; (8005300 <LSM6DSO_ACC_GetSensitivity+0x80>)
 80052d4:	601a      	str	r2, [r3, #0]
      break;
 80052d6:	e00b      	b.n	80052f0 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_8g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_8G;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	4a0a      	ldr	r2, [pc, #40]	; (8005304 <LSM6DSO_ACC_GetSensitivity+0x84>)
 80052dc:	601a      	str	r2, [r3, #0]
      break;
 80052de:	e007      	b.n	80052f0 <LSM6DSO_ACC_GetSensitivity+0x70>

    case LSM6DSO_16g:
      *Sensitivity = LSM6DSO_ACC_SENSITIVITY_FS_16G;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	4a09      	ldr	r2, [pc, #36]	; (8005308 <LSM6DSO_ACC_GetSensitivity+0x88>)
 80052e4:	601a      	str	r2, [r3, #0]
      break;
 80052e6:	e003      	b.n	80052f0 <LSM6DSO_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSO_ERROR;
 80052e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052ec:	60fb      	str	r3, [r7, #12]
      break;
 80052ee:	bf00      	nop
  }

  return ret;
 80052f0:	68fb      	ldr	r3, [r7, #12]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3710      	adds	r7, #16
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	3d79db23 	.word	0x3d79db23
 8005300:	3df9db23 	.word	0x3df9db23
 8005304:	3e79db23 	.word	0x3e79db23
 8005308:	3ef9db23 	.word	0x3ef9db23

0800530c <LSM6DSO_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetOutputDataRate(LSM6DSO_Object_t *pObj, float_t Odr)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSO_ACC_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSO_ACC_HIGH_PERFORMANCE_MODE);
 8005318:	2100      	movs	r1, #0
 800531a:	ed97 0a00 	vldr	s0, [r7]
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 f806 	bl	8005330 <LSM6DSO_ACC_SetOutputDataRate_With_Mode>
 8005324:	4603      	mov	r3, r0
}
 8005326:	4618      	mov	r0, r3
 8005328:	3708      	adds	r7, #8
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
	...

08005330 <LSM6DSO_ACC_SetOutputDataRate_With_Mode>:
  * @param  Mode the accelerometer operating mode
  * @note   This function switches off the gyroscope if Ultra Low Power Mode is set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_SetOutputDataRate_With_Mode(LSM6DSO_Object_t *pObj, float_t Odr, LSM6DSO_ACC_Operating_Mode_t Mode)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b08c      	sub	sp, #48	; 0x30
 8005334:	af00      	add	r7, sp, #0
 8005336:	60f8      	str	r0, [r7, #12]
 8005338:	ed87 0a02 	vstr	s0, [r7, #8]
 800533c:	460b      	mov	r3, r1
 800533e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSO_OK;
 8005340:	2300      	movs	r3, #0
 8005342:	62fb      	str	r3, [r7, #44]	; 0x2c
  float_t newOdr = Odr;
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	62bb      	str	r3, [r7, #40]	; 0x28

  switch (Mode)
 8005348:	79fb      	ldrb	r3, [r7, #7]
 800534a:	2b02      	cmp	r3, #2
 800534c:	f000 80ea 	beq.w	8005524 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1f4>
 8005350:	2b02      	cmp	r3, #2
 8005352:	f300 8163 	bgt.w	800561c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ec>
 8005356:	2b00      	cmp	r3, #0
 8005358:	d002      	beq.n	8005360 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x30>
 800535a:	2b01      	cmp	r3, #1
 800535c:	d074      	beq.n	8005448 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x118>
 800535e:	e15d      	b.n	800561c <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ec>
    {
      /* We must uncheck Low Power and Ultra Low Power bits if they are enabled */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f103 0020 	add.w	r0, r3, #32
 8005366:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800536a:	2301      	movs	r3, #1
 800536c:	2114      	movs	r1, #20
 800536e:	f000 fdfd 	bl	8005f6c <lsm6dso_read_reg>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d002      	beq.n	800537e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x4e>
      {
        return LSM6DSO_ERROR;
 8005378:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800537c:	e16c      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en != 0U)
 800537e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005382:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005386:	b2db      	uxtb	r3, r3
 8005388:	2b00      	cmp	r3, #0
 800538a:	d025      	beq.n	80053d8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xa8>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005392:	2b01      	cmp	r3, #1
 8005394:	d10b      	bne.n	80053ae <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x7e>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	3320      	adds	r3, #32
 800539a:	2100      	movs	r1, #0
 800539c:	4618      	mov	r0, r3
 800539e:	f000 fe73 	bl	8006088 <lsm6dso_xl_data_rate_set>
 80053a2:	4603      	mov	r3, r0
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d002      	beq.n	80053ae <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x7e>
          {
            return LSM6DSO_ERROR;
 80053a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80053ac:	e154      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 0;
 80053ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80053b2:	f36f 13c7 	bfc	r3, #7, #1
 80053b6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f103 0020 	add.w	r0, r3, #32
 80053c0:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80053c4:	2301      	movs	r3, #1
 80053c6:	2114      	movs	r1, #20
 80053c8:	f000 fde8 	bl	8005f9c <lsm6dso_write_reg>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d002      	beq.n	80053d8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xa8>
        {
          return LSM6DSO_ERROR;
 80053d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80053d6:	e13f      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f103 0020 	add.w	r0, r3, #32
 80053de:	f107 0220 	add.w	r2, r7, #32
 80053e2:	2301      	movs	r3, #1
 80053e4:	2115      	movs	r1, #21
 80053e6:	f000 fdc1 	bl	8005f6c <lsm6dso_read_reg>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d002      	beq.n	80053f6 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xc6>
      {
        return LSM6DSO_ERROR;
 80053f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80053f4:	e130      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode != 0U)
 80053f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80053fa:	f003 0310 	and.w	r3, r3, #16
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2b00      	cmp	r3, #0
 8005402:	d014      	beq.n	800542e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xfe>
      {
        val2.xl_hm_mode = 0U;
 8005404:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005408:	f36f 1304 	bfc	r3, #4, #1
 800540c:	f887 3020 	strb.w	r3, [r7, #32]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f103 0020 	add.w	r0, r3, #32
 8005416:	f107 0220 	add.w	r2, r7, #32
 800541a:	2301      	movs	r3, #1
 800541c:	2115      	movs	r1, #21
 800541e:	f000 fdbd 	bl	8005f9c <lsm6dso_write_reg>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d002      	beq.n	800542e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0xfe>
        {
          return LSM6DSO_ERROR;
 8005428:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800542c:	e114      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* ODR should be at least 12.5Hz */
      if (newOdr < 12.5f)
 800542e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8005432:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005436:	eef4 7ac7 	vcmpe.f32	s15, s14
 800543a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800543e:	d400      	bmi.n	8005442 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x112>
      {
        newOdr = 12.5f;
      }
      break;
 8005440:	e0f0      	b.n	8005624 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 12.5f;
 8005442:	4b87      	ldr	r3, [pc, #540]	; (8005660 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x330>)
 8005444:	62bb      	str	r3, [r7, #40]	; 0x28
 8005446:	e0ed      	b.n	8005624 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
      /* We must uncheck Ultra Low Power bit if it is enabled */
      /* and check the Low Power bit if it is unchecked       */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f103 0020 	add.w	r0, r3, #32
 800544e:	f107 021c 	add.w	r2, r7, #28
 8005452:	2301      	movs	r3, #1
 8005454:	2114      	movs	r1, #20
 8005456:	f000 fd89 	bl	8005f6c <lsm6dso_read_reg>
 800545a:	4603      	mov	r3, r0
 800545c:	2b00      	cmp	r3, #0
 800545e:	d002      	beq.n	8005466 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x136>
      {
        return LSM6DSO_ERROR;
 8005460:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005464:	e0f8      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en != 0U)
 8005466:	7f3b      	ldrb	r3, [r7, #28]
 8005468:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800546c:	b2db      	uxtb	r3, r3
 800546e:	2b00      	cmp	r3, #0
 8005470:	d023      	beq.n	80054ba <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x18a>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005478:	2b01      	cmp	r3, #1
 800547a:	d10b      	bne.n	8005494 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x164>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	3320      	adds	r3, #32
 8005480:	2100      	movs	r1, #0
 8005482:	4618      	mov	r0, r3
 8005484:	f000 fe00 	bl	8006088 <lsm6dso_xl_data_rate_set>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d002      	beq.n	8005494 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x164>
          {
            return LSM6DSO_ERROR;
 800548e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005492:	e0e1      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 0;
 8005494:	7f3b      	ldrb	r3, [r7, #28]
 8005496:	f36f 13c7 	bfc	r3, #7, #1
 800549a:	773b      	strb	r3, [r7, #28]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f103 0020 	add.w	r0, r3, #32
 80054a2:	f107 021c 	add.w	r2, r7, #28
 80054a6:	2301      	movs	r3, #1
 80054a8:	2114      	movs	r1, #20
 80054aa:	f000 fd77 	bl	8005f9c <lsm6dso_write_reg>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d002      	beq.n	80054ba <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x18a>
        {
          return LSM6DSO_ERROR;
 80054b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80054b8:	e0ce      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f103 0020 	add.w	r0, r3, #32
 80054c0:	f107 0218 	add.w	r2, r7, #24
 80054c4:	2301      	movs	r3, #1
 80054c6:	2115      	movs	r1, #21
 80054c8:	f000 fd50 	bl	8005f6c <lsm6dso_read_reg>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d002      	beq.n	80054d8 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1a8>
      {
        return LSM6DSO_ERROR;
 80054d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80054d6:	e0bf      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode == 0U)
 80054d8:	7e3b      	ldrb	r3, [r7, #24]
 80054da:	f003 0310 	and.w	r3, r3, #16
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d112      	bne.n	800550a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1da>
      {
        val2.xl_hm_mode = 1U;
 80054e4:	7e3b      	ldrb	r3, [r7, #24]
 80054e6:	f043 0310 	orr.w	r3, r3, #16
 80054ea:	763b      	strb	r3, [r7, #24]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f103 0020 	add.w	r0, r3, #32
 80054f2:	f107 0218 	add.w	r2, r7, #24
 80054f6:	2301      	movs	r3, #1
 80054f8:	2115      	movs	r1, #21
 80054fa:	f000 fd4f 	bl	8005f9c <lsm6dso_write_reg>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d002      	beq.n	800550a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1da>
        {
          return LSM6DSO_ERROR;
 8005504:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005508:	e0a6      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 800550a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800550e:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8005664 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x334>
 8005512:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800551a:	dc00      	bgt.n	800551e <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x1ee>
      {
        newOdr = 208.0f;
      }
      break;
 800551c:	e082      	b.n	8005624 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 208.0f;
 800551e:	4b52      	ldr	r3, [pc, #328]	; (8005668 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x338>)
 8005520:	62bb      	str	r3, [r7, #40]	; 0x28
 8005522:	e07f      	b.n	8005624 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
      /* and check the Ultra Low Power bit if it is unchecked             */
      /* We must switch off gyro otherwise Ultra Low Power does not work  */
      lsm6dso_ctrl5_c_t val1;
      lsm6dso_ctrl6_c_t val2;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f103 0020 	add.w	r0, r3, #32
 800552a:	f107 0210 	add.w	r2, r7, #16
 800552e:	2301      	movs	r3, #1
 8005530:	2115      	movs	r1, #21
 8005532:	f000 fd1b 	bl	8005f6c <lsm6dso_read_reg>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d002      	beq.n	8005542 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x212>
      {
        return LSM6DSO_ERROR;
 800553c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005540:	e08a      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val2.xl_hm_mode != 0U)
 8005542:	7c3b      	ldrb	r3, [r7, #16]
 8005544:	f003 0310 	and.w	r3, r3, #16
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d012      	beq.n	8005574 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x244>
      {
        val2.xl_hm_mode = 0U;
 800554e:	7c3b      	ldrb	r3, [r7, #16]
 8005550:	f36f 1304 	bfc	r3, #4, #1
 8005554:	743b      	strb	r3, [r7, #16]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL6_C, (uint8_t *)&val2, 1) != LSM6DSO_OK)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f103 0020 	add.w	r0, r3, #32
 800555c:	f107 0210 	add.w	r2, r7, #16
 8005560:	2301      	movs	r3, #1
 8005562:	2115      	movs	r1, #21
 8005564:	f000 fd1a 	bl	8005f9c <lsm6dso_write_reg>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d002      	beq.n	8005574 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x244>
        {
          return LSM6DSO_ERROR;
 800556e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005572:	e071      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Disable Gyro */
      if (pObj->gyro_is_enabled == 1U)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800557a:	2b01      	cmp	r3, #1
 800557c:	d108      	bne.n	8005590 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x260>
      {
        if (LSM6DSO_GYRO_Disable(pObj) != LSM6DSO_OK)
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f000 f8ef 	bl	8005762 <LSM6DSO_GYRO_Disable>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d002      	beq.n	8005590 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x260>
        {
          return LSM6DSO_ERROR;
 800558a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800558e:	e063      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f103 0020 	add.w	r0, r3, #32
 8005596:	f107 0214 	add.w	r2, r7, #20
 800559a:	2301      	movs	r3, #1
 800559c:	2114      	movs	r1, #20
 800559e:	f000 fce5 	bl	8005f6c <lsm6dso_read_reg>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d002      	beq.n	80055ae <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x27e>
      {
        return LSM6DSO_ERROR;
 80055a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80055ac:	e054      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
      }

      if (val1.xl_ulp_en == 0U)
 80055ae:	7d3b      	ldrb	r3, [r7, #20]
 80055b0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d123      	bne.n	8005602 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2d2>
      {
        /* Power off the accelerometer */
        if (pObj->acc_is_enabled == 1U)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d10b      	bne.n	80055dc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ac>
        {
          if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	3320      	adds	r3, #32
 80055c8:	2100      	movs	r1, #0
 80055ca:	4618      	mov	r0, r3
 80055cc:	f000 fd5c 	bl	8006088 <lsm6dso_xl_data_rate_set>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d002      	beq.n	80055dc <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2ac>
          {
            return LSM6DSO_ERROR;
 80055d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80055da:	e03d      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
          }
        }

        val1.xl_ulp_en = 1U;
 80055dc:	7d3b      	ldrb	r3, [r7, #20]
 80055de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055e2:	753b      	strb	r3, [r7, #20]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL5_C, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f103 0020 	add.w	r0, r3, #32
 80055ea:	f107 0214 	add.w	r2, r7, #20
 80055ee:	2301      	movs	r3, #1
 80055f0:	2114      	movs	r1, #20
 80055f2:	f000 fcd3 	bl	8005f9c <lsm6dso_write_reg>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2d2>
        {
          return LSM6DSO_ERROR;
 80055fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005600:	e02a      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 8005602:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8005606:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8005664 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x334>
 800560a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800560e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005612:	dc00      	bgt.n	8005616 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2e6>
      {
        newOdr = 208.0f;
      }
      break;
 8005614:	e006      	b.n	8005624 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
        newOdr = 208.0f;
 8005616:	4b14      	ldr	r3, [pc, #80]	; (8005668 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x338>)
 8005618:	62bb      	str	r3, [r7, #40]	; 0x28
 800561a:	e003      	b.n	8005624 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x2f4>
    }
    default:
      ret = LSM6DSO_ERROR;
 800561c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005620:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8005622:	bf00      	nop
  }

  if (ret == LSM6DSO_ERROR)
 8005624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005626:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800562a:	d102      	bne.n	8005632 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x302>
  {
    return LSM6DSO_ERROR;
 800562c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005630:	e012      	b.n	8005658 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x328>
  }

  if (pObj->acc_is_enabled == 1U)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005638:	2b01      	cmp	r3, #1
 800563a:	d106      	bne.n	800564a <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x31a>
  {
    ret = LSM6DSO_ACC_SetOutputDataRate_When_Enabled(pObj, newOdr);
 800563c:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8005640:	68f8      	ldr	r0, [r7, #12]
 8005642:	f000 fa27 	bl	8005a94 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled>
 8005646:	62f8      	str	r0, [r7, #44]	; 0x2c
 8005648:	e005      	b.n	8005656 <LSM6DSO_ACC_SetOutputDataRate_With_Mode+0x326>
  }
  else
  {
    ret = LSM6DSO_ACC_SetOutputDataRate_When_Disabled(pObj, newOdr);
 800564a:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f000 fab8 	bl	8005bc4 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled>
 8005654:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  return ret;
 8005656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005658:	4618      	mov	r0, r3
 800565a:	3730      	adds	r7, #48	; 0x30
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	41480000 	.word	0x41480000
 8005664:	43500000 	.word	0x43500000
 8005668:	43500000 	.word	0x43500000

0800566c <LSM6DSO_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_ACC_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *Acceleration)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b086      	sub	sp, #24
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity = 0.0f;
 8005676:	f04f 0300 	mov.w	r3, #0
 800567a:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dso_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	3320      	adds	r3, #32
 8005680:	f107 0210 	add.w	r2, r7, #16
 8005684:	4611      	mov	r1, r2
 8005686:	4618      	mov	r0, r3
 8005688:	f001 f831 	bl	80066ee <lsm6dso_acceleration_raw_get>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d002      	beq.n	8005698 <LSM6DSO_ACC_GetAxes+0x2c>
  {
    return LSM6DSO_ERROR;
 8005692:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005696:	e03c      	b.n	8005712 <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 8005698:	f107 030c 	add.w	r3, r7, #12
 800569c:	4619      	mov	r1, r3
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f7ff fdee 	bl	8005280 <LSM6DSO_ACC_GetSensitivity>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d002      	beq.n	80056b0 <LSM6DSO_ACC_GetAxes+0x44>
  {
    return LSM6DSO_ERROR;
 80056aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80056ae:	e030      	b.n	8005712 <LSM6DSO_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 80056b0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80056b4:	ee07 3a90 	vmov	s15, r3
 80056b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80056bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80056c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80056c8:	ee17 2a90 	vmov	r2, s15
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 80056d0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80056d4:	ee07 3a90 	vmov	s15, r3
 80056d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80056dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80056e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80056e8:	ee17 2a90 	vmov	r2, s15
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 80056f0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80056f4:	ee07 3a90 	vmov	s15, r3
 80056f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80056fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8005700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005704:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005708:	ee17 2a90 	vmov	r2, s15
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 8005710:	2300      	movs	r3, #0
}
 8005712:	4618      	mov	r0, r3
 8005714:	3718      	adds	r7, #24
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}

0800571a <LSM6DSO_GYRO_Enable>:
  * @brief  Enable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Enable(LSM6DSO_Object_t *pObj)
{
 800571a:	b580      	push	{r7, lr}
 800571c:	b082      	sub	sp, #8
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005728:	2b01      	cmp	r3, #1
 800572a:	d101      	bne.n	8005730 <LSM6DSO_GYRO_Enable+0x16>
  {
    return LSM6DSO_OK;
 800572c:	2300      	movs	r3, #0
 800572e:	e014      	b.n	800575a <LSM6DSO_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSO_OK)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f103 0220 	add.w	r2, r3, #32
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800573c:	4619      	mov	r1, r3
 800573e:	4610      	mov	r0, r2
 8005740:	f000 fe06 	bl	8006350 <lsm6dso_gy_data_rate_set>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d002      	beq.n	8005750 <LSM6DSO_GYRO_Enable+0x36>
  {
    return LSM6DSO_ERROR;
 800574a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800574e:	e004      	b.n	800575a <LSM6DSO_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	3708      	adds	r7, #8
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}

08005762 <LSM6DSO_GYRO_Disable>:
  * @brief  Disable the LSM6DSO gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_Disable(LSM6DSO_Object_t *pObj)
{
 8005762:	b580      	push	{r7, lr}
 8005764:	b082      	sub	sp, #8
 8005766:	af00      	add	r7, sp, #0
 8005768:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005770:	2b00      	cmp	r3, #0
 8005772:	d101      	bne.n	8005778 <LSM6DSO_GYRO_Disable+0x16>
  {
    return LSM6DSO_OK;
 8005774:	2300      	movs	r3, #0
 8005776:	e01f      	b.n	80057b8 <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dso_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSO_OK)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f103 0220 	add.w	r2, r3, #32
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	3334      	adds	r3, #52	; 0x34
 8005782:	4619      	mov	r1, r3
 8005784:	4610      	mov	r0, r2
 8005786:	f000 fedf 	bl	8006548 <lsm6dso_gy_data_rate_get>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d002      	beq.n	8005796 <LSM6DSO_GYRO_Disable+0x34>
  {
    return LSM6DSO_ERROR;
 8005790:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005794:	e010      	b.n	80057b8 <LSM6DSO_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	3320      	adds	r3, #32
 800579a:	2100      	movs	r1, #0
 800579c:	4618      	mov	r0, r3
 800579e:	f000 fdd7 	bl	8006350 <lsm6dso_gy_data_rate_set>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d002      	beq.n	80057ae <LSM6DSO_GYRO_Disable+0x4c>
  {
    return LSM6DSO_ERROR;
 80057a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80057ac:	e004      	b.n	80057b8 <LSM6DSO_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSO_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3708      	adds	r7, #8
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <LSM6DSO_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetSensitivity(LSM6DSO_Object_t *pObj, float_t *Sensitivity)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSO_OK;
 80057ca:	2300      	movs	r3, #0
 80057cc:	60fb      	str	r3, [r7, #12]
  lsm6dso_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dso_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSO_OK)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	3320      	adds	r3, #32
 80057d2:	f107 020b 	add.w	r2, r7, #11
 80057d6:	4611      	mov	r1, r2
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 fd77 	bl	80062cc <lsm6dso_gy_full_scale_get>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <LSM6DSO_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSO_ERROR;
 80057e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80057e8:	e02d      	b.n	8005846 <LSM6DSO_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 80057ea:	7afb      	ldrb	r3, [r7, #11]
 80057ec:	2b06      	cmp	r3, #6
 80057ee:	d825      	bhi.n	800583c <LSM6DSO_GYRO_GetSensitivity+0x7c>
 80057f0:	a201      	add	r2, pc, #4	; (adr r2, 80057f8 <LSM6DSO_GYRO_GetSensitivity+0x38>)
 80057f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f6:	bf00      	nop
 80057f8:	0800581d 	.word	0x0800581d
 80057fc:	08005815 	.word	0x08005815
 8005800:	08005825 	.word	0x08005825
 8005804:	0800583d 	.word	0x0800583d
 8005808:	0800582d 	.word	0x0800582d
 800580c:	0800583d 	.word	0x0800583d
 8005810:	08005835 	.word	0x08005835
  {
    case LSM6DSO_125dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_125DPS;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	4a0e      	ldr	r2, [pc, #56]	; (8005850 <LSM6DSO_GYRO_GetSensitivity+0x90>)
 8005818:	601a      	str	r2, [r3, #0]
      break;
 800581a:	e013      	b.n	8005844 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_250dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_250DPS;
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	4a0d      	ldr	r2, [pc, #52]	; (8005854 <LSM6DSO_GYRO_GetSensitivity+0x94>)
 8005820:	601a      	str	r2, [r3, #0]
      break;
 8005822:	e00f      	b.n	8005844 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_500dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_500DPS;
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	4a0c      	ldr	r2, [pc, #48]	; (8005858 <LSM6DSO_GYRO_GetSensitivity+0x98>)
 8005828:	601a      	str	r2, [r3, #0]
      break;
 800582a:	e00b      	b.n	8005844 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_1000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_1000DPS;
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	4a0b      	ldr	r2, [pc, #44]	; (800585c <LSM6DSO_GYRO_GetSensitivity+0x9c>)
 8005830:	601a      	str	r2, [r3, #0]
      break;
 8005832:	e007      	b.n	8005844 <LSM6DSO_GYRO_GetSensitivity+0x84>

    case LSM6DSO_2000dps:
      *Sensitivity = LSM6DSO_GYRO_SENSITIVITY_FS_2000DPS;
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	4a0a      	ldr	r2, [pc, #40]	; (8005860 <LSM6DSO_GYRO_GetSensitivity+0xa0>)
 8005838:	601a      	str	r2, [r3, #0]
      break;
 800583a:	e003      	b.n	8005844 <LSM6DSO_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSO_ERROR;
 800583c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005840:	60fb      	str	r3, [r7, #12]
      break;
 8005842:	bf00      	nop
  }

  return ret;
 8005844:	68fb      	ldr	r3, [r7, #12]
}
 8005846:	4618      	mov	r0, r3
 8005848:	3710      	adds	r7, #16
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
 800584e:	bf00      	nop
 8005850:	408c0000 	.word	0x408c0000
 8005854:	410c0000 	.word	0x410c0000
 8005858:	418c0000 	.word	0x418c0000
 800585c:	420c0000 	.word	0x420c0000
 8005860:	428c0000 	.word	0x428c0000

08005864 <LSM6DSO_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetOutputDataRate(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSO_GYRO_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSO_GYRO_HIGH_PERFORMANCE_MODE);
 8005870:	2100      	movs	r1, #0
 8005872:	ed97 0a00 	vldr	s0, [r7]
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f806 	bl	8005888 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode>
 800587c:	4603      	mov	r3, r0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3708      	adds	r7, #8
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
	...

08005888 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode>:
  * @param  Mode the gyroscope operating mode
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_SetOutputDataRate_With_Mode(LSM6DSO_Object_t *pObj, float_t Odr,
                                                 LSM6DSO_GYRO_Operating_Mode_t Mode)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b088      	sub	sp, #32
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	ed87 0a02 	vstr	s0, [r7, #8]
 8005894:	460b      	mov	r3, r1
 8005896:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSO_OK;
 8005898:	2300      	movs	r3, #0
 800589a:	61fb      	str	r3, [r7, #28]
  float_t newOdr = Odr;
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	61bb      	str	r3, [r7, #24]

  switch (Mode)
 80058a0:	79fb      	ldrb	r3, [r7, #7]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d002      	beq.n	80058ac <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x24>
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d028      	beq.n	80058fc <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x74>
 80058aa:	e05c      	b.n	8005966 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xde>
    case LSM6DSO_GYRO_HIGH_PERFORMANCE_MODE:
    {
      /* We must uncheck Low Power bit if it is enabled */
      lsm6dso_ctrl7_g_t val1;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f103 0020 	add.w	r0, r3, #32
 80058b2:	f107 0214 	add.w	r2, r7, #20
 80058b6:	2301      	movs	r3, #1
 80058b8:	2116      	movs	r1, #22
 80058ba:	f000 fb57 	bl	8005f6c <lsm6dso_read_reg>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d002      	beq.n	80058ca <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x42>
      {
        return LSM6DSO_ERROR;
 80058c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058c8:	e06c      	b.n	80059a4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
      }

      if (val1.g_hm_mode != 0U)
 80058ca:	7d3b      	ldrb	r3, [r7, #20]
 80058cc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d04b      	beq.n	800596e <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe6>
      {
        val1.g_hm_mode = 0U;
 80058d6:	7d3b      	ldrb	r3, [r7, #20]
 80058d8:	f36f 13c7 	bfc	r3, #7, #1
 80058dc:	753b      	strb	r3, [r7, #20]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f103 0020 	add.w	r0, r3, #32
 80058e4:	f107 0214 	add.w	r2, r7, #20
 80058e8:	2301      	movs	r3, #1
 80058ea:	2116      	movs	r1, #22
 80058ec:	f000 fb56 	bl	8005f9c <lsm6dso_write_reg>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d03b      	beq.n	800596e <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe6>
        {
          return LSM6DSO_ERROR;
 80058f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058fa:	e053      	b.n	80059a4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
    case LSM6DSO_GYRO_LOW_POWER_NORMAL_MODE:
    {
      /* We must check the Low Power bit if it is unchecked */
      lsm6dso_ctrl7_g_t val1;

      if (lsm6dso_read_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f103 0020 	add.w	r0, r3, #32
 8005902:	f107 0210 	add.w	r2, r7, #16
 8005906:	2301      	movs	r3, #1
 8005908:	2116      	movs	r1, #22
 800590a:	f000 fb2f 	bl	8005f6c <lsm6dso_read_reg>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d002      	beq.n	800591a <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x92>
      {
        return LSM6DSO_ERROR;
 8005914:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005918:	e044      	b.n	80059a4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
      }

      if (val1.g_hm_mode == 0U)
 800591a:	7c3b      	ldrb	r3, [r7, #16]
 800591c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005920:	b2db      	uxtb	r3, r3
 8005922:	2b00      	cmp	r3, #0
 8005924:	d112      	bne.n	800594c <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xc4>
      {
        val1.g_hm_mode = 1U;
 8005926:	7c3b      	ldrb	r3, [r7, #16]
 8005928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800592c:	743b      	strb	r3, [r7, #16]
        if (lsm6dso_write_reg(&(pObj->Ctx), LSM6DSO_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSO_OK)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f103 0020 	add.w	r0, r3, #32
 8005934:	f107 0210 	add.w	r2, r7, #16
 8005938:	2301      	movs	r3, #1
 800593a:	2116      	movs	r1, #22
 800593c:	f000 fb2e 	bl	8005f9c <lsm6dso_write_reg>
 8005940:	4603      	mov	r3, r0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d002      	beq.n	800594c <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xc4>
        {
          return LSM6DSO_ERROR;
 8005946:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800594a:	e02b      	b.n	80059a4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (newOdr > 208.0f)
 800594c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005950:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80059ac <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x124>
 8005954:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800595c:	dc00      	bgt.n	8005960 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xd8>
      {
        newOdr = 208.0f;
      }
      break;
 800595e:	e007      	b.n	8005970 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
        newOdr = 208.0f;
 8005960:	4b13      	ldr	r3, [pc, #76]	; (80059b0 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x128>)
 8005962:	61bb      	str	r3, [r7, #24]
 8005964:	e004      	b.n	8005970 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
    }
    default:
      ret = LSM6DSO_ERROR;
 8005966:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800596a:	61fb      	str	r3, [r7, #28]
      break;
 800596c:	e000      	b.n	8005970 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xe8>
      break;
 800596e:	bf00      	nop
  }

  if (ret == LSM6DSO_ERROR)
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005976:	d102      	bne.n	800597e <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0xf6>
  {
    return LSM6DSO_ERROR;
 8005978:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800597c:	e012      	b.n	80059a4 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11c>
  }

  if (pObj->gyro_is_enabled == 1U)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005984:	2b01      	cmp	r3, #1
 8005986:	d106      	bne.n	8005996 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x10e>
  {
    ret = LSM6DSO_GYRO_SetOutputDataRate_When_Enabled(pObj, newOdr);
 8005988:	ed97 0a06 	vldr	s0, [r7, #24]
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f000 f9a9 	bl	8005ce4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled>
 8005992:	61f8      	str	r0, [r7, #28]
 8005994:	e005      	b.n	80059a2 <LSM6DSO_GYRO_SetOutputDataRate_With_Mode+0x11a>
  }
  else
  {
    ret = LSM6DSO_GYRO_SetOutputDataRate_When_Disabled(pObj, newOdr);
 8005996:	ed97 0a06 	vldr	s0, [r7, #24]
 800599a:	68f8      	ldr	r0, [r7, #12]
 800599c:	f000 fa2e 	bl	8005dfc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled>
 80059a0:	61f8      	str	r0, [r7, #28]
  }

  return ret;
 80059a2:	69fb      	ldr	r3, [r7, #28]
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3720      	adds	r7, #32
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	43500000 	.word	0x43500000
 80059b0:	43500000 	.word	0x43500000

080059b4 <LSM6DSO_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_GYRO_GetAxes(LSM6DSO_Object_t *pObj, LSM6DSO_Axes_t *AngularRate)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
  lsm6dso_axis3bit16_t data_raw;
  float_t sensitivity;

  /* Read raw data values. */
  if (lsm6dso_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSO_OK)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	3320      	adds	r3, #32
 80059c2:	f107 0210 	add.w	r2, r7, #16
 80059c6:	4611      	mov	r1, r2
 80059c8:	4618      	mov	r0, r3
 80059ca:	f000 fe45 	bl	8006658 <lsm6dso_angular_rate_raw_get>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d002      	beq.n	80059da <LSM6DSO_GYRO_GetAxes+0x26>
  {
    return LSM6DSO_ERROR;
 80059d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80059d8:	e03c      	b.n	8005a54 <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSO actual sensitivity. */
  if (LSM6DSO_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSO_OK)
 80059da:	f107 030c 	add.w	r3, r7, #12
 80059de:	4619      	mov	r1, r3
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f7ff feed 	bl	80057c0 <LSM6DSO_GYRO_GetSensitivity>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d002      	beq.n	80059f2 <LSM6DSO_GYRO_GetAxes+0x3e>
  {
    return LSM6DSO_ERROR;
 80059ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80059f0:	e030      	b.n	8005a54 <LSM6DSO_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float_t)((float_t)data_raw.i16bit[0] * sensitivity));
 80059f2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80059f6:	ee07 3a90 	vmov	s15, r3
 80059fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80059fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a0a:	ee17 2a90 	vmov	r2, s15
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float_t)((float_t)data_raw.i16bit[1] * sensitivity));
 8005a12:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005a16:	ee07 3a90 	vmov	s15, r3
 8005a1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a2a:	ee17 2a90 	vmov	r2, s15
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float_t)((float_t)data_raw.i16bit[2] * sensitivity));
 8005a32:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005a36:	ee07 3a90 	vmov	s15, r3
 8005a3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a4a:	ee17 2a90 	vmov	r2, s15
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	609a      	str	r2, [r3, #8]

  return LSM6DSO_OK;
 8005a52:	2300      	movs	r3, #0
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3718      	adds	r7, #24
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <LSM6DSO_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Write_Reg(LSM6DSO_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b082      	sub	sp, #8
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	460b      	mov	r3, r1
 8005a66:	70fb      	strb	r3, [r7, #3]
 8005a68:	4613      	mov	r3, r2
 8005a6a:	70bb      	strb	r3, [r7, #2]
  if (lsm6dso_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSO_OK)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f103 0020 	add.w	r0, r3, #32
 8005a72:	1cba      	adds	r2, r7, #2
 8005a74:	78f9      	ldrb	r1, [r7, #3]
 8005a76:	2301      	movs	r3, #1
 8005a78:	f000 fa90 	bl	8005f9c <lsm6dso_write_reg>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d002      	beq.n	8005a88 <LSM6DSO_Write_Reg+0x2c>
  {
    return LSM6DSO_ERROR;
 8005a82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a86:	e000      	b.n	8005a8a <LSM6DSO_Write_Reg+0x2e>
  }

  return LSM6DSO_OK;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3708      	adds	r7, #8
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
	...

08005a94 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_ACC_SetOutputDataRate_When_Enabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	ed87 0a00 	vstr	s0, [r7]
  lsm6dso_odr_xl_t new_odr;

  new_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
            : (Odr <=   12.5f) ? LSM6DSO_XL_ODR_12Hz5
 8005aa0:	edd7 7a00 	vldr	s15, [r7]
 8005aa4:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8005ba4 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x110>
 8005aa8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ab0:	d801      	bhi.n	8005ab6 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x22>
 8005ab2:	230b      	movs	r3, #11
 8005ab4:	e063      	b.n	8005b7e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005ab6:	edd7 7a00 	vldr	s15, [r7]
 8005aba:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005abe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ac6:	d801      	bhi.n	8005acc <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x38>
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e058      	b.n	8005b7e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005acc:	edd7 7a00 	vldr	s15, [r7]
 8005ad0:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005ad4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005adc:	d801      	bhi.n	8005ae2 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8005ade:	2302      	movs	r3, #2
 8005ae0:	e04d      	b.n	8005b7e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005ae2:	edd7 7a00 	vldr	s15, [r7]
 8005ae6:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005ba8 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x114>
 8005aea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005af2:	d801      	bhi.n	8005af8 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x64>
 8005af4:	2303      	movs	r3, #3
 8005af6:	e042      	b.n	8005b7e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005af8:	edd7 7a00 	vldr	s15, [r7]
 8005afc:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005bac <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x118>
 8005b00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b08:	d801      	bhi.n	8005b0e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x7a>
 8005b0a:	2304      	movs	r3, #4
 8005b0c:	e037      	b.n	8005b7e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005b0e:	edd7 7a00 	vldr	s15, [r7]
 8005b12:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8005bb0 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x11c>
 8005b16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b1e:	d801      	bhi.n	8005b24 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x90>
 8005b20:	2305      	movs	r3, #5
 8005b22:	e02c      	b.n	8005b7e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005b24:	edd7 7a00 	vldr	s15, [r7]
 8005b28:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8005bb4 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x120>
 8005b2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b34:	d801      	bhi.n	8005b3a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xa6>
 8005b36:	2306      	movs	r3, #6
 8005b38:	e021      	b.n	8005b7e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005b3a:	edd7 7a00 	vldr	s15, [r7]
 8005b3e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8005bb8 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x124>
 8005b42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b4a:	d801      	bhi.n	8005b50 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8005b4c:	2307      	movs	r3, #7
 8005b4e:	e016      	b.n	8005b7e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005b50:	edd7 7a00 	vldr	s15, [r7]
 8005b54:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005bbc <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x128>
 8005b58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b60:	d801      	bhi.n	8005b66 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xd2>
 8005b62:	2308      	movs	r3, #8
 8005b64:	e00b      	b.n	8005b7e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005b66:	edd7 7a00 	vldr	s15, [r7]
 8005b6a:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8005bc0 <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x12c>
 8005b6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b76:	d801      	bhi.n	8005b7c <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xe8>
 8005b78:	2309      	movs	r3, #9
 8005b7a:	e000      	b.n	8005b7e <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0xea>
 8005b7c:	230a      	movs	r3, #10
  new_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
 8005b7e:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSO_XL_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSO_XL_ODR_3333Hz
            :                    LSM6DSO_XL_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO_OK)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	3320      	adds	r3, #32
 8005b84:	7bfa      	ldrb	r2, [r7, #15]
 8005b86:	4611      	mov	r1, r2
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f000 fa7d 	bl	8006088 <lsm6dso_xl_data_rate_set>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d002      	beq.n	8005b9a <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x106>
  {
    return LSM6DSO_ERROR;
 8005b94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005b98:	e000      	b.n	8005b9c <LSM6DSO_ACC_SetOutputDataRate_When_Enabled+0x108>
  }

  return LSM6DSO_OK;
 8005b9a:	2300      	movs	r3, #0
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3710      	adds	r7, #16
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	3fcccccd 	.word	0x3fcccccd
 8005ba8:	42500000 	.word	0x42500000
 8005bac:	42d00000 	.word	0x42d00000
 8005bb0:	43500000 	.word	0x43500000
 8005bb4:	43d08000 	.word	0x43d08000
 8005bb8:	44504000 	.word	0x44504000
 8005bbc:	44d06000 	.word	0x44d06000
 8005bc0:	45505000 	.word	0x45505000

08005bc4 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_ACC_SetOutputDataRate_When_Disabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b083      	sub	sp, #12
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
                  : (Odr <=   12.5f) ? LSM6DSO_XL_ODR_12Hz5
 8005bd0:	edd7 7a00 	vldr	s15, [r7]
 8005bd4:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8005cc4 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x100>
 8005bd8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005be0:	d801      	bhi.n	8005be6 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x22>
 8005be2:	230b      	movs	r3, #11
 8005be4:	e063      	b.n	8005cae <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005be6:	edd7 7a00 	vldr	s15, [r7]
 8005bea:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005bee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bf6:	d801      	bhi.n	8005bfc <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x38>
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e058      	b.n	8005cae <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005bfc:	edd7 7a00 	vldr	s15, [r7]
 8005c00:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005c04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c0c:	d801      	bhi.n	8005c12 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8005c0e:	2302      	movs	r3, #2
 8005c10:	e04d      	b.n	8005cae <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005c12:	edd7 7a00 	vldr	s15, [r7]
 8005c16:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8005cc8 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x104>
 8005c1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c22:	d801      	bhi.n	8005c28 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x64>
 8005c24:	2303      	movs	r3, #3
 8005c26:	e042      	b.n	8005cae <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005c28:	edd7 7a00 	vldr	s15, [r7]
 8005c2c:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8005ccc <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x108>
 8005c30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c38:	d801      	bhi.n	8005c3e <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8005c3a:	2304      	movs	r3, #4
 8005c3c:	e037      	b.n	8005cae <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005c3e:	edd7 7a00 	vldr	s15, [r7]
 8005c42:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8005cd0 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x10c>
 8005c46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c4e:	d801      	bhi.n	8005c54 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x90>
 8005c50:	2305      	movs	r3, #5
 8005c52:	e02c      	b.n	8005cae <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005c54:	edd7 7a00 	vldr	s15, [r7]
 8005c58:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8005cd4 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x110>
 8005c5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c64:	d801      	bhi.n	8005c6a <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8005c66:	2306      	movs	r3, #6
 8005c68:	e021      	b.n	8005cae <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005c6a:	edd7 7a00 	vldr	s15, [r7]
 8005c6e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8005cd8 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x114>
 8005c72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c7a:	d801      	bhi.n	8005c80 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8005c7c:	2307      	movs	r3, #7
 8005c7e:	e016      	b.n	8005cae <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005c80:	edd7 7a00 	vldr	s15, [r7]
 8005c84:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8005cdc <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x118>
 8005c88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c90:	d801      	bhi.n	8005c96 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xd2>
 8005c92:	2308      	movs	r3, #8
 8005c94:	e00b      	b.n	8005cae <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005c96:	edd7 7a00 	vldr	s15, [r7]
 8005c9a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8005ce0 <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0x11c>
 8005c9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ca6:	d801      	bhi.n	8005cac <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8005ca8:	2309      	movs	r3, #9
 8005caa:	e000      	b.n	8005cae <LSM6DSO_ACC_SetOutputDataRate_When_Disabled+0xea>
 8005cac:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=    1.6f) ? LSM6DSO_XL_ODR_1Hz6
 8005cae:	687a      	ldr	r2, [r7, #4]
 8005cb0:	f882 3033 	strb.w	r3, [r2, #51]	; 0x33
                  : (Odr <=  833.0f) ? LSM6DSO_XL_ODR_833Hz
                  : (Odr <= 1667.0f) ? LSM6DSO_XL_ODR_1667Hz
                  : (Odr <= 3333.0f) ? LSM6DSO_XL_ODR_3333Hz
                  :                    LSM6DSO_XL_ODR_6667Hz;

  return LSM6DSO_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	370c      	adds	r7, #12
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop
 8005cc4:	3fcccccd 	.word	0x3fcccccd
 8005cc8:	42500000 	.word	0x42500000
 8005ccc:	42d00000 	.word	0x42d00000
 8005cd0:	43500000 	.word	0x43500000
 8005cd4:	43d08000 	.word	0x43d08000
 8005cd8:	44504000 	.word	0x44504000
 8005cdc:	44d06000 	.word	0x44d06000
 8005ce0:	45505000 	.word	0x45505000

08005ce4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_GYRO_SetOutputDataRate_When_Enabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	ed87 0a00 	vstr	s0, [r7]
  lsm6dso_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSO_GY_ODR_26Hz
 8005cf0:	edd7 7a00 	vldr	s15, [r7]
 8005cf4:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005cf8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d00:	d801      	bhi.n	8005d06 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x22>
 8005d02:	2301      	movs	r3, #1
 8005d04:	e058      	b.n	8005db8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005d06:	edd7 7a00 	vldr	s15, [r7]
 8005d0a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005d0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d16:	d801      	bhi.n	8005d1c <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x38>
 8005d18:	2302      	movs	r3, #2
 8005d1a:	e04d      	b.n	8005db8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005d1c:	edd7 7a00 	vldr	s15, [r7]
 8005d20:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8005de0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 8005d24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d2c:	d801      	bhi.n	8005d32 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e042      	b.n	8005db8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005d32:	edd7 7a00 	vldr	s15, [r7]
 8005d36:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005de4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x100>
 8005d3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d42:	d801      	bhi.n	8005d48 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x64>
 8005d44:	2304      	movs	r3, #4
 8005d46:	e037      	b.n	8005db8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005d48:	edd7 7a00 	vldr	s15, [r7]
 8005d4c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005de8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x104>
 8005d50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d58:	d801      	bhi.n	8005d5e <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 8005d5a:	2305      	movs	r3, #5
 8005d5c:	e02c      	b.n	8005db8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005d5e:	edd7 7a00 	vldr	s15, [r7]
 8005d62:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8005dec <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x108>
 8005d66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d6e:	d801      	bhi.n	8005d74 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8005d70:	2306      	movs	r3, #6
 8005d72:	e021      	b.n	8005db8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005d74:	edd7 7a00 	vldr	s15, [r7]
 8005d78:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005df0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8005d7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d84:	d801      	bhi.n	8005d8a <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 8005d86:	2307      	movs	r3, #7
 8005d88:	e016      	b.n	8005db8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005d8a:	edd7 7a00 	vldr	s15, [r7]
 8005d8e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005df4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8005d92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d9a:	d801      	bhi.n	8005da0 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8005d9c:	2308      	movs	r3, #8
 8005d9e:	e00b      	b.n	8005db8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005da0:	edd7 7a00 	vldr	s15, [r7]
 8005da4:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005df8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8005da8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005db0:	d801      	bhi.n	8005db6 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 8005db2:	2309      	movs	r3, #9
 8005db4:	e000      	b.n	8005db8 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005db6:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
 8005db8:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSO_GY_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSO_GY_ODR_3333Hz
            :                    LSM6DSO_GY_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSO_OK)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	3320      	adds	r3, #32
 8005dbe:	7bfa      	ldrb	r2, [r7, #15]
 8005dc0:	4611      	mov	r1, r2
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f000 fac4 	bl	8006350 <lsm6dso_gy_data_rate_set>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d002      	beq.n	8005dd4 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSO_ERROR;
 8005dce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005dd2:	e000      	b.n	8005dd6 <LSM6DSO_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSO_OK;
 8005dd4:	2300      	movs	r3, #0
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3710      	adds	r7, #16
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	42500000 	.word	0x42500000
 8005de4:	42d00000 	.word	0x42d00000
 8005de8:	43500000 	.word	0x43500000
 8005dec:	43d08000 	.word	0x43d08000
 8005df0:	44504000 	.word	0x44504000
 8005df4:	44d06000 	.word	0x44d06000
 8005df8:	45505000 	.word	0x45505000

08005dfc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSO_GYRO_SetOutputDataRate_When_Disabled(LSM6DSO_Object_t *pObj, float_t Odr)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
                   : (Odr <=   26.0f) ? LSM6DSO_GY_ODR_26Hz
 8005e08:	edd7 7a00 	vldr	s15, [r7]
 8005e0c:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005e10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e18:	d801      	bhi.n	8005e1e <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x22>
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e058      	b.n	8005ed0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005e1e:	edd7 7a00 	vldr	s15, [r7]
 8005e22:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005e26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e2e:	d801      	bhi.n	8005e34 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x38>
 8005e30:	2302      	movs	r3, #2
 8005e32:	e04d      	b.n	8005ed0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005e34:	edd7 7a00 	vldr	s15, [r7]
 8005e38:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8005ee4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 8005e3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e44:	d801      	bhi.n	8005e4a <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 8005e46:	2303      	movs	r3, #3
 8005e48:	e042      	b.n	8005ed0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005e4a:	edd7 7a00 	vldr	s15, [r7]
 8005e4e:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005ee8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xec>
 8005e52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e5a:	d801      	bhi.n	8005e60 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8005e5c:	2304      	movs	r3, #4
 8005e5e:	e037      	b.n	8005ed0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005e60:	edd7 7a00 	vldr	s15, [r7]
 8005e64:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8005eec <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 8005e68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e70:	d801      	bhi.n	8005e76 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 8005e72:	2305      	movs	r3, #5
 8005e74:	e02c      	b.n	8005ed0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005e76:	edd7 7a00 	vldr	s15, [r7]
 8005e7a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005ef0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 8005e7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e86:	d801      	bhi.n	8005e8c <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8005e88:	2306      	movs	r3, #6
 8005e8a:	e021      	b.n	8005ed0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005e8c:	edd7 7a00 	vldr	s15, [r7]
 8005e90:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005ef4 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8005e94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e9c:	d801      	bhi.n	8005ea2 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 8005e9e:	2307      	movs	r3, #7
 8005ea0:	e016      	b.n	8005ed0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005ea2:	edd7 7a00 	vldr	s15, [r7]
 8005ea6:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005ef8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 8005eaa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eb2:	d801      	bhi.n	8005eb8 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8005eb4:	2308      	movs	r3, #8
 8005eb6:	e00b      	b.n	8005ed0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005eb8:	edd7 7a00 	vldr	s15, [r7]
 8005ebc:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005efc <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0x100>
 8005ec0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ec8:	d801      	bhi.n	8005ece <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8005eca:	2309      	movs	r3, #9
 8005ecc:	e000      	b.n	8005ed0 <LSM6DSO_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005ece:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSO_GY_ODR_12Hz5
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
                   : (Odr <=  833.0f) ? LSM6DSO_GY_ODR_833Hz
                   : (Odr <= 1667.0f) ? LSM6DSO_GY_ODR_1667Hz
                   : (Odr <= 3333.0f) ? LSM6DSO_GY_ODR_3333Hz
                   :                    LSM6DSO_GY_ODR_6667Hz;

  return LSM6DSO_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	370c      	adds	r7, #12
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr
 8005ee4:	42500000 	.word	0x42500000
 8005ee8:	42d00000 	.word	0x42d00000
 8005eec:	43500000 	.word	0x43500000
 8005ef0:	43d08000 	.word	0x43d08000
 8005ef4:	44504000 	.word	0x44504000
 8005ef8:	44d06000 	.word	0x44d06000
 8005efc:	45505000 	.word	0x45505000

08005f00 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8005f00:	b590      	push	{r4, r7, lr}
 8005f02:	b087      	sub	sp, #28
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	607a      	str	r2, [r7, #4]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	72fb      	strb	r3, [r7, #11]
 8005f10:	4613      	mov	r3, r2
 8005f12:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	695c      	ldr	r4, [r3, #20]
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	7b1b      	ldrb	r3, [r3, #12]
 8005f20:	b298      	uxth	r0, r3
 8005f22:	7afb      	ldrb	r3, [r7, #11]
 8005f24:	b299      	uxth	r1, r3
 8005f26:	893b      	ldrh	r3, [r7, #8]
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	47a0      	blx	r4
 8005f2c:	4603      	mov	r3, r0
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	371c      	adds	r7, #28
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd90      	pop	{r4, r7, pc}

08005f36 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8005f36:	b590      	push	{r4, r7, lr}
 8005f38:	b087      	sub	sp, #28
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	60f8      	str	r0, [r7, #12]
 8005f3e:	607a      	str	r2, [r7, #4]
 8005f40:	461a      	mov	r2, r3
 8005f42:	460b      	mov	r3, r1
 8005f44:	72fb      	strb	r3, [r7, #11]
 8005f46:	4613      	mov	r3, r2
 8005f48:	813b      	strh	r3, [r7, #8]
  LSM6DSO_Object_t *pObj = (LSM6DSO_Object_t *)Handle;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	691c      	ldr	r4, [r3, #16]
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	7b1b      	ldrb	r3, [r3, #12]
 8005f56:	b298      	uxth	r0, r3
 8005f58:	7afb      	ldrb	r3, [r7, #11]
 8005f5a:	b299      	uxth	r1, r3
 8005f5c:	893b      	ldrh	r3, [r7, #8]
 8005f5e:	687a      	ldr	r2, [r7, #4]
 8005f60:	47a0      	blx	r4
 8005f62:	4603      	mov	r3, r0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	371c      	adds	r7, #28
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd90      	pop	{r4, r7, pc}

08005f6c <lsm6dso_read_reg>:
  *
  */
int32_t __weak lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8005f6c:	b590      	push	{r4, r7, lr}
 8005f6e:	b087      	sub	sp, #28
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	607a      	str	r2, [r7, #4]
 8005f76:	461a      	mov	r2, r3
 8005f78:	460b      	mov	r3, r1
 8005f7a:	72fb      	strb	r3, [r7, #11]
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	685c      	ldr	r4, [r3, #4]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	68d8      	ldr	r0, [r3, #12]
 8005f88:	893b      	ldrh	r3, [r7, #8]
 8005f8a:	7af9      	ldrb	r1, [r7, #11]
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	47a0      	blx	r4
 8005f90:	6178      	str	r0, [r7, #20]

  return ret;
 8005f92:	697b      	ldr	r3, [r7, #20]
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	371c      	adds	r7, #28
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd90      	pop	{r4, r7, pc}

08005f9c <lsm6dso_write_reg>:
  *
  */
int32_t __weak lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8005f9c:	b590      	push	{r4, r7, lr}
 8005f9e:	b087      	sub	sp, #28
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	607a      	str	r2, [r7, #4]
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	460b      	mov	r3, r1
 8005faa:	72fb      	strb	r3, [r7, #11]
 8005fac:	4613      	mov	r3, r2
 8005fae:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681c      	ldr	r4, [r3, #0]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	68d8      	ldr	r0, [r3, #12]
 8005fb8:	893b      	ldrh	r3, [r7, #8]
 8005fba:	7af9      	ldrb	r1, [r7, #11]
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	47a0      	blx	r4
 8005fc0:	6178      	str	r0, [r7, #20]

  return ret;
 8005fc2:	697b      	ldr	r3, [r7, #20]
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	371c      	adds	r7, #28
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd90      	pop	{r4, r7, pc}

08005fcc <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	460b      	mov	r3, r1
 8005fd6:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005fd8:	f107 0208 	add.w	r2, r7, #8
 8005fdc:	2301      	movs	r3, #1
 8005fde:	2110      	movs	r1, #16
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f7ff ffc3 	bl	8005f6c <lsm6dso_read_reg>
 8005fe6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d10f      	bne.n	800600e <lsm6dso_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 8005fee:	78fb      	ldrb	r3, [r7, #3]
 8005ff0:	f003 0303 	and.w	r3, r3, #3
 8005ff4:	b2da      	uxtb	r2, r3
 8005ff6:	7a3b      	ldrb	r3, [r7, #8]
 8005ff8:	f362 0383 	bfi	r3, r2, #2, #2
 8005ffc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8005ffe:	f107 0208 	add.w	r2, r7, #8
 8006002:	2301      	movs	r3, #1
 8006004:	2110      	movs	r1, #16
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f7ff ffc8 	bl	8005f9c <lsm6dso_write_reg>
 800600c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800600e:	68fb      	ldr	r3, [r7, #12]
}
 8006010:	4618      	mov	r0, r3
 8006012:	3710      	adds	r7, #16
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <lsm6dso_xl_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t *val)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8006022:	f107 0208 	add.w	r2, r7, #8
 8006026:	2301      	movs	r3, #1
 8006028:	2110      	movs	r1, #16
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f7ff ff9e 	bl	8005f6c <lsm6dso_read_reg>
 8006030:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_xl)
 8006032:	7a3b      	ldrb	r3, [r7, #8]
 8006034:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8006038:	b2db      	uxtb	r3, r3
 800603a:	2b03      	cmp	r3, #3
 800603c:	d81a      	bhi.n	8006074 <lsm6dso_xl_full_scale_get+0x5c>
 800603e:	a201      	add	r2, pc, #4	; (adr r2, 8006044 <lsm6dso_xl_full_scale_get+0x2c>)
 8006040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006044:	08006055 	.word	0x08006055
 8006048:	0800605d 	.word	0x0800605d
 800604c:	08006065 	.word	0x08006065
 8006050:	0800606d 	.word	0x0800606d
  {
    case LSM6DSO_2g:
      *val = LSM6DSO_2g;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	2200      	movs	r2, #0
 8006058:	701a      	strb	r2, [r3, #0]
      break;
 800605a:	e00f      	b.n	800607c <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_16g:
      *val = LSM6DSO_16g;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	2201      	movs	r2, #1
 8006060:	701a      	strb	r2, [r3, #0]
      break;
 8006062:	e00b      	b.n	800607c <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_4g:
      *val = LSM6DSO_4g;
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	2202      	movs	r2, #2
 8006068:	701a      	strb	r2, [r3, #0]
      break;
 800606a:	e007      	b.n	800607c <lsm6dso_xl_full_scale_get+0x64>

    case LSM6DSO_8g:
      *val = LSM6DSO_8g;
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	2203      	movs	r2, #3
 8006070:	701a      	strb	r2, [r3, #0]
      break;
 8006072:	e003      	b.n	800607c <lsm6dso_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSO_2g;
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	2200      	movs	r2, #0
 8006078:	701a      	strb	r2, [r3, #0]
      break;
 800607a:	bf00      	nop
  }

  return ret;
 800607c:	68fb      	ldr	r3, [r7, #12]
}
 800607e:	4618      	mov	r0, r3
 8006080:	3710      	adds	r7, #16
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop

08006088 <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b086      	sub	sp, #24
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	460b      	mov	r3, r1
 8006092:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_xl_t odr_xl =  val;
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8006098:	f107 030c 	add.w	r3, r7, #12
 800609c:	4619      	mov	r1, r3
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 fc28 	bl	80068f4 <lsm6dso_fsm_enable_get>
 80060a4:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f040 80c4 	bne.w	8006236 <lsm6dso_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80060ae:	7b3b      	ldrb	r3, [r7, #12]
 80060b0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80060b4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80060b6:	7b3b      	ldrb	r3, [r7, #12]
 80060b8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80060bc:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80060be:	4313      	orrs	r3, r2
 80060c0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80060c2:	7b3b      	ldrb	r3, [r7, #12]
 80060c4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80060c8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80060ca:	4313      	orrs	r3, r2
 80060cc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80060ce:	7b3b      	ldrb	r3, [r7, #12]
 80060d0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80060d4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80060d6:	4313      	orrs	r3, r2
 80060d8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80060da:	7b3b      	ldrb	r3, [r7, #12]
 80060dc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80060e0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80060e2:	4313      	orrs	r3, r2
 80060e4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80060e6:	7b3b      	ldrb	r3, [r7, #12]
 80060e8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80060ec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80060ee:	4313      	orrs	r3, r2
 80060f0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80060f2:	7b3b      	ldrb	r3, [r7, #12]
 80060f4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80060f8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80060fa:	4313      	orrs	r3, r2
 80060fc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80060fe:	7b3b      	ldrb	r3, [r7, #12]
 8006100:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006104:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8006106:	4313      	orrs	r3, r2
 8006108:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800610a:	7b7b      	ldrb	r3, [r7, #13]
 800610c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006110:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006112:	4313      	orrs	r3, r2
 8006114:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006116:	7b7b      	ldrb	r3, [r7, #13]
 8006118:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800611c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800611e:	4313      	orrs	r3, r2
 8006120:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006122:	7b7b      	ldrb	r3, [r7, #13]
 8006124:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006128:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800612a:	4313      	orrs	r3, r2
 800612c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800612e:	7b7b      	ldrb	r3, [r7, #13]
 8006130:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006134:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006136:	4313      	orrs	r3, r2
 8006138:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800613a:	7b7b      	ldrb	r3, [r7, #13]
 800613c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006140:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006142:	4313      	orrs	r3, r2
 8006144:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006146:	7b7b      	ldrb	r3, [r7, #13]
 8006148:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800614c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800614e:	4313      	orrs	r3, r2
 8006150:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006152:	7b7b      	ldrb	r3, [r7, #13]
 8006154:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006158:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800615a:	4313      	orrs	r3, r2
 800615c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800615e:	7b7b      	ldrb	r3, [r7, #13]
 8006160:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006164:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006166:	4313      	orrs	r3, r2
 8006168:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800616a:	2b01      	cmp	r3, #1
 800616c:	d163      	bne.n	8006236 <lsm6dso_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 800616e:	f107 030b 	add.w	r3, r7, #11
 8006172:	4619      	mov	r1, r3
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f000 fbdf 	bl	8006938 <lsm6dso_fsm_data_rate_get>
 800617a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d159      	bne.n	8006236 <lsm6dso_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8006182:	7afb      	ldrb	r3, [r7, #11]
 8006184:	2b03      	cmp	r3, #3
 8006186:	d853      	bhi.n	8006230 <lsm6dso_xl_data_rate_set+0x1a8>
 8006188:	a201      	add	r2, pc, #4	; (adr r2, 8006190 <lsm6dso_xl_data_rate_set+0x108>)
 800618a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800618e:	bf00      	nop
 8006190:	080061a1 	.word	0x080061a1
 8006194:	080061b3 	.word	0x080061b3
 8006198:	080061d1 	.word	0x080061d1
 800619c:	080061fb 	.word	0x080061fb
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_XL_ODR_OFF)
 80061a0:	78fb      	ldrb	r3, [r7, #3]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d102      	bne.n	80061ac <lsm6dso_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSO_XL_ODR_12Hz5;
 80061a6:	2301      	movs	r3, #1
 80061a8:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80061aa:	e045      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80061ac:	78fb      	ldrb	r3, [r7, #3]
 80061ae:	75fb      	strb	r3, [r7, #23]
            break;
 80061b0:	e042      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 80061b2:	78fb      	ldrb	r3, [r7, #3]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d102      	bne.n	80061be <lsm6dso_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 80061b8:	2302      	movs	r3, #2
 80061ba:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80061bc:	e03c      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 80061be:	78fb      	ldrb	r3, [r7, #3]
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d102      	bne.n	80061ca <lsm6dso_xl_data_rate_set+0x142>
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 80061c4:	2302      	movs	r3, #2
 80061c6:	75fb      	strb	r3, [r7, #23]
            break;
 80061c8:	e036      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80061ca:	78fb      	ldrb	r3, [r7, #3]
 80061cc:	75fb      	strb	r3, [r7, #23]
            break;
 80061ce:	e033      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 80061d0:	78fb      	ldrb	r3, [r7, #3]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d102      	bne.n	80061dc <lsm6dso_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 80061d6:	2303      	movs	r3, #3
 80061d8:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80061da:	e02d      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 80061dc:	78fb      	ldrb	r3, [r7, #3]
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d102      	bne.n	80061e8 <lsm6dso_xl_data_rate_set+0x160>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 80061e2:	2303      	movs	r3, #3
 80061e4:	75fb      	strb	r3, [r7, #23]
            break;
 80061e6:	e027      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 80061e8:	78fb      	ldrb	r3, [r7, #3]
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d102      	bne.n	80061f4 <lsm6dso_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 80061ee:	2303      	movs	r3, #3
 80061f0:	75fb      	strb	r3, [r7, #23]
            break;
 80061f2:	e021      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80061f4:	78fb      	ldrb	r3, [r7, #3]
 80061f6:	75fb      	strb	r3, [r7, #23]
            break;
 80061f8:	e01e      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 80061fa:	78fb      	ldrb	r3, [r7, #3]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d102      	bne.n	8006206 <lsm6dso_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8006200:	2304      	movs	r3, #4
 8006202:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006204:	e018      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8006206:	78fb      	ldrb	r3, [r7, #3]
 8006208:	2b01      	cmp	r3, #1
 800620a:	d102      	bne.n	8006212 <lsm6dso_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 800620c:	2304      	movs	r3, #4
 800620e:	75fb      	strb	r3, [r7, #23]
            break;
 8006210:	e012      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 8006212:	78fb      	ldrb	r3, [r7, #3]
 8006214:	2b02      	cmp	r3, #2
 8006216:	d102      	bne.n	800621e <lsm6dso_xl_data_rate_set+0x196>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8006218:	2304      	movs	r3, #4
 800621a:	75fb      	strb	r3, [r7, #23]
            break;
 800621c:	e00c      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSO_XL_ODR_52Hz)
 800621e:	78fb      	ldrb	r3, [r7, #3]
 8006220:	2b03      	cmp	r3, #3
 8006222:	d102      	bne.n	800622a <lsm6dso_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8006224:	2304      	movs	r3, #4
 8006226:	75fb      	strb	r3, [r7, #23]
            break;
 8006228:	e006      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800622a:	78fb      	ldrb	r3, [r7, #3]
 800622c:	75fb      	strb	r3, [r7, #23]
            break;
 800622e:	e003      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 8006230:	78fb      	ldrb	r3, [r7, #3]
 8006232:	75fb      	strb	r3, [r7, #23]
            break;
 8006234:	e000      	b.n	8006238 <lsm6dso_xl_data_rate_set+0x1b0>
        }
      }
 8006236:	bf00      	nop
    }
  }

  if (ret == 0)
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d107      	bne.n	800624e <lsm6dso_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 800623e:	f107 0208 	add.w	r2, r7, #8
 8006242:	2301      	movs	r3, #1
 8006244:	2110      	movs	r1, #16
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f7ff fe90 	bl	8005f6c <lsm6dso_read_reg>
 800624c:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d10f      	bne.n	8006274 <lsm6dso_xl_data_rate_set+0x1ec>
  {
    reg.odr_xl = (uint8_t) odr_xl;
 8006254:	7dfb      	ldrb	r3, [r7, #23]
 8006256:	f003 030f 	and.w	r3, r3, #15
 800625a:	b2da      	uxtb	r2, r3
 800625c:	7a3b      	ldrb	r3, [r7, #8]
 800625e:	f362 1307 	bfi	r3, r2, #4, #4
 8006262:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8006264:	f107 0208 	add.w	r2, r7, #8
 8006268:	2301      	movs	r3, #1
 800626a:	2110      	movs	r1, #16
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f7ff fe95 	bl	8005f9c <lsm6dso_write_reg>
 8006272:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8006274:	693b      	ldr	r3, [r7, #16]
}
 8006276:	4618      	mov	r0, r3
 8006278:	3718      	adds	r7, #24
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop

08006280 <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	460b      	mov	r3, r1
 800628a:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 800628c:	f107 0208 	add.w	r2, r7, #8
 8006290:	2301      	movs	r3, #1
 8006292:	2111      	movs	r1, #17
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f7ff fe69 	bl	8005f6c <lsm6dso_read_reg>
 800629a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d10f      	bne.n	80062c2 <lsm6dso_gy_full_scale_set+0x42>
  {
    reg.fs_g = (uint8_t) val;
 80062a2:	78fb      	ldrb	r3, [r7, #3]
 80062a4:	f003 0307 	and.w	r3, r3, #7
 80062a8:	b2da      	uxtb	r2, r3
 80062aa:	7a3b      	ldrb	r3, [r7, #8]
 80062ac:	f362 0343 	bfi	r3, r2, #1, #3
 80062b0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 80062b2:	f107 0208 	add.w	r2, r7, #8
 80062b6:	2301      	movs	r3, #1
 80062b8:	2111      	movs	r1, #17
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f7ff fe6e 	bl	8005f9c <lsm6dso_write_reg>
 80062c0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80062c2:	68fb      	ldr	r3, [r7, #12]
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3710      	adds	r7, #16
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <lsm6dso_gy_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t *val)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 80062d6:	f107 0208 	add.w	r2, r7, #8
 80062da:	2301      	movs	r3, #1
 80062dc:	2111      	movs	r1, #17
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f7ff fe44 	bl	8005f6c <lsm6dso_read_reg>
 80062e4:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_g)
 80062e6:	7a3b      	ldrb	r3, [r7, #8]
 80062e8:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	2b06      	cmp	r3, #6
 80062f0:	d824      	bhi.n	800633c <lsm6dso_gy_full_scale_get+0x70>
 80062f2:	a201      	add	r2, pc, #4	; (adr r2, 80062f8 <lsm6dso_gy_full_scale_get+0x2c>)
 80062f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f8:	08006315 	.word	0x08006315
 80062fc:	0800631d 	.word	0x0800631d
 8006300:	08006325 	.word	0x08006325
 8006304:	0800633d 	.word	0x0800633d
 8006308:	0800632d 	.word	0x0800632d
 800630c:	0800633d 	.word	0x0800633d
 8006310:	08006335 	.word	0x08006335
  {
    case LSM6DSO_250dps:
      *val = LSM6DSO_250dps;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	2200      	movs	r2, #0
 8006318:	701a      	strb	r2, [r3, #0]
      break;
 800631a:	e013      	b.n	8006344 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_125dps:
      *val = LSM6DSO_125dps;
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	2201      	movs	r2, #1
 8006320:	701a      	strb	r2, [r3, #0]
      break;
 8006322:	e00f      	b.n	8006344 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_500dps:
      *val = LSM6DSO_500dps;
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	2202      	movs	r2, #2
 8006328:	701a      	strb	r2, [r3, #0]
      break;
 800632a:	e00b      	b.n	8006344 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_1000dps:
      *val = LSM6DSO_1000dps;
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	2204      	movs	r2, #4
 8006330:	701a      	strb	r2, [r3, #0]
      break;
 8006332:	e007      	b.n	8006344 <lsm6dso_gy_full_scale_get+0x78>

    case LSM6DSO_2000dps:
      *val = LSM6DSO_2000dps;
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	2206      	movs	r2, #6
 8006338:	701a      	strb	r2, [r3, #0]
      break;
 800633a:	e003      	b.n	8006344 <lsm6dso_gy_full_scale_get+0x78>

    default:
      *val = LSM6DSO_250dps;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	2200      	movs	r2, #0
 8006340:	701a      	strb	r2, [r3, #0]
      break;
 8006342:	bf00      	nop
  }

  return ret;
 8006344:	68fb      	ldr	r3, [r7, #12]
}
 8006346:	4618      	mov	r0, r3
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop

08006350 <lsm6dso_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t val)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b086      	sub	sp, #24
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	460b      	mov	r3, r1
 800635a:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_g_t odr_gy =  val;
 800635c:	78fb      	ldrb	r3, [r7, #3]
 800635e:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8006360:	f107 030c 	add.w	r3, r7, #12
 8006364:	4619      	mov	r1, r3
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 fac4 	bl	80068f4 <lsm6dso_fsm_enable_get>
 800636c:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	2b00      	cmp	r3, #0
 8006372:	f040 80c4 	bne.w	80064fe <lsm6dso_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006376:	7b3b      	ldrb	r3, [r7, #12]
 8006378:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800637c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800637e:	7b3b      	ldrb	r3, [r7, #12]
 8006380:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006384:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006386:	4313      	orrs	r3, r2
 8006388:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800638a:	7b3b      	ldrb	r3, [r7, #12]
 800638c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006390:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8006392:	4313      	orrs	r3, r2
 8006394:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8006396:	7b3b      	ldrb	r3, [r7, #12]
 8006398:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800639c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800639e:	4313      	orrs	r3, r2
 80063a0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80063a2:	7b3b      	ldrb	r3, [r7, #12]
 80063a4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80063a8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80063aa:	4313      	orrs	r3, r2
 80063ac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80063ae:	7b3b      	ldrb	r3, [r7, #12]
 80063b0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80063b4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80063b6:	4313      	orrs	r3, r2
 80063b8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80063ba:	7b3b      	ldrb	r3, [r7, #12]
 80063bc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80063c0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80063c2:	4313      	orrs	r3, r2
 80063c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80063c6:	7b3b      	ldrb	r3, [r7, #12]
 80063c8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80063cc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80063ce:	4313      	orrs	r3, r2
 80063d0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80063d2:	7b7b      	ldrb	r3, [r7, #13]
 80063d4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80063d8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80063da:	4313      	orrs	r3, r2
 80063dc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80063de:	7b7b      	ldrb	r3, [r7, #13]
 80063e0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80063e4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80063e6:	4313      	orrs	r3, r2
 80063e8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80063ea:	7b7b      	ldrb	r3, [r7, #13]
 80063ec:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80063f0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80063f2:	4313      	orrs	r3, r2
 80063f4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80063f6:	7b7b      	ldrb	r3, [r7, #13]
 80063f8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80063fc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80063fe:	4313      	orrs	r3, r2
 8006400:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006402:	7b7b      	ldrb	r3, [r7, #13]
 8006404:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006408:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800640a:	4313      	orrs	r3, r2
 800640c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800640e:	7b7b      	ldrb	r3, [r7, #13]
 8006410:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006414:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006416:	4313      	orrs	r3, r2
 8006418:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800641a:	7b7b      	ldrb	r3, [r7, #13]
 800641c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006420:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006422:	4313      	orrs	r3, r2
 8006424:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8006426:	7b7b      	ldrb	r3, [r7, #13]
 8006428:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800642c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800642e:	4313      	orrs	r3, r2
 8006430:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006432:	2b01      	cmp	r3, #1
 8006434:	d163      	bne.n	80064fe <lsm6dso_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8006436:	f107 030b 	add.w	r3, r7, #11
 800643a:	4619      	mov	r1, r3
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f000 fa7b 	bl	8006938 <lsm6dso_fsm_data_rate_get>
 8006442:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d159      	bne.n	80064fe <lsm6dso_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 800644a:	7afb      	ldrb	r3, [r7, #11]
 800644c:	2b03      	cmp	r3, #3
 800644e:	d853      	bhi.n	80064f8 <lsm6dso_gy_data_rate_set+0x1a8>
 8006450:	a201      	add	r2, pc, #4	; (adr r2, 8006458 <lsm6dso_gy_data_rate_set+0x108>)
 8006452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006456:	bf00      	nop
 8006458:	08006469 	.word	0x08006469
 800645c:	0800647b 	.word	0x0800647b
 8006460:	08006499 	.word	0x08006499
 8006464:	080064c3 	.word	0x080064c3
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_GY_ODR_OFF)
 8006468:	78fb      	ldrb	r3, [r7, #3]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d102      	bne.n	8006474 <lsm6dso_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSO_GY_ODR_12Hz5;
 800646e:	2301      	movs	r3, #1
 8006470:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8006472:	e045      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8006474:	78fb      	ldrb	r3, [r7, #3]
 8006476:	75fb      	strb	r3, [r7, #23]
            break;
 8006478:	e042      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 800647a:	78fb      	ldrb	r3, [r7, #3]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d102      	bne.n	8006486 <lsm6dso_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8006480:	2302      	movs	r3, #2
 8006482:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8006484:	e03c      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8006486:	78fb      	ldrb	r3, [r7, #3]
 8006488:	2b01      	cmp	r3, #1
 800648a:	d102      	bne.n	8006492 <lsm6dso_gy_data_rate_set+0x142>
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 800648c:	2302      	movs	r3, #2
 800648e:	75fb      	strb	r3, [r7, #23]
            break;
 8006490:	e036      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8006492:	78fb      	ldrb	r3, [r7, #3]
 8006494:	75fb      	strb	r3, [r7, #23]
            break;
 8006496:	e033      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8006498:	78fb      	ldrb	r3, [r7, #3]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d102      	bne.n	80064a4 <lsm6dso_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 800649e:	2303      	movs	r3, #3
 80064a0:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80064a2:	e02d      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 80064a4:	78fb      	ldrb	r3, [r7, #3]
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d102      	bne.n	80064b0 <lsm6dso_gy_data_rate_set+0x160>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 80064aa:	2303      	movs	r3, #3
 80064ac:	75fb      	strb	r3, [r7, #23]
            break;
 80064ae:	e027      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 80064b0:	78fb      	ldrb	r3, [r7, #3]
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d102      	bne.n	80064bc <lsm6dso_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 80064b6:	2303      	movs	r3, #3
 80064b8:	75fb      	strb	r3, [r7, #23]
            break;
 80064ba:	e021      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80064bc:	78fb      	ldrb	r3, [r7, #3]
 80064be:	75fb      	strb	r3, [r7, #23]
            break;
 80064c0:	e01e      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 80064c2:	78fb      	ldrb	r3, [r7, #3]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d102      	bne.n	80064ce <lsm6dso_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 80064c8:	2304      	movs	r3, #4
 80064ca:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80064cc:	e018      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 80064ce:	78fb      	ldrb	r3, [r7, #3]
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d102      	bne.n	80064da <lsm6dso_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 80064d4:	2304      	movs	r3, #4
 80064d6:	75fb      	strb	r3, [r7, #23]
            break;
 80064d8:	e012      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 80064da:	78fb      	ldrb	r3, [r7, #3]
 80064dc:	2b02      	cmp	r3, #2
 80064de:	d102      	bne.n	80064e6 <lsm6dso_gy_data_rate_set+0x196>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 80064e0:	2304      	movs	r3, #4
 80064e2:	75fb      	strb	r3, [r7, #23]
            break;
 80064e4:	e00c      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSO_GY_ODR_52Hz)
 80064e6:	78fb      	ldrb	r3, [r7, #3]
 80064e8:	2b03      	cmp	r3, #3
 80064ea:	d102      	bne.n	80064f2 <lsm6dso_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 80064ec:	2304      	movs	r3, #4
 80064ee:	75fb      	strb	r3, [r7, #23]
            break;
 80064f0:	e006      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80064f2:	78fb      	ldrb	r3, [r7, #3]
 80064f4:	75fb      	strb	r3, [r7, #23]
            break;
 80064f6:	e003      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 80064f8:	78fb      	ldrb	r3, [r7, #3]
 80064fa:	75fb      	strb	r3, [r7, #23]
            break;
 80064fc:	e000      	b.n	8006500 <lsm6dso_gy_data_rate_set+0x1b0>
        }
      }
 80064fe:	bf00      	nop
    }
  }

  if (ret == 0)
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d107      	bne.n	8006516 <lsm6dso_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8006506:	f107 0208 	add.w	r2, r7, #8
 800650a:	2301      	movs	r3, #1
 800650c:	2111      	movs	r1, #17
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f7ff fd2c 	bl	8005f6c <lsm6dso_read_reg>
 8006514:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10f      	bne.n	800653c <lsm6dso_gy_data_rate_set+0x1ec>
  {
    reg.odr_g = (uint8_t) odr_gy;
 800651c:	7dfb      	ldrb	r3, [r7, #23]
 800651e:	f003 030f 	and.w	r3, r3, #15
 8006522:	b2da      	uxtb	r2, r3
 8006524:	7a3b      	ldrb	r3, [r7, #8]
 8006526:	f362 1307 	bfi	r3, r2, #4, #4
 800652a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 800652c:	f107 0208 	add.w	r2, r7, #8
 8006530:	2301      	movs	r3, #1
 8006532:	2111      	movs	r1, #17
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f7ff fd31 	bl	8005f9c <lsm6dso_write_reg>
 800653a:	6138      	str	r0, [r7, #16]
  }

  return ret;
 800653c:	693b      	ldr	r3, [r7, #16]
}
 800653e:	4618      	mov	r0, r3
 8006540:	3718      	adds	r7, #24
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop

08006548 <lsm6dso_gy_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t *val)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8006552:	f107 0208 	add.w	r2, r7, #8
 8006556:	2301      	movs	r3, #1
 8006558:	2111      	movs	r1, #17
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f7ff fd06 	bl	8005f6c <lsm6dso_read_reg>
 8006560:	60f8      	str	r0, [r7, #12]

  switch (reg.odr_g)
 8006562:	7a3b      	ldrb	r3, [r7, #8]
 8006564:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006568:	b2db      	uxtb	r3, r3
 800656a:	2b0a      	cmp	r3, #10
 800656c:	d844      	bhi.n	80065f8 <lsm6dso_gy_data_rate_get+0xb0>
 800656e:	a201      	add	r2, pc, #4	; (adr r2, 8006574 <lsm6dso_gy_data_rate_get+0x2c>)
 8006570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006574:	080065a1 	.word	0x080065a1
 8006578:	080065a9 	.word	0x080065a9
 800657c:	080065b1 	.word	0x080065b1
 8006580:	080065b9 	.word	0x080065b9
 8006584:	080065c1 	.word	0x080065c1
 8006588:	080065c9 	.word	0x080065c9
 800658c:	080065d1 	.word	0x080065d1
 8006590:	080065d9 	.word	0x080065d9
 8006594:	080065e1 	.word	0x080065e1
 8006598:	080065e9 	.word	0x080065e9
 800659c:	080065f1 	.word	0x080065f1
  {
    case LSM6DSO_GY_ODR_OFF:
      *val = LSM6DSO_GY_ODR_OFF;
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	2200      	movs	r2, #0
 80065a4:	701a      	strb	r2, [r3, #0]
      break;
 80065a6:	e02b      	b.n	8006600 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_12Hz5:
      *val = LSM6DSO_GY_ODR_12Hz5;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	2201      	movs	r2, #1
 80065ac:	701a      	strb	r2, [r3, #0]
      break;
 80065ae:	e027      	b.n	8006600 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_26Hz:
      *val = LSM6DSO_GY_ODR_26Hz;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	2202      	movs	r2, #2
 80065b4:	701a      	strb	r2, [r3, #0]
      break;
 80065b6:	e023      	b.n	8006600 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_52Hz:
      *val = LSM6DSO_GY_ODR_52Hz;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	2203      	movs	r2, #3
 80065bc:	701a      	strb	r2, [r3, #0]
      break;
 80065be:	e01f      	b.n	8006600 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_104Hz:
      *val = LSM6DSO_GY_ODR_104Hz;
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	2204      	movs	r2, #4
 80065c4:	701a      	strb	r2, [r3, #0]
      break;
 80065c6:	e01b      	b.n	8006600 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_208Hz:
      *val = LSM6DSO_GY_ODR_208Hz;
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	2205      	movs	r2, #5
 80065cc:	701a      	strb	r2, [r3, #0]
      break;
 80065ce:	e017      	b.n	8006600 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_417Hz:
      *val = LSM6DSO_GY_ODR_417Hz;
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	2206      	movs	r2, #6
 80065d4:	701a      	strb	r2, [r3, #0]
      break;
 80065d6:	e013      	b.n	8006600 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_833Hz:
      *val = LSM6DSO_GY_ODR_833Hz;
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	2207      	movs	r2, #7
 80065dc:	701a      	strb	r2, [r3, #0]
      break;
 80065de:	e00f      	b.n	8006600 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_1667Hz:
      *val = LSM6DSO_GY_ODR_1667Hz;
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	2208      	movs	r2, #8
 80065e4:	701a      	strb	r2, [r3, #0]
      break;
 80065e6:	e00b      	b.n	8006600 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_3333Hz:
      *val = LSM6DSO_GY_ODR_3333Hz;
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	2209      	movs	r2, #9
 80065ec:	701a      	strb	r2, [r3, #0]
      break;
 80065ee:	e007      	b.n	8006600 <lsm6dso_gy_data_rate_get+0xb8>

    case LSM6DSO_GY_ODR_6667Hz:
      *val = LSM6DSO_GY_ODR_6667Hz;
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	220a      	movs	r2, #10
 80065f4:	701a      	strb	r2, [r3, #0]
      break;
 80065f6:	e003      	b.n	8006600 <lsm6dso_gy_data_rate_get+0xb8>

    default:
      *val = LSM6DSO_GY_ODR_OFF;
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	2200      	movs	r2, #0
 80065fc:	701a      	strb	r2, [r3, #0]
      break;
 80065fe:	bf00      	nop
  }

  return ret;
 8006600:	68fb      	ldr	r3, [r7, #12]
}
 8006602:	4618      	mov	r0, r3
 8006604:	3710      	adds	r7, #16
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop

0800660c <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b084      	sub	sp, #16
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	460b      	mov	r3, r1
 8006616:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8006618:	f107 0208 	add.w	r2, r7, #8
 800661c:	2301      	movs	r3, #1
 800661e:	2112      	movs	r1, #18
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f7ff fca3 	bl	8005f6c <lsm6dso_read_reg>
 8006626:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d10f      	bne.n	800664e <lsm6dso_block_data_update_set+0x42>
  {
    reg.bdu = val;
 800662e:	78fb      	ldrb	r3, [r7, #3]
 8006630:	f003 0301 	and.w	r3, r3, #1
 8006634:	b2da      	uxtb	r2, r3
 8006636:	7a3b      	ldrb	r3, [r7, #8]
 8006638:	f362 1386 	bfi	r3, r2, #6, #1
 800663c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 800663e:	f107 0208 	add.w	r2, r7, #8
 8006642:	2301      	movs	r3, #1
 8006644:	2112      	movs	r1, #18
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f7ff fca8 	bl	8005f9c <lsm6dso_write_reg>
 800664c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800664e:	68fb      	ldr	r3, [r7, #12]
}
 8006650:	4618      	mov	r0, r3
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <lsm6dso_angular_rate_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b086      	sub	sp, #24
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_G, buff, 6);
 8006662:	f107 020c 	add.w	r2, r7, #12
 8006666:	2306      	movs	r3, #6
 8006668:	2122      	movs	r1, #34	; 0x22
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f7ff fc7e 	bl	8005f6c <lsm6dso_read_reg>
 8006670:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8006672:	7b7b      	ldrb	r3, [r7, #13]
 8006674:	b21a      	sxth	r2, r3
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006680:	b29b      	uxth	r3, r3
 8006682:	021b      	lsls	r3, r3, #8
 8006684:	b29a      	uxth	r2, r3
 8006686:	7b3b      	ldrb	r3, [r7, #12]
 8006688:	b29b      	uxth	r3, r3
 800668a:	4413      	add	r3, r2
 800668c:	b29b      	uxth	r3, r3
 800668e:	b21a      	sxth	r2, r3
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8006694:	7bfa      	ldrb	r2, [r7, #15]
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	3302      	adds	r3, #2
 800669a:	b212      	sxth	r2, r2
 800669c:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	3302      	adds	r3, #2
 80066a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	021b      	lsls	r3, r3, #8
 80066aa:	b29a      	uxth	r2, r3
 80066ac:	7bbb      	ldrb	r3, [r7, #14]
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	4413      	add	r3, r2
 80066b2:	b29a      	uxth	r2, r3
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	3302      	adds	r3, #2
 80066b8:	b212      	sxth	r2, r2
 80066ba:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80066bc:	7c7a      	ldrb	r2, [r7, #17]
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	3304      	adds	r3, #4
 80066c2:	b212      	sxth	r2, r2
 80066c4:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	3304      	adds	r3, #4
 80066ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	021b      	lsls	r3, r3, #8
 80066d2:	b29a      	uxth	r2, r3
 80066d4:	7c3b      	ldrb	r3, [r7, #16]
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	4413      	add	r3, r2
 80066da:	b29a      	uxth	r2, r3
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	3304      	adds	r3, #4
 80066e0:	b212      	sxth	r2, r2
 80066e2:	801a      	strh	r2, [r3, #0]

  return ret;
 80066e4:	697b      	ldr	r3, [r7, #20]
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3718      	adds	r7, #24
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}

080066ee <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80066ee:	b580      	push	{r7, lr}
 80066f0:	b086      	sub	sp, #24
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
 80066f6:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 80066f8:	f107 020c 	add.w	r2, r7, #12
 80066fc:	2306      	movs	r3, #6
 80066fe:	2128      	movs	r1, #40	; 0x28
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f7ff fc33 	bl	8005f6c <lsm6dso_read_reg>
 8006706:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8006708:	7b7b      	ldrb	r3, [r7, #13]
 800670a:	b21a      	sxth	r2, r3
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006716:	b29b      	uxth	r3, r3
 8006718:	021b      	lsls	r3, r3, #8
 800671a:	b29a      	uxth	r2, r3
 800671c:	7b3b      	ldrb	r3, [r7, #12]
 800671e:	b29b      	uxth	r3, r3
 8006720:	4413      	add	r3, r2
 8006722:	b29b      	uxth	r3, r3
 8006724:	b21a      	sxth	r2, r3
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800672a:	7bfa      	ldrb	r2, [r7, #15]
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	3302      	adds	r3, #2
 8006730:	b212      	sxth	r2, r2
 8006732:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	3302      	adds	r3, #2
 8006738:	f9b3 3000 	ldrsh.w	r3, [r3]
 800673c:	b29b      	uxth	r3, r3
 800673e:	021b      	lsls	r3, r3, #8
 8006740:	b29a      	uxth	r2, r3
 8006742:	7bbb      	ldrb	r3, [r7, #14]
 8006744:	b29b      	uxth	r3, r3
 8006746:	4413      	add	r3, r2
 8006748:	b29a      	uxth	r2, r3
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	3302      	adds	r3, #2
 800674e:	b212      	sxth	r2, r2
 8006750:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8006752:	7c7a      	ldrb	r2, [r7, #17]
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	3304      	adds	r3, #4
 8006758:	b212      	sxth	r2, r2
 800675a:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	3304      	adds	r3, #4
 8006760:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006764:	b29b      	uxth	r3, r3
 8006766:	021b      	lsls	r3, r3, #8
 8006768:	b29a      	uxth	r2, r3
 800676a:	7c3b      	ldrb	r3, [r7, #16]
 800676c:	b29b      	uxth	r3, r3
 800676e:	4413      	add	r3, r2
 8006770:	b29a      	uxth	r2, r3
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	3304      	adds	r3, #4
 8006776:	b212      	sxth	r2, r2
 8006778:	801a      	strh	r2, [r3, #0]

  return ret;
 800677a:	697b      	ldr	r3, [r7, #20]
}
 800677c:	4618      	mov	r0, r3
 800677e:	3718      	adds	r7, #24
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <lsm6dso_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	460b      	mov	r3, r1
 800678e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8006790:	f107 0208 	add.w	r2, r7, #8
 8006794:	2301      	movs	r3, #1
 8006796:	2101      	movs	r1, #1
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f7ff fbe7 	bl	8005f6c <lsm6dso_read_reg>
 800679e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d10f      	bne.n	80067c6 <lsm6dso_mem_bank_set+0x42>
  {
    reg.reg_access = (uint8_t)val;
 80067a6:	78fb      	ldrb	r3, [r7, #3]
 80067a8:	f003 0303 	and.w	r3, r3, #3
 80067ac:	b2da      	uxtb	r2, r3
 80067ae:	7a3b      	ldrb	r3, [r7, #8]
 80067b0:	f362 1387 	bfi	r3, r2, #6, #2
 80067b4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 80067b6:	f107 0208 	add.w	r2, r7, #8
 80067ba:	2301      	movs	r3, #1
 80067bc:	2101      	movs	r1, #1
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f7ff fbec 	bl	8005f9c <lsm6dso_write_reg>
 80067c4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80067c6:	68fb      	ldr	r3, [r7, #12]
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3710      	adds	r7, #16
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <lsm6dso_auto_increment_set>:
  * @param  val      change the values of if_inc in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	460b      	mov	r3, r1
 80067da:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80067dc:	f107 0208 	add.w	r2, r7, #8
 80067e0:	2301      	movs	r3, #1
 80067e2:	2112      	movs	r1, #18
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f7ff fbc1 	bl	8005f6c <lsm6dso_read_reg>
 80067ea:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d10f      	bne.n	8006812 <lsm6dso_auto_increment_set+0x42>
  {
    reg.if_inc = val;
 80067f2:	78fb      	ldrb	r3, [r7, #3]
 80067f4:	f003 0301 	and.w	r3, r3, #1
 80067f8:	b2da      	uxtb	r2, r3
 80067fa:	7a3b      	ldrb	r3, [r7, #8]
 80067fc:	f362 0382 	bfi	r3, r2, #2, #1
 8006800:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8006802:	f107 0208 	add.w	r2, r7, #8
 8006806:	2301      	movs	r3, #1
 8006808:	2112      	movs	r1, #18
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f7ff fbc6 	bl	8005f9c <lsm6dso_write_reg>
 8006810:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006812:	68fb      	ldr	r3, [r7, #12]
}
 8006814:	4618      	mov	r0, r3
 8006816:	3710      	adds	r7, #16
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b086      	sub	sp, #24
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	460b      	mov	r3, r1
 8006826:	70fb      	strb	r3, [r7, #3]
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8006828:	f107 020c 	add.w	r2, r7, #12
 800682c:	2301      	movs	r3, #1
 800682e:	2118      	movs	r1, #24
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f7ff fb9b 	bl	8005f6c <lsm6dso_read_reg>
 8006836:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d111      	bne.n	8006862 <lsm6dso_i3c_disable_set+0x46>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 800683e:	78fb      	ldrb	r3, [r7, #3]
 8006840:	09db      	lsrs	r3, r3, #7
 8006842:	b2db      	uxtb	r3, r3
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	b2da      	uxtb	r2, r3
 800684a:	7b3b      	ldrb	r3, [r7, #12]
 800684c:	f362 0341 	bfi	r3, r2, #1, #1
 8006850:	733b      	strb	r3, [r7, #12]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8006852:	f107 020c 	add.w	r2, r7, #12
 8006856:	2301      	movs	r3, #1
 8006858:	2118      	movs	r1, #24
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f7ff fb9e 	bl	8005f9c <lsm6dso_write_reg>
 8006860:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d107      	bne.n	8006878 <lsm6dso_i3c_disable_set+0x5c>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 8006868:	f107 0210 	add.w	r2, r7, #16
 800686c:	2301      	movs	r3, #1
 800686e:	2162      	movs	r1, #98	; 0x62
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f7ff fb7b 	bl	8005f6c <lsm6dso_read_reg>
 8006876:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d10f      	bne.n	800689e <lsm6dso_i3c_disable_set+0x82>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 800687e:	78fb      	ldrb	r3, [r7, #3]
 8006880:	f003 0303 	and.w	r3, r3, #3
 8006884:	b2da      	uxtb	r2, r3
 8006886:	7c3b      	ldrb	r3, [r7, #16]
 8006888:	f362 03c4 	bfi	r3, r2, #3, #2
 800688c:	743b      	strb	r3, [r7, #16]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 800688e:	f107 0210 	add.w	r2, r7, #16
 8006892:	2301      	movs	r3, #1
 8006894:	2162      	movs	r1, #98	; 0x62
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f7ff fb80 	bl	8005f9c <lsm6dso_write_reg>
 800689c:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 800689e:	697b      	ldr	r3, [r7, #20]
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3718      	adds	r7, #24
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <lsm6dso_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dso_fifo_mode_t val)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	460b      	mov	r3, r1
 80068b2:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 80068b4:	f107 0208 	add.w	r2, r7, #8
 80068b8:	2301      	movs	r3, #1
 80068ba:	210a      	movs	r1, #10
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f7ff fb55 	bl	8005f6c <lsm6dso_read_reg>
 80068c2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d10f      	bne.n	80068ea <lsm6dso_fifo_mode_set+0x42>
  {
    reg.fifo_mode = (uint8_t)val;
 80068ca:	78fb      	ldrb	r3, [r7, #3]
 80068cc:	f003 0307 	and.w	r3, r3, #7
 80068d0:	b2da      	uxtb	r2, r3
 80068d2:	7a3b      	ldrb	r3, [r7, #8]
 80068d4:	f362 0302 	bfi	r3, r2, #0, #3
 80068d8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 80068da:	f107 0208 	add.w	r2, r7, #8
 80068de:	2301      	movs	r3, #1
 80068e0:	210a      	movs	r1, #10
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f7ff fb5a 	bl	8005f9c <lsm6dso_write_reg>
 80068e8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80068ea:	68fb      	ldr	r3, [r7, #12]
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3710      	adds	r7, #16
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}

080068f4 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 80068fe:	2102      	movs	r1, #2
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f7ff ff3f 	bl	8006784 <lsm6dso_mem_bank_set>
 8006906:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d106      	bne.n	800691c <lsm6dso_fsm_enable_get+0x28>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 800690e:	2302      	movs	r3, #2
 8006910:	683a      	ldr	r2, [r7, #0]
 8006912:	2146      	movs	r1, #70	; 0x46
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f7ff fb29 	bl	8005f6c <lsm6dso_read_reg>
 800691a:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d104      	bne.n	800692c <lsm6dso_fsm_enable_get+0x38>
  {
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8006922:	2100      	movs	r1, #0
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f7ff ff2d 	bl	8006784 <lsm6dso_mem_bank_set>
 800692a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800692c:	68fb      	ldr	r3, [r7, #12]
}
 800692e:	4618      	mov	r0, r3
 8006930:	3710      	adds	r7, #16
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
	...

08006938 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8006942:	2102      	movs	r1, #2
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f7ff ff1d 	bl	8006784 <lsm6dso_mem_bank_set>
 800694a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d107      	bne.n	8006962 <lsm6dso_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B,
 8006952:	f107 0208 	add.w	r2, r7, #8
 8006956:	2301      	movs	r3, #1
 8006958:	215f      	movs	r1, #95	; 0x5f
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f7ff fb06 	bl	8005f6c <lsm6dso_read_reg>
 8006960:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d12a      	bne.n	80069be <lsm6dso_fsm_data_rate_get+0x86>
  {
    switch (reg.fsm_odr)
 8006968:	7a3b      	ldrb	r3, [r7, #8]
 800696a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800696e:	b2db      	uxtb	r3, r3
 8006970:	2b03      	cmp	r3, #3
 8006972:	d81b      	bhi.n	80069ac <lsm6dso_fsm_data_rate_get+0x74>
 8006974:	a201      	add	r2, pc, #4	; (adr r2, 800697c <lsm6dso_fsm_data_rate_get+0x44>)
 8006976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800697a:	bf00      	nop
 800697c:	0800698d 	.word	0x0800698d
 8006980:	08006995 	.word	0x08006995
 8006984:	0800699d 	.word	0x0800699d
 8006988:	080069a5 	.word	0x080069a5
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	2200      	movs	r2, #0
 8006990:	701a      	strb	r2, [r3, #0]
        break;
 8006992:	e00f      	b.n	80069b4 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_26Hz:
        *val = LSM6DSO_ODR_FSM_26Hz;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	2201      	movs	r2, #1
 8006998:	701a      	strb	r2, [r3, #0]
        break;
 800699a:	e00b      	b.n	80069b4 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_52Hz:
        *val = LSM6DSO_ODR_FSM_52Hz;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	2202      	movs	r2, #2
 80069a0:	701a      	strb	r2, [r3, #0]
        break;
 80069a2:	e007      	b.n	80069b4 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_104Hz:
        *val = LSM6DSO_ODR_FSM_104Hz;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	2203      	movs	r2, #3
 80069a8:	701a      	strb	r2, [r3, #0]
        break;
 80069aa:	e003      	b.n	80069b4 <lsm6dso_fsm_data_rate_get+0x7c>

      default:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	2200      	movs	r2, #0
 80069b0:	701a      	strb	r2, [r3, #0]
        break;
 80069b2:	bf00      	nop
    }

    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 80069b4:	2100      	movs	r1, #0
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f7ff fee4 	bl	8006784 <lsm6dso_mem_bank_set>
 80069bc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80069be:	68fb      	ldr	r3, [r7, #12]
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3710      	adds	r7, #16
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80069ce:	2300      	movs	r3, #0
 80069d0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80069d2:	2003      	movs	r0, #3
 80069d4:	f000 f960 	bl	8006c98 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80069d8:	200f      	movs	r0, #15
 80069da:	f000 f80d 	bl	80069f8 <HAL_InitTick>
 80069de:	4603      	mov	r3, r0
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d002      	beq.n	80069ea <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	71fb      	strb	r3, [r7, #7]
 80069e8:	e001      	b.n	80069ee <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80069ea:	f7fd ffb3 	bl	8004954 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80069ee:	79fb      	ldrb	r3, [r7, #7]
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3708      	adds	r7, #8
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}

080069f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b084      	sub	sp, #16
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006a00:	2300      	movs	r3, #0
 8006a02:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8006a04:	4b17      	ldr	r3, [pc, #92]	; (8006a64 <HAL_InitTick+0x6c>)
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d023      	beq.n	8006a54 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8006a0c:	4b16      	ldr	r3, [pc, #88]	; (8006a68 <HAL_InitTick+0x70>)
 8006a0e:	681a      	ldr	r2, [r3, #0]
 8006a10:	4b14      	ldr	r3, [pc, #80]	; (8006a64 <HAL_InitTick+0x6c>)
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	4619      	mov	r1, r3
 8006a16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a22:	4618      	mov	r0, r3
 8006a24:	f000 f96d 	bl	8006d02 <HAL_SYSTICK_Config>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d10f      	bne.n	8006a4e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2b0f      	cmp	r3, #15
 8006a32:	d809      	bhi.n	8006a48 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006a34:	2200      	movs	r2, #0
 8006a36:	6879      	ldr	r1, [r7, #4]
 8006a38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a3c:	f000 f937 	bl	8006cae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006a40:	4a0a      	ldr	r2, [pc, #40]	; (8006a6c <HAL_InitTick+0x74>)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6013      	str	r3, [r2, #0]
 8006a46:	e007      	b.n	8006a58 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	73fb      	strb	r3, [r7, #15]
 8006a4c:	e004      	b.n	8006a58 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	73fb      	strb	r3, [r7, #15]
 8006a52:	e001      	b.n	8006a58 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3710      	adds	r7, #16
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}
 8006a62:	bf00      	nop
 8006a64:	20000018 	.word	0x20000018
 8006a68:	20000010 	.word	0x20000010
 8006a6c:	20000014 	.word	0x20000014

08006a70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006a70:	b480      	push	{r7}
 8006a72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006a74:	4b06      	ldr	r3, [pc, #24]	; (8006a90 <HAL_IncTick+0x20>)
 8006a76:	781b      	ldrb	r3, [r3, #0]
 8006a78:	461a      	mov	r2, r3
 8006a7a:	4b06      	ldr	r3, [pc, #24]	; (8006a94 <HAL_IncTick+0x24>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4413      	add	r3, r2
 8006a80:	4a04      	ldr	r2, [pc, #16]	; (8006a94 <HAL_IncTick+0x24>)
 8006a82:	6013      	str	r3, [r2, #0]
}
 8006a84:	bf00      	nop
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	20000018 	.word	0x20000018
 8006a94:	20000f8c 	.word	0x20000f8c

08006a98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	af00      	add	r7, sp, #0
  return uwTick;
 8006a9c:	4b03      	ldr	r3, [pc, #12]	; (8006aac <HAL_GetTick+0x14>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr
 8006aaa:	bf00      	nop
 8006aac:	20000f8c 	.word	0x20000f8c

08006ab0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ab8:	f7ff ffee 	bl	8006a98 <HAL_GetTick>
 8006abc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ac8:	d005      	beq.n	8006ad6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8006aca:	4b0a      	ldr	r3, [pc, #40]	; (8006af4 <HAL_Delay+0x44>)
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	461a      	mov	r2, r3
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	4413      	add	r3, r2
 8006ad4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006ad6:	bf00      	nop
 8006ad8:	f7ff ffde 	bl	8006a98 <HAL_GetTick>
 8006adc:	4602      	mov	r2, r0
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d8f7      	bhi.n	8006ad8 <HAL_Delay+0x28>
  {
  }
}
 8006ae8:	bf00      	nop
 8006aea:	bf00      	nop
 8006aec:	3710      	adds	r7, #16
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop
 8006af4:	20000018 	.word	0x20000018

08006af8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b085      	sub	sp, #20
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f003 0307 	and.w	r3, r3, #7
 8006b06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006b08:	4b0c      	ldr	r3, [pc, #48]	; (8006b3c <__NVIC_SetPriorityGrouping+0x44>)
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006b0e:	68ba      	ldr	r2, [r7, #8]
 8006b10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006b14:	4013      	ands	r3, r2
 8006b16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006b20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006b24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006b2a:	4a04      	ldr	r2, [pc, #16]	; (8006b3c <__NVIC_SetPriorityGrouping+0x44>)
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	60d3      	str	r3, [r2, #12]
}
 8006b30:	bf00      	nop
 8006b32:	3714      	adds	r7, #20
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	e000ed00 	.word	0xe000ed00

08006b40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006b40:	b480      	push	{r7}
 8006b42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b44:	4b04      	ldr	r3, [pc, #16]	; (8006b58 <__NVIC_GetPriorityGrouping+0x18>)
 8006b46:	68db      	ldr	r3, [r3, #12]
 8006b48:	0a1b      	lsrs	r3, r3, #8
 8006b4a:	f003 0307 	and.w	r3, r3, #7
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr
 8006b58:	e000ed00 	.word	0xe000ed00

08006b5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b083      	sub	sp, #12
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	4603      	mov	r3, r0
 8006b64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	db0b      	blt.n	8006b86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b6e:	79fb      	ldrb	r3, [r7, #7]
 8006b70:	f003 021f 	and.w	r2, r3, #31
 8006b74:	4907      	ldr	r1, [pc, #28]	; (8006b94 <__NVIC_EnableIRQ+0x38>)
 8006b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b7a:	095b      	lsrs	r3, r3, #5
 8006b7c:	2001      	movs	r0, #1
 8006b7e:	fa00 f202 	lsl.w	r2, r0, r2
 8006b82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006b86:	bf00      	nop
 8006b88:	370c      	adds	r7, #12
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	e000e100 	.word	0xe000e100

08006b98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	6039      	str	r1, [r7, #0]
 8006ba2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	db0a      	blt.n	8006bc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	b2da      	uxtb	r2, r3
 8006bb0:	490c      	ldr	r1, [pc, #48]	; (8006be4 <__NVIC_SetPriority+0x4c>)
 8006bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bb6:	0112      	lsls	r2, r2, #4
 8006bb8:	b2d2      	uxtb	r2, r2
 8006bba:	440b      	add	r3, r1
 8006bbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006bc0:	e00a      	b.n	8006bd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	b2da      	uxtb	r2, r3
 8006bc6:	4908      	ldr	r1, [pc, #32]	; (8006be8 <__NVIC_SetPriority+0x50>)
 8006bc8:	79fb      	ldrb	r3, [r7, #7]
 8006bca:	f003 030f 	and.w	r3, r3, #15
 8006bce:	3b04      	subs	r3, #4
 8006bd0:	0112      	lsls	r2, r2, #4
 8006bd2:	b2d2      	uxtb	r2, r2
 8006bd4:	440b      	add	r3, r1
 8006bd6:	761a      	strb	r2, [r3, #24]
}
 8006bd8:	bf00      	nop
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr
 8006be4:	e000e100 	.word	0xe000e100
 8006be8:	e000ed00 	.word	0xe000ed00

08006bec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b089      	sub	sp, #36	; 0x24
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f003 0307 	and.w	r3, r3, #7
 8006bfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c00:	69fb      	ldr	r3, [r7, #28]
 8006c02:	f1c3 0307 	rsb	r3, r3, #7
 8006c06:	2b04      	cmp	r3, #4
 8006c08:	bf28      	it	cs
 8006c0a:	2304      	movcs	r3, #4
 8006c0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	3304      	adds	r3, #4
 8006c12:	2b06      	cmp	r3, #6
 8006c14:	d902      	bls.n	8006c1c <NVIC_EncodePriority+0x30>
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	3b03      	subs	r3, #3
 8006c1a:	e000      	b.n	8006c1e <NVIC_EncodePriority+0x32>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c24:	69bb      	ldr	r3, [r7, #24]
 8006c26:	fa02 f303 	lsl.w	r3, r2, r3
 8006c2a:	43da      	mvns	r2, r3
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	401a      	ands	r2, r3
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c3e:	43d9      	mvns	r1, r3
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c44:	4313      	orrs	r3, r2
         );
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3724      	adds	r7, #36	; 0x24
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
	...

08006c54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b082      	sub	sp, #8
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	3b01      	subs	r3, #1
 8006c60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006c64:	d301      	bcc.n	8006c6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006c66:	2301      	movs	r3, #1
 8006c68:	e00f      	b.n	8006c8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006c6a:	4a0a      	ldr	r2, [pc, #40]	; (8006c94 <SysTick_Config+0x40>)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006c72:	210f      	movs	r1, #15
 8006c74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c78:	f7ff ff8e 	bl	8006b98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006c7c:	4b05      	ldr	r3, [pc, #20]	; (8006c94 <SysTick_Config+0x40>)
 8006c7e:	2200      	movs	r2, #0
 8006c80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006c82:	4b04      	ldr	r3, [pc, #16]	; (8006c94 <SysTick_Config+0x40>)
 8006c84:	2207      	movs	r2, #7
 8006c86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006c88:	2300      	movs	r3, #0
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3708      	adds	r7, #8
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}
 8006c92:	bf00      	nop
 8006c94:	e000e010 	.word	0xe000e010

08006c98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f7ff ff29 	bl	8006af8 <__NVIC_SetPriorityGrouping>
}
 8006ca6:	bf00      	nop
 8006ca8:	3708      	adds	r7, #8
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}

08006cae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006cae:	b580      	push	{r7, lr}
 8006cb0:	b086      	sub	sp, #24
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	60b9      	str	r1, [r7, #8]
 8006cb8:	607a      	str	r2, [r7, #4]
 8006cba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006cc0:	f7ff ff3e 	bl	8006b40 <__NVIC_GetPriorityGrouping>
 8006cc4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006cc6:	687a      	ldr	r2, [r7, #4]
 8006cc8:	68b9      	ldr	r1, [r7, #8]
 8006cca:	6978      	ldr	r0, [r7, #20]
 8006ccc:	f7ff ff8e 	bl	8006bec <NVIC_EncodePriority>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cd6:	4611      	mov	r1, r2
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7ff ff5d 	bl	8006b98 <__NVIC_SetPriority>
}
 8006cde:	bf00      	nop
 8006ce0:	3718      	adds	r7, #24
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}

08006ce6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ce6:	b580      	push	{r7, lr}
 8006ce8:	b082      	sub	sp, #8
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	4603      	mov	r3, r0
 8006cee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f7ff ff31 	bl	8006b5c <__NVIC_EnableIRQ>
}
 8006cfa:	bf00      	nop
 8006cfc:	3708      	adds	r7, #8
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}

08006d02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006d02:	b580      	push	{r7, lr}
 8006d04:	b082      	sub	sp, #8
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f7ff ffa2 	bl	8006c54 <SysTick_Config>
 8006d10:	4603      	mov	r3, r0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3708      	adds	r7, #8
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
	...

08006d1c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d101      	bne.n	8006d2e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e08d      	b.n	8006e4a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	461a      	mov	r2, r3
 8006d34:	4b47      	ldr	r3, [pc, #284]	; (8006e54 <HAL_DMA_Init+0x138>)
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d80f      	bhi.n	8006d5a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	461a      	mov	r2, r3
 8006d40:	4b45      	ldr	r3, [pc, #276]	; (8006e58 <HAL_DMA_Init+0x13c>)
 8006d42:	4413      	add	r3, r2
 8006d44:	4a45      	ldr	r2, [pc, #276]	; (8006e5c <HAL_DMA_Init+0x140>)
 8006d46:	fba2 2303 	umull	r2, r3, r2, r3
 8006d4a:	091b      	lsrs	r3, r3, #4
 8006d4c:	009a      	lsls	r2, r3, #2
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a42      	ldr	r2, [pc, #264]	; (8006e60 <HAL_DMA_Init+0x144>)
 8006d56:	641a      	str	r2, [r3, #64]	; 0x40
 8006d58:	e00e      	b.n	8006d78 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	461a      	mov	r2, r3
 8006d60:	4b40      	ldr	r3, [pc, #256]	; (8006e64 <HAL_DMA_Init+0x148>)
 8006d62:	4413      	add	r3, r2
 8006d64:	4a3d      	ldr	r2, [pc, #244]	; (8006e5c <HAL_DMA_Init+0x140>)
 8006d66:	fba2 2303 	umull	r2, r3, r2, r3
 8006d6a:	091b      	lsrs	r3, r3, #4
 8006d6c:	009a      	lsls	r2, r3, #2
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a3c      	ldr	r2, [pc, #240]	; (8006e68 <HAL_DMA_Init+0x14c>)
 8006d76:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2202      	movs	r2, #2
 8006d7c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006d8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006d9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	691b      	ldr	r3, [r3, #16]
 8006da2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006da8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	699b      	ldr	r3, [r3, #24]
 8006dae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006db4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6a1b      	ldr	r3, [r3, #32]
 8006dba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006dbc:	68fa      	ldr	r2, [r7, #12]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	68fa      	ldr	r2, [r7, #12]
 8006dc8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f000 fa72 	bl	80072b4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006dd8:	d102      	bne.n	8006de0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	685a      	ldr	r2, [r3, #4]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006de8:	b2d2      	uxtb	r2, r2
 8006dea:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006df4:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d010      	beq.n	8006e20 <HAL_DMA_Init+0x104>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	2b04      	cmp	r3, #4
 8006e04:	d80c      	bhi.n	8006e20 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 fa92 	bl	8007330 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e10:	2200      	movs	r2, #0
 8006e12:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e18:	687a      	ldr	r2, [r7, #4]
 8006e1a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006e1c:	605a      	str	r2, [r3, #4]
 8006e1e:	e008      	b.n	8006e32 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006e48:	2300      	movs	r3, #0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3710      	adds	r7, #16
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	bf00      	nop
 8006e54:	40020407 	.word	0x40020407
 8006e58:	bffdfff8 	.word	0xbffdfff8
 8006e5c:	cccccccd 	.word	0xcccccccd
 8006e60:	40020000 	.word	0x40020000
 8006e64:	bffdfbf8 	.word	0xbffdfbf8
 8006e68:	40020400 	.word	0x40020400

08006e6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b086      	sub	sp, #24
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	607a      	str	r2, [r7, #4]
 8006e78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d101      	bne.n	8006e8c <HAL_DMA_Start_IT+0x20>
 8006e88:	2302      	movs	r3, #2
 8006e8a:	e066      	b.n	8006f5a <HAL_DMA_Start_IT+0xee>
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d155      	bne.n	8006f4c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2202      	movs	r2, #2
 8006ea4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f022 0201 	bic.w	r2, r2, #1
 8006ebc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	68b9      	ldr	r1, [r7, #8]
 8006ec4:	68f8      	ldr	r0, [r7, #12]
 8006ec6:	f000 f9b6 	bl	8007236 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d008      	beq.n	8006ee4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f042 020e 	orr.w	r2, r2, #14
 8006ee0:	601a      	str	r2, [r3, #0]
 8006ee2:	e00f      	b.n	8006f04 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f022 0204 	bic.w	r2, r2, #4
 8006ef2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f042 020a 	orr.w	r2, r2, #10
 8006f02:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d007      	beq.n	8006f22 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f16:	681a      	ldr	r2, [r3, #0]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f20:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d007      	beq.n	8006f3a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f38:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f042 0201 	orr.w	r2, r2, #1
 8006f48:	601a      	str	r2, [r3, #0]
 8006f4a:	e005      	b.n	8006f58 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006f54:	2302      	movs	r3, #2
 8006f56:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3718      	adds	r7, #24
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006f62:	b480      	push	{r7}
 8006f64:	b085      	sub	sp, #20
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	2b02      	cmp	r3, #2
 8006f78:	d008      	beq.n	8006f8c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2204      	movs	r2, #4
 8006f7e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e040      	b.n	800700e <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f022 020e 	bic.w	r2, r2, #14
 8006f9a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fa6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006faa:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f022 0201 	bic.w	r2, r2, #1
 8006fba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fc0:	f003 021c 	and.w	r2, r3, #28
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc8:	2101      	movs	r1, #1
 8006fca:	fa01 f202 	lsl.w	r2, r1, r2
 8006fce:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006fd8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d00c      	beq.n	8006ffc <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ff0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006ffa:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2201      	movs	r2, #1
 8007000:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800700c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800700e:	4618      	mov	r0, r3
 8007010:	3714      	adds	r7, #20
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800701a:	b580      	push	{r7, lr}
 800701c:	b084      	sub	sp, #16
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007022:	2300      	movs	r3, #0
 8007024:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800702c:	b2db      	uxtb	r3, r3
 800702e:	2b02      	cmp	r3, #2
 8007030:	d005      	beq.n	800703e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2204      	movs	r2, #4
 8007036:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	73fb      	strb	r3, [r7, #15]
 800703c:	e047      	b.n	80070ce <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f022 020e 	bic.w	r2, r2, #14
 800704c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f022 0201 	bic.w	r2, r2, #1
 800705c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007062:	681a      	ldr	r2, [r3, #0]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007068:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800706c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007072:	f003 021c 	and.w	r2, r3, #28
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800707a:	2101      	movs	r1, #1
 800707c:	fa01 f202 	lsl.w	r2, r1, r2
 8007080:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800708a:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007090:	2b00      	cmp	r3, #0
 8007092:	d00c      	beq.n	80070ae <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800709e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80070a2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80070ac:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2200      	movs	r2, #0
 80070ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d003      	beq.n	80070ce <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	4798      	blx	r3
    }
  }
  return status;
 80070ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	3710      	adds	r7, #16
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070f4:	f003 031c 	and.w	r3, r3, #28
 80070f8:	2204      	movs	r2, #4
 80070fa:	409a      	lsls	r2, r3
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	4013      	ands	r3, r2
 8007100:	2b00      	cmp	r3, #0
 8007102:	d026      	beq.n	8007152 <HAL_DMA_IRQHandler+0x7a>
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	f003 0304 	and.w	r3, r3, #4
 800710a:	2b00      	cmp	r3, #0
 800710c:	d021      	beq.n	8007152 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 0320 	and.w	r3, r3, #32
 8007118:	2b00      	cmp	r3, #0
 800711a:	d107      	bne.n	800712c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f022 0204 	bic.w	r2, r2, #4
 800712a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007130:	f003 021c 	and.w	r2, r3, #28
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007138:	2104      	movs	r1, #4
 800713a:	fa01 f202 	lsl.w	r2, r1, r2
 800713e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007144:	2b00      	cmp	r3, #0
 8007146:	d071      	beq.n	800722c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8007150:	e06c      	b.n	800722c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007156:	f003 031c 	and.w	r3, r3, #28
 800715a:	2202      	movs	r2, #2
 800715c:	409a      	lsls	r2, r3
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	4013      	ands	r3, r2
 8007162:	2b00      	cmp	r3, #0
 8007164:	d02e      	beq.n	80071c4 <HAL_DMA_IRQHandler+0xec>
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	f003 0302 	and.w	r3, r3, #2
 800716c:	2b00      	cmp	r3, #0
 800716e:	d029      	beq.n	80071c4 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f003 0320 	and.w	r3, r3, #32
 800717a:	2b00      	cmp	r3, #0
 800717c:	d10b      	bne.n	8007196 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f022 020a 	bic.w	r2, r2, #10
 800718c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2201      	movs	r2, #1
 8007192:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800719a:	f003 021c 	and.w	r2, r3, #28
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a2:	2102      	movs	r1, #2
 80071a4:	fa01 f202 	lsl.w	r2, r1, r2
 80071a8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d038      	beq.n	800722c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80071c2:	e033      	b.n	800722c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071c8:	f003 031c 	and.w	r3, r3, #28
 80071cc:	2208      	movs	r2, #8
 80071ce:	409a      	lsls	r2, r3
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	4013      	ands	r3, r2
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d02a      	beq.n	800722e <HAL_DMA_IRQHandler+0x156>
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	f003 0308 	and.w	r3, r3, #8
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d025      	beq.n	800722e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f022 020e 	bic.w	r2, r2, #14
 80071f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071f6:	f003 021c 	and.w	r2, r3, #28
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071fe:	2101      	movs	r1, #1
 8007200:	fa01 f202 	lsl.w	r2, r1, r2
 8007204:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007220:	2b00      	cmp	r3, #0
 8007222:	d004      	beq.n	800722e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800722c:	bf00      	nop
 800722e:	bf00      	nop
}
 8007230:	3710      	adds	r7, #16
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}

08007236 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007236:	b480      	push	{r7}
 8007238:	b085      	sub	sp, #20
 800723a:	af00      	add	r7, sp, #0
 800723c:	60f8      	str	r0, [r7, #12]
 800723e:	60b9      	str	r1, [r7, #8]
 8007240:	607a      	str	r2, [r7, #4]
 8007242:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007248:	68fa      	ldr	r2, [r7, #12]
 800724a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800724c:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007252:	2b00      	cmp	r3, #0
 8007254:	d004      	beq.n	8007260 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800725e:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007264:	f003 021c 	and.w	r2, r3, #28
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800726c:	2101      	movs	r1, #1
 800726e:	fa01 f202 	lsl.w	r2, r1, r2
 8007272:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	683a      	ldr	r2, [r7, #0]
 800727a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	2b10      	cmp	r3, #16
 8007282:	d108      	bne.n	8007296 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	68ba      	ldr	r2, [r7, #8]
 8007292:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007294:	e007      	b.n	80072a6 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	68ba      	ldr	r2, [r7, #8]
 800729c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	60da      	str	r2, [r3, #12]
}
 80072a6:	bf00      	nop
 80072a8:	3714      	adds	r7, #20
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr
	...

080072b4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b085      	sub	sp, #20
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	461a      	mov	r2, r3
 80072c2:	4b17      	ldr	r3, [pc, #92]	; (8007320 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d80a      	bhi.n	80072de <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072cc:	089b      	lsrs	r3, r3, #2
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80072d4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	6493      	str	r3, [r2, #72]	; 0x48
 80072dc:	e007      	b.n	80072ee <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072e2:	089b      	lsrs	r3, r3, #2
 80072e4:	009a      	lsls	r2, r3, #2
 80072e6:	4b0f      	ldr	r3, [pc, #60]	; (8007324 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80072e8:	4413      	add	r3, r2
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	b2db      	uxtb	r3, r3
 80072f4:	3b08      	subs	r3, #8
 80072f6:	4a0c      	ldr	r2, [pc, #48]	; (8007328 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80072f8:	fba2 2303 	umull	r2, r3, r2, r3
 80072fc:	091b      	lsrs	r3, r3, #4
 80072fe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	4a0a      	ldr	r2, [pc, #40]	; (800732c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007304:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f003 031f 	and.w	r3, r3, #31
 800730c:	2201      	movs	r2, #1
 800730e:	409a      	lsls	r2, r3
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007314:	bf00      	nop
 8007316:	3714      	adds	r7, #20
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr
 8007320:	40020407 	.word	0x40020407
 8007324:	4002081c 	.word	0x4002081c
 8007328:	cccccccd 	.word	0xcccccccd
 800732c:	40020880 	.word	0x40020880

08007330 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007330:	b480      	push	{r7}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	b2db      	uxtb	r3, r3
 800733e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007340:	68fa      	ldr	r2, [r7, #12]
 8007342:	4b0b      	ldr	r3, [pc, #44]	; (8007370 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007344:	4413      	add	r3, r2
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	461a      	mov	r2, r3
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a08      	ldr	r2, [pc, #32]	; (8007374 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007352:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	3b01      	subs	r3, #1
 8007358:	f003 0303 	and.w	r3, r3, #3
 800735c:	2201      	movs	r2, #1
 800735e:	409a      	lsls	r2, r3
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007364:	bf00      	nop
 8007366:	3714      	adds	r7, #20
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr
 8007370:	1000823f 	.word	0x1000823f
 8007374:	40020940 	.word	0x40020940

08007378 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007378:	b480      	push	{r7}
 800737a:	b087      	sub	sp, #28
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007382:	2300      	movs	r3, #0
 8007384:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007386:	e166      	b.n	8007656 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	2101      	movs	r1, #1
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	fa01 f303 	lsl.w	r3, r1, r3
 8007394:	4013      	ands	r3, r2
 8007396:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2b00      	cmp	r3, #0
 800739c:	f000 8158 	beq.w	8007650 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	f003 0303 	and.w	r3, r3, #3
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d005      	beq.n	80073b8 <HAL_GPIO_Init+0x40>
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	f003 0303 	and.w	r3, r3, #3
 80073b4:	2b02      	cmp	r3, #2
 80073b6:	d130      	bne.n	800741a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	689b      	ldr	r3, [r3, #8]
 80073bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	005b      	lsls	r3, r3, #1
 80073c2:	2203      	movs	r2, #3
 80073c4:	fa02 f303 	lsl.w	r3, r2, r3
 80073c8:	43db      	mvns	r3, r3
 80073ca:	693a      	ldr	r2, [r7, #16]
 80073cc:	4013      	ands	r3, r2
 80073ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	68da      	ldr	r2, [r3, #12]
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	005b      	lsls	r3, r3, #1
 80073d8:	fa02 f303 	lsl.w	r3, r2, r3
 80073dc:	693a      	ldr	r2, [r7, #16]
 80073de:	4313      	orrs	r3, r2
 80073e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	693a      	ldr	r2, [r7, #16]
 80073e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80073ee:	2201      	movs	r2, #1
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	fa02 f303 	lsl.w	r3, r2, r3
 80073f6:	43db      	mvns	r3, r3
 80073f8:	693a      	ldr	r2, [r7, #16]
 80073fa:	4013      	ands	r3, r2
 80073fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	091b      	lsrs	r3, r3, #4
 8007404:	f003 0201 	and.w	r2, r3, #1
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	fa02 f303 	lsl.w	r3, r2, r3
 800740e:	693a      	ldr	r2, [r7, #16]
 8007410:	4313      	orrs	r3, r2
 8007412:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	693a      	ldr	r2, [r7, #16]
 8007418:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	f003 0303 	and.w	r3, r3, #3
 8007422:	2b03      	cmp	r3, #3
 8007424:	d017      	beq.n	8007456 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	68db      	ldr	r3, [r3, #12]
 800742a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	005b      	lsls	r3, r3, #1
 8007430:	2203      	movs	r2, #3
 8007432:	fa02 f303 	lsl.w	r3, r2, r3
 8007436:	43db      	mvns	r3, r3
 8007438:	693a      	ldr	r2, [r7, #16]
 800743a:	4013      	ands	r3, r2
 800743c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	689a      	ldr	r2, [r3, #8]
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	005b      	lsls	r3, r3, #1
 8007446:	fa02 f303 	lsl.w	r3, r2, r3
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	4313      	orrs	r3, r2
 800744e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	693a      	ldr	r2, [r7, #16]
 8007454:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	f003 0303 	and.w	r3, r3, #3
 800745e:	2b02      	cmp	r3, #2
 8007460:	d123      	bne.n	80074aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	08da      	lsrs	r2, r3, #3
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	3208      	adds	r2, #8
 800746a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800746e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	f003 0307 	and.w	r3, r3, #7
 8007476:	009b      	lsls	r3, r3, #2
 8007478:	220f      	movs	r2, #15
 800747a:	fa02 f303 	lsl.w	r3, r2, r3
 800747e:	43db      	mvns	r3, r3
 8007480:	693a      	ldr	r2, [r7, #16]
 8007482:	4013      	ands	r3, r2
 8007484:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	691a      	ldr	r2, [r3, #16]
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	f003 0307 	and.w	r3, r3, #7
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	fa02 f303 	lsl.w	r3, r2, r3
 8007496:	693a      	ldr	r2, [r7, #16]
 8007498:	4313      	orrs	r3, r2
 800749a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	08da      	lsrs	r2, r3, #3
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	3208      	adds	r2, #8
 80074a4:	6939      	ldr	r1, [r7, #16]
 80074a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	005b      	lsls	r3, r3, #1
 80074b4:	2203      	movs	r2, #3
 80074b6:	fa02 f303 	lsl.w	r3, r2, r3
 80074ba:	43db      	mvns	r3, r3
 80074bc:	693a      	ldr	r2, [r7, #16]
 80074be:	4013      	ands	r3, r2
 80074c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	f003 0203 	and.w	r2, r3, #3
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	005b      	lsls	r3, r3, #1
 80074ce:	fa02 f303 	lsl.w	r3, r2, r3
 80074d2:	693a      	ldr	r2, [r7, #16]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	693a      	ldr	r2, [r7, #16]
 80074dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	f000 80b2 	beq.w	8007650 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80074ec:	4b61      	ldr	r3, [pc, #388]	; (8007674 <HAL_GPIO_Init+0x2fc>)
 80074ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074f0:	4a60      	ldr	r2, [pc, #384]	; (8007674 <HAL_GPIO_Init+0x2fc>)
 80074f2:	f043 0301 	orr.w	r3, r3, #1
 80074f6:	6613      	str	r3, [r2, #96]	; 0x60
 80074f8:	4b5e      	ldr	r3, [pc, #376]	; (8007674 <HAL_GPIO_Init+0x2fc>)
 80074fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074fc:	f003 0301 	and.w	r3, r3, #1
 8007500:	60bb      	str	r3, [r7, #8]
 8007502:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007504:	4a5c      	ldr	r2, [pc, #368]	; (8007678 <HAL_GPIO_Init+0x300>)
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	089b      	lsrs	r3, r3, #2
 800750a:	3302      	adds	r3, #2
 800750c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007510:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	f003 0303 	and.w	r3, r3, #3
 8007518:	009b      	lsls	r3, r3, #2
 800751a:	220f      	movs	r2, #15
 800751c:	fa02 f303 	lsl.w	r3, r2, r3
 8007520:	43db      	mvns	r3, r3
 8007522:	693a      	ldr	r2, [r7, #16]
 8007524:	4013      	ands	r3, r2
 8007526:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800752e:	d02b      	beq.n	8007588 <HAL_GPIO_Init+0x210>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	4a52      	ldr	r2, [pc, #328]	; (800767c <HAL_GPIO_Init+0x304>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d025      	beq.n	8007584 <HAL_GPIO_Init+0x20c>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	4a51      	ldr	r2, [pc, #324]	; (8007680 <HAL_GPIO_Init+0x308>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d01f      	beq.n	8007580 <HAL_GPIO_Init+0x208>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	4a50      	ldr	r2, [pc, #320]	; (8007684 <HAL_GPIO_Init+0x30c>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d019      	beq.n	800757c <HAL_GPIO_Init+0x204>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a4f      	ldr	r2, [pc, #316]	; (8007688 <HAL_GPIO_Init+0x310>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d013      	beq.n	8007578 <HAL_GPIO_Init+0x200>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	4a4e      	ldr	r2, [pc, #312]	; (800768c <HAL_GPIO_Init+0x314>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d00d      	beq.n	8007574 <HAL_GPIO_Init+0x1fc>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	4a4d      	ldr	r2, [pc, #308]	; (8007690 <HAL_GPIO_Init+0x318>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d007      	beq.n	8007570 <HAL_GPIO_Init+0x1f8>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	4a4c      	ldr	r2, [pc, #304]	; (8007694 <HAL_GPIO_Init+0x31c>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d101      	bne.n	800756c <HAL_GPIO_Init+0x1f4>
 8007568:	2307      	movs	r3, #7
 800756a:	e00e      	b.n	800758a <HAL_GPIO_Init+0x212>
 800756c:	2308      	movs	r3, #8
 800756e:	e00c      	b.n	800758a <HAL_GPIO_Init+0x212>
 8007570:	2306      	movs	r3, #6
 8007572:	e00a      	b.n	800758a <HAL_GPIO_Init+0x212>
 8007574:	2305      	movs	r3, #5
 8007576:	e008      	b.n	800758a <HAL_GPIO_Init+0x212>
 8007578:	2304      	movs	r3, #4
 800757a:	e006      	b.n	800758a <HAL_GPIO_Init+0x212>
 800757c:	2303      	movs	r3, #3
 800757e:	e004      	b.n	800758a <HAL_GPIO_Init+0x212>
 8007580:	2302      	movs	r3, #2
 8007582:	e002      	b.n	800758a <HAL_GPIO_Init+0x212>
 8007584:	2301      	movs	r3, #1
 8007586:	e000      	b.n	800758a <HAL_GPIO_Init+0x212>
 8007588:	2300      	movs	r3, #0
 800758a:	697a      	ldr	r2, [r7, #20]
 800758c:	f002 0203 	and.w	r2, r2, #3
 8007590:	0092      	lsls	r2, r2, #2
 8007592:	4093      	lsls	r3, r2
 8007594:	693a      	ldr	r2, [r7, #16]
 8007596:	4313      	orrs	r3, r2
 8007598:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800759a:	4937      	ldr	r1, [pc, #220]	; (8007678 <HAL_GPIO_Init+0x300>)
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	089b      	lsrs	r3, r3, #2
 80075a0:	3302      	adds	r3, #2
 80075a2:	693a      	ldr	r2, [r7, #16]
 80075a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80075a8:	4b3b      	ldr	r3, [pc, #236]	; (8007698 <HAL_GPIO_Init+0x320>)
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	43db      	mvns	r3, r3
 80075b2:	693a      	ldr	r2, [r7, #16]
 80075b4:	4013      	ands	r3, r2
 80075b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d003      	beq.n	80075cc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80075c4:	693a      	ldr	r2, [r7, #16]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	4313      	orrs	r3, r2
 80075ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80075cc:	4a32      	ldr	r2, [pc, #200]	; (8007698 <HAL_GPIO_Init+0x320>)
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80075d2:	4b31      	ldr	r3, [pc, #196]	; (8007698 <HAL_GPIO_Init+0x320>)
 80075d4:	68db      	ldr	r3, [r3, #12]
 80075d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	43db      	mvns	r3, r3
 80075dc:	693a      	ldr	r2, [r7, #16]
 80075de:	4013      	ands	r3, r2
 80075e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d003      	beq.n	80075f6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80075ee:	693a      	ldr	r2, [r7, #16]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80075f6:	4a28      	ldr	r2, [pc, #160]	; (8007698 <HAL_GPIO_Init+0x320>)
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80075fc:	4b26      	ldr	r3, [pc, #152]	; (8007698 <HAL_GPIO_Init+0x320>)
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	43db      	mvns	r3, r3
 8007606:	693a      	ldr	r2, [r7, #16]
 8007608:	4013      	ands	r3, r2
 800760a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007614:	2b00      	cmp	r3, #0
 8007616:	d003      	beq.n	8007620 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8007618:	693a      	ldr	r2, [r7, #16]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	4313      	orrs	r3, r2
 800761e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007620:	4a1d      	ldr	r2, [pc, #116]	; (8007698 <HAL_GPIO_Init+0x320>)
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8007626:	4b1c      	ldr	r3, [pc, #112]	; (8007698 <HAL_GPIO_Init+0x320>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	43db      	mvns	r3, r3
 8007630:	693a      	ldr	r2, [r7, #16]
 8007632:	4013      	ands	r3, r2
 8007634:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800763e:	2b00      	cmp	r3, #0
 8007640:	d003      	beq.n	800764a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8007642:	693a      	ldr	r2, [r7, #16]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	4313      	orrs	r3, r2
 8007648:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800764a:	4a13      	ldr	r2, [pc, #76]	; (8007698 <HAL_GPIO_Init+0x320>)
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	3301      	adds	r3, #1
 8007654:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	fa22 f303 	lsr.w	r3, r2, r3
 8007660:	2b00      	cmp	r3, #0
 8007662:	f47f ae91 	bne.w	8007388 <HAL_GPIO_Init+0x10>
  }
}
 8007666:	bf00      	nop
 8007668:	bf00      	nop
 800766a:	371c      	adds	r7, #28
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	40021000 	.word	0x40021000
 8007678:	40010000 	.word	0x40010000
 800767c:	48000400 	.word	0x48000400
 8007680:	48000800 	.word	0x48000800
 8007684:	48000c00 	.word	0x48000c00
 8007688:	48001000 	.word	0x48001000
 800768c:	48001400 	.word	0x48001400
 8007690:	48001800 	.word	0x48001800
 8007694:	48001c00 	.word	0x48001c00
 8007698:	40010400 	.word	0x40010400

0800769c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800769c:	b480      	push	{r7}
 800769e:	b087      	sub	sp, #28
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80076a6:	2300      	movs	r3, #0
 80076a8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80076aa:	e0c9      	b.n	8007840 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80076ac:	2201      	movs	r2, #1
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	fa02 f303 	lsl.w	r3, r2, r3
 80076b4:	683a      	ldr	r2, [r7, #0]
 80076b6:	4013      	ands	r3, r2
 80076b8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	f000 80bc 	beq.w	800783a <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80076c2:	4a66      	ldr	r2, [pc, #408]	; (800785c <HAL_GPIO_DeInit+0x1c0>)
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	089b      	lsrs	r3, r3, #2
 80076c8:	3302      	adds	r3, #2
 80076ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076ce:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	f003 0303 	and.w	r3, r3, #3
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	220f      	movs	r2, #15
 80076da:	fa02 f303 	lsl.w	r3, r2, r3
 80076de:	68fa      	ldr	r2, [r7, #12]
 80076e0:	4013      	ands	r3, r2
 80076e2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80076ea:	d02b      	beq.n	8007744 <HAL_GPIO_DeInit+0xa8>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	4a5c      	ldr	r2, [pc, #368]	; (8007860 <HAL_GPIO_DeInit+0x1c4>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d025      	beq.n	8007740 <HAL_GPIO_DeInit+0xa4>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	4a5b      	ldr	r2, [pc, #364]	; (8007864 <HAL_GPIO_DeInit+0x1c8>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d01f      	beq.n	800773c <HAL_GPIO_DeInit+0xa0>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4a5a      	ldr	r2, [pc, #360]	; (8007868 <HAL_GPIO_DeInit+0x1cc>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d019      	beq.n	8007738 <HAL_GPIO_DeInit+0x9c>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	4a59      	ldr	r2, [pc, #356]	; (800786c <HAL_GPIO_DeInit+0x1d0>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d013      	beq.n	8007734 <HAL_GPIO_DeInit+0x98>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4a58      	ldr	r2, [pc, #352]	; (8007870 <HAL_GPIO_DeInit+0x1d4>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d00d      	beq.n	8007730 <HAL_GPIO_DeInit+0x94>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a57      	ldr	r2, [pc, #348]	; (8007874 <HAL_GPIO_DeInit+0x1d8>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d007      	beq.n	800772c <HAL_GPIO_DeInit+0x90>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	4a56      	ldr	r2, [pc, #344]	; (8007878 <HAL_GPIO_DeInit+0x1dc>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d101      	bne.n	8007728 <HAL_GPIO_DeInit+0x8c>
 8007724:	2307      	movs	r3, #7
 8007726:	e00e      	b.n	8007746 <HAL_GPIO_DeInit+0xaa>
 8007728:	2308      	movs	r3, #8
 800772a:	e00c      	b.n	8007746 <HAL_GPIO_DeInit+0xaa>
 800772c:	2306      	movs	r3, #6
 800772e:	e00a      	b.n	8007746 <HAL_GPIO_DeInit+0xaa>
 8007730:	2305      	movs	r3, #5
 8007732:	e008      	b.n	8007746 <HAL_GPIO_DeInit+0xaa>
 8007734:	2304      	movs	r3, #4
 8007736:	e006      	b.n	8007746 <HAL_GPIO_DeInit+0xaa>
 8007738:	2303      	movs	r3, #3
 800773a:	e004      	b.n	8007746 <HAL_GPIO_DeInit+0xaa>
 800773c:	2302      	movs	r3, #2
 800773e:	e002      	b.n	8007746 <HAL_GPIO_DeInit+0xaa>
 8007740:	2301      	movs	r3, #1
 8007742:	e000      	b.n	8007746 <HAL_GPIO_DeInit+0xaa>
 8007744:	2300      	movs	r3, #0
 8007746:	697a      	ldr	r2, [r7, #20]
 8007748:	f002 0203 	and.w	r2, r2, #3
 800774c:	0092      	lsls	r2, r2, #2
 800774e:	4093      	lsls	r3, r2
 8007750:	68fa      	ldr	r2, [r7, #12]
 8007752:	429a      	cmp	r2, r3
 8007754:	d132      	bne.n	80077bc <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8007756:	4b49      	ldr	r3, [pc, #292]	; (800787c <HAL_GPIO_DeInit+0x1e0>)
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	43db      	mvns	r3, r3
 800775e:	4947      	ldr	r1, [pc, #284]	; (800787c <HAL_GPIO_DeInit+0x1e0>)
 8007760:	4013      	ands	r3, r2
 8007762:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8007764:	4b45      	ldr	r3, [pc, #276]	; (800787c <HAL_GPIO_DeInit+0x1e0>)
 8007766:	685a      	ldr	r2, [r3, #4]
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	43db      	mvns	r3, r3
 800776c:	4943      	ldr	r1, [pc, #268]	; (800787c <HAL_GPIO_DeInit+0x1e0>)
 800776e:	4013      	ands	r3, r2
 8007770:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8007772:	4b42      	ldr	r3, [pc, #264]	; (800787c <HAL_GPIO_DeInit+0x1e0>)
 8007774:	68da      	ldr	r2, [r3, #12]
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	43db      	mvns	r3, r3
 800777a:	4940      	ldr	r1, [pc, #256]	; (800787c <HAL_GPIO_DeInit+0x1e0>)
 800777c:	4013      	ands	r3, r2
 800777e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8007780:	4b3e      	ldr	r3, [pc, #248]	; (800787c <HAL_GPIO_DeInit+0x1e0>)
 8007782:	689a      	ldr	r2, [r3, #8]
 8007784:	693b      	ldr	r3, [r7, #16]
 8007786:	43db      	mvns	r3, r3
 8007788:	493c      	ldr	r1, [pc, #240]	; (800787c <HAL_GPIO_DeInit+0x1e0>)
 800778a:	4013      	ands	r3, r2
 800778c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	f003 0303 	and.w	r3, r3, #3
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	220f      	movs	r2, #15
 8007798:	fa02 f303 	lsl.w	r3, r2, r3
 800779c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800779e:	4a2f      	ldr	r2, [pc, #188]	; (800785c <HAL_GPIO_DeInit+0x1c0>)
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	089b      	lsrs	r3, r3, #2
 80077a4:	3302      	adds	r3, #2
 80077a6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	43da      	mvns	r2, r3
 80077ae:	482b      	ldr	r0, [pc, #172]	; (800785c <HAL_GPIO_DeInit+0x1c0>)
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	089b      	lsrs	r3, r3, #2
 80077b4:	400a      	ands	r2, r1
 80077b6:	3302      	adds	r3, #2
 80077b8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	005b      	lsls	r3, r3, #1
 80077c4:	2103      	movs	r1, #3
 80077c6:	fa01 f303 	lsl.w	r3, r1, r3
 80077ca:	431a      	orrs	r2, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	08da      	lsrs	r2, r3, #3
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	3208      	adds	r2, #8
 80077d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	f003 0307 	and.w	r3, r3, #7
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	220f      	movs	r2, #15
 80077e6:	fa02 f303 	lsl.w	r3, r2, r3
 80077ea:	43db      	mvns	r3, r3
 80077ec:	697a      	ldr	r2, [r7, #20]
 80077ee:	08d2      	lsrs	r2, r2, #3
 80077f0:	4019      	ands	r1, r3
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	3208      	adds	r2, #8
 80077f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	689a      	ldr	r2, [r3, #8]
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	005b      	lsls	r3, r3, #1
 8007802:	2103      	movs	r1, #3
 8007804:	fa01 f303 	lsl.w	r3, r1, r3
 8007808:	43db      	mvns	r3, r3
 800780a:	401a      	ands	r2, r3
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	685a      	ldr	r2, [r3, #4]
 8007814:	2101      	movs	r1, #1
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	fa01 f303 	lsl.w	r3, r1, r3
 800781c:	43db      	mvns	r3, r3
 800781e:	401a      	ands	r2, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	68da      	ldr	r2, [r3, #12]
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	005b      	lsls	r3, r3, #1
 800782c:	2103      	movs	r1, #3
 800782e:	fa01 f303 	lsl.w	r3, r1, r3
 8007832:	43db      	mvns	r3, r3
 8007834:	401a      	ands	r2, r3
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	3301      	adds	r3, #1
 800783e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8007840:	683a      	ldr	r2, [r7, #0]
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	fa22 f303 	lsr.w	r3, r2, r3
 8007848:	2b00      	cmp	r3, #0
 800784a:	f47f af2f 	bne.w	80076ac <HAL_GPIO_DeInit+0x10>
  }
}
 800784e:	bf00      	nop
 8007850:	bf00      	nop
 8007852:	371c      	adds	r7, #28
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr
 800785c:	40010000 	.word	0x40010000
 8007860:	48000400 	.word	0x48000400
 8007864:	48000800 	.word	0x48000800
 8007868:	48000c00 	.word	0x48000c00
 800786c:	48001000 	.word	0x48001000
 8007870:	48001400 	.word	0x48001400
 8007874:	48001800 	.word	0x48001800
 8007878:	48001c00 	.word	0x48001c00
 800787c:	40010400 	.word	0x40010400

08007880 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007880:	b480      	push	{r7}
 8007882:	b085      	sub	sp, #20
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
 8007888:	460b      	mov	r3, r1
 800788a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	691a      	ldr	r2, [r3, #16]
 8007890:	887b      	ldrh	r3, [r7, #2]
 8007892:	4013      	ands	r3, r2
 8007894:	2b00      	cmp	r3, #0
 8007896:	d002      	beq.n	800789e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007898:	2301      	movs	r3, #1
 800789a:	73fb      	strb	r3, [r7, #15]
 800789c:	e001      	b.n	80078a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800789e:	2300      	movs	r3, #0
 80078a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80078a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3714      	adds	r7, #20
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr

080078b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b083      	sub	sp, #12
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
 80078b8:	460b      	mov	r3, r1
 80078ba:	807b      	strh	r3, [r7, #2]
 80078bc:	4613      	mov	r3, r2
 80078be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80078c0:	787b      	ldrb	r3, [r7, #1]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d003      	beq.n	80078ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80078c6:	887a      	ldrh	r2, [r7, #2]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80078cc:	e002      	b.n	80078d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80078ce:	887a      	ldrh	r2, [r7, #2]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80078d4:	bf00      	nop
 80078d6:	370c      	adds	r7, #12
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr

080078e0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b085      	sub	sp, #20
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	460b      	mov	r3, r1
 80078ea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	695b      	ldr	r3, [r3, #20]
 80078f0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80078f2:	887a      	ldrh	r2, [r7, #2]
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	4013      	ands	r3, r2
 80078f8:	041a      	lsls	r2, r3, #16
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	43d9      	mvns	r1, r3
 80078fe:	887b      	ldrh	r3, [r7, #2]
 8007900:	400b      	ands	r3, r1
 8007902:	431a      	orrs	r2, r3
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	619a      	str	r2, [r3, #24]
}
 8007908:	bf00      	nop
 800790a:	3714      	adds	r7, #20
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b082      	sub	sp, #8
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d101      	bne.n	8007926 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	e081      	b.n	8007a2a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800792c:	b2db      	uxtb	r3, r3
 800792e:	2b00      	cmp	r3, #0
 8007930:	d106      	bne.n	8007940 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f7fd f82e 	bl	800499c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2224      	movs	r2, #36	; 0x24
 8007944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f022 0201 	bic.w	r2, r2, #1
 8007956:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	685a      	ldr	r2, [r3, #4]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007964:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	689a      	ldr	r2, [r3, #8]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007974:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	68db      	ldr	r3, [r3, #12]
 800797a:	2b01      	cmp	r3, #1
 800797c:	d107      	bne.n	800798e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	689a      	ldr	r2, [r3, #8]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800798a:	609a      	str	r2, [r3, #8]
 800798c:	e006      	b.n	800799c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	689a      	ldr	r2, [r3, #8]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800799a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	d104      	bne.n	80079ae <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80079ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	6812      	ldr	r2, [r2, #0]
 80079b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80079bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079c0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	68da      	ldr	r2, [r3, #12]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80079d0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	691a      	ldr	r2, [r3, #16]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	695b      	ldr	r3, [r3, #20]
 80079da:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	699b      	ldr	r3, [r3, #24]
 80079e2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	430a      	orrs	r2, r1
 80079ea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	69d9      	ldr	r1, [r3, #28]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6a1a      	ldr	r2, [r3, #32]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	430a      	orrs	r2, r1
 80079fa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f042 0201 	orr.w	r2, r2, #1
 8007a0a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2220      	movs	r2, #32
 8007a16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2200      	movs	r2, #0
 8007a24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007a28:	2300      	movs	r3, #0
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3708      	adds	r7, #8
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}

08007a32 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b082      	sub	sp, #8
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d101      	bne.n	8007a44 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007a40:	2301      	movs	r3, #1
 8007a42:	e021      	b.n	8007a88 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2224      	movs	r2, #36	; 0x24
 8007a48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f022 0201 	bic.w	r2, r2, #1
 8007a5a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f7fc fffb 	bl	8004a58 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007a86:	2300      	movs	r3, #0
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3708      	adds	r7, #8
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}

08007a90 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b088      	sub	sp, #32
 8007a94:	af02      	add	r7, sp, #8
 8007a96:	60f8      	str	r0, [r7, #12]
 8007a98:	607a      	str	r2, [r7, #4]
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	460b      	mov	r3, r1
 8007a9e:	817b      	strh	r3, [r7, #10]
 8007aa0:	4613      	mov	r3, r2
 8007aa2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	2b20      	cmp	r3, #32
 8007aae:	f040 80da 	bne.w	8007c66 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d101      	bne.n	8007ac0 <HAL_I2C_Master_Transmit+0x30>
 8007abc:	2302      	movs	r3, #2
 8007abe:	e0d3      	b.n	8007c68 <HAL_I2C_Master_Transmit+0x1d8>
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007ac8:	f7fe ffe6 	bl	8006a98 <HAL_GetTick>
 8007acc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	9300      	str	r3, [sp, #0]
 8007ad2:	2319      	movs	r3, #25
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f000 fdde 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d001      	beq.n	8007aea <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	e0be      	b.n	8007c68 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2221      	movs	r2, #33	; 0x21
 8007aee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2210      	movs	r2, #16
 8007af6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	893a      	ldrh	r2, [r7, #8]
 8007b0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	2bff      	cmp	r3, #255	; 0xff
 8007b1a:	d90e      	bls.n	8007b3a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	22ff      	movs	r2, #255	; 0xff
 8007b20:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b26:	b2da      	uxtb	r2, r3
 8007b28:	8979      	ldrh	r1, [r7, #10]
 8007b2a:	4b51      	ldr	r3, [pc, #324]	; (8007c70 <HAL_I2C_Master_Transmit+0x1e0>)
 8007b2c:	9300      	str	r3, [sp, #0]
 8007b2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007b32:	68f8      	ldr	r0, [r7, #12]
 8007b34:	f000 ffd4 	bl	8008ae0 <I2C_TransferConfig>
 8007b38:	e06c      	b.n	8007c14 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b3e:	b29a      	uxth	r2, r3
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b48:	b2da      	uxtb	r2, r3
 8007b4a:	8979      	ldrh	r1, [r7, #10]
 8007b4c:	4b48      	ldr	r3, [pc, #288]	; (8007c70 <HAL_I2C_Master_Transmit+0x1e0>)
 8007b4e:	9300      	str	r3, [sp, #0]
 8007b50:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007b54:	68f8      	ldr	r0, [r7, #12]
 8007b56:	f000 ffc3 	bl	8008ae0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007b5a:	e05b      	b.n	8007c14 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b5c:	697a      	ldr	r2, [r7, #20]
 8007b5e:	6a39      	ldr	r1, [r7, #32]
 8007b60:	68f8      	ldr	r0, [r7, #12]
 8007b62:	f000 fddb 	bl	800871c <I2C_WaitOnTXISFlagUntilTimeout>
 8007b66:	4603      	mov	r3, r0
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d001      	beq.n	8007b70 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	e07b      	b.n	8007c68 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b74:	781a      	ldrb	r2, [r3, #0]
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b80:	1c5a      	adds	r2, r3, #1
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	3b01      	subs	r3, #1
 8007b8e:	b29a      	uxth	r2, r3
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b98:	3b01      	subs	r3, #1
 8007b9a:	b29a      	uxth	r2, r3
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d034      	beq.n	8007c14 <HAL_I2C_Master_Transmit+0x184>
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d130      	bne.n	8007c14 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	9300      	str	r3, [sp, #0]
 8007bb6:	6a3b      	ldr	r3, [r7, #32]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	2180      	movs	r1, #128	; 0x80
 8007bbc:	68f8      	ldr	r0, [r7, #12]
 8007bbe:	f000 fd6d 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d001      	beq.n	8007bcc <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e04d      	b.n	8007c68 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bd0:	b29b      	uxth	r3, r3
 8007bd2:	2bff      	cmp	r3, #255	; 0xff
 8007bd4:	d90e      	bls.n	8007bf4 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	22ff      	movs	r2, #255	; 0xff
 8007bda:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007be0:	b2da      	uxtb	r2, r3
 8007be2:	8979      	ldrh	r1, [r7, #10]
 8007be4:	2300      	movs	r3, #0
 8007be6:	9300      	str	r3, [sp, #0]
 8007be8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007bec:	68f8      	ldr	r0, [r7, #12]
 8007bee:	f000 ff77 	bl	8008ae0 <I2C_TransferConfig>
 8007bf2:	e00f      	b.n	8007c14 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bf8:	b29a      	uxth	r2, r3
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c02:	b2da      	uxtb	r2, r3
 8007c04:	8979      	ldrh	r1, [r7, #10]
 8007c06:	2300      	movs	r3, #0
 8007c08:	9300      	str	r3, [sp, #0]
 8007c0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	f000 ff66 	bl	8008ae0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d19e      	bne.n	8007b5c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c1e:	697a      	ldr	r2, [r7, #20]
 8007c20:	6a39      	ldr	r1, [r7, #32]
 8007c22:	68f8      	ldr	r0, [r7, #12]
 8007c24:	f000 fdba 	bl	800879c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d001      	beq.n	8007c32 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e01a      	b.n	8007c68 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2220      	movs	r2, #32
 8007c38:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	6859      	ldr	r1, [r3, #4]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	4b0b      	ldr	r3, [pc, #44]	; (8007c74 <HAL_I2C_Master_Transmit+0x1e4>)
 8007c46:	400b      	ands	r3, r1
 8007c48:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2220      	movs	r2, #32
 8007c4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2200      	movs	r2, #0
 8007c56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007c62:	2300      	movs	r3, #0
 8007c64:	e000      	b.n	8007c68 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8007c66:	2302      	movs	r3, #2
  }
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3718      	adds	r7, #24
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}
 8007c70:	80002000 	.word	0x80002000
 8007c74:	fe00e800 	.word	0xfe00e800

08007c78 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b088      	sub	sp, #32
 8007c7c:	af02      	add	r7, sp, #8
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	607a      	str	r2, [r7, #4]
 8007c82:	461a      	mov	r2, r3
 8007c84:	460b      	mov	r3, r1
 8007c86:	817b      	strh	r3, [r7, #10]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	2b20      	cmp	r3, #32
 8007c96:	f040 80db 	bne.w	8007e50 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d101      	bne.n	8007ca8 <HAL_I2C_Master_Receive+0x30>
 8007ca4:	2302      	movs	r3, #2
 8007ca6:	e0d4      	b.n	8007e52 <HAL_I2C_Master_Receive+0x1da>
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007cb0:	f7fe fef2 	bl	8006a98 <HAL_GetTick>
 8007cb4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	9300      	str	r3, [sp, #0]
 8007cba:	2319      	movs	r3, #25
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007cc2:	68f8      	ldr	r0, [r7, #12]
 8007cc4:	f000 fcea 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d001      	beq.n	8007cd2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e0bf      	b.n	8007e52 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2222      	movs	r2, #34	; 0x22
 8007cd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2210      	movs	r2, #16
 8007cde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	687a      	ldr	r2, [r7, #4]
 8007cec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	893a      	ldrh	r2, [r7, #8]
 8007cf2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cfe:	b29b      	uxth	r3, r3
 8007d00:	2bff      	cmp	r3, #255	; 0xff
 8007d02:	d90e      	bls.n	8007d22 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	22ff      	movs	r2, #255	; 0xff
 8007d08:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d0e:	b2da      	uxtb	r2, r3
 8007d10:	8979      	ldrh	r1, [r7, #10]
 8007d12:	4b52      	ldr	r3, [pc, #328]	; (8007e5c <HAL_I2C_Master_Receive+0x1e4>)
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007d1a:	68f8      	ldr	r0, [r7, #12]
 8007d1c:	f000 fee0 	bl	8008ae0 <I2C_TransferConfig>
 8007d20:	e06d      	b.n	8007dfe <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d26:	b29a      	uxth	r2, r3
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d30:	b2da      	uxtb	r2, r3
 8007d32:	8979      	ldrh	r1, [r7, #10]
 8007d34:	4b49      	ldr	r3, [pc, #292]	; (8007e5c <HAL_I2C_Master_Receive+0x1e4>)
 8007d36:	9300      	str	r3, [sp, #0]
 8007d38:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007d3c:	68f8      	ldr	r0, [r7, #12]
 8007d3e:	f000 fecf 	bl	8008ae0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8007d42:	e05c      	b.n	8007dfe <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d44:	697a      	ldr	r2, [r7, #20]
 8007d46:	6a39      	ldr	r1, [r7, #32]
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f000 fd63 	bl	8008814 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d001      	beq.n	8007d58 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	e07c      	b.n	8007e52 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d62:	b2d2      	uxtb	r2, r2
 8007d64:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6a:	1c5a      	adds	r2, r3, #1
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d74:	3b01      	subs	r3, #1
 8007d76:	b29a      	uxth	r2, r3
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	3b01      	subs	r3, #1
 8007d84:	b29a      	uxth	r2, r3
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d034      	beq.n	8007dfe <HAL_I2C_Master_Receive+0x186>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d130      	bne.n	8007dfe <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	9300      	str	r3, [sp, #0]
 8007da0:	6a3b      	ldr	r3, [r7, #32]
 8007da2:	2200      	movs	r2, #0
 8007da4:	2180      	movs	r1, #128	; 0x80
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f000 fc78 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d001      	beq.n	8007db6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8007db2:	2301      	movs	r3, #1
 8007db4:	e04d      	b.n	8007e52 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	2bff      	cmp	r3, #255	; 0xff
 8007dbe:	d90e      	bls.n	8007dde <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	22ff      	movs	r2, #255	; 0xff
 8007dc4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dca:	b2da      	uxtb	r2, r3
 8007dcc:	8979      	ldrh	r1, [r7, #10]
 8007dce:	2300      	movs	r3, #0
 8007dd0:	9300      	str	r3, [sp, #0]
 8007dd2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007dd6:	68f8      	ldr	r0, [r7, #12]
 8007dd8:	f000 fe82 	bl	8008ae0 <I2C_TransferConfig>
 8007ddc:	e00f      	b.n	8007dfe <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007de2:	b29a      	uxth	r2, r3
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dec:	b2da      	uxtb	r2, r3
 8007dee:	8979      	ldrh	r1, [r7, #10]
 8007df0:	2300      	movs	r3, #0
 8007df2:	9300      	str	r3, [sp, #0]
 8007df4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007df8:	68f8      	ldr	r0, [r7, #12]
 8007dfa:	f000 fe71 	bl	8008ae0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d19d      	bne.n	8007d44 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e08:	697a      	ldr	r2, [r7, #20]
 8007e0a:	6a39      	ldr	r1, [r7, #32]
 8007e0c:	68f8      	ldr	r0, [r7, #12]
 8007e0e:	f000 fcc5 	bl	800879c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d001      	beq.n	8007e1c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	e01a      	b.n	8007e52 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2220      	movs	r2, #32
 8007e22:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	6859      	ldr	r1, [r3, #4]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	4b0c      	ldr	r3, [pc, #48]	; (8007e60 <HAL_I2C_Master_Receive+0x1e8>)
 8007e30:	400b      	ands	r3, r1
 8007e32:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2220      	movs	r2, #32
 8007e38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2200      	movs	r2, #0
 8007e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	e000      	b.n	8007e52 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8007e50:	2302      	movs	r3, #2
  }
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3718      	adds	r7, #24
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	80002400 	.word	0x80002400
 8007e60:	fe00e800 	.word	0xfe00e800

08007e64 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b088      	sub	sp, #32
 8007e68:	af02      	add	r7, sp, #8
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	4608      	mov	r0, r1
 8007e6e:	4611      	mov	r1, r2
 8007e70:	461a      	mov	r2, r3
 8007e72:	4603      	mov	r3, r0
 8007e74:	817b      	strh	r3, [r7, #10]
 8007e76:	460b      	mov	r3, r1
 8007e78:	813b      	strh	r3, [r7, #8]
 8007e7a:	4613      	mov	r3, r2
 8007e7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e84:	b2db      	uxtb	r3, r3
 8007e86:	2b20      	cmp	r3, #32
 8007e88:	f040 80f9 	bne.w	800807e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e8c:	6a3b      	ldr	r3, [r7, #32]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d002      	beq.n	8007e98 <HAL_I2C_Mem_Write+0x34>
 8007e92:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d105      	bne.n	8007ea4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e9e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	e0ed      	b.n	8008080 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d101      	bne.n	8007eb2 <HAL_I2C_Mem_Write+0x4e>
 8007eae:	2302      	movs	r3, #2
 8007eb0:	e0e6      	b.n	8008080 <HAL_I2C_Mem_Write+0x21c>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007eba:	f7fe fded 	bl	8006a98 <HAL_GetTick>
 8007ebe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	9300      	str	r3, [sp, #0]
 8007ec4:	2319      	movs	r3, #25
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007ecc:	68f8      	ldr	r0, [r7, #12]
 8007ece:	f000 fbe5 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d001      	beq.n	8007edc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	e0d1      	b.n	8008080 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	2221      	movs	r2, #33	; 0x21
 8007ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2240      	movs	r2, #64	; 0x40
 8007ee8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	6a3a      	ldr	r2, [r7, #32]
 8007ef6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007efc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2200      	movs	r2, #0
 8007f02:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007f04:	88f8      	ldrh	r0, [r7, #6]
 8007f06:	893a      	ldrh	r2, [r7, #8]
 8007f08:	8979      	ldrh	r1, [r7, #10]
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	9301      	str	r3, [sp, #4]
 8007f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f10:	9300      	str	r3, [sp, #0]
 8007f12:	4603      	mov	r3, r0
 8007f14:	68f8      	ldr	r0, [r7, #12]
 8007f16:	f000 faf5 	bl	8008504 <I2C_RequestMemoryWrite>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d005      	beq.n	8007f2c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	e0a9      	b.n	8008080 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f30:	b29b      	uxth	r3, r3
 8007f32:	2bff      	cmp	r3, #255	; 0xff
 8007f34:	d90e      	bls.n	8007f54 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	22ff      	movs	r2, #255	; 0xff
 8007f3a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f40:	b2da      	uxtb	r2, r3
 8007f42:	8979      	ldrh	r1, [r7, #10]
 8007f44:	2300      	movs	r3, #0
 8007f46:	9300      	str	r3, [sp, #0]
 8007f48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007f4c:	68f8      	ldr	r0, [r7, #12]
 8007f4e:	f000 fdc7 	bl	8008ae0 <I2C_TransferConfig>
 8007f52:	e00f      	b.n	8007f74 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f58:	b29a      	uxth	r2, r3
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f62:	b2da      	uxtb	r2, r3
 8007f64:	8979      	ldrh	r1, [r7, #10]
 8007f66:	2300      	movs	r3, #0
 8007f68:	9300      	str	r3, [sp, #0]
 8007f6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007f6e:	68f8      	ldr	r0, [r7, #12]
 8007f70:	f000 fdb6 	bl	8008ae0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f74:	697a      	ldr	r2, [r7, #20]
 8007f76:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f78:	68f8      	ldr	r0, [r7, #12]
 8007f7a:	f000 fbcf 	bl	800871c <I2C_WaitOnTXISFlagUntilTimeout>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d001      	beq.n	8007f88 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007f84:	2301      	movs	r3, #1
 8007f86:	e07b      	b.n	8008080 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f8c:	781a      	ldrb	r2, [r3, #0]
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f98:	1c5a      	adds	r2, r3, #1
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	3b01      	subs	r3, #1
 8007fa6:	b29a      	uxth	r2, r3
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fb0:	3b01      	subs	r3, #1
 8007fb2:	b29a      	uxth	r2, r3
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d034      	beq.n	800802c <HAL_I2C_Mem_Write+0x1c8>
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d130      	bne.n	800802c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	9300      	str	r3, [sp, #0]
 8007fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	2180      	movs	r1, #128	; 0x80
 8007fd4:	68f8      	ldr	r0, [r7, #12]
 8007fd6:	f000 fb61 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d001      	beq.n	8007fe4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e04d      	b.n	8008080 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	2bff      	cmp	r3, #255	; 0xff
 8007fec:	d90e      	bls.n	800800c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	22ff      	movs	r2, #255	; 0xff
 8007ff2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ff8:	b2da      	uxtb	r2, r3
 8007ffa:	8979      	ldrh	r1, [r7, #10]
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	9300      	str	r3, [sp, #0]
 8008000:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008004:	68f8      	ldr	r0, [r7, #12]
 8008006:	f000 fd6b 	bl	8008ae0 <I2C_TransferConfig>
 800800a:	e00f      	b.n	800802c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008010:	b29a      	uxth	r2, r3
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800801a:	b2da      	uxtb	r2, r3
 800801c:	8979      	ldrh	r1, [r7, #10]
 800801e:	2300      	movs	r3, #0
 8008020:	9300      	str	r3, [sp, #0]
 8008022:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008026:	68f8      	ldr	r0, [r7, #12]
 8008028:	f000 fd5a 	bl	8008ae0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008030:	b29b      	uxth	r3, r3
 8008032:	2b00      	cmp	r3, #0
 8008034:	d19e      	bne.n	8007f74 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008036:	697a      	ldr	r2, [r7, #20]
 8008038:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800803a:	68f8      	ldr	r0, [r7, #12]
 800803c:	f000 fbae 	bl	800879c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008040:	4603      	mov	r3, r0
 8008042:	2b00      	cmp	r3, #0
 8008044:	d001      	beq.n	800804a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008046:	2301      	movs	r3, #1
 8008048:	e01a      	b.n	8008080 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2220      	movs	r2, #32
 8008050:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	6859      	ldr	r1, [r3, #4]
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	4b0a      	ldr	r3, [pc, #40]	; (8008088 <HAL_I2C_Mem_Write+0x224>)
 800805e:	400b      	ands	r3, r1
 8008060:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2220      	movs	r2, #32
 8008066:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2200      	movs	r2, #0
 800806e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2200      	movs	r2, #0
 8008076:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800807a:	2300      	movs	r3, #0
 800807c:	e000      	b.n	8008080 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800807e:	2302      	movs	r3, #2
  }
}
 8008080:	4618      	mov	r0, r3
 8008082:	3718      	adds	r7, #24
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	fe00e800 	.word	0xfe00e800

0800808c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b088      	sub	sp, #32
 8008090:	af02      	add	r7, sp, #8
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	4608      	mov	r0, r1
 8008096:	4611      	mov	r1, r2
 8008098:	461a      	mov	r2, r3
 800809a:	4603      	mov	r3, r0
 800809c:	817b      	strh	r3, [r7, #10]
 800809e:	460b      	mov	r3, r1
 80080a0:	813b      	strh	r3, [r7, #8]
 80080a2:	4613      	mov	r3, r2
 80080a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080ac:	b2db      	uxtb	r3, r3
 80080ae:	2b20      	cmp	r3, #32
 80080b0:	f040 80fd 	bne.w	80082ae <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80080b4:	6a3b      	ldr	r3, [r7, #32]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d002      	beq.n	80080c0 <HAL_I2C_Mem_Read+0x34>
 80080ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d105      	bne.n	80080cc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080c6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80080c8:	2301      	movs	r3, #1
 80080ca:	e0f1      	b.n	80082b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d101      	bne.n	80080da <HAL_I2C_Mem_Read+0x4e>
 80080d6:	2302      	movs	r3, #2
 80080d8:	e0ea      	b.n	80082b0 <HAL_I2C_Mem_Read+0x224>
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2201      	movs	r2, #1
 80080de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80080e2:	f7fe fcd9 	bl	8006a98 <HAL_GetTick>
 80080e6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	9300      	str	r3, [sp, #0]
 80080ec:	2319      	movs	r3, #25
 80080ee:	2201      	movs	r2, #1
 80080f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80080f4:	68f8      	ldr	r0, [r7, #12]
 80080f6:	f000 fad1 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 80080fa:	4603      	mov	r3, r0
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d001      	beq.n	8008104 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008100:	2301      	movs	r3, #1
 8008102:	e0d5      	b.n	80082b0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	2222      	movs	r2, #34	; 0x22
 8008108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2240      	movs	r2, #64	; 0x40
 8008110:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	6a3a      	ldr	r2, [r7, #32]
 800811e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008124:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2200      	movs	r2, #0
 800812a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800812c:	88f8      	ldrh	r0, [r7, #6]
 800812e:	893a      	ldrh	r2, [r7, #8]
 8008130:	8979      	ldrh	r1, [r7, #10]
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	9301      	str	r3, [sp, #4]
 8008136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008138:	9300      	str	r3, [sp, #0]
 800813a:	4603      	mov	r3, r0
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	f000 fa35 	bl	80085ac <I2C_RequestMemoryRead>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d005      	beq.n	8008154 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2200      	movs	r2, #0
 800814c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008150:	2301      	movs	r3, #1
 8008152:	e0ad      	b.n	80082b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008158:	b29b      	uxth	r3, r3
 800815a:	2bff      	cmp	r3, #255	; 0xff
 800815c:	d90e      	bls.n	800817c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	22ff      	movs	r2, #255	; 0xff
 8008162:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008168:	b2da      	uxtb	r2, r3
 800816a:	8979      	ldrh	r1, [r7, #10]
 800816c:	4b52      	ldr	r3, [pc, #328]	; (80082b8 <HAL_I2C_Mem_Read+0x22c>)
 800816e:	9300      	str	r3, [sp, #0]
 8008170:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f000 fcb3 	bl	8008ae0 <I2C_TransferConfig>
 800817a:	e00f      	b.n	800819c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008180:	b29a      	uxth	r2, r3
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800818a:	b2da      	uxtb	r2, r3
 800818c:	8979      	ldrh	r1, [r7, #10]
 800818e:	4b4a      	ldr	r3, [pc, #296]	; (80082b8 <HAL_I2C_Mem_Read+0x22c>)
 8008190:	9300      	str	r3, [sp, #0]
 8008192:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008196:	68f8      	ldr	r0, [r7, #12]
 8008198:	f000 fca2 	bl	8008ae0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	9300      	str	r3, [sp, #0]
 80081a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a2:	2200      	movs	r2, #0
 80081a4:	2104      	movs	r1, #4
 80081a6:	68f8      	ldr	r0, [r7, #12]
 80081a8:	f000 fa78 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d001      	beq.n	80081b6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80081b2:	2301      	movs	r3, #1
 80081b4:	e07c      	b.n	80082b0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c0:	b2d2      	uxtb	r2, r2
 80081c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c8:	1c5a      	adds	r2, r3, #1
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081d2:	3b01      	subs	r3, #1
 80081d4:	b29a      	uxth	r2, r3
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081de:	b29b      	uxth	r3, r3
 80081e0:	3b01      	subs	r3, #1
 80081e2:	b29a      	uxth	r2, r3
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d034      	beq.n	800825c <HAL_I2C_Mem_Read+0x1d0>
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d130      	bne.n	800825c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	9300      	str	r3, [sp, #0]
 80081fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008200:	2200      	movs	r2, #0
 8008202:	2180      	movs	r1, #128	; 0x80
 8008204:	68f8      	ldr	r0, [r7, #12]
 8008206:	f000 fa49 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 800820a:	4603      	mov	r3, r0
 800820c:	2b00      	cmp	r3, #0
 800820e:	d001      	beq.n	8008214 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008210:	2301      	movs	r3, #1
 8008212:	e04d      	b.n	80082b0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008218:	b29b      	uxth	r3, r3
 800821a:	2bff      	cmp	r3, #255	; 0xff
 800821c:	d90e      	bls.n	800823c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	22ff      	movs	r2, #255	; 0xff
 8008222:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008228:	b2da      	uxtb	r2, r3
 800822a:	8979      	ldrh	r1, [r7, #10]
 800822c:	2300      	movs	r3, #0
 800822e:	9300      	str	r3, [sp, #0]
 8008230:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008234:	68f8      	ldr	r0, [r7, #12]
 8008236:	f000 fc53 	bl	8008ae0 <I2C_TransferConfig>
 800823a:	e00f      	b.n	800825c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008240:	b29a      	uxth	r2, r3
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800824a:	b2da      	uxtb	r2, r3
 800824c:	8979      	ldrh	r1, [r7, #10]
 800824e:	2300      	movs	r3, #0
 8008250:	9300      	str	r3, [sp, #0]
 8008252:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008256:	68f8      	ldr	r0, [r7, #12]
 8008258:	f000 fc42 	bl	8008ae0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008260:	b29b      	uxth	r3, r3
 8008262:	2b00      	cmp	r3, #0
 8008264:	d19a      	bne.n	800819c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008266:	697a      	ldr	r2, [r7, #20]
 8008268:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800826a:	68f8      	ldr	r0, [r7, #12]
 800826c:	f000 fa96 	bl	800879c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008270:	4603      	mov	r3, r0
 8008272:	2b00      	cmp	r3, #0
 8008274:	d001      	beq.n	800827a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	e01a      	b.n	80082b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	2220      	movs	r2, #32
 8008280:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	6859      	ldr	r1, [r3, #4]
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	4b0b      	ldr	r3, [pc, #44]	; (80082bc <HAL_I2C_Mem_Read+0x230>)
 800828e:	400b      	ands	r3, r1
 8008290:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2220      	movs	r2, #32
 8008296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2200      	movs	r2, #0
 800829e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2200      	movs	r2, #0
 80082a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80082aa:	2300      	movs	r3, #0
 80082ac:	e000      	b.n	80082b0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80082ae:	2302      	movs	r3, #2
  }
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3718      	adds	r7, #24
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}
 80082b8:	80002400 	.word	0x80002400
 80082bc:	fe00e800 	.word	0xfe00e800

080082c0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b08a      	sub	sp, #40	; 0x28
 80082c4:	af02      	add	r7, sp, #8
 80082c6:	60f8      	str	r0, [r7, #12]
 80082c8:	607a      	str	r2, [r7, #4]
 80082ca:	603b      	str	r3, [r7, #0]
 80082cc:	460b      	mov	r3, r1
 80082ce:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80082d0:	2300      	movs	r3, #0
 80082d2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082da:	b2db      	uxtb	r3, r3
 80082dc:	2b20      	cmp	r3, #32
 80082de:	f040 80f1 	bne.w	80084c4 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	699b      	ldr	r3, [r3, #24]
 80082e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80082ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082f0:	d101      	bne.n	80082f6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80082f2:	2302      	movs	r3, #2
 80082f4:	e0e7      	b.n	80084c6 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d101      	bne.n	8008304 <HAL_I2C_IsDeviceReady+0x44>
 8008300:	2302      	movs	r3, #2
 8008302:	e0e0      	b.n	80084c6 <HAL_I2C_IsDeviceReady+0x206>
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	2224      	movs	r2, #36	; 0x24
 8008310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2200      	movs	r2, #0
 8008318:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	2b01      	cmp	r3, #1
 8008320:	d107      	bne.n	8008332 <HAL_I2C_IsDeviceReady+0x72>
 8008322:	897b      	ldrh	r3, [r7, #10]
 8008324:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008328:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800832c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008330:	e004      	b.n	800833c <HAL_I2C_IsDeviceReady+0x7c>
 8008332:	897b      	ldrh	r3, [r7, #10]
 8008334:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008338:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	6812      	ldr	r2, [r2, #0]
 8008340:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8008342:	f7fe fba9 	bl	8006a98 <HAL_GetTick>
 8008346:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	699b      	ldr	r3, [r3, #24]
 800834e:	f003 0320 	and.w	r3, r3, #32
 8008352:	2b20      	cmp	r3, #32
 8008354:	bf0c      	ite	eq
 8008356:	2301      	moveq	r3, #1
 8008358:	2300      	movne	r3, #0
 800835a:	b2db      	uxtb	r3, r3
 800835c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	699b      	ldr	r3, [r3, #24]
 8008364:	f003 0310 	and.w	r3, r3, #16
 8008368:	2b10      	cmp	r3, #16
 800836a:	bf0c      	ite	eq
 800836c:	2301      	moveq	r3, #1
 800836e:	2300      	movne	r3, #0
 8008370:	b2db      	uxtb	r3, r3
 8008372:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008374:	e034      	b.n	80083e0 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800837c:	d01a      	beq.n	80083b4 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800837e:	f7fe fb8b 	bl	8006a98 <HAL_GetTick>
 8008382:	4602      	mov	r2, r0
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	1ad3      	subs	r3, r2, r3
 8008388:	683a      	ldr	r2, [r7, #0]
 800838a:	429a      	cmp	r2, r3
 800838c:	d302      	bcc.n	8008394 <HAL_I2C_IsDeviceReady+0xd4>
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d10f      	bne.n	80083b4 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2220      	movs	r2, #32
 8008398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083a0:	f043 0220 	orr.w	r2, r3, #32
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	e088      	b.n	80084c6 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	699b      	ldr	r3, [r3, #24]
 80083ba:	f003 0320 	and.w	r3, r3, #32
 80083be:	2b20      	cmp	r3, #32
 80083c0:	bf0c      	ite	eq
 80083c2:	2301      	moveq	r3, #1
 80083c4:	2300      	movne	r3, #0
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	699b      	ldr	r3, [r3, #24]
 80083d0:	f003 0310 	and.w	r3, r3, #16
 80083d4:	2b10      	cmp	r3, #16
 80083d6:	bf0c      	ite	eq
 80083d8:	2301      	moveq	r3, #1
 80083da:	2300      	movne	r3, #0
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80083e0:	7ffb      	ldrb	r3, [r7, #31]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d102      	bne.n	80083ec <HAL_I2C_IsDeviceReady+0x12c>
 80083e6:	7fbb      	ldrb	r3, [r7, #30]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d0c4      	beq.n	8008376 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	699b      	ldr	r3, [r3, #24]
 80083f2:	f003 0310 	and.w	r3, r3, #16
 80083f6:	2b10      	cmp	r3, #16
 80083f8:	d01a      	beq.n	8008430 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80083fa:	69bb      	ldr	r3, [r7, #24]
 80083fc:	9300      	str	r3, [sp, #0]
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	2200      	movs	r2, #0
 8008402:	2120      	movs	r1, #32
 8008404:	68f8      	ldr	r0, [r7, #12]
 8008406:	f000 f949 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 800840a:	4603      	mov	r3, r0
 800840c:	2b00      	cmp	r3, #0
 800840e:	d001      	beq.n	8008414 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8008410:	2301      	movs	r3, #1
 8008412:	e058      	b.n	80084c6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	2220      	movs	r2, #32
 800841a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2220      	movs	r2, #32
 8008420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2200      	movs	r2, #0
 8008428:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800842c:	2300      	movs	r3, #0
 800842e:	e04a      	b.n	80084c6 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	9300      	str	r3, [sp, #0]
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	2200      	movs	r2, #0
 8008438:	2120      	movs	r1, #32
 800843a:	68f8      	ldr	r0, [r7, #12]
 800843c:	f000 f92e 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 8008440:	4603      	mov	r3, r0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d001      	beq.n	800844a <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8008446:	2301      	movs	r3, #1
 8008448:	e03d      	b.n	80084c6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2210      	movs	r2, #16
 8008450:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2220      	movs	r2, #32
 8008458:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	429a      	cmp	r2, r3
 8008460:	d118      	bne.n	8008494 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	685a      	ldr	r2, [r3, #4]
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008470:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008472:	69bb      	ldr	r3, [r7, #24]
 8008474:	9300      	str	r3, [sp, #0]
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	2200      	movs	r2, #0
 800847a:	2120      	movs	r1, #32
 800847c:	68f8      	ldr	r0, [r7, #12]
 800847e:	f000 f90d 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d001      	beq.n	800848c <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8008488:	2301      	movs	r3, #1
 800848a:	e01c      	b.n	80084c6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2220      	movs	r2, #32
 8008492:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	3301      	adds	r3, #1
 8008498:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	429a      	cmp	r2, r3
 80084a0:	f63f af3b 	bhi.w	800831a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2220      	movs	r2, #32
 80084a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084b0:	f043 0220 	orr.w	r2, r3, #32
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2200      	movs	r2, #0
 80084bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	e000      	b.n	80084c6 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80084c4:	2302      	movs	r3, #2
  }
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	3720      	adds	r7, #32
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}

080084ce <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80084ce:	b480      	push	{r7}
 80084d0:	b083      	sub	sp, #12
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084dc:	b2db      	uxtb	r3, r3
}
 80084de:	4618      	mov	r0, r3
 80084e0:	370c      	adds	r7, #12
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr

080084ea <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80084ea:	b480      	push	{r7}
 80084ec:	b083      	sub	sp, #12
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	370c      	adds	r7, #12
 80084fa:	46bd      	mov	sp, r7
 80084fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008500:	4770      	bx	lr
	...

08008504 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b086      	sub	sp, #24
 8008508:	af02      	add	r7, sp, #8
 800850a:	60f8      	str	r0, [r7, #12]
 800850c:	4608      	mov	r0, r1
 800850e:	4611      	mov	r1, r2
 8008510:	461a      	mov	r2, r3
 8008512:	4603      	mov	r3, r0
 8008514:	817b      	strh	r3, [r7, #10]
 8008516:	460b      	mov	r3, r1
 8008518:	813b      	strh	r3, [r7, #8]
 800851a:	4613      	mov	r3, r2
 800851c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800851e:	88fb      	ldrh	r3, [r7, #6]
 8008520:	b2da      	uxtb	r2, r3
 8008522:	8979      	ldrh	r1, [r7, #10]
 8008524:	4b20      	ldr	r3, [pc, #128]	; (80085a8 <I2C_RequestMemoryWrite+0xa4>)
 8008526:	9300      	str	r3, [sp, #0]
 8008528:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800852c:	68f8      	ldr	r0, [r7, #12]
 800852e:	f000 fad7 	bl	8008ae0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008532:	69fa      	ldr	r2, [r7, #28]
 8008534:	69b9      	ldr	r1, [r7, #24]
 8008536:	68f8      	ldr	r0, [r7, #12]
 8008538:	f000 f8f0 	bl	800871c <I2C_WaitOnTXISFlagUntilTimeout>
 800853c:	4603      	mov	r3, r0
 800853e:	2b00      	cmp	r3, #0
 8008540:	d001      	beq.n	8008546 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008542:	2301      	movs	r3, #1
 8008544:	e02c      	b.n	80085a0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008546:	88fb      	ldrh	r3, [r7, #6]
 8008548:	2b01      	cmp	r3, #1
 800854a:	d105      	bne.n	8008558 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800854c:	893b      	ldrh	r3, [r7, #8]
 800854e:	b2da      	uxtb	r2, r3
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	629a      	str	r2, [r3, #40]	; 0x28
 8008556:	e015      	b.n	8008584 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008558:	893b      	ldrh	r3, [r7, #8]
 800855a:	0a1b      	lsrs	r3, r3, #8
 800855c:	b29b      	uxth	r3, r3
 800855e:	b2da      	uxtb	r2, r3
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008566:	69fa      	ldr	r2, [r7, #28]
 8008568:	69b9      	ldr	r1, [r7, #24]
 800856a:	68f8      	ldr	r0, [r7, #12]
 800856c:	f000 f8d6 	bl	800871c <I2C_WaitOnTXISFlagUntilTimeout>
 8008570:	4603      	mov	r3, r0
 8008572:	2b00      	cmp	r3, #0
 8008574:	d001      	beq.n	800857a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008576:	2301      	movs	r3, #1
 8008578:	e012      	b.n	80085a0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800857a:	893b      	ldrh	r3, [r7, #8]
 800857c:	b2da      	uxtb	r2, r3
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008584:	69fb      	ldr	r3, [r7, #28]
 8008586:	9300      	str	r3, [sp, #0]
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	2200      	movs	r2, #0
 800858c:	2180      	movs	r1, #128	; 0x80
 800858e:	68f8      	ldr	r0, [r7, #12]
 8008590:	f000 f884 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 8008594:	4603      	mov	r3, r0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d001      	beq.n	800859e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	e000      	b.n	80085a0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3710      	adds	r7, #16
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}
 80085a8:	80002000 	.word	0x80002000

080085ac <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af02      	add	r7, sp, #8
 80085b2:	60f8      	str	r0, [r7, #12]
 80085b4:	4608      	mov	r0, r1
 80085b6:	4611      	mov	r1, r2
 80085b8:	461a      	mov	r2, r3
 80085ba:	4603      	mov	r3, r0
 80085bc:	817b      	strh	r3, [r7, #10]
 80085be:	460b      	mov	r3, r1
 80085c0:	813b      	strh	r3, [r7, #8]
 80085c2:	4613      	mov	r3, r2
 80085c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80085c6:	88fb      	ldrh	r3, [r7, #6]
 80085c8:	b2da      	uxtb	r2, r3
 80085ca:	8979      	ldrh	r1, [r7, #10]
 80085cc:	4b20      	ldr	r3, [pc, #128]	; (8008650 <I2C_RequestMemoryRead+0xa4>)
 80085ce:	9300      	str	r3, [sp, #0]
 80085d0:	2300      	movs	r3, #0
 80085d2:	68f8      	ldr	r0, [r7, #12]
 80085d4:	f000 fa84 	bl	8008ae0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80085d8:	69fa      	ldr	r2, [r7, #28]
 80085da:	69b9      	ldr	r1, [r7, #24]
 80085dc:	68f8      	ldr	r0, [r7, #12]
 80085de:	f000 f89d 	bl	800871c <I2C_WaitOnTXISFlagUntilTimeout>
 80085e2:	4603      	mov	r3, r0
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d001      	beq.n	80085ec <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80085e8:	2301      	movs	r3, #1
 80085ea:	e02c      	b.n	8008646 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80085ec:	88fb      	ldrh	r3, [r7, #6]
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	d105      	bne.n	80085fe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80085f2:	893b      	ldrh	r3, [r7, #8]
 80085f4:	b2da      	uxtb	r2, r3
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	629a      	str	r2, [r3, #40]	; 0x28
 80085fc:	e015      	b.n	800862a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80085fe:	893b      	ldrh	r3, [r7, #8]
 8008600:	0a1b      	lsrs	r3, r3, #8
 8008602:	b29b      	uxth	r3, r3
 8008604:	b2da      	uxtb	r2, r3
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800860c:	69fa      	ldr	r2, [r7, #28]
 800860e:	69b9      	ldr	r1, [r7, #24]
 8008610:	68f8      	ldr	r0, [r7, #12]
 8008612:	f000 f883 	bl	800871c <I2C_WaitOnTXISFlagUntilTimeout>
 8008616:	4603      	mov	r3, r0
 8008618:	2b00      	cmp	r3, #0
 800861a:	d001      	beq.n	8008620 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e012      	b.n	8008646 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008620:	893b      	ldrh	r3, [r7, #8]
 8008622:	b2da      	uxtb	r2, r3
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800862a:	69fb      	ldr	r3, [r7, #28]
 800862c:	9300      	str	r3, [sp, #0]
 800862e:	69bb      	ldr	r3, [r7, #24]
 8008630:	2200      	movs	r2, #0
 8008632:	2140      	movs	r1, #64	; 0x40
 8008634:	68f8      	ldr	r0, [r7, #12]
 8008636:	f000 f831 	bl	800869c <I2C_WaitOnFlagUntilTimeout>
 800863a:	4603      	mov	r3, r0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d001      	beq.n	8008644 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008640:	2301      	movs	r3, #1
 8008642:	e000      	b.n	8008646 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008644:	2300      	movs	r3, #0
}
 8008646:	4618      	mov	r0, r3
 8008648:	3710      	adds	r7, #16
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}
 800864e:	bf00      	nop
 8008650:	80002000 	.word	0x80002000

08008654 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008654:	b480      	push	{r7}
 8008656:	b083      	sub	sp, #12
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	699b      	ldr	r3, [r3, #24]
 8008662:	f003 0302 	and.w	r3, r3, #2
 8008666:	2b02      	cmp	r3, #2
 8008668:	d103      	bne.n	8008672 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	2200      	movs	r2, #0
 8008670:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	699b      	ldr	r3, [r3, #24]
 8008678:	f003 0301 	and.w	r3, r3, #1
 800867c:	2b01      	cmp	r3, #1
 800867e:	d007      	beq.n	8008690 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	699a      	ldr	r2, [r3, #24]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f042 0201 	orr.w	r2, r2, #1
 800868e:	619a      	str	r2, [r3, #24]
  }
}
 8008690:	bf00      	nop
 8008692:	370c      	adds	r7, #12
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	60f8      	str	r0, [r7, #12]
 80086a4:	60b9      	str	r1, [r7, #8]
 80086a6:	603b      	str	r3, [r7, #0]
 80086a8:	4613      	mov	r3, r2
 80086aa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80086ac:	e022      	b.n	80086f4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80086b4:	d01e      	beq.n	80086f4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086b6:	f7fe f9ef 	bl	8006a98 <HAL_GetTick>
 80086ba:	4602      	mov	r2, r0
 80086bc:	69bb      	ldr	r3, [r7, #24]
 80086be:	1ad3      	subs	r3, r2, r3
 80086c0:	683a      	ldr	r2, [r7, #0]
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d302      	bcc.n	80086cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d113      	bne.n	80086f4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086d0:	f043 0220 	orr.w	r2, r3, #32
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2220      	movs	r2, #32
 80086dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80086f0:	2301      	movs	r3, #1
 80086f2:	e00f      	b.n	8008714 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	699a      	ldr	r2, [r3, #24]
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	4013      	ands	r3, r2
 80086fe:	68ba      	ldr	r2, [r7, #8]
 8008700:	429a      	cmp	r2, r3
 8008702:	bf0c      	ite	eq
 8008704:	2301      	moveq	r3, #1
 8008706:	2300      	movne	r3, #0
 8008708:	b2db      	uxtb	r3, r3
 800870a:	461a      	mov	r2, r3
 800870c:	79fb      	ldrb	r3, [r7, #7]
 800870e:	429a      	cmp	r2, r3
 8008710:	d0cd      	beq.n	80086ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008712:	2300      	movs	r3, #0
}
 8008714:	4618      	mov	r0, r3
 8008716:	3710      	adds	r7, #16
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008728:	e02c      	b.n	8008784 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800872a:	687a      	ldr	r2, [r7, #4]
 800872c:	68b9      	ldr	r1, [r7, #8]
 800872e:	68f8      	ldr	r0, [r7, #12]
 8008730:	f000 f8ea 	bl	8008908 <I2C_IsErrorOccurred>
 8008734:	4603      	mov	r3, r0
 8008736:	2b00      	cmp	r3, #0
 8008738:	d001      	beq.n	800873e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800873a:	2301      	movs	r3, #1
 800873c:	e02a      	b.n	8008794 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800873e:	68bb      	ldr	r3, [r7, #8]
 8008740:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008744:	d01e      	beq.n	8008784 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008746:	f7fe f9a7 	bl	8006a98 <HAL_GetTick>
 800874a:	4602      	mov	r2, r0
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	1ad3      	subs	r3, r2, r3
 8008750:	68ba      	ldr	r2, [r7, #8]
 8008752:	429a      	cmp	r2, r3
 8008754:	d302      	bcc.n	800875c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d113      	bne.n	8008784 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008760:	f043 0220 	orr.w	r2, r3, #32
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2220      	movs	r2, #32
 800876c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2200      	movs	r2, #0
 8008774:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2200      	movs	r2, #0
 800877c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008780:	2301      	movs	r3, #1
 8008782:	e007      	b.n	8008794 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	699b      	ldr	r3, [r3, #24]
 800878a:	f003 0302 	and.w	r3, r3, #2
 800878e:	2b02      	cmp	r3, #2
 8008790:	d1cb      	bne.n	800872a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008792:	2300      	movs	r3, #0
}
 8008794:	4618      	mov	r0, r3
 8008796:	3710      	adds	r7, #16
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}

0800879c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	60f8      	str	r0, [r7, #12]
 80087a4:	60b9      	str	r1, [r7, #8]
 80087a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80087a8:	e028      	b.n	80087fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	68b9      	ldr	r1, [r7, #8]
 80087ae:	68f8      	ldr	r0, [r7, #12]
 80087b0:	f000 f8aa 	bl	8008908 <I2C_IsErrorOccurred>
 80087b4:	4603      	mov	r3, r0
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d001      	beq.n	80087be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	e026      	b.n	800880c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087be:	f7fe f96b 	bl	8006a98 <HAL_GetTick>
 80087c2:	4602      	mov	r2, r0
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	1ad3      	subs	r3, r2, r3
 80087c8:	68ba      	ldr	r2, [r7, #8]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d302      	bcc.n	80087d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d113      	bne.n	80087fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087d8:	f043 0220 	orr.w	r2, r3, #32
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2220      	movs	r2, #32
 80087e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2200      	movs	r2, #0
 80087ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2200      	movs	r2, #0
 80087f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80087f8:	2301      	movs	r3, #1
 80087fa:	e007      	b.n	800880c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	699b      	ldr	r3, [r3, #24]
 8008802:	f003 0320 	and.w	r3, r3, #32
 8008806:	2b20      	cmp	r3, #32
 8008808:	d1cf      	bne.n	80087aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800880a:	2300      	movs	r3, #0
}
 800880c:	4618      	mov	r0, r3
 800880e:	3710      	adds	r7, #16
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}

08008814 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b084      	sub	sp, #16
 8008818:	af00      	add	r7, sp, #0
 800881a:	60f8      	str	r0, [r7, #12]
 800881c:	60b9      	str	r1, [r7, #8]
 800881e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008820:	e064      	b.n	80088ec <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008822:	687a      	ldr	r2, [r7, #4]
 8008824:	68b9      	ldr	r1, [r7, #8]
 8008826:	68f8      	ldr	r0, [r7, #12]
 8008828:	f000 f86e 	bl	8008908 <I2C_IsErrorOccurred>
 800882c:	4603      	mov	r3, r0
 800882e:	2b00      	cmp	r3, #0
 8008830:	d001      	beq.n	8008836 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008832:	2301      	movs	r3, #1
 8008834:	e062      	b.n	80088fc <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	699b      	ldr	r3, [r3, #24]
 800883c:	f003 0320 	and.w	r3, r3, #32
 8008840:	2b20      	cmp	r3, #32
 8008842:	d138      	bne.n	80088b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	699b      	ldr	r3, [r3, #24]
 800884a:	f003 0304 	and.w	r3, r3, #4
 800884e:	2b04      	cmp	r3, #4
 8008850:	d105      	bne.n	800885e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008856:	2b00      	cmp	r3, #0
 8008858:	d001      	beq.n	800885e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800885a:	2300      	movs	r3, #0
 800885c:	e04e      	b.n	80088fc <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	699b      	ldr	r3, [r3, #24]
 8008864:	f003 0310 	and.w	r3, r3, #16
 8008868:	2b10      	cmp	r3, #16
 800886a:	d107      	bne.n	800887c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	2210      	movs	r2, #16
 8008872:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2204      	movs	r2, #4
 8008878:	645a      	str	r2, [r3, #68]	; 0x44
 800887a:	e002      	b.n	8008882 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2200      	movs	r2, #0
 8008880:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	2220      	movs	r2, #32
 8008888:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	6859      	ldr	r1, [r3, #4]
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	4b1b      	ldr	r3, [pc, #108]	; (8008904 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8008896:	400b      	ands	r3, r1
 8008898:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2220      	movs	r2, #32
 800889e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2200      	movs	r2, #0
 80088a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2200      	movs	r2, #0
 80088ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e022      	b.n	80088fc <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088b6:	f7fe f8ef 	bl	8006a98 <HAL_GetTick>
 80088ba:	4602      	mov	r2, r0
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	1ad3      	subs	r3, r2, r3
 80088c0:	68ba      	ldr	r2, [r7, #8]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d302      	bcc.n	80088cc <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d10f      	bne.n	80088ec <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088d0:	f043 0220 	orr.w	r2, r3, #32
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	2220      	movs	r2, #32
 80088dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2200      	movs	r2, #0
 80088e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80088e8:	2301      	movs	r3, #1
 80088ea:	e007      	b.n	80088fc <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	699b      	ldr	r3, [r3, #24]
 80088f2:	f003 0304 	and.w	r3, r3, #4
 80088f6:	2b04      	cmp	r3, #4
 80088f8:	d193      	bne.n	8008822 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3710      	adds	r7, #16
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}
 8008904:	fe00e800 	.word	0xfe00e800

08008908 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b08a      	sub	sp, #40	; 0x28
 800890c:	af00      	add	r7, sp, #0
 800890e:	60f8      	str	r0, [r7, #12]
 8008910:	60b9      	str	r1, [r7, #8]
 8008912:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008914:	2300      	movs	r3, #0
 8008916:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	699b      	ldr	r3, [r3, #24]
 8008920:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008922:	2300      	movs	r3, #0
 8008924:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800892a:	69bb      	ldr	r3, [r7, #24]
 800892c:	f003 0310 	and.w	r3, r3, #16
 8008930:	2b00      	cmp	r3, #0
 8008932:	d075      	beq.n	8008a20 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	2210      	movs	r2, #16
 800893a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800893c:	e056      	b.n	80089ec <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008944:	d052      	beq.n	80089ec <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008946:	f7fe f8a7 	bl	8006a98 <HAL_GetTick>
 800894a:	4602      	mov	r2, r0
 800894c:	69fb      	ldr	r3, [r7, #28]
 800894e:	1ad3      	subs	r3, r2, r3
 8008950:	68ba      	ldr	r2, [r7, #8]
 8008952:	429a      	cmp	r2, r3
 8008954:	d302      	bcc.n	800895c <I2C_IsErrorOccurred+0x54>
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d147      	bne.n	80089ec <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	685b      	ldr	r3, [r3, #4]
 8008962:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008966:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800896e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	699b      	ldr	r3, [r3, #24]
 8008976:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800897a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800897e:	d12e      	bne.n	80089de <I2C_IsErrorOccurred+0xd6>
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008986:	d02a      	beq.n	80089de <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8008988:	7cfb      	ldrb	r3, [r7, #19]
 800898a:	2b20      	cmp	r3, #32
 800898c:	d027      	beq.n	80089de <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	685a      	ldr	r2, [r3, #4]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800899c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800899e:	f7fe f87b 	bl	8006a98 <HAL_GetTick>
 80089a2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80089a4:	e01b      	b.n	80089de <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80089a6:	f7fe f877 	bl	8006a98 <HAL_GetTick>
 80089aa:	4602      	mov	r2, r0
 80089ac:	69fb      	ldr	r3, [r7, #28]
 80089ae:	1ad3      	subs	r3, r2, r3
 80089b0:	2b19      	cmp	r3, #25
 80089b2:	d914      	bls.n	80089de <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089b8:	f043 0220 	orr.w	r2, r3, #32
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2220      	movs	r2, #32
 80089c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2200      	movs	r2, #0
 80089d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80089d8:	2301      	movs	r3, #1
 80089da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	699b      	ldr	r3, [r3, #24]
 80089e4:	f003 0320 	and.w	r3, r3, #32
 80089e8:	2b20      	cmp	r3, #32
 80089ea:	d1dc      	bne.n	80089a6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	699b      	ldr	r3, [r3, #24]
 80089f2:	f003 0320 	and.w	r3, r3, #32
 80089f6:	2b20      	cmp	r3, #32
 80089f8:	d003      	beq.n	8008a02 <I2C_IsErrorOccurred+0xfa>
 80089fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d09d      	beq.n	800893e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008a02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d103      	bne.n	8008a12 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	2220      	movs	r2, #32
 8008a10:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008a12:	6a3b      	ldr	r3, [r7, #32]
 8008a14:	f043 0304 	orr.w	r3, r3, #4
 8008a18:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	699b      	ldr	r3, [r3, #24]
 8008a26:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008a28:	69bb      	ldr	r3, [r7, #24]
 8008a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d00b      	beq.n	8008a4a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008a32:	6a3b      	ldr	r3, [r7, #32]
 8008a34:	f043 0301 	orr.w	r3, r3, #1
 8008a38:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008a42:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008a44:	2301      	movs	r3, #1
 8008a46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008a4a:	69bb      	ldr	r3, [r7, #24]
 8008a4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d00b      	beq.n	8008a6c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008a54:	6a3b      	ldr	r3, [r7, #32]
 8008a56:	f043 0308 	orr.w	r3, r3, #8
 8008a5a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008a64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008a66:	2301      	movs	r3, #1
 8008a68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008a6c:	69bb      	ldr	r3, [r7, #24]
 8008a6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d00b      	beq.n	8008a8e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008a76:	6a3b      	ldr	r3, [r7, #32]
 8008a78:	f043 0302 	orr.w	r3, r3, #2
 8008a7c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008a86:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8008a8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d01c      	beq.n	8008ad0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008a96:	68f8      	ldr	r0, [r7, #12]
 8008a98:	f7ff fddc 	bl	8008654 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	6859      	ldr	r1, [r3, #4]
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	4b0d      	ldr	r3, [pc, #52]	; (8008adc <I2C_IsErrorOccurred+0x1d4>)
 8008aa8:	400b      	ands	r3, r1
 8008aaa:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ab0:	6a3b      	ldr	r3, [r7, #32]
 8008ab2:	431a      	orrs	r2, r3
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2220      	movs	r2, #32
 8008abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2200      	movs	r2, #0
 8008acc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8008ad0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3728      	adds	r7, #40	; 0x28
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}
 8008adc:	fe00e800 	.word	0xfe00e800

08008ae0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b087      	sub	sp, #28
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	60f8      	str	r0, [r7, #12]
 8008ae8:	607b      	str	r3, [r7, #4]
 8008aea:	460b      	mov	r3, r1
 8008aec:	817b      	strh	r3, [r7, #10]
 8008aee:	4613      	mov	r3, r2
 8008af0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008af2:	897b      	ldrh	r3, [r7, #10]
 8008af4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008af8:	7a7b      	ldrb	r3, [r7, #9]
 8008afa:	041b      	lsls	r3, r3, #16
 8008afc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008b00:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008b06:	6a3b      	ldr	r3, [r7, #32]
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b0e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	685a      	ldr	r2, [r3, #4]
 8008b16:	6a3b      	ldr	r3, [r7, #32]
 8008b18:	0d5b      	lsrs	r3, r3, #21
 8008b1a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008b1e:	4b08      	ldr	r3, [pc, #32]	; (8008b40 <I2C_TransferConfig+0x60>)
 8008b20:	430b      	orrs	r3, r1
 8008b22:	43db      	mvns	r3, r3
 8008b24:	ea02 0103 	and.w	r1, r2, r3
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	697a      	ldr	r2, [r7, #20]
 8008b2e:	430a      	orrs	r2, r1
 8008b30:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008b32:	bf00      	nop
 8008b34:	371c      	adds	r7, #28
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr
 8008b3e:	bf00      	nop
 8008b40:	03ff63ff 	.word	0x03ff63ff

08008b44 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b083      	sub	sp, #12
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b54:	b2db      	uxtb	r3, r3
 8008b56:	2b20      	cmp	r3, #32
 8008b58:	d138      	bne.n	8008bcc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b60:	2b01      	cmp	r3, #1
 8008b62:	d101      	bne.n	8008b68 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008b64:	2302      	movs	r3, #2
 8008b66:	e032      	b.n	8008bce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2201      	movs	r2, #1
 8008b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2224      	movs	r2, #36	; 0x24
 8008b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f022 0201 	bic.w	r2, r2, #1
 8008b86:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008b96:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	6819      	ldr	r1, [r3, #0]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	683a      	ldr	r2, [r7, #0]
 8008ba4:	430a      	orrs	r2, r1
 8008ba6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	681a      	ldr	r2, [r3, #0]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f042 0201 	orr.w	r2, r2, #1
 8008bb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2220      	movs	r2, #32
 8008bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	e000      	b.n	8008bce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008bcc:	2302      	movs	r3, #2
  }
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	370c      	adds	r7, #12
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr

08008bda <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008bda:	b480      	push	{r7}
 8008bdc:	b085      	sub	sp, #20
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
 8008be2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	2b20      	cmp	r3, #32
 8008bee:	d139      	bne.n	8008c64 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008bf6:	2b01      	cmp	r3, #1
 8008bf8:	d101      	bne.n	8008bfe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008bfa:	2302      	movs	r3, #2
 8008bfc:	e033      	b.n	8008c66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2201      	movs	r2, #1
 8008c02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2224      	movs	r2, #36	; 0x24
 8008c0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	681a      	ldr	r2, [r3, #0]
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f022 0201 	bic.w	r2, r2, #1
 8008c1c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008c2c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	021b      	lsls	r3, r3, #8
 8008c32:	68fa      	ldr	r2, [r7, #12]
 8008c34:	4313      	orrs	r3, r2
 8008c36:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	68fa      	ldr	r2, [r7, #12]
 8008c3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	681a      	ldr	r2, [r3, #0]
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f042 0201 	orr.w	r2, r2, #1
 8008c4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2220      	movs	r2, #32
 8008c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008c60:	2300      	movs	r3, #0
 8008c62:	e000      	b.n	8008c66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008c64:	2302      	movs	r3, #2
  }
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3714      	adds	r7, #20
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c70:	4770      	bx	lr

08008c72 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008c72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c74:	b08f      	sub	sp, #60	; 0x3c
 8008c76:	af0a      	add	r7, sp, #40	; 0x28
 8008c78:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d101      	bne.n	8008c84 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008c80:	2301      	movs	r3, #1
 8008c82:	e116      	b.n	8008eb2 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8008c90:	b2db      	uxtb	r3, r3
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d106      	bne.n	8008ca4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f00f fd50 	bl	8018744 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2203      	movs	r2, #3
 8008ca8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d102      	bne.n	8008cbe <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f009 fb69 	bl	801239a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	603b      	str	r3, [r7, #0]
 8008cce:	687e      	ldr	r6, [r7, #4]
 8008cd0:	466d      	mov	r5, sp
 8008cd2:	f106 0410 	add.w	r4, r6, #16
 8008cd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008cd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008cda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008cdc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008cde:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008ce2:	e885 0003 	stmia.w	r5, {r0, r1}
 8008ce6:	1d33      	adds	r3, r6, #4
 8008ce8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008cea:	6838      	ldr	r0, [r7, #0]
 8008cec:	f009 fa7c 	bl	80121e8 <USB_CoreInit>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d005      	beq.n	8008d02 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2202      	movs	r2, #2
 8008cfa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	e0d7      	b.n	8008eb2 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	2100      	movs	r1, #0
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f009 fb57 	bl	80123bc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d0e:	2300      	movs	r3, #0
 8008d10:	73fb      	strb	r3, [r7, #15]
 8008d12:	e04a      	b.n	8008daa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008d14:	7bfa      	ldrb	r2, [r7, #15]
 8008d16:	6879      	ldr	r1, [r7, #4]
 8008d18:	4613      	mov	r3, r2
 8008d1a:	00db      	lsls	r3, r3, #3
 8008d1c:	4413      	add	r3, r2
 8008d1e:	009b      	lsls	r3, r3, #2
 8008d20:	440b      	add	r3, r1
 8008d22:	333d      	adds	r3, #61	; 0x3d
 8008d24:	2201      	movs	r2, #1
 8008d26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008d28:	7bfa      	ldrb	r2, [r7, #15]
 8008d2a:	6879      	ldr	r1, [r7, #4]
 8008d2c:	4613      	mov	r3, r2
 8008d2e:	00db      	lsls	r3, r3, #3
 8008d30:	4413      	add	r3, r2
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	440b      	add	r3, r1
 8008d36:	333c      	adds	r3, #60	; 0x3c
 8008d38:	7bfa      	ldrb	r2, [r7, #15]
 8008d3a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008d3c:	7bfa      	ldrb	r2, [r7, #15]
 8008d3e:	7bfb      	ldrb	r3, [r7, #15]
 8008d40:	b298      	uxth	r0, r3
 8008d42:	6879      	ldr	r1, [r7, #4]
 8008d44:	4613      	mov	r3, r2
 8008d46:	00db      	lsls	r3, r3, #3
 8008d48:	4413      	add	r3, r2
 8008d4a:	009b      	lsls	r3, r3, #2
 8008d4c:	440b      	add	r3, r1
 8008d4e:	3344      	adds	r3, #68	; 0x44
 8008d50:	4602      	mov	r2, r0
 8008d52:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008d54:	7bfa      	ldrb	r2, [r7, #15]
 8008d56:	6879      	ldr	r1, [r7, #4]
 8008d58:	4613      	mov	r3, r2
 8008d5a:	00db      	lsls	r3, r3, #3
 8008d5c:	4413      	add	r3, r2
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	440b      	add	r3, r1
 8008d62:	3340      	adds	r3, #64	; 0x40
 8008d64:	2200      	movs	r2, #0
 8008d66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008d68:	7bfa      	ldrb	r2, [r7, #15]
 8008d6a:	6879      	ldr	r1, [r7, #4]
 8008d6c:	4613      	mov	r3, r2
 8008d6e:	00db      	lsls	r3, r3, #3
 8008d70:	4413      	add	r3, r2
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	440b      	add	r3, r1
 8008d76:	3348      	adds	r3, #72	; 0x48
 8008d78:	2200      	movs	r2, #0
 8008d7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008d7c:	7bfa      	ldrb	r2, [r7, #15]
 8008d7e:	6879      	ldr	r1, [r7, #4]
 8008d80:	4613      	mov	r3, r2
 8008d82:	00db      	lsls	r3, r3, #3
 8008d84:	4413      	add	r3, r2
 8008d86:	009b      	lsls	r3, r3, #2
 8008d88:	440b      	add	r3, r1
 8008d8a:	334c      	adds	r3, #76	; 0x4c
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008d90:	7bfa      	ldrb	r2, [r7, #15]
 8008d92:	6879      	ldr	r1, [r7, #4]
 8008d94:	4613      	mov	r3, r2
 8008d96:	00db      	lsls	r3, r3, #3
 8008d98:	4413      	add	r3, r2
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	440b      	add	r3, r1
 8008d9e:	3354      	adds	r3, #84	; 0x54
 8008da0:	2200      	movs	r2, #0
 8008da2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008da4:	7bfb      	ldrb	r3, [r7, #15]
 8008da6:	3301      	adds	r3, #1
 8008da8:	73fb      	strb	r3, [r7, #15]
 8008daa:	7bfa      	ldrb	r2, [r7, #15]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	685b      	ldr	r3, [r3, #4]
 8008db0:	429a      	cmp	r2, r3
 8008db2:	d3af      	bcc.n	8008d14 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008db4:	2300      	movs	r3, #0
 8008db6:	73fb      	strb	r3, [r7, #15]
 8008db8:	e044      	b.n	8008e44 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008dba:	7bfa      	ldrb	r2, [r7, #15]
 8008dbc:	6879      	ldr	r1, [r7, #4]
 8008dbe:	4613      	mov	r3, r2
 8008dc0:	00db      	lsls	r3, r3, #3
 8008dc2:	4413      	add	r3, r2
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	440b      	add	r3, r1
 8008dc8:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8008dcc:	2200      	movs	r2, #0
 8008dce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008dd0:	7bfa      	ldrb	r2, [r7, #15]
 8008dd2:	6879      	ldr	r1, [r7, #4]
 8008dd4:	4613      	mov	r3, r2
 8008dd6:	00db      	lsls	r3, r3, #3
 8008dd8:	4413      	add	r3, r2
 8008dda:	009b      	lsls	r3, r3, #2
 8008ddc:	440b      	add	r3, r1
 8008dde:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8008de2:	7bfa      	ldrb	r2, [r7, #15]
 8008de4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008de6:	7bfa      	ldrb	r2, [r7, #15]
 8008de8:	6879      	ldr	r1, [r7, #4]
 8008dea:	4613      	mov	r3, r2
 8008dec:	00db      	lsls	r3, r3, #3
 8008dee:	4413      	add	r3, r2
 8008df0:	009b      	lsls	r3, r3, #2
 8008df2:	440b      	add	r3, r1
 8008df4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008df8:	2200      	movs	r2, #0
 8008dfa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008dfc:	7bfa      	ldrb	r2, [r7, #15]
 8008dfe:	6879      	ldr	r1, [r7, #4]
 8008e00:	4613      	mov	r3, r2
 8008e02:	00db      	lsls	r3, r3, #3
 8008e04:	4413      	add	r3, r2
 8008e06:	009b      	lsls	r3, r3, #2
 8008e08:	440b      	add	r3, r1
 8008e0a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8008e0e:	2200      	movs	r2, #0
 8008e10:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008e12:	7bfa      	ldrb	r2, [r7, #15]
 8008e14:	6879      	ldr	r1, [r7, #4]
 8008e16:	4613      	mov	r3, r2
 8008e18:	00db      	lsls	r3, r3, #3
 8008e1a:	4413      	add	r3, r2
 8008e1c:	009b      	lsls	r3, r3, #2
 8008e1e:	440b      	add	r3, r1
 8008e20:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8008e24:	2200      	movs	r2, #0
 8008e26:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008e28:	7bfa      	ldrb	r2, [r7, #15]
 8008e2a:	6879      	ldr	r1, [r7, #4]
 8008e2c:	4613      	mov	r3, r2
 8008e2e:	00db      	lsls	r3, r3, #3
 8008e30:	4413      	add	r3, r2
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	440b      	add	r3, r1
 8008e36:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008e3e:	7bfb      	ldrb	r3, [r7, #15]
 8008e40:	3301      	adds	r3, #1
 8008e42:	73fb      	strb	r3, [r7, #15]
 8008e44:	7bfa      	ldrb	r2, [r7, #15]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d3b5      	bcc.n	8008dba <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	603b      	str	r3, [r7, #0]
 8008e54:	687e      	ldr	r6, [r7, #4]
 8008e56:	466d      	mov	r5, sp
 8008e58:	f106 0410 	add.w	r4, r6, #16
 8008e5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008e5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008e60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008e62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008e64:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008e68:	e885 0003 	stmia.w	r5, {r0, r1}
 8008e6c:	1d33      	adds	r3, r6, #4
 8008e6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e70:	6838      	ldr	r0, [r7, #0]
 8008e72:	f009 faef 	bl	8012454 <USB_DevInit>
 8008e76:	4603      	mov	r3, r0
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d005      	beq.n	8008e88 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2202      	movs	r2, #2
 8008e80:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8008e84:	2301      	movs	r3, #1
 8008e86:	e014      	b.n	8008eb2 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2201      	movs	r2, #1
 8008e94:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e9c:	2b01      	cmp	r3, #1
 8008e9e:	d102      	bne.n	8008ea6 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f001 f881 	bl	8009fa8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f00a fb77 	bl	801359e <USB_DevDisconnect>

  return HAL_OK;
 8008eb0:	2300      	movs	r3, #0
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3714      	adds	r7, #20
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008eba <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008eba:	b580      	push	{r7, lr}
 8008ebc:	b084      	sub	sp, #16
 8008ebe:	af00      	add	r7, sp, #0
 8008ec0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	d101      	bne.n	8008ed6 <HAL_PCD_Start+0x1c>
 8008ed2:	2302      	movs	r3, #2
 8008ed4:	e01c      	b.n	8008f10 <HAL_PCD_Start+0x56>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	d105      	bne.n	8008ef2 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f009 fa3e 	bl	8012378 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4618      	mov	r0, r3
 8008f02:	f00a fb2b 	bl	801355c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3710      	adds	r7, #16
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008f18:	b590      	push	{r4, r7, lr}
 8008f1a:	b08d      	sub	sp, #52	; 0x34
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f26:	6a3b      	ldr	r3, [r7, #32]
 8008f28:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f00a fbe9 	bl	8013706 <USB_GetMode>
 8008f34:	4603      	mov	r3, r0
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	f040 847e 	bne.w	8009838 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4618      	mov	r0, r3
 8008f42:	f00a fb4d 	bl	80135e0 <USB_ReadInterrupts>
 8008f46:	4603      	mov	r3, r0
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	f000 8474 	beq.w	8009836 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8008f4e:	69fb      	ldr	r3, [r7, #28]
 8008f50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f54:	689b      	ldr	r3, [r3, #8]
 8008f56:	0a1b      	lsrs	r3, r3, #8
 8008f58:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4618      	mov	r0, r3
 8008f68:	f00a fb3a 	bl	80135e0 <USB_ReadInterrupts>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	f003 0302 	and.w	r3, r3, #2
 8008f72:	2b02      	cmp	r3, #2
 8008f74:	d107      	bne.n	8008f86 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	695a      	ldr	r2, [r3, #20]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f002 0202 	and.w	r2, r2, #2
 8008f84:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f00a fb28 	bl	80135e0 <USB_ReadInterrupts>
 8008f90:	4603      	mov	r3, r0
 8008f92:	f003 0310 	and.w	r3, r3, #16
 8008f96:	2b10      	cmp	r3, #16
 8008f98:	d161      	bne.n	800905e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	699a      	ldr	r2, [r3, #24]
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f022 0210 	bic.w	r2, r2, #16
 8008fa8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8008faa:	6a3b      	ldr	r3, [r7, #32]
 8008fac:	6a1b      	ldr	r3, [r3, #32]
 8008fae:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8008fb0:	69bb      	ldr	r3, [r7, #24]
 8008fb2:	f003 020f 	and.w	r2, r3, #15
 8008fb6:	4613      	mov	r3, r2
 8008fb8:	00db      	lsls	r3, r3, #3
 8008fba:	4413      	add	r3, r2
 8008fbc:	009b      	lsls	r3, r3, #2
 8008fbe:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	4413      	add	r3, r2
 8008fc6:	3304      	adds	r3, #4
 8008fc8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008fca:	69bb      	ldr	r3, [r7, #24]
 8008fcc:	0c5b      	lsrs	r3, r3, #17
 8008fce:	f003 030f 	and.w	r3, r3, #15
 8008fd2:	2b02      	cmp	r3, #2
 8008fd4:	d124      	bne.n	8009020 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008fd6:	69ba      	ldr	r2, [r7, #24]
 8008fd8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008fdc:	4013      	ands	r3, r2
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d035      	beq.n	800904e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008fe6:	69bb      	ldr	r3, [r7, #24]
 8008fe8:	091b      	lsrs	r3, r3, #4
 8008fea:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008fec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008ff0:	b29b      	uxth	r3, r3
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	6a38      	ldr	r0, [r7, #32]
 8008ff6:	f00a f95f 	bl	80132b8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	691a      	ldr	r2, [r3, #16]
 8008ffe:	69bb      	ldr	r3, [r7, #24]
 8009000:	091b      	lsrs	r3, r3, #4
 8009002:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009006:	441a      	add	r2, r3
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	6a1a      	ldr	r2, [r3, #32]
 8009010:	69bb      	ldr	r3, [r7, #24]
 8009012:	091b      	lsrs	r3, r3, #4
 8009014:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009018:	441a      	add	r2, r3
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	621a      	str	r2, [r3, #32]
 800901e:	e016      	b.n	800904e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	0c5b      	lsrs	r3, r3, #17
 8009024:	f003 030f 	and.w	r3, r3, #15
 8009028:	2b06      	cmp	r3, #6
 800902a:	d110      	bne.n	800904e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009032:	2208      	movs	r2, #8
 8009034:	4619      	mov	r1, r3
 8009036:	6a38      	ldr	r0, [r7, #32]
 8009038:	f00a f93e 	bl	80132b8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	6a1a      	ldr	r2, [r3, #32]
 8009040:	69bb      	ldr	r3, [r7, #24]
 8009042:	091b      	lsrs	r3, r3, #4
 8009044:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009048:	441a      	add	r2, r3
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	699a      	ldr	r2, [r3, #24]
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f042 0210 	orr.w	r2, r2, #16
 800905c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4618      	mov	r0, r3
 8009064:	f00a fabc 	bl	80135e0 <USB_ReadInterrupts>
 8009068:	4603      	mov	r3, r0
 800906a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800906e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009072:	f040 80a7 	bne.w	80091c4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8009076:	2300      	movs	r3, #0
 8009078:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4618      	mov	r0, r3
 8009080:	f00a fac1 	bl	8013606 <USB_ReadDevAllOutEpInterrupt>
 8009084:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8009086:	e099      	b.n	80091bc <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800908a:	f003 0301 	and.w	r3, r3, #1
 800908e:	2b00      	cmp	r3, #0
 8009090:	f000 808e 	beq.w	80091b0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800909a:	b2d2      	uxtb	r2, r2
 800909c:	4611      	mov	r1, r2
 800909e:	4618      	mov	r0, r3
 80090a0:	f00a fae5 	bl	801366e <USB_ReadDevOutEPInterrupt>
 80090a4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	f003 0301 	and.w	r3, r3, #1
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d00c      	beq.n	80090ca <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80090b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b2:	015a      	lsls	r2, r3, #5
 80090b4:	69fb      	ldr	r3, [r7, #28]
 80090b6:	4413      	add	r3, r2
 80090b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090bc:	461a      	mov	r2, r3
 80090be:	2301      	movs	r3, #1
 80090c0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80090c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 fe95 	bl	8009df4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	f003 0308 	and.w	r3, r3, #8
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d00c      	beq.n	80090ee <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80090d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d6:	015a      	lsls	r2, r3, #5
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	4413      	add	r3, r2
 80090dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090e0:	461a      	mov	r2, r3
 80090e2:	2308      	movs	r3, #8
 80090e4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80090e6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f000 fed1 	bl	8009e90 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80090ee:	693b      	ldr	r3, [r7, #16]
 80090f0:	f003 0310 	and.w	r3, r3, #16
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d008      	beq.n	800910a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80090f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090fa:	015a      	lsls	r2, r3, #5
 80090fc:	69fb      	ldr	r3, [r7, #28]
 80090fe:	4413      	add	r3, r2
 8009100:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009104:	461a      	mov	r2, r3
 8009106:	2310      	movs	r3, #16
 8009108:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	f003 0302 	and.w	r3, r3, #2
 8009110:	2b00      	cmp	r3, #0
 8009112:	d030      	beq.n	8009176 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8009114:	6a3b      	ldr	r3, [r7, #32]
 8009116:	695b      	ldr	r3, [r3, #20]
 8009118:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800911c:	2b80      	cmp	r3, #128	; 0x80
 800911e:	d109      	bne.n	8009134 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8009120:	69fb      	ldr	r3, [r7, #28]
 8009122:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009126:	685b      	ldr	r3, [r3, #4]
 8009128:	69fa      	ldr	r2, [r7, #28]
 800912a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800912e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009132:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8009134:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009136:	4613      	mov	r3, r2
 8009138:	00db      	lsls	r3, r3, #3
 800913a:	4413      	add	r3, r2
 800913c:	009b      	lsls	r3, r3, #2
 800913e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009142:	687a      	ldr	r2, [r7, #4]
 8009144:	4413      	add	r3, r2
 8009146:	3304      	adds	r3, #4
 8009148:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	78db      	ldrb	r3, [r3, #3]
 800914e:	2b01      	cmp	r3, #1
 8009150:	d108      	bne.n	8009164 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	2200      	movs	r2, #0
 8009156:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800915a:	b2db      	uxtb	r3, r3
 800915c:	4619      	mov	r1, r3
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f00f fc34 	bl	80189cc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8009164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009166:	015a      	lsls	r2, r3, #5
 8009168:	69fb      	ldr	r3, [r7, #28]
 800916a:	4413      	add	r3, r2
 800916c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009170:	461a      	mov	r2, r3
 8009172:	2302      	movs	r3, #2
 8009174:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	f003 0320 	and.w	r3, r3, #32
 800917c:	2b00      	cmp	r3, #0
 800917e:	d008      	beq.n	8009192 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009182:	015a      	lsls	r2, r3, #5
 8009184:	69fb      	ldr	r3, [r7, #28]
 8009186:	4413      	add	r3, r2
 8009188:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800918c:	461a      	mov	r2, r3
 800918e:	2320      	movs	r3, #32
 8009190:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009198:	2b00      	cmp	r3, #0
 800919a:	d009      	beq.n	80091b0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800919c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800919e:	015a      	lsls	r2, r3, #5
 80091a0:	69fb      	ldr	r3, [r7, #28]
 80091a2:	4413      	add	r3, r2
 80091a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091a8:	461a      	mov	r2, r3
 80091aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80091ae:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80091b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091b2:	3301      	adds	r3, #1
 80091b4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80091b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091b8:	085b      	lsrs	r3, r3, #1
 80091ba:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80091bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091be:	2b00      	cmp	r3, #0
 80091c0:	f47f af62 	bne.w	8009088 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	4618      	mov	r0, r3
 80091ca:	f00a fa09 	bl	80135e0 <USB_ReadInterrupts>
 80091ce:	4603      	mov	r3, r0
 80091d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80091d4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80091d8:	f040 80a4 	bne.w	8009324 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4618      	mov	r0, r3
 80091e2:	f00a fa2a 	bl	801363a <USB_ReadDevAllInEpInterrupt>
 80091e6:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80091e8:	2300      	movs	r3, #0
 80091ea:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80091ec:	e096      	b.n	800931c <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80091ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091f0:	f003 0301 	and.w	r3, r3, #1
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f000 808b 	beq.w	8009310 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009200:	b2d2      	uxtb	r2, r2
 8009202:	4611      	mov	r1, r2
 8009204:	4618      	mov	r0, r3
 8009206:	f00a fa50 	bl	80136aa <USB_ReadDevInEPInterrupt>
 800920a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	f003 0301 	and.w	r3, r3, #1
 8009212:	2b00      	cmp	r3, #0
 8009214:	d020      	beq.n	8009258 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009218:	f003 030f 	and.w	r3, r3, #15
 800921c:	2201      	movs	r2, #1
 800921e:	fa02 f303 	lsl.w	r3, r2, r3
 8009222:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009224:	69fb      	ldr	r3, [r7, #28]
 8009226:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800922a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	43db      	mvns	r3, r3
 8009230:	69f9      	ldr	r1, [r7, #28]
 8009232:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009236:	4013      	ands	r3, r2
 8009238:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800923a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800923c:	015a      	lsls	r2, r3, #5
 800923e:	69fb      	ldr	r3, [r7, #28]
 8009240:	4413      	add	r3, r2
 8009242:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009246:	461a      	mov	r2, r3
 8009248:	2301      	movs	r3, #1
 800924a:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800924c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800924e:	b2db      	uxtb	r3, r3
 8009250:	4619      	mov	r1, r3
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f00f fb25 	bl	80188a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	f003 0308 	and.w	r3, r3, #8
 800925e:	2b00      	cmp	r3, #0
 8009260:	d008      	beq.n	8009274 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009264:	015a      	lsls	r2, r3, #5
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	4413      	add	r3, r2
 800926a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800926e:	461a      	mov	r2, r3
 8009270:	2308      	movs	r3, #8
 8009272:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	f003 0310 	and.w	r3, r3, #16
 800927a:	2b00      	cmp	r3, #0
 800927c:	d008      	beq.n	8009290 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800927e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009280:	015a      	lsls	r2, r3, #5
 8009282:	69fb      	ldr	r3, [r7, #28]
 8009284:	4413      	add	r3, r2
 8009286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800928a:	461a      	mov	r2, r3
 800928c:	2310      	movs	r3, #16
 800928e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009290:	693b      	ldr	r3, [r7, #16]
 8009292:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009296:	2b00      	cmp	r3, #0
 8009298:	d008      	beq.n	80092ac <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800929a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800929c:	015a      	lsls	r2, r3, #5
 800929e:	69fb      	ldr	r3, [r7, #28]
 80092a0:	4413      	add	r3, r2
 80092a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092a6:	461a      	mov	r2, r3
 80092a8:	2340      	movs	r3, #64	; 0x40
 80092aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	f003 0302 	and.w	r3, r3, #2
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d023      	beq.n	80092fe <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80092b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80092b8:	6a38      	ldr	r0, [r7, #32]
 80092ba:	f009 fa17 	bl	80126ec <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80092be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092c0:	4613      	mov	r3, r2
 80092c2:	00db      	lsls	r3, r3, #3
 80092c4:	4413      	add	r3, r2
 80092c6:	009b      	lsls	r3, r3, #2
 80092c8:	3338      	adds	r3, #56	; 0x38
 80092ca:	687a      	ldr	r2, [r7, #4]
 80092cc:	4413      	add	r3, r2
 80092ce:	3304      	adds	r3, #4
 80092d0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	78db      	ldrb	r3, [r3, #3]
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d108      	bne.n	80092ec <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	2200      	movs	r2, #0
 80092de:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80092e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092e2:	b2db      	uxtb	r3, r3
 80092e4:	4619      	mov	r1, r3
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f00f fb82 	bl	80189f0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80092ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ee:	015a      	lsls	r2, r3, #5
 80092f0:	69fb      	ldr	r3, [r7, #28]
 80092f2:	4413      	add	r3, r2
 80092f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092f8:	461a      	mov	r2, r3
 80092fa:	2302      	movs	r3, #2
 80092fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009304:	2b00      	cmp	r3, #0
 8009306:	d003      	beq.n	8009310 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009308:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f000 fcea 	bl	8009ce4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009312:	3301      	adds	r3, #1
 8009314:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009318:	085b      	lsrs	r3, r3, #1
 800931a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800931c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800931e:	2b00      	cmp	r3, #0
 8009320:	f47f af65 	bne.w	80091ee <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4618      	mov	r0, r3
 800932a:	f00a f959 	bl	80135e0 <USB_ReadInterrupts>
 800932e:	4603      	mov	r3, r0
 8009330:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009334:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009338:	d122      	bne.n	8009380 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800933a:	69fb      	ldr	r3, [r7, #28]
 800933c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	69fa      	ldr	r2, [r7, #28]
 8009344:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009348:	f023 0301 	bic.w	r3, r3, #1
 800934c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8009354:	2b01      	cmp	r3, #1
 8009356:	d108      	bne.n	800936a <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2200      	movs	r2, #0
 800935c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009360:	2100      	movs	r1, #0
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f000 fe44 	bl	8009ff0 <HAL_PCDEx_LPM_Callback>
 8009368:	e002      	b.n	8009370 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f00f fb06 	bl	801897c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	695a      	ldr	r2, [r3, #20]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800937e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	4618      	mov	r0, r3
 8009386:	f00a f92b 	bl	80135e0 <USB_ReadInterrupts>
 800938a:	4603      	mov	r3, r0
 800938c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009390:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009394:	d112      	bne.n	80093bc <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009396:	69fb      	ldr	r3, [r7, #28]
 8009398:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	f003 0301 	and.w	r3, r3, #1
 80093a2:	2b01      	cmp	r3, #1
 80093a4:	d102      	bne.n	80093ac <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f00f fac2 	bl	8018930 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	695a      	ldr	r2, [r3, #20]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80093ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4618      	mov	r0, r3
 80093c2:	f00a f90d 	bl	80135e0 <USB_ReadInterrupts>
 80093c6:	4603      	mov	r3, r0
 80093c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80093cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80093d0:	d121      	bne.n	8009416 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	695a      	ldr	r2, [r3, #20]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80093e0:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d111      	bne.n	8009410 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2201      	movs	r2, #1
 80093f0:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093fa:	089b      	lsrs	r3, r3, #2
 80093fc:	f003 020f 	and.w	r2, r3, #15
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009406:	2101      	movs	r1, #1
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 fdf1 	bl	8009ff0 <HAL_PCDEx_LPM_Callback>
 800940e:	e002      	b.n	8009416 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f00f fa8d 	bl	8018930 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	4618      	mov	r0, r3
 800941c:	f00a f8e0 	bl	80135e0 <USB_ReadInterrupts>
 8009420:	4603      	mov	r3, r0
 8009422:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009426:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800942a:	f040 80b5 	bne.w	8009598 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800942e:	69fb      	ldr	r3, [r7, #28]
 8009430:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009434:	685b      	ldr	r3, [r3, #4]
 8009436:	69fa      	ldr	r2, [r7, #28]
 8009438:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800943c:	f023 0301 	bic.w	r3, r3, #1
 8009440:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	2110      	movs	r1, #16
 8009448:	4618      	mov	r0, r3
 800944a:	f009 f94f 	bl	80126ec <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800944e:	2300      	movs	r3, #0
 8009450:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009452:	e046      	b.n	80094e2 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009456:	015a      	lsls	r2, r3, #5
 8009458:	69fb      	ldr	r3, [r7, #28]
 800945a:	4413      	add	r3, r2
 800945c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009460:	461a      	mov	r2, r3
 8009462:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009466:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800946a:	015a      	lsls	r2, r3, #5
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	4413      	add	r3, r2
 8009470:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009478:	0151      	lsls	r1, r2, #5
 800947a:	69fa      	ldr	r2, [r7, #28]
 800947c:	440a      	add	r2, r1
 800947e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009482:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009486:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800948a:	015a      	lsls	r2, r3, #5
 800948c:	69fb      	ldr	r3, [r7, #28]
 800948e:	4413      	add	r3, r2
 8009490:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009494:	461a      	mov	r2, r3
 8009496:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800949a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800949c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800949e:	015a      	lsls	r2, r3, #5
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	4413      	add	r3, r2
 80094a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094ac:	0151      	lsls	r1, r2, #5
 80094ae:	69fa      	ldr	r2, [r7, #28]
 80094b0:	440a      	add	r2, r1
 80094b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80094ba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80094bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094be:	015a      	lsls	r2, r3, #5
 80094c0:	69fb      	ldr	r3, [r7, #28]
 80094c2:	4413      	add	r3, r2
 80094c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094cc:	0151      	lsls	r1, r2, #5
 80094ce:	69fa      	ldr	r2, [r7, #28]
 80094d0:	440a      	add	r2, r1
 80094d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094d6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80094da:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80094dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094de:	3301      	adds	r3, #1
 80094e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	685b      	ldr	r3, [r3, #4]
 80094e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094e8:	429a      	cmp	r2, r3
 80094ea:	d3b3      	bcc.n	8009454 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80094ec:	69fb      	ldr	r3, [r7, #28]
 80094ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094f2:	69db      	ldr	r3, [r3, #28]
 80094f4:	69fa      	ldr	r2, [r7, #28]
 80094f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80094fa:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80094fe:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009504:	2b00      	cmp	r3, #0
 8009506:	d016      	beq.n	8009536 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009508:	69fb      	ldr	r3, [r7, #28]
 800950a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800950e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009512:	69fa      	ldr	r2, [r7, #28]
 8009514:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009518:	f043 030b 	orr.w	r3, r3, #11
 800951c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009520:	69fb      	ldr	r3, [r7, #28]
 8009522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009528:	69fa      	ldr	r2, [r7, #28]
 800952a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800952e:	f043 030b 	orr.w	r3, r3, #11
 8009532:	6453      	str	r3, [r2, #68]	; 0x44
 8009534:	e015      	b.n	8009562 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009536:	69fb      	ldr	r3, [r7, #28]
 8009538:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800953c:	695b      	ldr	r3, [r3, #20]
 800953e:	69fa      	ldr	r2, [r7, #28]
 8009540:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009544:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009548:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800954c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800954e:	69fb      	ldr	r3, [r7, #28]
 8009550:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009554:	691b      	ldr	r3, [r3, #16]
 8009556:	69fa      	ldr	r2, [r7, #28]
 8009558:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800955c:	f043 030b 	orr.w	r3, r3, #11
 8009560:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009562:	69fb      	ldr	r3, [r7, #28]
 8009564:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	69fa      	ldr	r2, [r7, #28]
 800956c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009570:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009574:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681a      	ldr	r2, [r3, #0]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009580:	4619      	mov	r1, r3
 8009582:	4610      	mov	r0, r2
 8009584:	f00a f8f0 	bl	8013768 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	695a      	ldr	r2, [r3, #20]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009596:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4618      	mov	r0, r3
 800959e:	f00a f81f 	bl	80135e0 <USB_ReadInterrupts>
 80095a2:	4603      	mov	r3, r0
 80095a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80095a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095ac:	d124      	bne.n	80095f8 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4618      	mov	r0, r3
 80095b4:	f00a f8b5 	bl	8013722 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4618      	mov	r0, r3
 80095be:	f009 f912 	bl	80127e6 <USB_GetDevSpeed>
 80095c2:	4603      	mov	r3, r0
 80095c4:	461a      	mov	r2, r3
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681c      	ldr	r4, [r3, #0]
 80095ce:	f001 fbcf 	bl	800ad70 <HAL_RCC_GetHCLKFreq>
 80095d2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80095d8:	b2db      	uxtb	r3, r3
 80095da:	461a      	mov	r2, r3
 80095dc:	4620      	mov	r0, r4
 80095de:	f008 fe2f 	bl	8012240 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f00f f985 	bl	80188f2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	695a      	ldr	r2, [r3, #20]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80095f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4618      	mov	r0, r3
 80095fe:	f009 ffef 	bl	80135e0 <USB_ReadInterrupts>
 8009602:	4603      	mov	r3, r0
 8009604:	f003 0308 	and.w	r3, r3, #8
 8009608:	2b08      	cmp	r3, #8
 800960a:	d10a      	bne.n	8009622 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f00f f962 	bl	80188d6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	695a      	ldr	r2, [r3, #20]
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f002 0208 	and.w	r2, r2, #8
 8009620:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	4618      	mov	r0, r3
 8009628:	f009 ffda 	bl	80135e0 <USB_ReadInterrupts>
 800962c:	4603      	mov	r3, r0
 800962e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009632:	2b80      	cmp	r3, #128	; 0x80
 8009634:	d122      	bne.n	800967c <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8009636:	6a3b      	ldr	r3, [r7, #32]
 8009638:	699b      	ldr	r3, [r3, #24]
 800963a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800963e:	6a3b      	ldr	r3, [r7, #32]
 8009640:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009642:	2301      	movs	r3, #1
 8009644:	627b      	str	r3, [r7, #36]	; 0x24
 8009646:	e014      	b.n	8009672 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009648:	6879      	ldr	r1, [r7, #4]
 800964a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800964c:	4613      	mov	r3, r2
 800964e:	00db      	lsls	r3, r3, #3
 8009650:	4413      	add	r3, r2
 8009652:	009b      	lsls	r3, r3, #2
 8009654:	440b      	add	r3, r1
 8009656:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800965a:	781b      	ldrb	r3, [r3, #0]
 800965c:	2b01      	cmp	r3, #1
 800965e:	d105      	bne.n	800966c <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009662:	b2db      	uxtb	r3, r3
 8009664:	4619      	mov	r1, r3
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f000 fb0b 	bl	8009c82 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800966c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800966e:	3301      	adds	r3, #1
 8009670:	627b      	str	r3, [r7, #36]	; 0x24
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	685b      	ldr	r3, [r3, #4]
 8009676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009678:	429a      	cmp	r2, r3
 800967a:	d3e5      	bcc.n	8009648 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	4618      	mov	r0, r3
 8009682:	f009 ffad 	bl	80135e0 <USB_ReadInterrupts>
 8009686:	4603      	mov	r3, r0
 8009688:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800968c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009690:	d13b      	bne.n	800970a <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009692:	2301      	movs	r3, #1
 8009694:	627b      	str	r3, [r7, #36]	; 0x24
 8009696:	e02b      	b.n	80096f0 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800969a:	015a      	lsls	r2, r3, #5
 800969c:	69fb      	ldr	r3, [r7, #28]
 800969e:	4413      	add	r3, r2
 80096a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80096a8:	6879      	ldr	r1, [r7, #4]
 80096aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096ac:	4613      	mov	r3, r2
 80096ae:	00db      	lsls	r3, r3, #3
 80096b0:	4413      	add	r3, r2
 80096b2:	009b      	lsls	r3, r3, #2
 80096b4:	440b      	add	r3, r1
 80096b6:	3340      	adds	r3, #64	; 0x40
 80096b8:	781b      	ldrb	r3, [r3, #0]
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d115      	bne.n	80096ea <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80096be:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	da12      	bge.n	80096ea <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80096c4:	6879      	ldr	r1, [r7, #4]
 80096c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096c8:	4613      	mov	r3, r2
 80096ca:	00db      	lsls	r3, r3, #3
 80096cc:	4413      	add	r3, r2
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	440b      	add	r3, r1
 80096d2:	333f      	adds	r3, #63	; 0x3f
 80096d4:	2201      	movs	r2, #1
 80096d6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80096d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096da:	b2db      	uxtb	r3, r3
 80096dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80096e0:	b2db      	uxtb	r3, r3
 80096e2:	4619      	mov	r1, r3
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f000 facc 	bl	8009c82 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80096ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ec:	3301      	adds	r3, #1
 80096ee:	627b      	str	r3, [r7, #36]	; 0x24
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096f6:	429a      	cmp	r2, r3
 80096f8:	d3ce      	bcc.n	8009698 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	695a      	ldr	r2, [r3, #20]
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009708:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	4618      	mov	r0, r3
 8009710:	f009 ff66 	bl	80135e0 <USB_ReadInterrupts>
 8009714:	4603      	mov	r3, r0
 8009716:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800971a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800971e:	d155      	bne.n	80097cc <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009720:	2301      	movs	r3, #1
 8009722:	627b      	str	r3, [r7, #36]	; 0x24
 8009724:	e045      	b.n	80097b2 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8009726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009728:	015a      	lsls	r2, r3, #5
 800972a:	69fb      	ldr	r3, [r7, #28]
 800972c:	4413      	add	r3, r2
 800972e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009736:	6879      	ldr	r1, [r7, #4]
 8009738:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800973a:	4613      	mov	r3, r2
 800973c:	00db      	lsls	r3, r3, #3
 800973e:	4413      	add	r3, r2
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	440b      	add	r3, r1
 8009744:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009748:	781b      	ldrb	r3, [r3, #0]
 800974a:	2b01      	cmp	r3, #1
 800974c:	d12e      	bne.n	80097ac <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800974e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009750:	2b00      	cmp	r3, #0
 8009752:	da2b      	bge.n	80097ac <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8009754:	69bb      	ldr	r3, [r7, #24]
 8009756:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8009760:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009764:	429a      	cmp	r2, r3
 8009766:	d121      	bne.n	80097ac <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8009768:	6879      	ldr	r1, [r7, #4]
 800976a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800976c:	4613      	mov	r3, r2
 800976e:	00db      	lsls	r3, r3, #3
 8009770:	4413      	add	r3, r2
 8009772:	009b      	lsls	r3, r3, #2
 8009774:	440b      	add	r3, r1
 8009776:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800977a:	2201      	movs	r2, #1
 800977c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800977e:	6a3b      	ldr	r3, [r7, #32]
 8009780:	699b      	ldr	r3, [r3, #24]
 8009782:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009786:	6a3b      	ldr	r3, [r7, #32]
 8009788:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800978a:	6a3b      	ldr	r3, [r7, #32]
 800978c:	695b      	ldr	r3, [r3, #20]
 800978e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009792:	2b00      	cmp	r3, #0
 8009794:	d10a      	bne.n	80097ac <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8009796:	69fb      	ldr	r3, [r7, #28]
 8009798:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	69fa      	ldr	r2, [r7, #28]
 80097a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80097a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80097a8:	6053      	str	r3, [r2, #4]
            break;
 80097aa:	e007      	b.n	80097bc <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80097ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ae:	3301      	adds	r3, #1
 80097b0:	627b      	str	r3, [r7, #36]	; 0x24
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097b8:	429a      	cmp	r2, r3
 80097ba:	d3b4      	bcc.n	8009726 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	695a      	ldr	r2, [r3, #20]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80097ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4618      	mov	r0, r3
 80097d2:	f009 ff05 	bl	80135e0 <USB_ReadInterrupts>
 80097d6:	4603      	mov	r3, r0
 80097d8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80097dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097e0:	d10a      	bne.n	80097f8 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f00f f916 	bl	8018a14 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	695a      	ldr	r2, [r3, #20]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80097f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4618      	mov	r0, r3
 80097fe:	f009 feef 	bl	80135e0 <USB_ReadInterrupts>
 8009802:	4603      	mov	r3, r0
 8009804:	f003 0304 	and.w	r3, r3, #4
 8009808:	2b04      	cmp	r3, #4
 800980a:	d115      	bne.n	8009838 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	685b      	ldr	r3, [r3, #4]
 8009812:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009814:	69bb      	ldr	r3, [r7, #24]
 8009816:	f003 0304 	and.w	r3, r3, #4
 800981a:	2b00      	cmp	r3, #0
 800981c:	d002      	beq.n	8009824 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f00f f906 	bl	8018a30 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	6859      	ldr	r1, [r3, #4]
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	69ba      	ldr	r2, [r7, #24]
 8009830:	430a      	orrs	r2, r1
 8009832:	605a      	str	r2, [r3, #4]
 8009834:	e000      	b.n	8009838 <HAL_PCD_IRQHandler+0x920>
      return;
 8009836:	bf00      	nop
    }
  }
}
 8009838:	3734      	adds	r7, #52	; 0x34
 800983a:	46bd      	mov	sp, r7
 800983c:	bd90      	pop	{r4, r7, pc}

0800983e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800983e:	b580      	push	{r7, lr}
 8009840:	b082      	sub	sp, #8
 8009842:	af00      	add	r7, sp, #0
 8009844:	6078      	str	r0, [r7, #4]
 8009846:	460b      	mov	r3, r1
 8009848:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009850:	2b01      	cmp	r3, #1
 8009852:	d101      	bne.n	8009858 <HAL_PCD_SetAddress+0x1a>
 8009854:	2302      	movs	r3, #2
 8009856:	e013      	b.n	8009880 <HAL_PCD_SetAddress+0x42>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2201      	movs	r2, #1
 800985c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	78fa      	ldrb	r2, [r7, #3]
 8009864:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	78fa      	ldrb	r2, [r7, #3]
 800986e:	4611      	mov	r1, r2
 8009870:	4618      	mov	r0, r3
 8009872:	f009 fe4d 	bl	8013510 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2200      	movs	r2, #0
 800987a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800987e:	2300      	movs	r3, #0
}
 8009880:	4618      	mov	r0, r3
 8009882:	3708      	adds	r7, #8
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b084      	sub	sp, #16
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
 8009890:	4608      	mov	r0, r1
 8009892:	4611      	mov	r1, r2
 8009894:	461a      	mov	r2, r3
 8009896:	4603      	mov	r3, r0
 8009898:	70fb      	strb	r3, [r7, #3]
 800989a:	460b      	mov	r3, r1
 800989c:	803b      	strh	r3, [r7, #0]
 800989e:	4613      	mov	r3, r2
 80098a0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80098a2:	2300      	movs	r3, #0
 80098a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80098a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	da0f      	bge.n	80098ce <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80098ae:	78fb      	ldrb	r3, [r7, #3]
 80098b0:	f003 020f 	and.w	r2, r3, #15
 80098b4:	4613      	mov	r3, r2
 80098b6:	00db      	lsls	r3, r3, #3
 80098b8:	4413      	add	r3, r2
 80098ba:	009b      	lsls	r3, r3, #2
 80098bc:	3338      	adds	r3, #56	; 0x38
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	4413      	add	r3, r2
 80098c2:	3304      	adds	r3, #4
 80098c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2201      	movs	r2, #1
 80098ca:	705a      	strb	r2, [r3, #1]
 80098cc:	e00f      	b.n	80098ee <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80098ce:	78fb      	ldrb	r3, [r7, #3]
 80098d0:	f003 020f 	and.w	r2, r3, #15
 80098d4:	4613      	mov	r3, r2
 80098d6:	00db      	lsls	r3, r3, #3
 80098d8:	4413      	add	r3, r2
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80098e0:	687a      	ldr	r2, [r7, #4]
 80098e2:	4413      	add	r3, r2
 80098e4:	3304      	adds	r3, #4
 80098e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	2200      	movs	r2, #0
 80098ec:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80098ee:	78fb      	ldrb	r3, [r7, #3]
 80098f0:	f003 030f 	and.w	r3, r3, #15
 80098f4:	b2da      	uxtb	r2, r3
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80098fa:	883a      	ldrh	r2, [r7, #0]
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	78ba      	ldrb	r2, [r7, #2]
 8009904:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	785b      	ldrb	r3, [r3, #1]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d004      	beq.n	8009918 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	781b      	ldrb	r3, [r3, #0]
 8009912:	b29a      	uxth	r2, r3
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009918:	78bb      	ldrb	r3, [r7, #2]
 800991a:	2b02      	cmp	r3, #2
 800991c:	d102      	bne.n	8009924 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	2200      	movs	r2, #0
 8009922:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800992a:	2b01      	cmp	r3, #1
 800992c:	d101      	bne.n	8009932 <HAL_PCD_EP_Open+0xaa>
 800992e:	2302      	movs	r3, #2
 8009930:	e00e      	b.n	8009950 <HAL_PCD_EP_Open+0xc8>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2201      	movs	r2, #1
 8009936:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	68f9      	ldr	r1, [r7, #12]
 8009940:	4618      	mov	r0, r3
 8009942:	f008 ff6f 	bl	8012824 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2200      	movs	r2, #0
 800994a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800994e:	7afb      	ldrb	r3, [r7, #11]
}
 8009950:	4618      	mov	r0, r3
 8009952:	3710      	adds	r7, #16
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}

08009958 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	460b      	mov	r3, r1
 8009962:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009964:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009968:	2b00      	cmp	r3, #0
 800996a:	da0f      	bge.n	800998c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800996c:	78fb      	ldrb	r3, [r7, #3]
 800996e:	f003 020f 	and.w	r2, r3, #15
 8009972:	4613      	mov	r3, r2
 8009974:	00db      	lsls	r3, r3, #3
 8009976:	4413      	add	r3, r2
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	3338      	adds	r3, #56	; 0x38
 800997c:	687a      	ldr	r2, [r7, #4]
 800997e:	4413      	add	r3, r2
 8009980:	3304      	adds	r3, #4
 8009982:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2201      	movs	r2, #1
 8009988:	705a      	strb	r2, [r3, #1]
 800998a:	e00f      	b.n	80099ac <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800998c:	78fb      	ldrb	r3, [r7, #3]
 800998e:	f003 020f 	and.w	r2, r3, #15
 8009992:	4613      	mov	r3, r2
 8009994:	00db      	lsls	r3, r3, #3
 8009996:	4413      	add	r3, r2
 8009998:	009b      	lsls	r3, r3, #2
 800999a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800999e:	687a      	ldr	r2, [r7, #4]
 80099a0:	4413      	add	r3, r2
 80099a2:	3304      	adds	r3, #4
 80099a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2200      	movs	r2, #0
 80099aa:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80099ac:	78fb      	ldrb	r3, [r7, #3]
 80099ae:	f003 030f 	and.w	r3, r3, #15
 80099b2:	b2da      	uxtb	r2, r3
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80099be:	2b01      	cmp	r3, #1
 80099c0:	d101      	bne.n	80099c6 <HAL_PCD_EP_Close+0x6e>
 80099c2:	2302      	movs	r3, #2
 80099c4:	e00e      	b.n	80099e4 <HAL_PCD_EP_Close+0x8c>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2201      	movs	r2, #1
 80099ca:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	68f9      	ldr	r1, [r7, #12]
 80099d4:	4618      	mov	r0, r3
 80099d6:	f008 ffad 	bl	8012934 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2200      	movs	r2, #0
 80099de:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80099e2:	2300      	movs	r3, #0
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	3710      	adds	r7, #16
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}

080099ec <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b086      	sub	sp, #24
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	60f8      	str	r0, [r7, #12]
 80099f4:	607a      	str	r2, [r7, #4]
 80099f6:	603b      	str	r3, [r7, #0]
 80099f8:	460b      	mov	r3, r1
 80099fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80099fc:	7afb      	ldrb	r3, [r7, #11]
 80099fe:	f003 020f 	and.w	r2, r3, #15
 8009a02:	4613      	mov	r3, r2
 8009a04:	00db      	lsls	r3, r3, #3
 8009a06:	4413      	add	r3, r2
 8009a08:	009b      	lsls	r3, r3, #2
 8009a0a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009a0e:	68fa      	ldr	r2, [r7, #12]
 8009a10:	4413      	add	r3, r2
 8009a12:	3304      	adds	r3, #4
 8009a14:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	687a      	ldr	r2, [r7, #4]
 8009a1a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	683a      	ldr	r2, [r7, #0]
 8009a20:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	2200      	movs	r2, #0
 8009a26:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009a2e:	7afb      	ldrb	r3, [r7, #11]
 8009a30:	f003 030f 	and.w	r3, r3, #15
 8009a34:	b2da      	uxtb	r2, r3
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009a3a:	7afb      	ldrb	r3, [r7, #11]
 8009a3c:	f003 030f 	and.w	r3, r3, #15
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d106      	bne.n	8009a52 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	6979      	ldr	r1, [r7, #20]
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f009 fa2e 	bl	8012eac <USB_EP0StartXfer>
 8009a50:	e005      	b.n	8009a5e <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	6979      	ldr	r1, [r7, #20]
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f009 f847 	bl	8012aec <USB_EPStartXfer>
  }

  return HAL_OK;
 8009a5e:	2300      	movs	r3, #0
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3718      	adds	r7, #24
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b083      	sub	sp, #12
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
 8009a70:	460b      	mov	r3, r1
 8009a72:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009a74:	78fb      	ldrb	r3, [r7, #3]
 8009a76:	f003 020f 	and.w	r2, r3, #15
 8009a7a:	6879      	ldr	r1, [r7, #4]
 8009a7c:	4613      	mov	r3, r2
 8009a7e:	00db      	lsls	r3, r3, #3
 8009a80:	4413      	add	r3, r2
 8009a82:	009b      	lsls	r3, r3, #2
 8009a84:	440b      	add	r3, r1
 8009a86:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8009a8a:	681b      	ldr	r3, [r3, #0]
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	370c      	adds	r7, #12
 8009a90:	46bd      	mov	sp, r7
 8009a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a96:	4770      	bx	lr

08009a98 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b086      	sub	sp, #24
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	60f8      	str	r0, [r7, #12]
 8009aa0:	607a      	str	r2, [r7, #4]
 8009aa2:	603b      	str	r3, [r7, #0]
 8009aa4:	460b      	mov	r3, r1
 8009aa6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009aa8:	7afb      	ldrb	r3, [r7, #11]
 8009aaa:	f003 020f 	and.w	r2, r3, #15
 8009aae:	4613      	mov	r3, r2
 8009ab0:	00db      	lsls	r3, r3, #3
 8009ab2:	4413      	add	r3, r2
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	3338      	adds	r3, #56	; 0x38
 8009ab8:	68fa      	ldr	r2, [r7, #12]
 8009aba:	4413      	add	r3, r2
 8009abc:	3304      	adds	r3, #4
 8009abe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009ac0:	697b      	ldr	r3, [r7, #20]
 8009ac2:	687a      	ldr	r2, [r7, #4]
 8009ac4:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	683a      	ldr	r2, [r7, #0]
 8009aca:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009ad8:	7afb      	ldrb	r3, [r7, #11]
 8009ada:	f003 030f 	and.w	r3, r3, #15
 8009ade:	b2da      	uxtb	r2, r3
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009ae4:	7afb      	ldrb	r3, [r7, #11]
 8009ae6:	f003 030f 	and.w	r3, r3, #15
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d106      	bne.n	8009afc <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	6979      	ldr	r1, [r7, #20]
 8009af4:	4618      	mov	r0, r3
 8009af6:	f009 f9d9 	bl	8012eac <USB_EP0StartXfer>
 8009afa:	e005      	b.n	8009b08 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	6979      	ldr	r1, [r7, #20]
 8009b02:	4618      	mov	r0, r3
 8009b04:	f008 fff2 	bl	8012aec <USB_EPStartXfer>
  }

  return HAL_OK;
 8009b08:	2300      	movs	r3, #0
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3718      	adds	r7, #24
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}

08009b12 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009b12:	b580      	push	{r7, lr}
 8009b14:	b084      	sub	sp, #16
 8009b16:	af00      	add	r7, sp, #0
 8009b18:	6078      	str	r0, [r7, #4]
 8009b1a:	460b      	mov	r3, r1
 8009b1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009b1e:	78fb      	ldrb	r3, [r7, #3]
 8009b20:	f003 020f 	and.w	r2, r3, #15
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	685b      	ldr	r3, [r3, #4]
 8009b28:	429a      	cmp	r2, r3
 8009b2a:	d901      	bls.n	8009b30 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	e04e      	b.n	8009bce <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009b30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	da0f      	bge.n	8009b58 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009b38:	78fb      	ldrb	r3, [r7, #3]
 8009b3a:	f003 020f 	and.w	r2, r3, #15
 8009b3e:	4613      	mov	r3, r2
 8009b40:	00db      	lsls	r3, r3, #3
 8009b42:	4413      	add	r3, r2
 8009b44:	009b      	lsls	r3, r3, #2
 8009b46:	3338      	adds	r3, #56	; 0x38
 8009b48:	687a      	ldr	r2, [r7, #4]
 8009b4a:	4413      	add	r3, r2
 8009b4c:	3304      	adds	r3, #4
 8009b4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2201      	movs	r2, #1
 8009b54:	705a      	strb	r2, [r3, #1]
 8009b56:	e00d      	b.n	8009b74 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009b58:	78fa      	ldrb	r2, [r7, #3]
 8009b5a:	4613      	mov	r3, r2
 8009b5c:	00db      	lsls	r3, r3, #3
 8009b5e:	4413      	add	r3, r2
 8009b60:	009b      	lsls	r3, r3, #2
 8009b62:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009b66:	687a      	ldr	r2, [r7, #4]
 8009b68:	4413      	add	r3, r2
 8009b6a:	3304      	adds	r3, #4
 8009b6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	2200      	movs	r2, #0
 8009b72:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	2201      	movs	r2, #1
 8009b78:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009b7a:	78fb      	ldrb	r3, [r7, #3]
 8009b7c:	f003 030f 	and.w	r3, r3, #15
 8009b80:	b2da      	uxtb	r2, r3
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009b8c:	2b01      	cmp	r3, #1
 8009b8e:	d101      	bne.n	8009b94 <HAL_PCD_EP_SetStall+0x82>
 8009b90:	2302      	movs	r3, #2
 8009b92:	e01c      	b.n	8009bce <HAL_PCD_EP_SetStall+0xbc>
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2201      	movs	r2, #1
 8009b98:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	68f9      	ldr	r1, [r7, #12]
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f009 fbe0 	bl	8013368 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009ba8:	78fb      	ldrb	r3, [r7, #3]
 8009baa:	f003 030f 	and.w	r3, r3, #15
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d108      	bne.n	8009bc4 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	4610      	mov	r0, r2
 8009bc0:	f009 fdd2 	bl	8013768 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009bcc:	2300      	movs	r3, #0
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3710      	adds	r7, #16
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}

08009bd6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009bd6:	b580      	push	{r7, lr}
 8009bd8:	b084      	sub	sp, #16
 8009bda:	af00      	add	r7, sp, #0
 8009bdc:	6078      	str	r0, [r7, #4]
 8009bde:	460b      	mov	r3, r1
 8009be0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009be2:	78fb      	ldrb	r3, [r7, #3]
 8009be4:	f003 020f 	and.w	r2, r3, #15
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	429a      	cmp	r2, r3
 8009bee:	d901      	bls.n	8009bf4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	e042      	b.n	8009c7a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009bf4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	da0f      	bge.n	8009c1c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009bfc:	78fb      	ldrb	r3, [r7, #3]
 8009bfe:	f003 020f 	and.w	r2, r3, #15
 8009c02:	4613      	mov	r3, r2
 8009c04:	00db      	lsls	r3, r3, #3
 8009c06:	4413      	add	r3, r2
 8009c08:	009b      	lsls	r3, r3, #2
 8009c0a:	3338      	adds	r3, #56	; 0x38
 8009c0c:	687a      	ldr	r2, [r7, #4]
 8009c0e:	4413      	add	r3, r2
 8009c10:	3304      	adds	r3, #4
 8009c12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	2201      	movs	r2, #1
 8009c18:	705a      	strb	r2, [r3, #1]
 8009c1a:	e00f      	b.n	8009c3c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009c1c:	78fb      	ldrb	r3, [r7, #3]
 8009c1e:	f003 020f 	and.w	r2, r3, #15
 8009c22:	4613      	mov	r3, r2
 8009c24:	00db      	lsls	r3, r3, #3
 8009c26:	4413      	add	r3, r2
 8009c28:	009b      	lsls	r3, r3, #2
 8009c2a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009c2e:	687a      	ldr	r2, [r7, #4]
 8009c30:	4413      	add	r3, r2
 8009c32:	3304      	adds	r3, #4
 8009c34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2200      	movs	r2, #0
 8009c40:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009c42:	78fb      	ldrb	r3, [r7, #3]
 8009c44:	f003 030f 	and.w	r3, r3, #15
 8009c48:	b2da      	uxtb	r2, r3
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009c54:	2b01      	cmp	r3, #1
 8009c56:	d101      	bne.n	8009c5c <HAL_PCD_EP_ClrStall+0x86>
 8009c58:	2302      	movs	r3, #2
 8009c5a:	e00e      	b.n	8009c7a <HAL_PCD_EP_ClrStall+0xa4>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2201      	movs	r2, #1
 8009c60:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	68f9      	ldr	r1, [r7, #12]
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f009 fbea 	bl	8013444 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2200      	movs	r2, #0
 8009c74:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009c78:	2300      	movs	r3, #0
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	3710      	adds	r7, #16
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}

08009c82 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009c82:	b580      	push	{r7, lr}
 8009c84:	b084      	sub	sp, #16
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	6078      	str	r0, [r7, #4]
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8009c8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	da0c      	bge.n	8009cb0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c96:	78fb      	ldrb	r3, [r7, #3]
 8009c98:	f003 020f 	and.w	r2, r3, #15
 8009c9c:	4613      	mov	r3, r2
 8009c9e:	00db      	lsls	r3, r3, #3
 8009ca0:	4413      	add	r3, r2
 8009ca2:	009b      	lsls	r3, r3, #2
 8009ca4:	3338      	adds	r3, #56	; 0x38
 8009ca6:	687a      	ldr	r2, [r7, #4]
 8009ca8:	4413      	add	r3, r2
 8009caa:	3304      	adds	r3, #4
 8009cac:	60fb      	str	r3, [r7, #12]
 8009cae:	e00c      	b.n	8009cca <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009cb0:	78fb      	ldrb	r3, [r7, #3]
 8009cb2:	f003 020f 	and.w	r2, r3, #15
 8009cb6:	4613      	mov	r3, r2
 8009cb8:	00db      	lsls	r3, r3, #3
 8009cba:	4413      	add	r3, r2
 8009cbc:	009b      	lsls	r3, r3, #2
 8009cbe:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009cc2:	687a      	ldr	r2, [r7, #4]
 8009cc4:	4413      	add	r3, r2
 8009cc6:	3304      	adds	r3, #4
 8009cc8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	68f9      	ldr	r1, [r7, #12]
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f009 fa0d 	bl	80130f0 <USB_EPStopXfer>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	72fb      	strb	r3, [r7, #11]

  return ret;
 8009cda:	7afb      	ldrb	r3, [r7, #11]
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3710      	adds	r7, #16
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b088      	sub	sp, #32
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009cf8:	683a      	ldr	r2, [r7, #0]
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	00db      	lsls	r3, r3, #3
 8009cfe:	4413      	add	r3, r2
 8009d00:	009b      	lsls	r3, r3, #2
 8009d02:	3338      	adds	r3, #56	; 0x38
 8009d04:	687a      	ldr	r2, [r7, #4]
 8009d06:	4413      	add	r3, r2
 8009d08:	3304      	adds	r3, #4
 8009d0a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	6a1a      	ldr	r2, [r3, #32]
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	699b      	ldr	r3, [r3, #24]
 8009d14:	429a      	cmp	r2, r3
 8009d16:	d901      	bls.n	8009d1c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009d18:	2301      	movs	r3, #1
 8009d1a:	e067      	b.n	8009dec <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	699a      	ldr	r2, [r3, #24]
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	6a1b      	ldr	r3, [r3, #32]
 8009d24:	1ad3      	subs	r3, r2, r3
 8009d26:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	68db      	ldr	r3, [r3, #12]
 8009d2c:	69fa      	ldr	r2, [r7, #28]
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	d902      	bls.n	8009d38 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	68db      	ldr	r3, [r3, #12]
 8009d36:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009d38:	69fb      	ldr	r3, [r7, #28]
 8009d3a:	3303      	adds	r3, #3
 8009d3c:	089b      	lsrs	r3, r3, #2
 8009d3e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009d40:	e026      	b.n	8009d90 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	699a      	ldr	r2, [r3, #24]
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	6a1b      	ldr	r3, [r3, #32]
 8009d4a:	1ad3      	subs	r3, r2, r3
 8009d4c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	68db      	ldr	r3, [r3, #12]
 8009d52:	69fa      	ldr	r2, [r7, #28]
 8009d54:	429a      	cmp	r2, r3
 8009d56:	d902      	bls.n	8009d5e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	68db      	ldr	r3, [r3, #12]
 8009d5c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009d5e:	69fb      	ldr	r3, [r7, #28]
 8009d60:	3303      	adds	r3, #3
 8009d62:	089b      	lsrs	r3, r3, #2
 8009d64:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	6919      	ldr	r1, [r3, #16]
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	b2da      	uxtb	r2, r3
 8009d6e:	69fb      	ldr	r3, [r7, #28]
 8009d70:	b29b      	uxth	r3, r3
 8009d72:	6978      	ldr	r0, [r7, #20]
 8009d74:	f009 fa66 	bl	8013244 <USB_WritePacket>

    ep->xfer_buff  += len;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	691a      	ldr	r2, [r3, #16]
 8009d7c:	69fb      	ldr	r3, [r7, #28]
 8009d7e:	441a      	add	r2, r3
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	6a1a      	ldr	r2, [r3, #32]
 8009d88:	69fb      	ldr	r3, [r7, #28]
 8009d8a:	441a      	add	r2, r3
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	015a      	lsls	r2, r3, #5
 8009d94:	693b      	ldr	r3, [r7, #16]
 8009d96:	4413      	add	r3, r2
 8009d98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d9c:	699b      	ldr	r3, [r3, #24]
 8009d9e:	b29b      	uxth	r3, r3
 8009da0:	69ba      	ldr	r2, [r7, #24]
 8009da2:	429a      	cmp	r2, r3
 8009da4:	d809      	bhi.n	8009dba <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	6a1a      	ldr	r2, [r3, #32]
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009dae:	429a      	cmp	r2, r3
 8009db0:	d203      	bcs.n	8009dba <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	699b      	ldr	r3, [r3, #24]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d1c3      	bne.n	8009d42 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	699a      	ldr	r2, [r3, #24]
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	6a1b      	ldr	r3, [r3, #32]
 8009dc2:	429a      	cmp	r2, r3
 8009dc4:	d811      	bhi.n	8009dea <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	f003 030f 	and.w	r3, r3, #15
 8009dcc:	2201      	movs	r2, #1
 8009dce:	fa02 f303 	lsl.w	r3, r2, r3
 8009dd2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	43db      	mvns	r3, r3
 8009de0:	6939      	ldr	r1, [r7, #16]
 8009de2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009de6:	4013      	ands	r3, r2
 8009de8:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3720      	adds	r7, #32
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b086      	sub	sp, #24
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	333c      	adds	r3, #60	; 0x3c
 8009e0c:	3304      	adds	r3, #4
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	015a      	lsls	r2, r3, #5
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	4413      	add	r3, r2
 8009e1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	4a19      	ldr	r2, [pc, #100]	; (8009e8c <PCD_EP_OutXfrComplete_int+0x98>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d124      	bne.n	8009e74 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d00a      	beq.n	8009e4a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	015a      	lsls	r2, r3, #5
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	4413      	add	r3, r2
 8009e3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e40:	461a      	mov	r2, r3
 8009e42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e46:	6093      	str	r3, [r2, #8]
 8009e48:	e01a      	b.n	8009e80 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009e4a:	68bb      	ldr	r3, [r7, #8]
 8009e4c:	f003 0320 	and.w	r3, r3, #32
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d008      	beq.n	8009e66 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	015a      	lsls	r2, r3, #5
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	4413      	add	r3, r2
 8009e5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e60:	461a      	mov	r2, r3
 8009e62:	2320      	movs	r3, #32
 8009e64:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	b2db      	uxtb	r3, r3
 8009e6a:	4619      	mov	r1, r3
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f00e fcfd 	bl	801886c <HAL_PCD_DataOutStageCallback>
 8009e72:	e005      	b.n	8009e80 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	b2db      	uxtb	r3, r3
 8009e78:	4619      	mov	r1, r3
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f00e fcf6 	bl	801886c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8009e80:	2300      	movs	r3, #0
}
 8009e82:	4618      	mov	r0, r3
 8009e84:	3718      	adds	r7, #24
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}
 8009e8a:	bf00      	nop
 8009e8c:	4f54310a 	.word	0x4f54310a

08009e90 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	b086      	sub	sp, #24
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
 8009e98:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	333c      	adds	r3, #60	; 0x3c
 8009ea8:	3304      	adds	r3, #4
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	015a      	lsls	r2, r3, #5
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	4413      	add	r3, r2
 8009eb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009eba:	689b      	ldr	r3, [r3, #8]
 8009ebc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	4a0c      	ldr	r2, [pc, #48]	; (8009ef4 <PCD_EP_OutSetupPacket_int+0x64>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d90e      	bls.n	8009ee4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d009      	beq.n	8009ee4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	015a      	lsls	r2, r3, #5
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	4413      	add	r3, r2
 8009ed8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009edc:	461a      	mov	r2, r3
 8009ede:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ee2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f00e fcaf 	bl	8018848 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8009eea:	2300      	movs	r3, #0
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3718      	adds	r7, #24
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}
 8009ef4:	4f54300a 	.word	0x4f54300a

08009ef8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b085      	sub	sp, #20
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
 8009f00:	460b      	mov	r3, r1
 8009f02:	70fb      	strb	r3, [r7, #3]
 8009f04:	4613      	mov	r3, r2
 8009f06:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f0e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009f10:	78fb      	ldrb	r3, [r7, #3]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d107      	bne.n	8009f26 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009f16:	883b      	ldrh	r3, [r7, #0]
 8009f18:	0419      	lsls	r1, r3, #16
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	68ba      	ldr	r2, [r7, #8]
 8009f20:	430a      	orrs	r2, r1
 8009f22:	629a      	str	r2, [r3, #40]	; 0x28
 8009f24:	e028      	b.n	8009f78 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f2c:	0c1b      	lsrs	r3, r3, #16
 8009f2e:	68ba      	ldr	r2, [r7, #8]
 8009f30:	4413      	add	r3, r2
 8009f32:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009f34:	2300      	movs	r3, #0
 8009f36:	73fb      	strb	r3, [r7, #15]
 8009f38:	e00d      	b.n	8009f56 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681a      	ldr	r2, [r3, #0]
 8009f3e:	7bfb      	ldrb	r3, [r7, #15]
 8009f40:	3340      	adds	r3, #64	; 0x40
 8009f42:	009b      	lsls	r3, r3, #2
 8009f44:	4413      	add	r3, r2
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	0c1b      	lsrs	r3, r3, #16
 8009f4a:	68ba      	ldr	r2, [r7, #8]
 8009f4c:	4413      	add	r3, r2
 8009f4e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009f50:	7bfb      	ldrb	r3, [r7, #15]
 8009f52:	3301      	adds	r3, #1
 8009f54:	73fb      	strb	r3, [r7, #15]
 8009f56:	7bfa      	ldrb	r2, [r7, #15]
 8009f58:	78fb      	ldrb	r3, [r7, #3]
 8009f5a:	3b01      	subs	r3, #1
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	d3ec      	bcc.n	8009f3a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009f60:	883b      	ldrh	r3, [r7, #0]
 8009f62:	0418      	lsls	r0, r3, #16
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	6819      	ldr	r1, [r3, #0]
 8009f68:	78fb      	ldrb	r3, [r7, #3]
 8009f6a:	3b01      	subs	r3, #1
 8009f6c:	68ba      	ldr	r2, [r7, #8]
 8009f6e:	4302      	orrs	r2, r0
 8009f70:	3340      	adds	r3, #64	; 0x40
 8009f72:	009b      	lsls	r3, r3, #2
 8009f74:	440b      	add	r3, r1
 8009f76:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009f78:	2300      	movs	r3, #0
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	3714      	adds	r7, #20
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f84:	4770      	bx	lr

08009f86 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009f86:	b480      	push	{r7}
 8009f88:	b083      	sub	sp, #12
 8009f8a:	af00      	add	r7, sp, #0
 8009f8c:	6078      	str	r0, [r7, #4]
 8009f8e:	460b      	mov	r3, r1
 8009f90:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	887a      	ldrh	r2, [r7, #2]
 8009f98:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009f9a:	2300      	movs	r3, #0
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	370c      	adds	r7, #12
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr

08009fa8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b085      	sub	sp, #20
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2201      	movs	r2, #1
 8009fba:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	699b      	ldr	r3, [r3, #24]
 8009fca:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009fda:	f043 0303 	orr.w	r3, r3, #3
 8009fde:	68fa      	ldr	r2, [r7, #12]
 8009fe0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8009fe2:	2300      	movs	r3, #0
}
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	3714      	adds	r7, #20
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr

08009ff0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b083      	sub	sp, #12
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
 8009ff8:	460b      	mov	r3, r1
 8009ffa:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009ffc:	bf00      	nop
 8009ffe:	370c      	adds	r7, #12
 800a000:	46bd      	mov	sp, r7
 800a002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a006:	4770      	bx	lr

0800a008 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800a008:	b480      	push	{r7}
 800a00a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a00c:	4b0d      	ldr	r3, [pc, #52]	; (800a044 <HAL_PWREx_GetVoltageRange+0x3c>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a014:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a018:	d102      	bne.n	800a020 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800a01a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a01e:	e00b      	b.n	800a038 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800a020:	4b08      	ldr	r3, [pc, #32]	; (800a044 <HAL_PWREx_GetVoltageRange+0x3c>)
 800a022:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a02a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a02e:	d102      	bne.n	800a036 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800a030:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a034:	e000      	b.n	800a038 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800a036:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800a038:	4618      	mov	r0, r3
 800a03a:	46bd      	mov	sp, r7
 800a03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a040:	4770      	bx	lr
 800a042:	bf00      	nop
 800a044:	40007000 	.word	0x40007000

0800a048 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a048:	b480      	push	{r7}
 800a04a:	b085      	sub	sp, #20
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d141      	bne.n	800a0da <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a056:	4b4b      	ldr	r3, [pc, #300]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a05e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a062:	d131      	bne.n	800a0c8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a064:	4b47      	ldr	r3, [pc, #284]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a066:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a06a:	4a46      	ldr	r2, [pc, #280]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a06c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a070:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a074:	4b43      	ldr	r3, [pc, #268]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a07c:	4a41      	ldr	r2, [pc, #260]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a07e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a082:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800a084:	4b40      	ldr	r3, [pc, #256]	; (800a188 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	2232      	movs	r2, #50	; 0x32
 800a08a:	fb02 f303 	mul.w	r3, r2, r3
 800a08e:	4a3f      	ldr	r2, [pc, #252]	; (800a18c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a090:	fba2 2303 	umull	r2, r3, r2, r3
 800a094:	0c9b      	lsrs	r3, r3, #18
 800a096:	3301      	adds	r3, #1
 800a098:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a09a:	e002      	b.n	800a0a2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	3b01      	subs	r3, #1
 800a0a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a0a2:	4b38      	ldr	r3, [pc, #224]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a0a4:	695b      	ldr	r3, [r3, #20]
 800a0a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a0aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0ae:	d102      	bne.n	800a0b6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d1f2      	bne.n	800a09c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a0b6:	4b33      	ldr	r3, [pc, #204]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a0b8:	695b      	ldr	r3, [r3, #20]
 800a0ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a0be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0c2:	d158      	bne.n	800a176 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a0c4:	2303      	movs	r3, #3
 800a0c6:	e057      	b.n	800a178 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a0c8:	4b2e      	ldr	r3, [pc, #184]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a0ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a0ce:	4a2d      	ldr	r2, [pc, #180]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a0d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a0d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800a0d8:	e04d      	b.n	800a176 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0e0:	d141      	bne.n	800a166 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a0e2:	4b28      	ldr	r3, [pc, #160]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a0ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0ee:	d131      	bne.n	800a154 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a0f0:	4b24      	ldr	r3, [pc, #144]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a0f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a0f6:	4a23      	ldr	r2, [pc, #140]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a0f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a0fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a100:	4b20      	ldr	r3, [pc, #128]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a108:	4a1e      	ldr	r2, [pc, #120]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a10a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a10e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800a110:	4b1d      	ldr	r3, [pc, #116]	; (800a188 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	2232      	movs	r2, #50	; 0x32
 800a116:	fb02 f303 	mul.w	r3, r2, r3
 800a11a:	4a1c      	ldr	r2, [pc, #112]	; (800a18c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a11c:	fba2 2303 	umull	r2, r3, r2, r3
 800a120:	0c9b      	lsrs	r3, r3, #18
 800a122:	3301      	adds	r3, #1
 800a124:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a126:	e002      	b.n	800a12e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	3b01      	subs	r3, #1
 800a12c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a12e:	4b15      	ldr	r3, [pc, #84]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a130:	695b      	ldr	r3, [r3, #20]
 800a132:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a136:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a13a:	d102      	bne.n	800a142 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d1f2      	bne.n	800a128 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a142:	4b10      	ldr	r3, [pc, #64]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a144:	695b      	ldr	r3, [r3, #20]
 800a146:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a14a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a14e:	d112      	bne.n	800a176 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a150:	2303      	movs	r3, #3
 800a152:	e011      	b.n	800a178 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a154:	4b0b      	ldr	r3, [pc, #44]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a156:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a15a:	4a0a      	ldr	r2, [pc, #40]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a15c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a160:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800a164:	e007      	b.n	800a176 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a166:	4b07      	ldr	r3, [pc, #28]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a16e:	4a05      	ldr	r2, [pc, #20]	; (800a184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a170:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a174:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800a176:	2300      	movs	r3, #0
}
 800a178:	4618      	mov	r0, r3
 800a17a:	3714      	adds	r7, #20
 800a17c:	46bd      	mov	sp, r7
 800a17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a182:	4770      	bx	lr
 800a184:	40007000 	.word	0x40007000
 800a188:	20000010 	.word	0x20000010
 800a18c:	431bde83 	.word	0x431bde83

0800a190 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800a190:	b480      	push	{r7}
 800a192:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800a194:	4b05      	ldr	r3, [pc, #20]	; (800a1ac <HAL_PWREx_EnableVddUSB+0x1c>)
 800a196:	685b      	ldr	r3, [r3, #4]
 800a198:	4a04      	ldr	r2, [pc, #16]	; (800a1ac <HAL_PWREx_EnableVddUSB+0x1c>)
 800a19a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a19e:	6053      	str	r3, [r2, #4]
}
 800a1a0:	bf00      	nop
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a8:	4770      	bx	lr
 800a1aa:	bf00      	nop
 800a1ac:	40007000 	.word	0x40007000

0800a1b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b088      	sub	sp, #32
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d102      	bne.n	800a1c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a1be:	2301      	movs	r3, #1
 800a1c0:	f000 bc08 	b.w	800a9d4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a1c4:	4b96      	ldr	r3, [pc, #600]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a1c6:	689b      	ldr	r3, [r3, #8]
 800a1c8:	f003 030c 	and.w	r3, r3, #12
 800a1cc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a1ce:	4b94      	ldr	r3, [pc, #592]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a1d0:	68db      	ldr	r3, [r3, #12]
 800a1d2:	f003 0303 	and.w	r3, r3, #3
 800a1d6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f003 0310 	and.w	r3, r3, #16
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	f000 80e4 	beq.w	800a3ae <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a1e6:	69bb      	ldr	r3, [r7, #24]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d007      	beq.n	800a1fc <HAL_RCC_OscConfig+0x4c>
 800a1ec:	69bb      	ldr	r3, [r7, #24]
 800a1ee:	2b0c      	cmp	r3, #12
 800a1f0:	f040 808b 	bne.w	800a30a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800a1f4:	697b      	ldr	r3, [r7, #20]
 800a1f6:	2b01      	cmp	r3, #1
 800a1f8:	f040 8087 	bne.w	800a30a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a1fc:	4b88      	ldr	r3, [pc, #544]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f003 0302 	and.w	r3, r3, #2
 800a204:	2b00      	cmp	r3, #0
 800a206:	d005      	beq.n	800a214 <HAL_RCC_OscConfig+0x64>
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	699b      	ldr	r3, [r3, #24]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d101      	bne.n	800a214 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800a210:	2301      	movs	r3, #1
 800a212:	e3df      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6a1a      	ldr	r2, [r3, #32]
 800a218:	4b81      	ldr	r3, [pc, #516]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f003 0308 	and.w	r3, r3, #8
 800a220:	2b00      	cmp	r3, #0
 800a222:	d004      	beq.n	800a22e <HAL_RCC_OscConfig+0x7e>
 800a224:	4b7e      	ldr	r3, [pc, #504]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a22c:	e005      	b.n	800a23a <HAL_RCC_OscConfig+0x8a>
 800a22e:	4b7c      	ldr	r3, [pc, #496]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a230:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a234:	091b      	lsrs	r3, r3, #4
 800a236:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d223      	bcs.n	800a286 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6a1b      	ldr	r3, [r3, #32]
 800a242:	4618      	mov	r0, r3
 800a244:	f000 fdf8 	bl	800ae38 <RCC_SetFlashLatencyFromMSIRange>
 800a248:	4603      	mov	r3, r0
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d001      	beq.n	800a252 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800a24e:	2301      	movs	r3, #1
 800a250:	e3c0      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a252:	4b73      	ldr	r3, [pc, #460]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	4a72      	ldr	r2, [pc, #456]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a258:	f043 0308 	orr.w	r3, r3, #8
 800a25c:	6013      	str	r3, [r2, #0]
 800a25e:	4b70      	ldr	r3, [pc, #448]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	6a1b      	ldr	r3, [r3, #32]
 800a26a:	496d      	ldr	r1, [pc, #436]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a26c:	4313      	orrs	r3, r2
 800a26e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a270:	4b6b      	ldr	r3, [pc, #428]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	69db      	ldr	r3, [r3, #28]
 800a27c:	021b      	lsls	r3, r3, #8
 800a27e:	4968      	ldr	r1, [pc, #416]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a280:	4313      	orrs	r3, r2
 800a282:	604b      	str	r3, [r1, #4]
 800a284:	e025      	b.n	800a2d2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a286:	4b66      	ldr	r3, [pc, #408]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	4a65      	ldr	r2, [pc, #404]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a28c:	f043 0308 	orr.w	r3, r3, #8
 800a290:	6013      	str	r3, [r2, #0]
 800a292:	4b63      	ldr	r3, [pc, #396]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6a1b      	ldr	r3, [r3, #32]
 800a29e:	4960      	ldr	r1, [pc, #384]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a2a0:	4313      	orrs	r3, r2
 800a2a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a2a4:	4b5e      	ldr	r3, [pc, #376]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a2a6:	685b      	ldr	r3, [r3, #4]
 800a2a8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	69db      	ldr	r3, [r3, #28]
 800a2b0:	021b      	lsls	r3, r3, #8
 800a2b2:	495b      	ldr	r1, [pc, #364]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a2b4:	4313      	orrs	r3, r2
 800a2b6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a2b8:	69bb      	ldr	r3, [r7, #24]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d109      	bne.n	800a2d2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6a1b      	ldr	r3, [r3, #32]
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f000 fdb8 	bl	800ae38 <RCC_SetFlashLatencyFromMSIRange>
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d001      	beq.n	800a2d2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	e380      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a2d2:	f000 fcc1 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800a2d6:	4602      	mov	r2, r0
 800a2d8:	4b51      	ldr	r3, [pc, #324]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a2da:	689b      	ldr	r3, [r3, #8]
 800a2dc:	091b      	lsrs	r3, r3, #4
 800a2de:	f003 030f 	and.w	r3, r3, #15
 800a2e2:	4950      	ldr	r1, [pc, #320]	; (800a424 <HAL_RCC_OscConfig+0x274>)
 800a2e4:	5ccb      	ldrb	r3, [r1, r3]
 800a2e6:	f003 031f 	and.w	r3, r3, #31
 800a2ea:	fa22 f303 	lsr.w	r3, r2, r3
 800a2ee:	4a4e      	ldr	r2, [pc, #312]	; (800a428 <HAL_RCC_OscConfig+0x278>)
 800a2f0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800a2f2:	4b4e      	ldr	r3, [pc, #312]	; (800a42c <HAL_RCC_OscConfig+0x27c>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f7fc fb7e 	bl	80069f8 <HAL_InitTick>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800a300:	7bfb      	ldrb	r3, [r7, #15]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d052      	beq.n	800a3ac <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800a306:	7bfb      	ldrb	r3, [r7, #15]
 800a308:	e364      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	699b      	ldr	r3, [r3, #24]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d032      	beq.n	800a378 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a312:	4b43      	ldr	r3, [pc, #268]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	4a42      	ldr	r2, [pc, #264]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a318:	f043 0301 	orr.w	r3, r3, #1
 800a31c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a31e:	f7fc fbbb 	bl	8006a98 <HAL_GetTick>
 800a322:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a324:	e008      	b.n	800a338 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a326:	f7fc fbb7 	bl	8006a98 <HAL_GetTick>
 800a32a:	4602      	mov	r2, r0
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	1ad3      	subs	r3, r2, r3
 800a330:	2b02      	cmp	r3, #2
 800a332:	d901      	bls.n	800a338 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800a334:	2303      	movs	r3, #3
 800a336:	e34d      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a338:	4b39      	ldr	r3, [pc, #228]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f003 0302 	and.w	r3, r3, #2
 800a340:	2b00      	cmp	r3, #0
 800a342:	d0f0      	beq.n	800a326 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a344:	4b36      	ldr	r3, [pc, #216]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	4a35      	ldr	r2, [pc, #212]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a34a:	f043 0308 	orr.w	r3, r3, #8
 800a34e:	6013      	str	r3, [r2, #0]
 800a350:	4b33      	ldr	r3, [pc, #204]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6a1b      	ldr	r3, [r3, #32]
 800a35c:	4930      	ldr	r1, [pc, #192]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a35e:	4313      	orrs	r3, r2
 800a360:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a362:	4b2f      	ldr	r3, [pc, #188]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a364:	685b      	ldr	r3, [r3, #4]
 800a366:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	69db      	ldr	r3, [r3, #28]
 800a36e:	021b      	lsls	r3, r3, #8
 800a370:	492b      	ldr	r1, [pc, #172]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a372:	4313      	orrs	r3, r2
 800a374:	604b      	str	r3, [r1, #4]
 800a376:	e01a      	b.n	800a3ae <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a378:	4b29      	ldr	r3, [pc, #164]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	4a28      	ldr	r2, [pc, #160]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a37e:	f023 0301 	bic.w	r3, r3, #1
 800a382:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a384:	f7fc fb88 	bl	8006a98 <HAL_GetTick>
 800a388:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a38a:	e008      	b.n	800a39e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a38c:	f7fc fb84 	bl	8006a98 <HAL_GetTick>
 800a390:	4602      	mov	r2, r0
 800a392:	693b      	ldr	r3, [r7, #16]
 800a394:	1ad3      	subs	r3, r2, r3
 800a396:	2b02      	cmp	r3, #2
 800a398:	d901      	bls.n	800a39e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800a39a:	2303      	movs	r3, #3
 800a39c:	e31a      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a39e:	4b20      	ldr	r3, [pc, #128]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	f003 0302 	and.w	r3, r3, #2
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d1f0      	bne.n	800a38c <HAL_RCC_OscConfig+0x1dc>
 800a3aa:	e000      	b.n	800a3ae <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a3ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f003 0301 	and.w	r3, r3, #1
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d073      	beq.n	800a4a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800a3ba:	69bb      	ldr	r3, [r7, #24]
 800a3bc:	2b08      	cmp	r3, #8
 800a3be:	d005      	beq.n	800a3cc <HAL_RCC_OscConfig+0x21c>
 800a3c0:	69bb      	ldr	r3, [r7, #24]
 800a3c2:	2b0c      	cmp	r3, #12
 800a3c4:	d10e      	bne.n	800a3e4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800a3c6:	697b      	ldr	r3, [r7, #20]
 800a3c8:	2b03      	cmp	r3, #3
 800a3ca:	d10b      	bne.n	800a3e4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a3cc:	4b14      	ldr	r3, [pc, #80]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d063      	beq.n	800a4a0 <HAL_RCC_OscConfig+0x2f0>
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d15f      	bne.n	800a4a0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	e2f7      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	685b      	ldr	r3, [r3, #4]
 800a3e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a3ec:	d106      	bne.n	800a3fc <HAL_RCC_OscConfig+0x24c>
 800a3ee:	4b0c      	ldr	r3, [pc, #48]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	4a0b      	ldr	r2, [pc, #44]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a3f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a3f8:	6013      	str	r3, [r2, #0]
 800a3fa:	e025      	b.n	800a448 <HAL_RCC_OscConfig+0x298>
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a404:	d114      	bne.n	800a430 <HAL_RCC_OscConfig+0x280>
 800a406:	4b06      	ldr	r3, [pc, #24]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a05      	ldr	r2, [pc, #20]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a40c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a410:	6013      	str	r3, [r2, #0]
 800a412:	4b03      	ldr	r3, [pc, #12]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a02      	ldr	r2, [pc, #8]	; (800a420 <HAL_RCC_OscConfig+0x270>)
 800a418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a41c:	6013      	str	r3, [r2, #0]
 800a41e:	e013      	b.n	800a448 <HAL_RCC_OscConfig+0x298>
 800a420:	40021000 	.word	0x40021000
 800a424:	0801c21c 	.word	0x0801c21c
 800a428:	20000010 	.word	0x20000010
 800a42c:	20000014 	.word	0x20000014
 800a430:	4ba0      	ldr	r3, [pc, #640]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	4a9f      	ldr	r2, [pc, #636]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a436:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a43a:	6013      	str	r3, [r2, #0]
 800a43c:	4b9d      	ldr	r3, [pc, #628]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	4a9c      	ldr	r2, [pc, #624]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a442:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a446:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	685b      	ldr	r3, [r3, #4]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d013      	beq.n	800a478 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a450:	f7fc fb22 	bl	8006a98 <HAL_GetTick>
 800a454:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a456:	e008      	b.n	800a46a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a458:	f7fc fb1e 	bl	8006a98 <HAL_GetTick>
 800a45c:	4602      	mov	r2, r0
 800a45e:	693b      	ldr	r3, [r7, #16]
 800a460:	1ad3      	subs	r3, r2, r3
 800a462:	2b64      	cmp	r3, #100	; 0x64
 800a464:	d901      	bls.n	800a46a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800a466:	2303      	movs	r3, #3
 800a468:	e2b4      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a46a:	4b92      	ldr	r3, [pc, #584]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a472:	2b00      	cmp	r3, #0
 800a474:	d0f0      	beq.n	800a458 <HAL_RCC_OscConfig+0x2a8>
 800a476:	e014      	b.n	800a4a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a478:	f7fc fb0e 	bl	8006a98 <HAL_GetTick>
 800a47c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a47e:	e008      	b.n	800a492 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a480:	f7fc fb0a 	bl	8006a98 <HAL_GetTick>
 800a484:	4602      	mov	r2, r0
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	1ad3      	subs	r3, r2, r3
 800a48a:	2b64      	cmp	r3, #100	; 0x64
 800a48c:	d901      	bls.n	800a492 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800a48e:	2303      	movs	r3, #3
 800a490:	e2a0      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a492:	4b88      	ldr	r3, [pc, #544]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d1f0      	bne.n	800a480 <HAL_RCC_OscConfig+0x2d0>
 800a49e:	e000      	b.n	800a4a2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a4a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	f003 0302 	and.w	r3, r3, #2
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d060      	beq.n	800a570 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a4ae:	69bb      	ldr	r3, [r7, #24]
 800a4b0:	2b04      	cmp	r3, #4
 800a4b2:	d005      	beq.n	800a4c0 <HAL_RCC_OscConfig+0x310>
 800a4b4:	69bb      	ldr	r3, [r7, #24]
 800a4b6:	2b0c      	cmp	r3, #12
 800a4b8:	d119      	bne.n	800a4ee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a4ba:	697b      	ldr	r3, [r7, #20]
 800a4bc:	2b02      	cmp	r3, #2
 800a4be:	d116      	bne.n	800a4ee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a4c0:	4b7c      	ldr	r3, [pc, #496]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d005      	beq.n	800a4d8 <HAL_RCC_OscConfig+0x328>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	68db      	ldr	r3, [r3, #12]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d101      	bne.n	800a4d8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	e27d      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4d8:	4b76      	ldr	r3, [pc, #472]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a4da:	685b      	ldr	r3, [r3, #4]
 800a4dc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	691b      	ldr	r3, [r3, #16]
 800a4e4:	061b      	lsls	r3, r3, #24
 800a4e6:	4973      	ldr	r1, [pc, #460]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a4e8:	4313      	orrs	r3, r2
 800a4ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a4ec:	e040      	b.n	800a570 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	68db      	ldr	r3, [r3, #12]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d023      	beq.n	800a53e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a4f6:	4b6f      	ldr	r3, [pc, #444]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	4a6e      	ldr	r2, [pc, #440]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a4fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a500:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a502:	f7fc fac9 	bl	8006a98 <HAL_GetTick>
 800a506:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a508:	e008      	b.n	800a51c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a50a:	f7fc fac5 	bl	8006a98 <HAL_GetTick>
 800a50e:	4602      	mov	r2, r0
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	1ad3      	subs	r3, r2, r3
 800a514:	2b02      	cmp	r3, #2
 800a516:	d901      	bls.n	800a51c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800a518:	2303      	movs	r3, #3
 800a51a:	e25b      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a51c:	4b65      	ldr	r3, [pc, #404]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a524:	2b00      	cmp	r3, #0
 800a526:	d0f0      	beq.n	800a50a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a528:	4b62      	ldr	r3, [pc, #392]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a52a:	685b      	ldr	r3, [r3, #4]
 800a52c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	691b      	ldr	r3, [r3, #16]
 800a534:	061b      	lsls	r3, r3, #24
 800a536:	495f      	ldr	r1, [pc, #380]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a538:	4313      	orrs	r3, r2
 800a53a:	604b      	str	r3, [r1, #4]
 800a53c:	e018      	b.n	800a570 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a53e:	4b5d      	ldr	r3, [pc, #372]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	4a5c      	ldr	r2, [pc, #368]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a544:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a548:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a54a:	f7fc faa5 	bl	8006a98 <HAL_GetTick>
 800a54e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a550:	e008      	b.n	800a564 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a552:	f7fc faa1 	bl	8006a98 <HAL_GetTick>
 800a556:	4602      	mov	r2, r0
 800a558:	693b      	ldr	r3, [r7, #16]
 800a55a:	1ad3      	subs	r3, r2, r3
 800a55c:	2b02      	cmp	r3, #2
 800a55e:	d901      	bls.n	800a564 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800a560:	2303      	movs	r3, #3
 800a562:	e237      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a564:	4b53      	ldr	r3, [pc, #332]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d1f0      	bne.n	800a552 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f003 0308 	and.w	r3, r3, #8
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d03c      	beq.n	800a5f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	695b      	ldr	r3, [r3, #20]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d01c      	beq.n	800a5be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a584:	4b4b      	ldr	r3, [pc, #300]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a586:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a58a:	4a4a      	ldr	r2, [pc, #296]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a58c:	f043 0301 	orr.w	r3, r3, #1
 800a590:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a594:	f7fc fa80 	bl	8006a98 <HAL_GetTick>
 800a598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a59a:	e008      	b.n	800a5ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a59c:	f7fc fa7c 	bl	8006a98 <HAL_GetTick>
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	1ad3      	subs	r3, r2, r3
 800a5a6:	2b02      	cmp	r3, #2
 800a5a8:	d901      	bls.n	800a5ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800a5aa:	2303      	movs	r3, #3
 800a5ac:	e212      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a5ae:	4b41      	ldr	r3, [pc, #260]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a5b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a5b4:	f003 0302 	and.w	r3, r3, #2
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d0ef      	beq.n	800a59c <HAL_RCC_OscConfig+0x3ec>
 800a5bc:	e01b      	b.n	800a5f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a5be:	4b3d      	ldr	r3, [pc, #244]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a5c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a5c4:	4a3b      	ldr	r2, [pc, #236]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a5c6:	f023 0301 	bic.w	r3, r3, #1
 800a5ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a5ce:	f7fc fa63 	bl	8006a98 <HAL_GetTick>
 800a5d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a5d4:	e008      	b.n	800a5e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a5d6:	f7fc fa5f 	bl	8006a98 <HAL_GetTick>
 800a5da:	4602      	mov	r2, r0
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	1ad3      	subs	r3, r2, r3
 800a5e0:	2b02      	cmp	r3, #2
 800a5e2:	d901      	bls.n	800a5e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800a5e4:	2303      	movs	r3, #3
 800a5e6:	e1f5      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a5e8:	4b32      	ldr	r3, [pc, #200]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a5ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a5ee:	f003 0302 	and.w	r3, r3, #2
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d1ef      	bne.n	800a5d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	f003 0304 	and.w	r3, r3, #4
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	f000 80a6 	beq.w	800a750 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a604:	2300      	movs	r3, #0
 800a606:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a608:	4b2a      	ldr	r3, [pc, #168]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a60a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a60c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a610:	2b00      	cmp	r3, #0
 800a612:	d10d      	bne.n	800a630 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a614:	4b27      	ldr	r3, [pc, #156]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a618:	4a26      	ldr	r2, [pc, #152]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a61a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a61e:	6593      	str	r3, [r2, #88]	; 0x58
 800a620:	4b24      	ldr	r3, [pc, #144]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a624:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a628:	60bb      	str	r3, [r7, #8]
 800a62a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a62c:	2301      	movs	r3, #1
 800a62e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a630:	4b21      	ldr	r3, [pc, #132]	; (800a6b8 <HAL_RCC_OscConfig+0x508>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d118      	bne.n	800a66e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a63c:	4b1e      	ldr	r3, [pc, #120]	; (800a6b8 <HAL_RCC_OscConfig+0x508>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	4a1d      	ldr	r2, [pc, #116]	; (800a6b8 <HAL_RCC_OscConfig+0x508>)
 800a642:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a646:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a648:	f7fc fa26 	bl	8006a98 <HAL_GetTick>
 800a64c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a64e:	e008      	b.n	800a662 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a650:	f7fc fa22 	bl	8006a98 <HAL_GetTick>
 800a654:	4602      	mov	r2, r0
 800a656:	693b      	ldr	r3, [r7, #16]
 800a658:	1ad3      	subs	r3, r2, r3
 800a65a:	2b02      	cmp	r3, #2
 800a65c:	d901      	bls.n	800a662 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800a65e:	2303      	movs	r3, #3
 800a660:	e1b8      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a662:	4b15      	ldr	r3, [pc, #84]	; (800a6b8 <HAL_RCC_OscConfig+0x508>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d0f0      	beq.n	800a650 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	689b      	ldr	r3, [r3, #8]
 800a672:	2b01      	cmp	r3, #1
 800a674:	d108      	bne.n	800a688 <HAL_RCC_OscConfig+0x4d8>
 800a676:	4b0f      	ldr	r3, [pc, #60]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a678:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a67c:	4a0d      	ldr	r2, [pc, #52]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a67e:	f043 0301 	orr.w	r3, r3, #1
 800a682:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a686:	e029      	b.n	800a6dc <HAL_RCC_OscConfig+0x52c>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	689b      	ldr	r3, [r3, #8]
 800a68c:	2b05      	cmp	r3, #5
 800a68e:	d115      	bne.n	800a6bc <HAL_RCC_OscConfig+0x50c>
 800a690:	4b08      	ldr	r3, [pc, #32]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a696:	4a07      	ldr	r2, [pc, #28]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a698:	f043 0304 	orr.w	r3, r3, #4
 800a69c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a6a0:	4b04      	ldr	r3, [pc, #16]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a6a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6a6:	4a03      	ldr	r2, [pc, #12]	; (800a6b4 <HAL_RCC_OscConfig+0x504>)
 800a6a8:	f043 0301 	orr.w	r3, r3, #1
 800a6ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a6b0:	e014      	b.n	800a6dc <HAL_RCC_OscConfig+0x52c>
 800a6b2:	bf00      	nop
 800a6b4:	40021000 	.word	0x40021000
 800a6b8:	40007000 	.word	0x40007000
 800a6bc:	4b9d      	ldr	r3, [pc, #628]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a6be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6c2:	4a9c      	ldr	r2, [pc, #624]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a6c4:	f023 0301 	bic.w	r3, r3, #1
 800a6c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a6cc:	4b99      	ldr	r3, [pc, #612]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a6ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6d2:	4a98      	ldr	r2, [pc, #608]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a6d4:	f023 0304 	bic.w	r3, r3, #4
 800a6d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	689b      	ldr	r3, [r3, #8]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d016      	beq.n	800a712 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6e4:	f7fc f9d8 	bl	8006a98 <HAL_GetTick>
 800a6e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a6ea:	e00a      	b.n	800a702 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a6ec:	f7fc f9d4 	bl	8006a98 <HAL_GetTick>
 800a6f0:	4602      	mov	r2, r0
 800a6f2:	693b      	ldr	r3, [r7, #16]
 800a6f4:	1ad3      	subs	r3, r2, r3
 800a6f6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a6fa:	4293      	cmp	r3, r2
 800a6fc:	d901      	bls.n	800a702 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800a6fe:	2303      	movs	r3, #3
 800a700:	e168      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a702:	4b8c      	ldr	r3, [pc, #560]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a708:	f003 0302 	and.w	r3, r3, #2
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d0ed      	beq.n	800a6ec <HAL_RCC_OscConfig+0x53c>
 800a710:	e015      	b.n	800a73e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a712:	f7fc f9c1 	bl	8006a98 <HAL_GetTick>
 800a716:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a718:	e00a      	b.n	800a730 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a71a:	f7fc f9bd 	bl	8006a98 <HAL_GetTick>
 800a71e:	4602      	mov	r2, r0
 800a720:	693b      	ldr	r3, [r7, #16]
 800a722:	1ad3      	subs	r3, r2, r3
 800a724:	f241 3288 	movw	r2, #5000	; 0x1388
 800a728:	4293      	cmp	r3, r2
 800a72a:	d901      	bls.n	800a730 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800a72c:	2303      	movs	r3, #3
 800a72e:	e151      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a730:	4b80      	ldr	r3, [pc, #512]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a732:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a736:	f003 0302 	and.w	r3, r3, #2
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d1ed      	bne.n	800a71a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a73e:	7ffb      	ldrb	r3, [r7, #31]
 800a740:	2b01      	cmp	r3, #1
 800a742:	d105      	bne.n	800a750 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a744:	4b7b      	ldr	r3, [pc, #492]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a748:	4a7a      	ldr	r2, [pc, #488]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a74a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a74e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	f003 0320 	and.w	r3, r3, #32
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d03c      	beq.n	800a7d6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a760:	2b00      	cmp	r3, #0
 800a762:	d01c      	beq.n	800a79e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a764:	4b73      	ldr	r3, [pc, #460]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a766:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a76a:	4a72      	ldr	r2, [pc, #456]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a76c:	f043 0301 	orr.w	r3, r3, #1
 800a770:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a774:	f7fc f990 	bl	8006a98 <HAL_GetTick>
 800a778:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a77a:	e008      	b.n	800a78e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a77c:	f7fc f98c 	bl	8006a98 <HAL_GetTick>
 800a780:	4602      	mov	r2, r0
 800a782:	693b      	ldr	r3, [r7, #16]
 800a784:	1ad3      	subs	r3, r2, r3
 800a786:	2b02      	cmp	r3, #2
 800a788:	d901      	bls.n	800a78e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800a78a:	2303      	movs	r3, #3
 800a78c:	e122      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a78e:	4b69      	ldr	r3, [pc, #420]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a790:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a794:	f003 0302 	and.w	r3, r3, #2
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d0ef      	beq.n	800a77c <HAL_RCC_OscConfig+0x5cc>
 800a79c:	e01b      	b.n	800a7d6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a79e:	4b65      	ldr	r3, [pc, #404]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a7a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a7a4:	4a63      	ldr	r2, [pc, #396]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a7a6:	f023 0301 	bic.w	r3, r3, #1
 800a7aa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7ae:	f7fc f973 	bl	8006a98 <HAL_GetTick>
 800a7b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a7b4:	e008      	b.n	800a7c8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a7b6:	f7fc f96f 	bl	8006a98 <HAL_GetTick>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	1ad3      	subs	r3, r2, r3
 800a7c0:	2b02      	cmp	r3, #2
 800a7c2:	d901      	bls.n	800a7c8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800a7c4:	2303      	movs	r3, #3
 800a7c6:	e105      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a7c8:	4b5a      	ldr	r3, [pc, #360]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a7ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a7ce:	f003 0302 	and.w	r3, r3, #2
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d1ef      	bne.n	800a7b6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	f000 80f9 	beq.w	800a9d2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7e4:	2b02      	cmp	r3, #2
 800a7e6:	f040 80cf 	bne.w	800a988 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a7ea:	4b52      	ldr	r3, [pc, #328]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	f003 0203 	and.w	r2, r3, #3
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	d12c      	bne.n	800a858 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a7fe:	697b      	ldr	r3, [r7, #20]
 800a800:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a808:	3b01      	subs	r3, #1
 800a80a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a80c:	429a      	cmp	r2, r3
 800a80e:	d123      	bne.n	800a858 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a81a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d11b      	bne.n	800a858 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a820:	697b      	ldr	r3, [r7, #20]
 800a822:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a82a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a82c:	429a      	cmp	r2, r3
 800a82e:	d113      	bne.n	800a858 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a830:	697b      	ldr	r3, [r7, #20]
 800a832:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a83a:	085b      	lsrs	r3, r3, #1
 800a83c:	3b01      	subs	r3, #1
 800a83e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a840:	429a      	cmp	r2, r3
 800a842:	d109      	bne.n	800a858 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a844:	697b      	ldr	r3, [r7, #20]
 800a846:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a84e:	085b      	lsrs	r3, r3, #1
 800a850:	3b01      	subs	r3, #1
 800a852:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a854:	429a      	cmp	r2, r3
 800a856:	d071      	beq.n	800a93c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a858:	69bb      	ldr	r3, [r7, #24]
 800a85a:	2b0c      	cmp	r3, #12
 800a85c:	d068      	beq.n	800a930 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a85e:	4b35      	ldr	r3, [pc, #212]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a866:	2b00      	cmp	r3, #0
 800a868:	d105      	bne.n	800a876 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800a86a:	4b32      	ldr	r3, [pc, #200]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a872:	2b00      	cmp	r3, #0
 800a874:	d001      	beq.n	800a87a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800a876:	2301      	movs	r3, #1
 800a878:	e0ac      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a87a:	4b2e      	ldr	r3, [pc, #184]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	4a2d      	ldr	r2, [pc, #180]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a880:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a884:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a886:	f7fc f907 	bl	8006a98 <HAL_GetTick>
 800a88a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a88c:	e008      	b.n	800a8a0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a88e:	f7fc f903 	bl	8006a98 <HAL_GetTick>
 800a892:	4602      	mov	r2, r0
 800a894:	693b      	ldr	r3, [r7, #16]
 800a896:	1ad3      	subs	r3, r2, r3
 800a898:	2b02      	cmp	r3, #2
 800a89a:	d901      	bls.n	800a8a0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800a89c:	2303      	movs	r3, #3
 800a89e:	e099      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a8a0:	4b24      	ldr	r3, [pc, #144]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d1f0      	bne.n	800a88e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a8ac:	4b21      	ldr	r3, [pc, #132]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a8ae:	68da      	ldr	r2, [r3, #12]
 800a8b0:	4b21      	ldr	r3, [pc, #132]	; (800a938 <HAL_RCC_OscConfig+0x788>)
 800a8b2:	4013      	ands	r3, r2
 800a8b4:	687a      	ldr	r2, [r7, #4]
 800a8b6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800a8b8:	687a      	ldr	r2, [r7, #4]
 800a8ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a8bc:	3a01      	subs	r2, #1
 800a8be:	0112      	lsls	r2, r2, #4
 800a8c0:	4311      	orrs	r1, r2
 800a8c2:	687a      	ldr	r2, [r7, #4]
 800a8c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a8c6:	0212      	lsls	r2, r2, #8
 800a8c8:	4311      	orrs	r1, r2
 800a8ca:	687a      	ldr	r2, [r7, #4]
 800a8cc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a8ce:	0852      	lsrs	r2, r2, #1
 800a8d0:	3a01      	subs	r2, #1
 800a8d2:	0552      	lsls	r2, r2, #21
 800a8d4:	4311      	orrs	r1, r2
 800a8d6:	687a      	ldr	r2, [r7, #4]
 800a8d8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a8da:	0852      	lsrs	r2, r2, #1
 800a8dc:	3a01      	subs	r2, #1
 800a8de:	0652      	lsls	r2, r2, #25
 800a8e0:	4311      	orrs	r1, r2
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a8e6:	06d2      	lsls	r2, r2, #27
 800a8e8:	430a      	orrs	r2, r1
 800a8ea:	4912      	ldr	r1, [pc, #72]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a8f0:	4b10      	ldr	r3, [pc, #64]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	4a0f      	ldr	r2, [pc, #60]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a8f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a8fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a8fc:	4b0d      	ldr	r3, [pc, #52]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a8fe:	68db      	ldr	r3, [r3, #12]
 800a900:	4a0c      	ldr	r2, [pc, #48]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a902:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a906:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a908:	f7fc f8c6 	bl	8006a98 <HAL_GetTick>
 800a90c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a90e:	e008      	b.n	800a922 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a910:	f7fc f8c2 	bl	8006a98 <HAL_GetTick>
 800a914:	4602      	mov	r2, r0
 800a916:	693b      	ldr	r3, [r7, #16]
 800a918:	1ad3      	subs	r3, r2, r3
 800a91a:	2b02      	cmp	r3, #2
 800a91c:	d901      	bls.n	800a922 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800a91e:	2303      	movs	r3, #3
 800a920:	e058      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a922:	4b04      	ldr	r3, [pc, #16]	; (800a934 <HAL_RCC_OscConfig+0x784>)
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d0f0      	beq.n	800a910 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a92e:	e050      	b.n	800a9d2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a930:	2301      	movs	r3, #1
 800a932:	e04f      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
 800a934:	40021000 	.word	0x40021000
 800a938:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a93c:	4b27      	ldr	r3, [pc, #156]	; (800a9dc <HAL_RCC_OscConfig+0x82c>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a944:	2b00      	cmp	r3, #0
 800a946:	d144      	bne.n	800a9d2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a948:	4b24      	ldr	r3, [pc, #144]	; (800a9dc <HAL_RCC_OscConfig+0x82c>)
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	4a23      	ldr	r2, [pc, #140]	; (800a9dc <HAL_RCC_OscConfig+0x82c>)
 800a94e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a952:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a954:	4b21      	ldr	r3, [pc, #132]	; (800a9dc <HAL_RCC_OscConfig+0x82c>)
 800a956:	68db      	ldr	r3, [r3, #12]
 800a958:	4a20      	ldr	r2, [pc, #128]	; (800a9dc <HAL_RCC_OscConfig+0x82c>)
 800a95a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a95e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a960:	f7fc f89a 	bl	8006a98 <HAL_GetTick>
 800a964:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a966:	e008      	b.n	800a97a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a968:	f7fc f896 	bl	8006a98 <HAL_GetTick>
 800a96c:	4602      	mov	r2, r0
 800a96e:	693b      	ldr	r3, [r7, #16]
 800a970:	1ad3      	subs	r3, r2, r3
 800a972:	2b02      	cmp	r3, #2
 800a974:	d901      	bls.n	800a97a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800a976:	2303      	movs	r3, #3
 800a978:	e02c      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a97a:	4b18      	ldr	r3, [pc, #96]	; (800a9dc <HAL_RCC_OscConfig+0x82c>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a982:	2b00      	cmp	r3, #0
 800a984:	d0f0      	beq.n	800a968 <HAL_RCC_OscConfig+0x7b8>
 800a986:	e024      	b.n	800a9d2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a988:	69bb      	ldr	r3, [r7, #24]
 800a98a:	2b0c      	cmp	r3, #12
 800a98c:	d01f      	beq.n	800a9ce <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a98e:	4b13      	ldr	r3, [pc, #76]	; (800a9dc <HAL_RCC_OscConfig+0x82c>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4a12      	ldr	r2, [pc, #72]	; (800a9dc <HAL_RCC_OscConfig+0x82c>)
 800a994:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a998:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a99a:	f7fc f87d 	bl	8006a98 <HAL_GetTick>
 800a99e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a9a0:	e008      	b.n	800a9b4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9a2:	f7fc f879 	bl	8006a98 <HAL_GetTick>
 800a9a6:	4602      	mov	r2, r0
 800a9a8:	693b      	ldr	r3, [r7, #16]
 800a9aa:	1ad3      	subs	r3, r2, r3
 800a9ac:	2b02      	cmp	r3, #2
 800a9ae:	d901      	bls.n	800a9b4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800a9b0:	2303      	movs	r3, #3
 800a9b2:	e00f      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a9b4:	4b09      	ldr	r3, [pc, #36]	; (800a9dc <HAL_RCC_OscConfig+0x82c>)
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d1f0      	bne.n	800a9a2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a9c0:	4b06      	ldr	r3, [pc, #24]	; (800a9dc <HAL_RCC_OscConfig+0x82c>)
 800a9c2:	68da      	ldr	r2, [r3, #12]
 800a9c4:	4905      	ldr	r1, [pc, #20]	; (800a9dc <HAL_RCC_OscConfig+0x82c>)
 800a9c6:	4b06      	ldr	r3, [pc, #24]	; (800a9e0 <HAL_RCC_OscConfig+0x830>)
 800a9c8:	4013      	ands	r3, r2
 800a9ca:	60cb      	str	r3, [r1, #12]
 800a9cc:	e001      	b.n	800a9d2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	e000      	b.n	800a9d4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800a9d2:	2300      	movs	r3, #0
}
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	3720      	adds	r7, #32
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}
 800a9dc:	40021000 	.word	0x40021000
 800a9e0:	feeefffc 	.word	0xfeeefffc

0800a9e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b086      	sub	sp, #24
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
 800a9ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d101      	bne.n	800a9fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	e11d      	b.n	800ac38 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a9fc:	4b90      	ldr	r3, [pc, #576]	; (800ac40 <HAL_RCC_ClockConfig+0x25c>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	f003 030f 	and.w	r3, r3, #15
 800aa04:	683a      	ldr	r2, [r7, #0]
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d910      	bls.n	800aa2c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aa0a:	4b8d      	ldr	r3, [pc, #564]	; (800ac40 <HAL_RCC_ClockConfig+0x25c>)
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	f023 020f 	bic.w	r2, r3, #15
 800aa12:	498b      	ldr	r1, [pc, #556]	; (800ac40 <HAL_RCC_ClockConfig+0x25c>)
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	4313      	orrs	r3, r2
 800aa18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aa1a:	4b89      	ldr	r3, [pc, #548]	; (800ac40 <HAL_RCC_ClockConfig+0x25c>)
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	f003 030f 	and.w	r3, r3, #15
 800aa22:	683a      	ldr	r2, [r7, #0]
 800aa24:	429a      	cmp	r2, r3
 800aa26:	d001      	beq.n	800aa2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	e105      	b.n	800ac38 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f003 0302 	and.w	r3, r3, #2
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d010      	beq.n	800aa5a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	689a      	ldr	r2, [r3, #8]
 800aa3c:	4b81      	ldr	r3, [pc, #516]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800aa3e:	689b      	ldr	r3, [r3, #8]
 800aa40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d908      	bls.n	800aa5a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aa48:	4b7e      	ldr	r3, [pc, #504]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800aa4a:	689b      	ldr	r3, [r3, #8]
 800aa4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	689b      	ldr	r3, [r3, #8]
 800aa54:	497b      	ldr	r1, [pc, #492]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800aa56:	4313      	orrs	r3, r2
 800aa58:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f003 0301 	and.w	r3, r3, #1
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d079      	beq.n	800ab5a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	685b      	ldr	r3, [r3, #4]
 800aa6a:	2b03      	cmp	r3, #3
 800aa6c:	d11e      	bne.n	800aaac <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa6e:	4b75      	ldr	r3, [pc, #468]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d101      	bne.n	800aa7e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	e0dc      	b.n	800ac38 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800aa7e:	f000 fa35 	bl	800aeec <RCC_GetSysClockFreqFromPLLSource>
 800aa82:	4603      	mov	r3, r0
 800aa84:	4a70      	ldr	r2, [pc, #448]	; (800ac48 <HAL_RCC_ClockConfig+0x264>)
 800aa86:	4293      	cmp	r3, r2
 800aa88:	d946      	bls.n	800ab18 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800aa8a:	4b6e      	ldr	r3, [pc, #440]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800aa8c:	689b      	ldr	r3, [r3, #8]
 800aa8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d140      	bne.n	800ab18 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800aa96:	4b6b      	ldr	r3, [pc, #428]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800aa98:	689b      	ldr	r3, [r3, #8]
 800aa9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aa9e:	4a69      	ldr	r2, [pc, #420]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800aaa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aaa4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800aaa6:	2380      	movs	r3, #128	; 0x80
 800aaa8:	617b      	str	r3, [r7, #20]
 800aaaa:	e035      	b.n	800ab18 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	685b      	ldr	r3, [r3, #4]
 800aab0:	2b02      	cmp	r3, #2
 800aab2:	d107      	bne.n	800aac4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aab4:	4b63      	ldr	r3, [pc, #396]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d115      	bne.n	800aaec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800aac0:	2301      	movs	r3, #1
 800aac2:	e0b9      	b.n	800ac38 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	685b      	ldr	r3, [r3, #4]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d107      	bne.n	800aadc <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800aacc:	4b5d      	ldr	r3, [pc, #372]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	f003 0302 	and.w	r3, r3, #2
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d109      	bne.n	800aaec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800aad8:	2301      	movs	r3, #1
 800aada:	e0ad      	b.n	800ac38 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800aadc:	4b59      	ldr	r3, [pc, #356]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d101      	bne.n	800aaec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800aae8:	2301      	movs	r3, #1
 800aaea:	e0a5      	b.n	800ac38 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800aaec:	f000 f8b4 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	4a55      	ldr	r2, [pc, #340]	; (800ac48 <HAL_RCC_ClockConfig+0x264>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d90f      	bls.n	800ab18 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800aaf8:	4b52      	ldr	r3, [pc, #328]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800aafa:	689b      	ldr	r3, [r3, #8]
 800aafc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d109      	bne.n	800ab18 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ab04:	4b4f      	ldr	r3, [pc, #316]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800ab06:	689b      	ldr	r3, [r3, #8]
 800ab08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ab0c:	4a4d      	ldr	r2, [pc, #308]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800ab0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab12:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800ab14:	2380      	movs	r3, #128	; 0x80
 800ab16:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ab18:	4b4a      	ldr	r3, [pc, #296]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800ab1a:	689b      	ldr	r3, [r3, #8]
 800ab1c:	f023 0203 	bic.w	r2, r3, #3
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	685b      	ldr	r3, [r3, #4]
 800ab24:	4947      	ldr	r1, [pc, #284]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800ab26:	4313      	orrs	r3, r2
 800ab28:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ab2a:	f7fb ffb5 	bl	8006a98 <HAL_GetTick>
 800ab2e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab30:	e00a      	b.n	800ab48 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ab32:	f7fb ffb1 	bl	8006a98 <HAL_GetTick>
 800ab36:	4602      	mov	r2, r0
 800ab38:	693b      	ldr	r3, [r7, #16]
 800ab3a:	1ad3      	subs	r3, r2, r3
 800ab3c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab40:	4293      	cmp	r3, r2
 800ab42:	d901      	bls.n	800ab48 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800ab44:	2303      	movs	r3, #3
 800ab46:	e077      	b.n	800ac38 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab48:	4b3e      	ldr	r3, [pc, #248]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800ab4a:	689b      	ldr	r3, [r3, #8]
 800ab4c:	f003 020c 	and.w	r2, r3, #12
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	685b      	ldr	r3, [r3, #4]
 800ab54:	009b      	lsls	r3, r3, #2
 800ab56:	429a      	cmp	r2, r3
 800ab58:	d1eb      	bne.n	800ab32 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800ab5a:	697b      	ldr	r3, [r7, #20]
 800ab5c:	2b80      	cmp	r3, #128	; 0x80
 800ab5e:	d105      	bne.n	800ab6c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800ab60:	4b38      	ldr	r3, [pc, #224]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800ab62:	689b      	ldr	r3, [r3, #8]
 800ab64:	4a37      	ldr	r2, [pc, #220]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800ab66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ab6a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f003 0302 	and.w	r3, r3, #2
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d010      	beq.n	800ab9a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	689a      	ldr	r2, [r3, #8]
 800ab7c:	4b31      	ldr	r3, [pc, #196]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800ab7e:	689b      	ldr	r3, [r3, #8]
 800ab80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d208      	bcs.n	800ab9a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ab88:	4b2e      	ldr	r3, [pc, #184]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800ab8a:	689b      	ldr	r3, [r3, #8]
 800ab8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	689b      	ldr	r3, [r3, #8]
 800ab94:	492b      	ldr	r1, [pc, #172]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800ab96:	4313      	orrs	r3, r2
 800ab98:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ab9a:	4b29      	ldr	r3, [pc, #164]	; (800ac40 <HAL_RCC_ClockConfig+0x25c>)
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f003 030f 	and.w	r3, r3, #15
 800aba2:	683a      	ldr	r2, [r7, #0]
 800aba4:	429a      	cmp	r2, r3
 800aba6:	d210      	bcs.n	800abca <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aba8:	4b25      	ldr	r3, [pc, #148]	; (800ac40 <HAL_RCC_ClockConfig+0x25c>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f023 020f 	bic.w	r2, r3, #15
 800abb0:	4923      	ldr	r1, [pc, #140]	; (800ac40 <HAL_RCC_ClockConfig+0x25c>)
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	4313      	orrs	r3, r2
 800abb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800abb8:	4b21      	ldr	r3, [pc, #132]	; (800ac40 <HAL_RCC_ClockConfig+0x25c>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f003 030f 	and.w	r3, r3, #15
 800abc0:	683a      	ldr	r2, [r7, #0]
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d001      	beq.n	800abca <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800abc6:	2301      	movs	r3, #1
 800abc8:	e036      	b.n	800ac38 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f003 0304 	and.w	r3, r3, #4
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d008      	beq.n	800abe8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800abd6:	4b1b      	ldr	r3, [pc, #108]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800abd8:	689b      	ldr	r3, [r3, #8]
 800abda:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	68db      	ldr	r3, [r3, #12]
 800abe2:	4918      	ldr	r1, [pc, #96]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800abe4:	4313      	orrs	r3, r2
 800abe6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	f003 0308 	and.w	r3, r3, #8
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d009      	beq.n	800ac08 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800abf4:	4b13      	ldr	r3, [pc, #76]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800abf6:	689b      	ldr	r3, [r3, #8]
 800abf8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	691b      	ldr	r3, [r3, #16]
 800ac00:	00db      	lsls	r3, r3, #3
 800ac02:	4910      	ldr	r1, [pc, #64]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800ac04:	4313      	orrs	r3, r2
 800ac06:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ac08:	f000 f826 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800ac0c:	4602      	mov	r2, r0
 800ac0e:	4b0d      	ldr	r3, [pc, #52]	; (800ac44 <HAL_RCC_ClockConfig+0x260>)
 800ac10:	689b      	ldr	r3, [r3, #8]
 800ac12:	091b      	lsrs	r3, r3, #4
 800ac14:	f003 030f 	and.w	r3, r3, #15
 800ac18:	490c      	ldr	r1, [pc, #48]	; (800ac4c <HAL_RCC_ClockConfig+0x268>)
 800ac1a:	5ccb      	ldrb	r3, [r1, r3]
 800ac1c:	f003 031f 	and.w	r3, r3, #31
 800ac20:	fa22 f303 	lsr.w	r3, r2, r3
 800ac24:	4a0a      	ldr	r2, [pc, #40]	; (800ac50 <HAL_RCC_ClockConfig+0x26c>)
 800ac26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800ac28:	4b0a      	ldr	r3, [pc, #40]	; (800ac54 <HAL_RCC_ClockConfig+0x270>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	f7fb fee3 	bl	80069f8 <HAL_InitTick>
 800ac32:	4603      	mov	r3, r0
 800ac34:	73fb      	strb	r3, [r7, #15]

  return status;
 800ac36:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac38:	4618      	mov	r0, r3
 800ac3a:	3718      	adds	r7, #24
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bd80      	pop	{r7, pc}
 800ac40:	40022000 	.word	0x40022000
 800ac44:	40021000 	.word	0x40021000
 800ac48:	04c4b400 	.word	0x04c4b400
 800ac4c:	0801c21c 	.word	0x0801c21c
 800ac50:	20000010 	.word	0x20000010
 800ac54:	20000014 	.word	0x20000014

0800ac58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b089      	sub	sp, #36	; 0x24
 800ac5c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	61fb      	str	r3, [r7, #28]
 800ac62:	2300      	movs	r3, #0
 800ac64:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ac66:	4b3e      	ldr	r3, [pc, #248]	; (800ad60 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac68:	689b      	ldr	r3, [r3, #8]
 800ac6a:	f003 030c 	and.w	r3, r3, #12
 800ac6e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ac70:	4b3b      	ldr	r3, [pc, #236]	; (800ad60 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac72:	68db      	ldr	r3, [r3, #12]
 800ac74:	f003 0303 	and.w	r3, r3, #3
 800ac78:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d005      	beq.n	800ac8c <HAL_RCC_GetSysClockFreq+0x34>
 800ac80:	693b      	ldr	r3, [r7, #16]
 800ac82:	2b0c      	cmp	r3, #12
 800ac84:	d121      	bne.n	800acca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	2b01      	cmp	r3, #1
 800ac8a:	d11e      	bne.n	800acca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800ac8c:	4b34      	ldr	r3, [pc, #208]	; (800ad60 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f003 0308 	and.w	r3, r3, #8
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d107      	bne.n	800aca8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800ac98:	4b31      	ldr	r3, [pc, #196]	; (800ad60 <HAL_RCC_GetSysClockFreq+0x108>)
 800ac9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac9e:	0a1b      	lsrs	r3, r3, #8
 800aca0:	f003 030f 	and.w	r3, r3, #15
 800aca4:	61fb      	str	r3, [r7, #28]
 800aca6:	e005      	b.n	800acb4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800aca8:	4b2d      	ldr	r3, [pc, #180]	; (800ad60 <HAL_RCC_GetSysClockFreq+0x108>)
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	091b      	lsrs	r3, r3, #4
 800acae:	f003 030f 	and.w	r3, r3, #15
 800acb2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800acb4:	4a2b      	ldr	r2, [pc, #172]	; (800ad64 <HAL_RCC_GetSysClockFreq+0x10c>)
 800acb6:	69fb      	ldr	r3, [r7, #28]
 800acb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800acbc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800acbe:	693b      	ldr	r3, [r7, #16]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d10d      	bne.n	800ace0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800acc4:	69fb      	ldr	r3, [r7, #28]
 800acc6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800acc8:	e00a      	b.n	800ace0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	2b04      	cmp	r3, #4
 800acce:	d102      	bne.n	800acd6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800acd0:	4b25      	ldr	r3, [pc, #148]	; (800ad68 <HAL_RCC_GetSysClockFreq+0x110>)
 800acd2:	61bb      	str	r3, [r7, #24]
 800acd4:	e004      	b.n	800ace0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800acd6:	693b      	ldr	r3, [r7, #16]
 800acd8:	2b08      	cmp	r3, #8
 800acda:	d101      	bne.n	800ace0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800acdc:	4b23      	ldr	r3, [pc, #140]	; (800ad6c <HAL_RCC_GetSysClockFreq+0x114>)
 800acde:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	2b0c      	cmp	r3, #12
 800ace4:	d134      	bne.n	800ad50 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ace6:	4b1e      	ldr	r3, [pc, #120]	; (800ad60 <HAL_RCC_GetSysClockFreq+0x108>)
 800ace8:	68db      	ldr	r3, [r3, #12]
 800acea:	f003 0303 	and.w	r3, r3, #3
 800acee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	2b02      	cmp	r3, #2
 800acf4:	d003      	beq.n	800acfe <HAL_RCC_GetSysClockFreq+0xa6>
 800acf6:	68bb      	ldr	r3, [r7, #8]
 800acf8:	2b03      	cmp	r3, #3
 800acfa:	d003      	beq.n	800ad04 <HAL_RCC_GetSysClockFreq+0xac>
 800acfc:	e005      	b.n	800ad0a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800acfe:	4b1a      	ldr	r3, [pc, #104]	; (800ad68 <HAL_RCC_GetSysClockFreq+0x110>)
 800ad00:	617b      	str	r3, [r7, #20]
      break;
 800ad02:	e005      	b.n	800ad10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800ad04:	4b19      	ldr	r3, [pc, #100]	; (800ad6c <HAL_RCC_GetSysClockFreq+0x114>)
 800ad06:	617b      	str	r3, [r7, #20]
      break;
 800ad08:	e002      	b.n	800ad10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800ad0a:	69fb      	ldr	r3, [r7, #28]
 800ad0c:	617b      	str	r3, [r7, #20]
      break;
 800ad0e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ad10:	4b13      	ldr	r3, [pc, #76]	; (800ad60 <HAL_RCC_GetSysClockFreq+0x108>)
 800ad12:	68db      	ldr	r3, [r3, #12]
 800ad14:	091b      	lsrs	r3, r3, #4
 800ad16:	f003 030f 	and.w	r3, r3, #15
 800ad1a:	3301      	adds	r3, #1
 800ad1c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800ad1e:	4b10      	ldr	r3, [pc, #64]	; (800ad60 <HAL_RCC_GetSysClockFreq+0x108>)
 800ad20:	68db      	ldr	r3, [r3, #12]
 800ad22:	0a1b      	lsrs	r3, r3, #8
 800ad24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad28:	697a      	ldr	r2, [r7, #20]
 800ad2a:	fb03 f202 	mul.w	r2, r3, r2
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad34:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ad36:	4b0a      	ldr	r3, [pc, #40]	; (800ad60 <HAL_RCC_GetSysClockFreq+0x108>)
 800ad38:	68db      	ldr	r3, [r3, #12]
 800ad3a:	0e5b      	lsrs	r3, r3, #25
 800ad3c:	f003 0303 	and.w	r3, r3, #3
 800ad40:	3301      	adds	r3, #1
 800ad42:	005b      	lsls	r3, r3, #1
 800ad44:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800ad46:	697a      	ldr	r2, [r7, #20]
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad4e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800ad50:	69bb      	ldr	r3, [r7, #24]
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	3724      	adds	r7, #36	; 0x24
 800ad56:	46bd      	mov	sp, r7
 800ad58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5c:	4770      	bx	lr
 800ad5e:	bf00      	nop
 800ad60:	40021000 	.word	0x40021000
 800ad64:	0801c234 	.word	0x0801c234
 800ad68:	00f42400 	.word	0x00f42400
 800ad6c:	007a1200 	.word	0x007a1200

0800ad70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ad70:	b480      	push	{r7}
 800ad72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ad74:	4b03      	ldr	r3, [pc, #12]	; (800ad84 <HAL_RCC_GetHCLKFreq+0x14>)
 800ad76:	681b      	ldr	r3, [r3, #0]
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad80:	4770      	bx	lr
 800ad82:	bf00      	nop
 800ad84:	20000010 	.word	0x20000010

0800ad88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800ad8c:	f7ff fff0 	bl	800ad70 <HAL_RCC_GetHCLKFreq>
 800ad90:	4602      	mov	r2, r0
 800ad92:	4b06      	ldr	r3, [pc, #24]	; (800adac <HAL_RCC_GetPCLK1Freq+0x24>)
 800ad94:	689b      	ldr	r3, [r3, #8]
 800ad96:	0a1b      	lsrs	r3, r3, #8
 800ad98:	f003 0307 	and.w	r3, r3, #7
 800ad9c:	4904      	ldr	r1, [pc, #16]	; (800adb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ad9e:	5ccb      	ldrb	r3, [r1, r3]
 800ada0:	f003 031f 	and.w	r3, r3, #31
 800ada4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	bd80      	pop	{r7, pc}
 800adac:	40021000 	.word	0x40021000
 800adb0:	0801c22c 	.word	0x0801c22c

0800adb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800adb8:	f7ff ffda 	bl	800ad70 <HAL_RCC_GetHCLKFreq>
 800adbc:	4602      	mov	r2, r0
 800adbe:	4b06      	ldr	r3, [pc, #24]	; (800add8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800adc0:	689b      	ldr	r3, [r3, #8]
 800adc2:	0adb      	lsrs	r3, r3, #11
 800adc4:	f003 0307 	and.w	r3, r3, #7
 800adc8:	4904      	ldr	r1, [pc, #16]	; (800addc <HAL_RCC_GetPCLK2Freq+0x28>)
 800adca:	5ccb      	ldrb	r3, [r1, r3]
 800adcc:	f003 031f 	and.w	r3, r3, #31
 800add0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800add4:	4618      	mov	r0, r3
 800add6:	bd80      	pop	{r7, pc}
 800add8:	40021000 	.word	0x40021000
 800addc:	0801c22c 	.word	0x0801c22c

0800ade0 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800ade0:	b480      	push	{r7}
 800ade2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 800ade4:	4b05      	ldr	r3, [pc, #20]	; (800adfc <HAL_RCC_EnableCSS+0x1c>)
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	4a04      	ldr	r2, [pc, #16]	; (800adfc <HAL_RCC_EnableCSS+0x1c>)
 800adea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800adee:	6013      	str	r3, [r2, #0]
}
 800adf0:	bf00      	nop
 800adf2:	46bd      	mov	sp, r7
 800adf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf8:	4770      	bx	lr
 800adfa:	bf00      	nop
 800adfc:	40021000 	.word	0x40021000

0800ae00 <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800ae04:	4b07      	ldr	r3, [pc, #28]	; (800ae24 <HAL_RCC_NMI_IRQHandler+0x24>)
 800ae06:	69db      	ldr	r3, [r3, #28]
 800ae08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae10:	d105      	bne.n	800ae1e <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800ae12:	f000 f809 	bl	800ae28 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800ae16:	4b03      	ldr	r3, [pc, #12]	; (800ae24 <HAL_RCC_NMI_IRQHandler+0x24>)
 800ae18:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ae1c:	621a      	str	r2, [r3, #32]
  }
}
 800ae1e:	bf00      	nop
 800ae20:	bd80      	pop	{r7, pc}
 800ae22:	bf00      	nop
 800ae24:	40021000 	.word	0x40021000

0800ae28 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800ae28:	b480      	push	{r7}
 800ae2a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
 800ae2c:	bf00      	nop
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae34:	4770      	bx	lr
	...

0800ae38 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b086      	sub	sp, #24
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800ae40:	2300      	movs	r3, #0
 800ae42:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800ae44:	4b27      	ldr	r3, [pc, #156]	; (800aee4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800ae46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d003      	beq.n	800ae58 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800ae50:	f7ff f8da 	bl	800a008 <HAL_PWREx_GetVoltageRange>
 800ae54:	6178      	str	r0, [r7, #20]
 800ae56:	e014      	b.n	800ae82 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800ae58:	4b22      	ldr	r3, [pc, #136]	; (800aee4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800ae5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae5c:	4a21      	ldr	r2, [pc, #132]	; (800aee4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800ae5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ae62:	6593      	str	r3, [r2, #88]	; 0x58
 800ae64:	4b1f      	ldr	r3, [pc, #124]	; (800aee4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800ae66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ae6c:	60fb      	str	r3, [r7, #12]
 800ae6e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800ae70:	f7ff f8ca 	bl	800a008 <HAL_PWREx_GetVoltageRange>
 800ae74:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800ae76:	4b1b      	ldr	r3, [pc, #108]	; (800aee4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800ae78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae7a:	4a1a      	ldr	r2, [pc, #104]	; (800aee4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800ae7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ae80:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae88:	d10b      	bne.n	800aea2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	2b80      	cmp	r3, #128	; 0x80
 800ae8e:	d913      	bls.n	800aeb8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	2ba0      	cmp	r3, #160	; 0xa0
 800ae94:	d902      	bls.n	800ae9c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ae96:	2302      	movs	r3, #2
 800ae98:	613b      	str	r3, [r7, #16]
 800ae9a:	e00d      	b.n	800aeb8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	613b      	str	r3, [r7, #16]
 800aea0:	e00a      	b.n	800aeb8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2b7f      	cmp	r3, #127	; 0x7f
 800aea6:	d902      	bls.n	800aeae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800aea8:	2302      	movs	r3, #2
 800aeaa:	613b      	str	r3, [r7, #16]
 800aeac:	e004      	b.n	800aeb8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2b70      	cmp	r3, #112	; 0x70
 800aeb2:	d101      	bne.n	800aeb8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800aeb8:	4b0b      	ldr	r3, [pc, #44]	; (800aee8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f023 020f 	bic.w	r2, r3, #15
 800aec0:	4909      	ldr	r1, [pc, #36]	; (800aee8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	4313      	orrs	r3, r2
 800aec6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800aec8:	4b07      	ldr	r3, [pc, #28]	; (800aee8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f003 030f 	and.w	r3, r3, #15
 800aed0:	693a      	ldr	r2, [r7, #16]
 800aed2:	429a      	cmp	r2, r3
 800aed4:	d001      	beq.n	800aeda <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800aed6:	2301      	movs	r3, #1
 800aed8:	e000      	b.n	800aedc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800aeda:	2300      	movs	r3, #0
}
 800aedc:	4618      	mov	r0, r3
 800aede:	3718      	adds	r7, #24
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}
 800aee4:	40021000 	.word	0x40021000
 800aee8:	40022000 	.word	0x40022000

0800aeec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800aeec:	b480      	push	{r7}
 800aeee:	b087      	sub	sp, #28
 800aef0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800aef2:	4b2d      	ldr	r3, [pc, #180]	; (800afa8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800aef4:	68db      	ldr	r3, [r3, #12]
 800aef6:	f003 0303 	and.w	r3, r3, #3
 800aefa:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	2b03      	cmp	r3, #3
 800af00:	d00b      	beq.n	800af1a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	2b03      	cmp	r3, #3
 800af06:	d825      	bhi.n	800af54 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d008      	beq.n	800af20 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	2b02      	cmp	r3, #2
 800af12:	d11f      	bne.n	800af54 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800af14:	4b25      	ldr	r3, [pc, #148]	; (800afac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800af16:	613b      	str	r3, [r7, #16]
    break;
 800af18:	e01f      	b.n	800af5a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800af1a:	4b25      	ldr	r3, [pc, #148]	; (800afb0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800af1c:	613b      	str	r3, [r7, #16]
    break;
 800af1e:	e01c      	b.n	800af5a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800af20:	4b21      	ldr	r3, [pc, #132]	; (800afa8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f003 0308 	and.w	r3, r3, #8
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d107      	bne.n	800af3c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800af2c:	4b1e      	ldr	r3, [pc, #120]	; (800afa8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800af2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800af32:	0a1b      	lsrs	r3, r3, #8
 800af34:	f003 030f 	and.w	r3, r3, #15
 800af38:	617b      	str	r3, [r7, #20]
 800af3a:	e005      	b.n	800af48 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800af3c:	4b1a      	ldr	r3, [pc, #104]	; (800afa8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	091b      	lsrs	r3, r3, #4
 800af42:	f003 030f 	and.w	r3, r3, #15
 800af46:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800af48:	4a1a      	ldr	r2, [pc, #104]	; (800afb4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800af4a:	697b      	ldr	r3, [r7, #20]
 800af4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af50:	613b      	str	r3, [r7, #16]
    break;
 800af52:	e002      	b.n	800af5a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800af54:	2300      	movs	r3, #0
 800af56:	613b      	str	r3, [r7, #16]
    break;
 800af58:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800af5a:	4b13      	ldr	r3, [pc, #76]	; (800afa8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800af5c:	68db      	ldr	r3, [r3, #12]
 800af5e:	091b      	lsrs	r3, r3, #4
 800af60:	f003 030f 	and.w	r3, r3, #15
 800af64:	3301      	adds	r3, #1
 800af66:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800af68:	4b0f      	ldr	r3, [pc, #60]	; (800afa8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800af6a:	68db      	ldr	r3, [r3, #12]
 800af6c:	0a1b      	lsrs	r3, r3, #8
 800af6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af72:	693a      	ldr	r2, [r7, #16]
 800af74:	fb03 f202 	mul.w	r2, r3, r2
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	fbb2 f3f3 	udiv	r3, r2, r3
 800af7e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800af80:	4b09      	ldr	r3, [pc, #36]	; (800afa8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800af82:	68db      	ldr	r3, [r3, #12]
 800af84:	0e5b      	lsrs	r3, r3, #25
 800af86:	f003 0303 	and.w	r3, r3, #3
 800af8a:	3301      	adds	r3, #1
 800af8c:	005b      	lsls	r3, r3, #1
 800af8e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800af90:	693a      	ldr	r2, [r7, #16]
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	fbb2 f3f3 	udiv	r3, r2, r3
 800af98:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800af9a:	683b      	ldr	r3, [r7, #0]
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	371c      	adds	r7, #28
 800afa0:	46bd      	mov	sp, r7
 800afa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa6:	4770      	bx	lr
 800afa8:	40021000 	.word	0x40021000
 800afac:	00f42400 	.word	0x00f42400
 800afb0:	007a1200 	.word	0x007a1200
 800afb4:	0801c234 	.word	0x0801c234

0800afb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b086      	sub	sp, #24
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800afc0:	2300      	movs	r3, #0
 800afc2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800afc4:	2300      	movs	r3, #0
 800afc6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d040      	beq.n	800b056 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800afd8:	2b80      	cmp	r3, #128	; 0x80
 800afda:	d02a      	beq.n	800b032 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800afdc:	2b80      	cmp	r3, #128	; 0x80
 800afde:	d825      	bhi.n	800b02c <HAL_RCCEx_PeriphCLKConfig+0x74>
 800afe0:	2b60      	cmp	r3, #96	; 0x60
 800afe2:	d026      	beq.n	800b032 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800afe4:	2b60      	cmp	r3, #96	; 0x60
 800afe6:	d821      	bhi.n	800b02c <HAL_RCCEx_PeriphCLKConfig+0x74>
 800afe8:	2b40      	cmp	r3, #64	; 0x40
 800afea:	d006      	beq.n	800affa <HAL_RCCEx_PeriphCLKConfig+0x42>
 800afec:	2b40      	cmp	r3, #64	; 0x40
 800afee:	d81d      	bhi.n	800b02c <HAL_RCCEx_PeriphCLKConfig+0x74>
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d009      	beq.n	800b008 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800aff4:	2b20      	cmp	r3, #32
 800aff6:	d010      	beq.n	800b01a <HAL_RCCEx_PeriphCLKConfig+0x62>
 800aff8:	e018      	b.n	800b02c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800affa:	4b89      	ldr	r3, [pc, #548]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800affc:	68db      	ldr	r3, [r3, #12]
 800affe:	4a88      	ldr	r2, [pc, #544]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b004:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b006:	e015      	b.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	3304      	adds	r3, #4
 800b00c:	2100      	movs	r1, #0
 800b00e:	4618      	mov	r0, r3
 800b010:	f001 fa24 	bl	800c45c <RCCEx_PLLSAI1_Config>
 800b014:	4603      	mov	r3, r0
 800b016:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b018:	e00c      	b.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	3320      	adds	r3, #32
 800b01e:	2100      	movs	r1, #0
 800b020:	4618      	mov	r0, r3
 800b022:	f001 fb0f 	bl	800c644 <RCCEx_PLLSAI2_Config>
 800b026:	4603      	mov	r3, r0
 800b028:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b02a:	e003      	b.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b02c:	2301      	movs	r3, #1
 800b02e:	74fb      	strb	r3, [r7, #19]
      break;
 800b030:	e000      	b.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800b032:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b034:	7cfb      	ldrb	r3, [r7, #19]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d10b      	bne.n	800b052 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b03a:	4b79      	ldr	r3, [pc, #484]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b03c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b040:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b048:	4975      	ldr	r1, [pc, #468]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b04a:	4313      	orrs	r3, r2
 800b04c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800b050:	e001      	b.n	800b056 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b052:	7cfb      	ldrb	r3, [r7, #19]
 800b054:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d047      	beq.n	800b0f2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b06a:	d030      	beq.n	800b0ce <HAL_RCCEx_PeriphCLKConfig+0x116>
 800b06c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b070:	d82a      	bhi.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800b072:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b076:	d02a      	beq.n	800b0ce <HAL_RCCEx_PeriphCLKConfig+0x116>
 800b078:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b07c:	d824      	bhi.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800b07e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b082:	d008      	beq.n	800b096 <HAL_RCCEx_PeriphCLKConfig+0xde>
 800b084:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b088:	d81e      	bhi.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d00a      	beq.n	800b0a4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800b08e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b092:	d010      	beq.n	800b0b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800b094:	e018      	b.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b096:	4b62      	ldr	r3, [pc, #392]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b098:	68db      	ldr	r3, [r3, #12]
 800b09a:	4a61      	ldr	r2, [pc, #388]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b09c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b0a0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b0a2:	e015      	b.n	800b0d0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	3304      	adds	r3, #4
 800b0a8:	2100      	movs	r1, #0
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f001 f9d6 	bl	800c45c <RCCEx_PLLSAI1_Config>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b0b4:	e00c      	b.n	800b0d0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	3320      	adds	r3, #32
 800b0ba:	2100      	movs	r1, #0
 800b0bc:	4618      	mov	r0, r3
 800b0be:	f001 fac1 	bl	800c644 <RCCEx_PLLSAI2_Config>
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b0c6:	e003      	b.n	800b0d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	74fb      	strb	r3, [r7, #19]
      break;
 800b0cc:	e000      	b.n	800b0d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800b0ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b0d0:	7cfb      	ldrb	r3, [r7, #19]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d10b      	bne.n	800b0ee <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b0d6:	4b52      	ldr	r3, [pc, #328]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b0d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b0dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0e4:	494e      	ldr	r1, [pc, #312]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b0e6:	4313      	orrs	r3, r2
 800b0e8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800b0ec:	e001      	b.n	800b0f2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0ee:	7cfb      	ldrb	r3, [r7, #19]
 800b0f0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	f000 809f 	beq.w	800b23e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b100:	2300      	movs	r3, #0
 800b102:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b104:	4b46      	ldr	r3, [pc, #280]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b108:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d101      	bne.n	800b114 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800b110:	2301      	movs	r3, #1
 800b112:	e000      	b.n	800b116 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800b114:	2300      	movs	r3, #0
 800b116:	2b00      	cmp	r3, #0
 800b118:	d00d      	beq.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b11a:	4b41      	ldr	r3, [pc, #260]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b11c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b11e:	4a40      	ldr	r2, [pc, #256]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b124:	6593      	str	r3, [r2, #88]	; 0x58
 800b126:	4b3e      	ldr	r3, [pc, #248]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b12a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b12e:	60bb      	str	r3, [r7, #8]
 800b130:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b132:	2301      	movs	r3, #1
 800b134:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b136:	4b3b      	ldr	r3, [pc, #236]	; (800b224 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	4a3a      	ldr	r2, [pc, #232]	; (800b224 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800b13c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b140:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b142:	f7fb fca9 	bl	8006a98 <HAL_GetTick>
 800b146:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b148:	e009      	b.n	800b15e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b14a:	f7fb fca5 	bl	8006a98 <HAL_GetTick>
 800b14e:	4602      	mov	r2, r0
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	1ad3      	subs	r3, r2, r3
 800b154:	2b02      	cmp	r3, #2
 800b156:	d902      	bls.n	800b15e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800b158:	2303      	movs	r3, #3
 800b15a:	74fb      	strb	r3, [r7, #19]
        break;
 800b15c:	e005      	b.n	800b16a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b15e:	4b31      	ldr	r3, [pc, #196]	; (800b224 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b166:	2b00      	cmp	r3, #0
 800b168:	d0ef      	beq.n	800b14a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800b16a:	7cfb      	ldrb	r3, [r7, #19]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d15b      	bne.n	800b228 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b170:	4b2b      	ldr	r3, [pc, #172]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b172:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b176:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b17a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b17c:	697b      	ldr	r3, [r7, #20]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d01f      	beq.n	800b1c2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b188:	697a      	ldr	r2, [r7, #20]
 800b18a:	429a      	cmp	r2, r3
 800b18c:	d019      	beq.n	800b1c2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b18e:	4b24      	ldr	r3, [pc, #144]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b194:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b198:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b19a:	4b21      	ldr	r3, [pc, #132]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b19c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1a0:	4a1f      	ldr	r2, [pc, #124]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b1a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b1a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b1aa:	4b1d      	ldr	r3, [pc, #116]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b1ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1b0:	4a1b      	ldr	r2, [pc, #108]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b1b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b1b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b1ba:	4a19      	ldr	r2, [pc, #100]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	f003 0301 	and.w	r3, r3, #1
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d016      	beq.n	800b1fa <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1cc:	f7fb fc64 	bl	8006a98 <HAL_GetTick>
 800b1d0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b1d2:	e00b      	b.n	800b1ec <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b1d4:	f7fb fc60 	bl	8006a98 <HAL_GetTick>
 800b1d8:	4602      	mov	r2, r0
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	1ad3      	subs	r3, r2, r3
 800b1de:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1e2:	4293      	cmp	r3, r2
 800b1e4:	d902      	bls.n	800b1ec <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800b1e6:	2303      	movs	r3, #3
 800b1e8:	74fb      	strb	r3, [r7, #19]
            break;
 800b1ea:	e006      	b.n	800b1fa <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b1ec:	4b0c      	ldr	r3, [pc, #48]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b1ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1f2:	f003 0302 	and.w	r3, r3, #2
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d0ec      	beq.n	800b1d4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800b1fa:	7cfb      	ldrb	r3, [r7, #19]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d10c      	bne.n	800b21a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b200:	4b07      	ldr	r3, [pc, #28]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b206:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b210:	4903      	ldr	r1, [pc, #12]	; (800b220 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800b212:	4313      	orrs	r3, r2
 800b214:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b218:	e008      	b.n	800b22c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b21a:	7cfb      	ldrb	r3, [r7, #19]
 800b21c:	74bb      	strb	r3, [r7, #18]
 800b21e:	e005      	b.n	800b22c <HAL_RCCEx_PeriphCLKConfig+0x274>
 800b220:	40021000 	.word	0x40021000
 800b224:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b228:	7cfb      	ldrb	r3, [r7, #19]
 800b22a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b22c:	7c7b      	ldrb	r3, [r7, #17]
 800b22e:	2b01      	cmp	r3, #1
 800b230:	d105      	bne.n	800b23e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b232:	4ba0      	ldr	r3, [pc, #640]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b236:	4a9f      	ldr	r2, [pc, #636]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b238:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b23c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f003 0301 	and.w	r3, r3, #1
 800b246:	2b00      	cmp	r3, #0
 800b248:	d00a      	beq.n	800b260 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b24a:	4b9a      	ldr	r3, [pc, #616]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b24c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b250:	f023 0203 	bic.w	r2, r3, #3
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b258:	4996      	ldr	r1, [pc, #600]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b25a:	4313      	orrs	r3, r2
 800b25c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f003 0302 	and.w	r3, r3, #2
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d00a      	beq.n	800b282 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b26c:	4b91      	ldr	r3, [pc, #580]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b26e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b272:	f023 020c 	bic.w	r2, r3, #12
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b27a:	498e      	ldr	r1, [pc, #568]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b27c:	4313      	orrs	r3, r2
 800b27e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f003 0304 	and.w	r3, r3, #4
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d00a      	beq.n	800b2a4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b28e:	4b89      	ldr	r3, [pc, #548]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b290:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b294:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b29c:	4985      	ldr	r1, [pc, #532]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b29e:	4313      	orrs	r3, r2
 800b2a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f003 0308 	and.w	r3, r3, #8
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d00a      	beq.n	800b2c6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b2b0:	4b80      	ldr	r3, [pc, #512]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b2b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b2b6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2be:	497d      	ldr	r1, [pc, #500]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b2c0:	4313      	orrs	r3, r2
 800b2c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	f003 0310 	and.w	r3, r3, #16
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d00a      	beq.n	800b2e8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b2d2:	4b78      	ldr	r3, [pc, #480]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b2d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b2d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b2e0:	4974      	ldr	r1, [pc, #464]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b2e2:	4313      	orrs	r3, r2
 800b2e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	f003 0320 	and.w	r3, r3, #32
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d00a      	beq.n	800b30a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b2f4:	4b6f      	ldr	r3, [pc, #444]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b2f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b2fa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b302:	496c      	ldr	r1, [pc, #432]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b304:	4313      	orrs	r3, r2
 800b306:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b312:	2b00      	cmp	r3, #0
 800b314:	d00a      	beq.n	800b32c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b316:	4b67      	ldr	r3, [pc, #412]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b318:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b31c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b324:	4963      	ldr	r1, [pc, #396]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b326:	4313      	orrs	r3, r2
 800b328:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b334:	2b00      	cmp	r3, #0
 800b336:	d00a      	beq.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b338:	4b5e      	ldr	r3, [pc, #376]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b33a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b33e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b346:	495b      	ldr	r1, [pc, #364]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b348:	4313      	orrs	r3, r2
 800b34a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b356:	2b00      	cmp	r3, #0
 800b358:	d00a      	beq.n	800b370 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b35a:	4b56      	ldr	r3, [pc, #344]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b35c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b360:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b368:	4952      	ldr	r1, [pc, #328]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b36a:	4313      	orrs	r3, r2
 800b36c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d00a      	beq.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b37c:	4b4d      	ldr	r3, [pc, #308]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b37e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b382:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b38a:	494a      	ldr	r1, [pc, #296]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b38c:	4313      	orrs	r3, r2
 800b38e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d00a      	beq.n	800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b39e:	4b45      	ldr	r3, [pc, #276]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b3a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b3a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b3ac:	4941      	ldr	r1, [pc, #260]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b3ae:	4313      	orrs	r3, r2
 800b3b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d00a      	beq.n	800b3d6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b3c0:	4b3c      	ldr	r3, [pc, #240]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b3c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b3c6:	f023 0203 	bic.w	r2, r3, #3
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b3ce:	4939      	ldr	r1, [pc, #228]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b3d0:	4313      	orrs	r3, r2
 800b3d2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d028      	beq.n	800b434 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b3e2:	4b34      	ldr	r3, [pc, #208]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b3e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b3e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b3f0:	4930      	ldr	r1, [pc, #192]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b3f2:	4313      	orrs	r3, r2
 800b3f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b3fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b400:	d106      	bne.n	800b410 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b402:	4b2c      	ldr	r3, [pc, #176]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b404:	68db      	ldr	r3, [r3, #12]
 800b406:	4a2b      	ldr	r2, [pc, #172]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b408:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b40c:	60d3      	str	r3, [r2, #12]
 800b40e:	e011      	b.n	800b434 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b414:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b418:	d10c      	bne.n	800b434 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	3304      	adds	r3, #4
 800b41e:	2101      	movs	r1, #1
 800b420:	4618      	mov	r0, r3
 800b422:	f001 f81b 	bl	800c45c <RCCEx_PLLSAI1_Config>
 800b426:	4603      	mov	r3, r0
 800b428:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800b42a:	7cfb      	ldrb	r3, [r7, #19]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d001      	beq.n	800b434 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800b430:	7cfb      	ldrb	r3, [r7, #19]
 800b432:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d04d      	beq.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b444:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b448:	d108      	bne.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800b44a:	4b1a      	ldr	r3, [pc, #104]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b44c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b450:	4a18      	ldr	r2, [pc, #96]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b452:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b456:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800b45a:	e012      	b.n	800b482 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800b45c:	4b15      	ldr	r3, [pc, #84]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b45e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b462:	4a14      	ldr	r2, [pc, #80]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b464:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b468:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800b46c:	4b11      	ldr	r3, [pc, #68]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b46e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b472:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b47a:	490e      	ldr	r1, [pc, #56]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b47c:	4313      	orrs	r3, r2
 800b47e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b486:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b48a:	d106      	bne.n	800b49a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b48c:	4b09      	ldr	r3, [pc, #36]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b48e:	68db      	ldr	r3, [r3, #12]
 800b490:	4a08      	ldr	r2, [pc, #32]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b492:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b496:	60d3      	str	r3, [r2, #12]
 800b498:	e020      	b.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b49e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b4a2:	d109      	bne.n	800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b4a4:	4b03      	ldr	r3, [pc, #12]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b4a6:	68db      	ldr	r3, [r3, #12]
 800b4a8:	4a02      	ldr	r2, [pc, #8]	; (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800b4aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b4ae:	60d3      	str	r3, [r2, #12]
 800b4b0:	e014      	b.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x524>
 800b4b2:	bf00      	nop
 800b4b4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b4bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b4c0:	d10c      	bne.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	3304      	adds	r3, #4
 800b4c6:	2101      	movs	r1, #1
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	f000 ffc7 	bl	800c45c <RCCEx_PLLSAI1_Config>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b4d2:	7cfb      	ldrb	r3, [r7, #19]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d001      	beq.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800b4d8:	7cfb      	ldrb	r3, [r7, #19]
 800b4da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d028      	beq.n	800b53a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b4e8:	4b4a      	ldr	r3, [pc, #296]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b4ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b4ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b4f6:	4947      	ldr	r1, [pc, #284]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b4f8:	4313      	orrs	r3, r2
 800b4fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b502:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b506:	d106      	bne.n	800b516 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b508:	4b42      	ldr	r3, [pc, #264]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b50a:	68db      	ldr	r3, [r3, #12]
 800b50c:	4a41      	ldr	r2, [pc, #260]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b50e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b512:	60d3      	str	r3, [r2, #12]
 800b514:	e011      	b.n	800b53a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b51a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b51e:	d10c      	bne.n	800b53a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	3304      	adds	r3, #4
 800b524:	2101      	movs	r1, #1
 800b526:	4618      	mov	r0, r3
 800b528:	f000 ff98 	bl	800c45c <RCCEx_PLLSAI1_Config>
 800b52c:	4603      	mov	r3, r0
 800b52e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b530:	7cfb      	ldrb	r3, [r7, #19]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d001      	beq.n	800b53a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800b536:	7cfb      	ldrb	r3, [r7, #19]
 800b538:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b542:	2b00      	cmp	r3, #0
 800b544:	d01e      	beq.n	800b584 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b546:	4b33      	ldr	r3, [pc, #204]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b548:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b54c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b556:	492f      	ldr	r1, [pc, #188]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b558:	4313      	orrs	r3, r2
 800b55a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b564:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b568:	d10c      	bne.n	800b584 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	3304      	adds	r3, #4
 800b56e:	2102      	movs	r1, #2
 800b570:	4618      	mov	r0, r3
 800b572:	f000 ff73 	bl	800c45c <RCCEx_PLLSAI1_Config>
 800b576:	4603      	mov	r3, r0
 800b578:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b57a:	7cfb      	ldrb	r3, [r7, #19]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d001      	beq.n	800b584 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800b580:	7cfb      	ldrb	r3, [r7, #19]
 800b582:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d00b      	beq.n	800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b590:	4b20      	ldr	r3, [pc, #128]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b592:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b596:	f023 0204 	bic.w	r2, r3, #4
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b5a0:	491c      	ldr	r1, [pc, #112]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b5a2:	4313      	orrs	r3, r2
 800b5a4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d00b      	beq.n	800b5cc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800b5b4:	4b17      	ldr	r3, [pc, #92]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b5b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b5ba:	f023 0218 	bic.w	r2, r3, #24
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b5c4:	4913      	ldr	r1, [pc, #76]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b5c6:	4313      	orrs	r3, r2
 800b5c8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d017      	beq.n	800b608 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800b5d8:	4b0e      	ldr	r3, [pc, #56]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b5da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b5de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b5e8:	490a      	ldr	r1, [pc, #40]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b5ea:	4313      	orrs	r3, r2
 800b5ec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b5f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b5fa:	d105      	bne.n	800b608 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b5fc:	4b05      	ldr	r3, [pc, #20]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b5fe:	68db      	ldr	r3, [r3, #12]
 800b600:	4a04      	ldr	r2, [pc, #16]	; (800b614 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800b602:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b606:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800b608:	7cbb      	ldrb	r3, [r7, #18]
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	3718      	adds	r7, #24
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}
 800b612:	bf00      	nop
 800b614:	40021000 	.word	0x40021000

0800b618 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b088      	sub	sp, #32
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800b620:	2300      	movs	r3, #0
 800b622:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b62a:	d13e      	bne.n	800b6aa <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800b62c:	4bb6      	ldr	r3, [pc, #728]	; (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b62e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b636:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b63e:	d028      	beq.n	800b692 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b646:	f200 86f4 	bhi.w	800c432 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b650:	d005      	beq.n	800b65e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b658:	d00e      	beq.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800b65a:	f000 beea 	b.w	800c432 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b65e:	4baa      	ldr	r3, [pc, #680]	; (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b660:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b664:	f003 0302 	and.w	r3, r3, #2
 800b668:	2b02      	cmp	r3, #2
 800b66a:	f040 86e4 	bne.w	800c436 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 800b66e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b672:	61fb      	str	r3, [r7, #28]
      break;
 800b674:	f000 bedf 	b.w	800c436 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800b678:	4ba3      	ldr	r3, [pc, #652]	; (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b67a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b67e:	f003 0302 	and.w	r3, r3, #2
 800b682:	2b02      	cmp	r3, #2
 800b684:	f040 86d9 	bne.w	800c43a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 800b688:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800b68c:	61fb      	str	r3, [r7, #28]
      break;
 800b68e:	f000 bed4 	b.w	800c43a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b692:	4b9d      	ldr	r3, [pc, #628]	; (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b69a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b69e:	f040 86ce 	bne.w	800c43e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 800b6a2:	4b9a      	ldr	r3, [pc, #616]	; (800b90c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800b6a4:	61fb      	str	r3, [r7, #28]
      break;
 800b6a6:	f000 beca 	b.w	800c43e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b6aa:	4b97      	ldr	r3, [pc, #604]	; (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b6ac:	68db      	ldr	r3, [r3, #12]
 800b6ae:	f003 0303 	and.w	r3, r3, #3
 800b6b2:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	2b03      	cmp	r3, #3
 800b6b8:	d036      	beq.n	800b728 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800b6ba:	693b      	ldr	r3, [r7, #16]
 800b6bc:	2b03      	cmp	r3, #3
 800b6be:	d840      	bhi.n	800b742 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800b6c0:	693b      	ldr	r3, [r7, #16]
 800b6c2:	2b01      	cmp	r3, #1
 800b6c4:	d003      	beq.n	800b6ce <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800b6c6:	693b      	ldr	r3, [r7, #16]
 800b6c8:	2b02      	cmp	r3, #2
 800b6ca:	d020      	beq.n	800b70e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800b6cc:	e039      	b.n	800b742 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800b6ce:	4b8e      	ldr	r3, [pc, #568]	; (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f003 0302 	and.w	r3, r3, #2
 800b6d6:	2b02      	cmp	r3, #2
 800b6d8:	d116      	bne.n	800b708 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800b6da:	4b8b      	ldr	r3, [pc, #556]	; (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f003 0308 	and.w	r3, r3, #8
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d005      	beq.n	800b6f2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800b6e6:	4b88      	ldr	r3, [pc, #544]	; (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	091b      	lsrs	r3, r3, #4
 800b6ec:	f003 030f 	and.w	r3, r3, #15
 800b6f0:	e005      	b.n	800b6fe <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800b6f2:	4b85      	ldr	r3, [pc, #532]	; (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b6f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b6f8:	0a1b      	lsrs	r3, r3, #8
 800b6fa:	f003 030f 	and.w	r3, r3, #15
 800b6fe:	4a84      	ldr	r2, [pc, #528]	; (800b910 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800b700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b704:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800b706:	e01f      	b.n	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800b708:	2300      	movs	r3, #0
 800b70a:	61bb      	str	r3, [r7, #24]
      break;
 800b70c:	e01c      	b.n	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b70e:	4b7e      	ldr	r3, [pc, #504]	; (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b716:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b71a:	d102      	bne.n	800b722 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800b71c:	4b7d      	ldr	r3, [pc, #500]	; (800b914 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800b71e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800b720:	e012      	b.n	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800b722:	2300      	movs	r3, #0
 800b724:	61bb      	str	r3, [r7, #24]
      break;
 800b726:	e00f      	b.n	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b728:	4b77      	ldr	r3, [pc, #476]	; (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b730:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b734:	d102      	bne.n	800b73c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800b736:	4b78      	ldr	r3, [pc, #480]	; (800b918 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800b738:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800b73a:	e005      	b.n	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800b73c:	2300      	movs	r3, #0
 800b73e:	61bb      	str	r3, [r7, #24]
      break;
 800b740:	e002      	b.n	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800b742:	2300      	movs	r3, #0
 800b744:	61bb      	str	r3, [r7, #24]
      break;
 800b746:	bf00      	nop
    }

    switch(PeriphClk)
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b74e:	f000 8606 	beq.w	800c35e <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b758:	f200 8673 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b762:	f000 8469 	beq.w	800c038 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b76c:	f200 8669 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b776:	f000 8531 	beq.w	800c1dc <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b780:	f200 865f 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800b78a:	f000 8187 	beq.w	800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800b794:	f200 8655 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b79e:	f000 80cd 	beq.w	800b93c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b7a8:	f200 864b 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b7b2:	f000 8430 	beq.w	800c016 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b7bc:	f200 8641 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b7c6:	f000 83e4 	beq.w	800bf92 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b7d0:	f200 8637 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b7da:	f000 80af 	beq.w	800b93c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b7e4:	f200 862d 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7ee:	f000 809d 	beq.w	800b92c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7f8:	f200 8623 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b802:	f000 808b 	beq.w	800b91c <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b80c:	f200 8619 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b816:	f000 8554 	beq.w	800c2c2 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b820:	f200 860f 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b82a:	f000 8500 	beq.w	800c22e <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b834:	f200 8605 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b83e:	f000 84a1 	beq.w	800c184 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b848:	f200 85fb 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2b80      	cmp	r3, #128	; 0x80
 800b850:	f000 846c 	beq.w	800c12c <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	2b80      	cmp	r3, #128	; 0x80
 800b858:	f200 85f3 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2b20      	cmp	r3, #32
 800b860:	d84c      	bhi.n	800b8fc <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2b00      	cmp	r3, #0
 800b866:	f000 85ec 	beq.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	3b01      	subs	r3, #1
 800b86e:	2b1f      	cmp	r3, #31
 800b870:	f200 85e7 	bhi.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b874:	a201      	add	r2, pc, #4	; (adr r2, 800b87c <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 800b876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b87a:	bf00      	nop
 800b87c:	0800bc91 	.word	0x0800bc91
 800b880:	0800bcff 	.word	0x0800bcff
 800b884:	0800c443 	.word	0x0800c443
 800b888:	0800bd93 	.word	0x0800bd93
 800b88c:	0800c443 	.word	0x0800c443
 800b890:	0800c443 	.word	0x0800c443
 800b894:	0800c443 	.word	0x0800c443
 800b898:	0800be0b 	.word	0x0800be0b
 800b89c:	0800c443 	.word	0x0800c443
 800b8a0:	0800c443 	.word	0x0800c443
 800b8a4:	0800c443 	.word	0x0800c443
 800b8a8:	0800c443 	.word	0x0800c443
 800b8ac:	0800c443 	.word	0x0800c443
 800b8b0:	0800c443 	.word	0x0800c443
 800b8b4:	0800c443 	.word	0x0800c443
 800b8b8:	0800be8f 	.word	0x0800be8f
 800b8bc:	0800c443 	.word	0x0800c443
 800b8c0:	0800c443 	.word	0x0800c443
 800b8c4:	0800c443 	.word	0x0800c443
 800b8c8:	0800c443 	.word	0x0800c443
 800b8cc:	0800c443 	.word	0x0800c443
 800b8d0:	0800c443 	.word	0x0800c443
 800b8d4:	0800c443 	.word	0x0800c443
 800b8d8:	0800c443 	.word	0x0800c443
 800b8dc:	0800c443 	.word	0x0800c443
 800b8e0:	0800c443 	.word	0x0800c443
 800b8e4:	0800c443 	.word	0x0800c443
 800b8e8:	0800c443 	.word	0x0800c443
 800b8ec:	0800c443 	.word	0x0800c443
 800b8f0:	0800c443 	.word	0x0800c443
 800b8f4:	0800c443 	.word	0x0800c443
 800b8f8:	0800bf11 	.word	0x0800bf11
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	2b40      	cmp	r3, #64	; 0x40
 800b900:	f000 83e8 	beq.w	800c0d4 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800b904:	f000 bd9d 	b.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800b908:	40021000 	.word	0x40021000
 800b90c:	0003d090 	.word	0x0003d090
 800b910:	0801c234 	.word	0x0801c234
 800b914:	00f42400 	.word	0x00f42400
 800b918:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800b91c:	69b9      	ldr	r1, [r7, #24]
 800b91e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800b922:	f000 ff83 	bl	800c82c <RCCEx_GetSAIxPeriphCLKFreq>
 800b926:	61f8      	str	r0, [r7, #28]
      break;
 800b928:	f000 bd8e 	b.w	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800b92c:	69b9      	ldr	r1, [r7, #24]
 800b92e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b932:	f000 ff7b 	bl	800c82c <RCCEx_GetSAIxPeriphCLKFreq>
 800b936:	61f8      	str	r0, [r7, #28]
      break;
 800b938:	f000 bd86 	b.w	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800b93c:	4b9a      	ldr	r3, [pc, #616]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b93e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b942:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800b946:	60fb      	str	r3, [r7, #12]
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800b94e:	d015      	beq.n	800b97c <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800b956:	f200 8092 	bhi.w	800ba7e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b960:	d029      	beq.n	800b9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b968:	f200 8089 	bhi.w	800ba7e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d07b      	beq.n	800ba6a <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b978:	d04a      	beq.n	800ba10 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 800b97a:	e080      	b.n	800ba7e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800b97c:	4b8a      	ldr	r3, [pc, #552]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	f003 0302 	and.w	r3, r3, #2
 800b984:	2b02      	cmp	r3, #2
 800b986:	d17d      	bne.n	800ba84 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800b988:	4b87      	ldr	r3, [pc, #540]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f003 0308 	and.w	r3, r3, #8
 800b990:	2b00      	cmp	r3, #0
 800b992:	d005      	beq.n	800b9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 800b994:	4b84      	ldr	r3, [pc, #528]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	091b      	lsrs	r3, r3, #4
 800b99a:	f003 030f 	and.w	r3, r3, #15
 800b99e:	e005      	b.n	800b9ac <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 800b9a0:	4b81      	ldr	r3, [pc, #516]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b9a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b9a6:	0a1b      	lsrs	r3, r3, #8
 800b9a8:	f003 030f 	and.w	r3, r3, #15
 800b9ac:	4a7f      	ldr	r2, [pc, #508]	; (800bbac <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800b9ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9b2:	61fb      	str	r3, [r7, #28]
          break;
 800b9b4:	e066      	b.n	800ba84 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800b9b6:	4b7c      	ldr	r3, [pc, #496]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b9be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b9c2:	d162      	bne.n	800ba8a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800b9c4:	4b78      	ldr	r3, [pc, #480]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b9c6:	68db      	ldr	r3, [r3, #12]
 800b9c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b9cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b9d0:	d15b      	bne.n	800ba8a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800b9d2:	4b75      	ldr	r3, [pc, #468]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b9d4:	68db      	ldr	r3, [r3, #12]
 800b9d6:	0a1b      	lsrs	r3, r3, #8
 800b9d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9dc:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800b9de:	69bb      	ldr	r3, [r7, #24]
 800b9e0:	68ba      	ldr	r2, [r7, #8]
 800b9e2:	fb03 f202 	mul.w	r2, r3, r2
 800b9e6:	4b70      	ldr	r3, [pc, #448]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b9e8:	68db      	ldr	r3, [r3, #12]
 800b9ea:	091b      	lsrs	r3, r3, #4
 800b9ec:	f003 030f 	and.w	r3, r3, #15
 800b9f0:	3301      	adds	r3, #1
 800b9f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9f6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800b9f8:	4b6b      	ldr	r3, [pc, #428]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800b9fa:	68db      	ldr	r3, [r3, #12]
 800b9fc:	0d5b      	lsrs	r3, r3, #21
 800b9fe:	f003 0303 	and.w	r3, r3, #3
 800ba02:	3301      	adds	r3, #1
 800ba04:	005b      	lsls	r3, r3, #1
 800ba06:	69ba      	ldr	r2, [r7, #24]
 800ba08:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba0c:	61fb      	str	r3, [r7, #28]
          break;
 800ba0e:	e03c      	b.n	800ba8a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800ba10:	4b65      	ldr	r3, [pc, #404]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ba18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ba1c:	d138      	bne.n	800ba90 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800ba1e:	4b62      	ldr	r3, [pc, #392]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ba20:	691b      	ldr	r3, [r3, #16]
 800ba22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ba26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ba2a:	d131      	bne.n	800ba90 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800ba2c:	4b5e      	ldr	r3, [pc, #376]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ba2e:	691b      	ldr	r3, [r3, #16]
 800ba30:	0a1b      	lsrs	r3, r3, #8
 800ba32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba36:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800ba38:	69bb      	ldr	r3, [r7, #24]
 800ba3a:	68ba      	ldr	r2, [r7, #8]
 800ba3c:	fb03 f202 	mul.w	r2, r3, r2
 800ba40:	4b59      	ldr	r3, [pc, #356]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ba42:	691b      	ldr	r3, [r3, #16]
 800ba44:	091b      	lsrs	r3, r3, #4
 800ba46:	f003 030f 	and.w	r3, r3, #15
 800ba4a:	3301      	adds	r3, #1
 800ba4c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba50:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800ba52:	4b55      	ldr	r3, [pc, #340]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ba54:	691b      	ldr	r3, [r3, #16]
 800ba56:	0d5b      	lsrs	r3, r3, #21
 800ba58:	f003 0303 	and.w	r3, r3, #3
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	005b      	lsls	r3, r3, #1
 800ba60:	69ba      	ldr	r2, [r7, #24]
 800ba62:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba66:	61fb      	str	r3, [r7, #28]
          break;
 800ba68:	e012      	b.n	800ba90 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800ba6a:	4b4f      	ldr	r3, [pc, #316]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ba6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ba70:	f003 0302 	and.w	r3, r3, #2
 800ba74:	2b02      	cmp	r3, #2
 800ba76:	d10e      	bne.n	800ba96 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 800ba78:	4b4d      	ldr	r3, [pc, #308]	; (800bbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800ba7a:	61fb      	str	r3, [r7, #28]
          break;
 800ba7c:	e00b      	b.n	800ba96 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800ba7e:	bf00      	nop
 800ba80:	f000 bce2 	b.w	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ba84:	bf00      	nop
 800ba86:	f000 bcdf 	b.w	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ba8a:	bf00      	nop
 800ba8c:	f000 bcdc 	b.w	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ba90:	bf00      	nop
 800ba92:	f000 bcd9 	b.w	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800ba96:	bf00      	nop
        break;
 800ba98:	f000 bcd6 	b.w	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 800ba9c:	4b42      	ldr	r3, [pc, #264]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ba9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800baa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800baa6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800baaa:	d13d      	bne.n	800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800baac:	4b3e      	ldr	r3, [pc, #248]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bab4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bab8:	f040 84c5 	bne.w	800c446 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 800babc:	4b3a      	ldr	r3, [pc, #232]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800babe:	68db      	ldr	r3, [r3, #12]
 800bac0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bac4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bac8:	f040 84bd 	bne.w	800c446 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800bacc:	4b36      	ldr	r3, [pc, #216]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800bace:	68db      	ldr	r3, [r3, #12]
 800bad0:	0a1b      	lsrs	r3, r3, #8
 800bad2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bad6:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800bad8:	69bb      	ldr	r3, [r7, #24]
 800bada:	68ba      	ldr	r2, [r7, #8]
 800badc:	fb03 f202 	mul.w	r2, r3, r2
 800bae0:	4b31      	ldr	r3, [pc, #196]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800bae2:	68db      	ldr	r3, [r3, #12]
 800bae4:	091b      	lsrs	r3, r3, #4
 800bae6:	f003 030f 	and.w	r3, r3, #15
 800baea:	3301      	adds	r3, #1
 800baec:	fbb2 f3f3 	udiv	r3, r2, r3
 800baf0:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800baf2:	4b2d      	ldr	r3, [pc, #180]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800baf4:	68db      	ldr	r3, [r3, #12]
 800baf6:	0edb      	lsrs	r3, r3, #27
 800baf8:	f003 031f 	and.w	r3, r3, #31
 800bafc:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 800bafe:	697b      	ldr	r3, [r7, #20]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d10a      	bne.n	800bb1a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800bb04:	4b28      	ldr	r3, [pc, #160]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800bb06:	68db      	ldr	r3, [r3, #12]
 800bb08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d002      	beq.n	800bb16 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 800bb10:	2311      	movs	r3, #17
 800bb12:	617b      	str	r3, [r7, #20]
 800bb14:	e001      	b.n	800bb1a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 800bb16:	2307      	movs	r3, #7
 800bb18:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 800bb1a:	69ba      	ldr	r2, [r7, #24]
 800bb1c:	697b      	ldr	r3, [r7, #20]
 800bb1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb22:	61fb      	str	r3, [r7, #28]
      break;
 800bb24:	f000 bc8f 	b.w	800c446 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800bb28:	4b1f      	ldr	r3, [pc, #124]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800bb2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb2e:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800bb32:	60fb      	str	r3, [r7, #12]
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800bb3a:	d016      	beq.n	800bb6a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800bb42:	f200 809b 	bhi.w	800bc7c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bb4c:	d032      	beq.n	800bbb4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bb54:	f200 8092 	bhi.w	800bc7c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	f000 8084 	beq.w	800bc68 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bb66:	d052      	beq.n	800bc0e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 800bb68:	e088      	b.n	800bc7c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800bb6a:	4b0f      	ldr	r3, [pc, #60]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	f003 0302 	and.w	r3, r3, #2
 800bb72:	2b02      	cmp	r3, #2
 800bb74:	f040 8084 	bne.w	800bc80 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800bb78:	4b0b      	ldr	r3, [pc, #44]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	f003 0308 	and.w	r3, r3, #8
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d005      	beq.n	800bb90 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800bb84:	4b08      	ldr	r3, [pc, #32]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	091b      	lsrs	r3, r3, #4
 800bb8a:	f003 030f 	and.w	r3, r3, #15
 800bb8e:	e005      	b.n	800bb9c <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 800bb90:	4b05      	ldr	r3, [pc, #20]	; (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800bb92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bb96:	0a1b      	lsrs	r3, r3, #8
 800bb98:	f003 030f 	and.w	r3, r3, #15
 800bb9c:	4a03      	ldr	r2, [pc, #12]	; (800bbac <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800bb9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bba2:	61fb      	str	r3, [r7, #28]
          break;
 800bba4:	e06c      	b.n	800bc80 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 800bba6:	bf00      	nop
 800bba8:	40021000 	.word	0x40021000
 800bbac:	0801c234 	.word	0x0801c234
 800bbb0:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800bbb4:	4ba5      	ldr	r3, [pc, #660]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bbbc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bbc0:	d160      	bne.n	800bc84 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800bbc2:	4ba2      	ldr	r3, [pc, #648]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bbc4:	68db      	ldr	r3, [r3, #12]
 800bbc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bbca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bbce:	d159      	bne.n	800bc84 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800bbd0:	4b9e      	ldr	r3, [pc, #632]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bbd2:	68db      	ldr	r3, [r3, #12]
 800bbd4:	0a1b      	lsrs	r3, r3, #8
 800bbd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbda:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800bbdc:	69bb      	ldr	r3, [r7, #24]
 800bbde:	68ba      	ldr	r2, [r7, #8]
 800bbe0:	fb03 f202 	mul.w	r2, r3, r2
 800bbe4:	4b99      	ldr	r3, [pc, #612]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bbe6:	68db      	ldr	r3, [r3, #12]
 800bbe8:	091b      	lsrs	r3, r3, #4
 800bbea:	f003 030f 	and.w	r3, r3, #15
 800bbee:	3301      	adds	r3, #1
 800bbf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbf4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800bbf6:	4b95      	ldr	r3, [pc, #596]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bbf8:	68db      	ldr	r3, [r3, #12]
 800bbfa:	0d5b      	lsrs	r3, r3, #21
 800bbfc:	f003 0303 	and.w	r3, r3, #3
 800bc00:	3301      	adds	r3, #1
 800bc02:	005b      	lsls	r3, r3, #1
 800bc04:	69ba      	ldr	r2, [r7, #24]
 800bc06:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc0a:	61fb      	str	r3, [r7, #28]
          break;
 800bc0c:	e03a      	b.n	800bc84 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800bc0e:	4b8f      	ldr	r3, [pc, #572]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bc16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bc1a:	d135      	bne.n	800bc88 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800bc1c:	4b8b      	ldr	r3, [pc, #556]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bc1e:	691b      	ldr	r3, [r3, #16]
 800bc20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bc24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bc28:	d12e      	bne.n	800bc88 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800bc2a:	4b88      	ldr	r3, [pc, #544]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bc2c:	691b      	ldr	r3, [r3, #16]
 800bc2e:	0a1b      	lsrs	r3, r3, #8
 800bc30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bc34:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800bc36:	69bb      	ldr	r3, [r7, #24]
 800bc38:	68ba      	ldr	r2, [r7, #8]
 800bc3a:	fb03 f202 	mul.w	r2, r3, r2
 800bc3e:	4b83      	ldr	r3, [pc, #524]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bc40:	691b      	ldr	r3, [r3, #16]
 800bc42:	091b      	lsrs	r3, r3, #4
 800bc44:	f003 030f 	and.w	r3, r3, #15
 800bc48:	3301      	adds	r3, #1
 800bc4a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc4e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800bc50:	4b7e      	ldr	r3, [pc, #504]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bc52:	691b      	ldr	r3, [r3, #16]
 800bc54:	0d5b      	lsrs	r3, r3, #21
 800bc56:	f003 0303 	and.w	r3, r3, #3
 800bc5a:	3301      	adds	r3, #1
 800bc5c:	005b      	lsls	r3, r3, #1
 800bc5e:	69ba      	ldr	r2, [r7, #24]
 800bc60:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc64:	61fb      	str	r3, [r7, #28]
          break;
 800bc66:	e00f      	b.n	800bc88 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 800bc68:	4b78      	ldr	r3, [pc, #480]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bc6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bc6e:	f003 0302 	and.w	r3, r3, #2
 800bc72:	2b02      	cmp	r3, #2
 800bc74:	d10a      	bne.n	800bc8c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 800bc76:	4b76      	ldr	r3, [pc, #472]	; (800be50 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800bc78:	61fb      	str	r3, [r7, #28]
          break;
 800bc7a:	e007      	b.n	800bc8c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 800bc7c:	bf00      	nop
 800bc7e:	e3e2      	b.n	800c446 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800bc80:	bf00      	nop
 800bc82:	e3e0      	b.n	800c446 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800bc84:	bf00      	nop
 800bc86:	e3de      	b.n	800c446 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800bc88:	bf00      	nop
 800bc8a:	e3dc      	b.n	800c446 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800bc8c:	bf00      	nop
      break;
 800bc8e:	e3da      	b.n	800c446 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800bc90:	4b6e      	ldr	r3, [pc, #440]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bc92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc96:	f003 0303 	and.w	r3, r3, #3
 800bc9a:	60fb      	str	r3, [r7, #12]
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	2b03      	cmp	r3, #3
 800bca0:	d827      	bhi.n	800bcf2 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 800bca2:	a201      	add	r2, pc, #4	; (adr r2, 800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 800bca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bca8:	0800bcb9 	.word	0x0800bcb9
 800bcac:	0800bcc1 	.word	0x0800bcc1
 800bcb0:	0800bcc9 	.word	0x0800bcc9
 800bcb4:	0800bcdd 	.word	0x0800bcdd
          frequency = HAL_RCC_GetPCLK2Freq();
 800bcb8:	f7ff f87c 	bl	800adb4 <HAL_RCC_GetPCLK2Freq>
 800bcbc:	61f8      	str	r0, [r7, #28]
          break;
 800bcbe:	e01d      	b.n	800bcfc <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 800bcc0:	f7fe ffca 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800bcc4:	61f8      	str	r0, [r7, #28]
          break;
 800bcc6:	e019      	b.n	800bcfc <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bcc8:	4b60      	ldr	r3, [pc, #384]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bcd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bcd4:	d10f      	bne.n	800bcf6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 800bcd6:	4b5f      	ldr	r3, [pc, #380]	; (800be54 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800bcd8:	61fb      	str	r3, [r7, #28]
          break;
 800bcda:	e00c      	b.n	800bcf6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800bcdc:	4b5b      	ldr	r3, [pc, #364]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bcde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bce2:	f003 0302 	and.w	r3, r3, #2
 800bce6:	2b02      	cmp	r3, #2
 800bce8:	d107      	bne.n	800bcfa <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 800bcea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bcee:	61fb      	str	r3, [r7, #28]
          break;
 800bcf0:	e003      	b.n	800bcfa <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 800bcf2:	bf00      	nop
 800bcf4:	e3a8      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bcf6:	bf00      	nop
 800bcf8:	e3a6      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bcfa:	bf00      	nop
        break;
 800bcfc:	e3a4      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800bcfe:	4b53      	ldr	r3, [pc, #332]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bd00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd04:	f003 030c 	and.w	r3, r3, #12
 800bd08:	60fb      	str	r3, [r7, #12]
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	2b0c      	cmp	r3, #12
 800bd0e:	d83a      	bhi.n	800bd86 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800bd10:	a201      	add	r2, pc, #4	; (adr r2, 800bd18 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 800bd12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd16:	bf00      	nop
 800bd18:	0800bd4d 	.word	0x0800bd4d
 800bd1c:	0800bd87 	.word	0x0800bd87
 800bd20:	0800bd87 	.word	0x0800bd87
 800bd24:	0800bd87 	.word	0x0800bd87
 800bd28:	0800bd55 	.word	0x0800bd55
 800bd2c:	0800bd87 	.word	0x0800bd87
 800bd30:	0800bd87 	.word	0x0800bd87
 800bd34:	0800bd87 	.word	0x0800bd87
 800bd38:	0800bd5d 	.word	0x0800bd5d
 800bd3c:	0800bd87 	.word	0x0800bd87
 800bd40:	0800bd87 	.word	0x0800bd87
 800bd44:	0800bd87 	.word	0x0800bd87
 800bd48:	0800bd71 	.word	0x0800bd71
          frequency = HAL_RCC_GetPCLK1Freq();
 800bd4c:	f7ff f81c 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 800bd50:	61f8      	str	r0, [r7, #28]
          break;
 800bd52:	e01d      	b.n	800bd90 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 800bd54:	f7fe ff80 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800bd58:	61f8      	str	r0, [r7, #28]
          break;
 800bd5a:	e019      	b.n	800bd90 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bd5c:	4b3b      	ldr	r3, [pc, #236]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bd64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd68:	d10f      	bne.n	800bd8a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 800bd6a:	4b3a      	ldr	r3, [pc, #232]	; (800be54 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800bd6c:	61fb      	str	r3, [r7, #28]
          break;
 800bd6e:	e00c      	b.n	800bd8a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800bd70:	4b36      	ldr	r3, [pc, #216]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bd72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd76:	f003 0302 	and.w	r3, r3, #2
 800bd7a:	2b02      	cmp	r3, #2
 800bd7c:	d107      	bne.n	800bd8e <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 800bd7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bd82:	61fb      	str	r3, [r7, #28]
          break;
 800bd84:	e003      	b.n	800bd8e <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 800bd86:	bf00      	nop
 800bd88:	e35e      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bd8a:	bf00      	nop
 800bd8c:	e35c      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bd8e:	bf00      	nop
        break;
 800bd90:	e35a      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800bd92:	4b2e      	ldr	r3, [pc, #184]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bd94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd98:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bd9c:	60fb      	str	r3, [r7, #12]
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	2b30      	cmp	r3, #48	; 0x30
 800bda2:	d021      	beq.n	800bde8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	2b30      	cmp	r3, #48	; 0x30
 800bda8:	d829      	bhi.n	800bdfe <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	2b20      	cmp	r3, #32
 800bdae:	d011      	beq.n	800bdd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	2b20      	cmp	r3, #32
 800bdb4:	d823      	bhi.n	800bdfe <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d003      	beq.n	800bdc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	2b10      	cmp	r3, #16
 800bdc0:	d004      	beq.n	800bdcc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 800bdc2:	e01c      	b.n	800bdfe <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 800bdc4:	f7fe ffe0 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 800bdc8:	61f8      	str	r0, [r7, #28]
          break;
 800bdca:	e01d      	b.n	800be08 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800bdcc:	f7fe ff44 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800bdd0:	61f8      	str	r0, [r7, #28]
          break;
 800bdd2:	e019      	b.n	800be08 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bdd4:	4b1d      	ldr	r3, [pc, #116]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bddc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bde0:	d10f      	bne.n	800be02 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 800bde2:	4b1c      	ldr	r3, [pc, #112]	; (800be54 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800bde4:	61fb      	str	r3, [r7, #28]
          break;
 800bde6:	e00c      	b.n	800be02 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800bde8:	4b18      	ldr	r3, [pc, #96]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800bdea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bdee:	f003 0302 	and.w	r3, r3, #2
 800bdf2:	2b02      	cmp	r3, #2
 800bdf4:	d107      	bne.n	800be06 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 800bdf6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bdfa:	61fb      	str	r3, [r7, #28]
          break;
 800bdfc:	e003      	b.n	800be06 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800bdfe:	bf00      	nop
 800be00:	e322      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800be02:	bf00      	nop
 800be04:	e320      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800be06:	bf00      	nop
        break;
 800be08:	e31e      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800be0a:	4b10      	ldr	r3, [pc, #64]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800be0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be10:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800be14:	60fb      	str	r3, [r7, #12]
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	2bc0      	cmp	r3, #192	; 0xc0
 800be1a:	d027      	beq.n	800be6c <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	2bc0      	cmp	r3, #192	; 0xc0
 800be20:	d82f      	bhi.n	800be82 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	2b80      	cmp	r3, #128	; 0x80
 800be26:	d017      	beq.n	800be58 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	2b80      	cmp	r3, #128	; 0x80
 800be2c:	d829      	bhi.n	800be82 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d003      	beq.n	800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	2b40      	cmp	r3, #64	; 0x40
 800be38:	d004      	beq.n	800be44 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 800be3a:	e022      	b.n	800be82 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800be3c:	f7fe ffa4 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 800be40:	61f8      	str	r0, [r7, #28]
          break;
 800be42:	e023      	b.n	800be8c <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 800be44:	f7fe ff08 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800be48:	61f8      	str	r0, [r7, #28]
          break;
 800be4a:	e01f      	b.n	800be8c <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 800be4c:	40021000 	.word	0x40021000
 800be50:	02dc6c00 	.word	0x02dc6c00
 800be54:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800be58:	4b9b      	ldr	r3, [pc, #620]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800be60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be64:	d10f      	bne.n	800be86 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 800be66:	4b99      	ldr	r3, [pc, #612]	; (800c0cc <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800be68:	61fb      	str	r3, [r7, #28]
          break;
 800be6a:	e00c      	b.n	800be86 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800be6c:	4b96      	ldr	r3, [pc, #600]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800be6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be72:	f003 0302 	and.w	r3, r3, #2
 800be76:	2b02      	cmp	r3, #2
 800be78:	d107      	bne.n	800be8a <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 800be7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800be7e:	61fb      	str	r3, [r7, #28]
          break;
 800be80:	e003      	b.n	800be8a <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 800be82:	bf00      	nop
 800be84:	e2e0      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800be86:	bf00      	nop
 800be88:	e2de      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800be8a:	bf00      	nop
        break;
 800be8c:	e2dc      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800be8e:	4b8e      	ldr	r3, [pc, #568]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800be90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800be98:	60fb      	str	r3, [r7, #12]
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bea0:	d025      	beq.n	800beee <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bea8:	d82c      	bhi.n	800bf04 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800beb0:	d013      	beq.n	800beda <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800beb8:	d824      	bhi.n	800bf04 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d004      	beq.n	800beca <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bec6:	d004      	beq.n	800bed2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 800bec8:	e01c      	b.n	800bf04 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800beca:	f7fe ff5d 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 800bece:	61f8      	str	r0, [r7, #28]
          break;
 800bed0:	e01d      	b.n	800bf0e <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800bed2:	f7fe fec1 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800bed6:	61f8      	str	r0, [r7, #28]
          break;
 800bed8:	e019      	b.n	800bf0e <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800beda:	4b7b      	ldr	r3, [pc, #492]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bee2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bee6:	d10f      	bne.n	800bf08 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 800bee8:	4b78      	ldr	r3, [pc, #480]	; (800c0cc <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800beea:	61fb      	str	r3, [r7, #28]
          break;
 800beec:	e00c      	b.n	800bf08 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800beee:	4b76      	ldr	r3, [pc, #472]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bef4:	f003 0302 	and.w	r3, r3, #2
 800bef8:	2b02      	cmp	r3, #2
 800befa:	d107      	bne.n	800bf0c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 800befc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bf00:	61fb      	str	r3, [r7, #28]
          break;
 800bf02:	e003      	b.n	800bf0c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 800bf04:	bf00      	nop
 800bf06:	e29f      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bf08:	bf00      	nop
 800bf0a:	e29d      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bf0c:	bf00      	nop
        break;
 800bf0e:	e29b      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800bf10:	4b6d      	ldr	r3, [pc, #436]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bf12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf16:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800bf1a:	60fb      	str	r3, [r7, #12]
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bf22:	d025      	beq.n	800bf70 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bf2a:	d82c      	bhi.n	800bf86 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bf32:	d013      	beq.n	800bf5c <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bf3a:	d824      	bhi.n	800bf86 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d004      	beq.n	800bf4c <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf48:	d004      	beq.n	800bf54 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 800bf4a:	e01c      	b.n	800bf86 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800bf4c:	f7fe ff1c 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 800bf50:	61f8      	str	r0, [r7, #28]
          break;
 800bf52:	e01d      	b.n	800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 800bf54:	f7fe fe80 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800bf58:	61f8      	str	r0, [r7, #28]
          break;
 800bf5a:	e019      	b.n	800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bf5c:	4b5a      	ldr	r3, [pc, #360]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf68:	d10f      	bne.n	800bf8a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 800bf6a:	4b58      	ldr	r3, [pc, #352]	; (800c0cc <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800bf6c:	61fb      	str	r3, [r7, #28]
          break;
 800bf6e:	e00c      	b.n	800bf8a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800bf70:	4b55      	ldr	r3, [pc, #340]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bf72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf76:	f003 0302 	and.w	r3, r3, #2
 800bf7a:	2b02      	cmp	r3, #2
 800bf7c:	d107      	bne.n	800bf8e <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 800bf7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bf82:	61fb      	str	r3, [r7, #28]
          break;
 800bf84:	e003      	b.n	800bf8e <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 800bf86:	bf00      	nop
 800bf88:	e25e      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bf8a:	bf00      	nop
 800bf8c:	e25c      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800bf8e:	bf00      	nop
        break;
 800bf90:	e25a      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800bf92:	4b4d      	ldr	r3, [pc, #308]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bf94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf98:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bf9c:	60fb      	str	r3, [r7, #12]
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bfa4:	d007      	beq.n	800bfb6 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bfac:	d12f      	bne.n	800c00e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800bfae:	f7fe fe53 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800bfb2:	61f8      	str	r0, [r7, #28]
          break;
 800bfb4:	e02e      	b.n	800c014 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800bfb6:	4b44      	ldr	r3, [pc, #272]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bfbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bfc2:	d126      	bne.n	800c012 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 800bfc4:	4b40      	ldr	r3, [pc, #256]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bfc6:	691b      	ldr	r3, [r3, #16]
 800bfc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d020      	beq.n	800c012 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800bfd0:	4b3d      	ldr	r3, [pc, #244]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bfd2:	691b      	ldr	r3, [r3, #16]
 800bfd4:	0a1b      	lsrs	r3, r3, #8
 800bfd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bfda:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800bfdc:	69bb      	ldr	r3, [r7, #24]
 800bfde:	68ba      	ldr	r2, [r7, #8]
 800bfe0:	fb03 f202 	mul.w	r2, r3, r2
 800bfe4:	4b38      	ldr	r3, [pc, #224]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bfe6:	691b      	ldr	r3, [r3, #16]
 800bfe8:	091b      	lsrs	r3, r3, #4
 800bfea:	f003 030f 	and.w	r3, r3, #15
 800bfee:	3301      	adds	r3, #1
 800bff0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bff4:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800bff6:	4b34      	ldr	r3, [pc, #208]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800bff8:	691b      	ldr	r3, [r3, #16]
 800bffa:	0e5b      	lsrs	r3, r3, #25
 800bffc:	f003 0303 	and.w	r3, r3, #3
 800c000:	3301      	adds	r3, #1
 800c002:	005b      	lsls	r3, r3, #1
 800c004:	69ba      	ldr	r2, [r7, #24]
 800c006:	fbb2 f3f3 	udiv	r3, r2, r3
 800c00a:	61fb      	str	r3, [r7, #28]
          break;
 800c00c:	e001      	b.n	800c012 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 800c00e:	bf00      	nop
 800c010:	e21a      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c012:	bf00      	nop
        break;
 800c014:	e218      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800c016:	4b2c      	ldr	r3, [pc, #176]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800c018:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c01c:	f003 0304 	and.w	r3, r3, #4
 800c020:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d103      	bne.n	800c030 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 800c028:	f7fe fec4 	bl	800adb4 <HAL_RCC_GetPCLK2Freq>
 800c02c:	61f8      	str	r0, [r7, #28]
        break;
 800c02e:	e20b      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 800c030:	f7fe fe12 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800c034:	61f8      	str	r0, [r7, #28]
        break;
 800c036:	e207      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 800c038:	4b23      	ldr	r3, [pc, #140]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800c03a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c03e:	f003 0318 	and.w	r3, r3, #24
 800c042:	60fb      	str	r3, [r7, #12]
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	2b10      	cmp	r3, #16
 800c048:	d010      	beq.n	800c06c <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	2b10      	cmp	r3, #16
 800c04e:	d834      	bhi.n	800c0ba <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	2b00      	cmp	r3, #0
 800c054:	d003      	beq.n	800c05e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	2b08      	cmp	r3, #8
 800c05a:	d024      	beq.n	800c0a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 800c05c:	e02d      	b.n	800c0ba <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800c05e:	69b9      	ldr	r1, [r7, #24]
 800c060:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c064:	f000 fbe2 	bl	800c82c <RCCEx_GetSAIxPeriphCLKFreq>
 800c068:	61f8      	str	r0, [r7, #28]
          break;
 800c06a:	e02b      	b.n	800c0c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800c06c:	4b16      	ldr	r3, [pc, #88]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	f003 0302 	and.w	r3, r3, #2
 800c074:	2b02      	cmp	r3, #2
 800c076:	d122      	bne.n	800c0be <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800c078:	4b13      	ldr	r3, [pc, #76]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f003 0308 	and.w	r3, r3, #8
 800c080:	2b00      	cmp	r3, #0
 800c082:	d005      	beq.n	800c090 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 800c084:	4b10      	ldr	r3, [pc, #64]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	091b      	lsrs	r3, r3, #4
 800c08a:	f003 030f 	and.w	r3, r3, #15
 800c08e:	e005      	b.n	800c09c <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 800c090:	4b0d      	ldr	r3, [pc, #52]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800c092:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c096:	0a1b      	lsrs	r3, r3, #8
 800c098:	f003 030f 	and.w	r3, r3, #15
 800c09c:	4a0c      	ldr	r2, [pc, #48]	; (800c0d0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800c09e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0a2:	61fb      	str	r3, [r7, #28]
          break;
 800c0a4:	e00b      	b.n	800c0be <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c0a6:	4b08      	ldr	r3, [pc, #32]	; (800c0c8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c0ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c0b2:	d106      	bne.n	800c0c2 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 800c0b4:	4b05      	ldr	r3, [pc, #20]	; (800c0cc <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800c0b6:	61fb      	str	r3, [r7, #28]
          break;
 800c0b8:	e003      	b.n	800c0c2 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 800c0ba:	bf00      	nop
 800c0bc:	e1c4      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c0be:	bf00      	nop
 800c0c0:	e1c2      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c0c2:	bf00      	nop
        break;
 800c0c4:	e1c0      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 800c0c6:	bf00      	nop
 800c0c8:	40021000 	.word	0x40021000
 800c0cc:	00f42400 	.word	0x00f42400
 800c0d0:	0801c234 	.word	0x0801c234
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800c0d4:	4b96      	ldr	r3, [pc, #600]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c0d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c0da:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800c0de:	60fb      	str	r3, [r7, #12]
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c0e6:	d013      	beq.n	800c110 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c0ee:	d819      	bhi.n	800c124 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d004      	beq.n	800c100 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c0fc:	d004      	beq.n	800c108 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 800c0fe:	e011      	b.n	800c124 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c100:	f7fe fe42 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 800c104:	61f8      	str	r0, [r7, #28]
          break;
 800c106:	e010      	b.n	800c12a <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 800c108:	f7fe fda6 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800c10c:	61f8      	str	r0, [r7, #28]
          break;
 800c10e:	e00c      	b.n	800c12a <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c110:	4b87      	ldr	r3, [pc, #540]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c118:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c11c:	d104      	bne.n	800c128 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 800c11e:	4b85      	ldr	r3, [pc, #532]	; (800c334 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800c120:	61fb      	str	r3, [r7, #28]
          break;
 800c122:	e001      	b.n	800c128 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 800c124:	bf00      	nop
 800c126:	e18f      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c128:	bf00      	nop
        break;
 800c12a:	e18d      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800c12c:	4b80      	ldr	r3, [pc, #512]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c12e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c132:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800c136:	60fb      	str	r3, [r7, #12]
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c13e:	d013      	beq.n	800c168 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c146:	d819      	bhi.n	800c17c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d004      	beq.n	800c158 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c154:	d004      	beq.n	800c160 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 800c156:	e011      	b.n	800c17c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c158:	f7fe fe16 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 800c15c:	61f8      	str	r0, [r7, #28]
          break;
 800c15e:	e010      	b.n	800c182 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 800c160:	f7fe fd7a 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800c164:	61f8      	str	r0, [r7, #28]
          break;
 800c166:	e00c      	b.n	800c182 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c168:	4b71      	ldr	r3, [pc, #452]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c170:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c174:	d104      	bne.n	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 800c176:	4b6f      	ldr	r3, [pc, #444]	; (800c334 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800c178:	61fb      	str	r3, [r7, #28]
          break;
 800c17a:	e001      	b.n	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 800c17c:	bf00      	nop
 800c17e:	e163      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c180:	bf00      	nop
        break;
 800c182:	e161      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800c184:	4b6a      	ldr	r3, [pc, #424]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c18a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c18e:	60fb      	str	r3, [r7, #12]
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c196:	d013      	beq.n	800c1c0 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c19e:	d819      	bhi.n	800c1d4 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d004      	beq.n	800c1b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1ac:	d004      	beq.n	800c1b8 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 800c1ae:	e011      	b.n	800c1d4 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c1b0:	f7fe fdea 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 800c1b4:	61f8      	str	r0, [r7, #28]
          break;
 800c1b6:	e010      	b.n	800c1da <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 800c1b8:	f7fe fd4e 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800c1bc:	61f8      	str	r0, [r7, #28]
          break;
 800c1be:	e00c      	b.n	800c1da <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c1c0:	4b5b      	ldr	r3, [pc, #364]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c1c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c1cc:	d104      	bne.n	800c1d8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 800c1ce:	4b59      	ldr	r3, [pc, #356]	; (800c334 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800c1d0:	61fb      	str	r3, [r7, #28]
          break;
 800c1d2:	e001      	b.n	800c1d8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 800c1d4:	bf00      	nop
 800c1d6:	e137      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c1d8:	bf00      	nop
        break;
 800c1da:	e135      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800c1dc:	4b54      	ldr	r3, [pc, #336]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c1de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c1e2:	f003 0303 	and.w	r3, r3, #3
 800c1e6:	60fb      	str	r3, [r7, #12]
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	2b02      	cmp	r3, #2
 800c1ec:	d011      	beq.n	800c212 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	2b02      	cmp	r3, #2
 800c1f2:	d818      	bhi.n	800c226 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d003      	beq.n	800c202 <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	2b01      	cmp	r3, #1
 800c1fe:	d004      	beq.n	800c20a <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 800c200:	e011      	b.n	800c226 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c202:	f7fe fdc1 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 800c206:	61f8      	str	r0, [r7, #28]
          break;
 800c208:	e010      	b.n	800c22c <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 800c20a:	f7fe fd25 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800c20e:	61f8      	str	r0, [r7, #28]
          break;
 800c210:	e00c      	b.n	800c22c <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c212:	4b47      	ldr	r3, [pc, #284]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c21a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c21e:	d104      	bne.n	800c22a <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 800c220:	4b44      	ldr	r3, [pc, #272]	; (800c334 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800c222:	61fb      	str	r3, [r7, #28]
          break;
 800c224:	e001      	b.n	800c22a <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 800c226:	bf00      	nop
 800c228:	e10e      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c22a:	bf00      	nop
        break;
 800c22c:	e10c      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800c22e:	4b40      	ldr	r3, [pc, #256]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c230:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c234:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800c238:	60fb      	str	r3, [r7, #12]
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800c240:	d02c      	beq.n	800c29c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800c248:	d833      	bhi.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c250:	d01a      	beq.n	800c288 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c258:	d82b      	bhi.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d004      	beq.n	800c26a <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c266:	d004      	beq.n	800c272 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 800c268:	e023      	b.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c26a:	f7fe fd8d 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 800c26e:	61f8      	str	r0, [r7, #28]
          break;
 800c270:	e026      	b.n	800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800c272:	4b2f      	ldr	r3, [pc, #188]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c274:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c278:	f003 0302 	and.w	r3, r3, #2
 800c27c:	2b02      	cmp	r3, #2
 800c27e:	d11a      	bne.n	800c2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 800c280:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800c284:	61fb      	str	r3, [r7, #28]
          break;
 800c286:	e016      	b.n	800c2b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c288:	4b29      	ldr	r3, [pc, #164]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c290:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c294:	d111      	bne.n	800c2ba <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 800c296:	4b27      	ldr	r3, [pc, #156]	; (800c334 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800c298:	61fb      	str	r3, [r7, #28]
          break;
 800c29a:	e00e      	b.n	800c2ba <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c29c:	4b24      	ldr	r3, [pc, #144]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c29e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c2a2:	f003 0302 	and.w	r3, r3, #2
 800c2a6:	2b02      	cmp	r3, #2
 800c2a8:	d109      	bne.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 800c2aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c2ae:	61fb      	str	r3, [r7, #28]
          break;
 800c2b0:	e005      	b.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 800c2b2:	bf00      	nop
 800c2b4:	e0c8      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c2b6:	bf00      	nop
 800c2b8:	e0c6      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c2ba:	bf00      	nop
 800c2bc:	e0c4      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c2be:	bf00      	nop
        break;
 800c2c0:	e0c2      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800c2c2:	4b1b      	ldr	r3, [pc, #108]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c2c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c2c8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800c2cc:	60fb      	str	r3, [r7, #12]
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c2d4:	d030      	beq.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c2dc:	d837      	bhi.n	800c34e <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c2e4:	d01a      	beq.n	800c31c <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c2ec:	d82f      	bhi.n	800c34e <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d004      	beq.n	800c2fe <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c2fa:	d004      	beq.n	800c306 <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 800c2fc:	e027      	b.n	800c34e <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 800c2fe:	f7fe fd43 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 800c302:	61f8      	str	r0, [r7, #28]
          break;
 800c304:	e02a      	b.n	800c35c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800c306:	4b0a      	ldr	r3, [pc, #40]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c308:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c30c:	f003 0302 	and.w	r3, r3, #2
 800c310:	2b02      	cmp	r3, #2
 800c312:	d11e      	bne.n	800c352 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 800c314:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800c318:	61fb      	str	r3, [r7, #28]
          break;
 800c31a:	e01a      	b.n	800c352 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c31c:	4b04      	ldr	r3, [pc, #16]	; (800c330 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c324:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c328:	d115      	bne.n	800c356 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 800c32a:	4b02      	ldr	r3, [pc, #8]	; (800c334 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800c32c:	61fb      	str	r3, [r7, #28]
          break;
 800c32e:	e012      	b.n	800c356 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800c330:	40021000 	.word	0x40021000
 800c334:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800c338:	4b46      	ldr	r3, [pc, #280]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c33a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c33e:	f003 0302 	and.w	r3, r3, #2
 800c342:	2b02      	cmp	r3, #2
 800c344:	d109      	bne.n	800c35a <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 800c346:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c34a:	61fb      	str	r3, [r7, #28]
          break;
 800c34c:	e005      	b.n	800c35a <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 800c34e:	bf00      	nop
 800c350:	e07a      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c352:	bf00      	nop
 800c354:	e078      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c356:	bf00      	nop
 800c358:	e076      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c35a:	bf00      	nop
        break;
 800c35c:	e074      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800c35e:	4b3d      	ldr	r3, [pc, #244]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c360:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c364:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800c368:	60fb      	str	r3, [r7, #12]
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c370:	d02c      	beq.n	800c3cc <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c378:	d855      	bhi.n	800c426 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d004      	beq.n	800c38a <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c386:	d004      	beq.n	800c392 <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 800c388:	e04d      	b.n	800c426 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 800c38a:	f7fe fc65 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 800c38e:	61f8      	str	r0, [r7, #28]
          break;
 800c390:	e04e      	b.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800c392:	4b30      	ldr	r3, [pc, #192]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	f003 0302 	and.w	r3, r3, #2
 800c39a:	2b02      	cmp	r3, #2
 800c39c:	d145      	bne.n	800c42a <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800c39e:	4b2d      	ldr	r3, [pc, #180]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	f003 0308 	and.w	r3, r3, #8
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d005      	beq.n	800c3b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 800c3aa:	4b2a      	ldr	r3, [pc, #168]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	091b      	lsrs	r3, r3, #4
 800c3b0:	f003 030f 	and.w	r3, r3, #15
 800c3b4:	e005      	b.n	800c3c2 <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 800c3b6:	4b27      	ldr	r3, [pc, #156]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c3b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c3bc:	0a1b      	lsrs	r3, r3, #8
 800c3be:	f003 030f 	and.w	r3, r3, #15
 800c3c2:	4a25      	ldr	r2, [pc, #148]	; (800c458 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 800c3c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c3c8:	61fb      	str	r3, [r7, #28]
          break;
 800c3ca:	e02e      	b.n	800c42a <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800c3cc:	4b21      	ldr	r3, [pc, #132]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c3d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c3d8:	d129      	bne.n	800c42e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800c3da:	4b1e      	ldr	r3, [pc, #120]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c3dc:	68db      	ldr	r3, [r3, #12]
 800c3de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c3e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c3e6:	d122      	bne.n	800c42e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800c3e8:	4b1a      	ldr	r3, [pc, #104]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c3ea:	68db      	ldr	r3, [r3, #12]
 800c3ec:	0a1b      	lsrs	r3, r3, #8
 800c3ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c3f2:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c3f4:	69bb      	ldr	r3, [r7, #24]
 800c3f6:	68ba      	ldr	r2, [r7, #8]
 800c3f8:	fb03 f202 	mul.w	r2, r3, r2
 800c3fc:	4b15      	ldr	r3, [pc, #84]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c3fe:	68db      	ldr	r3, [r3, #12]
 800c400:	091b      	lsrs	r3, r3, #4
 800c402:	f003 030f 	and.w	r3, r3, #15
 800c406:	3301      	adds	r3, #1
 800c408:	fbb2 f3f3 	udiv	r3, r2, r3
 800c40c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800c40e:	4b11      	ldr	r3, [pc, #68]	; (800c454 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800c410:	68db      	ldr	r3, [r3, #12]
 800c412:	0d5b      	lsrs	r3, r3, #21
 800c414:	f003 0303 	and.w	r3, r3, #3
 800c418:	3301      	adds	r3, #1
 800c41a:	005b      	lsls	r3, r3, #1
 800c41c:	69ba      	ldr	r2, [r7, #24]
 800c41e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c422:	61fb      	str	r3, [r7, #28]
          break;
 800c424:	e003      	b.n	800c42e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 800c426:	bf00      	nop
 800c428:	e00e      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c42a:	bf00      	nop
 800c42c:	e00c      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800c42e:	bf00      	nop
        break;
 800c430:	e00a      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800c432:	bf00      	nop
 800c434:	e008      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800c436:	bf00      	nop
 800c438:	e006      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800c43a:	bf00      	nop
 800c43c:	e004      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800c43e:	bf00      	nop
 800c440:	e002      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800c442:	bf00      	nop
 800c444:	e000      	b.n	800c448 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800c446:	bf00      	nop
    }
  }

  return(frequency);
 800c448:	69fb      	ldr	r3, [r7, #28]
}
 800c44a:	4618      	mov	r0, r3
 800c44c:	3720      	adds	r7, #32
 800c44e:	46bd      	mov	sp, r7
 800c450:	bd80      	pop	{r7, pc}
 800c452:	bf00      	nop
 800c454:	40021000 	.word	0x40021000
 800c458:	0801c234 	.word	0x0801c234

0800c45c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	b084      	sub	sp, #16
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
 800c464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c466:	2300      	movs	r3, #0
 800c468:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c46a:	4b72      	ldr	r3, [pc, #456]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c46c:	68db      	ldr	r3, [r3, #12]
 800c46e:	f003 0303 	and.w	r3, r3, #3
 800c472:	2b00      	cmp	r3, #0
 800c474:	d00e      	beq.n	800c494 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800c476:	4b6f      	ldr	r3, [pc, #444]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c478:	68db      	ldr	r3, [r3, #12]
 800c47a:	f003 0203 	and.w	r2, r3, #3
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	429a      	cmp	r2, r3
 800c484:	d103      	bne.n	800c48e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
       ||
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d142      	bne.n	800c514 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800c48e:	2301      	movs	r3, #1
 800c490:	73fb      	strb	r3, [r7, #15]
 800c492:	e03f      	b.n	800c514 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	2b03      	cmp	r3, #3
 800c49a:	d018      	beq.n	800c4ce <RCCEx_PLLSAI1_Config+0x72>
 800c49c:	2b03      	cmp	r3, #3
 800c49e:	d825      	bhi.n	800c4ec <RCCEx_PLLSAI1_Config+0x90>
 800c4a0:	2b01      	cmp	r3, #1
 800c4a2:	d002      	beq.n	800c4aa <RCCEx_PLLSAI1_Config+0x4e>
 800c4a4:	2b02      	cmp	r3, #2
 800c4a6:	d009      	beq.n	800c4bc <RCCEx_PLLSAI1_Config+0x60>
 800c4a8:	e020      	b.n	800c4ec <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c4aa:	4b62      	ldr	r3, [pc, #392]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	f003 0302 	and.w	r3, r3, #2
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d11d      	bne.n	800c4f2 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800c4b6:	2301      	movs	r3, #1
 800c4b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c4ba:	e01a      	b.n	800c4f2 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c4bc:	4b5d      	ldr	r3, [pc, #372]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d116      	bne.n	800c4f6 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800c4c8:	2301      	movs	r3, #1
 800c4ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c4cc:	e013      	b.n	800c4f6 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c4ce:	4b59      	ldr	r3, [pc, #356]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d10f      	bne.n	800c4fa <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c4da:	4b56      	ldr	r3, [pc, #344]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d109      	bne.n	800c4fa <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800c4e6:	2301      	movs	r3, #1
 800c4e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c4ea:	e006      	b.n	800c4fa <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800c4ec:	2301      	movs	r3, #1
 800c4ee:	73fb      	strb	r3, [r7, #15]
      break;
 800c4f0:	e004      	b.n	800c4fc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800c4f2:	bf00      	nop
 800c4f4:	e002      	b.n	800c4fc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800c4f6:	bf00      	nop
 800c4f8:	e000      	b.n	800c4fc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800c4fa:	bf00      	nop
    }

    if(status == HAL_OK)
 800c4fc:	7bfb      	ldrb	r3, [r7, #15]
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d108      	bne.n	800c514 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800c502:	4b4c      	ldr	r3, [pc, #304]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c504:	68db      	ldr	r3, [r3, #12]
 800c506:	f023 0203 	bic.w	r2, r3, #3
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	4949      	ldr	r1, [pc, #292]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c510:	4313      	orrs	r3, r2
 800c512:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800c514:	7bfb      	ldrb	r3, [r7, #15]
 800c516:	2b00      	cmp	r3, #0
 800c518:	f040 8086 	bne.w	800c628 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800c51c:	4b45      	ldr	r3, [pc, #276]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	4a44      	ldr	r2, [pc, #272]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c522:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c526:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c528:	f7fa fab6 	bl	8006a98 <HAL_GetTick>
 800c52c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c52e:	e009      	b.n	800c544 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c530:	f7fa fab2 	bl	8006a98 <HAL_GetTick>
 800c534:	4602      	mov	r2, r0
 800c536:	68bb      	ldr	r3, [r7, #8]
 800c538:	1ad3      	subs	r3, r2, r3
 800c53a:	2b02      	cmp	r3, #2
 800c53c:	d902      	bls.n	800c544 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800c53e:	2303      	movs	r3, #3
 800c540:	73fb      	strb	r3, [r7, #15]
        break;
 800c542:	e005      	b.n	800c550 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c544:	4b3b      	ldr	r3, [pc, #236]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d1ef      	bne.n	800c530 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800c550:	7bfb      	ldrb	r3, [r7, #15]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d168      	bne.n	800c628 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c556:	683b      	ldr	r3, [r7, #0]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d113      	bne.n	800c584 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c55c:	4b35      	ldr	r3, [pc, #212]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c55e:	691a      	ldr	r2, [r3, #16]
 800c560:	4b35      	ldr	r3, [pc, #212]	; (800c638 <RCCEx_PLLSAI1_Config+0x1dc>)
 800c562:	4013      	ands	r3, r2
 800c564:	687a      	ldr	r2, [r7, #4]
 800c566:	6892      	ldr	r2, [r2, #8]
 800c568:	0211      	lsls	r1, r2, #8
 800c56a:	687a      	ldr	r2, [r7, #4]
 800c56c:	68d2      	ldr	r2, [r2, #12]
 800c56e:	06d2      	lsls	r2, r2, #27
 800c570:	4311      	orrs	r1, r2
 800c572:	687a      	ldr	r2, [r7, #4]
 800c574:	6852      	ldr	r2, [r2, #4]
 800c576:	3a01      	subs	r2, #1
 800c578:	0112      	lsls	r2, r2, #4
 800c57a:	430a      	orrs	r2, r1
 800c57c:	492d      	ldr	r1, [pc, #180]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c57e:	4313      	orrs	r3, r2
 800c580:	610b      	str	r3, [r1, #16]
 800c582:	e02d      	b.n	800c5e0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	2b01      	cmp	r3, #1
 800c588:	d115      	bne.n	800c5b6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c58a:	4b2a      	ldr	r3, [pc, #168]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c58c:	691a      	ldr	r2, [r3, #16]
 800c58e:	4b2b      	ldr	r3, [pc, #172]	; (800c63c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c590:	4013      	ands	r3, r2
 800c592:	687a      	ldr	r2, [r7, #4]
 800c594:	6892      	ldr	r2, [r2, #8]
 800c596:	0211      	lsls	r1, r2, #8
 800c598:	687a      	ldr	r2, [r7, #4]
 800c59a:	6912      	ldr	r2, [r2, #16]
 800c59c:	0852      	lsrs	r2, r2, #1
 800c59e:	3a01      	subs	r2, #1
 800c5a0:	0552      	lsls	r2, r2, #21
 800c5a2:	4311      	orrs	r1, r2
 800c5a4:	687a      	ldr	r2, [r7, #4]
 800c5a6:	6852      	ldr	r2, [r2, #4]
 800c5a8:	3a01      	subs	r2, #1
 800c5aa:	0112      	lsls	r2, r2, #4
 800c5ac:	430a      	orrs	r2, r1
 800c5ae:	4921      	ldr	r1, [pc, #132]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c5b0:	4313      	orrs	r3, r2
 800c5b2:	610b      	str	r3, [r1, #16]
 800c5b4:	e014      	b.n	800c5e0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c5b6:	4b1f      	ldr	r3, [pc, #124]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c5b8:	691a      	ldr	r2, [r3, #16]
 800c5ba:	4b21      	ldr	r3, [pc, #132]	; (800c640 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c5bc:	4013      	ands	r3, r2
 800c5be:	687a      	ldr	r2, [r7, #4]
 800c5c0:	6892      	ldr	r2, [r2, #8]
 800c5c2:	0211      	lsls	r1, r2, #8
 800c5c4:	687a      	ldr	r2, [r7, #4]
 800c5c6:	6952      	ldr	r2, [r2, #20]
 800c5c8:	0852      	lsrs	r2, r2, #1
 800c5ca:	3a01      	subs	r2, #1
 800c5cc:	0652      	lsls	r2, r2, #25
 800c5ce:	4311      	orrs	r1, r2
 800c5d0:	687a      	ldr	r2, [r7, #4]
 800c5d2:	6852      	ldr	r2, [r2, #4]
 800c5d4:	3a01      	subs	r2, #1
 800c5d6:	0112      	lsls	r2, r2, #4
 800c5d8:	430a      	orrs	r2, r1
 800c5da:	4916      	ldr	r1, [pc, #88]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c5dc:	4313      	orrs	r3, r2
 800c5de:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800c5e0:	4b14      	ldr	r3, [pc, #80]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	4a13      	ldr	r2, [pc, #76]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c5e6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c5ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c5ec:	f7fa fa54 	bl	8006a98 <HAL_GetTick>
 800c5f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c5f2:	e009      	b.n	800c608 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c5f4:	f7fa fa50 	bl	8006a98 <HAL_GetTick>
 800c5f8:	4602      	mov	r2, r0
 800c5fa:	68bb      	ldr	r3, [r7, #8]
 800c5fc:	1ad3      	subs	r3, r2, r3
 800c5fe:	2b02      	cmp	r3, #2
 800c600:	d902      	bls.n	800c608 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800c602:	2303      	movs	r3, #3
 800c604:	73fb      	strb	r3, [r7, #15]
          break;
 800c606:	e005      	b.n	800c614 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c608:	4b0a      	ldr	r3, [pc, #40]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c610:	2b00      	cmp	r3, #0
 800c612:	d0ef      	beq.n	800c5f4 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800c614:	7bfb      	ldrb	r3, [r7, #15]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d106      	bne.n	800c628 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800c61a:	4b06      	ldr	r3, [pc, #24]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c61c:	691a      	ldr	r2, [r3, #16]
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	699b      	ldr	r3, [r3, #24]
 800c622:	4904      	ldr	r1, [pc, #16]	; (800c634 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c624:	4313      	orrs	r3, r2
 800c626:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800c628:	7bfb      	ldrb	r3, [r7, #15]
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3710      	adds	r7, #16
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}
 800c632:	bf00      	nop
 800c634:	40021000 	.word	0x40021000
 800c638:	07ff800f 	.word	0x07ff800f
 800c63c:	ff9f800f 	.word	0xff9f800f
 800c640:	f9ff800f 	.word	0xf9ff800f

0800c644 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b084      	sub	sp, #16
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
 800c64c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c64e:	2300      	movs	r3, #0
 800c650:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c652:	4b72      	ldr	r3, [pc, #456]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c654:	68db      	ldr	r3, [r3, #12]
 800c656:	f003 0303 	and.w	r3, r3, #3
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d00e      	beq.n	800c67c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800c65e:	4b6f      	ldr	r3, [pc, #444]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c660:	68db      	ldr	r3, [r3, #12]
 800c662:	f003 0203 	and.w	r2, r3, #3
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	429a      	cmp	r2, r3
 800c66c:	d103      	bne.n	800c676 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
       ||
 800c672:	2b00      	cmp	r3, #0
 800c674:	d142      	bne.n	800c6fc <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800c676:	2301      	movs	r3, #1
 800c678:	73fb      	strb	r3, [r7, #15]
 800c67a:	e03f      	b.n	800c6fc <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	2b03      	cmp	r3, #3
 800c682:	d018      	beq.n	800c6b6 <RCCEx_PLLSAI2_Config+0x72>
 800c684:	2b03      	cmp	r3, #3
 800c686:	d825      	bhi.n	800c6d4 <RCCEx_PLLSAI2_Config+0x90>
 800c688:	2b01      	cmp	r3, #1
 800c68a:	d002      	beq.n	800c692 <RCCEx_PLLSAI2_Config+0x4e>
 800c68c:	2b02      	cmp	r3, #2
 800c68e:	d009      	beq.n	800c6a4 <RCCEx_PLLSAI2_Config+0x60>
 800c690:	e020      	b.n	800c6d4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c692:	4b62      	ldr	r3, [pc, #392]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	f003 0302 	and.w	r3, r3, #2
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d11d      	bne.n	800c6da <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800c69e:	2301      	movs	r3, #1
 800c6a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c6a2:	e01a      	b.n	800c6da <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c6a4:	4b5d      	ldr	r3, [pc, #372]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d116      	bne.n	800c6de <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c6b4:	e013      	b.n	800c6de <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c6b6:	4b59      	ldr	r3, [pc, #356]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d10f      	bne.n	800c6e2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c6c2:	4b56      	ldr	r3, [pc, #344]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d109      	bne.n	800c6e2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800c6ce:	2301      	movs	r3, #1
 800c6d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c6d2:	e006      	b.n	800c6e2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800c6d4:	2301      	movs	r3, #1
 800c6d6:	73fb      	strb	r3, [r7, #15]
      break;
 800c6d8:	e004      	b.n	800c6e4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800c6da:	bf00      	nop
 800c6dc:	e002      	b.n	800c6e4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800c6de:	bf00      	nop
 800c6e0:	e000      	b.n	800c6e4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800c6e2:	bf00      	nop
    }

    if(status == HAL_OK)
 800c6e4:	7bfb      	ldrb	r3, [r7, #15]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d108      	bne.n	800c6fc <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800c6ea:	4b4c      	ldr	r3, [pc, #304]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c6ec:	68db      	ldr	r3, [r3, #12]
 800c6ee:	f023 0203 	bic.w	r2, r3, #3
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	4949      	ldr	r1, [pc, #292]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800c6fc:	7bfb      	ldrb	r3, [r7, #15]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	f040 8086 	bne.w	800c810 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800c704:	4b45      	ldr	r3, [pc, #276]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	4a44      	ldr	r2, [pc, #272]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c70a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c70e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c710:	f7fa f9c2 	bl	8006a98 <HAL_GetTick>
 800c714:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c716:	e009      	b.n	800c72c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c718:	f7fa f9be 	bl	8006a98 <HAL_GetTick>
 800c71c:	4602      	mov	r2, r0
 800c71e:	68bb      	ldr	r3, [r7, #8]
 800c720:	1ad3      	subs	r3, r2, r3
 800c722:	2b02      	cmp	r3, #2
 800c724:	d902      	bls.n	800c72c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800c726:	2303      	movs	r3, #3
 800c728:	73fb      	strb	r3, [r7, #15]
        break;
 800c72a:	e005      	b.n	800c738 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c72c:	4b3b      	ldr	r3, [pc, #236]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c734:	2b00      	cmp	r3, #0
 800c736:	d1ef      	bne.n	800c718 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800c738:	7bfb      	ldrb	r3, [r7, #15]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d168      	bne.n	800c810 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	2b00      	cmp	r3, #0
 800c742:	d113      	bne.n	800c76c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c744:	4b35      	ldr	r3, [pc, #212]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c746:	695a      	ldr	r2, [r3, #20]
 800c748:	4b35      	ldr	r3, [pc, #212]	; (800c820 <RCCEx_PLLSAI2_Config+0x1dc>)
 800c74a:	4013      	ands	r3, r2
 800c74c:	687a      	ldr	r2, [r7, #4]
 800c74e:	6892      	ldr	r2, [r2, #8]
 800c750:	0211      	lsls	r1, r2, #8
 800c752:	687a      	ldr	r2, [r7, #4]
 800c754:	68d2      	ldr	r2, [r2, #12]
 800c756:	06d2      	lsls	r2, r2, #27
 800c758:	4311      	orrs	r1, r2
 800c75a:	687a      	ldr	r2, [r7, #4]
 800c75c:	6852      	ldr	r2, [r2, #4]
 800c75e:	3a01      	subs	r2, #1
 800c760:	0112      	lsls	r2, r2, #4
 800c762:	430a      	orrs	r2, r1
 800c764:	492d      	ldr	r1, [pc, #180]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c766:	4313      	orrs	r3, r2
 800c768:	614b      	str	r3, [r1, #20]
 800c76a:	e02d      	b.n	800c7c8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800c76c:	683b      	ldr	r3, [r7, #0]
 800c76e:	2b01      	cmp	r3, #1
 800c770:	d115      	bne.n	800c79e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c772:	4b2a      	ldr	r3, [pc, #168]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c774:	695a      	ldr	r2, [r3, #20]
 800c776:	4b2b      	ldr	r3, [pc, #172]	; (800c824 <RCCEx_PLLSAI2_Config+0x1e0>)
 800c778:	4013      	ands	r3, r2
 800c77a:	687a      	ldr	r2, [r7, #4]
 800c77c:	6892      	ldr	r2, [r2, #8]
 800c77e:	0211      	lsls	r1, r2, #8
 800c780:	687a      	ldr	r2, [r7, #4]
 800c782:	6912      	ldr	r2, [r2, #16]
 800c784:	0852      	lsrs	r2, r2, #1
 800c786:	3a01      	subs	r2, #1
 800c788:	0552      	lsls	r2, r2, #21
 800c78a:	4311      	orrs	r1, r2
 800c78c:	687a      	ldr	r2, [r7, #4]
 800c78e:	6852      	ldr	r2, [r2, #4]
 800c790:	3a01      	subs	r2, #1
 800c792:	0112      	lsls	r2, r2, #4
 800c794:	430a      	orrs	r2, r1
 800c796:	4921      	ldr	r1, [pc, #132]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c798:	4313      	orrs	r3, r2
 800c79a:	614b      	str	r3, [r1, #20]
 800c79c:	e014      	b.n	800c7c8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c79e:	4b1f      	ldr	r3, [pc, #124]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c7a0:	695a      	ldr	r2, [r3, #20]
 800c7a2:	4b21      	ldr	r3, [pc, #132]	; (800c828 <RCCEx_PLLSAI2_Config+0x1e4>)
 800c7a4:	4013      	ands	r3, r2
 800c7a6:	687a      	ldr	r2, [r7, #4]
 800c7a8:	6892      	ldr	r2, [r2, #8]
 800c7aa:	0211      	lsls	r1, r2, #8
 800c7ac:	687a      	ldr	r2, [r7, #4]
 800c7ae:	6952      	ldr	r2, [r2, #20]
 800c7b0:	0852      	lsrs	r2, r2, #1
 800c7b2:	3a01      	subs	r2, #1
 800c7b4:	0652      	lsls	r2, r2, #25
 800c7b6:	4311      	orrs	r1, r2
 800c7b8:	687a      	ldr	r2, [r7, #4]
 800c7ba:	6852      	ldr	r2, [r2, #4]
 800c7bc:	3a01      	subs	r2, #1
 800c7be:	0112      	lsls	r2, r2, #4
 800c7c0:	430a      	orrs	r2, r1
 800c7c2:	4916      	ldr	r1, [pc, #88]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c7c4:	4313      	orrs	r3, r2
 800c7c6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800c7c8:	4b14      	ldr	r3, [pc, #80]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	4a13      	ldr	r2, [pc, #76]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c7ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c7d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c7d4:	f7fa f960 	bl	8006a98 <HAL_GetTick>
 800c7d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800c7da:	e009      	b.n	800c7f0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c7dc:	f7fa f95c 	bl	8006a98 <HAL_GetTick>
 800c7e0:	4602      	mov	r2, r0
 800c7e2:	68bb      	ldr	r3, [r7, #8]
 800c7e4:	1ad3      	subs	r3, r2, r3
 800c7e6:	2b02      	cmp	r3, #2
 800c7e8:	d902      	bls.n	800c7f0 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800c7ea:	2303      	movs	r3, #3
 800c7ec:	73fb      	strb	r3, [r7, #15]
          break;
 800c7ee:	e005      	b.n	800c7fc <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800c7f0:	4b0a      	ldr	r3, [pc, #40]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d0ef      	beq.n	800c7dc <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800c7fc:	7bfb      	ldrb	r3, [r7, #15]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d106      	bne.n	800c810 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800c802:	4b06      	ldr	r3, [pc, #24]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c804:	695a      	ldr	r2, [r3, #20]
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	699b      	ldr	r3, [r3, #24]
 800c80a:	4904      	ldr	r1, [pc, #16]	; (800c81c <RCCEx_PLLSAI2_Config+0x1d8>)
 800c80c:	4313      	orrs	r3, r2
 800c80e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800c810:	7bfb      	ldrb	r3, [r7, #15]
}
 800c812:	4618      	mov	r0, r3
 800c814:	3710      	adds	r7, #16
 800c816:	46bd      	mov	sp, r7
 800c818:	bd80      	pop	{r7, pc}
 800c81a:	bf00      	nop
 800c81c:	40021000 	.word	0x40021000
 800c820:	07ff800f 	.word	0x07ff800f
 800c824:	ff9f800f 	.word	0xff9f800f
 800c828:	f9ff800f 	.word	0xf9ff800f

0800c82c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b089      	sub	sp, #36	; 0x24
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
 800c834:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800c836:	2300      	movs	r3, #0
 800c838:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800c83a:	2300      	movs	r3, #0
 800c83c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800c83e:	2300      	movs	r3, #0
 800c840:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c848:	d10b      	bne.n	800c862 <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800c84a:	4b7e      	ldr	r3, [pc, #504]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c84c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c850:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800c854:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800c856:	69bb      	ldr	r3, [r7, #24]
 800c858:	2b60      	cmp	r3, #96	; 0x60
 800c85a:	d112      	bne.n	800c882 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800c85c:	4b7a      	ldr	r3, [pc, #488]	; (800ca48 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800c85e:	61fb      	str	r3, [r7, #28]
 800c860:	e00f      	b.n	800c882 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c868:	d10b      	bne.n	800c882 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800c86a:	4b76      	ldr	r3, [pc, #472]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c86c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c870:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c874:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800c876:	69bb      	ldr	r3, [r7, #24]
 800c878:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c87c:	d101      	bne.n	800c882 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800c87e:	4b72      	ldr	r3, [pc, #456]	; (800ca48 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800c880:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800c882:	69fb      	ldr	r3, [r7, #28]
 800c884:	2b00      	cmp	r3, #0
 800c886:	f040 80d6 	bne.w	800ca36 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800c88e:	69bb      	ldr	r3, [r7, #24]
 800c890:	2b40      	cmp	r3, #64	; 0x40
 800c892:	d003      	beq.n	800c89c <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 800c894:	69bb      	ldr	r3, [r7, #24]
 800c896:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c89a:	d13b      	bne.n	800c914 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800c89c:	4b69      	ldr	r3, [pc, #420]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c8a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c8a8:	f040 80c4 	bne.w	800ca34 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 800c8ac:	4b65      	ldr	r3, [pc, #404]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c8ae:	68db      	ldr	r3, [r3, #12]
 800c8b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	f000 80bd 	beq.w	800ca34 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800c8ba:	4b62      	ldr	r3, [pc, #392]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c8bc:	68db      	ldr	r3, [r3, #12]
 800c8be:	091b      	lsrs	r3, r3, #4
 800c8c0:	f003 030f 	and.w	r3, r3, #15
 800c8c4:	3301      	adds	r3, #1
 800c8c6:	693a      	ldr	r2, [r7, #16]
 800c8c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8cc:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800c8ce:	4b5d      	ldr	r3, [pc, #372]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c8d0:	68db      	ldr	r3, [r3, #12]
 800c8d2:	0a1b      	lsrs	r3, r3, #8
 800c8d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c8d8:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800c8da:	4b5a      	ldr	r3, [pc, #360]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c8dc:	68db      	ldr	r3, [r3, #12]
 800c8de:	0edb      	lsrs	r3, r3, #27
 800c8e0:	f003 031f 	and.w	r3, r3, #31
 800c8e4:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800c8e6:	697b      	ldr	r3, [r7, #20]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d10a      	bne.n	800c902 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800c8ec:	4b55      	ldr	r3, [pc, #340]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c8ee:	68db      	ldr	r3, [r3, #12]
 800c8f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d002      	beq.n	800c8fe <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 800c8f8:	2311      	movs	r3, #17
 800c8fa:	617b      	str	r3, [r7, #20]
 800c8fc:	e001      	b.n	800c902 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 800c8fe:	2307      	movs	r3, #7
 800c900:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800c902:	693b      	ldr	r3, [r7, #16]
 800c904:	68fa      	ldr	r2, [r7, #12]
 800c906:	fb03 f202 	mul.w	r2, r3, r2
 800c90a:	697b      	ldr	r3, [r7, #20]
 800c90c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c910:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800c912:	e08f      	b.n	800ca34 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800c914:	69bb      	ldr	r3, [r7, #24]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d13a      	bne.n	800c990 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800c91a:	4b4a      	ldr	r3, [pc, #296]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c922:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c926:	f040 8086 	bne.w	800ca36 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800c92a:	4b46      	ldr	r3, [pc, #280]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c92c:	691b      	ldr	r3, [r3, #16]
 800c92e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c932:	2b00      	cmp	r3, #0
 800c934:	d07f      	beq.n	800ca36 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800c936:	4b43      	ldr	r3, [pc, #268]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c938:	691b      	ldr	r3, [r3, #16]
 800c93a:	091b      	lsrs	r3, r3, #4
 800c93c:	f003 030f 	and.w	r3, r3, #15
 800c940:	3301      	adds	r3, #1
 800c942:	693a      	ldr	r2, [r7, #16]
 800c944:	fbb2 f3f3 	udiv	r3, r2, r3
 800c948:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800c94a:	4b3e      	ldr	r3, [pc, #248]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c94c:	691b      	ldr	r3, [r3, #16]
 800c94e:	0a1b      	lsrs	r3, r3, #8
 800c950:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c954:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800c956:	4b3b      	ldr	r3, [pc, #236]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c958:	691b      	ldr	r3, [r3, #16]
 800c95a:	0edb      	lsrs	r3, r3, #27
 800c95c:	f003 031f 	and.w	r3, r3, #31
 800c960:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d10a      	bne.n	800c97e <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800c968:	4b36      	ldr	r3, [pc, #216]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c96a:	691b      	ldr	r3, [r3, #16]
 800c96c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c970:	2b00      	cmp	r3, #0
 800c972:	d002      	beq.n	800c97a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 800c974:	2311      	movs	r3, #17
 800c976:	617b      	str	r3, [r7, #20]
 800c978:	e001      	b.n	800c97e <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 800c97a:	2307      	movs	r3, #7
 800c97c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800c97e:	693b      	ldr	r3, [r7, #16]
 800c980:	68fa      	ldr	r2, [r7, #12]
 800c982:	fb03 f202 	mul.w	r2, r3, r2
 800c986:	697b      	ldr	r3, [r7, #20]
 800c988:	fbb2 f3f3 	udiv	r3, r2, r3
 800c98c:	61fb      	str	r3, [r7, #28]
 800c98e:	e052      	b.n	800ca36 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 800c990:	69bb      	ldr	r3, [r7, #24]
 800c992:	2b80      	cmp	r3, #128	; 0x80
 800c994:	d003      	beq.n	800c99e <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 800c996:	69bb      	ldr	r3, [r7, #24]
 800c998:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c99c:	d109      	bne.n	800c9b2 <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c99e:	4b29      	ldr	r3, [pc, #164]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c9aa:	d144      	bne.n	800ca36 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 800c9ac:	4b27      	ldr	r3, [pc, #156]	; (800ca4c <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 800c9ae:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c9b0:	e041      	b.n	800ca36 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800c9b2:	69bb      	ldr	r3, [r7, #24]
 800c9b4:	2b20      	cmp	r3, #32
 800c9b6:	d003      	beq.n	800c9c0 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 800c9b8:	69bb      	ldr	r3, [r7, #24]
 800c9ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c9be:	d13a      	bne.n	800ca36 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800c9c0:	4b20      	ldr	r3, [pc, #128]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c9c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c9cc:	d133      	bne.n	800ca36 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 800c9ce:	4b1d      	ldr	r3, [pc, #116]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c9d0:	695b      	ldr	r3, [r3, #20]
 800c9d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d02d      	beq.n	800ca36 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 800c9da:	4b1a      	ldr	r3, [pc, #104]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c9dc:	695b      	ldr	r3, [r3, #20]
 800c9de:	091b      	lsrs	r3, r3, #4
 800c9e0:	f003 030f 	and.w	r3, r3, #15
 800c9e4:	3301      	adds	r3, #1
 800c9e6:	693a      	ldr	r2, [r7, #16]
 800c9e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9ec:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800c9ee:	4b15      	ldr	r3, [pc, #84]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c9f0:	695b      	ldr	r3, [r3, #20]
 800c9f2:	0a1b      	lsrs	r3, r3, #8
 800c9f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9f8:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800c9fa:	4b12      	ldr	r3, [pc, #72]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800c9fc:	695b      	ldr	r3, [r3, #20]
 800c9fe:	0edb      	lsrs	r3, r3, #27
 800ca00:	f003 031f 	and.w	r3, r3, #31
 800ca04:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800ca06:	697b      	ldr	r3, [r7, #20]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d10a      	bne.n	800ca22 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800ca0c:	4b0d      	ldr	r3, [pc, #52]	; (800ca44 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800ca0e:	695b      	ldr	r3, [r3, #20]
 800ca10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d002      	beq.n	800ca1e <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 800ca18:	2311      	movs	r3, #17
 800ca1a:	617b      	str	r3, [r7, #20]
 800ca1c:	e001      	b.n	800ca22 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 800ca1e:	2307      	movs	r3, #7
 800ca20:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ca22:	693b      	ldr	r3, [r7, #16]
 800ca24:	68fa      	ldr	r2, [r7, #12]
 800ca26:	fb03 f202 	mul.w	r2, r3, r2
 800ca2a:	697b      	ldr	r3, [r7, #20]
 800ca2c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca30:	61fb      	str	r3, [r7, #28]
 800ca32:	e000      	b.n	800ca36 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ca34:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800ca36:	69fb      	ldr	r3, [r7, #28]
}
 800ca38:	4618      	mov	r0, r3
 800ca3a:	3724      	adds	r7, #36	; 0x24
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca42:	4770      	bx	lr
 800ca44:	40021000 	.word	0x40021000
 800ca48:	001fff68 	.word	0x001fff68
 800ca4c:	00f42400 	.word	0x00f42400

0800ca50 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b08a      	sub	sp, #40	; 0x28
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d101      	bne.n	800ca62 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ca5e:	2301      	movs	r3, #1
 800ca60:	e078      	b.n	800cb54 <HAL_SD_Init+0x104>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ca68:	b2db      	uxtb	r3, r3
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d105      	bne.n	800ca7a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	2200      	movs	r2, #0
 800ca72:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f7f8 f811 	bl	8004a9c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	2203      	movs	r2, #3
 800ca7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800ca82:	6878      	ldr	r0, [r7, #4]
 800ca84:	f000 f86a 	bl	800cb5c <HAL_SD_InitCard>
 800ca88:	4603      	mov	r3, r0
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d001      	beq.n	800ca92 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800ca8e:	2301      	movs	r3, #1
 800ca90:	e060      	b.n	800cb54 <HAL_SD_Init+0x104>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800ca92:	f107 0308 	add.w	r3, r7, #8
 800ca96:	4619      	mov	r1, r3
 800ca98:	6878      	ldr	r0, [r7, #4]
 800ca9a:	f000 fdcd 	bl	800d638 <HAL_SD_GetCardStatus>
 800ca9e:	4603      	mov	r3, r0
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d001      	beq.n	800caa8 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800caa4:	2301      	movs	r3, #1
 800caa6:	e055      	b.n	800cb54 <HAL_SD_Init+0x104>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800caa8:	7e3b      	ldrb	r3, [r7, #24]
 800caaa:	b2db      	uxtb	r3, r3
 800caac:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800caae:	7e7b      	ldrb	r3, [r7, #25]
 800cab0:	b2db      	uxtb	r3, r3
 800cab2:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cab8:	2b01      	cmp	r3, #1
 800caba:	d10a      	bne.n	800cad2 <HAL_SD_Init+0x82>
 800cabc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d102      	bne.n	800cac8 <HAL_SD_Init+0x78>
 800cac2:	6a3b      	ldr	r3, [r7, #32]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d004      	beq.n	800cad2 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cace:	65da      	str	r2, [r3, #92]	; 0x5c
 800cad0:	e00b      	b.n	800caea <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cad6:	2b01      	cmp	r3, #1
 800cad8:	d104      	bne.n	800cae4 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cae0:	65da      	str	r2, [r3, #92]	; 0x5c
 800cae2:	e002      	b.n	800caea <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	2200      	movs	r2, #0
 800cae8:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }
  /* Configure the bus wide */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	68db      	ldr	r3, [r3, #12]
 800caee:	4619      	mov	r1, r3
 800caf0:	6878      	ldr	r0, [r7, #4]
 800caf2:	f000 fe83 	bl	800d7fc <HAL_SD_ConfigWideBusOperation>
 800caf6:	4603      	mov	r3, r0
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d001      	beq.n	800cb00 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800cafc:	2301      	movs	r3, #1
 800cafe:	e029      	b.n	800cb54 <HAL_SD_Init+0x104>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800cb00:	f7f9 ffca 	bl	8006a98 <HAL_GetTick>
 800cb04:	61f8      	str	r0, [r7, #28]
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800cb06:	e014      	b.n	800cb32 <HAL_SD_Init+0xe2>
  {
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 800cb08:	f7f9 ffc6 	bl	8006a98 <HAL_GetTick>
 800cb0c:	4602      	mov	r2, r0
 800cb0e:	69fb      	ldr	r3, [r7, #28]
 800cb10:	1ad3      	subs	r3, r2, r3
 800cb12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cb16:	d10c      	bne.n	800cb32 <HAL_SD_Init+0xe2>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800cb1e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	2201      	movs	r2, #1
 800cb24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800cb2e:	2303      	movs	r3, #3
 800cb30:	e010      	b.n	800cb54 <HAL_SD_Init+0x104>
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800cb32:	6878      	ldr	r0, [r7, #4]
 800cb34:	f000 ff76 	bl	800da24 <HAL_SD_GetCardState>
 800cb38:	4603      	mov	r3, r0
 800cb3a:	2b04      	cmp	r3, #4
 800cb3c:	d1e4      	bne.n	800cb08 <HAL_SD_Init+0xb8>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	2200      	movs	r2, #0
 800cb42:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	2200      	movs	r2, #0
 800cb48:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	2201      	movs	r2, #1
 800cb4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800cb52:	2300      	movs	r3, #0
}
 800cb54:	4618      	mov	r0, r3
 800cb56:	3728      	adds	r7, #40	; 0x28
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	bd80      	pop	{r7, pc}

0800cb5c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cb5c:	b5b0      	push	{r4, r5, r7, lr}
 800cb5e:	b08e      	sub	sp, #56	; 0x38
 800cb60:	af04      	add	r7, sp, #16
 800cb62:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800cb64:	2300      	movs	r3, #0
 800cb66:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800cb68:	2300      	movs	r3, #0
 800cb6a:	60fb      	str	r3, [r7, #12]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	613b      	str	r3, [r7, #16]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800cb70:	2300      	movs	r3, #0
 800cb72:	617b      	str	r3, [r7, #20]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800cb74:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800cb78:	f7fe fd4e 	bl	800b618 <HAL_RCCEx_GetPeriphCLKFreq>
 800cb7c:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800cb7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d109      	bne.n	800cb98 <HAL_SD_InitCard+0x3c>
  {
      hsd->State = HAL_SD_STATE_READY;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	2201      	movs	r2, #1
 800cb88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800cb92:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800cb94:	2301      	movs	r3, #1
 800cb96:	e079      	b.n	800cc8c <HAL_SD_InitCard+0x130>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
#else
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800cb98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb9a:	0a1b      	lsrs	r3, r3, #8
 800cb9c:	4a3d      	ldr	r2, [pc, #244]	; (800cc94 <HAL_SD_InitCard+0x138>)
 800cb9e:	fba2 2303 	umull	r2, r3, r2, r3
 800cba2:	091b      	lsrs	r3, r3, #4
 800cba4:	61bb      	str	r3, [r7, #24]
#endif

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  Init.Transceiver = hsd->Init.Transceiver;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	699b      	ldr	r3, [r3, #24]
 800cbaa:	61fb      	str	r3, [r7, #28]
  if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	699b      	ldr	r3, [r3, #24]
 800cbb0:	2b01      	cmp	r3, #1
 800cbb2:	d107      	bne.n	800cbc4 <HAL_SD_InitCard+0x68>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	681a      	ldr	r2, [r3, #0]
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	f042 0210 	orr.w	r2, r2, #16
 800cbc2:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681d      	ldr	r5, [r3, #0]
 800cbc8:	466c      	mov	r4, sp
 800cbca:	f107 0314 	add.w	r3, r7, #20
 800cbce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cbd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cbd6:	f107 0308 	add.w	r3, r7, #8
 800cbda:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cbdc:	4628      	mov	r0, r5
 800cbde:	f004 fd1d 	bl	801161c <SDMMC_Init>
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	f004 fd60 	bl	80116ac <SDMMC_PowerState_ON>
  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 800cbec:	69bb      	ldr	r3, [r7, #24]
 800cbee:	005b      	lsls	r3, r3, #1
 800cbf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cbf2:	fbb2 f3f3 	udiv	r3, r2, r3
 800cbf6:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 800cbf8:	4a27      	ldr	r2, [pc, #156]	; (800cc98 <HAL_SD_InitCard+0x13c>)
 800cbfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbfc:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc00:	3301      	adds	r3, #1
 800cc02:	4618      	mov	r0, r3
 800cc04:	f7f9 ff54 	bl	8006ab0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800cc08:	6878      	ldr	r0, [r7, #4]
 800cc0a:	f000 ffeb 	bl	800dbe4 <SD_PowerON>
 800cc0e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cc10:	6a3b      	ldr	r3, [r7, #32]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d00b      	beq.n	800cc2e <HAL_SD_InitCard+0xd2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	2201      	movs	r2, #1
 800cc1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc22:	6a3b      	ldr	r3, [r7, #32]
 800cc24:	431a      	orrs	r2, r3
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cc2a:	2301      	movs	r3, #1
 800cc2c:	e02e      	b.n	800cc8c <HAL_SD_InitCard+0x130>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800cc2e:	6878      	ldr	r0, [r7, #4]
 800cc30:	f000 ff18 	bl	800da64 <SD_InitCard>
 800cc34:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cc36:	6a3b      	ldr	r3, [r7, #32]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d00b      	beq.n	800cc54 <HAL_SD_InitCard+0xf8>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	2201      	movs	r2, #1
 800cc40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc48:	6a3b      	ldr	r3, [r7, #32]
 800cc4a:	431a      	orrs	r2, r3
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cc50:	2301      	movs	r3, #1
 800cc52:	e01b      	b.n	800cc8c <HAL_SD_InitCard+0x130>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	f004 fdbb 	bl	80117d8 <SDMMC_CmdBlockLength>
 800cc62:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cc64:	6a3b      	ldr	r3, [r7, #32]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d00f      	beq.n	800cc8a <HAL_SD_InitCard+0x12e>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	4a0b      	ldr	r2, [pc, #44]	; (800cc9c <HAL_SD_InitCard+0x140>)
 800cc70:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc76:	6a3b      	ldr	r3, [r7, #32]
 800cc78:	431a      	orrs	r2, r3
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	2201      	movs	r2, #1
 800cc82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800cc86:	2301      	movs	r3, #1
 800cc88:	e000      	b.n	800cc8c <HAL_SD_InitCard+0x130>
  }

  return HAL_OK;
 800cc8a:	2300      	movs	r3, #0
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3728      	adds	r7, #40	; 0x28
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bdb0      	pop	{r4, r5, r7, pc}
 800cc94:	014f8b59 	.word	0x014f8b59
 800cc98:	00012110 	.word	0x00012110
 800cc9c:	1fe00fff 	.word	0x1fe00fff

0800cca0 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to read
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b092      	sub	sp, #72	; 0x48
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	60f8      	str	r0, [r7, #12]
 800cca8:	60b9      	str	r1, [r7, #8]
 800ccaa:	607a      	str	r2, [r7, #4]
 800ccac:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800ccae:	f7f9 fef3 	bl	8006a98 <HAL_GetTick>
 800ccb2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800ccbc:	68bb      	ldr	r3, [r7, #8]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d107      	bne.n	800ccd2 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccc6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ccce:	2301      	movs	r3, #1
 800ccd0:	e170      	b.n	800cfb4 <HAL_SD_ReadBlocks+0x314>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ccd8:	b2db      	uxtb	r3, r3
 800ccda:	2b01      	cmp	r3, #1
 800ccdc:	f040 8163 	bne.w	800cfa6 <HAL_SD_ReadBlocks+0x306>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	2200      	movs	r2, #0
 800cce4:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cce6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cce8:	683b      	ldr	r3, [r7, #0]
 800ccea:	441a      	add	r2, r3
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ccf0:	429a      	cmp	r2, r3
 800ccf2:	d907      	bls.n	800cd04 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccf8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800cd00:	2301      	movs	r3, #1
 800cd02:	e157      	b.n	800cfb4 <HAL_SD_ReadBlocks+0x314>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	2203      	movs	r2, #3
 800cd08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	2200      	movs	r2, #0
 800cd12:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd18:	2b01      	cmp	r3, #1
 800cd1a:	d002      	beq.n	800cd22 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800cd1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd1e:	025b      	lsls	r3, r3, #9
 800cd20:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cd22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cd26:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800cd28:	683b      	ldr	r3, [r7, #0]
 800cd2a:	025b      	lsls	r3, r3, #9
 800cd2c:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800cd2e:	2390      	movs	r3, #144	; 0x90
 800cd30:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800cd32:	2302      	movs	r3, #2
 800cd34:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800cd36:	2300      	movs	r3, #0
 800cd38:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	62bb      	str	r3, [r7, #40]	; 0x28
#else
    config.DPSM          = SDMMC_DPSM_ENABLE;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	f107 0214 	add.w	r2, r7, #20
 800cd46:	4611      	mov	r1, r2
 800cd48:	4618      	mov	r0, r3
 800cd4a:	f004 fd19 	bl	8011780 <SDMMC_ConfigData>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	68da      	ldr	r2, [r3, #12]
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cd5c:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	2b01      	cmp	r3, #1
 800cd62:	d90a      	bls.n	800cd7a <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	2202      	movs	r2, #2
 800cd68:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cd70:	4618      	mov	r0, r3
 800cd72:	f004 fd77 	bl	8011864 <SDMMC_CmdReadMultiBlock>
 800cd76:	6478      	str	r0, [r7, #68]	; 0x44
 800cd78:	e009      	b.n	800cd8e <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	2201      	movs	r2, #1
 800cd7e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cd86:	4618      	mov	r0, r3
 800cd88:	f004 fd49 	bl	801181e <SDMMC_CmdReadSingleBlock>
 800cd8c:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800cd8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d012      	beq.n	800cdba <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	4a88      	ldr	r2, [pc, #544]	; (800cfbc <HAL_SD_ReadBlocks+0x31c>)
 800cd9a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cda0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cda2:	431a      	orrs	r2, r3
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	2201      	movs	r2, #1
 800cdac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	e0fc      	b.n	800cfb4 <HAL_SD_ReadBlocks+0x314>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800cdba:	69bb      	ldr	r3, [r7, #24]
 800cdbc:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800cdbe:	e061      	b.n	800ce84 <HAL_SD_ReadBlocks+0x1e4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cdc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d03c      	beq.n	800ce48 <HAL_SD_ReadBlocks+0x1a8>
 800cdce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d039      	beq.n	800ce48 <HAL_SD_ReadBlocks+0x1a8>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	643b      	str	r3, [r7, #64]	; 0x40
 800cdd8:	e033      	b.n	800ce42 <HAL_SD_ReadBlocks+0x1a2>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	4618      	mov	r0, r3
 800cde0:	f004 fc46 	bl	8011670 <SDMMC_ReadFIFO>
 800cde4:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800cde6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cde8:	b2da      	uxtb	r2, r3
 800cdea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cdec:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800cdee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cdf0:	3301      	adds	r3, #1
 800cdf2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800cdf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cdf6:	3b01      	subs	r3, #1
 800cdf8:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800cdfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdfc:	0a1b      	lsrs	r3, r3, #8
 800cdfe:	b2da      	uxtb	r2, r3
 800ce00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce02:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800ce04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce06:	3301      	adds	r3, #1
 800ce08:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800ce0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ce0c:	3b01      	subs	r3, #1
 800ce0e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800ce10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce12:	0c1b      	lsrs	r3, r3, #16
 800ce14:	b2da      	uxtb	r2, r3
 800ce16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce18:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800ce1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce1c:	3301      	adds	r3, #1
 800ce1e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800ce20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ce22:	3b01      	subs	r3, #1
 800ce24:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800ce26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce28:	0e1b      	lsrs	r3, r3, #24
 800ce2a:	b2da      	uxtb	r2, r3
 800ce2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce2e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800ce30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce32:	3301      	adds	r3, #1
 800ce34:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800ce36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ce38:	3b01      	subs	r3, #1
 800ce3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800ce3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce3e:	3301      	adds	r3, #1
 800ce40:	643b      	str	r3, [r7, #64]	; 0x40
 800ce42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce44:	2b07      	cmp	r3, #7
 800ce46:	d9c8      	bls.n	800cdda <HAL_SD_ReadBlocks+0x13a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800ce48:	f7f9 fe26 	bl	8006a98 <HAL_GetTick>
 800ce4c:	4602      	mov	r2, r0
 800ce4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce50:	1ad3      	subs	r3, r2, r3
 800ce52:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ce54:	429a      	cmp	r2, r3
 800ce56:	d902      	bls.n	800ce5e <HAL_SD_ReadBlocks+0x1be>
 800ce58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d112      	bne.n	800ce84 <HAL_SD_ReadBlocks+0x1e4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	4a56      	ldr	r2, [pc, #344]	; (800cfbc <HAL_SD_ReadBlocks+0x31c>)
 800ce64:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce6a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	2201      	movs	r2, #1
 800ce76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800ce80:	2303      	movs	r3, #3
 800ce82:	e097      	b.n	800cfb4 <HAL_SD_ReadBlocks+0x314>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce8a:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d096      	beq.n	800cdc0 <HAL_SD_ReadBlocks+0x120>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	68da      	ldr	r2, [r3, #12]
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cea0:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cea8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d022      	beq.n	800cef6 <HAL_SD_ReadBlocks+0x256>
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	2b01      	cmp	r3, #1
 800ceb4:	d91f      	bls.n	800cef6 <HAL_SD_ReadBlocks+0x256>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ceba:	2b03      	cmp	r3, #3
 800cebc:	d01b      	beq.n	800cef6 <HAL_SD_ReadBlocks+0x256>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	4618      	mov	r0, r3
 800cec4:	f004 fd38 	bl	8011938 <SDMMC_CmdStopTransfer>
 800cec8:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800ceca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d012      	beq.n	800cef6 <HAL_SD_ReadBlocks+0x256>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	4a39      	ldr	r2, [pc, #228]	; (800cfbc <HAL_SD_ReadBlocks+0x31c>)
 800ced6:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cedc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cede:	431a      	orrs	r2, r3
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	2201      	movs	r2, #1
 800cee8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	2200      	movs	r2, #0
 800cef0:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800cef2:	2301      	movs	r3, #1
 800cef4:	e05e      	b.n	800cfb4 <HAL_SD_ReadBlocks+0x314>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cefc:	f003 0308 	and.w	r3, r3, #8
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d012      	beq.n	800cf2a <HAL_SD_ReadBlocks+0x28a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	4a2c      	ldr	r2, [pc, #176]	; (800cfbc <HAL_SD_ReadBlocks+0x31c>)
 800cf0a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf10:	f043 0208 	orr.w	r2, r3, #8
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	2201      	movs	r2, #1
 800cf1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	2200      	movs	r2, #0
 800cf24:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800cf26:	2301      	movs	r3, #1
 800cf28:	e044      	b.n	800cfb4 <HAL_SD_ReadBlocks+0x314>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cf30:	f003 0302 	and.w	r3, r3, #2
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d012      	beq.n	800cf5e <HAL_SD_ReadBlocks+0x2be>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	4a1f      	ldr	r2, [pc, #124]	; (800cfbc <HAL_SD_ReadBlocks+0x31c>)
 800cf3e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf44:	f043 0202 	orr.w	r2, r3, #2
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	2201      	movs	r2, #1
 800cf50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	2200      	movs	r2, #0
 800cf58:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800cf5a:	2301      	movs	r3, #1
 800cf5c:	e02a      	b.n	800cfb4 <HAL_SD_ReadBlocks+0x314>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cf64:	f003 0320 	and.w	r3, r3, #32
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d012      	beq.n	800cf92 <HAL_SD_ReadBlocks+0x2f2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	4a12      	ldr	r2, [pc, #72]	; (800cfbc <HAL_SD_ReadBlocks+0x31c>)
 800cf72:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf78:	f043 0220 	orr.w	r2, r3, #32
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	2201      	movs	r2, #1
 800cf84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800cf8e:	2301      	movs	r3, #1
 800cf90:	e010      	b.n	800cfb4 <HAL_SD_ReadBlocks+0x314>
      }
    }
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	4a0a      	ldr	r2, [pc, #40]	; (800cfc0 <HAL_SD_ReadBlocks+0x320>)
 800cf98:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	2201      	movs	r2, #1
 800cf9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	e006      	b.n	800cfb4 <HAL_SD_ReadBlocks+0x314>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfaa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cfb2:	2301      	movs	r3, #1
  }
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	3748      	adds	r7, #72	; 0x48
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}
 800cfbc:	1fe00fff 	.word	0x1fe00fff
 800cfc0:	18000f3a 	.word	0x18000f3a

0800cfc4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to write
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b092      	sub	sp, #72	; 0x48
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	60f8      	str	r0, [r7, #12]
 800cfcc:	60b9      	str	r1, [r7, #8]
 800cfce:	607a      	str	r2, [r7, #4]
 800cfd0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800cfd2:	f7f9 fd61 	bl	8006a98 <HAL_GetTick>
 800cfd6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800cfdc:	68bb      	ldr	r3, [r7, #8]
 800cfde:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800cfe0:	68bb      	ldr	r3, [r7, #8]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d107      	bne.n	800cff6 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfea:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cff2:	2301      	movs	r3, #1
 800cff4:	e174      	b.n	800d2e0 <HAL_SD_WriteBlocks+0x31c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cffc:	b2db      	uxtb	r3, r3
 800cffe:	2b01      	cmp	r3, #1
 800d000:	f040 8167 	bne.w	800d2d2 <HAL_SD_WriteBlocks+0x30e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	2200      	movs	r2, #0
 800d008:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d00a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d00c:	683b      	ldr	r3, [r7, #0]
 800d00e:	441a      	add	r2, r3
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d014:	429a      	cmp	r2, r3
 800d016:	d907      	bls.n	800d028 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d01c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d024:	2301      	movs	r3, #1
 800d026:	e15b      	b.n	800d2e0 <HAL_SD_WriteBlocks+0x31c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	2203      	movs	r2, #3
 800d02c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	2200      	movs	r2, #0
 800d036:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d03c:	2b01      	cmp	r3, #1
 800d03e:	d002      	beq.n	800d046 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800d040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d042:	025b      	lsls	r3, r3, #9
 800d044:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d046:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d04a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	025b      	lsls	r3, r3, #9
 800d050:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d052:	2390      	movs	r3, #144	; 0x90
 800d054:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800d056:	2300      	movs	r3, #0
 800d058:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d05a:	2300      	movs	r3, #0
 800d05c:	62bb      	str	r3, [r7, #40]	; 0x28
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800d05e:	2300      	movs	r3, #0
 800d060:	62fb      	str	r3, [r7, #44]	; 0x2c
#else
    config.DPSM          = SDMMC_DPSM_ENABLE;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	f107 0218 	add.w	r2, r7, #24
 800d06a:	4611      	mov	r1, r2
 800d06c:	4618      	mov	r0, r3
 800d06e:	f004 fb87 	bl	8011780 <SDMMC_ConfigData>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	68da      	ldr	r2, [r3, #12]
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d080:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	2b01      	cmp	r3, #1
 800d086:	d90a      	bls.n	800d09e <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	2220      	movs	r2, #32
 800d08c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d094:	4618      	mov	r0, r3
 800d096:	f004 fc2b 	bl	80118f0 <SDMMC_CmdWriteMultiBlock>
 800d09a:	6478      	str	r0, [r7, #68]	; 0x44
 800d09c:	e009      	b.n	800d0b2 <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	2210      	movs	r2, #16
 800d0a2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	f004 fbfd 	bl	80118aa <SDMMC_CmdWriteSingleBlock>
 800d0b0:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800d0b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d012      	beq.n	800d0de <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	4a8a      	ldr	r2, [pc, #552]	; (800d2e8 <HAL_SD_WriteBlocks+0x324>)
 800d0be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d0c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d0c6:	431a      	orrs	r2, r3
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	2201      	movs	r2, #1
 800d0d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d0da:	2301      	movs	r3, #1
 800d0dc:	e100      	b.n	800d2e0 <HAL_SD_WriteBlocks+0x31c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800d0de:	69fb      	ldr	r3, [r7, #28]
 800d0e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d0e2:	e065      	b.n	800d1b0 <HAL_SD_WriteBlocks+0x1ec>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d040      	beq.n	800d174 <HAL_SD_WriteBlocks+0x1b0>
 800d0f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d03d      	beq.n	800d174 <HAL_SD_WriteBlocks+0x1b0>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	643b      	str	r3, [r7, #64]	; 0x40
 800d0fc:	e037      	b.n	800d16e <HAL_SD_WriteBlocks+0x1aa>
        {
          data = (uint32_t)(*tempbuff);
 800d0fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d100:	781b      	ldrb	r3, [r3, #0]
 800d102:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d104:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d106:	3301      	adds	r3, #1
 800d108:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d10a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d10c:	3b01      	subs	r3, #1
 800d10e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800d110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d112:	781b      	ldrb	r3, [r3, #0]
 800d114:	021a      	lsls	r2, r3, #8
 800d116:	697b      	ldr	r3, [r7, #20]
 800d118:	4313      	orrs	r3, r2
 800d11a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d11c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d11e:	3301      	adds	r3, #1
 800d120:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d122:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d124:	3b01      	subs	r3, #1
 800d126:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800d128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d12a:	781b      	ldrb	r3, [r3, #0]
 800d12c:	041a      	lsls	r2, r3, #16
 800d12e:	697b      	ldr	r3, [r7, #20]
 800d130:	4313      	orrs	r3, r2
 800d132:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d136:	3301      	adds	r3, #1
 800d138:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d13a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d13c:	3b01      	subs	r3, #1
 800d13e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800d140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d142:	781b      	ldrb	r3, [r3, #0]
 800d144:	061a      	lsls	r2, r3, #24
 800d146:	697b      	ldr	r3, [r7, #20]
 800d148:	4313      	orrs	r3, r2
 800d14a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d14c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d14e:	3301      	adds	r3, #1
 800d150:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800d152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d154:	3b01      	subs	r3, #1
 800d156:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	f107 0214 	add.w	r2, r7, #20
 800d160:	4611      	mov	r1, r2
 800d162:	4618      	mov	r0, r3
 800d164:	f004 fa91 	bl	801168a <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800d168:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d16a:	3301      	adds	r3, #1
 800d16c:	643b      	str	r3, [r7, #64]	; 0x40
 800d16e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d170:	2b07      	cmp	r3, #7
 800d172:	d9c4      	bls.n	800d0fe <HAL_SD_WriteBlocks+0x13a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800d174:	f7f9 fc90 	bl	8006a98 <HAL_GetTick>
 800d178:	4602      	mov	r2, r0
 800d17a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d17c:	1ad3      	subs	r3, r2, r3
 800d17e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d180:	429a      	cmp	r2, r3
 800d182:	d902      	bls.n	800d18a <HAL_SD_WriteBlocks+0x1c6>
 800d184:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d186:	2b00      	cmp	r3, #0
 800d188:	d112      	bne.n	800d1b0 <HAL_SD_WriteBlocks+0x1ec>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	4a56      	ldr	r2, [pc, #344]	; (800d2e8 <HAL_SD_WriteBlocks+0x324>)
 800d190:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d196:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d198:	431a      	orrs	r2, r3
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	2201      	movs	r2, #1
 800d1a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800d1ac:	2303      	movs	r3, #3
 800d1ae:	e097      	b.n	800d2e0 <HAL_SD_WriteBlocks+0x31c>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1b6:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d092      	beq.n	800d0e4 <HAL_SD_WriteBlocks+0x120>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	68da      	ldr	r2, [r3, #12]
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d1cc:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d022      	beq.n	800d222 <HAL_SD_WriteBlocks+0x25e>
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	2b01      	cmp	r3, #1
 800d1e0:	d91f      	bls.n	800d222 <HAL_SD_WriteBlocks+0x25e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1e6:	2b03      	cmp	r3, #3
 800d1e8:	d01b      	beq.n	800d222 <HAL_SD_WriteBlocks+0x25e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f004 fba2 	bl	8011938 <SDMMC_CmdStopTransfer>
 800d1f4:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800d1f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d012      	beq.n	800d222 <HAL_SD_WriteBlocks+0x25e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	4a39      	ldr	r2, [pc, #228]	; (800d2e8 <HAL_SD_WriteBlocks+0x324>)
 800d202:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d208:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d20a:	431a      	orrs	r2, r3
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	2201      	movs	r2, #1
 800d214:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	2200      	movs	r2, #0
 800d21c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800d21e:	2301      	movs	r3, #1
 800d220:	e05e      	b.n	800d2e0 <HAL_SD_WriteBlocks+0x31c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d228:	f003 0308 	and.w	r3, r3, #8
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d012      	beq.n	800d256 <HAL_SD_WriteBlocks+0x292>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	4a2c      	ldr	r2, [pc, #176]	; (800d2e8 <HAL_SD_WriteBlocks+0x324>)
 800d236:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d23c:	f043 0208 	orr.w	r2, r3, #8
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	2201      	movs	r2, #1
 800d248:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	2200      	movs	r2, #0
 800d250:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d252:	2301      	movs	r3, #1
 800d254:	e044      	b.n	800d2e0 <HAL_SD_WriteBlocks+0x31c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d25c:	f003 0302 	and.w	r3, r3, #2
 800d260:	2b00      	cmp	r3, #0
 800d262:	d012      	beq.n	800d28a <HAL_SD_WriteBlocks+0x2c6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	4a1f      	ldr	r2, [pc, #124]	; (800d2e8 <HAL_SD_WriteBlocks+0x324>)
 800d26a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d270:	f043 0202 	orr.w	r2, r3, #2
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	2201      	movs	r2, #1
 800d27c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	2200      	movs	r2, #0
 800d284:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d286:	2301      	movs	r3, #1
 800d288:	e02a      	b.n	800d2e0 <HAL_SD_WriteBlocks+0x31c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d290:	f003 0310 	and.w	r3, r3, #16
 800d294:	2b00      	cmp	r3, #0
 800d296:	d012      	beq.n	800d2be <HAL_SD_WriteBlocks+0x2fa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	4a12      	ldr	r2, [pc, #72]	; (800d2e8 <HAL_SD_WriteBlocks+0x324>)
 800d29e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2a4:	f043 0210 	orr.w	r2, r3, #16
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	2201      	movs	r2, #1
 800d2b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d2ba:	2301      	movs	r3, #1
 800d2bc:	e010      	b.n	800d2e0 <HAL_SD_WriteBlocks+0x31c>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	4a0a      	ldr	r2, [pc, #40]	; (800d2ec <HAL_SD_WriteBlocks+0x328>)
 800d2c4:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	2201      	movs	r2, #1
 800d2ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	e006      	b.n	800d2e0 <HAL_SD_WriteBlocks+0x31c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2d6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d2de:	2301      	movs	r3, #1
  }
}
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	3748      	adds	r7, #72	; 0x48
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	bd80      	pop	{r7, pc}
 800d2e8:	1fe00fff 	.word	0x1fe00fff
 800d2ec:	18000f3a 	.word	0x18000f3a

0800d2f0 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d2f0:	b480      	push	{r7}
 800d2f2:	b083      	sub	sp, #12
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	6078      	str	r0, [r7, #4]
 800d2f8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d2fe:	0f9b      	lsrs	r3, r3, #30
 800d300:	b2da      	uxtb	r2, r3
 800d302:	683b      	ldr	r3, [r7, #0]
 800d304:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d30a:	0e9b      	lsrs	r3, r3, #26
 800d30c:	b2db      	uxtb	r3, r3
 800d30e:	f003 030f 	and.w	r3, r3, #15
 800d312:	b2da      	uxtb	r2, r3
 800d314:	683b      	ldr	r3, [r7, #0]
 800d316:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d31c:	0e1b      	lsrs	r3, r3, #24
 800d31e:	b2db      	uxtb	r3, r3
 800d320:	f003 0303 	and.w	r3, r3, #3
 800d324:	b2da      	uxtb	r2, r3
 800d326:	683b      	ldr	r3, [r7, #0]
 800d328:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d32e:	0c1b      	lsrs	r3, r3, #16
 800d330:	b2da      	uxtb	r2, r3
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d33a:	0a1b      	lsrs	r3, r3, #8
 800d33c:	b2da      	uxtb	r2, r3
 800d33e:	683b      	ldr	r3, [r7, #0]
 800d340:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d346:	b2da      	uxtb	r2, r3
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d350:	0d1b      	lsrs	r3, r3, #20
 800d352:	b29a      	uxth	r2, r3
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d35c:	0c1b      	lsrs	r3, r3, #16
 800d35e:	b2db      	uxtb	r3, r3
 800d360:	f003 030f 	and.w	r3, r3, #15
 800d364:	b2da      	uxtb	r2, r3
 800d366:	683b      	ldr	r3, [r7, #0]
 800d368:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d36e:	0bdb      	lsrs	r3, r3, #15
 800d370:	b2db      	uxtb	r3, r3
 800d372:	f003 0301 	and.w	r3, r3, #1
 800d376:	b2da      	uxtb	r2, r3
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d380:	0b9b      	lsrs	r3, r3, #14
 800d382:	b2db      	uxtb	r3, r3
 800d384:	f003 0301 	and.w	r3, r3, #1
 800d388:	b2da      	uxtb	r2, r3
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d392:	0b5b      	lsrs	r3, r3, #13
 800d394:	b2db      	uxtb	r3, r3
 800d396:	f003 0301 	and.w	r3, r3, #1
 800d39a:	b2da      	uxtb	r2, r3
 800d39c:	683b      	ldr	r3, [r7, #0]
 800d39e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d3a4:	0b1b      	lsrs	r3, r3, #12
 800d3a6:	b2db      	uxtb	r3, r3
 800d3a8:	f003 0301 	and.w	r3, r3, #1
 800d3ac:	b2da      	uxtb	r2, r3
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d3b2:	683b      	ldr	r3, [r7, #0]
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d163      	bne.n	800d488 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d3c4:	009a      	lsls	r2, r3, #2
 800d3c6:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d3ca:	4013      	ands	r3, r2
 800d3cc:	687a      	ldr	r2, [r7, #4]
 800d3ce:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800d3d0:	0f92      	lsrs	r2, r2, #30
 800d3d2:	431a      	orrs	r2, r3
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d3dc:	0edb      	lsrs	r3, r3, #27
 800d3de:	b2db      	uxtb	r3, r3
 800d3e0:	f003 0307 	and.w	r3, r3, #7
 800d3e4:	b2da      	uxtb	r2, r3
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d3ee:	0e1b      	lsrs	r3, r3, #24
 800d3f0:	b2db      	uxtb	r3, r3
 800d3f2:	f003 0307 	and.w	r3, r3, #7
 800d3f6:	b2da      	uxtb	r2, r3
 800d3f8:	683b      	ldr	r3, [r7, #0]
 800d3fa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d400:	0d5b      	lsrs	r3, r3, #21
 800d402:	b2db      	uxtb	r3, r3
 800d404:	f003 0307 	and.w	r3, r3, #7
 800d408:	b2da      	uxtb	r2, r3
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d412:	0c9b      	lsrs	r3, r3, #18
 800d414:	b2db      	uxtb	r3, r3
 800d416:	f003 0307 	and.w	r3, r3, #7
 800d41a:	b2da      	uxtb	r2, r3
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d424:	0bdb      	lsrs	r3, r3, #15
 800d426:	b2db      	uxtb	r3, r3
 800d428:	f003 0307 	and.w	r3, r3, #7
 800d42c:	b2da      	uxtb	r2, r3
 800d42e:	683b      	ldr	r3, [r7, #0]
 800d430:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	691b      	ldr	r3, [r3, #16]
 800d436:	1c5a      	adds	r2, r3, #1
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d43c:	683b      	ldr	r3, [r7, #0]
 800d43e:	7e1b      	ldrb	r3, [r3, #24]
 800d440:	b2db      	uxtb	r3, r3
 800d442:	f003 0307 	and.w	r3, r3, #7
 800d446:	3302      	adds	r3, #2
 800d448:	2201      	movs	r2, #1
 800d44a:	fa02 f303 	lsl.w	r3, r2, r3
 800d44e:	687a      	ldr	r2, [r7, #4]
 800d450:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800d452:	fb03 f202 	mul.w	r2, r3, r2
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	7a1b      	ldrb	r3, [r3, #8]
 800d45e:	b2db      	uxtb	r3, r3
 800d460:	f003 030f 	and.w	r3, r3, #15
 800d464:	2201      	movs	r2, #1
 800d466:	409a      	lsls	r2, r3
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	651a      	str	r2, [r3, #80]	; 0x50

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d470:	687a      	ldr	r2, [r7, #4]
 800d472:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800d474:	0a52      	lsrs	r2, r2, #9
 800d476:	fb03 f202 	mul.w	r2, r3, r2
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d484:	659a      	str	r2, [r3, #88]	; 0x58
 800d486:	e031      	b.n	800d4ec <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d48c:	2b01      	cmp	r3, #1
 800d48e:	d11d      	bne.n	800d4cc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d494:	041b      	lsls	r3, r3, #16
 800d496:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d49e:	0c1b      	lsrs	r3, r3, #16
 800d4a0:	431a      	orrs	r2, r3
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d4a6:	683b      	ldr	r3, [r7, #0]
 800d4a8:	691b      	ldr	r3, [r3, #16]
 800d4aa:	3301      	adds	r3, #1
 800d4ac:	029a      	lsls	r2, r3, #10
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d4c0:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	659a      	str	r2, [r3, #88]	; 0x58
 800d4ca:	e00f      	b.n	800d4ec <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	4a58      	ldr	r2, [pc, #352]	; (800d634 <HAL_SD_GetCardCSD+0x344>)
 800d4d2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4d8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	2201      	movs	r2, #1
 800d4e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d4e8:	2301      	movs	r3, #1
 800d4ea:	e09d      	b.n	800d628 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d4f0:	0b9b      	lsrs	r3, r3, #14
 800d4f2:	b2db      	uxtb	r3, r3
 800d4f4:	f003 0301 	and.w	r3, r3, #1
 800d4f8:	b2da      	uxtb	r2, r3
 800d4fa:	683b      	ldr	r3, [r7, #0]
 800d4fc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d502:	09db      	lsrs	r3, r3, #7
 800d504:	b2db      	uxtb	r3, r3
 800d506:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d50a:	b2da      	uxtb	r2, r3
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d514:	b2db      	uxtb	r3, r3
 800d516:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d51a:	b2da      	uxtb	r2, r3
 800d51c:	683b      	ldr	r3, [r7, #0]
 800d51e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d524:	0fdb      	lsrs	r3, r3, #31
 800d526:	b2da      	uxtb	r2, r3
 800d528:	683b      	ldr	r3, [r7, #0]
 800d52a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d530:	0f5b      	lsrs	r3, r3, #29
 800d532:	b2db      	uxtb	r3, r3
 800d534:	f003 0303 	and.w	r3, r3, #3
 800d538:	b2da      	uxtb	r2, r3
 800d53a:	683b      	ldr	r3, [r7, #0]
 800d53c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d542:	0e9b      	lsrs	r3, r3, #26
 800d544:	b2db      	uxtb	r3, r3
 800d546:	f003 0307 	and.w	r3, r3, #7
 800d54a:	b2da      	uxtb	r2, r3
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d554:	0d9b      	lsrs	r3, r3, #22
 800d556:	b2db      	uxtb	r3, r3
 800d558:	f003 030f 	and.w	r3, r3, #15
 800d55c:	b2da      	uxtb	r2, r3
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d566:	0d5b      	lsrs	r3, r3, #21
 800d568:	b2db      	uxtb	r3, r3
 800d56a:	f003 0301 	and.w	r3, r3, #1
 800d56e:	b2da      	uxtb	r2, r3
 800d570:	683b      	ldr	r3, [r7, #0]
 800d572:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d576:	683b      	ldr	r3, [r7, #0]
 800d578:	2200      	movs	r2, #0
 800d57a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d582:	0c1b      	lsrs	r3, r3, #16
 800d584:	b2db      	uxtb	r3, r3
 800d586:	f003 0301 	and.w	r3, r3, #1
 800d58a:	b2da      	uxtb	r2, r3
 800d58c:	683b      	ldr	r3, [r7, #0]
 800d58e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d596:	0bdb      	lsrs	r3, r3, #15
 800d598:	b2db      	uxtb	r3, r3
 800d59a:	f003 0301 	and.w	r3, r3, #1
 800d59e:	b2da      	uxtb	r2, r3
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5aa:	0b9b      	lsrs	r3, r3, #14
 800d5ac:	b2db      	uxtb	r3, r3
 800d5ae:	f003 0301 	and.w	r3, r3, #1
 800d5b2:	b2da      	uxtb	r2, r3
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5be:	0b5b      	lsrs	r3, r3, #13
 800d5c0:	b2db      	uxtb	r3, r3
 800d5c2:	f003 0301 	and.w	r3, r3, #1
 800d5c6:	b2da      	uxtb	r2, r3
 800d5c8:	683b      	ldr	r3, [r7, #0]
 800d5ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5d2:	0b1b      	lsrs	r3, r3, #12
 800d5d4:	b2db      	uxtb	r3, r3
 800d5d6:	f003 0301 	and.w	r3, r3, #1
 800d5da:	b2da      	uxtb	r2, r3
 800d5dc:	683b      	ldr	r3, [r7, #0]
 800d5de:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5e6:	0a9b      	lsrs	r3, r3, #10
 800d5e8:	b2db      	uxtb	r3, r3
 800d5ea:	f003 0303 	and.w	r3, r3, #3
 800d5ee:	b2da      	uxtb	r2, r3
 800d5f0:	683b      	ldr	r3, [r7, #0]
 800d5f2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5fa:	0a1b      	lsrs	r3, r3, #8
 800d5fc:	b2db      	uxtb	r3, r3
 800d5fe:	f003 0303 	and.w	r3, r3, #3
 800d602:	b2da      	uxtb	r2, r3
 800d604:	683b      	ldr	r3, [r7, #0]
 800d606:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d60e:	085b      	lsrs	r3, r3, #1
 800d610:	b2db      	uxtb	r3, r3
 800d612:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d616:	b2da      	uxtb	r2, r3
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	2201      	movs	r2, #1
 800d622:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800d626:	2300      	movs	r3, #0
}
 800d628:	4618      	mov	r0, r3
 800d62a:	370c      	adds	r7, #12
 800d62c:	46bd      	mov	sp, r7
 800d62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d632:	4770      	bx	lr
 800d634:	1fe00fff 	.word	0x1fe00fff

0800d638 <HAL_SD_GetCardStatus>:
  * @param  pStatus Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800d638:	b580      	push	{r7, lr}
 800d63a:	b094      	sub	sp, #80	; 0x50
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	6078      	str	r0, [r7, #4]
 800d640:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800d642:	2300      	movs	r3, #0
 800d644:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800d648:	f107 0308 	add.w	r3, r7, #8
 800d64c:	4619      	mov	r1, r3
 800d64e:	6878      	ldr	r0, [r7, #4]
 800d650:	f000 fbd4 	bl	800ddfc <SD_SendSDStatus>
 800d654:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 800d656:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d011      	beq.n	800d680 <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	4a4f      	ldr	r2, [pc, #316]	; (800d7a0 <HAL_SD_GetCardStatus+0x168>)
 800d662:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d668:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d66a:	431a      	orrs	r2, r3
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	2201      	movs	r2, #1
 800d674:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800d678:	2301      	movs	r3, #1
 800d67a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800d67e:	e070      	b.n	800d762 <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800d680:	68bb      	ldr	r3, [r7, #8]
 800d682:	099b      	lsrs	r3, r3, #6
 800d684:	b2db      	uxtb	r3, r3
 800d686:	f003 0303 	and.w	r3, r3, #3
 800d68a:	b2da      	uxtb	r2, r3
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800d690:	68bb      	ldr	r3, [r7, #8]
 800d692:	095b      	lsrs	r3, r3, #5
 800d694:	b2db      	uxtb	r3, r3
 800d696:	f003 0301 	and.w	r3, r3, #1
 800d69a:	b2da      	uxtb	r2, r3
 800d69c:	683b      	ldr	r3, [r7, #0]
 800d69e:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800d6a0:	68bb      	ldr	r3, [r7, #8]
 800d6a2:	0a1b      	lsrs	r3, r3, #8
 800d6a4:	b29b      	uxth	r3, r3
 800d6a6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800d6aa:	b29a      	uxth	r2, r3
 800d6ac:	68bb      	ldr	r3, [r7, #8]
 800d6ae:	0e1b      	lsrs	r3, r3, #24
 800d6b0:	b29b      	uxth	r3, r3
 800d6b2:	4313      	orrs	r3, r2
 800d6b4:	b29a      	uxth	r2, r3
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	061a      	lsls	r2, r3, #24
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	021b      	lsls	r3, r3, #8
 800d6c2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d6c6:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	0a1b      	lsrs	r3, r3, #8
 800d6cc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800d6d0:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	0e1b      	lsrs	r3, r3, #24
 800d6d6:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800d6d8:	683b      	ldr	r3, [r7, #0]
 800d6da:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800d6dc:	693b      	ldr	r3, [r7, #16]
 800d6de:	b2da      	uxtb	r2, r3
 800d6e0:	683b      	ldr	r3, [r7, #0]
 800d6e2:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800d6e4:	693b      	ldr	r3, [r7, #16]
 800d6e6:	0a1b      	lsrs	r3, r3, #8
 800d6e8:	b2da      	uxtb	r2, r3
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800d6ee:	693b      	ldr	r3, [r7, #16]
 800d6f0:	0d1b      	lsrs	r3, r3, #20
 800d6f2:	b2db      	uxtb	r3, r3
 800d6f4:	f003 030f 	and.w	r3, r3, #15
 800d6f8:	b2da      	uxtb	r2, r3
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800d6fe:	693b      	ldr	r3, [r7, #16]
 800d700:	0c1b      	lsrs	r3, r3, #16
 800d702:	b29b      	uxth	r3, r3
 800d704:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800d708:	b29a      	uxth	r2, r3
 800d70a:	697b      	ldr	r3, [r7, #20]
 800d70c:	b29b      	uxth	r3, r3
 800d70e:	b2db      	uxtb	r3, r3
 800d710:	b29b      	uxth	r3, r3
 800d712:	4313      	orrs	r3, r2
 800d714:	b29a      	uxth	r2, r3
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800d71a:	697b      	ldr	r3, [r7, #20]
 800d71c:	0a9b      	lsrs	r3, r3, #10
 800d71e:	b2db      	uxtb	r3, r3
 800d720:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d724:	b2da      	uxtb	r2, r3
 800d726:	683b      	ldr	r3, [r7, #0]
 800d728:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	0a1b      	lsrs	r3, r3, #8
 800d72e:	b2db      	uxtb	r3, r3
 800d730:	f003 0303 	and.w	r3, r3, #3
 800d734:	b2da      	uxtb	r2, r3
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	73da      	strb	r2, [r3, #15]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800d73a:	697b      	ldr	r3, [r7, #20]
 800d73c:	091b      	lsrs	r3, r3, #4
 800d73e:	b2db      	uxtb	r3, r3
 800d740:	f003 030f 	and.w	r3, r3, #15
 800d744:	b2da      	uxtb	r2, r3
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800d74a:	697b      	ldr	r3, [r7, #20]
 800d74c:	b2db      	uxtb	r3, r3
 800d74e:	f003 030f 	and.w	r3, r3, #15
 800d752:	b2da      	uxtb	r2, r3
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800d758:	69bb      	ldr	r3, [r7, #24]
 800d75a:	0e1b      	lsrs	r3, r3, #24
 800d75c:	b2da      	uxtb	r2, r3
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	749a      	strb	r2, [r3, #18]
#endif
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d76a:	4618      	mov	r0, r3
 800d76c:	f004 f834 	bl	80117d8 <SDMMC_CmdBlockLength>
 800d770:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 800d772:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d774:	2b00      	cmp	r3, #0
 800d776:	d00d      	beq.n	800d794 <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	4a08      	ldr	r2, [pc, #32]	; (800d7a0 <HAL_SD_GetCardStatus+0x168>)
 800d77e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d784:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	2201      	movs	r2, #1
 800d78a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800d78e:	2301      	movs	r3, #1
 800d790:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 800d794:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800d798:	4618      	mov	r0, r3
 800d79a:	3750      	adds	r7, #80	; 0x50
 800d79c:	46bd      	mov	sp, r7
 800d79e:	bd80      	pop	{r7, pc}
 800d7a0:	1fe00fff 	.word	0x1fe00fff

0800d7a4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d7a4:	b480      	push	{r7}
 800d7a6:	b083      	sub	sp, #12
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
 800d7ac:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d7b2:	683b      	ldr	r3, [r7, #0]
 800d7b4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d7ba:	683b      	ldr	r3, [r7, #0]
 800d7bc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d7c2:	683b      	ldr	r3, [r7, #0]
 800d7c4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d7ca:	683b      	ldr	r3, [r7, #0]
 800d7cc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d7da:	683b      	ldr	r3, [r7, #0]
 800d7dc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d7e2:	683b      	ldr	r3, [r7, #0]
 800d7e4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d7ea:	683b      	ldr	r3, [r7, #0]
 800d7ec:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d7ee:	2300      	movs	r3, #0
}
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	370c      	adds	r7, #12
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7fa:	4770      	bx	lr

0800d7fc <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800d7fc:	b5b0      	push	{r4, r5, r7, lr}
 800d7fe:	b090      	sub	sp, #64	; 0x40
 800d800:	af04      	add	r7, sp, #16
 800d802:	6078      	str	r0, [r7, #4]
 800d804:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800d806:	2300      	movs	r3, #0
 800d808:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	2203      	movs	r2, #3
 800d810:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d818:	2b03      	cmp	r3, #3
 800d81a:	d02e      	beq.n	800d87a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800d81c:	683b      	ldr	r3, [r7, #0]
 800d81e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d822:	d106      	bne.n	800d832 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d828:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	639a      	str	r2, [r3, #56]	; 0x38
 800d830:	e029      	b.n	800d886 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800d832:	683b      	ldr	r3, [r7, #0]
 800d834:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d838:	d10a      	bne.n	800d850 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800d83a:	6878      	ldr	r0, [r7, #4]
 800d83c:	f000 fbd6 	bl	800dfec <SD_WideBus_Enable>
 800d840:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d848:	431a      	orrs	r2, r3
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	639a      	str	r2, [r3, #56]	; 0x38
 800d84e:	e01a      	b.n	800d886 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800d850:	683b      	ldr	r3, [r7, #0]
 800d852:	2b00      	cmp	r3, #0
 800d854:	d10a      	bne.n	800d86c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800d856:	6878      	ldr	r0, [r7, #4]
 800d858:	f000 fc13 	bl	800e082 <SD_WideBus_Disable>
 800d85c:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d864:	431a      	orrs	r2, r3
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	639a      	str	r2, [r3, #56]	; 0x38
 800d86a:	e00c      	b.n	800d886 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d870:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	639a      	str	r2, [r3, #56]	; 0x38
 800d878:	e005      	b.n	800d886 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d87e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d007      	beq.n	800d89e <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	4a60      	ldr	r2, [pc, #384]	; (800da14 <HAL_SD_ConfigWideBusOperation+0x218>)
 800d894:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800d896:	2301      	movs	r3, #1
 800d898:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800d89c:	e097      	b.n	800d9ce <HAL_SD_ConfigWideBusOperation+0x1d2>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800d89e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800d8a2:	f7fd feb9 	bl	800b618 <HAL_RCCEx_GetPeriphCLKFreq>
 800d8a6:	6278      	str	r0, [r7, #36]	; 0x24
    if (sdmmc_clk != 0U)
 800d8a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	f000 8086 	beq.w	800d9bc <HAL_SD_ConfigWideBusOperation+0x1c0>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	685b      	ldr	r3, [r3, #4]
 800d8b4:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	689b      	ldr	r3, [r3, #8]
 800d8ba:	613b      	str	r3, [r7, #16]
      Init.BusWide             = WideMode;
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	617b      	str	r3, [r7, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	691b      	ldr	r3, [r3, #16]
 800d8c4:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	695a      	ldr	r2, [r3, #20]
 800d8ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8cc:	4952      	ldr	r1, [pc, #328]	; (800da18 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d8ce:	fba1 1303 	umull	r1, r3, r1, r3
 800d8d2:	0e1b      	lsrs	r3, r3, #24
 800d8d4:	429a      	cmp	r2, r3
 800d8d6:	d303      	bcc.n	800d8e0 <HAL_SD_ConfigWideBusOperation+0xe4>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	695b      	ldr	r3, [r3, #20]
 800d8dc:	61fb      	str	r3, [r7, #28]
 800d8de:	e05a      	b.n	800d996 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d8e8:	d103      	bne.n	800d8f2 <HAL_SD_ConfigWideBusOperation+0xf6>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	695b      	ldr	r3, [r3, #20]
 800d8ee:	61fb      	str	r3, [r7, #28]
 800d8f0:	e051      	b.n	800d996 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d8fa:	d126      	bne.n	800d94a <HAL_SD_ConfigWideBusOperation+0x14e>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	695b      	ldr	r3, [r3, #20]
 800d900:	2b00      	cmp	r3, #0
 800d902:	d10e      	bne.n	800d922 <HAL_SD_ConfigWideBusOperation+0x126>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800d904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d906:	4a45      	ldr	r2, [pc, #276]	; (800da1c <HAL_SD_ConfigWideBusOperation+0x220>)
 800d908:	4293      	cmp	r3, r2
 800d90a:	d906      	bls.n	800d91a <HAL_SD_ConfigWideBusOperation+0x11e>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800d90c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d90e:	4a42      	ldr	r2, [pc, #264]	; (800da18 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d910:	fba2 2303 	umull	r2, r3, r2, r3
 800d914:	0e5b      	lsrs	r3, r3, #25
 800d916:	61fb      	str	r3, [r7, #28]
 800d918:	e03d      	b.n	800d996 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	695b      	ldr	r3, [r3, #20]
 800d91e:	61fb      	str	r3, [r7, #28]
 800d920:	e039      	b.n	800d996 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	695b      	ldr	r3, [r3, #20]
 800d926:	005b      	lsls	r3, r3, #1
 800d928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d92a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d92e:	4a3b      	ldr	r2, [pc, #236]	; (800da1c <HAL_SD_ConfigWideBusOperation+0x220>)
 800d930:	4293      	cmp	r3, r2
 800d932:	d906      	bls.n	800d942 <HAL_SD_ConfigWideBusOperation+0x146>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800d934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d936:	4a38      	ldr	r2, [pc, #224]	; (800da18 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d938:	fba2 2303 	umull	r2, r3, r2, r3
 800d93c:	0e5b      	lsrs	r3, r3, #25
 800d93e:	61fb      	str	r3, [r7, #28]
 800d940:	e029      	b.n	800d996 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	695b      	ldr	r3, [r3, #20]
 800d946:	61fb      	str	r3, [r7, #28]
 800d948:	e025      	b.n	800d996 <HAL_SD_ConfigWideBusOperation+0x19a>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	695b      	ldr	r3, [r3, #20]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d10e      	bne.n	800d970 <HAL_SD_ConfigWideBusOperation+0x174>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800d952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d954:	4a32      	ldr	r2, [pc, #200]	; (800da20 <HAL_SD_ConfigWideBusOperation+0x224>)
 800d956:	4293      	cmp	r3, r2
 800d958:	d906      	bls.n	800d968 <HAL_SD_ConfigWideBusOperation+0x16c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800d95a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d95c:	4a2e      	ldr	r2, [pc, #184]	; (800da18 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d95e:	fba2 2303 	umull	r2, r3, r2, r3
 800d962:	0e1b      	lsrs	r3, r3, #24
 800d964:	61fb      	str	r3, [r7, #28]
 800d966:	e016      	b.n	800d996 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	695b      	ldr	r3, [r3, #20]
 800d96c:	61fb      	str	r3, [r7, #28]
 800d96e:	e012      	b.n	800d996 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	695b      	ldr	r3, [r3, #20]
 800d974:	005b      	lsls	r3, r3, #1
 800d976:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d978:	fbb2 f3f3 	udiv	r3, r2, r3
 800d97c:	4a28      	ldr	r2, [pc, #160]	; (800da20 <HAL_SD_ConfigWideBusOperation+0x224>)
 800d97e:	4293      	cmp	r3, r2
 800d980:	d906      	bls.n	800d990 <HAL_SD_ConfigWideBusOperation+0x194>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800d982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d984:	4a24      	ldr	r2, [pc, #144]	; (800da18 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d986:	fba2 2303 	umull	r2, r3, r2, r3
 800d98a:	0e1b      	lsrs	r3, r3, #24
 800d98c:	61fb      	str	r3, [r7, #28]
 800d98e:	e002      	b.n	800d996 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	695b      	ldr	r3, [r3, #20]
 800d994:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	699b      	ldr	r3, [r3, #24]
 800d99a:	623b      	str	r3, [r7, #32]
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	681d      	ldr	r5, [r3, #0]
 800d9a0:	466c      	mov	r4, sp
 800d9a2:	f107 0318 	add.w	r3, r7, #24
 800d9a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d9aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d9ae:	f107 030c 	add.w	r3, r7, #12
 800d9b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d9b4:	4628      	mov	r0, r5
 800d9b6:	f003 fe31 	bl	801161c <SDMMC_Init>
 800d9ba:	e008      	b.n	800d9ce <HAL_SD_ConfigWideBusOperation+0x1d2>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9c0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	639a      	str	r2, [r3, #56]	; 0x38
      status = HAL_ERROR;
 800d9c8:	2301      	movs	r3, #1
 800d9ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	f003 fefe 	bl	80117d8 <SDMMC_CmdBlockLength>
 800d9dc:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800d9de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d00c      	beq.n	800d9fe <HAL_SD_ConfigWideBusOperation+0x202>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	4a0a      	ldr	r2, [pc, #40]	; (800da14 <HAL_SD_ConfigWideBusOperation+0x218>)
 800d9ea:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d9f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9f2:	431a      	orrs	r2, r3
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800d9f8:	2301      	movs	r3, #1
 800d9fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	2201      	movs	r2, #1
 800da02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800da06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800da0a:	4618      	mov	r0, r3
 800da0c:	3730      	adds	r7, #48	; 0x30
 800da0e:	46bd      	mov	sp, r7
 800da10:	bdb0      	pop	{r4, r5, r7, pc}
 800da12:	bf00      	nop
 800da14:	1fe00fff 	.word	0x1fe00fff
 800da18:	55e63b89 	.word	0x55e63b89
 800da1c:	02faf080 	.word	0x02faf080
 800da20:	017d7840 	.word	0x017d7840

0800da24 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b086      	sub	sp, #24
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800da2c:	2300      	movs	r3, #0
 800da2e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800da30:	f107 030c 	add.w	r3, r7, #12
 800da34:	4619      	mov	r1, r3
 800da36:	6878      	ldr	r0, [r7, #4]
 800da38:	f000 fab0 	bl	800df9c <SD_SendStatus>
 800da3c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800da3e:	697b      	ldr	r3, [r7, #20]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d005      	beq.n	800da50 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800da48:	697b      	ldr	r3, [r7, #20]
 800da4a:	431a      	orrs	r2, r3
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	0a5b      	lsrs	r3, r3, #9
 800da54:	f003 030f 	and.w	r3, r3, #15
 800da58:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800da5a:	693b      	ldr	r3, [r7, #16]
}
 800da5c:	4618      	mov	r0, r3
 800da5e:	3718      	adds	r7, #24
 800da60:	46bd      	mov	sp, r7
 800da62:	bd80      	pop	{r7, pc}

0800da64 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800da64:	b5b0      	push	{r4, r5, r7, lr}
 800da66:	b090      	sub	sp, #64	; 0x40
 800da68:	af00      	add	r7, sp, #0
 800da6a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800da6c:	2301      	movs	r3, #1
 800da6e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	4618      	mov	r0, r3
 800da76:	f003 fe2b 	bl	80116d0 <SDMMC_GetPowerState>
 800da7a:	4603      	mov	r3, r0
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d102      	bne.n	800da86 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800da80:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800da84:	e0a9      	b.n	800dbda <SD_InitCard+0x176>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da8a:	2b03      	cmp	r3, #3
 800da8c:	d02e      	beq.n	800daec <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	4618      	mov	r0, r3
 800da94:	f004 f870 	bl	8011b78 <SDMMC_CmdSendCID>
 800da98:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800da9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d001      	beq.n	800daa4 <SD_InitCard+0x40>
    {
      return errorstate;
 800daa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800daa2:	e09a      	b.n	800dbda <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	2100      	movs	r1, #0
 800daaa:	4618      	mov	r0, r3
 800daac:	f003 fe55 	bl	801175a <SDMMC_GetResponse>
 800dab0:	4602      	mov	r2, r0
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	2104      	movs	r1, #4
 800dabc:	4618      	mov	r0, r3
 800dabe:	f003 fe4c 	bl	801175a <SDMMC_GetResponse>
 800dac2:	4602      	mov	r2, r0
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	2108      	movs	r1, #8
 800dace:	4618      	mov	r0, r3
 800dad0:	f003 fe43 	bl	801175a <SDMMC_GetResponse>
 800dad4:	4602      	mov	r2, r0
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	210c      	movs	r1, #12
 800dae0:	4618      	mov	r0, r3
 800dae2:	f003 fe3a 	bl	801175a <SDMMC_GetResponse>
 800dae6:	4602      	mov	r2, r0
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	67da      	str	r2, [r3, #124]	; 0x7c
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800daf0:	2b03      	cmp	r3, #3
 800daf2:	d00d      	beq.n	800db10 <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	f107 020e 	add.w	r2, r7, #14
 800dafc:	4611      	mov	r1, r2
 800dafe:	4618      	mov	r0, r3
 800db00:	f004 f879 	bl	8011bf6 <SDMMC_CmdSetRelAdd>
 800db04:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800db06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d001      	beq.n	800db10 <SD_InitCard+0xac>
    {
      return errorstate;
 800db0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db0e:	e064      	b.n	800dbda <SD_InitCard+0x176>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db14:	2b03      	cmp	r3, #3
 800db16:	d036      	beq.n	800db86 <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800db18:	89fb      	ldrh	r3, [r7, #14]
 800db1a:	461a      	mov	r2, r3
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	649a      	str	r2, [r3, #72]	; 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	681a      	ldr	r2, [r3, #0]
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800db28:	041b      	lsls	r3, r3, #16
 800db2a:	4619      	mov	r1, r3
 800db2c:	4610      	mov	r0, r2
 800db2e:	f004 f842 	bl	8011bb6 <SDMMC_CmdSendCSD>
 800db32:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800db34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db36:	2b00      	cmp	r3, #0
 800db38:	d001      	beq.n	800db3e <SD_InitCard+0xda>
    {
      return errorstate;
 800db3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db3c:	e04d      	b.n	800dbda <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	2100      	movs	r1, #0
 800db44:	4618      	mov	r0, r3
 800db46:	f003 fe08 	bl	801175a <SDMMC_GetResponse>
 800db4a:	4602      	mov	r2, r0
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	2104      	movs	r1, #4
 800db56:	4618      	mov	r0, r3
 800db58:	f003 fdff 	bl	801175a <SDMMC_GetResponse>
 800db5c:	4602      	mov	r2, r0
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	2108      	movs	r1, #8
 800db68:	4618      	mov	r0, r3
 800db6a:	f003 fdf6 	bl	801175a <SDMMC_GetResponse>
 800db6e:	4602      	mov	r2, r0
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	210c      	movs	r1, #12
 800db7a:	4618      	mov	r0, r3
 800db7c:	f003 fded 	bl	801175a <SDMMC_GetResponse>
 800db80:	4602      	mov	r2, r0
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	66da      	str	r2, [r3, #108]	; 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	2104      	movs	r1, #4
 800db8c:	4618      	mov	r0, r3
 800db8e:	f003 fde4 	bl	801175a <SDMMC_GetResponse>
 800db92:	4603      	mov	r3, r0
 800db94:	0d1a      	lsrs	r2, r3, #20
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800db9a:	f107 0310 	add.w	r3, r7, #16
 800db9e:	4619      	mov	r1, r3
 800dba0:	6878      	ldr	r0, [r7, #4]
 800dba2:	f7ff fba5 	bl	800d2f0 <HAL_SD_GetCardCSD>
 800dba6:	4603      	mov	r3, r0
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d002      	beq.n	800dbb2 <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dbac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dbb0:	e013      	b.n	800dbda <SD_InitCard+0x176>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	6819      	ldr	r1, [r3, #0]
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dbba:	041b      	lsls	r3, r3, #16
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	461c      	mov	r4, r3
 800dbc0:	4615      	mov	r5, r2
 800dbc2:	4622      	mov	r2, r4
 800dbc4:	462b      	mov	r3, r5
 800dbc6:	4608      	mov	r0, r1
 800dbc8:	f003 feec 	bl	80119a4 <SDMMC_CmdSelDesel>
 800dbcc:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800dbce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d001      	beq.n	800dbd8 <SD_InitCard+0x174>
  {
    return errorstate;
 800dbd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbd6:	e000      	b.n	800dbda <SD_InitCard+0x176>
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800dbd8:	2300      	movs	r3, #0
}
 800dbda:	4618      	mov	r0, r3
 800dbdc:	3740      	adds	r7, #64	; 0x40
 800dbde:	46bd      	mov	sp, r7
 800dbe0:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800dbe4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800dbe4:	b580      	push	{r7, lr}
 800dbe6:	b088      	sub	sp, #32
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800dbec:	2300      	movs	r3, #0
 800dbee:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U, validvoltage = 0U;
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	61fb      	str	r3, [r7, #28]
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
 800dbf8:	f7f8 ff4e 	bl	8006a98 <HAL_GetTick>
 800dbfc:	6178      	str	r0, [r7, #20]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	4618      	mov	r0, r3
 800dc04:	f003 fef2 	bl	80119ec <SDMMC_CmdGoIdleState>
 800dc08:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dc0a:	693b      	ldr	r3, [r7, #16]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d001      	beq.n	800dc14 <SD_PowerON+0x30>
  {
    return errorstate;
 800dc10:	693b      	ldr	r3, [r7, #16]
 800dc12:	e0ed      	b.n	800ddf0 <SD_PowerON+0x20c>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	4618      	mov	r0, r3
 800dc1a:	f003 ff05 	bl	8011a28 <SDMMC_CmdOperCond>
 800dc1e:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dc20:	693b      	ldr	r3, [r7, #16]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d00d      	beq.n	800dc42 <SD_PowerON+0x5e>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	2200      	movs	r2, #0
 800dc2a:	641a      	str	r2, [r3, #64]	; 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	4618      	mov	r0, r3
 800dc32:	f003 fedb 	bl	80119ec <SDMMC_CmdGoIdleState>
 800dc36:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dc38:	693b      	ldr	r3, [r7, #16]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d004      	beq.n	800dc48 <SD_PowerON+0x64>
    {
      return errorstate;
 800dc3e:	693b      	ldr	r3, [r7, #16]
 800dc40:	e0d6      	b.n	800ddf0 <SD_PowerON+0x20c>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	2201      	movs	r2, #1
 800dc46:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc4c:	2b01      	cmp	r3, #1
 800dc4e:	d137      	bne.n	800dcc0 <SD_PowerON+0xdc>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	2100      	movs	r1, #0
 800dc56:	4618      	mov	r0, r3
 800dc58:	f003 ff06 	bl	8011a68 <SDMMC_CmdAppCommand>
 800dc5c:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dc5e:	693b      	ldr	r3, [r7, #16]
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d02d      	beq.n	800dcc0 <SD_PowerON+0xdc>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dc64:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dc68:	e0c2      	b.n	800ddf0 <SD_PowerON+0x20c>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	2100      	movs	r1, #0
 800dc70:	4618      	mov	r0, r3
 800dc72:	f003 fef9 	bl	8011a68 <SDMMC_CmdAppCommand>
 800dc76:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dc78:	693b      	ldr	r3, [r7, #16]
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d001      	beq.n	800dc82 <SD_PowerON+0x9e>
    {
      return errorstate;
 800dc7e:	693b      	ldr	r3, [r7, #16]
 800dc80:	e0b6      	b.n	800ddf0 <SD_PowerON+0x20c>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	495c      	ldr	r1, [pc, #368]	; (800ddf8 <SD_PowerON+0x214>)
 800dc88:	4618      	mov	r0, r3
 800dc8a:	f003 ff10 	bl	8011aae <SDMMC_CmdAppOperCommand>
 800dc8e:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dc90:	693b      	ldr	r3, [r7, #16]
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d002      	beq.n	800dc9c <SD_PowerON+0xb8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dc96:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dc9a:	e0a9      	b.n	800ddf0 <SD_PowerON+0x20c>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	2100      	movs	r1, #0
 800dca2:	4618      	mov	r0, r3
 800dca4:	f003 fd59 	bl	801175a <SDMMC_GetResponse>
 800dca8:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800dcaa:	69fb      	ldr	r3, [r7, #28]
 800dcac:	0fdb      	lsrs	r3, r3, #31
 800dcae:	2b01      	cmp	r3, #1
 800dcb0:	d101      	bne.n	800dcb6 <SD_PowerON+0xd2>
 800dcb2:	2301      	movs	r3, #1
 800dcb4:	e000      	b.n	800dcb8 <SD_PowerON+0xd4>
 800dcb6:	2300      	movs	r3, #0
 800dcb8:	61bb      	str	r3, [r7, #24]

    count++;
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	3301      	adds	r3, #1
 800dcbe:	60fb      	str	r3, [r7, #12]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800dcc6:	4293      	cmp	r3, r2
 800dcc8:	d802      	bhi.n	800dcd0 <SD_PowerON+0xec>
 800dcca:	69bb      	ldr	r3, [r7, #24]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d0cc      	beq.n	800dc6a <SD_PowerON+0x86>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800dcd6:	4293      	cmp	r3, r2
 800dcd8:	d902      	bls.n	800dce0 <SD_PowerON+0xfc>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800dcda:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800dcde:	e087      	b.n	800ddf0 <SD_PowerON+0x20c>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800dce0:	69fb      	ldr	r3, [r7, #28]
 800dce2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d07e      	beq.n	800dde8 <SD_PowerON+0x204>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	2201      	movs	r2, #1
 800dcee:	63da      	str	r2, [r3, #60]	; 0x3c
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	699b      	ldr	r3, [r3, #24]
 800dcf4:	2b01      	cmp	r3, #1
 800dcf6:	d17a      	bne.n	800ddee <SD_PowerON+0x20a>
    {
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 800dcf8:	69fb      	ldr	r3, [r7, #28]
 800dcfa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d075      	beq.n	800ddee <SD_PowerON+0x20a>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dd08:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	681a      	ldr	r2, [r3, #0]
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	f042 0208 	orr.w	r2, r2, #8
 800dd18:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	4618      	mov	r0, r3
 800dd20:	f003 ffd0 	bl	8011cc4 <SDMMC_CmdVoltageSwitch>
 800dd24:	6138      	str	r0, [r7, #16]
        if(errorstate != HAL_SD_ERROR_NONE)
 800dd26:	693b      	ldr	r3, [r7, #16]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d00c      	beq.n	800dd46 <SD_PowerON+0x162>
        {
          return errorstate;
 800dd2c:	693b      	ldr	r3, [r7, #16]
 800dd2e:	e05f      	b.n	800ddf0 <SD_PowerON+0x20c>
        }

        /* Check to CKSTOP */
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800dd30:	f7f8 feb2 	bl	8006a98 <HAL_GetTick>
 800dd34:	4602      	mov	r2, r0
 800dd36:	697b      	ldr	r3, [r7, #20]
 800dd38:	1ad3      	subs	r3, r2, r3
 800dd3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd3e:	d102      	bne.n	800dd46 <SD_PowerON+0x162>
          {
            return HAL_SD_ERROR_TIMEOUT;
 800dd40:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dd44:	e054      	b.n	800ddf0 <SD_PowerON+0x20c>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd4c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dd50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800dd54:	d1ec      	bne.n	800dd30 <SD_PowerON+0x14c>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800dd5e:	639a      	str	r2, [r3, #56]	; 0x38

        /* Check to BusyD0 */
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dd6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dd6e:	d002      	beq.n	800dd76 <SD_PowerON+0x192>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 800dd70:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dd74:	e03c      	b.n	800ddf0 <SD_PowerON+0x20c>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SDEx_DriveTransceiver_1_8V_Callback(SET);
 800dd76:	2001      	movs	r0, #1
 800dd78:	f000 fa9e 	bl	800e2b8 <HAL_SDEx_DriveTransceiver_1_8V_Callback>
#endif

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	681a      	ldr	r2, [r3, #0]
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	f042 0204 	orr.w	r2, r2, #4
 800dd8a:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800dd8c:	e00a      	b.n	800dda4 <SD_PowerON+0x1c0>
          {
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800dd8e:	f7f8 fe83 	bl	8006a98 <HAL_GetTick>
 800dd92:	4602      	mov	r2, r0
 800dd94:	697b      	ldr	r3, [r7, #20]
 800dd96:	1ad3      	subs	r3, r2, r3
 800dd98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd9c:	d102      	bne.n	800dda4 <SD_PowerON+0x1c0>
            {
              return HAL_SD_ERROR_TIMEOUT;
 800dd9e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dda2:	e025      	b.n	800ddf0 <SD_PowerON+0x20c>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ddae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ddb2:	d1ec      	bne.n	800dd8e <SD_PowerON+0x1aa>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800ddbc:	639a      	str	r2, [r3, #56]	; 0x38

          /* Check BusyD0 status */
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddc4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ddc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ddcc:	d102      	bne.n	800ddd4 <SD_PowerON+0x1f0>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800ddce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ddd2:	e00d      	b.n	800ddf0 <SD_PowerON+0x20c>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	2213      	movs	r2, #19
 800ddda:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dde4:	639a      	str	r2, [r3, #56]	; 0x38
 800dde6:	e002      	b.n	800ddee <SD_PowerON+0x20a>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	2200      	movs	r2, #0
 800ddec:	63da      	str	r2, [r3, #60]	; 0x3c
  }


  return HAL_SD_ERROR_NONE;
 800ddee:	2300      	movs	r3, #0
}
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	3720      	adds	r7, #32
 800ddf4:	46bd      	mov	sp, r7
 800ddf6:	bd80      	pop	{r7, pc}
 800ddf8:	c1100000 	.word	0xc1100000

0800ddfc <SD_SendSDStatus>:
  * @param  pSDstatus Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800ddfc:	b580      	push	{r7, lr}
 800ddfe:	b08c      	sub	sp, #48	; 0x30
 800de00:	af00      	add	r7, sp, #0
 800de02:	6078      	str	r0, [r7, #4]
 800de04:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800de06:	f7f8 fe47 	bl	8006a98 <HAL_GetTick>
 800de0a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	2100      	movs	r1, #0
 800de16:	4618      	mov	r0, r3
 800de18:	f003 fc9f 	bl	801175a <SDMMC_GetResponse>
 800de1c:	4603      	mov	r3, r0
 800de1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800de22:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800de26:	d102      	bne.n	800de2e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800de28:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800de2c:	e0b0      	b.n	800df90 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	2140      	movs	r1, #64	; 0x40
 800de34:	4618      	mov	r0, r3
 800de36:	f003 fccf 	bl	80117d8 <SDMMC_CmdBlockLength>
 800de3a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800de3c:	6a3b      	ldr	r3, [r7, #32]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d005      	beq.n	800de4e <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800de4a:	6a3b      	ldr	r3, [r7, #32]
 800de4c:	e0a0      	b.n	800df90 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	681a      	ldr	r2, [r3, #0]
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800de56:	041b      	lsls	r3, r3, #16
 800de58:	4619      	mov	r1, r3
 800de5a:	4610      	mov	r0, r2
 800de5c:	f003 fe04 	bl	8011a68 <SDMMC_CmdAppCommand>
 800de60:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800de62:	6a3b      	ldr	r3, [r7, #32]
 800de64:	2b00      	cmp	r3, #0
 800de66:	d005      	beq.n	800de74 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800de70:	6a3b      	ldr	r3, [r7, #32]
 800de72:	e08d      	b.n	800df90 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800de74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800de78:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800de7a:	2340      	movs	r3, #64	; 0x40
 800de7c:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800de7e:	2360      	movs	r3, #96	; 0x60
 800de80:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800de82:	2302      	movs	r3, #2
 800de84:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800de86:	2300      	movs	r3, #0
 800de88:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800de8a:	2301      	movs	r3, #1
 800de8c:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	f107 0208 	add.w	r2, r7, #8
 800de96:	4611      	mov	r1, r2
 800de98:	4618      	mov	r0, r3
 800de9a:	f003 fc71 	bl	8011780 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	4618      	mov	r0, r3
 800dea4:	f003 feec 	bl	8011c80 <SDMMC_CmdStatusRegister>
 800dea8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800deaa:	6a3b      	ldr	r3, [r7, #32]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d02b      	beq.n	800df08 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800deb8:	6a3b      	ldr	r3, [r7, #32]
 800deba:	e069      	b.n	800df90 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dec2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d013      	beq.n	800def2 <SD_SendSDStatus+0xf6>
    {
      for(count = 0U; count < 8U; count++)
 800deca:	2300      	movs	r3, #0
 800decc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800dece:	e00d      	b.n	800deec <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	4618      	mov	r0, r3
 800ded6:	f003 fbcb 	bl	8011670 <SDMMC_ReadFIFO>
 800deda:	4602      	mov	r2, r0
 800dedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dede:	601a      	str	r2, [r3, #0]
        pData++;
 800dee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dee2:	3304      	adds	r3, #4
 800dee4:	62bb      	str	r3, [r7, #40]	; 0x28
      for(count = 0U; count < 8U; count++)
 800dee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dee8:	3301      	adds	r3, #1
 800deea:	62fb      	str	r3, [r7, #44]	; 0x2c
 800deec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800deee:	2b07      	cmp	r3, #7
 800def0:	d9ee      	bls.n	800ded0 <SD_SendSDStatus+0xd4>
      }
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800def2:	f7f8 fdd1 	bl	8006a98 <HAL_GetTick>
 800def6:	4602      	mov	r2, r0
 800def8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800defa:	1ad3      	subs	r3, r2, r3
 800defc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800df00:	d102      	bne.n	800df08 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800df02:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800df06:	e043      	b.n	800df90 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df0e:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800df12:	2b00      	cmp	r3, #0
 800df14:	d0d2      	beq.n	800debc <SD_SendSDStatus+0xc0>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df1c:	f003 0308 	and.w	r3, r3, #8
 800df20:	2b00      	cmp	r3, #0
 800df22:	d001      	beq.n	800df28 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800df24:	2308      	movs	r3, #8
 800df26:	e033      	b.n	800df90 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df2e:	f003 0302 	and.w	r3, r3, #2
 800df32:	2b00      	cmp	r3, #0
 800df34:	d001      	beq.n	800df3a <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800df36:	2302      	movs	r3, #2
 800df38:	e02a      	b.n	800df90 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df40:	f003 0320 	and.w	r3, r3, #32
 800df44:	2b00      	cmp	r3, #0
 800df46:	d017      	beq.n	800df78 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800df48:	2320      	movs	r3, #32
 800df4a:	e021      	b.n	800df90 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
#else
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	4618      	mov	r0, r3
 800df52:	f003 fb8d 	bl	8011670 <SDMMC_ReadFIFO>
 800df56:	4602      	mov	r2, r0
 800df58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df5a:	601a      	str	r2, [r3, #0]
    pData++;
 800df5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df5e:	3304      	adds	r3, #4
 800df60:	62bb      	str	r3, [r7, #40]	; 0x28

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800df62:	f7f8 fd99 	bl	8006a98 <HAL_GetTick>
 800df66:	4602      	mov	r2, r0
 800df68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df6a:	1ad3      	subs	r3, r2, r3
 800df6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800df70:	d102      	bne.n	800df78 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800df72:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800df76:	e00b      	b.n	800df90 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800df82:	2b00      	cmp	r3, #0
 800df84:	d1e2      	bne.n	800df4c <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	4a03      	ldr	r2, [pc, #12]	; (800df98 <SD_SendSDStatus+0x19c>)
 800df8c:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800df8e:	2300      	movs	r3, #0
}
 800df90:	4618      	mov	r0, r3
 800df92:	3730      	adds	r7, #48	; 0x30
 800df94:	46bd      	mov	sp, r7
 800df96:	bd80      	pop	{r7, pc}
 800df98:	18000f3a 	.word	0x18000f3a

0800df9c <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b084      	sub	sp, #16
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
 800dfa4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800dfa6:	683b      	ldr	r3, [r7, #0]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d102      	bne.n	800dfb2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800dfac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800dfb0:	e018      	b.n	800dfe4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681a      	ldr	r2, [r3, #0]
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dfba:	041b      	lsls	r3, r3, #16
 800dfbc:	4619      	mov	r1, r3
 800dfbe:	4610      	mov	r0, r2
 800dfc0:	f003 fe3b 	bl	8011c3a <SDMMC_CmdSendStatus>
 800dfc4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d001      	beq.n	800dfd0 <SD_SendStatus+0x34>
  {
    return errorstate;
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	e009      	b.n	800dfe4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	2100      	movs	r1, #0
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	f003 fbbf 	bl	801175a <SDMMC_GetResponse>
 800dfdc:	4602      	mov	r2, r0
 800dfde:	683b      	ldr	r3, [r7, #0]
 800dfe0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800dfe2:	2300      	movs	r3, #0
}
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	3710      	adds	r7, #16
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bd80      	pop	{r7, pc}

0800dfec <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800dfec:	b580      	push	{r7, lr}
 800dfee:	b086      	sub	sp, #24
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800dff4:	2300      	movs	r3, #0
 800dff6:	60fb      	str	r3, [r7, #12]
 800dff8:	2300      	movs	r3, #0
 800dffa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	2100      	movs	r1, #0
 800e002:	4618      	mov	r0, r3
 800e004:	f003 fba9 	bl	801175a <SDMMC_GetResponse>
 800e008:	4603      	mov	r3, r0
 800e00a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e00e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e012:	d102      	bne.n	800e01a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e014:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e018:	e02f      	b.n	800e07a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e01a:	f107 030c 	add.w	r3, r7, #12
 800e01e:	4619      	mov	r1, r3
 800e020:	6878      	ldr	r0, [r7, #4]
 800e022:	f000 f879 	bl	800e118 <SD_FindSCR>
 800e026:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e028:	697b      	ldr	r3, [r7, #20]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d001      	beq.n	800e032 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e02e:	697b      	ldr	r3, [r7, #20]
 800e030:	e023      	b.n	800e07a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e032:	693b      	ldr	r3, [r7, #16]
 800e034:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d01c      	beq.n	800e076 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	681a      	ldr	r2, [r3, #0]
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e044:	041b      	lsls	r3, r3, #16
 800e046:	4619      	mov	r1, r3
 800e048:	4610      	mov	r0, r2
 800e04a:	f003 fd0d 	bl	8011a68 <SDMMC_CmdAppCommand>
 800e04e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e050:	697b      	ldr	r3, [r7, #20]
 800e052:	2b00      	cmp	r3, #0
 800e054:	d001      	beq.n	800e05a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e056:	697b      	ldr	r3, [r7, #20]
 800e058:	e00f      	b.n	800e07a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	2102      	movs	r1, #2
 800e060:	4618      	mov	r0, r3
 800e062:	f003 fd44 	bl	8011aee <SDMMC_CmdBusWidth>
 800e066:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e068:	697b      	ldr	r3, [r7, #20]
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d001      	beq.n	800e072 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e06e:	697b      	ldr	r3, [r7, #20]
 800e070:	e003      	b.n	800e07a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e072:	2300      	movs	r3, #0
 800e074:	e001      	b.n	800e07a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e076:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e07a:	4618      	mov	r0, r3
 800e07c:	3718      	adds	r7, #24
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}

0800e082 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e082:	b580      	push	{r7, lr}
 800e084:	b086      	sub	sp, #24
 800e086:	af00      	add	r7, sp, #0
 800e088:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e08a:	2300      	movs	r3, #0
 800e08c:	60fb      	str	r3, [r7, #12]
 800e08e:	2300      	movs	r3, #0
 800e090:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	2100      	movs	r1, #0
 800e098:	4618      	mov	r0, r3
 800e09a:	f003 fb5e 	bl	801175a <SDMMC_GetResponse>
 800e09e:	4603      	mov	r3, r0
 800e0a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e0a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e0a8:	d102      	bne.n	800e0b0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e0aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e0ae:	e02f      	b.n	800e110 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e0b0:	f107 030c 	add.w	r3, r7, #12
 800e0b4:	4619      	mov	r1, r3
 800e0b6:	6878      	ldr	r0, [r7, #4]
 800e0b8:	f000 f82e 	bl	800e118 <SD_FindSCR>
 800e0bc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e0be:	697b      	ldr	r3, [r7, #20]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d001      	beq.n	800e0c8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e0c4:	697b      	ldr	r3, [r7, #20]
 800e0c6:	e023      	b.n	800e110 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e0c8:	693b      	ldr	r3, [r7, #16]
 800e0ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d01c      	beq.n	800e10c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	681a      	ldr	r2, [r3, #0]
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e0da:	041b      	lsls	r3, r3, #16
 800e0dc:	4619      	mov	r1, r3
 800e0de:	4610      	mov	r0, r2
 800e0e0:	f003 fcc2 	bl	8011a68 <SDMMC_CmdAppCommand>
 800e0e4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0e6:	697b      	ldr	r3, [r7, #20]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d001      	beq.n	800e0f0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e0ec:	697b      	ldr	r3, [r7, #20]
 800e0ee:	e00f      	b.n	800e110 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	2100      	movs	r1, #0
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	f003 fcf9 	bl	8011aee <SDMMC_CmdBusWidth>
 800e0fc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0fe:	697b      	ldr	r3, [r7, #20]
 800e100:	2b00      	cmp	r3, #0
 800e102:	d001      	beq.n	800e108 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e104:	697b      	ldr	r3, [r7, #20]
 800e106:	e003      	b.n	800e110 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e108:	2300      	movs	r3, #0
 800e10a:	e001      	b.n	800e110 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e10c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e110:	4618      	mov	r0, r3
 800e112:	3718      	adds	r7, #24
 800e114:	46bd      	mov	sp, r7
 800e116:	bd80      	pop	{r7, pc}

0800e118 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e118:	b580      	push	{r7, lr}
 800e11a:	b08e      	sub	sp, #56	; 0x38
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	6078      	str	r0, [r7, #4]
 800e120:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e122:	f7f8 fcb9 	bl	8006a98 <HAL_GetTick>
 800e126:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800e128:	2300      	movs	r3, #0
 800e12a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800e12c:	2300      	movs	r3, #0
 800e12e:	60bb      	str	r3, [r7, #8]
 800e130:	2300      	movs	r3, #0
 800e132:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	2108      	movs	r1, #8
 800e13e:	4618      	mov	r0, r3
 800e140:	f003 fb4a 	bl	80117d8 <SDMMC_CmdBlockLength>
 800e144:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d001      	beq.n	800e150 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e14e:	e0ad      	b.n	800e2ac <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681a      	ldr	r2, [r3, #0]
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e158:	041b      	lsls	r3, r3, #16
 800e15a:	4619      	mov	r1, r3
 800e15c:	4610      	mov	r0, r2
 800e15e:	f003 fc83 	bl	8011a68 <SDMMC_CmdAppCommand>
 800e162:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e166:	2b00      	cmp	r3, #0
 800e168:	d001      	beq.n	800e16e <SD_FindSCR+0x56>
  {
    return errorstate;
 800e16a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e16c:	e09e      	b.n	800e2ac <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e16e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e172:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e174:	2308      	movs	r3, #8
 800e176:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e178:	2330      	movs	r3, #48	; 0x30
 800e17a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e17c:	2302      	movs	r3, #2
 800e17e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e180:	2300      	movs	r3, #0
 800e182:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e184:	2301      	movs	r3, #1
 800e186:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	f107 0210 	add.w	r2, r7, #16
 800e190:	4611      	mov	r1, r2
 800e192:	4618      	mov	r0, r3
 800e194:	f003 faf4 	bl	8011780 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	4618      	mov	r0, r3
 800e19e:	f003 fcc9 	bl	8011b34 <SDMMC_CmdSendSCR>
 800e1a2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e1a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d027      	beq.n	800e1fa <SD_FindSCR+0xe2>
  {
    return errorstate;
 800e1aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1ac:	e07e      	b.n	800e2ac <SD_FindSCR+0x194>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d113      	bne.n	800e1e4 <SD_FindSCR+0xcc>
 800e1bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d110      	bne.n	800e1e4 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	f003 fa52 	bl	8011670 <SDMMC_ReadFIFO>
 800e1cc:	4603      	mov	r3, r0
 800e1ce:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	f003 fa4b 	bl	8011670 <SDMMC_ReadFIFO>
 800e1da:	4603      	mov	r3, r0
 800e1dc:	60fb      	str	r3, [r7, #12]
      index++;
 800e1de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1e0:	3301      	adds	r3, #1
 800e1e2:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e1e4:	f7f8 fc58 	bl	8006a98 <HAL_GetTick>
 800e1e8:	4602      	mov	r2, r0
 800e1ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1ec:	1ad3      	subs	r3, r2, r3
 800e1ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e1f2:	d102      	bne.n	800e1fa <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e1f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e1f8:	e058      	b.n	800e2ac <SD_FindSCR+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e200:	f240 532a 	movw	r3, #1322	; 0x52a
 800e204:	4013      	ands	r3, r2
 800e206:	2b00      	cmp	r3, #0
 800e208:	d0d1      	beq.n	800e1ae <SD_FindSCR+0x96>
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e210:	f003 0308 	and.w	r3, r3, #8
 800e214:	2b00      	cmp	r3, #0
 800e216:	d005      	beq.n	800e224 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	2208      	movs	r2, #8
 800e21e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e220:	2308      	movs	r3, #8
 800e222:	e043      	b.n	800e2ac <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e22a:	f003 0302 	and.w	r3, r3, #2
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d005      	beq.n	800e23e <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	2202      	movs	r2, #2
 800e238:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e23a:	2302      	movs	r3, #2
 800e23c:	e036      	b.n	800e2ac <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e244:	f003 0320 	and.w	r3, r3, #32
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d005      	beq.n	800e258 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	2220      	movs	r2, #32
 800e252:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e254:	2320      	movs	r3, #32
 800e256:	e029      	b.n	800e2ac <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	4a15      	ldr	r2, [pc, #84]	; (800e2b4 <SD_FindSCR+0x19c>)
 800e25e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	061a      	lsls	r2, r3, #24
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	021b      	lsls	r3, r3, #8
 800e268:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e26c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	0a1b      	lsrs	r3, r3, #8
 800e272:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e276:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	0e1b      	lsrs	r3, r3, #24
 800e27c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e27e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e280:	601a      	str	r2, [r3, #0]
    scr++;
 800e282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e284:	3304      	adds	r3, #4
 800e286:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e288:	68bb      	ldr	r3, [r7, #8]
 800e28a:	061a      	lsls	r2, r3, #24
 800e28c:	68bb      	ldr	r3, [r7, #8]
 800e28e:	021b      	lsls	r3, r3, #8
 800e290:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e294:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e296:	68bb      	ldr	r3, [r7, #8]
 800e298:	0a1b      	lsrs	r3, r3, #8
 800e29a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e29e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e2a0:	68bb      	ldr	r3, [r7, #8]
 800e2a2:	0e1b      	lsrs	r3, r3, #24
 800e2a4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e2a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2a8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e2aa:	2300      	movs	r3, #0
}
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	3738      	adds	r7, #56	; 0x38
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	bd80      	pop	{r7, pc}
 800e2b4:	18000f3a 	.word	0x18000f3a

0800e2b8 <HAL_SDEx_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable/Disable the SD Transceiver 1.8V Mode Callback.
  * @param  status Voltage Switch State
  * @retval None
  */
__weak void HAL_SDEx_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 800e2b8:	b480      	push	{r7}
 800e2ba:	b083      	sub	sp, #12
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	4603      	mov	r3, r0
 800e2c0:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SD_EnableTransciver could be implemented in the user file
   */
}
 800e2c2:	bf00      	nop
 800e2c4:	370c      	adds	r7, #12
 800e2c6:	46bd      	mov	sp, r7
 800e2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2cc:	4770      	bx	lr

0800e2ce <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e2ce:	b580      	push	{r7, lr}
 800e2d0:	b084      	sub	sp, #16
 800e2d2:	af00      	add	r7, sp, #0
 800e2d4:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d101      	bne.n	800e2e0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e2dc:	2301      	movs	r3, #1
 800e2de:	e095      	b.n	800e40c <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d108      	bne.n	800e2fa <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	685b      	ldr	r3, [r3, #4]
 800e2ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e2f0:	d009      	beq.n	800e306 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	2200      	movs	r2, #0
 800e2f6:	61da      	str	r2, [r3, #28]
 800e2f8:	e005      	b.n	800e306 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	2200      	movs	r2, #0
 800e2fe:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	2200      	movs	r2, #0
 800e304:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	2200      	movs	r2, #0
 800e30a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e312:	b2db      	uxtb	r3, r3
 800e314:	2b00      	cmp	r3, #0
 800e316:	d106      	bne.n	800e326 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	2200      	movs	r2, #0
 800e31c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e320:	6878      	ldr	r0, [r7, #4]
 800e322:	f7f6 fc3f 	bl	8004ba4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	2202      	movs	r2, #2
 800e32a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	681a      	ldr	r2, [r3, #0]
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e33c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	68db      	ldr	r3, [r3, #12]
 800e342:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e346:	d902      	bls.n	800e34e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e348:	2300      	movs	r3, #0
 800e34a:	60fb      	str	r3, [r7, #12]
 800e34c:	e002      	b.n	800e354 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e34e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e352:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	68db      	ldr	r3, [r3, #12]
 800e358:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800e35c:	d007      	beq.n	800e36e <HAL_SPI_Init+0xa0>
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	68db      	ldr	r3, [r3, #12]
 800e362:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e366:	d002      	beq.n	800e36e <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	2200      	movs	r2, #0
 800e36c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	685b      	ldr	r3, [r3, #4]
 800e372:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	689b      	ldr	r3, [r3, #8]
 800e37a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800e37e:	431a      	orrs	r2, r3
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	691b      	ldr	r3, [r3, #16]
 800e384:	f003 0302 	and.w	r3, r3, #2
 800e388:	431a      	orrs	r2, r3
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	695b      	ldr	r3, [r3, #20]
 800e38e:	f003 0301 	and.w	r3, r3, #1
 800e392:	431a      	orrs	r2, r3
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	699b      	ldr	r3, [r3, #24]
 800e398:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e39c:	431a      	orrs	r2, r3
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	69db      	ldr	r3, [r3, #28]
 800e3a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e3a6:	431a      	orrs	r2, r3
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	6a1b      	ldr	r3, [r3, #32]
 800e3ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e3b0:	ea42 0103 	orr.w	r1, r2, r3
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3b8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	430a      	orrs	r2, r1
 800e3c2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	699b      	ldr	r3, [r3, #24]
 800e3c8:	0c1b      	lsrs	r3, r3, #16
 800e3ca:	f003 0204 	and.w	r2, r3, #4
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3d2:	f003 0310 	and.w	r3, r3, #16
 800e3d6:	431a      	orrs	r2, r3
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3dc:	f003 0308 	and.w	r3, r3, #8
 800e3e0:	431a      	orrs	r2, r3
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	68db      	ldr	r3, [r3, #12]
 800e3e6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800e3ea:	ea42 0103 	orr.w	r1, r2, r3
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	430a      	orrs	r2, r1
 800e3fa:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2200      	movs	r2, #0
 800e400:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	2201      	movs	r2, #1
 800e406:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800e40a:	2300      	movs	r3, #0
}
 800e40c:	4618      	mov	r0, r3
 800e40e:	3710      	adds	r7, #16
 800e410:	46bd      	mov	sp, r7
 800e412:	bd80      	pop	{r7, pc}

0800e414 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e414:	b580      	push	{r7, lr}
 800e416:	b088      	sub	sp, #32
 800e418:	af00      	add	r7, sp, #0
 800e41a:	60f8      	str	r0, [r7, #12]
 800e41c:	60b9      	str	r1, [r7, #8]
 800e41e:	603b      	str	r3, [r7, #0]
 800e420:	4613      	mov	r3, r2
 800e422:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e424:	2300      	movs	r3, #0
 800e426:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e42e:	2b01      	cmp	r3, #1
 800e430:	d101      	bne.n	800e436 <HAL_SPI_Transmit+0x22>
 800e432:	2302      	movs	r3, #2
 800e434:	e158      	b.n	800e6e8 <HAL_SPI_Transmit+0x2d4>
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	2201      	movs	r2, #1
 800e43a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e43e:	f7f8 fb2b 	bl	8006a98 <HAL_GetTick>
 800e442:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e444:	88fb      	ldrh	r3, [r7, #6]
 800e446:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e44e:	b2db      	uxtb	r3, r3
 800e450:	2b01      	cmp	r3, #1
 800e452:	d002      	beq.n	800e45a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e454:	2302      	movs	r3, #2
 800e456:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e458:	e13d      	b.n	800e6d6 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800e45a:	68bb      	ldr	r3, [r7, #8]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d002      	beq.n	800e466 <HAL_SPI_Transmit+0x52>
 800e460:	88fb      	ldrh	r3, [r7, #6]
 800e462:	2b00      	cmp	r3, #0
 800e464:	d102      	bne.n	800e46c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e466:	2301      	movs	r3, #1
 800e468:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e46a:	e134      	b.n	800e6d6 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	2203      	movs	r2, #3
 800e470:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	2200      	movs	r2, #0
 800e478:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	68ba      	ldr	r2, [r7, #8]
 800e47e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	88fa      	ldrh	r2, [r7, #6]
 800e484:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	88fa      	ldrh	r2, [r7, #6]
 800e48a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	2200      	movs	r2, #0
 800e490:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	2200      	movs	r2, #0
 800e496:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	2200      	movs	r2, #0
 800e49e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	2200      	movs	r2, #0
 800e4a6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	2200      	movs	r2, #0
 800e4ac:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	689b      	ldr	r3, [r3, #8]
 800e4b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e4b6:	d10f      	bne.n	800e4d8 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	681a      	ldr	r2, [r3, #0]
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e4c6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	681a      	ldr	r2, [r3, #0]
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e4d6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4e2:	2b40      	cmp	r3, #64	; 0x40
 800e4e4:	d007      	beq.n	800e4f6 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	681a      	ldr	r2, [r3, #0]
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e4f4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	68db      	ldr	r3, [r3, #12]
 800e4fa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e4fe:	d94b      	bls.n	800e598 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	685b      	ldr	r3, [r3, #4]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d002      	beq.n	800e50e <HAL_SPI_Transmit+0xfa>
 800e508:	8afb      	ldrh	r3, [r7, #22]
 800e50a:	2b01      	cmp	r3, #1
 800e50c:	d13e      	bne.n	800e58c <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e512:	881a      	ldrh	r2, [r3, #0]
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e51e:	1c9a      	adds	r2, r3, #2
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e528:	b29b      	uxth	r3, r3
 800e52a:	3b01      	subs	r3, #1
 800e52c:	b29a      	uxth	r2, r3
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e532:	e02b      	b.n	800e58c <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	689b      	ldr	r3, [r3, #8]
 800e53a:	f003 0302 	and.w	r3, r3, #2
 800e53e:	2b02      	cmp	r3, #2
 800e540:	d112      	bne.n	800e568 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e546:	881a      	ldrh	r2, [r3, #0]
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e552:	1c9a      	adds	r2, r3, #2
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e55c:	b29b      	uxth	r3, r3
 800e55e:	3b01      	subs	r3, #1
 800e560:	b29a      	uxth	r2, r3
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e566:	e011      	b.n	800e58c <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e568:	f7f8 fa96 	bl	8006a98 <HAL_GetTick>
 800e56c:	4602      	mov	r2, r0
 800e56e:	69bb      	ldr	r3, [r7, #24]
 800e570:	1ad3      	subs	r3, r2, r3
 800e572:	683a      	ldr	r2, [r7, #0]
 800e574:	429a      	cmp	r2, r3
 800e576:	d803      	bhi.n	800e580 <HAL_SPI_Transmit+0x16c>
 800e578:	683b      	ldr	r3, [r7, #0]
 800e57a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e57e:	d102      	bne.n	800e586 <HAL_SPI_Transmit+0x172>
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d102      	bne.n	800e58c <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800e586:	2303      	movs	r3, #3
 800e588:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e58a:	e0a4      	b.n	800e6d6 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e590:	b29b      	uxth	r3, r3
 800e592:	2b00      	cmp	r3, #0
 800e594:	d1ce      	bne.n	800e534 <HAL_SPI_Transmit+0x120>
 800e596:	e07c      	b.n	800e692 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	685b      	ldr	r3, [r3, #4]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d002      	beq.n	800e5a6 <HAL_SPI_Transmit+0x192>
 800e5a0:	8afb      	ldrh	r3, [r7, #22]
 800e5a2:	2b01      	cmp	r3, #1
 800e5a4:	d170      	bne.n	800e688 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e5aa:	b29b      	uxth	r3, r3
 800e5ac:	2b01      	cmp	r3, #1
 800e5ae:	d912      	bls.n	800e5d6 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5b4:	881a      	ldrh	r2, [r3, #0]
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5c0:	1c9a      	adds	r2, r3, #2
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e5ca:	b29b      	uxth	r3, r3
 800e5cc:	3b02      	subs	r3, #2
 800e5ce:	b29a      	uxth	r2, r3
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e5d4:	e058      	b.n	800e688 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	330c      	adds	r3, #12
 800e5e0:	7812      	ldrb	r2, [r2, #0]
 800e5e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5e8:	1c5a      	adds	r2, r3, #1
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e5f2:	b29b      	uxth	r3, r3
 800e5f4:	3b01      	subs	r3, #1
 800e5f6:	b29a      	uxth	r2, r3
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e5fc:	e044      	b.n	800e688 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	689b      	ldr	r3, [r3, #8]
 800e604:	f003 0302 	and.w	r3, r3, #2
 800e608:	2b02      	cmp	r3, #2
 800e60a:	d12b      	bne.n	800e664 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e610:	b29b      	uxth	r3, r3
 800e612:	2b01      	cmp	r3, #1
 800e614:	d912      	bls.n	800e63c <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e61a:	881a      	ldrh	r2, [r3, #0]
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e626:	1c9a      	adds	r2, r3, #2
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e630:	b29b      	uxth	r3, r3
 800e632:	3b02      	subs	r3, #2
 800e634:	b29a      	uxth	r2, r3
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e63a:	e025      	b.n	800e688 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	330c      	adds	r3, #12
 800e646:	7812      	ldrb	r2, [r2, #0]
 800e648:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e64e:	1c5a      	adds	r2, r3, #1
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e658:	b29b      	uxth	r3, r3
 800e65a:	3b01      	subs	r3, #1
 800e65c:	b29a      	uxth	r2, r3
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e662:	e011      	b.n	800e688 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e664:	f7f8 fa18 	bl	8006a98 <HAL_GetTick>
 800e668:	4602      	mov	r2, r0
 800e66a:	69bb      	ldr	r3, [r7, #24]
 800e66c:	1ad3      	subs	r3, r2, r3
 800e66e:	683a      	ldr	r2, [r7, #0]
 800e670:	429a      	cmp	r2, r3
 800e672:	d803      	bhi.n	800e67c <HAL_SPI_Transmit+0x268>
 800e674:	683b      	ldr	r3, [r7, #0]
 800e676:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e67a:	d102      	bne.n	800e682 <HAL_SPI_Transmit+0x26e>
 800e67c:	683b      	ldr	r3, [r7, #0]
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d102      	bne.n	800e688 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800e682:	2303      	movs	r3, #3
 800e684:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e686:	e026      	b.n	800e6d6 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e68c:	b29b      	uxth	r3, r3
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d1b5      	bne.n	800e5fe <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e692:	69ba      	ldr	r2, [r7, #24]
 800e694:	6839      	ldr	r1, [r7, #0]
 800e696:	68f8      	ldr	r0, [r7, #12]
 800e698:	f000 fe78 	bl	800f38c <SPI_EndRxTxTransaction>
 800e69c:	4603      	mov	r3, r0
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d002      	beq.n	800e6a8 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	2220      	movs	r2, #32
 800e6a6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	689b      	ldr	r3, [r3, #8]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d10a      	bne.n	800e6c6 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	613b      	str	r3, [r7, #16]
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	68db      	ldr	r3, [r3, #12]
 800e6ba:	613b      	str	r3, [r7, #16]
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	689b      	ldr	r3, [r3, #8]
 800e6c2:	613b      	str	r3, [r7, #16]
 800e6c4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d002      	beq.n	800e6d4 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800e6ce:	2301      	movs	r3, #1
 800e6d0:	77fb      	strb	r3, [r7, #31]
 800e6d2:	e000      	b.n	800e6d6 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800e6d4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	2201      	movs	r2, #1
 800e6da:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	2200      	movs	r2, #0
 800e6e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800e6e6:	7ffb      	ldrb	r3, [r7, #31]
}
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	3720      	adds	r7, #32
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	bd80      	pop	{r7, pc}

0800e6f0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e6f0:	b580      	push	{r7, lr}
 800e6f2:	b088      	sub	sp, #32
 800e6f4:	af02      	add	r7, sp, #8
 800e6f6:	60f8      	str	r0, [r7, #12]
 800e6f8:	60b9      	str	r1, [r7, #8]
 800e6fa:	603b      	str	r3, [r7, #0]
 800e6fc:	4613      	mov	r3, r2
 800e6fe:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e700:	2300      	movs	r3, #0
 800e702:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	685b      	ldr	r3, [r3, #4]
 800e708:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e70c:	d112      	bne.n	800e734 <HAL_SPI_Receive+0x44>
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	689b      	ldr	r3, [r3, #8]
 800e712:	2b00      	cmp	r3, #0
 800e714:	d10e      	bne.n	800e734 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	2204      	movs	r2, #4
 800e71a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e71e:	88fa      	ldrh	r2, [r7, #6]
 800e720:	683b      	ldr	r3, [r7, #0]
 800e722:	9300      	str	r3, [sp, #0]
 800e724:	4613      	mov	r3, r2
 800e726:	68ba      	ldr	r2, [r7, #8]
 800e728:	68b9      	ldr	r1, [r7, #8]
 800e72a:	68f8      	ldr	r0, [r7, #12]
 800e72c:	f000 f910 	bl	800e950 <HAL_SPI_TransmitReceive>
 800e730:	4603      	mov	r3, r0
 800e732:	e109      	b.n	800e948 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e73a:	2b01      	cmp	r3, #1
 800e73c:	d101      	bne.n	800e742 <HAL_SPI_Receive+0x52>
 800e73e:	2302      	movs	r3, #2
 800e740:	e102      	b.n	800e948 <HAL_SPI_Receive+0x258>
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	2201      	movs	r2, #1
 800e746:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e74a:	f7f8 f9a5 	bl	8006a98 <HAL_GetTick>
 800e74e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e756:	b2db      	uxtb	r3, r3
 800e758:	2b01      	cmp	r3, #1
 800e75a:	d002      	beq.n	800e762 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800e75c:	2302      	movs	r3, #2
 800e75e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e760:	e0e9      	b.n	800e936 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800e762:	68bb      	ldr	r3, [r7, #8]
 800e764:	2b00      	cmp	r3, #0
 800e766:	d002      	beq.n	800e76e <HAL_SPI_Receive+0x7e>
 800e768:	88fb      	ldrh	r3, [r7, #6]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d102      	bne.n	800e774 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800e76e:	2301      	movs	r3, #1
 800e770:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e772:	e0e0      	b.n	800e936 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	2204      	movs	r2, #4
 800e778:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	2200      	movs	r2, #0
 800e780:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	68ba      	ldr	r2, [r7, #8]
 800e786:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	88fa      	ldrh	r2, [r7, #6]
 800e78c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	88fa      	ldrh	r2, [r7, #6]
 800e794:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	2200      	movs	r2, #0
 800e79c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	2200      	movs	r2, #0
 800e7ae:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	2200      	movs	r2, #0
 800e7b4:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	68db      	ldr	r3, [r3, #12]
 800e7ba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e7be:	d908      	bls.n	800e7d2 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	685a      	ldr	r2, [r3, #4]
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e7ce:	605a      	str	r2, [r3, #4]
 800e7d0:	e007      	b.n	800e7e2 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	685a      	ldr	r2, [r3, #4]
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e7e0:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	689b      	ldr	r3, [r3, #8]
 800e7e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e7ea:	d10f      	bne.n	800e80c <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	681a      	ldr	r2, [r3, #0]
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e7fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	681a      	ldr	r2, [r3, #0]
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800e80a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e816:	2b40      	cmp	r3, #64	; 0x40
 800e818:	d007      	beq.n	800e82a <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	681a      	ldr	r2, [r3, #0]
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e828:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	68db      	ldr	r3, [r3, #12]
 800e82e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e832:	d867      	bhi.n	800e904 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e834:	e030      	b.n	800e898 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	689b      	ldr	r3, [r3, #8]
 800e83c:	f003 0301 	and.w	r3, r3, #1
 800e840:	2b01      	cmp	r3, #1
 800e842:	d117      	bne.n	800e874 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	f103 020c 	add.w	r2, r3, #12
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e850:	7812      	ldrb	r2, [r2, #0]
 800e852:	b2d2      	uxtb	r2, r2
 800e854:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e85a:	1c5a      	adds	r2, r3, #1
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e866:	b29b      	uxth	r3, r3
 800e868:	3b01      	subs	r3, #1
 800e86a:	b29a      	uxth	r2, r3
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e872:	e011      	b.n	800e898 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e874:	f7f8 f910 	bl	8006a98 <HAL_GetTick>
 800e878:	4602      	mov	r2, r0
 800e87a:	693b      	ldr	r3, [r7, #16]
 800e87c:	1ad3      	subs	r3, r2, r3
 800e87e:	683a      	ldr	r2, [r7, #0]
 800e880:	429a      	cmp	r2, r3
 800e882:	d803      	bhi.n	800e88c <HAL_SPI_Receive+0x19c>
 800e884:	683b      	ldr	r3, [r7, #0]
 800e886:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e88a:	d102      	bne.n	800e892 <HAL_SPI_Receive+0x1a2>
 800e88c:	683b      	ldr	r3, [r7, #0]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d102      	bne.n	800e898 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800e892:	2303      	movs	r3, #3
 800e894:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e896:	e04e      	b.n	800e936 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e89e:	b29b      	uxth	r3, r3
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d1c8      	bne.n	800e836 <HAL_SPI_Receive+0x146>
 800e8a4:	e034      	b.n	800e910 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	689b      	ldr	r3, [r3, #8]
 800e8ac:	f003 0301 	and.w	r3, r3, #1
 800e8b0:	2b01      	cmp	r3, #1
 800e8b2:	d115      	bne.n	800e8e0 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	68da      	ldr	r2, [r3, #12]
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8be:	b292      	uxth	r2, r2
 800e8c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8c6:	1c9a      	adds	r2, r3, #2
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e8d2:	b29b      	uxth	r3, r3
 800e8d4:	3b01      	subs	r3, #1
 800e8d6:	b29a      	uxth	r2, r3
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e8de:	e011      	b.n	800e904 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e8e0:	f7f8 f8da 	bl	8006a98 <HAL_GetTick>
 800e8e4:	4602      	mov	r2, r0
 800e8e6:	693b      	ldr	r3, [r7, #16]
 800e8e8:	1ad3      	subs	r3, r2, r3
 800e8ea:	683a      	ldr	r2, [r7, #0]
 800e8ec:	429a      	cmp	r2, r3
 800e8ee:	d803      	bhi.n	800e8f8 <HAL_SPI_Receive+0x208>
 800e8f0:	683b      	ldr	r3, [r7, #0]
 800e8f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e8f6:	d102      	bne.n	800e8fe <HAL_SPI_Receive+0x20e>
 800e8f8:	683b      	ldr	r3, [r7, #0]
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d102      	bne.n	800e904 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800e8fe:	2303      	movs	r3, #3
 800e900:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e902:	e018      	b.n	800e936 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e90a:	b29b      	uxth	r3, r3
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d1ca      	bne.n	800e8a6 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e910:	693a      	ldr	r2, [r7, #16]
 800e912:	6839      	ldr	r1, [r7, #0]
 800e914:	68f8      	ldr	r0, [r7, #12]
 800e916:	f000 fce1 	bl	800f2dc <SPI_EndRxTransaction>
 800e91a:	4603      	mov	r3, r0
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d002      	beq.n	800e926 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	2220      	movs	r2, #32
 800e924:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d002      	beq.n	800e934 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800e92e:	2301      	movs	r3, #1
 800e930:	75fb      	strb	r3, [r7, #23]
 800e932:	e000      	b.n	800e936 <HAL_SPI_Receive+0x246>
  }

error :
 800e934:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	2201      	movs	r2, #1
 800e93a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	2200      	movs	r2, #0
 800e942:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800e946:	7dfb      	ldrb	r3, [r7, #23]
}
 800e948:	4618      	mov	r0, r3
 800e94a:	3718      	adds	r7, #24
 800e94c:	46bd      	mov	sp, r7
 800e94e:	bd80      	pop	{r7, pc}

0800e950 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e950:	b580      	push	{r7, lr}
 800e952:	b08a      	sub	sp, #40	; 0x28
 800e954:	af00      	add	r7, sp, #0
 800e956:	60f8      	str	r0, [r7, #12]
 800e958:	60b9      	str	r1, [r7, #8]
 800e95a:	607a      	str	r2, [r7, #4]
 800e95c:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e95e:	2301      	movs	r3, #1
 800e960:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800e962:	2300      	movs	r3, #0
 800e964:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e96e:	2b01      	cmp	r3, #1
 800e970:	d101      	bne.n	800e976 <HAL_SPI_TransmitReceive+0x26>
 800e972:	2302      	movs	r3, #2
 800e974:	e1fb      	b.n	800ed6e <HAL_SPI_TransmitReceive+0x41e>
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	2201      	movs	r2, #1
 800e97a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e97e:	f7f8 f88b 	bl	8006a98 <HAL_GetTick>
 800e982:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e98a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	685b      	ldr	r3, [r3, #4]
 800e990:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800e992:	887b      	ldrh	r3, [r7, #2]
 800e994:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800e996:	887b      	ldrh	r3, [r7, #2]
 800e998:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e99a:	7efb      	ldrb	r3, [r7, #27]
 800e99c:	2b01      	cmp	r3, #1
 800e99e:	d00e      	beq.n	800e9be <HAL_SPI_TransmitReceive+0x6e>
 800e9a0:	697b      	ldr	r3, [r7, #20]
 800e9a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e9a6:	d106      	bne.n	800e9b6 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	689b      	ldr	r3, [r3, #8]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d102      	bne.n	800e9b6 <HAL_SPI_TransmitReceive+0x66>
 800e9b0:	7efb      	ldrb	r3, [r7, #27]
 800e9b2:	2b04      	cmp	r3, #4
 800e9b4:	d003      	beq.n	800e9be <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800e9b6:	2302      	movs	r3, #2
 800e9b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800e9bc:	e1cd      	b.n	800ed5a <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e9be:	68bb      	ldr	r3, [r7, #8]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d005      	beq.n	800e9d0 <HAL_SPI_TransmitReceive+0x80>
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d002      	beq.n	800e9d0 <HAL_SPI_TransmitReceive+0x80>
 800e9ca:	887b      	ldrh	r3, [r7, #2]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d103      	bne.n	800e9d8 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800e9d0:	2301      	movs	r3, #1
 800e9d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800e9d6:	e1c0      	b.n	800ed5a <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e9de:	b2db      	uxtb	r3, r3
 800e9e0:	2b04      	cmp	r3, #4
 800e9e2:	d003      	beq.n	800e9ec <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	2205      	movs	r2, #5
 800e9e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	687a      	ldr	r2, [r7, #4]
 800e9f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	887a      	ldrh	r2, [r7, #2]
 800e9fc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	887a      	ldrh	r2, [r7, #2]
 800ea04:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	68ba      	ldr	r2, [r7, #8]
 800ea0c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	887a      	ldrh	r2, [r7, #2]
 800ea12:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	887a      	ldrh	r2, [r7, #2]
 800ea18:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	2200      	movs	r2, #0
 800ea24:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	68db      	ldr	r3, [r3, #12]
 800ea2a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ea2e:	d802      	bhi.n	800ea36 <HAL_SPI_TransmitReceive+0xe6>
 800ea30:	8a3b      	ldrh	r3, [r7, #16]
 800ea32:	2b01      	cmp	r3, #1
 800ea34:	d908      	bls.n	800ea48 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	685a      	ldr	r2, [r3, #4]
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ea44:	605a      	str	r2, [r3, #4]
 800ea46:	e007      	b.n	800ea58 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	685a      	ldr	r2, [r3, #4]
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ea56:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ea62:	2b40      	cmp	r3, #64	; 0x40
 800ea64:	d007      	beq.n	800ea76 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	681a      	ldr	r2, [r3, #0]
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ea74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	68db      	ldr	r3, [r3, #12]
 800ea7a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ea7e:	d97c      	bls.n	800eb7a <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	685b      	ldr	r3, [r3, #4]
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d002      	beq.n	800ea8e <HAL_SPI_TransmitReceive+0x13e>
 800ea88:	8a7b      	ldrh	r3, [r7, #18]
 800ea8a:	2b01      	cmp	r3, #1
 800ea8c:	d169      	bne.n	800eb62 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea92:	881a      	ldrh	r2, [r3, #0]
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea9e:	1c9a      	adds	r2, r3, #2
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eaa8:	b29b      	uxth	r3, r3
 800eaaa:	3b01      	subs	r3, #1
 800eaac:	b29a      	uxth	r2, r3
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eab2:	e056      	b.n	800eb62 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	689b      	ldr	r3, [r3, #8]
 800eaba:	f003 0302 	and.w	r3, r3, #2
 800eabe:	2b02      	cmp	r3, #2
 800eac0:	d11b      	bne.n	800eafa <HAL_SPI_TransmitReceive+0x1aa>
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eac6:	b29b      	uxth	r3, r3
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d016      	beq.n	800eafa <HAL_SPI_TransmitReceive+0x1aa>
 800eacc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eace:	2b01      	cmp	r3, #1
 800ead0:	d113      	bne.n	800eafa <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ead6:	881a      	ldrh	r2, [r3, #0]
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eae2:	1c9a      	adds	r2, r3, #2
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eaec:	b29b      	uxth	r3, r3
 800eaee:	3b01      	subs	r3, #1
 800eaf0:	b29a      	uxth	r2, r3
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800eaf6:	2300      	movs	r3, #0
 800eaf8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	689b      	ldr	r3, [r3, #8]
 800eb00:	f003 0301 	and.w	r3, r3, #1
 800eb04:	2b01      	cmp	r3, #1
 800eb06:	d11c      	bne.n	800eb42 <HAL_SPI_TransmitReceive+0x1f2>
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800eb0e:	b29b      	uxth	r3, r3
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d016      	beq.n	800eb42 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	68da      	ldr	r2, [r3, #12]
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb1e:	b292      	uxth	r2, r2
 800eb20:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb26:	1c9a      	adds	r2, r3, #2
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800eb32:	b29b      	uxth	r3, r3
 800eb34:	3b01      	subs	r3, #1
 800eb36:	b29a      	uxth	r2, r3
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800eb3e:	2301      	movs	r3, #1
 800eb40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800eb42:	f7f7 ffa9 	bl	8006a98 <HAL_GetTick>
 800eb46:	4602      	mov	r2, r0
 800eb48:	69fb      	ldr	r3, [r7, #28]
 800eb4a:	1ad3      	subs	r3, r2, r3
 800eb4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb4e:	429a      	cmp	r2, r3
 800eb50:	d807      	bhi.n	800eb62 <HAL_SPI_TransmitReceive+0x212>
 800eb52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800eb58:	d003      	beq.n	800eb62 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800eb5a:	2303      	movs	r3, #3
 800eb5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800eb60:	e0fb      	b.n	800ed5a <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eb66:	b29b      	uxth	r3, r3
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d1a3      	bne.n	800eab4 <HAL_SPI_TransmitReceive+0x164>
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800eb72:	b29b      	uxth	r3, r3
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d19d      	bne.n	800eab4 <HAL_SPI_TransmitReceive+0x164>
 800eb78:	e0df      	b.n	800ed3a <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	685b      	ldr	r3, [r3, #4]
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d003      	beq.n	800eb8a <HAL_SPI_TransmitReceive+0x23a>
 800eb82:	8a7b      	ldrh	r3, [r7, #18]
 800eb84:	2b01      	cmp	r3, #1
 800eb86:	f040 80cb 	bne.w	800ed20 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eb8e:	b29b      	uxth	r3, r3
 800eb90:	2b01      	cmp	r3, #1
 800eb92:	d912      	bls.n	800ebba <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb98:	881a      	ldrh	r2, [r3, #0]
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eba4:	1c9a      	adds	r2, r3, #2
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ebae:	b29b      	uxth	r3, r3
 800ebb0:	3b02      	subs	r3, #2
 800ebb2:	b29a      	uxth	r2, r3
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ebb8:	e0b2      	b.n	800ed20 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	330c      	adds	r3, #12
 800ebc4:	7812      	ldrb	r2, [r2, #0]
 800ebc6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebcc:	1c5a      	adds	r2, r3, #1
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ebd6:	b29b      	uxth	r3, r3
 800ebd8:	3b01      	subs	r3, #1
 800ebda:	b29a      	uxth	r2, r3
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ebe0:	e09e      	b.n	800ed20 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	689b      	ldr	r3, [r3, #8]
 800ebe8:	f003 0302 	and.w	r3, r3, #2
 800ebec:	2b02      	cmp	r3, #2
 800ebee:	d134      	bne.n	800ec5a <HAL_SPI_TransmitReceive+0x30a>
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ebf4:	b29b      	uxth	r3, r3
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d02f      	beq.n	800ec5a <HAL_SPI_TransmitReceive+0x30a>
 800ebfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebfc:	2b01      	cmp	r3, #1
 800ebfe:	d12c      	bne.n	800ec5a <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ec04:	b29b      	uxth	r3, r3
 800ec06:	2b01      	cmp	r3, #1
 800ec08:	d912      	bls.n	800ec30 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec0e:	881a      	ldrh	r2, [r3, #0]
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec1a:	1c9a      	adds	r2, r3, #2
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ec24:	b29b      	uxth	r3, r3
 800ec26:	3b02      	subs	r3, #2
 800ec28:	b29a      	uxth	r2, r3
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ec2e:	e012      	b.n	800ec56 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	330c      	adds	r3, #12
 800ec3a:	7812      	ldrb	r2, [r2, #0]
 800ec3c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec42:	1c5a      	adds	r2, r3, #1
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ec4c:	b29b      	uxth	r3, r3
 800ec4e:	3b01      	subs	r3, #1
 800ec50:	b29a      	uxth	r2, r3
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ec56:	2300      	movs	r3, #0
 800ec58:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	689b      	ldr	r3, [r3, #8]
 800ec60:	f003 0301 	and.w	r3, r3, #1
 800ec64:	2b01      	cmp	r3, #1
 800ec66:	d148      	bne.n	800ecfa <HAL_SPI_TransmitReceive+0x3aa>
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ec6e:	b29b      	uxth	r3, r3
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d042      	beq.n	800ecfa <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ec7a:	b29b      	uxth	r3, r3
 800ec7c:	2b01      	cmp	r3, #1
 800ec7e:	d923      	bls.n	800ecc8 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	68da      	ldr	r2, [r3, #12]
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec8a:	b292      	uxth	r2, r2
 800ec8c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec92:	1c9a      	adds	r2, r3, #2
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ec9e:	b29b      	uxth	r3, r3
 800eca0:	3b02      	subs	r3, #2
 800eca2:	b29a      	uxth	r2, r3
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ecb0:	b29b      	uxth	r3, r3
 800ecb2:	2b01      	cmp	r3, #1
 800ecb4:	d81f      	bhi.n	800ecf6 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	685a      	ldr	r2, [r3, #4]
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ecc4:	605a      	str	r2, [r3, #4]
 800ecc6:	e016      	b.n	800ecf6 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	f103 020c 	add.w	r2, r3, #12
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ecd4:	7812      	ldrb	r2, [r2, #0]
 800ecd6:	b2d2      	uxtb	r2, r2
 800ecd8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ecde:	1c5a      	adds	r2, r3, #1
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ecea:	b29b      	uxth	r3, r3
 800ecec:	3b01      	subs	r3, #1
 800ecee:	b29a      	uxth	r2, r3
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ecf6:	2301      	movs	r3, #1
 800ecf8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ecfa:	f7f7 fecd 	bl	8006a98 <HAL_GetTick>
 800ecfe:	4602      	mov	r2, r0
 800ed00:	69fb      	ldr	r3, [r7, #28]
 800ed02:	1ad3      	subs	r3, r2, r3
 800ed04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed06:	429a      	cmp	r2, r3
 800ed08:	d803      	bhi.n	800ed12 <HAL_SPI_TransmitReceive+0x3c2>
 800ed0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ed10:	d102      	bne.n	800ed18 <HAL_SPI_TransmitReceive+0x3c8>
 800ed12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d103      	bne.n	800ed20 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800ed18:	2303      	movs	r3, #3
 800ed1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800ed1e:	e01c      	b.n	800ed5a <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ed24:	b29b      	uxth	r3, r3
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	f47f af5b 	bne.w	800ebe2 <HAL_SPI_TransmitReceive+0x292>
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ed32:	b29b      	uxth	r3, r3
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	f47f af54 	bne.w	800ebe2 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ed3a:	69fa      	ldr	r2, [r7, #28]
 800ed3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ed3e:	68f8      	ldr	r0, [r7, #12]
 800ed40:	f000 fb24 	bl	800f38c <SPI_EndRxTxTransaction>
 800ed44:	4603      	mov	r3, r0
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d006      	beq.n	800ed58 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800ed4a:	2301      	movs	r3, #1
 800ed4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	2220      	movs	r2, #32
 800ed54:	661a      	str	r2, [r3, #96]	; 0x60
 800ed56:	e000      	b.n	800ed5a <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800ed58:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	2201      	movs	r2, #1
 800ed5e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	2200      	movs	r2, #0
 800ed66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ed6a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800ed6e:	4618      	mov	r0, r3
 800ed70:	3728      	adds	r7, #40	; 0x28
 800ed72:	46bd      	mov	sp, r7
 800ed74:	bd80      	pop	{r7, pc}
	...

0800ed78 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800ed78:	b580      	push	{r7, lr}
 800ed7a:	b086      	sub	sp, #24
 800ed7c:	af00      	add	r7, sp, #0
 800ed7e:	60f8      	str	r0, [r7, #12]
 800ed80:	60b9      	str	r1, [r7, #8]
 800ed82:	4613      	mov	r3, r2
 800ed84:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ed86:	2300      	movs	r3, #0
 800ed88:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ed90:	2b01      	cmp	r3, #1
 800ed92:	d101      	bne.n	800ed98 <HAL_SPI_Transmit_DMA+0x20>
 800ed94:	2302      	movs	r3, #2
 800ed96:	e0d8      	b.n	800ef4a <HAL_SPI_Transmit_DMA+0x1d2>
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	2201      	movs	r2, #1
 800ed9c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800eda6:	b2db      	uxtb	r3, r3
 800eda8:	2b01      	cmp	r3, #1
 800edaa:	d002      	beq.n	800edb2 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800edac:	2302      	movs	r3, #2
 800edae:	75fb      	strb	r3, [r7, #23]
    goto error;
 800edb0:	e0c6      	b.n	800ef40 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 800edb2:	68bb      	ldr	r3, [r7, #8]
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d002      	beq.n	800edbe <HAL_SPI_Transmit_DMA+0x46>
 800edb8:	88fb      	ldrh	r3, [r7, #6]
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d102      	bne.n	800edc4 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800edbe:	2301      	movs	r3, #1
 800edc0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800edc2:	e0bd      	b.n	800ef40 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	2203      	movs	r2, #3
 800edc8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	2200      	movs	r2, #0
 800edd0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	68ba      	ldr	r2, [r7, #8]
 800edd6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	88fa      	ldrh	r2, [r7, #6]
 800eddc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	88fa      	ldrh	r2, [r7, #6]
 800ede2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	2200      	movs	r2, #0
 800ede8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	2200      	movs	r2, #0
 800edee:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	2200      	movs	r2, #0
 800edf4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	2200      	movs	r2, #0
 800edfa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	2200      	movs	r2, #0
 800ee02:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	689b      	ldr	r3, [r3, #8]
 800ee0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ee0e:	d10f      	bne.n	800ee30 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	681a      	ldr	r2, [r3, #0]
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ee1e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	681a      	ldr	r2, [r3, #0]
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ee2e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee34:	4a47      	ldr	r2, [pc, #284]	; (800ef54 <HAL_SPI_Transmit_DMA+0x1dc>)
 800ee36:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee3c:	4a46      	ldr	r2, [pc, #280]	; (800ef58 <HAL_SPI_Transmit_DMA+0x1e0>)
 800ee3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee44:	4a45      	ldr	r2, [pc, #276]	; (800ef5c <HAL_SPI_Transmit_DMA+0x1e4>)
 800ee46:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800ee48:	68fb      	ldr	r3, [r7, #12]
 800ee4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee4c:	2200      	movs	r2, #0
 800ee4e:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	685a      	ldr	r2, [r3, #4]
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ee5e:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	68db      	ldr	r3, [r3, #12]
 800ee64:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ee68:	d82d      	bhi.n	800eec6 <HAL_SPI_Transmit_DMA+0x14e>
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee6e:	699b      	ldr	r3, [r3, #24]
 800ee70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ee74:	d127      	bne.n	800eec6 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ee7a:	b29b      	uxth	r3, r3
 800ee7c:	f003 0301 	and.w	r3, r3, #1
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d10f      	bne.n	800eea4 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	685a      	ldr	r2, [r3, #4]
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ee92:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ee98:	b29b      	uxth	r3, r3
 800ee9a:	085b      	lsrs	r3, r3, #1
 800ee9c:	b29a      	uxth	r2, r3
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800eea2:	e010      	b.n	800eec6 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	685a      	ldr	r2, [r3, #4]
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800eeb2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eeb8:	b29b      	uxth	r3, r3
 800eeba:	085b      	lsrs	r3, r3, #1
 800eebc:	b29b      	uxth	r3, r3
 800eebe:	3301      	adds	r3, #1
 800eec0:	b29a      	uxth	r2, r3
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eece:	4619      	mov	r1, r3
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	330c      	adds	r3, #12
 800eed6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eedc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800eede:	f7f7 ffc5 	bl	8006e6c <HAL_DMA_Start_IT>
 800eee2:	4603      	mov	r3, r0
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d00c      	beq.n	800ef02 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eeec:	f043 0210 	orr.w	r2, r3, #16
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800eef4:	2301      	movs	r3, #1
 800eef6:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	2201      	movs	r2, #1
 800eefc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800ef00:	e01e      	b.n	800ef40 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef0c:	2b40      	cmp	r3, #64	; 0x40
 800ef0e:	d007      	beq.n	800ef20 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	681a      	ldr	r2, [r3, #0]
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ef1e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	685a      	ldr	r2, [r3, #4]
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	f042 0220 	orr.w	r2, r2, #32
 800ef2e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	685a      	ldr	r2, [r3, #4]
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	f042 0202 	orr.w	r2, r2, #2
 800ef3e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	2200      	movs	r2, #0
 800ef44:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ef48:	7dfb      	ldrb	r3, [r7, #23]
}
 800ef4a:	4618      	mov	r0, r3
 800ef4c:	3718      	adds	r7, #24
 800ef4e:	46bd      	mov	sp, r7
 800ef50:	bd80      	pop	{r7, pc}
 800ef52:	bf00      	nop
 800ef54:	0800f043 	.word	0x0800f043
 800ef58:	0800ef9d 	.word	0x0800ef9d
 800ef5c:	0800f05f 	.word	0x0800f05f

0800ef60 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ef60:	b480      	push	{r7}
 800ef62:	b083      	sub	sp, #12
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800ef68:	bf00      	nop
 800ef6a:	370c      	adds	r7, #12
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef72:	4770      	bx	lr

0800ef74 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ef74:	b480      	push	{r7}
 800ef76:	b083      	sub	sp, #12
 800ef78:	af00      	add	r7, sp, #0
 800ef7a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800ef7c:	bf00      	nop
 800ef7e:	370c      	adds	r7, #12
 800ef80:	46bd      	mov	sp, r7
 800ef82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef86:	4770      	bx	lr

0800ef88 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800ef88:	b480      	push	{r7}
 800ef8a:	b083      	sub	sp, #12
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800ef90:	bf00      	nop
 800ef92:	370c      	adds	r7, #12
 800ef94:	46bd      	mov	sp, r7
 800ef96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9a:	4770      	bx	lr

0800ef9c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ef9c:	b580      	push	{r7, lr}
 800ef9e:	b086      	sub	sp, #24
 800efa0:	af00      	add	r7, sp, #0
 800efa2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800efa8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800efaa:	f7f7 fd75 	bl	8006a98 <HAL_GetTick>
 800efae:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	f003 0320 	and.w	r3, r3, #32
 800efba:	2b20      	cmp	r3, #32
 800efbc:	d03b      	beq.n	800f036 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800efbe:	697b      	ldr	r3, [r7, #20]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	685a      	ldr	r2, [r3, #4]
 800efc4:	697b      	ldr	r3, [r7, #20]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	f022 0220 	bic.w	r2, r2, #32
 800efcc:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800efce:	697b      	ldr	r3, [r7, #20]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	685a      	ldr	r2, [r3, #4]
 800efd4:	697b      	ldr	r3, [r7, #20]
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	f022 0202 	bic.w	r2, r2, #2
 800efdc:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800efde:	693a      	ldr	r2, [r7, #16]
 800efe0:	2164      	movs	r1, #100	; 0x64
 800efe2:	6978      	ldr	r0, [r7, #20]
 800efe4:	f000 f9d2 	bl	800f38c <SPI_EndRxTxTransaction>
 800efe8:	4603      	mov	r3, r0
 800efea:	2b00      	cmp	r3, #0
 800efec:	d005      	beq.n	800effa <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800efee:	697b      	ldr	r3, [r7, #20]
 800eff0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eff2:	f043 0220 	orr.w	r2, r3, #32
 800eff6:	697b      	ldr	r3, [r7, #20]
 800eff8:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800effa:	697b      	ldr	r3, [r7, #20]
 800effc:	689b      	ldr	r3, [r3, #8]
 800effe:	2b00      	cmp	r3, #0
 800f000:	d10a      	bne.n	800f018 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f002:	2300      	movs	r3, #0
 800f004:	60fb      	str	r3, [r7, #12]
 800f006:	697b      	ldr	r3, [r7, #20]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	68db      	ldr	r3, [r3, #12]
 800f00c:	60fb      	str	r3, [r7, #12]
 800f00e:	697b      	ldr	r3, [r7, #20]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	689b      	ldr	r3, [r3, #8]
 800f014:	60fb      	str	r3, [r7, #12]
 800f016:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800f018:	697b      	ldr	r3, [r7, #20]
 800f01a:	2200      	movs	r2, #0
 800f01c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800f01e:	697b      	ldr	r3, [r7, #20]
 800f020:	2201      	movs	r2, #1
 800f022:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f026:	697b      	ldr	r3, [r7, #20]
 800f028:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d003      	beq.n	800f036 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800f02e:	6978      	ldr	r0, [r7, #20]
 800f030:	f7ff ffaa 	bl	800ef88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800f034:	e002      	b.n	800f03c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800f036:	6978      	ldr	r0, [r7, #20]
 800f038:	f7ff ff92 	bl	800ef60 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f03c:	3718      	adds	r7, #24
 800f03e:	46bd      	mov	sp, r7
 800f040:	bd80      	pop	{r7, pc}

0800f042 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f042:	b580      	push	{r7, lr}
 800f044:	b084      	sub	sp, #16
 800f046:	af00      	add	r7, sp, #0
 800f048:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f04e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800f050:	68f8      	ldr	r0, [r7, #12]
 800f052:	f7ff ff8f 	bl	800ef74 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f056:	bf00      	nop
 800f058:	3710      	adds	r7, #16
 800f05a:	46bd      	mov	sp, r7
 800f05c:	bd80      	pop	{r7, pc}

0800f05e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800f05e:	b580      	push	{r7, lr}
 800f060:	b084      	sub	sp, #16
 800f062:	af00      	add	r7, sp, #0
 800f064:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f06a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	685a      	ldr	r2, [r3, #4]
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	f022 0203 	bic.w	r2, r2, #3
 800f07a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f080:	f043 0210 	orr.w	r2, r3, #16
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	2201      	movs	r2, #1
 800f08c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800f090:	68f8      	ldr	r0, [r7, #12]
 800f092:	f7ff ff79 	bl	800ef88 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f096:	bf00      	nop
 800f098:	3710      	adds	r7, #16
 800f09a:	46bd      	mov	sp, r7
 800f09c:	bd80      	pop	{r7, pc}
	...

0800f0a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b088      	sub	sp, #32
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	60f8      	str	r0, [r7, #12]
 800f0a8:	60b9      	str	r1, [r7, #8]
 800f0aa:	603b      	str	r3, [r7, #0]
 800f0ac:	4613      	mov	r3, r2
 800f0ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f0b0:	f7f7 fcf2 	bl	8006a98 <HAL_GetTick>
 800f0b4:	4602      	mov	r2, r0
 800f0b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0b8:	1a9b      	subs	r3, r3, r2
 800f0ba:	683a      	ldr	r2, [r7, #0]
 800f0bc:	4413      	add	r3, r2
 800f0be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f0c0:	f7f7 fcea 	bl	8006a98 <HAL_GetTick>
 800f0c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f0c6:	4b39      	ldr	r3, [pc, #228]	; (800f1ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	015b      	lsls	r3, r3, #5
 800f0cc:	0d1b      	lsrs	r3, r3, #20
 800f0ce:	69fa      	ldr	r2, [r7, #28]
 800f0d0:	fb02 f303 	mul.w	r3, r2, r3
 800f0d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f0d6:	e054      	b.n	800f182 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f0d8:	683b      	ldr	r3, [r7, #0]
 800f0da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f0de:	d050      	beq.n	800f182 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f0e0:	f7f7 fcda 	bl	8006a98 <HAL_GetTick>
 800f0e4:	4602      	mov	r2, r0
 800f0e6:	69bb      	ldr	r3, [r7, #24]
 800f0e8:	1ad3      	subs	r3, r2, r3
 800f0ea:	69fa      	ldr	r2, [r7, #28]
 800f0ec:	429a      	cmp	r2, r3
 800f0ee:	d902      	bls.n	800f0f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800f0f0:	69fb      	ldr	r3, [r7, #28]
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d13d      	bne.n	800f172 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	685a      	ldr	r2, [r3, #4]
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f104:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	685b      	ldr	r3, [r3, #4]
 800f10a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f10e:	d111      	bne.n	800f134 <SPI_WaitFlagStateUntilTimeout+0x94>
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	689b      	ldr	r3, [r3, #8]
 800f114:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f118:	d004      	beq.n	800f124 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	689b      	ldr	r3, [r3, #8]
 800f11e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f122:	d107      	bne.n	800f134 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	681a      	ldr	r2, [r3, #0]
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f132:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f138:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f13c:	d10f      	bne.n	800f15e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	681a      	ldr	r2, [r3, #0]
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f14c:	601a      	str	r2, [r3, #0]
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	681a      	ldr	r2, [r3, #0]
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f15c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	2201      	movs	r2, #1
 800f162:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	2200      	movs	r2, #0
 800f16a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800f16e:	2303      	movs	r3, #3
 800f170:	e017      	b.n	800f1a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f172:	697b      	ldr	r3, [r7, #20]
 800f174:	2b00      	cmp	r3, #0
 800f176:	d101      	bne.n	800f17c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f178:	2300      	movs	r3, #0
 800f17a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f17c:	697b      	ldr	r3, [r7, #20]
 800f17e:	3b01      	subs	r3, #1
 800f180:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	689a      	ldr	r2, [r3, #8]
 800f188:	68bb      	ldr	r3, [r7, #8]
 800f18a:	4013      	ands	r3, r2
 800f18c:	68ba      	ldr	r2, [r7, #8]
 800f18e:	429a      	cmp	r2, r3
 800f190:	bf0c      	ite	eq
 800f192:	2301      	moveq	r3, #1
 800f194:	2300      	movne	r3, #0
 800f196:	b2db      	uxtb	r3, r3
 800f198:	461a      	mov	r2, r3
 800f19a:	79fb      	ldrb	r3, [r7, #7]
 800f19c:	429a      	cmp	r2, r3
 800f19e:	d19b      	bne.n	800f0d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f1a0:	2300      	movs	r3, #0
}
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	3720      	adds	r7, #32
 800f1a6:	46bd      	mov	sp, r7
 800f1a8:	bd80      	pop	{r7, pc}
 800f1aa:	bf00      	nop
 800f1ac:	20000010 	.word	0x20000010

0800f1b0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f1b0:	b580      	push	{r7, lr}
 800f1b2:	b08a      	sub	sp, #40	; 0x28
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	60f8      	str	r0, [r7, #12]
 800f1b8:	60b9      	str	r1, [r7, #8]
 800f1ba:	607a      	str	r2, [r7, #4]
 800f1bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f1be:	2300      	movs	r3, #0
 800f1c0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f1c2:	f7f7 fc69 	bl	8006a98 <HAL_GetTick>
 800f1c6:	4602      	mov	r2, r0
 800f1c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1ca:	1a9b      	subs	r3, r3, r2
 800f1cc:	683a      	ldr	r2, [r7, #0]
 800f1ce:	4413      	add	r3, r2
 800f1d0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800f1d2:	f7f7 fc61 	bl	8006a98 <HAL_GetTick>
 800f1d6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	330c      	adds	r3, #12
 800f1de:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f1e0:	4b3d      	ldr	r3, [pc, #244]	; (800f2d8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800f1e2:	681a      	ldr	r2, [r3, #0]
 800f1e4:	4613      	mov	r3, r2
 800f1e6:	009b      	lsls	r3, r3, #2
 800f1e8:	4413      	add	r3, r2
 800f1ea:	00da      	lsls	r2, r3, #3
 800f1ec:	1ad3      	subs	r3, r2, r3
 800f1ee:	0d1b      	lsrs	r3, r3, #20
 800f1f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f1f2:	fb02 f303 	mul.w	r3, r2, r3
 800f1f6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800f1f8:	e060      	b.n	800f2bc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f1fa:	68bb      	ldr	r3, [r7, #8]
 800f1fc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800f200:	d107      	bne.n	800f212 <SPI_WaitFifoStateUntilTimeout+0x62>
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d104      	bne.n	800f212 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f208:	69fb      	ldr	r3, [r7, #28]
 800f20a:	781b      	ldrb	r3, [r3, #0]
 800f20c:	b2db      	uxtb	r3, r3
 800f20e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f210:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f212:	683b      	ldr	r3, [r7, #0]
 800f214:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f218:	d050      	beq.n	800f2bc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f21a:	f7f7 fc3d 	bl	8006a98 <HAL_GetTick>
 800f21e:	4602      	mov	r2, r0
 800f220:	6a3b      	ldr	r3, [r7, #32]
 800f222:	1ad3      	subs	r3, r2, r3
 800f224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f226:	429a      	cmp	r2, r3
 800f228:	d902      	bls.n	800f230 <SPI_WaitFifoStateUntilTimeout+0x80>
 800f22a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d13d      	bne.n	800f2ac <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	685a      	ldr	r2, [r3, #4]
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f23e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	685b      	ldr	r3, [r3, #4]
 800f244:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f248:	d111      	bne.n	800f26e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800f24a:	68fb      	ldr	r3, [r7, #12]
 800f24c:	689b      	ldr	r3, [r3, #8]
 800f24e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f252:	d004      	beq.n	800f25e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	689b      	ldr	r3, [r3, #8]
 800f258:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f25c:	d107      	bne.n	800f26e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	681a      	ldr	r2, [r3, #0]
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f26c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f272:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f276:	d10f      	bne.n	800f298 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	681a      	ldr	r2, [r3, #0]
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f286:	601a      	str	r2, [r3, #0]
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	681a      	ldr	r2, [r3, #0]
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f296:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	2201      	movs	r2, #1
 800f29c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	2200      	movs	r2, #0
 800f2a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800f2a8:	2303      	movs	r3, #3
 800f2aa:	e010      	b.n	800f2ce <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f2ac:	69bb      	ldr	r3, [r7, #24]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d101      	bne.n	800f2b6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f2b2:	2300      	movs	r3, #0
 800f2b4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800f2b6:	69bb      	ldr	r3, [r7, #24]
 800f2b8:	3b01      	subs	r3, #1
 800f2ba:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	689a      	ldr	r2, [r3, #8]
 800f2c2:	68bb      	ldr	r3, [r7, #8]
 800f2c4:	4013      	ands	r3, r2
 800f2c6:	687a      	ldr	r2, [r7, #4]
 800f2c8:	429a      	cmp	r2, r3
 800f2ca:	d196      	bne.n	800f1fa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f2cc:	2300      	movs	r3, #0
}
 800f2ce:	4618      	mov	r0, r3
 800f2d0:	3728      	adds	r7, #40	; 0x28
 800f2d2:	46bd      	mov	sp, r7
 800f2d4:	bd80      	pop	{r7, pc}
 800f2d6:	bf00      	nop
 800f2d8:	20000010 	.word	0x20000010

0800f2dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800f2dc:	b580      	push	{r7, lr}
 800f2de:	b086      	sub	sp, #24
 800f2e0:	af02      	add	r7, sp, #8
 800f2e2:	60f8      	str	r0, [r7, #12]
 800f2e4:	60b9      	str	r1, [r7, #8]
 800f2e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	685b      	ldr	r3, [r3, #4]
 800f2ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f2f0:	d111      	bne.n	800f316 <SPI_EndRxTransaction+0x3a>
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	689b      	ldr	r3, [r3, #8]
 800f2f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f2fa:	d004      	beq.n	800f306 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	689b      	ldr	r3, [r3, #8]
 800f300:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f304:	d107      	bne.n	800f316 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	681a      	ldr	r2, [r3, #0]
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f314:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	9300      	str	r3, [sp, #0]
 800f31a:	68bb      	ldr	r3, [r7, #8]
 800f31c:	2200      	movs	r2, #0
 800f31e:	2180      	movs	r1, #128	; 0x80
 800f320:	68f8      	ldr	r0, [r7, #12]
 800f322:	f7ff febd 	bl	800f0a0 <SPI_WaitFlagStateUntilTimeout>
 800f326:	4603      	mov	r3, r0
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d007      	beq.n	800f33c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f330:	f043 0220 	orr.w	r2, r3, #32
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800f338:	2303      	movs	r3, #3
 800f33a:	e023      	b.n	800f384 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	685b      	ldr	r3, [r3, #4]
 800f340:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f344:	d11d      	bne.n	800f382 <SPI_EndRxTransaction+0xa6>
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	689b      	ldr	r3, [r3, #8]
 800f34a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f34e:	d004      	beq.n	800f35a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	689b      	ldr	r3, [r3, #8]
 800f354:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f358:	d113      	bne.n	800f382 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	9300      	str	r3, [sp, #0]
 800f35e:	68bb      	ldr	r3, [r7, #8]
 800f360:	2200      	movs	r2, #0
 800f362:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800f366:	68f8      	ldr	r0, [r7, #12]
 800f368:	f7ff ff22 	bl	800f1b0 <SPI_WaitFifoStateUntilTimeout>
 800f36c:	4603      	mov	r3, r0
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d007      	beq.n	800f382 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f376:	f043 0220 	orr.w	r2, r3, #32
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800f37e:	2303      	movs	r3, #3
 800f380:	e000      	b.n	800f384 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800f382:	2300      	movs	r3, #0
}
 800f384:	4618      	mov	r0, r3
 800f386:	3710      	adds	r7, #16
 800f388:	46bd      	mov	sp, r7
 800f38a:	bd80      	pop	{r7, pc}

0800f38c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f38c:	b580      	push	{r7, lr}
 800f38e:	b086      	sub	sp, #24
 800f390:	af02      	add	r7, sp, #8
 800f392:	60f8      	str	r0, [r7, #12]
 800f394:	60b9      	str	r1, [r7, #8]
 800f396:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	9300      	str	r3, [sp, #0]
 800f39c:	68bb      	ldr	r3, [r7, #8]
 800f39e:	2200      	movs	r2, #0
 800f3a0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800f3a4:	68f8      	ldr	r0, [r7, #12]
 800f3a6:	f7ff ff03 	bl	800f1b0 <SPI_WaitFifoStateUntilTimeout>
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d007      	beq.n	800f3c0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f3b4:	f043 0220 	orr.w	r2, r3, #32
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800f3bc:	2303      	movs	r3, #3
 800f3be:	e027      	b.n	800f410 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	9300      	str	r3, [sp, #0]
 800f3c4:	68bb      	ldr	r3, [r7, #8]
 800f3c6:	2200      	movs	r2, #0
 800f3c8:	2180      	movs	r1, #128	; 0x80
 800f3ca:	68f8      	ldr	r0, [r7, #12]
 800f3cc:	f7ff fe68 	bl	800f0a0 <SPI_WaitFlagStateUntilTimeout>
 800f3d0:	4603      	mov	r3, r0
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d007      	beq.n	800f3e6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f3da:	f043 0220 	orr.w	r2, r3, #32
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800f3e2:	2303      	movs	r3, #3
 800f3e4:	e014      	b.n	800f410 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	9300      	str	r3, [sp, #0]
 800f3ea:	68bb      	ldr	r3, [r7, #8]
 800f3ec:	2200      	movs	r2, #0
 800f3ee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800f3f2:	68f8      	ldr	r0, [r7, #12]
 800f3f4:	f7ff fedc 	bl	800f1b0 <SPI_WaitFifoStateUntilTimeout>
 800f3f8:	4603      	mov	r3, r0
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d007      	beq.n	800f40e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f402:	f043 0220 	orr.w	r2, r3, #32
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800f40a:	2303      	movs	r3, #3
 800f40c:	e000      	b.n	800f410 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800f40e:	2300      	movs	r3, #0
}
 800f410:	4618      	mov	r0, r3
 800f412:	3710      	adds	r7, #16
 800f414:	46bd      	mov	sp, r7
 800f416:	bd80      	pop	{r7, pc}

0800f418 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f418:	b580      	push	{r7, lr}
 800f41a:	b082      	sub	sp, #8
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	2b00      	cmp	r3, #0
 800f424:	d101      	bne.n	800f42a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f426:	2301      	movs	r3, #1
 800f428:	e049      	b.n	800f4be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f430:	b2db      	uxtb	r3, r3
 800f432:	2b00      	cmp	r3, #0
 800f434:	d106      	bne.n	800f444 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	2200      	movs	r2, #0
 800f43a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f43e:	6878      	ldr	r0, [r7, #4]
 800f440:	f7f5 fbf2 	bl	8004c28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	2202      	movs	r2, #2
 800f448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	681a      	ldr	r2, [r3, #0]
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	3304      	adds	r3, #4
 800f454:	4619      	mov	r1, r3
 800f456:	4610      	mov	r0, r2
 800f458:	f000 fad2 	bl	800fa00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	2201      	movs	r2, #1
 800f460:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	2201      	movs	r2, #1
 800f468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	2201      	movs	r2, #1
 800f470:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	2201      	movs	r2, #1
 800f478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	2201      	movs	r2, #1
 800f480:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	2201      	movs	r2, #1
 800f488:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	2201      	movs	r2, #1
 800f490:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	2201      	movs	r2, #1
 800f498:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	2201      	movs	r2, #1
 800f4a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	2201      	movs	r2, #1
 800f4a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	2201      	movs	r2, #1
 800f4b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	2201      	movs	r2, #1
 800f4b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f4bc:	2300      	movs	r3, #0
}
 800f4be:	4618      	mov	r0, r3
 800f4c0:	3708      	adds	r7, #8
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	bd80      	pop	{r7, pc}
	...

0800f4c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f4c8:	b480      	push	{r7}
 800f4ca:	b085      	sub	sp, #20
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f4d6:	b2db      	uxtb	r3, r3
 800f4d8:	2b01      	cmp	r3, #1
 800f4da:	d001      	beq.n	800f4e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f4dc:	2301      	movs	r3, #1
 800f4de:	e04f      	b.n	800f580 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	2202      	movs	r2, #2
 800f4e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	68da      	ldr	r2, [r3, #12]
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	f042 0201 	orr.w	r2, r2, #1
 800f4f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	4a23      	ldr	r2, [pc, #140]	; (800f58c <HAL_TIM_Base_Start_IT+0xc4>)
 800f4fe:	4293      	cmp	r3, r2
 800f500:	d01d      	beq.n	800f53e <HAL_TIM_Base_Start_IT+0x76>
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	681b      	ldr	r3, [r3, #0]
 800f506:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f50a:	d018      	beq.n	800f53e <HAL_TIM_Base_Start_IT+0x76>
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	4a1f      	ldr	r2, [pc, #124]	; (800f590 <HAL_TIM_Base_Start_IT+0xc8>)
 800f512:	4293      	cmp	r3, r2
 800f514:	d013      	beq.n	800f53e <HAL_TIM_Base_Start_IT+0x76>
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	4a1e      	ldr	r2, [pc, #120]	; (800f594 <HAL_TIM_Base_Start_IT+0xcc>)
 800f51c:	4293      	cmp	r3, r2
 800f51e:	d00e      	beq.n	800f53e <HAL_TIM_Base_Start_IT+0x76>
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	4a1c      	ldr	r2, [pc, #112]	; (800f598 <HAL_TIM_Base_Start_IT+0xd0>)
 800f526:	4293      	cmp	r3, r2
 800f528:	d009      	beq.n	800f53e <HAL_TIM_Base_Start_IT+0x76>
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	4a1b      	ldr	r2, [pc, #108]	; (800f59c <HAL_TIM_Base_Start_IT+0xd4>)
 800f530:	4293      	cmp	r3, r2
 800f532:	d004      	beq.n	800f53e <HAL_TIM_Base_Start_IT+0x76>
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	681b      	ldr	r3, [r3, #0]
 800f538:	4a19      	ldr	r2, [pc, #100]	; (800f5a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800f53a:	4293      	cmp	r3, r2
 800f53c:	d115      	bne.n	800f56a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	689a      	ldr	r2, [r3, #8]
 800f544:	4b17      	ldr	r3, [pc, #92]	; (800f5a4 <HAL_TIM_Base_Start_IT+0xdc>)
 800f546:	4013      	ands	r3, r2
 800f548:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	2b06      	cmp	r3, #6
 800f54e:	d015      	beq.n	800f57c <HAL_TIM_Base_Start_IT+0xb4>
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f556:	d011      	beq.n	800f57c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	681a      	ldr	r2, [r3, #0]
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	f042 0201 	orr.w	r2, r2, #1
 800f566:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f568:	e008      	b.n	800f57c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	681a      	ldr	r2, [r3, #0]
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	f042 0201 	orr.w	r2, r2, #1
 800f578:	601a      	str	r2, [r3, #0]
 800f57a:	e000      	b.n	800f57e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f57c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f57e:	2300      	movs	r3, #0
}
 800f580:	4618      	mov	r0, r3
 800f582:	3714      	adds	r7, #20
 800f584:	46bd      	mov	sp, r7
 800f586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f58a:	4770      	bx	lr
 800f58c:	40012c00 	.word	0x40012c00
 800f590:	40000400 	.word	0x40000400
 800f594:	40000800 	.word	0x40000800
 800f598:	40000c00 	.word	0x40000c00
 800f59c:	40013400 	.word	0x40013400
 800f5a0:	40014000 	.word	0x40014000
 800f5a4:	00010007 	.word	0x00010007

0800f5a8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	b082      	sub	sp, #8
 800f5ac:	af00      	add	r7, sp, #0
 800f5ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d101      	bne.n	800f5ba <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800f5b6:	2301      	movs	r3, #1
 800f5b8:	e049      	b.n	800f64e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f5c0:	b2db      	uxtb	r3, r3
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d106      	bne.n	800f5d4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800f5ce:	6878      	ldr	r0, [r7, #4]
 800f5d0:	f000 f841 	bl	800f656 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	2202      	movs	r2, #2
 800f5d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	681a      	ldr	r2, [r3, #0]
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	3304      	adds	r3, #4
 800f5e4:	4619      	mov	r1, r3
 800f5e6:	4610      	mov	r0, r2
 800f5e8:	f000 fa0a 	bl	800fa00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	2201      	movs	r2, #1
 800f5f0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	2201      	movs	r2, #1
 800f5f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	2201      	movs	r2, #1
 800f600:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	2201      	movs	r2, #1
 800f608:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	2201      	movs	r2, #1
 800f610:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	2201      	movs	r2, #1
 800f618:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	2201      	movs	r2, #1
 800f620:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	2201      	movs	r2, #1
 800f628:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	2201      	movs	r2, #1
 800f630:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	2201      	movs	r2, #1
 800f638:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	2201      	movs	r2, #1
 800f640:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	2201      	movs	r2, #1
 800f648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f64c:	2300      	movs	r3, #0
}
 800f64e:	4618      	mov	r0, r3
 800f650:	3708      	adds	r7, #8
 800f652:	46bd      	mov	sp, r7
 800f654:	bd80      	pop	{r7, pc}

0800f656 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800f656:	b480      	push	{r7}
 800f658:	b083      	sub	sp, #12
 800f65a:	af00      	add	r7, sp, #0
 800f65c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800f65e:	bf00      	nop
 800f660:	370c      	adds	r7, #12
 800f662:	46bd      	mov	sp, r7
 800f664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f668:	4770      	bx	lr

0800f66a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f66a:	b580      	push	{r7, lr}
 800f66c:	b082      	sub	sp, #8
 800f66e:	af00      	add	r7, sp, #0
 800f670:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	691b      	ldr	r3, [r3, #16]
 800f678:	f003 0302 	and.w	r3, r3, #2
 800f67c:	2b02      	cmp	r3, #2
 800f67e:	d122      	bne.n	800f6c6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	68db      	ldr	r3, [r3, #12]
 800f686:	f003 0302 	and.w	r3, r3, #2
 800f68a:	2b02      	cmp	r3, #2
 800f68c:	d11b      	bne.n	800f6c6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	681b      	ldr	r3, [r3, #0]
 800f692:	f06f 0202 	mvn.w	r2, #2
 800f696:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	2201      	movs	r2, #1
 800f69c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	699b      	ldr	r3, [r3, #24]
 800f6a4:	f003 0303 	and.w	r3, r3, #3
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d003      	beq.n	800f6b4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f6ac:	6878      	ldr	r0, [r7, #4]
 800f6ae:	f000 f989 	bl	800f9c4 <HAL_TIM_IC_CaptureCallback>
 800f6b2:	e005      	b.n	800f6c0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f6b4:	6878      	ldr	r0, [r7, #4]
 800f6b6:	f000 f97b 	bl	800f9b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f6ba:	6878      	ldr	r0, [r7, #4]
 800f6bc:	f000 f98c 	bl	800f9d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	2200      	movs	r2, #0
 800f6c4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	691b      	ldr	r3, [r3, #16]
 800f6cc:	f003 0304 	and.w	r3, r3, #4
 800f6d0:	2b04      	cmp	r3, #4
 800f6d2:	d122      	bne.n	800f71a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	681b      	ldr	r3, [r3, #0]
 800f6d8:	68db      	ldr	r3, [r3, #12]
 800f6da:	f003 0304 	and.w	r3, r3, #4
 800f6de:	2b04      	cmp	r3, #4
 800f6e0:	d11b      	bne.n	800f71a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	f06f 0204 	mvn.w	r2, #4
 800f6ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	2202      	movs	r2, #2
 800f6f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	699b      	ldr	r3, [r3, #24]
 800f6f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d003      	beq.n	800f708 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f700:	6878      	ldr	r0, [r7, #4]
 800f702:	f000 f95f 	bl	800f9c4 <HAL_TIM_IC_CaptureCallback>
 800f706:	e005      	b.n	800f714 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f708:	6878      	ldr	r0, [r7, #4]
 800f70a:	f000 f951 	bl	800f9b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f70e:	6878      	ldr	r0, [r7, #4]
 800f710:	f000 f962 	bl	800f9d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	2200      	movs	r2, #0
 800f718:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	691b      	ldr	r3, [r3, #16]
 800f720:	f003 0308 	and.w	r3, r3, #8
 800f724:	2b08      	cmp	r3, #8
 800f726:	d122      	bne.n	800f76e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	68db      	ldr	r3, [r3, #12]
 800f72e:	f003 0308 	and.w	r3, r3, #8
 800f732:	2b08      	cmp	r3, #8
 800f734:	d11b      	bne.n	800f76e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	f06f 0208 	mvn.w	r2, #8
 800f73e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	2204      	movs	r2, #4
 800f744:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	69db      	ldr	r3, [r3, #28]
 800f74c:	f003 0303 	and.w	r3, r3, #3
 800f750:	2b00      	cmp	r3, #0
 800f752:	d003      	beq.n	800f75c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f754:	6878      	ldr	r0, [r7, #4]
 800f756:	f000 f935 	bl	800f9c4 <HAL_TIM_IC_CaptureCallback>
 800f75a:	e005      	b.n	800f768 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f75c:	6878      	ldr	r0, [r7, #4]
 800f75e:	f000 f927 	bl	800f9b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f762:	6878      	ldr	r0, [r7, #4]
 800f764:	f000 f938 	bl	800f9d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	2200      	movs	r2, #0
 800f76c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	691b      	ldr	r3, [r3, #16]
 800f774:	f003 0310 	and.w	r3, r3, #16
 800f778:	2b10      	cmp	r3, #16
 800f77a:	d122      	bne.n	800f7c2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	68db      	ldr	r3, [r3, #12]
 800f782:	f003 0310 	and.w	r3, r3, #16
 800f786:	2b10      	cmp	r3, #16
 800f788:	d11b      	bne.n	800f7c2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	f06f 0210 	mvn.w	r2, #16
 800f792:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	2208      	movs	r2, #8
 800f798:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	69db      	ldr	r3, [r3, #28]
 800f7a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d003      	beq.n	800f7b0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f7a8:	6878      	ldr	r0, [r7, #4]
 800f7aa:	f000 f90b 	bl	800f9c4 <HAL_TIM_IC_CaptureCallback>
 800f7ae:	e005      	b.n	800f7bc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f7b0:	6878      	ldr	r0, [r7, #4]
 800f7b2:	f000 f8fd 	bl	800f9b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f7b6:	6878      	ldr	r0, [r7, #4]
 800f7b8:	f000 f90e 	bl	800f9d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	2200      	movs	r2, #0
 800f7c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	691b      	ldr	r3, [r3, #16]
 800f7c8:	f003 0301 	and.w	r3, r3, #1
 800f7cc:	2b01      	cmp	r3, #1
 800f7ce:	d10e      	bne.n	800f7ee <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	68db      	ldr	r3, [r3, #12]
 800f7d6:	f003 0301 	and.w	r3, r3, #1
 800f7da:	2b01      	cmp	r3, #1
 800f7dc:	d107      	bne.n	800f7ee <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	f06f 0201 	mvn.w	r2, #1
 800f7e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f7e8:	6878      	ldr	r0, [r7, #4]
 800f7ea:	f000 f8d7 	bl	800f99c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	691b      	ldr	r3, [r3, #16]
 800f7f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f7f8:	2b80      	cmp	r3, #128	; 0x80
 800f7fa:	d10e      	bne.n	800f81a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	68db      	ldr	r3, [r3, #12]
 800f802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f806:	2b80      	cmp	r3, #128	; 0x80
 800f808:	d107      	bne.n	800f81a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	681b      	ldr	r3, [r3, #0]
 800f80e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f814:	6878      	ldr	r0, [r7, #4]
 800f816:	f000 fceb 	bl	80101f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	691b      	ldr	r3, [r3, #16]
 800f820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f824:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f828:	d10e      	bne.n	800f848 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	68db      	ldr	r3, [r3, #12]
 800f830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f834:	2b80      	cmp	r3, #128	; 0x80
 800f836:	d107      	bne.n	800f848 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f842:	6878      	ldr	r0, [r7, #4]
 800f844:	f000 fcde 	bl	8010204 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	691b      	ldr	r3, [r3, #16]
 800f84e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f852:	2b40      	cmp	r3, #64	; 0x40
 800f854:	d10e      	bne.n	800f874 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	68db      	ldr	r3, [r3, #12]
 800f85c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f860:	2b40      	cmp	r3, #64	; 0x40
 800f862:	d107      	bne.n	800f874 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f86c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f86e:	6878      	ldr	r0, [r7, #4]
 800f870:	f000 f8bc 	bl	800f9ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	691b      	ldr	r3, [r3, #16]
 800f87a:	f003 0320 	and.w	r3, r3, #32
 800f87e:	2b20      	cmp	r3, #32
 800f880:	d10e      	bne.n	800f8a0 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	68db      	ldr	r3, [r3, #12]
 800f888:	f003 0320 	and.w	r3, r3, #32
 800f88c:	2b20      	cmp	r3, #32
 800f88e:	d107      	bne.n	800f8a0 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	f06f 0220 	mvn.w	r2, #32
 800f898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f89a:	6878      	ldr	r0, [r7, #4]
 800f89c:	f000 fc9e 	bl	80101dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f8a0:	bf00      	nop
 800f8a2:	3708      	adds	r7, #8
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	bd80      	pop	{r7, pc}

0800f8a8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800f8a8:	b580      	push	{r7, lr}
 800f8aa:	b086      	sub	sp, #24
 800f8ac:	af00      	add	r7, sp, #0
 800f8ae:	60f8      	str	r0, [r7, #12]
 800f8b0:	60b9      	str	r1, [r7, #8]
 800f8b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f8be:	2b01      	cmp	r3, #1
 800f8c0:	d101      	bne.n	800f8c6 <HAL_TIM_OC_ConfigChannel+0x1e>
 800f8c2:	2302      	movs	r3, #2
 800f8c4:	e066      	b.n	800f994 <HAL_TIM_OC_ConfigChannel+0xec>
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	2201      	movs	r2, #1
 800f8ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	2b14      	cmp	r3, #20
 800f8d2:	d857      	bhi.n	800f984 <HAL_TIM_OC_ConfigChannel+0xdc>
 800f8d4:	a201      	add	r2, pc, #4	; (adr r2, 800f8dc <HAL_TIM_OC_ConfigChannel+0x34>)
 800f8d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8da:	bf00      	nop
 800f8dc:	0800f931 	.word	0x0800f931
 800f8e0:	0800f985 	.word	0x0800f985
 800f8e4:	0800f985 	.word	0x0800f985
 800f8e8:	0800f985 	.word	0x0800f985
 800f8ec:	0800f93f 	.word	0x0800f93f
 800f8f0:	0800f985 	.word	0x0800f985
 800f8f4:	0800f985 	.word	0x0800f985
 800f8f8:	0800f985 	.word	0x0800f985
 800f8fc:	0800f94d 	.word	0x0800f94d
 800f900:	0800f985 	.word	0x0800f985
 800f904:	0800f985 	.word	0x0800f985
 800f908:	0800f985 	.word	0x0800f985
 800f90c:	0800f95b 	.word	0x0800f95b
 800f910:	0800f985 	.word	0x0800f985
 800f914:	0800f985 	.word	0x0800f985
 800f918:	0800f985 	.word	0x0800f985
 800f91c:	0800f969 	.word	0x0800f969
 800f920:	0800f985 	.word	0x0800f985
 800f924:	0800f985 	.word	0x0800f985
 800f928:	0800f985 	.word	0x0800f985
 800f92c:	0800f977 	.word	0x0800f977
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	68b9      	ldr	r1, [r7, #8]
 800f936:	4618      	mov	r0, r3
 800f938:	f000 f8fc 	bl	800fb34 <TIM_OC1_SetConfig>
      break;
 800f93c:	e025      	b.n	800f98a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	68b9      	ldr	r1, [r7, #8]
 800f944:	4618      	mov	r0, r3
 800f946:	f000 f985 	bl	800fc54 <TIM_OC2_SetConfig>
      break;
 800f94a:	e01e      	b.n	800f98a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	68b9      	ldr	r1, [r7, #8]
 800f952:	4618      	mov	r0, r3
 800f954:	f000 fa08 	bl	800fd68 <TIM_OC3_SetConfig>
      break;
 800f958:	e017      	b.n	800f98a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	68b9      	ldr	r1, [r7, #8]
 800f960:	4618      	mov	r0, r3
 800f962:	f000 fa89 	bl	800fe78 <TIM_OC4_SetConfig>
      break;
 800f966:	e010      	b.n	800f98a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	68b9      	ldr	r1, [r7, #8]
 800f96e:	4618      	mov	r0, r3
 800f970:	f000 faec 	bl	800ff4c <TIM_OC5_SetConfig>
      break;
 800f974:	e009      	b.n	800f98a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	68b9      	ldr	r1, [r7, #8]
 800f97c:	4618      	mov	r0, r3
 800f97e:	f000 fb49 	bl	8010014 <TIM_OC6_SetConfig>
      break;
 800f982:	e002      	b.n	800f98a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800f984:	2301      	movs	r3, #1
 800f986:	75fb      	strb	r3, [r7, #23]
      break;
 800f988:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	2200      	movs	r2, #0
 800f98e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f992:	7dfb      	ldrb	r3, [r7, #23]
}
 800f994:	4618      	mov	r0, r3
 800f996:	3718      	adds	r7, #24
 800f998:	46bd      	mov	sp, r7
 800f99a:	bd80      	pop	{r7, pc}

0800f99c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f99c:	b480      	push	{r7}
 800f99e:	b083      	sub	sp, #12
 800f9a0:	af00      	add	r7, sp, #0
 800f9a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800f9a4:	bf00      	nop
 800f9a6:	370c      	adds	r7, #12
 800f9a8:	46bd      	mov	sp, r7
 800f9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ae:	4770      	bx	lr

0800f9b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f9b0:	b480      	push	{r7}
 800f9b2:	b083      	sub	sp, #12
 800f9b4:	af00      	add	r7, sp, #0
 800f9b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f9b8:	bf00      	nop
 800f9ba:	370c      	adds	r7, #12
 800f9bc:	46bd      	mov	sp, r7
 800f9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c2:	4770      	bx	lr

0800f9c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f9c4:	b480      	push	{r7}
 800f9c6:	b083      	sub	sp, #12
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f9cc:	bf00      	nop
 800f9ce:	370c      	adds	r7, #12
 800f9d0:	46bd      	mov	sp, r7
 800f9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d6:	4770      	bx	lr

0800f9d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f9d8:	b480      	push	{r7}
 800f9da:	b083      	sub	sp, #12
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f9e0:	bf00      	nop
 800f9e2:	370c      	adds	r7, #12
 800f9e4:	46bd      	mov	sp, r7
 800f9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ea:	4770      	bx	lr

0800f9ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f9ec:	b480      	push	{r7}
 800f9ee:	b083      	sub	sp, #12
 800f9f0:	af00      	add	r7, sp, #0
 800f9f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f9f4:	bf00      	nop
 800f9f6:	370c      	adds	r7, #12
 800f9f8:	46bd      	mov	sp, r7
 800f9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9fe:	4770      	bx	lr

0800fa00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800fa00:	b480      	push	{r7}
 800fa02:	b085      	sub	sp, #20
 800fa04:	af00      	add	r7, sp, #0
 800fa06:	6078      	str	r0, [r7, #4]
 800fa08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	4a40      	ldr	r2, [pc, #256]	; (800fb14 <TIM_Base_SetConfig+0x114>)
 800fa14:	4293      	cmp	r3, r2
 800fa16:	d013      	beq.n	800fa40 <TIM_Base_SetConfig+0x40>
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fa1e:	d00f      	beq.n	800fa40 <TIM_Base_SetConfig+0x40>
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	4a3d      	ldr	r2, [pc, #244]	; (800fb18 <TIM_Base_SetConfig+0x118>)
 800fa24:	4293      	cmp	r3, r2
 800fa26:	d00b      	beq.n	800fa40 <TIM_Base_SetConfig+0x40>
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	4a3c      	ldr	r2, [pc, #240]	; (800fb1c <TIM_Base_SetConfig+0x11c>)
 800fa2c:	4293      	cmp	r3, r2
 800fa2e:	d007      	beq.n	800fa40 <TIM_Base_SetConfig+0x40>
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	4a3b      	ldr	r2, [pc, #236]	; (800fb20 <TIM_Base_SetConfig+0x120>)
 800fa34:	4293      	cmp	r3, r2
 800fa36:	d003      	beq.n	800fa40 <TIM_Base_SetConfig+0x40>
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	4a3a      	ldr	r2, [pc, #232]	; (800fb24 <TIM_Base_SetConfig+0x124>)
 800fa3c:	4293      	cmp	r3, r2
 800fa3e:	d108      	bne.n	800fa52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fa46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fa48:	683b      	ldr	r3, [r7, #0]
 800fa4a:	685b      	ldr	r3, [r3, #4]
 800fa4c:	68fa      	ldr	r2, [r7, #12]
 800fa4e:	4313      	orrs	r3, r2
 800fa50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	4a2f      	ldr	r2, [pc, #188]	; (800fb14 <TIM_Base_SetConfig+0x114>)
 800fa56:	4293      	cmp	r3, r2
 800fa58:	d01f      	beq.n	800fa9a <TIM_Base_SetConfig+0x9a>
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fa60:	d01b      	beq.n	800fa9a <TIM_Base_SetConfig+0x9a>
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	4a2c      	ldr	r2, [pc, #176]	; (800fb18 <TIM_Base_SetConfig+0x118>)
 800fa66:	4293      	cmp	r3, r2
 800fa68:	d017      	beq.n	800fa9a <TIM_Base_SetConfig+0x9a>
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	4a2b      	ldr	r2, [pc, #172]	; (800fb1c <TIM_Base_SetConfig+0x11c>)
 800fa6e:	4293      	cmp	r3, r2
 800fa70:	d013      	beq.n	800fa9a <TIM_Base_SetConfig+0x9a>
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	4a2a      	ldr	r2, [pc, #168]	; (800fb20 <TIM_Base_SetConfig+0x120>)
 800fa76:	4293      	cmp	r3, r2
 800fa78:	d00f      	beq.n	800fa9a <TIM_Base_SetConfig+0x9a>
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	4a29      	ldr	r2, [pc, #164]	; (800fb24 <TIM_Base_SetConfig+0x124>)
 800fa7e:	4293      	cmp	r3, r2
 800fa80:	d00b      	beq.n	800fa9a <TIM_Base_SetConfig+0x9a>
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	4a28      	ldr	r2, [pc, #160]	; (800fb28 <TIM_Base_SetConfig+0x128>)
 800fa86:	4293      	cmp	r3, r2
 800fa88:	d007      	beq.n	800fa9a <TIM_Base_SetConfig+0x9a>
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	4a27      	ldr	r2, [pc, #156]	; (800fb2c <TIM_Base_SetConfig+0x12c>)
 800fa8e:	4293      	cmp	r3, r2
 800fa90:	d003      	beq.n	800fa9a <TIM_Base_SetConfig+0x9a>
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	4a26      	ldr	r2, [pc, #152]	; (800fb30 <TIM_Base_SetConfig+0x130>)
 800fa96:	4293      	cmp	r3, r2
 800fa98:	d108      	bne.n	800faac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800faa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800faa2:	683b      	ldr	r3, [r7, #0]
 800faa4:	68db      	ldr	r3, [r3, #12]
 800faa6:	68fa      	ldr	r2, [r7, #12]
 800faa8:	4313      	orrs	r3, r2
 800faaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800faac:	68fb      	ldr	r3, [r7, #12]
 800faae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800fab2:	683b      	ldr	r3, [r7, #0]
 800fab4:	695b      	ldr	r3, [r3, #20]
 800fab6:	4313      	orrs	r3, r2
 800fab8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	68fa      	ldr	r2, [r7, #12]
 800fabe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fac0:	683b      	ldr	r3, [r7, #0]
 800fac2:	689a      	ldr	r2, [r3, #8]
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fac8:	683b      	ldr	r3, [r7, #0]
 800faca:	681a      	ldr	r2, [r3, #0]
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	4a10      	ldr	r2, [pc, #64]	; (800fb14 <TIM_Base_SetConfig+0x114>)
 800fad4:	4293      	cmp	r3, r2
 800fad6:	d00f      	beq.n	800faf8 <TIM_Base_SetConfig+0xf8>
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	4a12      	ldr	r2, [pc, #72]	; (800fb24 <TIM_Base_SetConfig+0x124>)
 800fadc:	4293      	cmp	r3, r2
 800fade:	d00b      	beq.n	800faf8 <TIM_Base_SetConfig+0xf8>
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	4a11      	ldr	r2, [pc, #68]	; (800fb28 <TIM_Base_SetConfig+0x128>)
 800fae4:	4293      	cmp	r3, r2
 800fae6:	d007      	beq.n	800faf8 <TIM_Base_SetConfig+0xf8>
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	4a10      	ldr	r2, [pc, #64]	; (800fb2c <TIM_Base_SetConfig+0x12c>)
 800faec:	4293      	cmp	r3, r2
 800faee:	d003      	beq.n	800faf8 <TIM_Base_SetConfig+0xf8>
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	4a0f      	ldr	r2, [pc, #60]	; (800fb30 <TIM_Base_SetConfig+0x130>)
 800faf4:	4293      	cmp	r3, r2
 800faf6:	d103      	bne.n	800fb00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800faf8:	683b      	ldr	r3, [r7, #0]
 800fafa:	691a      	ldr	r2, [r3, #16]
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	2201      	movs	r2, #1
 800fb04:	615a      	str	r2, [r3, #20]
}
 800fb06:	bf00      	nop
 800fb08:	3714      	adds	r7, #20
 800fb0a:	46bd      	mov	sp, r7
 800fb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb10:	4770      	bx	lr
 800fb12:	bf00      	nop
 800fb14:	40012c00 	.word	0x40012c00
 800fb18:	40000400 	.word	0x40000400
 800fb1c:	40000800 	.word	0x40000800
 800fb20:	40000c00 	.word	0x40000c00
 800fb24:	40013400 	.word	0x40013400
 800fb28:	40014000 	.word	0x40014000
 800fb2c:	40014400 	.word	0x40014400
 800fb30:	40014800 	.word	0x40014800

0800fb34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fb34:	b480      	push	{r7}
 800fb36:	b087      	sub	sp, #28
 800fb38:	af00      	add	r7, sp, #0
 800fb3a:	6078      	str	r0, [r7, #4]
 800fb3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	6a1b      	ldr	r3, [r3, #32]
 800fb42:	f023 0201 	bic.w	r2, r3, #1
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	6a1b      	ldr	r3, [r3, #32]
 800fb4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	685b      	ldr	r3, [r3, #4]
 800fb54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	699b      	ldr	r3, [r3, #24]
 800fb5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fb62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fb66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	f023 0303 	bic.w	r3, r3, #3
 800fb6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fb70:	683b      	ldr	r3, [r7, #0]
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	68fa      	ldr	r2, [r7, #12]
 800fb76:	4313      	orrs	r3, r2
 800fb78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fb7a:	697b      	ldr	r3, [r7, #20]
 800fb7c:	f023 0302 	bic.w	r3, r3, #2
 800fb80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800fb82:	683b      	ldr	r3, [r7, #0]
 800fb84:	689b      	ldr	r3, [r3, #8]
 800fb86:	697a      	ldr	r2, [r7, #20]
 800fb88:	4313      	orrs	r3, r2
 800fb8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	4a2c      	ldr	r2, [pc, #176]	; (800fc40 <TIM_OC1_SetConfig+0x10c>)
 800fb90:	4293      	cmp	r3, r2
 800fb92:	d00f      	beq.n	800fbb4 <TIM_OC1_SetConfig+0x80>
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	4a2b      	ldr	r2, [pc, #172]	; (800fc44 <TIM_OC1_SetConfig+0x110>)
 800fb98:	4293      	cmp	r3, r2
 800fb9a:	d00b      	beq.n	800fbb4 <TIM_OC1_SetConfig+0x80>
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	4a2a      	ldr	r2, [pc, #168]	; (800fc48 <TIM_OC1_SetConfig+0x114>)
 800fba0:	4293      	cmp	r3, r2
 800fba2:	d007      	beq.n	800fbb4 <TIM_OC1_SetConfig+0x80>
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	4a29      	ldr	r2, [pc, #164]	; (800fc4c <TIM_OC1_SetConfig+0x118>)
 800fba8:	4293      	cmp	r3, r2
 800fbaa:	d003      	beq.n	800fbb4 <TIM_OC1_SetConfig+0x80>
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	4a28      	ldr	r2, [pc, #160]	; (800fc50 <TIM_OC1_SetConfig+0x11c>)
 800fbb0:	4293      	cmp	r3, r2
 800fbb2:	d10c      	bne.n	800fbce <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fbb4:	697b      	ldr	r3, [r7, #20]
 800fbb6:	f023 0308 	bic.w	r3, r3, #8
 800fbba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fbbc:	683b      	ldr	r3, [r7, #0]
 800fbbe:	68db      	ldr	r3, [r3, #12]
 800fbc0:	697a      	ldr	r2, [r7, #20]
 800fbc2:	4313      	orrs	r3, r2
 800fbc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800fbc6:	697b      	ldr	r3, [r7, #20]
 800fbc8:	f023 0304 	bic.w	r3, r3, #4
 800fbcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	4a1b      	ldr	r2, [pc, #108]	; (800fc40 <TIM_OC1_SetConfig+0x10c>)
 800fbd2:	4293      	cmp	r3, r2
 800fbd4:	d00f      	beq.n	800fbf6 <TIM_OC1_SetConfig+0xc2>
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	4a1a      	ldr	r2, [pc, #104]	; (800fc44 <TIM_OC1_SetConfig+0x110>)
 800fbda:	4293      	cmp	r3, r2
 800fbdc:	d00b      	beq.n	800fbf6 <TIM_OC1_SetConfig+0xc2>
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	4a19      	ldr	r2, [pc, #100]	; (800fc48 <TIM_OC1_SetConfig+0x114>)
 800fbe2:	4293      	cmp	r3, r2
 800fbe4:	d007      	beq.n	800fbf6 <TIM_OC1_SetConfig+0xc2>
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	4a18      	ldr	r2, [pc, #96]	; (800fc4c <TIM_OC1_SetConfig+0x118>)
 800fbea:	4293      	cmp	r3, r2
 800fbec:	d003      	beq.n	800fbf6 <TIM_OC1_SetConfig+0xc2>
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	4a17      	ldr	r2, [pc, #92]	; (800fc50 <TIM_OC1_SetConfig+0x11c>)
 800fbf2:	4293      	cmp	r3, r2
 800fbf4:	d111      	bne.n	800fc1a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800fbf6:	693b      	ldr	r3, [r7, #16]
 800fbf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fbfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fbfe:	693b      	ldr	r3, [r7, #16]
 800fc00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fc04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800fc06:	683b      	ldr	r3, [r7, #0]
 800fc08:	695b      	ldr	r3, [r3, #20]
 800fc0a:	693a      	ldr	r2, [r7, #16]
 800fc0c:	4313      	orrs	r3, r2
 800fc0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800fc10:	683b      	ldr	r3, [r7, #0]
 800fc12:	699b      	ldr	r3, [r3, #24]
 800fc14:	693a      	ldr	r2, [r7, #16]
 800fc16:	4313      	orrs	r3, r2
 800fc18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	693a      	ldr	r2, [r7, #16]
 800fc1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	68fa      	ldr	r2, [r7, #12]
 800fc24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fc26:	683b      	ldr	r3, [r7, #0]
 800fc28:	685a      	ldr	r2, [r3, #4]
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	697a      	ldr	r2, [r7, #20]
 800fc32:	621a      	str	r2, [r3, #32]
}
 800fc34:	bf00      	nop
 800fc36:	371c      	adds	r7, #28
 800fc38:	46bd      	mov	sp, r7
 800fc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc3e:	4770      	bx	lr
 800fc40:	40012c00 	.word	0x40012c00
 800fc44:	40013400 	.word	0x40013400
 800fc48:	40014000 	.word	0x40014000
 800fc4c:	40014400 	.word	0x40014400
 800fc50:	40014800 	.word	0x40014800

0800fc54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fc54:	b480      	push	{r7}
 800fc56:	b087      	sub	sp, #28
 800fc58:	af00      	add	r7, sp, #0
 800fc5a:	6078      	str	r0, [r7, #4]
 800fc5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	6a1b      	ldr	r3, [r3, #32]
 800fc62:	f023 0210 	bic.w	r2, r3, #16
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	6a1b      	ldr	r3, [r3, #32]
 800fc6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	685b      	ldr	r3, [r3, #4]
 800fc74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	699b      	ldr	r3, [r3, #24]
 800fc7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800fc82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fc86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fc8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fc90:	683b      	ldr	r3, [r7, #0]
 800fc92:	681b      	ldr	r3, [r3, #0]
 800fc94:	021b      	lsls	r3, r3, #8
 800fc96:	68fa      	ldr	r2, [r7, #12]
 800fc98:	4313      	orrs	r3, r2
 800fc9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fc9c:	697b      	ldr	r3, [r7, #20]
 800fc9e:	f023 0320 	bic.w	r3, r3, #32
 800fca2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fca4:	683b      	ldr	r3, [r7, #0]
 800fca6:	689b      	ldr	r3, [r3, #8]
 800fca8:	011b      	lsls	r3, r3, #4
 800fcaa:	697a      	ldr	r2, [r7, #20]
 800fcac:	4313      	orrs	r3, r2
 800fcae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	4a28      	ldr	r2, [pc, #160]	; (800fd54 <TIM_OC2_SetConfig+0x100>)
 800fcb4:	4293      	cmp	r3, r2
 800fcb6:	d003      	beq.n	800fcc0 <TIM_OC2_SetConfig+0x6c>
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	4a27      	ldr	r2, [pc, #156]	; (800fd58 <TIM_OC2_SetConfig+0x104>)
 800fcbc:	4293      	cmp	r3, r2
 800fcbe:	d10d      	bne.n	800fcdc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fcc0:	697b      	ldr	r3, [r7, #20]
 800fcc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fcc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800fcc8:	683b      	ldr	r3, [r7, #0]
 800fcca:	68db      	ldr	r3, [r3, #12]
 800fccc:	011b      	lsls	r3, r3, #4
 800fcce:	697a      	ldr	r2, [r7, #20]
 800fcd0:	4313      	orrs	r3, r2
 800fcd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fcd4:	697b      	ldr	r3, [r7, #20]
 800fcd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fcda:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	4a1d      	ldr	r2, [pc, #116]	; (800fd54 <TIM_OC2_SetConfig+0x100>)
 800fce0:	4293      	cmp	r3, r2
 800fce2:	d00f      	beq.n	800fd04 <TIM_OC2_SetConfig+0xb0>
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	4a1c      	ldr	r2, [pc, #112]	; (800fd58 <TIM_OC2_SetConfig+0x104>)
 800fce8:	4293      	cmp	r3, r2
 800fcea:	d00b      	beq.n	800fd04 <TIM_OC2_SetConfig+0xb0>
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	4a1b      	ldr	r2, [pc, #108]	; (800fd5c <TIM_OC2_SetConfig+0x108>)
 800fcf0:	4293      	cmp	r3, r2
 800fcf2:	d007      	beq.n	800fd04 <TIM_OC2_SetConfig+0xb0>
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	4a1a      	ldr	r2, [pc, #104]	; (800fd60 <TIM_OC2_SetConfig+0x10c>)
 800fcf8:	4293      	cmp	r3, r2
 800fcfa:	d003      	beq.n	800fd04 <TIM_OC2_SetConfig+0xb0>
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	4a19      	ldr	r2, [pc, #100]	; (800fd64 <TIM_OC2_SetConfig+0x110>)
 800fd00:	4293      	cmp	r3, r2
 800fd02:	d113      	bne.n	800fd2c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fd04:	693b      	ldr	r3, [r7, #16]
 800fd06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800fd0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fd0c:	693b      	ldr	r3, [r7, #16]
 800fd0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fd12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fd14:	683b      	ldr	r3, [r7, #0]
 800fd16:	695b      	ldr	r3, [r3, #20]
 800fd18:	009b      	lsls	r3, r3, #2
 800fd1a:	693a      	ldr	r2, [r7, #16]
 800fd1c:	4313      	orrs	r3, r2
 800fd1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fd20:	683b      	ldr	r3, [r7, #0]
 800fd22:	699b      	ldr	r3, [r3, #24]
 800fd24:	009b      	lsls	r3, r3, #2
 800fd26:	693a      	ldr	r2, [r7, #16]
 800fd28:	4313      	orrs	r3, r2
 800fd2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	693a      	ldr	r2, [r7, #16]
 800fd30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	68fa      	ldr	r2, [r7, #12]
 800fd36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800fd38:	683b      	ldr	r3, [r7, #0]
 800fd3a:	685a      	ldr	r2, [r3, #4]
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	697a      	ldr	r2, [r7, #20]
 800fd44:	621a      	str	r2, [r3, #32]
}
 800fd46:	bf00      	nop
 800fd48:	371c      	adds	r7, #28
 800fd4a:	46bd      	mov	sp, r7
 800fd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd50:	4770      	bx	lr
 800fd52:	bf00      	nop
 800fd54:	40012c00 	.word	0x40012c00
 800fd58:	40013400 	.word	0x40013400
 800fd5c:	40014000 	.word	0x40014000
 800fd60:	40014400 	.word	0x40014400
 800fd64:	40014800 	.word	0x40014800

0800fd68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fd68:	b480      	push	{r7}
 800fd6a:	b087      	sub	sp, #28
 800fd6c:	af00      	add	r7, sp, #0
 800fd6e:	6078      	str	r0, [r7, #4]
 800fd70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	6a1b      	ldr	r3, [r3, #32]
 800fd76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	6a1b      	ldr	r3, [r3, #32]
 800fd82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	685b      	ldr	r3, [r3, #4]
 800fd88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	69db      	ldr	r3, [r3, #28]
 800fd8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fd96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fd9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	f023 0303 	bic.w	r3, r3, #3
 800fda2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fda4:	683b      	ldr	r3, [r7, #0]
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	68fa      	ldr	r2, [r7, #12]
 800fdaa:	4313      	orrs	r3, r2
 800fdac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800fdae:	697b      	ldr	r3, [r7, #20]
 800fdb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fdb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fdb6:	683b      	ldr	r3, [r7, #0]
 800fdb8:	689b      	ldr	r3, [r3, #8]
 800fdba:	021b      	lsls	r3, r3, #8
 800fdbc:	697a      	ldr	r2, [r7, #20]
 800fdbe:	4313      	orrs	r3, r2
 800fdc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	4a27      	ldr	r2, [pc, #156]	; (800fe64 <TIM_OC3_SetConfig+0xfc>)
 800fdc6:	4293      	cmp	r3, r2
 800fdc8:	d003      	beq.n	800fdd2 <TIM_OC3_SetConfig+0x6a>
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	4a26      	ldr	r2, [pc, #152]	; (800fe68 <TIM_OC3_SetConfig+0x100>)
 800fdce:	4293      	cmp	r3, r2
 800fdd0:	d10d      	bne.n	800fdee <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800fdd2:	697b      	ldr	r3, [r7, #20]
 800fdd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fdd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fdda:	683b      	ldr	r3, [r7, #0]
 800fddc:	68db      	ldr	r3, [r3, #12]
 800fdde:	021b      	lsls	r3, r3, #8
 800fde0:	697a      	ldr	r2, [r7, #20]
 800fde2:	4313      	orrs	r3, r2
 800fde4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800fde6:	697b      	ldr	r3, [r7, #20]
 800fde8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800fdec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	4a1c      	ldr	r2, [pc, #112]	; (800fe64 <TIM_OC3_SetConfig+0xfc>)
 800fdf2:	4293      	cmp	r3, r2
 800fdf4:	d00f      	beq.n	800fe16 <TIM_OC3_SetConfig+0xae>
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	4a1b      	ldr	r2, [pc, #108]	; (800fe68 <TIM_OC3_SetConfig+0x100>)
 800fdfa:	4293      	cmp	r3, r2
 800fdfc:	d00b      	beq.n	800fe16 <TIM_OC3_SetConfig+0xae>
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	4a1a      	ldr	r2, [pc, #104]	; (800fe6c <TIM_OC3_SetConfig+0x104>)
 800fe02:	4293      	cmp	r3, r2
 800fe04:	d007      	beq.n	800fe16 <TIM_OC3_SetConfig+0xae>
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	4a19      	ldr	r2, [pc, #100]	; (800fe70 <TIM_OC3_SetConfig+0x108>)
 800fe0a:	4293      	cmp	r3, r2
 800fe0c:	d003      	beq.n	800fe16 <TIM_OC3_SetConfig+0xae>
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	4a18      	ldr	r2, [pc, #96]	; (800fe74 <TIM_OC3_SetConfig+0x10c>)
 800fe12:	4293      	cmp	r3, r2
 800fe14:	d113      	bne.n	800fe3e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800fe16:	693b      	ldr	r3, [r7, #16]
 800fe18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fe1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800fe1e:	693b      	ldr	r3, [r7, #16]
 800fe20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fe24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800fe26:	683b      	ldr	r3, [r7, #0]
 800fe28:	695b      	ldr	r3, [r3, #20]
 800fe2a:	011b      	lsls	r3, r3, #4
 800fe2c:	693a      	ldr	r2, [r7, #16]
 800fe2e:	4313      	orrs	r3, r2
 800fe30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fe32:	683b      	ldr	r3, [r7, #0]
 800fe34:	699b      	ldr	r3, [r3, #24]
 800fe36:	011b      	lsls	r3, r3, #4
 800fe38:	693a      	ldr	r2, [r7, #16]
 800fe3a:	4313      	orrs	r3, r2
 800fe3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	693a      	ldr	r2, [r7, #16]
 800fe42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	68fa      	ldr	r2, [r7, #12]
 800fe48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fe4a:	683b      	ldr	r3, [r7, #0]
 800fe4c:	685a      	ldr	r2, [r3, #4]
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	697a      	ldr	r2, [r7, #20]
 800fe56:	621a      	str	r2, [r3, #32]
}
 800fe58:	bf00      	nop
 800fe5a:	371c      	adds	r7, #28
 800fe5c:	46bd      	mov	sp, r7
 800fe5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe62:	4770      	bx	lr
 800fe64:	40012c00 	.word	0x40012c00
 800fe68:	40013400 	.word	0x40013400
 800fe6c:	40014000 	.word	0x40014000
 800fe70:	40014400 	.word	0x40014400
 800fe74:	40014800 	.word	0x40014800

0800fe78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fe78:	b480      	push	{r7}
 800fe7a:	b087      	sub	sp, #28
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
 800fe80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	6a1b      	ldr	r3, [r3, #32]
 800fe86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	6a1b      	ldr	r3, [r3, #32]
 800fe92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	685b      	ldr	r3, [r3, #4]
 800fe98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	69db      	ldr	r3, [r3, #28]
 800fe9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800fea6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800feaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800feb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800feb4:	683b      	ldr	r3, [r7, #0]
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	021b      	lsls	r3, r3, #8
 800feba:	68fa      	ldr	r2, [r7, #12]
 800febc:	4313      	orrs	r3, r2
 800febe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800fec0:	693b      	ldr	r3, [r7, #16]
 800fec2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fec6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fec8:	683b      	ldr	r3, [r7, #0]
 800feca:	689b      	ldr	r3, [r3, #8]
 800fecc:	031b      	lsls	r3, r3, #12
 800fece:	693a      	ldr	r2, [r7, #16]
 800fed0:	4313      	orrs	r3, r2
 800fed2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	4a18      	ldr	r2, [pc, #96]	; (800ff38 <TIM_OC4_SetConfig+0xc0>)
 800fed8:	4293      	cmp	r3, r2
 800feda:	d00f      	beq.n	800fefc <TIM_OC4_SetConfig+0x84>
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	4a17      	ldr	r2, [pc, #92]	; (800ff3c <TIM_OC4_SetConfig+0xc4>)
 800fee0:	4293      	cmp	r3, r2
 800fee2:	d00b      	beq.n	800fefc <TIM_OC4_SetConfig+0x84>
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	4a16      	ldr	r2, [pc, #88]	; (800ff40 <TIM_OC4_SetConfig+0xc8>)
 800fee8:	4293      	cmp	r3, r2
 800feea:	d007      	beq.n	800fefc <TIM_OC4_SetConfig+0x84>
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	4a15      	ldr	r2, [pc, #84]	; (800ff44 <TIM_OC4_SetConfig+0xcc>)
 800fef0:	4293      	cmp	r3, r2
 800fef2:	d003      	beq.n	800fefc <TIM_OC4_SetConfig+0x84>
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	4a14      	ldr	r2, [pc, #80]	; (800ff48 <TIM_OC4_SetConfig+0xd0>)
 800fef8:	4293      	cmp	r3, r2
 800fefa:	d109      	bne.n	800ff10 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800fefc:	697b      	ldr	r3, [r7, #20]
 800fefe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ff02:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ff04:	683b      	ldr	r3, [r7, #0]
 800ff06:	695b      	ldr	r3, [r3, #20]
 800ff08:	019b      	lsls	r3, r3, #6
 800ff0a:	697a      	ldr	r2, [r7, #20]
 800ff0c:	4313      	orrs	r3, r2
 800ff0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	697a      	ldr	r2, [r7, #20]
 800ff14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	68fa      	ldr	r2, [r7, #12]
 800ff1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ff1c:	683b      	ldr	r3, [r7, #0]
 800ff1e:	685a      	ldr	r2, [r3, #4]
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	693a      	ldr	r2, [r7, #16]
 800ff28:	621a      	str	r2, [r3, #32]
}
 800ff2a:	bf00      	nop
 800ff2c:	371c      	adds	r7, #28
 800ff2e:	46bd      	mov	sp, r7
 800ff30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff34:	4770      	bx	lr
 800ff36:	bf00      	nop
 800ff38:	40012c00 	.word	0x40012c00
 800ff3c:	40013400 	.word	0x40013400
 800ff40:	40014000 	.word	0x40014000
 800ff44:	40014400 	.word	0x40014400
 800ff48:	40014800 	.word	0x40014800

0800ff4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ff4c:	b480      	push	{r7}
 800ff4e:	b087      	sub	sp, #28
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	6078      	str	r0, [r7, #4]
 800ff54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	6a1b      	ldr	r3, [r3, #32]
 800ff5a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	6a1b      	ldr	r3, [r3, #32]
 800ff66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	685b      	ldr	r3, [r3, #4]
 800ff6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ff72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ff7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ff7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ff80:	683b      	ldr	r3, [r7, #0]
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	68fa      	ldr	r2, [r7, #12]
 800ff86:	4313      	orrs	r3, r2
 800ff88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ff8a:	693b      	ldr	r3, [r7, #16]
 800ff8c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800ff90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ff92:	683b      	ldr	r3, [r7, #0]
 800ff94:	689b      	ldr	r3, [r3, #8]
 800ff96:	041b      	lsls	r3, r3, #16
 800ff98:	693a      	ldr	r2, [r7, #16]
 800ff9a:	4313      	orrs	r3, r2
 800ff9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	4a17      	ldr	r2, [pc, #92]	; (8010000 <TIM_OC5_SetConfig+0xb4>)
 800ffa2:	4293      	cmp	r3, r2
 800ffa4:	d00f      	beq.n	800ffc6 <TIM_OC5_SetConfig+0x7a>
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	4a16      	ldr	r2, [pc, #88]	; (8010004 <TIM_OC5_SetConfig+0xb8>)
 800ffaa:	4293      	cmp	r3, r2
 800ffac:	d00b      	beq.n	800ffc6 <TIM_OC5_SetConfig+0x7a>
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	4a15      	ldr	r2, [pc, #84]	; (8010008 <TIM_OC5_SetConfig+0xbc>)
 800ffb2:	4293      	cmp	r3, r2
 800ffb4:	d007      	beq.n	800ffc6 <TIM_OC5_SetConfig+0x7a>
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	4a14      	ldr	r2, [pc, #80]	; (801000c <TIM_OC5_SetConfig+0xc0>)
 800ffba:	4293      	cmp	r3, r2
 800ffbc:	d003      	beq.n	800ffc6 <TIM_OC5_SetConfig+0x7a>
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	4a13      	ldr	r2, [pc, #76]	; (8010010 <TIM_OC5_SetConfig+0xc4>)
 800ffc2:	4293      	cmp	r3, r2
 800ffc4:	d109      	bne.n	800ffda <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ffc6:	697b      	ldr	r3, [r7, #20]
 800ffc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ffcc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ffce:	683b      	ldr	r3, [r7, #0]
 800ffd0:	695b      	ldr	r3, [r3, #20]
 800ffd2:	021b      	lsls	r3, r3, #8
 800ffd4:	697a      	ldr	r2, [r7, #20]
 800ffd6:	4313      	orrs	r3, r2
 800ffd8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	697a      	ldr	r2, [r7, #20]
 800ffde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	68fa      	ldr	r2, [r7, #12]
 800ffe4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ffe6:	683b      	ldr	r3, [r7, #0]
 800ffe8:	685a      	ldr	r2, [r3, #4]
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	693a      	ldr	r2, [r7, #16]
 800fff2:	621a      	str	r2, [r3, #32]
}
 800fff4:	bf00      	nop
 800fff6:	371c      	adds	r7, #28
 800fff8:	46bd      	mov	sp, r7
 800fffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fffe:	4770      	bx	lr
 8010000:	40012c00 	.word	0x40012c00
 8010004:	40013400 	.word	0x40013400
 8010008:	40014000 	.word	0x40014000
 801000c:	40014400 	.word	0x40014400
 8010010:	40014800 	.word	0x40014800

08010014 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010014:	b480      	push	{r7}
 8010016:	b087      	sub	sp, #28
 8010018:	af00      	add	r7, sp, #0
 801001a:	6078      	str	r0, [r7, #4]
 801001c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	6a1b      	ldr	r3, [r3, #32]
 8010022:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	6a1b      	ldr	r3, [r3, #32]
 801002e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	685b      	ldr	r3, [r3, #4]
 8010034:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801003a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010042:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010048:	683b      	ldr	r3, [r7, #0]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	021b      	lsls	r3, r3, #8
 801004e:	68fa      	ldr	r2, [r7, #12]
 8010050:	4313      	orrs	r3, r2
 8010052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010054:	693b      	ldr	r3, [r7, #16]
 8010056:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801005a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801005c:	683b      	ldr	r3, [r7, #0]
 801005e:	689b      	ldr	r3, [r3, #8]
 8010060:	051b      	lsls	r3, r3, #20
 8010062:	693a      	ldr	r2, [r7, #16]
 8010064:	4313      	orrs	r3, r2
 8010066:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	4a18      	ldr	r2, [pc, #96]	; (80100cc <TIM_OC6_SetConfig+0xb8>)
 801006c:	4293      	cmp	r3, r2
 801006e:	d00f      	beq.n	8010090 <TIM_OC6_SetConfig+0x7c>
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	4a17      	ldr	r2, [pc, #92]	; (80100d0 <TIM_OC6_SetConfig+0xbc>)
 8010074:	4293      	cmp	r3, r2
 8010076:	d00b      	beq.n	8010090 <TIM_OC6_SetConfig+0x7c>
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	4a16      	ldr	r2, [pc, #88]	; (80100d4 <TIM_OC6_SetConfig+0xc0>)
 801007c:	4293      	cmp	r3, r2
 801007e:	d007      	beq.n	8010090 <TIM_OC6_SetConfig+0x7c>
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	4a15      	ldr	r2, [pc, #84]	; (80100d8 <TIM_OC6_SetConfig+0xc4>)
 8010084:	4293      	cmp	r3, r2
 8010086:	d003      	beq.n	8010090 <TIM_OC6_SetConfig+0x7c>
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	4a14      	ldr	r2, [pc, #80]	; (80100dc <TIM_OC6_SetConfig+0xc8>)
 801008c:	4293      	cmp	r3, r2
 801008e:	d109      	bne.n	80100a4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010090:	697b      	ldr	r3, [r7, #20]
 8010092:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010096:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010098:	683b      	ldr	r3, [r7, #0]
 801009a:	695b      	ldr	r3, [r3, #20]
 801009c:	029b      	lsls	r3, r3, #10
 801009e:	697a      	ldr	r2, [r7, #20]
 80100a0:	4313      	orrs	r3, r2
 80100a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	697a      	ldr	r2, [r7, #20]
 80100a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	68fa      	ldr	r2, [r7, #12]
 80100ae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80100b0:	683b      	ldr	r3, [r7, #0]
 80100b2:	685a      	ldr	r2, [r3, #4]
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	693a      	ldr	r2, [r7, #16]
 80100bc:	621a      	str	r2, [r3, #32]
}
 80100be:	bf00      	nop
 80100c0:	371c      	adds	r7, #28
 80100c2:	46bd      	mov	sp, r7
 80100c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c8:	4770      	bx	lr
 80100ca:	bf00      	nop
 80100cc:	40012c00 	.word	0x40012c00
 80100d0:	40013400 	.word	0x40013400
 80100d4:	40014000 	.word	0x40014000
 80100d8:	40014400 	.word	0x40014400
 80100dc:	40014800 	.word	0x40014800

080100e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80100e0:	b480      	push	{r7}
 80100e2:	b085      	sub	sp, #20
 80100e4:	af00      	add	r7, sp, #0
 80100e6:	6078      	str	r0, [r7, #4]
 80100e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80100ea:	2300      	movs	r3, #0
 80100ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80100f4:	2b01      	cmp	r3, #1
 80100f6:	d101      	bne.n	80100fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80100f8:	2302      	movs	r3, #2
 80100fa:	e065      	b.n	80101c8 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	2201      	movs	r2, #1
 8010100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 801010a:	683b      	ldr	r3, [r7, #0]
 801010c:	68db      	ldr	r3, [r3, #12]
 801010e:	4313      	orrs	r3, r2
 8010110:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8010118:	683b      	ldr	r3, [r7, #0]
 801011a:	689b      	ldr	r3, [r3, #8]
 801011c:	4313      	orrs	r3, r2
 801011e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8010126:	683b      	ldr	r3, [r7, #0]
 8010128:	685b      	ldr	r3, [r3, #4]
 801012a:	4313      	orrs	r3, r2
 801012c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801012e:	68fb      	ldr	r3, [r7, #12]
 8010130:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8010134:	683b      	ldr	r3, [r7, #0]
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	4313      	orrs	r3, r2
 801013a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010142:	683b      	ldr	r3, [r7, #0]
 8010144:	691b      	ldr	r3, [r3, #16]
 8010146:	4313      	orrs	r3, r2
 8010148:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8010150:	683b      	ldr	r3, [r7, #0]
 8010152:	695b      	ldr	r3, [r3, #20]
 8010154:	4313      	orrs	r3, r2
 8010156:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 801015e:	683b      	ldr	r3, [r7, #0]
 8010160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010162:	4313      	orrs	r3, r2
 8010164:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 801016c:	683b      	ldr	r3, [r7, #0]
 801016e:	699b      	ldr	r3, [r3, #24]
 8010170:	041b      	lsls	r3, r3, #16
 8010172:	4313      	orrs	r3, r2
 8010174:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	4a16      	ldr	r2, [pc, #88]	; (80101d4 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 801017c:	4293      	cmp	r3, r2
 801017e:	d004      	beq.n	801018a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	4a14      	ldr	r2, [pc, #80]	; (80101d8 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8010186:	4293      	cmp	r3, r2
 8010188:	d115      	bne.n	80101b6 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8010190:	683b      	ldr	r3, [r7, #0]
 8010192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010194:	051b      	lsls	r3, r3, #20
 8010196:	4313      	orrs	r3, r2
 8010198:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80101a0:	683b      	ldr	r3, [r7, #0]
 80101a2:	69db      	ldr	r3, [r3, #28]
 80101a4:	4313      	orrs	r3, r2
 80101a6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	6a1b      	ldr	r3, [r3, #32]
 80101b2:	4313      	orrs	r3, r2
 80101b4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	68fa      	ldr	r2, [r7, #12]
 80101bc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	2200      	movs	r2, #0
 80101c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80101c6:	2300      	movs	r3, #0
}
 80101c8:	4618      	mov	r0, r3
 80101ca:	3714      	adds	r7, #20
 80101cc:	46bd      	mov	sp, r7
 80101ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d2:	4770      	bx	lr
 80101d4:	40012c00 	.word	0x40012c00
 80101d8:	40013400 	.word	0x40013400

080101dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80101dc:	b480      	push	{r7}
 80101de:	b083      	sub	sp, #12
 80101e0:	af00      	add	r7, sp, #0
 80101e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80101e4:	bf00      	nop
 80101e6:	370c      	adds	r7, #12
 80101e8:	46bd      	mov	sp, r7
 80101ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ee:	4770      	bx	lr

080101f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80101f0:	b480      	push	{r7}
 80101f2:	b083      	sub	sp, #12
 80101f4:	af00      	add	r7, sp, #0
 80101f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80101f8:	bf00      	nop
 80101fa:	370c      	adds	r7, #12
 80101fc:	46bd      	mov	sp, r7
 80101fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010202:	4770      	bx	lr

08010204 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010204:	b480      	push	{r7}
 8010206:	b083      	sub	sp, #12
 8010208:	af00      	add	r7, sp, #0
 801020a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 801020c:	bf00      	nop
 801020e:	370c      	adds	r7, #12
 8010210:	46bd      	mov	sp, r7
 8010212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010216:	4770      	bx	lr

08010218 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010218:	b580      	push	{r7, lr}
 801021a:	b082      	sub	sp, #8
 801021c:	af00      	add	r7, sp, #0
 801021e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	2b00      	cmp	r3, #0
 8010224:	d101      	bne.n	801022a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010226:	2301      	movs	r3, #1
 8010228:	e042      	b.n	80102b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010230:	2b00      	cmp	r3, #0
 8010232:	d106      	bne.n	8010242 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	2200      	movs	r2, #0
 8010238:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801023c:	6878      	ldr	r0, [r7, #4]
 801023e:	f7f4 fd13 	bl	8004c68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	2224      	movs	r2, #36	; 0x24
 8010246:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	681a      	ldr	r2, [r3, #0]
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	f022 0201 	bic.w	r2, r2, #1
 8010258:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801025a:	6878      	ldr	r0, [r7, #4]
 801025c:	f000 fb64 	bl	8010928 <UART_SetConfig>
 8010260:	4603      	mov	r3, r0
 8010262:	2b01      	cmp	r3, #1
 8010264:	d101      	bne.n	801026a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8010266:	2301      	movs	r3, #1
 8010268:	e022      	b.n	80102b0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801026e:	2b00      	cmp	r3, #0
 8010270:	d002      	beq.n	8010278 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8010272:	6878      	ldr	r0, [r7, #4]
 8010274:	f000 fe54 	bl	8010f20 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	685a      	ldr	r2, [r3, #4]
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010286:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	689a      	ldr	r2, [r3, #8]
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010296:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	681a      	ldr	r2, [r3, #0]
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	681b      	ldr	r3, [r3, #0]
 80102a2:	f042 0201 	orr.w	r2, r2, #1
 80102a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80102a8:	6878      	ldr	r0, [r7, #4]
 80102aa:	f000 fedb 	bl	8011064 <UART_CheckIdleState>
 80102ae:	4603      	mov	r3, r0
}
 80102b0:	4618      	mov	r0, r3
 80102b2:	3708      	adds	r7, #8
 80102b4:	46bd      	mov	sp, r7
 80102b6:	bd80      	pop	{r7, pc}

080102b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80102b8:	b580      	push	{r7, lr}
 80102ba:	b0ba      	sub	sp, #232	; 0xe8
 80102bc:	af00      	add	r7, sp, #0
 80102be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	69db      	ldr	r3, [r3, #28]
 80102c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	681b      	ldr	r3, [r3, #0]
 80102d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	689b      	ldr	r3, [r3, #8]
 80102da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80102de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80102e2:	f640 030f 	movw	r3, #2063	; 0x80f
 80102e6:	4013      	ands	r3, r2
 80102e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80102ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d11b      	bne.n	801032c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80102f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80102f8:	f003 0320 	and.w	r3, r3, #32
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d015      	beq.n	801032c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010304:	f003 0320 	and.w	r3, r3, #32
 8010308:	2b00      	cmp	r3, #0
 801030a:	d105      	bne.n	8010318 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801030c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010314:	2b00      	cmp	r3, #0
 8010316:	d009      	beq.n	801032c <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801031c:	2b00      	cmp	r3, #0
 801031e:	f000 82d6 	beq.w	80108ce <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010326:	6878      	ldr	r0, [r7, #4]
 8010328:	4798      	blx	r3
      }
      return;
 801032a:	e2d0      	b.n	80108ce <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 801032c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010330:	2b00      	cmp	r3, #0
 8010332:	f000 811f 	beq.w	8010574 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8010336:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 801033a:	4b8b      	ldr	r3, [pc, #556]	; (8010568 <HAL_UART_IRQHandler+0x2b0>)
 801033c:	4013      	ands	r3, r2
 801033e:	2b00      	cmp	r3, #0
 8010340:	d106      	bne.n	8010350 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8010342:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8010346:	4b89      	ldr	r3, [pc, #548]	; (801056c <HAL_UART_IRQHandler+0x2b4>)
 8010348:	4013      	ands	r3, r2
 801034a:	2b00      	cmp	r3, #0
 801034c:	f000 8112 	beq.w	8010574 <HAL_UART_IRQHandler+0x2bc>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010354:	f003 0301 	and.w	r3, r3, #1
 8010358:	2b00      	cmp	r3, #0
 801035a:	d011      	beq.n	8010380 <HAL_UART_IRQHandler+0xc8>
 801035c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010364:	2b00      	cmp	r3, #0
 8010366:	d00b      	beq.n	8010380 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	681b      	ldr	r3, [r3, #0]
 801036c:	2201      	movs	r2, #1
 801036e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010376:	f043 0201 	orr.w	r2, r3, #1
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010384:	f003 0302 	and.w	r3, r3, #2
 8010388:	2b00      	cmp	r3, #0
 801038a:	d011      	beq.n	80103b0 <HAL_UART_IRQHandler+0xf8>
 801038c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010390:	f003 0301 	and.w	r3, r3, #1
 8010394:	2b00      	cmp	r3, #0
 8010396:	d00b      	beq.n	80103b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	2202      	movs	r2, #2
 801039e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80103a6:	f043 0204 	orr.w	r2, r3, #4
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80103b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80103b4:	f003 0304 	and.w	r3, r3, #4
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d011      	beq.n	80103e0 <HAL_UART_IRQHandler+0x128>
 80103bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80103c0:	f003 0301 	and.w	r3, r3, #1
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d00b      	beq.n	80103e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	681b      	ldr	r3, [r3, #0]
 80103cc:	2204      	movs	r2, #4
 80103ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80103d6:	f043 0202 	orr.w	r2, r3, #2
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80103e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80103e4:	f003 0308 	and.w	r3, r3, #8
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d017      	beq.n	801041c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80103ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80103f0:	f003 0320 	and.w	r3, r3, #32
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d105      	bne.n	8010404 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80103f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80103fc:	4b5a      	ldr	r3, [pc, #360]	; (8010568 <HAL_UART_IRQHandler+0x2b0>)
 80103fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010400:	2b00      	cmp	r3, #0
 8010402:	d00b      	beq.n	801041c <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	2208      	movs	r2, #8
 801040a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010412:	f043 0208 	orr.w	r2, r3, #8
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 801041c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010420:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010424:	2b00      	cmp	r3, #0
 8010426:	d012      	beq.n	801044e <HAL_UART_IRQHandler+0x196>
 8010428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801042c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8010430:	2b00      	cmp	r3, #0
 8010432:	d00c      	beq.n	801044e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801043c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010444:	f043 0220 	orr.w	r2, r3, #32
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010454:	2b00      	cmp	r3, #0
 8010456:	f000 823c 	beq.w	80108d2 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801045a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801045e:	f003 0320 	and.w	r3, r3, #32
 8010462:	2b00      	cmp	r3, #0
 8010464:	d013      	beq.n	801048e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010466:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801046a:	f003 0320 	and.w	r3, r3, #32
 801046e:	2b00      	cmp	r3, #0
 8010470:	d105      	bne.n	801047e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010472:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801047a:	2b00      	cmp	r3, #0
 801047c:	d007      	beq.n	801048e <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010482:	2b00      	cmp	r3, #0
 8010484:	d003      	beq.n	801048e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801048a:	6878      	ldr	r0, [r7, #4]
 801048c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010494:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	689b      	ldr	r3, [r3, #8]
 801049e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80104a2:	2b40      	cmp	r3, #64	; 0x40
 80104a4:	d005      	beq.n	80104b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80104a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80104aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d04f      	beq.n	8010552 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80104b2:	6878      	ldr	r0, [r7, #4]
 80104b4:	f000 fee9 	bl	801128a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	689b      	ldr	r3, [r3, #8]
 80104be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80104c2:	2b40      	cmp	r3, #64	; 0x40
 80104c4:	d141      	bne.n	801054a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	3308      	adds	r3, #8
 80104cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80104d4:	e853 3f00 	ldrex	r3, [r3]
 80104d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80104dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80104e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80104e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	3308      	adds	r3, #8
 80104ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80104f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80104f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80104fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8010502:	e841 2300 	strex	r3, r2, [r1]
 8010506:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 801050a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801050e:	2b00      	cmp	r3, #0
 8010510:	d1d9      	bne.n	80104c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010516:	2b00      	cmp	r3, #0
 8010518:	d013      	beq.n	8010542 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801051e:	4a14      	ldr	r2, [pc, #80]	; (8010570 <HAL_UART_IRQHandler+0x2b8>)
 8010520:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010526:	4618      	mov	r0, r3
 8010528:	f7f6 fd77 	bl	800701a <HAL_DMA_Abort_IT>
 801052c:	4603      	mov	r3, r0
 801052e:	2b00      	cmp	r3, #0
 8010530:	d017      	beq.n	8010562 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010538:	687a      	ldr	r2, [r7, #4]
 801053a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 801053c:	4610      	mov	r0, r2
 801053e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010540:	e00f      	b.n	8010562 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010542:	6878      	ldr	r0, [r7, #4]
 8010544:	f000 f9da 	bl	80108fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010548:	e00b      	b.n	8010562 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801054a:	6878      	ldr	r0, [r7, #4]
 801054c:	f000 f9d6 	bl	80108fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010550:	e007      	b.n	8010562 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010552:	6878      	ldr	r0, [r7, #4]
 8010554:	f000 f9d2 	bl	80108fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	2200      	movs	r2, #0
 801055c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8010560:	e1b7      	b.n	80108d2 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010562:	bf00      	nop
    return;
 8010564:	e1b5      	b.n	80108d2 <HAL_UART_IRQHandler+0x61a>
 8010566:	bf00      	nop
 8010568:	10000001 	.word	0x10000001
 801056c:	04000120 	.word	0x04000120
 8010570:	08011357 	.word	0x08011357

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010578:	2b01      	cmp	r3, #1
 801057a:	f040 814a 	bne.w	8010812 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801057e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010582:	f003 0310 	and.w	r3, r3, #16
 8010586:	2b00      	cmp	r3, #0
 8010588:	f000 8143 	beq.w	8010812 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 801058c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010590:	f003 0310 	and.w	r3, r3, #16
 8010594:	2b00      	cmp	r3, #0
 8010596:	f000 813c 	beq.w	8010812 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	2210      	movs	r2, #16
 80105a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	689b      	ldr	r3, [r3, #8]
 80105a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80105ac:	2b40      	cmp	r3, #64	; 0x40
 80105ae:	f040 80b5 	bne.w	801071c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	685b      	ldr	r3, [r3, #4]
 80105ba:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80105be:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	f000 8187 	beq.w	80108d6 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80105ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80105d2:	429a      	cmp	r2, r3
 80105d4:	f080 817f 	bcs.w	80108d6 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80105de:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	f003 0320 	and.w	r3, r3, #32
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	f040 8086 	bne.w	8010700 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010600:	e853 3f00 	ldrex	r3, [r3]
 8010604:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8010608:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801060c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010610:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	461a      	mov	r2, r3
 801061a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801061e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8010622:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010626:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 801062a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 801062e:	e841 2300 	strex	r3, r2, [r1]
 8010632:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8010636:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801063a:	2b00      	cmp	r3, #0
 801063c:	d1da      	bne.n	80105f4 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	3308      	adds	r3, #8
 8010644:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010646:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8010648:	e853 3f00 	ldrex	r3, [r3]
 801064c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 801064e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010650:	f023 0301 	bic.w	r3, r3, #1
 8010654:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	3308      	adds	r3, #8
 801065e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8010662:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8010666:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010668:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 801066a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801066e:	e841 2300 	strex	r3, r2, [r1]
 8010672:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8010674:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010676:	2b00      	cmp	r3, #0
 8010678:	d1e1      	bne.n	801063e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	3308      	adds	r3, #8
 8010680:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010682:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010684:	e853 3f00 	ldrex	r3, [r3]
 8010688:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 801068a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801068c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010690:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	3308      	adds	r3, #8
 801069a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 801069e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80106a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80106a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80106a6:	e841 2300 	strex	r3, r2, [r1]
 80106aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80106ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d1e3      	bne.n	801067a <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	2220      	movs	r2, #32
 80106b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	2200      	movs	r2, #0
 80106be:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80106c8:	e853 3f00 	ldrex	r3, [r3]
 80106cc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80106ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80106d0:	f023 0310 	bic.w	r3, r3, #16
 80106d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	461a      	mov	r2, r3
 80106de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80106e2:	65bb      	str	r3, [r7, #88]	; 0x58
 80106e4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80106e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80106ea:	e841 2300 	strex	r3, r2, [r1]
 80106ee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80106f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d1e4      	bne.n	80106c0 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80106fa:	4618      	mov	r0, r3
 80106fc:	f7f6 fc31 	bl	8006f62 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801070c:	b29b      	uxth	r3, r3
 801070e:	1ad3      	subs	r3, r2, r3
 8010710:	b29b      	uxth	r3, r3
 8010712:	4619      	mov	r1, r3
 8010714:	6878      	ldr	r0, [r7, #4]
 8010716:	f000 f8fb 	bl	8010910 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801071a:	e0dc      	b.n	80108d6 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010728:	b29b      	uxth	r3, r3
 801072a:	1ad3      	subs	r3, r2, r3
 801072c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010736:	b29b      	uxth	r3, r3
 8010738:	2b00      	cmp	r3, #0
 801073a:	f000 80ce 	beq.w	80108da <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 801073e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8010742:	2b00      	cmp	r3, #0
 8010744:	f000 80c9 	beq.w	80108da <HAL_UART_IRQHandler+0x622>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801074e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010750:	e853 3f00 	ldrex	r3, [r3]
 8010754:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8010756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010758:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801075c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	461a      	mov	r2, r3
 8010766:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801076a:	647b      	str	r3, [r7, #68]	; 0x44
 801076c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801076e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010770:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010772:	e841 2300 	strex	r3, r2, [r1]
 8010776:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801077a:	2b00      	cmp	r3, #0
 801077c:	d1e4      	bne.n	8010748 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	3308      	adds	r3, #8
 8010784:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010788:	e853 3f00 	ldrex	r3, [r3]
 801078c:	623b      	str	r3, [r7, #32]
   return(result);
 801078e:	6a3b      	ldr	r3, [r7, #32]
 8010790:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010794:	f023 0301 	bic.w	r3, r3, #1
 8010798:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	3308      	adds	r3, #8
 80107a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80107a6:	633a      	str	r2, [r7, #48]	; 0x30
 80107a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80107ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80107ae:	e841 2300 	strex	r3, r2, [r1]
 80107b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80107b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d1e1      	bne.n	801077e <HAL_UART_IRQHandler+0x4c6>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	2220      	movs	r2, #32
 80107be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	2200      	movs	r2, #0
 80107c6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	2200      	movs	r2, #0
 80107cc:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107d4:	693b      	ldr	r3, [r7, #16]
 80107d6:	e853 3f00 	ldrex	r3, [r3]
 80107da:	60fb      	str	r3, [r7, #12]
   return(result);
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	f023 0310 	bic.w	r3, r3, #16
 80107e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	461a      	mov	r2, r3
 80107ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80107f0:	61fb      	str	r3, [r7, #28]
 80107f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107f4:	69b9      	ldr	r1, [r7, #24]
 80107f6:	69fa      	ldr	r2, [r7, #28]
 80107f8:	e841 2300 	strex	r3, r2, [r1]
 80107fc:	617b      	str	r3, [r7, #20]
   return(result);
 80107fe:	697b      	ldr	r3, [r7, #20]
 8010800:	2b00      	cmp	r3, #0
 8010802:	d1e4      	bne.n	80107ce <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010804:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8010808:	4619      	mov	r1, r3
 801080a:	6878      	ldr	r0, [r7, #4]
 801080c:	f000 f880 	bl	8010910 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010810:	e063      	b.n	80108da <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010816:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801081a:	2b00      	cmp	r3, #0
 801081c:	d00e      	beq.n	801083c <HAL_UART_IRQHandler+0x584>
 801081e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010826:	2b00      	cmp	r3, #0
 8010828:	d008      	beq.n	801083c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8010832:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010834:	6878      	ldr	r0, [r7, #4]
 8010836:	f000 fdcf 	bl	80113d8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801083a:	e051      	b.n	80108e0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801083c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010844:	2b00      	cmp	r3, #0
 8010846:	d014      	beq.n	8010872 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801084c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010850:	2b00      	cmp	r3, #0
 8010852:	d105      	bne.n	8010860 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010854:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010858:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801085c:	2b00      	cmp	r3, #0
 801085e:	d008      	beq.n	8010872 <HAL_UART_IRQHandler+0x5ba>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010864:	2b00      	cmp	r3, #0
 8010866:	d03a      	beq.n	80108de <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801086c:	6878      	ldr	r0, [r7, #4]
 801086e:	4798      	blx	r3
    }
    return;
 8010870:	e035      	b.n	80108de <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801087a:	2b00      	cmp	r3, #0
 801087c:	d009      	beq.n	8010892 <HAL_UART_IRQHandler+0x5da>
 801087e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010886:	2b00      	cmp	r3, #0
 8010888:	d003      	beq.n	8010892 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 801088a:	6878      	ldr	r0, [r7, #4]
 801088c:	f000 fd79 	bl	8011382 <UART_EndTransmit_IT>
    return;
 8010890:	e026      	b.n	80108e0 <HAL_UART_IRQHandler+0x628>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8010892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010896:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801089a:	2b00      	cmp	r3, #0
 801089c:	d009      	beq.n	80108b2 <HAL_UART_IRQHandler+0x5fa>
 801089e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80108a2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d003      	beq.n	80108b2 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80108aa:	6878      	ldr	r0, [r7, #4]
 80108ac:	f000 fda8 	bl	8011400 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80108b0:	e016      	b.n	80108e0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80108b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80108b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d010      	beq.n	80108e0 <HAL_UART_IRQHandler+0x628>
 80108be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	da0c      	bge.n	80108e0 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80108c6:	6878      	ldr	r0, [r7, #4]
 80108c8:	f000 fd90 	bl	80113ec <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80108cc:	e008      	b.n	80108e0 <HAL_UART_IRQHandler+0x628>
      return;
 80108ce:	bf00      	nop
 80108d0:	e006      	b.n	80108e0 <HAL_UART_IRQHandler+0x628>
    return;
 80108d2:	bf00      	nop
 80108d4:	e004      	b.n	80108e0 <HAL_UART_IRQHandler+0x628>
      return;
 80108d6:	bf00      	nop
 80108d8:	e002      	b.n	80108e0 <HAL_UART_IRQHandler+0x628>
      return;
 80108da:	bf00      	nop
 80108dc:	e000      	b.n	80108e0 <HAL_UART_IRQHandler+0x628>
    return;
 80108de:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 80108e0:	37e8      	adds	r7, #232	; 0xe8
 80108e2:	46bd      	mov	sp, r7
 80108e4:	bd80      	pop	{r7, pc}
 80108e6:	bf00      	nop

080108e8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80108e8:	b480      	push	{r7}
 80108ea:	b083      	sub	sp, #12
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80108f0:	bf00      	nop
 80108f2:	370c      	adds	r7, #12
 80108f4:	46bd      	mov	sp, r7
 80108f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108fa:	4770      	bx	lr

080108fc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80108fc:	b480      	push	{r7}
 80108fe:	b083      	sub	sp, #12
 8010900:	af00      	add	r7, sp, #0
 8010902:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8010904:	bf00      	nop
 8010906:	370c      	adds	r7, #12
 8010908:	46bd      	mov	sp, r7
 801090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801090e:	4770      	bx	lr

08010910 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010910:	b480      	push	{r7}
 8010912:	b083      	sub	sp, #12
 8010914:	af00      	add	r7, sp, #0
 8010916:	6078      	str	r0, [r7, #4]
 8010918:	460b      	mov	r3, r1
 801091a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 801091c:	bf00      	nop
 801091e:	370c      	adds	r7, #12
 8010920:	46bd      	mov	sp, r7
 8010922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010926:	4770      	bx	lr

08010928 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010928:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801092c:	b08c      	sub	sp, #48	; 0x30
 801092e:	af00      	add	r7, sp, #0
 8010930:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010932:	2300      	movs	r3, #0
 8010934:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010938:	697b      	ldr	r3, [r7, #20]
 801093a:	689a      	ldr	r2, [r3, #8]
 801093c:	697b      	ldr	r3, [r7, #20]
 801093e:	691b      	ldr	r3, [r3, #16]
 8010940:	431a      	orrs	r2, r3
 8010942:	697b      	ldr	r3, [r7, #20]
 8010944:	695b      	ldr	r3, [r3, #20]
 8010946:	431a      	orrs	r2, r3
 8010948:	697b      	ldr	r3, [r7, #20]
 801094a:	69db      	ldr	r3, [r3, #28]
 801094c:	4313      	orrs	r3, r2
 801094e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010950:	697b      	ldr	r3, [r7, #20]
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	681a      	ldr	r2, [r3, #0]
 8010956:	4baa      	ldr	r3, [pc, #680]	; (8010c00 <UART_SetConfig+0x2d8>)
 8010958:	4013      	ands	r3, r2
 801095a:	697a      	ldr	r2, [r7, #20]
 801095c:	6812      	ldr	r2, [r2, #0]
 801095e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010960:	430b      	orrs	r3, r1
 8010962:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010964:	697b      	ldr	r3, [r7, #20]
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	685b      	ldr	r3, [r3, #4]
 801096a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 801096e:	697b      	ldr	r3, [r7, #20]
 8010970:	68da      	ldr	r2, [r3, #12]
 8010972:	697b      	ldr	r3, [r7, #20]
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	430a      	orrs	r2, r1
 8010978:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801097a:	697b      	ldr	r3, [r7, #20]
 801097c:	699b      	ldr	r3, [r3, #24]
 801097e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010980:	697b      	ldr	r3, [r7, #20]
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	4a9f      	ldr	r2, [pc, #636]	; (8010c04 <UART_SetConfig+0x2dc>)
 8010986:	4293      	cmp	r3, r2
 8010988:	d004      	beq.n	8010994 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801098a:	697b      	ldr	r3, [r7, #20]
 801098c:	6a1b      	ldr	r3, [r3, #32]
 801098e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010990:	4313      	orrs	r3, r2
 8010992:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010994:	697b      	ldr	r3, [r7, #20]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	689b      	ldr	r3, [r3, #8]
 801099a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 801099e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80109a2:	697a      	ldr	r2, [r7, #20]
 80109a4:	6812      	ldr	r2, [r2, #0]
 80109a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80109a8:	430b      	orrs	r3, r1
 80109aa:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80109ac:	697b      	ldr	r3, [r7, #20]
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109b2:	f023 010f 	bic.w	r1, r3, #15
 80109b6:	697b      	ldr	r3, [r7, #20]
 80109b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80109ba:	697b      	ldr	r3, [r7, #20]
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	430a      	orrs	r2, r1
 80109c0:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80109c2:	697b      	ldr	r3, [r7, #20]
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	4a90      	ldr	r2, [pc, #576]	; (8010c08 <UART_SetConfig+0x2e0>)
 80109c8:	4293      	cmp	r3, r2
 80109ca:	d125      	bne.n	8010a18 <UART_SetConfig+0xf0>
 80109cc:	4b8f      	ldr	r3, [pc, #572]	; (8010c0c <UART_SetConfig+0x2e4>)
 80109ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80109d2:	f003 0303 	and.w	r3, r3, #3
 80109d6:	2b03      	cmp	r3, #3
 80109d8:	d81a      	bhi.n	8010a10 <UART_SetConfig+0xe8>
 80109da:	a201      	add	r2, pc, #4	; (adr r2, 80109e0 <UART_SetConfig+0xb8>)
 80109dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109e0:	080109f1 	.word	0x080109f1
 80109e4:	08010a01 	.word	0x08010a01
 80109e8:	080109f9 	.word	0x080109f9
 80109ec:	08010a09 	.word	0x08010a09
 80109f0:	2301      	movs	r3, #1
 80109f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80109f6:	e116      	b.n	8010c26 <UART_SetConfig+0x2fe>
 80109f8:	2302      	movs	r3, #2
 80109fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80109fe:	e112      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010a00:	2304      	movs	r3, #4
 8010a02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a06:	e10e      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010a08:	2308      	movs	r3, #8
 8010a0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a0e:	e10a      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010a10:	2310      	movs	r3, #16
 8010a12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a16:	e106      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010a18:	697b      	ldr	r3, [r7, #20]
 8010a1a:	681b      	ldr	r3, [r3, #0]
 8010a1c:	4a7c      	ldr	r2, [pc, #496]	; (8010c10 <UART_SetConfig+0x2e8>)
 8010a1e:	4293      	cmp	r3, r2
 8010a20:	d138      	bne.n	8010a94 <UART_SetConfig+0x16c>
 8010a22:	4b7a      	ldr	r3, [pc, #488]	; (8010c0c <UART_SetConfig+0x2e4>)
 8010a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010a28:	f003 030c 	and.w	r3, r3, #12
 8010a2c:	2b0c      	cmp	r3, #12
 8010a2e:	d82d      	bhi.n	8010a8c <UART_SetConfig+0x164>
 8010a30:	a201      	add	r2, pc, #4	; (adr r2, 8010a38 <UART_SetConfig+0x110>)
 8010a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a36:	bf00      	nop
 8010a38:	08010a6d 	.word	0x08010a6d
 8010a3c:	08010a8d 	.word	0x08010a8d
 8010a40:	08010a8d 	.word	0x08010a8d
 8010a44:	08010a8d 	.word	0x08010a8d
 8010a48:	08010a7d 	.word	0x08010a7d
 8010a4c:	08010a8d 	.word	0x08010a8d
 8010a50:	08010a8d 	.word	0x08010a8d
 8010a54:	08010a8d 	.word	0x08010a8d
 8010a58:	08010a75 	.word	0x08010a75
 8010a5c:	08010a8d 	.word	0x08010a8d
 8010a60:	08010a8d 	.word	0x08010a8d
 8010a64:	08010a8d 	.word	0x08010a8d
 8010a68:	08010a85 	.word	0x08010a85
 8010a6c:	2300      	movs	r3, #0
 8010a6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a72:	e0d8      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010a74:	2302      	movs	r3, #2
 8010a76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a7a:	e0d4      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010a7c:	2304      	movs	r3, #4
 8010a7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a82:	e0d0      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010a84:	2308      	movs	r3, #8
 8010a86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a8a:	e0cc      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010a8c:	2310      	movs	r3, #16
 8010a8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010a92:	e0c8      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010a94:	697b      	ldr	r3, [r7, #20]
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	4a5e      	ldr	r2, [pc, #376]	; (8010c14 <UART_SetConfig+0x2ec>)
 8010a9a:	4293      	cmp	r3, r2
 8010a9c:	d125      	bne.n	8010aea <UART_SetConfig+0x1c2>
 8010a9e:	4b5b      	ldr	r3, [pc, #364]	; (8010c0c <UART_SetConfig+0x2e4>)
 8010aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010aa4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8010aa8:	2b30      	cmp	r3, #48	; 0x30
 8010aaa:	d016      	beq.n	8010ada <UART_SetConfig+0x1b2>
 8010aac:	2b30      	cmp	r3, #48	; 0x30
 8010aae:	d818      	bhi.n	8010ae2 <UART_SetConfig+0x1ba>
 8010ab0:	2b20      	cmp	r3, #32
 8010ab2:	d00a      	beq.n	8010aca <UART_SetConfig+0x1a2>
 8010ab4:	2b20      	cmp	r3, #32
 8010ab6:	d814      	bhi.n	8010ae2 <UART_SetConfig+0x1ba>
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d002      	beq.n	8010ac2 <UART_SetConfig+0x19a>
 8010abc:	2b10      	cmp	r3, #16
 8010abe:	d008      	beq.n	8010ad2 <UART_SetConfig+0x1aa>
 8010ac0:	e00f      	b.n	8010ae2 <UART_SetConfig+0x1ba>
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010ac8:	e0ad      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010aca:	2302      	movs	r3, #2
 8010acc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010ad0:	e0a9      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010ad2:	2304      	movs	r3, #4
 8010ad4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010ad8:	e0a5      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010ada:	2308      	movs	r3, #8
 8010adc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010ae0:	e0a1      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010ae2:	2310      	movs	r3, #16
 8010ae4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010ae8:	e09d      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010aea:	697b      	ldr	r3, [r7, #20]
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	4a4a      	ldr	r2, [pc, #296]	; (8010c18 <UART_SetConfig+0x2f0>)
 8010af0:	4293      	cmp	r3, r2
 8010af2:	d125      	bne.n	8010b40 <UART_SetConfig+0x218>
 8010af4:	4b45      	ldr	r3, [pc, #276]	; (8010c0c <UART_SetConfig+0x2e4>)
 8010af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010afa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8010afe:	2bc0      	cmp	r3, #192	; 0xc0
 8010b00:	d016      	beq.n	8010b30 <UART_SetConfig+0x208>
 8010b02:	2bc0      	cmp	r3, #192	; 0xc0
 8010b04:	d818      	bhi.n	8010b38 <UART_SetConfig+0x210>
 8010b06:	2b80      	cmp	r3, #128	; 0x80
 8010b08:	d00a      	beq.n	8010b20 <UART_SetConfig+0x1f8>
 8010b0a:	2b80      	cmp	r3, #128	; 0x80
 8010b0c:	d814      	bhi.n	8010b38 <UART_SetConfig+0x210>
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d002      	beq.n	8010b18 <UART_SetConfig+0x1f0>
 8010b12:	2b40      	cmp	r3, #64	; 0x40
 8010b14:	d008      	beq.n	8010b28 <UART_SetConfig+0x200>
 8010b16:	e00f      	b.n	8010b38 <UART_SetConfig+0x210>
 8010b18:	2300      	movs	r3, #0
 8010b1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b1e:	e082      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010b20:	2302      	movs	r3, #2
 8010b22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b26:	e07e      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010b28:	2304      	movs	r3, #4
 8010b2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b2e:	e07a      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010b30:	2308      	movs	r3, #8
 8010b32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b36:	e076      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010b38:	2310      	movs	r3, #16
 8010b3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b3e:	e072      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010b40:	697b      	ldr	r3, [r7, #20]
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	4a35      	ldr	r2, [pc, #212]	; (8010c1c <UART_SetConfig+0x2f4>)
 8010b46:	4293      	cmp	r3, r2
 8010b48:	d12a      	bne.n	8010ba0 <UART_SetConfig+0x278>
 8010b4a:	4b30      	ldr	r3, [pc, #192]	; (8010c0c <UART_SetConfig+0x2e4>)
 8010b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010b50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010b54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010b58:	d01a      	beq.n	8010b90 <UART_SetConfig+0x268>
 8010b5a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010b5e:	d81b      	bhi.n	8010b98 <UART_SetConfig+0x270>
 8010b60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010b64:	d00c      	beq.n	8010b80 <UART_SetConfig+0x258>
 8010b66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010b6a:	d815      	bhi.n	8010b98 <UART_SetConfig+0x270>
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d003      	beq.n	8010b78 <UART_SetConfig+0x250>
 8010b70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010b74:	d008      	beq.n	8010b88 <UART_SetConfig+0x260>
 8010b76:	e00f      	b.n	8010b98 <UART_SetConfig+0x270>
 8010b78:	2300      	movs	r3, #0
 8010b7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b7e:	e052      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010b80:	2302      	movs	r3, #2
 8010b82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b86:	e04e      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010b88:	2304      	movs	r3, #4
 8010b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b8e:	e04a      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010b90:	2308      	movs	r3, #8
 8010b92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b96:	e046      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010b98:	2310      	movs	r3, #16
 8010b9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010b9e:	e042      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010ba0:	697b      	ldr	r3, [r7, #20]
 8010ba2:	681b      	ldr	r3, [r3, #0]
 8010ba4:	4a17      	ldr	r2, [pc, #92]	; (8010c04 <UART_SetConfig+0x2dc>)
 8010ba6:	4293      	cmp	r3, r2
 8010ba8:	d13a      	bne.n	8010c20 <UART_SetConfig+0x2f8>
 8010baa:	4b18      	ldr	r3, [pc, #96]	; (8010c0c <UART_SetConfig+0x2e4>)
 8010bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010bb0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8010bb4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8010bb8:	d01a      	beq.n	8010bf0 <UART_SetConfig+0x2c8>
 8010bba:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8010bbe:	d81b      	bhi.n	8010bf8 <UART_SetConfig+0x2d0>
 8010bc0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010bc4:	d00c      	beq.n	8010be0 <UART_SetConfig+0x2b8>
 8010bc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010bca:	d815      	bhi.n	8010bf8 <UART_SetConfig+0x2d0>
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d003      	beq.n	8010bd8 <UART_SetConfig+0x2b0>
 8010bd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010bd4:	d008      	beq.n	8010be8 <UART_SetConfig+0x2c0>
 8010bd6:	e00f      	b.n	8010bf8 <UART_SetConfig+0x2d0>
 8010bd8:	2300      	movs	r3, #0
 8010bda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010bde:	e022      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010be0:	2302      	movs	r3, #2
 8010be2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010be6:	e01e      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010be8:	2304      	movs	r3, #4
 8010bea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010bee:	e01a      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010bf0:	2308      	movs	r3, #8
 8010bf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010bf6:	e016      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010bf8:	2310      	movs	r3, #16
 8010bfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010bfe:	e012      	b.n	8010c26 <UART_SetConfig+0x2fe>
 8010c00:	cfff69f3 	.word	0xcfff69f3
 8010c04:	40008000 	.word	0x40008000
 8010c08:	40013800 	.word	0x40013800
 8010c0c:	40021000 	.word	0x40021000
 8010c10:	40004400 	.word	0x40004400
 8010c14:	40004800 	.word	0x40004800
 8010c18:	40004c00 	.word	0x40004c00
 8010c1c:	40005000 	.word	0x40005000
 8010c20:	2310      	movs	r3, #16
 8010c22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010c26:	697b      	ldr	r3, [r7, #20]
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	4aae      	ldr	r2, [pc, #696]	; (8010ee4 <UART_SetConfig+0x5bc>)
 8010c2c:	4293      	cmp	r3, r2
 8010c2e:	f040 8097 	bne.w	8010d60 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010c32:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010c36:	2b08      	cmp	r3, #8
 8010c38:	d823      	bhi.n	8010c82 <UART_SetConfig+0x35a>
 8010c3a:	a201      	add	r2, pc, #4	; (adr r2, 8010c40 <UART_SetConfig+0x318>)
 8010c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c40:	08010c65 	.word	0x08010c65
 8010c44:	08010c83 	.word	0x08010c83
 8010c48:	08010c6d 	.word	0x08010c6d
 8010c4c:	08010c83 	.word	0x08010c83
 8010c50:	08010c73 	.word	0x08010c73
 8010c54:	08010c83 	.word	0x08010c83
 8010c58:	08010c83 	.word	0x08010c83
 8010c5c:	08010c83 	.word	0x08010c83
 8010c60:	08010c7b 	.word	0x08010c7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010c64:	f7fa f890 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 8010c68:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010c6a:	e010      	b.n	8010c8e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010c6c:	4b9e      	ldr	r3, [pc, #632]	; (8010ee8 <UART_SetConfig+0x5c0>)
 8010c6e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010c70:	e00d      	b.n	8010c8e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010c72:	f7f9 fff1 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 8010c76:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010c78:	e009      	b.n	8010c8e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010c7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010c7e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010c80:	e005      	b.n	8010c8e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8010c82:	2300      	movs	r3, #0
 8010c84:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8010c86:	2301      	movs	r3, #1
 8010c88:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8010c8c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	f000 8130 	beq.w	8010ef6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010c96:	697b      	ldr	r3, [r7, #20]
 8010c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c9a:	4a94      	ldr	r2, [pc, #592]	; (8010eec <UART_SetConfig+0x5c4>)
 8010c9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010ca0:	461a      	mov	r2, r3
 8010ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ca4:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ca8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010caa:	697b      	ldr	r3, [r7, #20]
 8010cac:	685a      	ldr	r2, [r3, #4]
 8010cae:	4613      	mov	r3, r2
 8010cb0:	005b      	lsls	r3, r3, #1
 8010cb2:	4413      	add	r3, r2
 8010cb4:	69ba      	ldr	r2, [r7, #24]
 8010cb6:	429a      	cmp	r2, r3
 8010cb8:	d305      	bcc.n	8010cc6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010cba:	697b      	ldr	r3, [r7, #20]
 8010cbc:	685b      	ldr	r3, [r3, #4]
 8010cbe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010cc0:	69ba      	ldr	r2, [r7, #24]
 8010cc2:	429a      	cmp	r2, r3
 8010cc4:	d903      	bls.n	8010cce <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8010cc6:	2301      	movs	r3, #1
 8010cc8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8010ccc:	e113      	b.n	8010ef6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cd0:	2200      	movs	r2, #0
 8010cd2:	60bb      	str	r3, [r7, #8]
 8010cd4:	60fa      	str	r2, [r7, #12]
 8010cd6:	697b      	ldr	r3, [r7, #20]
 8010cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010cda:	4a84      	ldr	r2, [pc, #528]	; (8010eec <UART_SetConfig+0x5c4>)
 8010cdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010ce0:	b29b      	uxth	r3, r3
 8010ce2:	2200      	movs	r2, #0
 8010ce4:	603b      	str	r3, [r7, #0]
 8010ce6:	607a      	str	r2, [r7, #4]
 8010ce8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010cec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010cf0:	f7ef ffc2 	bl	8000c78 <__aeabi_uldivmod>
 8010cf4:	4602      	mov	r2, r0
 8010cf6:	460b      	mov	r3, r1
 8010cf8:	4610      	mov	r0, r2
 8010cfa:	4619      	mov	r1, r3
 8010cfc:	f04f 0200 	mov.w	r2, #0
 8010d00:	f04f 0300 	mov.w	r3, #0
 8010d04:	020b      	lsls	r3, r1, #8
 8010d06:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010d0a:	0202      	lsls	r2, r0, #8
 8010d0c:	6979      	ldr	r1, [r7, #20]
 8010d0e:	6849      	ldr	r1, [r1, #4]
 8010d10:	0849      	lsrs	r1, r1, #1
 8010d12:	2000      	movs	r0, #0
 8010d14:	460c      	mov	r4, r1
 8010d16:	4605      	mov	r5, r0
 8010d18:	eb12 0804 	adds.w	r8, r2, r4
 8010d1c:	eb43 0905 	adc.w	r9, r3, r5
 8010d20:	697b      	ldr	r3, [r7, #20]
 8010d22:	685b      	ldr	r3, [r3, #4]
 8010d24:	2200      	movs	r2, #0
 8010d26:	469a      	mov	sl, r3
 8010d28:	4693      	mov	fp, r2
 8010d2a:	4652      	mov	r2, sl
 8010d2c:	465b      	mov	r3, fp
 8010d2e:	4640      	mov	r0, r8
 8010d30:	4649      	mov	r1, r9
 8010d32:	f7ef ffa1 	bl	8000c78 <__aeabi_uldivmod>
 8010d36:	4602      	mov	r2, r0
 8010d38:	460b      	mov	r3, r1
 8010d3a:	4613      	mov	r3, r2
 8010d3c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010d3e:	6a3b      	ldr	r3, [r7, #32]
 8010d40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010d44:	d308      	bcc.n	8010d58 <UART_SetConfig+0x430>
 8010d46:	6a3b      	ldr	r3, [r7, #32]
 8010d48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010d4c:	d204      	bcs.n	8010d58 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8010d4e:	697b      	ldr	r3, [r7, #20]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	6a3a      	ldr	r2, [r7, #32]
 8010d54:	60da      	str	r2, [r3, #12]
 8010d56:	e0ce      	b.n	8010ef6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8010d58:	2301      	movs	r3, #1
 8010d5a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8010d5e:	e0ca      	b.n	8010ef6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010d60:	697b      	ldr	r3, [r7, #20]
 8010d62:	69db      	ldr	r3, [r3, #28]
 8010d64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010d68:	d166      	bne.n	8010e38 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8010d6a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010d6e:	2b08      	cmp	r3, #8
 8010d70:	d827      	bhi.n	8010dc2 <UART_SetConfig+0x49a>
 8010d72:	a201      	add	r2, pc, #4	; (adr r2, 8010d78 <UART_SetConfig+0x450>)
 8010d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d78:	08010d9d 	.word	0x08010d9d
 8010d7c:	08010da5 	.word	0x08010da5
 8010d80:	08010dad 	.word	0x08010dad
 8010d84:	08010dc3 	.word	0x08010dc3
 8010d88:	08010db3 	.word	0x08010db3
 8010d8c:	08010dc3 	.word	0x08010dc3
 8010d90:	08010dc3 	.word	0x08010dc3
 8010d94:	08010dc3 	.word	0x08010dc3
 8010d98:	08010dbb 	.word	0x08010dbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010d9c:	f7f9 fff4 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 8010da0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010da2:	e014      	b.n	8010dce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010da4:	f7fa f806 	bl	800adb4 <HAL_RCC_GetPCLK2Freq>
 8010da8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010daa:	e010      	b.n	8010dce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010dac:	4b4e      	ldr	r3, [pc, #312]	; (8010ee8 <UART_SetConfig+0x5c0>)
 8010dae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010db0:	e00d      	b.n	8010dce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010db2:	f7f9 ff51 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 8010db6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010db8:	e009      	b.n	8010dce <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010dba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010dbe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010dc0:	e005      	b.n	8010dce <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8010dc2:	2300      	movs	r3, #0
 8010dc4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8010dc6:	2301      	movs	r3, #1
 8010dc8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8010dcc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	f000 8090 	beq.w	8010ef6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010dd6:	697b      	ldr	r3, [r7, #20]
 8010dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010dda:	4a44      	ldr	r2, [pc, #272]	; (8010eec <UART_SetConfig+0x5c4>)
 8010ddc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010de0:	461a      	mov	r2, r3
 8010de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010de4:	fbb3 f3f2 	udiv	r3, r3, r2
 8010de8:	005a      	lsls	r2, r3, #1
 8010dea:	697b      	ldr	r3, [r7, #20]
 8010dec:	685b      	ldr	r3, [r3, #4]
 8010dee:	085b      	lsrs	r3, r3, #1
 8010df0:	441a      	add	r2, r3
 8010df2:	697b      	ldr	r3, [r7, #20]
 8010df4:	685b      	ldr	r3, [r3, #4]
 8010df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8010dfa:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010dfc:	6a3b      	ldr	r3, [r7, #32]
 8010dfe:	2b0f      	cmp	r3, #15
 8010e00:	d916      	bls.n	8010e30 <UART_SetConfig+0x508>
 8010e02:	6a3b      	ldr	r3, [r7, #32]
 8010e04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010e08:	d212      	bcs.n	8010e30 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010e0a:	6a3b      	ldr	r3, [r7, #32]
 8010e0c:	b29b      	uxth	r3, r3
 8010e0e:	f023 030f 	bic.w	r3, r3, #15
 8010e12:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010e14:	6a3b      	ldr	r3, [r7, #32]
 8010e16:	085b      	lsrs	r3, r3, #1
 8010e18:	b29b      	uxth	r3, r3
 8010e1a:	f003 0307 	and.w	r3, r3, #7
 8010e1e:	b29a      	uxth	r2, r3
 8010e20:	8bfb      	ldrh	r3, [r7, #30]
 8010e22:	4313      	orrs	r3, r2
 8010e24:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8010e26:	697b      	ldr	r3, [r7, #20]
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	8bfa      	ldrh	r2, [r7, #30]
 8010e2c:	60da      	str	r2, [r3, #12]
 8010e2e:	e062      	b.n	8010ef6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8010e30:	2301      	movs	r3, #1
 8010e32:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8010e36:	e05e      	b.n	8010ef6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010e38:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010e3c:	2b08      	cmp	r3, #8
 8010e3e:	d828      	bhi.n	8010e92 <UART_SetConfig+0x56a>
 8010e40:	a201      	add	r2, pc, #4	; (adr r2, 8010e48 <UART_SetConfig+0x520>)
 8010e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e46:	bf00      	nop
 8010e48:	08010e6d 	.word	0x08010e6d
 8010e4c:	08010e75 	.word	0x08010e75
 8010e50:	08010e7d 	.word	0x08010e7d
 8010e54:	08010e93 	.word	0x08010e93
 8010e58:	08010e83 	.word	0x08010e83
 8010e5c:	08010e93 	.word	0x08010e93
 8010e60:	08010e93 	.word	0x08010e93
 8010e64:	08010e93 	.word	0x08010e93
 8010e68:	08010e8b 	.word	0x08010e8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010e6c:	f7f9 ff8c 	bl	800ad88 <HAL_RCC_GetPCLK1Freq>
 8010e70:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010e72:	e014      	b.n	8010e9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010e74:	f7f9 ff9e 	bl	800adb4 <HAL_RCC_GetPCLK2Freq>
 8010e78:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010e7a:	e010      	b.n	8010e9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010e7c:	4b1a      	ldr	r3, [pc, #104]	; (8010ee8 <UART_SetConfig+0x5c0>)
 8010e7e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010e80:	e00d      	b.n	8010e9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010e82:	f7f9 fee9 	bl	800ac58 <HAL_RCC_GetSysClockFreq>
 8010e86:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010e88:	e009      	b.n	8010e9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010e8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010e8e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010e90:	e005      	b.n	8010e9e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8010e92:	2300      	movs	r3, #0
 8010e94:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8010e96:	2301      	movs	r3, #1
 8010e98:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8010e9c:	bf00      	nop
    }

    if (pclk != 0U)
 8010e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d028      	beq.n	8010ef6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010ea4:	697b      	ldr	r3, [r7, #20]
 8010ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ea8:	4a10      	ldr	r2, [pc, #64]	; (8010eec <UART_SetConfig+0x5c4>)
 8010eaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010eae:	461a      	mov	r2, r3
 8010eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010eb2:	fbb3 f2f2 	udiv	r2, r3, r2
 8010eb6:	697b      	ldr	r3, [r7, #20]
 8010eb8:	685b      	ldr	r3, [r3, #4]
 8010eba:	085b      	lsrs	r3, r3, #1
 8010ebc:	441a      	add	r2, r3
 8010ebe:	697b      	ldr	r3, [r7, #20]
 8010ec0:	685b      	ldr	r3, [r3, #4]
 8010ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8010ec6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010ec8:	6a3b      	ldr	r3, [r7, #32]
 8010eca:	2b0f      	cmp	r3, #15
 8010ecc:	d910      	bls.n	8010ef0 <UART_SetConfig+0x5c8>
 8010ece:	6a3b      	ldr	r3, [r7, #32]
 8010ed0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010ed4:	d20c      	bcs.n	8010ef0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010ed6:	6a3b      	ldr	r3, [r7, #32]
 8010ed8:	b29a      	uxth	r2, r3
 8010eda:	697b      	ldr	r3, [r7, #20]
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	60da      	str	r2, [r3, #12]
 8010ee0:	e009      	b.n	8010ef6 <UART_SetConfig+0x5ce>
 8010ee2:	bf00      	nop
 8010ee4:	40008000 	.word	0x40008000
 8010ee8:	00f42400 	.word	0x00f42400
 8010eec:	0801c264 	.word	0x0801c264
      }
      else
      {
        ret = HAL_ERROR;
 8010ef0:	2301      	movs	r3, #1
 8010ef2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010ef6:	697b      	ldr	r3, [r7, #20]
 8010ef8:	2201      	movs	r2, #1
 8010efa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8010efe:	697b      	ldr	r3, [r7, #20]
 8010f00:	2201      	movs	r2, #1
 8010f02:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010f06:	697b      	ldr	r3, [r7, #20]
 8010f08:	2200      	movs	r2, #0
 8010f0a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8010f0c:	697b      	ldr	r3, [r7, #20]
 8010f0e:	2200      	movs	r2, #0
 8010f10:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8010f12:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8010f16:	4618      	mov	r0, r3
 8010f18:	3730      	adds	r7, #48	; 0x30
 8010f1a:	46bd      	mov	sp, r7
 8010f1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08010f20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010f20:	b480      	push	{r7}
 8010f22:	b083      	sub	sp, #12
 8010f24:	af00      	add	r7, sp, #0
 8010f26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f2c:	f003 0301 	and.w	r3, r3, #1
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d00a      	beq.n	8010f4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	685b      	ldr	r3, [r3, #4]
 8010f3a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	430a      	orrs	r2, r1
 8010f48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f4e:	f003 0302 	and.w	r3, r3, #2
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d00a      	beq.n	8010f6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	685b      	ldr	r3, [r3, #4]
 8010f5c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	430a      	orrs	r2, r1
 8010f6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f70:	f003 0304 	and.w	r3, r3, #4
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d00a      	beq.n	8010f8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	685b      	ldr	r3, [r3, #4]
 8010f7e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	430a      	orrs	r2, r1
 8010f8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f92:	f003 0308 	and.w	r3, r3, #8
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d00a      	beq.n	8010fb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	685b      	ldr	r3, [r3, #4]
 8010fa0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	430a      	orrs	r2, r1
 8010fae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010fb4:	f003 0310 	and.w	r3, r3, #16
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d00a      	beq.n	8010fd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	689b      	ldr	r3, [r3, #8]
 8010fc2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	430a      	orrs	r2, r1
 8010fd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010fd6:	f003 0320 	and.w	r3, r3, #32
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d00a      	beq.n	8010ff4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	689b      	ldr	r3, [r3, #8]
 8010fe4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	430a      	orrs	r2, r1
 8010ff2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d01a      	beq.n	8011036 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	685b      	ldr	r3, [r3, #4]
 8011006:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	430a      	orrs	r2, r1
 8011014:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801101a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801101e:	d10a      	bne.n	8011036 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	681b      	ldr	r3, [r3, #0]
 8011024:	685b      	ldr	r3, [r3, #4]
 8011026:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	681b      	ldr	r3, [r3, #0]
 8011032:	430a      	orrs	r2, r1
 8011034:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801103a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801103e:	2b00      	cmp	r3, #0
 8011040:	d00a      	beq.n	8011058 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	685b      	ldr	r3, [r3, #4]
 8011048:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	681b      	ldr	r3, [r3, #0]
 8011054:	430a      	orrs	r2, r1
 8011056:	605a      	str	r2, [r3, #4]
  }
}
 8011058:	bf00      	nop
 801105a:	370c      	adds	r7, #12
 801105c:	46bd      	mov	sp, r7
 801105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011062:	4770      	bx	lr

08011064 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011064:	b580      	push	{r7, lr}
 8011066:	b086      	sub	sp, #24
 8011068:	af02      	add	r7, sp, #8
 801106a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	2200      	movs	r2, #0
 8011070:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011074:	f7f5 fd10 	bl	8006a98 <HAL_GetTick>
 8011078:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	681b      	ldr	r3, [r3, #0]
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	f003 0308 	and.w	r3, r3, #8
 8011084:	2b08      	cmp	r3, #8
 8011086:	d10e      	bne.n	80110a6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011088:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801108c:	9300      	str	r3, [sp, #0]
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	2200      	movs	r2, #0
 8011092:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011096:	6878      	ldr	r0, [r7, #4]
 8011098:	f000 f82f 	bl	80110fa <UART_WaitOnFlagUntilTimeout>
 801109c:	4603      	mov	r3, r0
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d001      	beq.n	80110a6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80110a2:	2303      	movs	r3, #3
 80110a4:	e025      	b.n	80110f2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	f003 0304 	and.w	r3, r3, #4
 80110b0:	2b04      	cmp	r3, #4
 80110b2:	d10e      	bne.n	80110d2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80110b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80110b8:	9300      	str	r3, [sp, #0]
 80110ba:	68fb      	ldr	r3, [r7, #12]
 80110bc:	2200      	movs	r2, #0
 80110be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80110c2:	6878      	ldr	r0, [r7, #4]
 80110c4:	f000 f819 	bl	80110fa <UART_WaitOnFlagUntilTimeout>
 80110c8:	4603      	mov	r3, r0
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d001      	beq.n	80110d2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80110ce:	2303      	movs	r3, #3
 80110d0:	e00f      	b.n	80110f2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	2220      	movs	r2, #32
 80110d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	2220      	movs	r2, #32
 80110de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	2200      	movs	r2, #0
 80110e6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	2200      	movs	r2, #0
 80110ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80110f0:	2300      	movs	r3, #0
}
 80110f2:	4618      	mov	r0, r3
 80110f4:	3710      	adds	r7, #16
 80110f6:	46bd      	mov	sp, r7
 80110f8:	bd80      	pop	{r7, pc}

080110fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80110fa:	b580      	push	{r7, lr}
 80110fc:	b09c      	sub	sp, #112	; 0x70
 80110fe:	af00      	add	r7, sp, #0
 8011100:	60f8      	str	r0, [r7, #12]
 8011102:	60b9      	str	r1, [r7, #8]
 8011104:	603b      	str	r3, [r7, #0]
 8011106:	4613      	mov	r3, r2
 8011108:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801110a:	e0a9      	b.n	8011260 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801110c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801110e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011112:	f000 80a5 	beq.w	8011260 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011116:	f7f5 fcbf 	bl	8006a98 <HAL_GetTick>
 801111a:	4602      	mov	r2, r0
 801111c:	683b      	ldr	r3, [r7, #0]
 801111e:	1ad3      	subs	r3, r2, r3
 8011120:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8011122:	429a      	cmp	r2, r3
 8011124:	d302      	bcc.n	801112c <UART_WaitOnFlagUntilTimeout+0x32>
 8011126:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011128:	2b00      	cmp	r3, #0
 801112a:	d140      	bne.n	80111ae <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 801112c:	68fb      	ldr	r3, [r7, #12]
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011132:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011134:	e853 3f00 	ldrex	r3, [r3]
 8011138:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 801113a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801113c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8011140:	667b      	str	r3, [r7, #100]	; 0x64
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	461a      	mov	r2, r3
 8011148:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801114a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801114c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801114e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011150:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8011152:	e841 2300 	strex	r3, r2, [r1]
 8011156:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8011158:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801115a:	2b00      	cmp	r3, #0
 801115c:	d1e6      	bne.n	801112c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801115e:	68fb      	ldr	r3, [r7, #12]
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	3308      	adds	r3, #8
 8011164:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011166:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011168:	e853 3f00 	ldrex	r3, [r3]
 801116c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801116e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011170:	f023 0301 	bic.w	r3, r3, #1
 8011174:	663b      	str	r3, [r7, #96]	; 0x60
 8011176:	68fb      	ldr	r3, [r7, #12]
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	3308      	adds	r3, #8
 801117c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801117e:	64ba      	str	r2, [r7, #72]	; 0x48
 8011180:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011182:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011184:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011186:	e841 2300 	strex	r3, r2, [r1]
 801118a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 801118c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801118e:	2b00      	cmp	r3, #0
 8011190:	d1e5      	bne.n	801115e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8011192:	68fb      	ldr	r3, [r7, #12]
 8011194:	2220      	movs	r2, #32
 8011196:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 801119a:	68fb      	ldr	r3, [r7, #12]
 801119c:	2220      	movs	r2, #32
 801119e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80111a2:	68fb      	ldr	r3, [r7, #12]
 80111a4:	2200      	movs	r2, #0
 80111a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80111aa:	2303      	movs	r3, #3
 80111ac:	e069      	b.n	8011282 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	f003 0304 	and.w	r3, r3, #4
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d051      	beq.n	8011260 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	69db      	ldr	r3, [r3, #28]
 80111c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80111c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80111ca:	d149      	bne.n	8011260 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80111cc:	68fb      	ldr	r3, [r7, #12]
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80111d4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	681b      	ldr	r3, [r3, #0]
 80111da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111de:	e853 3f00 	ldrex	r3, [r3]
 80111e2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80111e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80111ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	461a      	mov	r2, r3
 80111f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80111f4:	637b      	str	r3, [r7, #52]	; 0x34
 80111f6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80111fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80111fc:	e841 2300 	strex	r3, r2, [r1]
 8011200:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8011202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011204:	2b00      	cmp	r3, #0
 8011206:	d1e6      	bne.n	80111d6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011208:	68fb      	ldr	r3, [r7, #12]
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	3308      	adds	r3, #8
 801120e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011210:	697b      	ldr	r3, [r7, #20]
 8011212:	e853 3f00 	ldrex	r3, [r3]
 8011216:	613b      	str	r3, [r7, #16]
   return(result);
 8011218:	693b      	ldr	r3, [r7, #16]
 801121a:	f023 0301 	bic.w	r3, r3, #1
 801121e:	66bb      	str	r3, [r7, #104]	; 0x68
 8011220:	68fb      	ldr	r3, [r7, #12]
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	3308      	adds	r3, #8
 8011226:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8011228:	623a      	str	r2, [r7, #32]
 801122a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801122c:	69f9      	ldr	r1, [r7, #28]
 801122e:	6a3a      	ldr	r2, [r7, #32]
 8011230:	e841 2300 	strex	r3, r2, [r1]
 8011234:	61bb      	str	r3, [r7, #24]
   return(result);
 8011236:	69bb      	ldr	r3, [r7, #24]
 8011238:	2b00      	cmp	r3, #0
 801123a:	d1e5      	bne.n	8011208 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 801123c:	68fb      	ldr	r3, [r7, #12]
 801123e:	2220      	movs	r2, #32
 8011240:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	2220      	movs	r2, #32
 8011248:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801124c:	68fb      	ldr	r3, [r7, #12]
 801124e:	2220      	movs	r2, #32
 8011250:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	2200      	movs	r2, #0
 8011258:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 801125c:	2303      	movs	r3, #3
 801125e:	e010      	b.n	8011282 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011260:	68fb      	ldr	r3, [r7, #12]
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	69da      	ldr	r2, [r3, #28]
 8011266:	68bb      	ldr	r3, [r7, #8]
 8011268:	4013      	ands	r3, r2
 801126a:	68ba      	ldr	r2, [r7, #8]
 801126c:	429a      	cmp	r2, r3
 801126e:	bf0c      	ite	eq
 8011270:	2301      	moveq	r3, #1
 8011272:	2300      	movne	r3, #0
 8011274:	b2db      	uxtb	r3, r3
 8011276:	461a      	mov	r2, r3
 8011278:	79fb      	ldrb	r3, [r7, #7]
 801127a:	429a      	cmp	r2, r3
 801127c:	f43f af46 	beq.w	801110c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011280:	2300      	movs	r3, #0
}
 8011282:	4618      	mov	r0, r3
 8011284:	3770      	adds	r7, #112	; 0x70
 8011286:	46bd      	mov	sp, r7
 8011288:	bd80      	pop	{r7, pc}

0801128a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801128a:	b480      	push	{r7}
 801128c:	b095      	sub	sp, #84	; 0x54
 801128e:	af00      	add	r7, sp, #0
 8011290:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801129a:	e853 3f00 	ldrex	r3, [r3]
 801129e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80112a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80112a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	461a      	mov	r2, r3
 80112ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80112b0:	643b      	str	r3, [r7, #64]	; 0x40
 80112b2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112b4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80112b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80112b8:	e841 2300 	strex	r3, r2, [r1]
 80112bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80112be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d1e6      	bne.n	8011292 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	681b      	ldr	r3, [r3, #0]
 80112c8:	3308      	adds	r3, #8
 80112ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112cc:	6a3b      	ldr	r3, [r7, #32]
 80112ce:	e853 3f00 	ldrex	r3, [r3]
 80112d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80112d4:	69fb      	ldr	r3, [r7, #28]
 80112d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80112da:	f023 0301 	bic.w	r3, r3, #1
 80112de:	64bb      	str	r3, [r7, #72]	; 0x48
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	681b      	ldr	r3, [r3, #0]
 80112e4:	3308      	adds	r3, #8
 80112e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80112e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80112ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80112ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80112f0:	e841 2300 	strex	r3, r2, [r1]
 80112f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80112f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d1e3      	bne.n	80112c4 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011300:	2b01      	cmp	r3, #1
 8011302:	d118      	bne.n	8011336 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801130a:	68fb      	ldr	r3, [r7, #12]
 801130c:	e853 3f00 	ldrex	r3, [r3]
 8011310:	60bb      	str	r3, [r7, #8]
   return(result);
 8011312:	68bb      	ldr	r3, [r7, #8]
 8011314:	f023 0310 	bic.w	r3, r3, #16
 8011318:	647b      	str	r3, [r7, #68]	; 0x44
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	461a      	mov	r2, r3
 8011320:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011322:	61bb      	str	r3, [r7, #24]
 8011324:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011326:	6979      	ldr	r1, [r7, #20]
 8011328:	69ba      	ldr	r2, [r7, #24]
 801132a:	e841 2300 	strex	r3, r2, [r1]
 801132e:	613b      	str	r3, [r7, #16]
   return(result);
 8011330:	693b      	ldr	r3, [r7, #16]
 8011332:	2b00      	cmp	r3, #0
 8011334:	d1e6      	bne.n	8011304 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	2220      	movs	r2, #32
 801133a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	2200      	movs	r2, #0
 8011342:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	2200      	movs	r2, #0
 8011348:	671a      	str	r2, [r3, #112]	; 0x70
}
 801134a:	bf00      	nop
 801134c:	3754      	adds	r7, #84	; 0x54
 801134e:	46bd      	mov	sp, r7
 8011350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011354:	4770      	bx	lr

08011356 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011356:	b580      	push	{r7, lr}
 8011358:	b084      	sub	sp, #16
 801135a:	af00      	add	r7, sp, #0
 801135c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011362:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011364:	68fb      	ldr	r3, [r7, #12]
 8011366:	2200      	movs	r2, #0
 8011368:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 801136c:	68fb      	ldr	r3, [r7, #12]
 801136e:	2200      	movs	r2, #0
 8011370:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011374:	68f8      	ldr	r0, [r7, #12]
 8011376:	f7ff fac1 	bl	80108fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801137a:	bf00      	nop
 801137c:	3710      	adds	r7, #16
 801137e:	46bd      	mov	sp, r7
 8011380:	bd80      	pop	{r7, pc}

08011382 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011382:	b580      	push	{r7, lr}
 8011384:	b088      	sub	sp, #32
 8011386:	af00      	add	r7, sp, #0
 8011388:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011390:	68fb      	ldr	r3, [r7, #12]
 8011392:	e853 3f00 	ldrex	r3, [r3]
 8011396:	60bb      	str	r3, [r7, #8]
   return(result);
 8011398:	68bb      	ldr	r3, [r7, #8]
 801139a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801139e:	61fb      	str	r3, [r7, #28]
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	681b      	ldr	r3, [r3, #0]
 80113a4:	461a      	mov	r2, r3
 80113a6:	69fb      	ldr	r3, [r7, #28]
 80113a8:	61bb      	str	r3, [r7, #24]
 80113aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113ac:	6979      	ldr	r1, [r7, #20]
 80113ae:	69ba      	ldr	r2, [r7, #24]
 80113b0:	e841 2300 	strex	r3, r2, [r1]
 80113b4:	613b      	str	r3, [r7, #16]
   return(result);
 80113b6:	693b      	ldr	r3, [r7, #16]
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d1e6      	bne.n	801138a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	2220      	movs	r2, #32
 80113c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	2200      	movs	r2, #0
 80113c8:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80113ca:	6878      	ldr	r0, [r7, #4]
 80113cc:	f7ff fa8c 	bl	80108e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80113d0:	bf00      	nop
 80113d2:	3720      	adds	r7, #32
 80113d4:	46bd      	mov	sp, r7
 80113d6:	bd80      	pop	{r7, pc}

080113d8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80113d8:	b480      	push	{r7}
 80113da:	b083      	sub	sp, #12
 80113dc:	af00      	add	r7, sp, #0
 80113de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80113e0:	bf00      	nop
 80113e2:	370c      	adds	r7, #12
 80113e4:	46bd      	mov	sp, r7
 80113e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ea:	4770      	bx	lr

080113ec <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80113ec:	b480      	push	{r7}
 80113ee:	b083      	sub	sp, #12
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80113f4:	bf00      	nop
 80113f6:	370c      	adds	r7, #12
 80113f8:	46bd      	mov	sp, r7
 80113fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113fe:	4770      	bx	lr

08011400 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011400:	b480      	push	{r7}
 8011402:	b083      	sub	sp, #12
 8011404:	af00      	add	r7, sp, #0
 8011406:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011408:	bf00      	nop
 801140a:	370c      	adds	r7, #12
 801140c:	46bd      	mov	sp, r7
 801140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011412:	4770      	bx	lr

08011414 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011414:	b480      	push	{r7}
 8011416:	b085      	sub	sp, #20
 8011418:	af00      	add	r7, sp, #0
 801141a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8011422:	2b01      	cmp	r3, #1
 8011424:	d101      	bne.n	801142a <HAL_UARTEx_DisableFifoMode+0x16>
 8011426:	2302      	movs	r3, #2
 8011428:	e027      	b.n	801147a <HAL_UARTEx_DisableFifoMode+0x66>
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	2201      	movs	r2, #1
 801142e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	2224      	movs	r2, #36	; 0x24
 8011436:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	681b      	ldr	r3, [r3, #0]
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	681a      	ldr	r2, [r3, #0]
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	f022 0201 	bic.w	r2, r2, #1
 8011450:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8011458:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	2200      	movs	r2, #0
 801145e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	68fa      	ldr	r2, [r7, #12]
 8011466:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	2220      	movs	r2, #32
 801146c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	2200      	movs	r2, #0
 8011474:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011478:	2300      	movs	r3, #0
}
 801147a:	4618      	mov	r0, r3
 801147c:	3714      	adds	r7, #20
 801147e:	46bd      	mov	sp, r7
 8011480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011484:	4770      	bx	lr

08011486 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011486:	b580      	push	{r7, lr}
 8011488:	b084      	sub	sp, #16
 801148a:	af00      	add	r7, sp, #0
 801148c:	6078      	str	r0, [r7, #4]
 801148e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8011496:	2b01      	cmp	r3, #1
 8011498:	d101      	bne.n	801149e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801149a:	2302      	movs	r3, #2
 801149c:	e02d      	b.n	80114fa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	2201      	movs	r2, #1
 80114a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	2224      	movs	r2, #36	; 0x24
 80114aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	681b      	ldr	r3, [r3, #0]
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	681a      	ldr	r2, [r3, #0]
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	f022 0201 	bic.w	r2, r2, #1
 80114c4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	689b      	ldr	r3, [r3, #8]
 80114cc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	681b      	ldr	r3, [r3, #0]
 80114d4:	683a      	ldr	r2, [r7, #0]
 80114d6:	430a      	orrs	r2, r1
 80114d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80114da:	6878      	ldr	r0, [r7, #4]
 80114dc:	f000 f850 	bl	8011580 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	68fa      	ldr	r2, [r7, #12]
 80114e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	2220      	movs	r2, #32
 80114ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	2200      	movs	r2, #0
 80114f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80114f8:	2300      	movs	r3, #0
}
 80114fa:	4618      	mov	r0, r3
 80114fc:	3710      	adds	r7, #16
 80114fe:	46bd      	mov	sp, r7
 8011500:	bd80      	pop	{r7, pc}

08011502 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011502:	b580      	push	{r7, lr}
 8011504:	b084      	sub	sp, #16
 8011506:	af00      	add	r7, sp, #0
 8011508:	6078      	str	r0, [r7, #4]
 801150a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8011512:	2b01      	cmp	r3, #1
 8011514:	d101      	bne.n	801151a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011516:	2302      	movs	r3, #2
 8011518:	e02d      	b.n	8011576 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	2201      	movs	r2, #1
 801151e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	2224      	movs	r2, #36	; 0x24
 8011526:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	681a      	ldr	r2, [r3, #0]
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	f022 0201 	bic.w	r2, r2, #1
 8011540:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	681b      	ldr	r3, [r3, #0]
 8011546:	689b      	ldr	r3, [r3, #8]
 8011548:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	681b      	ldr	r3, [r3, #0]
 8011550:	683a      	ldr	r2, [r7, #0]
 8011552:	430a      	orrs	r2, r1
 8011554:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011556:	6878      	ldr	r0, [r7, #4]
 8011558:	f000 f812 	bl	8011580 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	68fa      	ldr	r2, [r7, #12]
 8011562:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	2220      	movs	r2, #32
 8011568:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	2200      	movs	r2, #0
 8011570:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011574:	2300      	movs	r3, #0
}
 8011576:	4618      	mov	r0, r3
 8011578:	3710      	adds	r7, #16
 801157a:	46bd      	mov	sp, r7
 801157c:	bd80      	pop	{r7, pc}
	...

08011580 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011580:	b480      	push	{r7}
 8011582:	b085      	sub	sp, #20
 8011584:	af00      	add	r7, sp, #0
 8011586:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801158c:	2b00      	cmp	r3, #0
 801158e:	d108      	bne.n	80115a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	2201      	movs	r2, #1
 8011594:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	2201      	movs	r2, #1
 801159c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80115a0:	e031      	b.n	8011606 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80115a2:	2308      	movs	r3, #8
 80115a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80115a6:	2308      	movs	r3, #8
 80115a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	689b      	ldr	r3, [r3, #8]
 80115b0:	0e5b      	lsrs	r3, r3, #25
 80115b2:	b2db      	uxtb	r3, r3
 80115b4:	f003 0307 	and.w	r3, r3, #7
 80115b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	681b      	ldr	r3, [r3, #0]
 80115be:	689b      	ldr	r3, [r3, #8]
 80115c0:	0f5b      	lsrs	r3, r3, #29
 80115c2:	b2db      	uxtb	r3, r3
 80115c4:	f003 0307 	and.w	r3, r3, #7
 80115c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80115ca:	7bbb      	ldrb	r3, [r7, #14]
 80115cc:	7b3a      	ldrb	r2, [r7, #12]
 80115ce:	4911      	ldr	r1, [pc, #68]	; (8011614 <UARTEx_SetNbDataToProcess+0x94>)
 80115d0:	5c8a      	ldrb	r2, [r1, r2]
 80115d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80115d6:	7b3a      	ldrb	r2, [r7, #12]
 80115d8:	490f      	ldr	r1, [pc, #60]	; (8011618 <UARTEx_SetNbDataToProcess+0x98>)
 80115da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80115dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80115e0:	b29a      	uxth	r2, r3
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80115e8:	7bfb      	ldrb	r3, [r7, #15]
 80115ea:	7b7a      	ldrb	r2, [r7, #13]
 80115ec:	4909      	ldr	r1, [pc, #36]	; (8011614 <UARTEx_SetNbDataToProcess+0x94>)
 80115ee:	5c8a      	ldrb	r2, [r1, r2]
 80115f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80115f4:	7b7a      	ldrb	r2, [r7, #13]
 80115f6:	4908      	ldr	r1, [pc, #32]	; (8011618 <UARTEx_SetNbDataToProcess+0x98>)
 80115f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80115fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80115fe:	b29a      	uxth	r2, r3
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8011606:	bf00      	nop
 8011608:	3714      	adds	r7, #20
 801160a:	46bd      	mov	sp, r7
 801160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011610:	4770      	bx	lr
 8011612:	bf00      	nop
 8011614:	0801c27c 	.word	0x0801c27c
 8011618:	0801c284 	.word	0x0801c284

0801161c <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 801161c:	b084      	sub	sp, #16
 801161e:	b480      	push	{r7}
 8011620:	b085      	sub	sp, #20
 8011622:	af00      	add	r7, sp, #0
 8011624:	6078      	str	r0, [r7, #4]
 8011626:	f107 001c 	add.w	r0, r7, #28
 801162a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801162e:	2300      	movs	r3, #0
 8011630:	60fb      	str	r3, [r7, #12]

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
#endif
  tmpreg |= (Init.ClockEdge           |\
 8011632:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 8011634:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8011636:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8011638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      |\
 801163a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 801163c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             |\
 801163e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl |\
 8011642:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8011644:	68fa      	ldr	r2, [r7, #12]
 8011646:	4313      	orrs	r3, r2
 8011648:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	685a      	ldr	r2, [r3, #4]
 801164e:	4b07      	ldr	r3, [pc, #28]	; (801166c <SDMMC_Init+0x50>)
 8011650:	4013      	ands	r3, r2
 8011652:	68fa      	ldr	r2, [r7, #12]
 8011654:	431a      	orrs	r2, r3
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801165a:	2300      	movs	r3, #0
}
 801165c:	4618      	mov	r0, r3
 801165e:	3714      	adds	r7, #20
 8011660:	46bd      	mov	sp, r7
 8011662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011666:	b004      	add	sp, #16
 8011668:	4770      	bx	lr
 801166a:	bf00      	nop
 801166c:	ffc02c00 	.word	0xffc02c00

08011670 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8011670:	b480      	push	{r7}
 8011672:	b083      	sub	sp, #12
 8011674:	af00      	add	r7, sp, #0
 8011676:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 801167e:	4618      	mov	r0, r3
 8011680:	370c      	adds	r7, #12
 8011682:	46bd      	mov	sp, r7
 8011684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011688:	4770      	bx	lr

0801168a <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 801168a:	b480      	push	{r7}
 801168c:	b083      	sub	sp, #12
 801168e:	af00      	add	r7, sp, #0
 8011690:	6078      	str	r0, [r7, #4]
 8011692:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8011694:	683b      	ldr	r3, [r7, #0]
 8011696:	681a      	ldr	r2, [r3, #0]
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801169e:	2300      	movs	r3, #0
}
 80116a0:	4618      	mov	r0, r3
 80116a2:	370c      	adds	r7, #12
 80116a4:	46bd      	mov	sp, r7
 80116a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116aa:	4770      	bx	lr

080116ac <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 80116ac:	b580      	push	{r7, lr}
 80116ae:	b082      	sub	sp, #8
 80116b0:	af00      	add	r7, sp, #0
 80116b2:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	f043 0203 	orr.w	r2, r3, #3
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	601a      	str	r2, [r3, #0]
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80116c0:	2002      	movs	r0, #2
 80116c2:	f7f5 f9f5 	bl	8006ab0 <HAL_Delay>

  return HAL_OK;
 80116c6:	2300      	movs	r3, #0
}
 80116c8:	4618      	mov	r0, r3
 80116ca:	3708      	adds	r7, #8
 80116cc:	46bd      	mov	sp, r7
 80116ce:	bd80      	pop	{r7, pc}

080116d0 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 80116d0:	b480      	push	{r7}
 80116d2:	b083      	sub	sp, #12
 80116d4:	af00      	add	r7, sp, #0
 80116d6:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	f003 0303 	and.w	r3, r3, #3
}
 80116e0:	4618      	mov	r0, r3
 80116e2:	370c      	adds	r7, #12
 80116e4:	46bd      	mov	sp, r7
 80116e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ea:	4770      	bx	lr

080116ec <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80116ec:	b480      	push	{r7}
 80116ee:	b085      	sub	sp, #20
 80116f0:	af00      	add	r7, sp, #0
 80116f2:	6078      	str	r0, [r7, #4]
 80116f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80116f6:	2300      	movs	r3, #0
 80116f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80116fa:	683b      	ldr	r3, [r7, #0]
 80116fc:	681a      	ldr	r2, [r3, #0]
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011702:	683b      	ldr	r3, [r7, #0]
 8011704:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8011706:	683b      	ldr	r3, [r7, #0]
 8011708:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801170a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 801170c:	683b      	ldr	r3, [r7, #0]
 801170e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8011710:	431a      	orrs	r2, r3
                       Command->CPSM);
 8011712:	683b      	ldr	r3, [r7, #0]
 8011714:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8011716:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8011718:	68fa      	ldr	r2, [r7, #12]
 801171a:	4313      	orrs	r3, r2
 801171c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	68da      	ldr	r2, [r3, #12]
 8011722:	4b06      	ldr	r3, [pc, #24]	; (801173c <SDMMC_SendCommand+0x50>)
 8011724:	4013      	ands	r3, r2
 8011726:	68fa      	ldr	r2, [r7, #12]
 8011728:	431a      	orrs	r2, r3
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801172e:	2300      	movs	r3, #0
}
 8011730:	4618      	mov	r0, r3
 8011732:	3714      	adds	r7, #20
 8011734:	46bd      	mov	sp, r7
 8011736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801173a:	4770      	bx	lr
 801173c:	fffee0c0 	.word	0xfffee0c0

08011740 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8011740:	b480      	push	{r7}
 8011742:	b083      	sub	sp, #12
 8011744:	af00      	add	r7, sp, #0
 8011746:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	691b      	ldr	r3, [r3, #16]
 801174c:	b2db      	uxtb	r3, r3
}
 801174e:	4618      	mov	r0, r3
 8011750:	370c      	adds	r7, #12
 8011752:	46bd      	mov	sp, r7
 8011754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011758:	4770      	bx	lr

0801175a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 801175a:	b480      	push	{r7}
 801175c:	b085      	sub	sp, #20
 801175e:	af00      	add	r7, sp, #0
 8011760:	6078      	str	r0, [r7, #4]
 8011762:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	3314      	adds	r3, #20
 8011768:	461a      	mov	r2, r3
 801176a:	683b      	ldr	r3, [r7, #0]
 801176c:	4413      	add	r3, r2
 801176e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	681b      	ldr	r3, [r3, #0]
}
 8011774:	4618      	mov	r0, r3
 8011776:	3714      	adds	r7, #20
 8011778:	46bd      	mov	sp, r7
 801177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801177e:	4770      	bx	lr

08011780 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8011780:	b480      	push	{r7}
 8011782:	b085      	sub	sp, #20
 8011784:	af00      	add	r7, sp, #0
 8011786:	6078      	str	r0, [r7, #4]
 8011788:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801178a:	2300      	movs	r3, #0
 801178c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 801178e:	683b      	ldr	r3, [r7, #0]
 8011790:	681a      	ldr	r2, [r3, #0]
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8011796:	683b      	ldr	r3, [r7, #0]
 8011798:	685a      	ldr	r2, [r3, #4]
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801179e:	683b      	ldr	r3, [r7, #0]
 80117a0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80117a2:	683b      	ldr	r3, [r7, #0]
 80117a4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80117a6:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80117a8:	683b      	ldr	r3, [r7, #0]
 80117aa:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80117ac:	431a      	orrs	r2, r3
                       Data->DPSM);
 80117ae:	683b      	ldr	r3, [r7, #0]
 80117b0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80117b2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80117b4:	68fa      	ldr	r2, [r7, #12]
 80117b6:	4313      	orrs	r3, r2
 80117b8:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117be:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80117c2:	68fb      	ldr	r3, [r7, #12]
 80117c4:	431a      	orrs	r2, r3
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80117ca:	2300      	movs	r3, #0

}
 80117cc:	4618      	mov	r0, r3
 80117ce:	3714      	adds	r7, #20
 80117d0:	46bd      	mov	sp, r7
 80117d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d6:	4770      	bx	lr

080117d8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80117d8:	b580      	push	{r7, lr}
 80117da:	b088      	sub	sp, #32
 80117dc:	af00      	add	r7, sp, #0
 80117de:	6078      	str	r0, [r7, #4]
 80117e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80117e2:	683b      	ldr	r3, [r7, #0]
 80117e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80117e6:	2310      	movs	r3, #16
 80117e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80117ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80117ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80117f0:	2300      	movs	r3, #0
 80117f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80117f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80117f8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80117fa:	f107 0308 	add.w	r3, r7, #8
 80117fe:	4619      	mov	r1, r3
 8011800:	6878      	ldr	r0, [r7, #4]
 8011802:	f7ff ff73 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8011806:	f241 3288 	movw	r2, #5000	; 0x1388
 801180a:	2110      	movs	r1, #16
 801180c:	6878      	ldr	r0, [r7, #4]
 801180e:	f000 fa7b 	bl	8011d08 <SDMMC_GetCmdResp1>
 8011812:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011814:	69fb      	ldr	r3, [r7, #28]
}
 8011816:	4618      	mov	r0, r3
 8011818:	3720      	adds	r7, #32
 801181a:	46bd      	mov	sp, r7
 801181c:	bd80      	pop	{r7, pc}

0801181e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801181e:	b580      	push	{r7, lr}
 8011820:	b088      	sub	sp, #32
 8011822:	af00      	add	r7, sp, #0
 8011824:	6078      	str	r0, [r7, #4]
 8011826:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8011828:	683b      	ldr	r3, [r7, #0]
 801182a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 801182c:	2311      	movs	r3, #17
 801182e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011830:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011834:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011836:	2300      	movs	r3, #0
 8011838:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801183a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801183e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011840:	f107 0308 	add.w	r3, r7, #8
 8011844:	4619      	mov	r1, r3
 8011846:	6878      	ldr	r0, [r7, #4]
 8011848:	f7ff ff50 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 801184c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011850:	2111      	movs	r1, #17
 8011852:	6878      	ldr	r0, [r7, #4]
 8011854:	f000 fa58 	bl	8011d08 <SDMMC_GetCmdResp1>
 8011858:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801185a:	69fb      	ldr	r3, [r7, #28]
}
 801185c:	4618      	mov	r0, r3
 801185e:	3720      	adds	r7, #32
 8011860:	46bd      	mov	sp, r7
 8011862:	bd80      	pop	{r7, pc}

08011864 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8011864:	b580      	push	{r7, lr}
 8011866:	b088      	sub	sp, #32
 8011868:	af00      	add	r7, sp, #0
 801186a:	6078      	str	r0, [r7, #4]
 801186c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801186e:	683b      	ldr	r3, [r7, #0]
 8011870:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8011872:	2312      	movs	r3, #18
 8011874:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011876:	f44f 7380 	mov.w	r3, #256	; 0x100
 801187a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801187c:	2300      	movs	r3, #0
 801187e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011880:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011884:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011886:	f107 0308 	add.w	r3, r7, #8
 801188a:	4619      	mov	r1, r3
 801188c:	6878      	ldr	r0, [r7, #4]
 801188e:	f7ff ff2d 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8011892:	f241 3288 	movw	r2, #5000	; 0x1388
 8011896:	2112      	movs	r1, #18
 8011898:	6878      	ldr	r0, [r7, #4]
 801189a:	f000 fa35 	bl	8011d08 <SDMMC_GetCmdResp1>
 801189e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80118a0:	69fb      	ldr	r3, [r7, #28]
}
 80118a2:	4618      	mov	r0, r3
 80118a4:	3720      	adds	r7, #32
 80118a6:	46bd      	mov	sp, r7
 80118a8:	bd80      	pop	{r7, pc}

080118aa <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80118aa:	b580      	push	{r7, lr}
 80118ac:	b088      	sub	sp, #32
 80118ae:	af00      	add	r7, sp, #0
 80118b0:	6078      	str	r0, [r7, #4]
 80118b2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80118b4:	683b      	ldr	r3, [r7, #0]
 80118b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80118b8:	2318      	movs	r3, #24
 80118ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80118bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80118c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80118c2:	2300      	movs	r3, #0
 80118c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80118c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80118ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80118cc:	f107 0308 	add.w	r3, r7, #8
 80118d0:	4619      	mov	r1, r3
 80118d2:	6878      	ldr	r0, [r7, #4]
 80118d4:	f7ff ff0a 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80118d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80118dc:	2118      	movs	r1, #24
 80118de:	6878      	ldr	r0, [r7, #4]
 80118e0:	f000 fa12 	bl	8011d08 <SDMMC_GetCmdResp1>
 80118e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80118e6:	69fb      	ldr	r3, [r7, #28]
}
 80118e8:	4618      	mov	r0, r3
 80118ea:	3720      	adds	r7, #32
 80118ec:	46bd      	mov	sp, r7
 80118ee:	bd80      	pop	{r7, pc}

080118f0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80118f0:	b580      	push	{r7, lr}
 80118f2:	b088      	sub	sp, #32
 80118f4:	af00      	add	r7, sp, #0
 80118f6:	6078      	str	r0, [r7, #4]
 80118f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80118fa:	683b      	ldr	r3, [r7, #0]
 80118fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80118fe:	2319      	movs	r3, #25
 8011900:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011902:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011906:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011908:	2300      	movs	r3, #0
 801190a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801190c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011910:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011912:	f107 0308 	add.w	r3, r7, #8
 8011916:	4619      	mov	r1, r3
 8011918:	6878      	ldr	r0, [r7, #4]
 801191a:	f7ff fee7 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801191e:	f241 3288 	movw	r2, #5000	; 0x1388
 8011922:	2119      	movs	r1, #25
 8011924:	6878      	ldr	r0, [r7, #4]
 8011926:	f000 f9ef 	bl	8011d08 <SDMMC_GetCmdResp1>
 801192a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801192c:	69fb      	ldr	r3, [r7, #28]
}
 801192e:	4618      	mov	r0, r3
 8011930:	3720      	adds	r7, #32
 8011932:	46bd      	mov	sp, r7
 8011934:	bd80      	pop	{r7, pc}
	...

08011938 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8011938:	b580      	push	{r7, lr}
 801193a:	b088      	sub	sp, #32
 801193c:	af00      	add	r7, sp, #0
 801193e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8011940:	2300      	movs	r3, #0
 8011942:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8011944:	230c      	movs	r3, #12
 8011946:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011948:	f44f 7380 	mov.w	r3, #256	; 0x100
 801194c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801194e:	2300      	movs	r3, #0
 8011950:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011952:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011956:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	68db      	ldr	r3, [r3, #12]
 801195c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	68db      	ldr	r3, [r3, #12]
 8011968:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011970:	f107 0308 	add.w	r3, r7, #8
 8011974:	4619      	mov	r1, r3
 8011976:	6878      	ldr	r0, [r7, #4]
 8011978:	f7ff feb8 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 801197c:	4a08      	ldr	r2, [pc, #32]	; (80119a0 <SDMMC_CmdStopTransfer+0x68>)
 801197e:	210c      	movs	r1, #12
 8011980:	6878      	ldr	r0, [r7, #4]
 8011982:	f000 f9c1 	bl	8011d08 <SDMMC_GetCmdResp1>
 8011986:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	68db      	ldr	r3, [r3, #12]
 801198c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 8011994:	69fb      	ldr	r3, [r7, #28]
}
 8011996:	4618      	mov	r0, r3
 8011998:	3720      	adds	r7, #32
 801199a:	46bd      	mov	sp, r7
 801199c:	bd80      	pop	{r7, pc}
 801199e:	bf00      	nop
 80119a0:	05f5e100 	.word	0x05f5e100

080119a4 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 80119a4:	b580      	push	{r7, lr}
 80119a6:	b08a      	sub	sp, #40	; 0x28
 80119a8:	af00      	add	r7, sp, #0
 80119aa:	60f8      	str	r0, [r7, #12]
 80119ac:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80119b0:	683b      	ldr	r3, [r7, #0]
 80119b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80119b4:	2307      	movs	r3, #7
 80119b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80119b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80119bc:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80119be:	2300      	movs	r3, #0
 80119c0:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80119c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80119c6:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80119c8:	f107 0310 	add.w	r3, r7, #16
 80119cc:	4619      	mov	r1, r3
 80119ce:	68f8      	ldr	r0, [r7, #12]
 80119d0:	f7ff fe8c 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80119d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80119d8:	2107      	movs	r1, #7
 80119da:	68f8      	ldr	r0, [r7, #12]
 80119dc:	f000 f994 	bl	8011d08 <SDMMC_GetCmdResp1>
 80119e0:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80119e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80119e4:	4618      	mov	r0, r3
 80119e6:	3728      	adds	r7, #40	; 0x28
 80119e8:	46bd      	mov	sp, r7
 80119ea:	bd80      	pop	{r7, pc}

080119ec <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80119ec:	b580      	push	{r7, lr}
 80119ee:	b088      	sub	sp, #32
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80119f4:	2300      	movs	r3, #0
 80119f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80119f8:	2300      	movs	r3, #0
 80119fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80119fc:	2300      	movs	r3, #0
 80119fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011a00:	2300      	movs	r3, #0
 8011a02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011a04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011a08:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011a0a:	f107 0308 	add.w	r3, r7, #8
 8011a0e:	4619      	mov	r1, r3
 8011a10:	6878      	ldr	r0, [r7, #4]
 8011a12:	f7ff fe6b 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8011a16:	6878      	ldr	r0, [r7, #4]
 8011a18:	f000 fbb8 	bl	801218c <SDMMC_GetCmdError>
 8011a1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011a1e:	69fb      	ldr	r3, [r7, #28]
}
 8011a20:	4618      	mov	r0, r3
 8011a22:	3720      	adds	r7, #32
 8011a24:	46bd      	mov	sp, r7
 8011a26:	bd80      	pop	{r7, pc}

08011a28 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8011a28:	b580      	push	{r7, lr}
 8011a2a:	b088      	sub	sp, #32
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8011a30:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8011a34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8011a36:	2308      	movs	r3, #8
 8011a38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011a3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011a3e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011a40:	2300      	movs	r3, #0
 8011a42:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011a48:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011a4a:	f107 0308 	add.w	r3, r7, #8
 8011a4e:	4619      	mov	r1, r3
 8011a50:	6878      	ldr	r0, [r7, #4]
 8011a52:	f7ff fe4b 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8011a56:	6878      	ldr	r0, [r7, #4]
 8011a58:	f000 fb4a 	bl	80120f0 <SDMMC_GetCmdResp7>
 8011a5c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011a5e:	69fb      	ldr	r3, [r7, #28]
}
 8011a60:	4618      	mov	r0, r3
 8011a62:	3720      	adds	r7, #32
 8011a64:	46bd      	mov	sp, r7
 8011a66:	bd80      	pop	{r7, pc}

08011a68 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011a68:	b580      	push	{r7, lr}
 8011a6a:	b088      	sub	sp, #32
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	6078      	str	r0, [r7, #4]
 8011a70:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8011a72:	683b      	ldr	r3, [r7, #0]
 8011a74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8011a76:	2337      	movs	r3, #55	; 0x37
 8011a78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011a7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011a7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011a80:	2300      	movs	r3, #0
 8011a82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011a84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011a88:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011a8a:	f107 0308 	add.w	r3, r7, #8
 8011a8e:	4619      	mov	r1, r3
 8011a90:	6878      	ldr	r0, [r7, #4]
 8011a92:	f7ff fe2b 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8011a96:	f241 3288 	movw	r2, #5000	; 0x1388
 8011a9a:	2137      	movs	r1, #55	; 0x37
 8011a9c:	6878      	ldr	r0, [r7, #4]
 8011a9e:	f000 f933 	bl	8011d08 <SDMMC_GetCmdResp1>
 8011aa2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011aa4:	69fb      	ldr	r3, [r7, #28]
}
 8011aa6:	4618      	mov	r0, r3
 8011aa8:	3720      	adds	r7, #32
 8011aaa:	46bd      	mov	sp, r7
 8011aac:	bd80      	pop	{r7, pc}

08011aae <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011aae:	b580      	push	{r7, lr}
 8011ab0:	b088      	sub	sp, #32
 8011ab2:	af00      	add	r7, sp, #0
 8011ab4:	6078      	str	r0, [r7, #4]
 8011ab6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
 8011ab8:	683b      	ldr	r3, [r7, #0]
 8011aba:	60bb      	str	r3, [r7, #8]
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8011abc:	2329      	movs	r3, #41	; 0x29
 8011abe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011ac0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011ac4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011ac6:	2300      	movs	r3, #0
 8011ac8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011aca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011ace:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011ad0:	f107 0308 	add.w	r3, r7, #8
 8011ad4:	4619      	mov	r1, r3
 8011ad6:	6878      	ldr	r0, [r7, #4]
 8011ad8:	f7ff fe08 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8011adc:	6878      	ldr	r0, [r7, #4]
 8011ade:	f000 fa4f 	bl	8011f80 <SDMMC_GetCmdResp3>
 8011ae2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011ae4:	69fb      	ldr	r3, [r7, #28]
}
 8011ae6:	4618      	mov	r0, r3
 8011ae8:	3720      	adds	r7, #32
 8011aea:	46bd      	mov	sp, r7
 8011aec:	bd80      	pop	{r7, pc}

08011aee <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8011aee:	b580      	push	{r7, lr}
 8011af0:	b088      	sub	sp, #32
 8011af2:	af00      	add	r7, sp, #0
 8011af4:	6078      	str	r0, [r7, #4]
 8011af6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8011af8:	683b      	ldr	r3, [r7, #0]
 8011afa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8011afc:	2306      	movs	r3, #6
 8011afe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011b00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011b04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011b06:	2300      	movs	r3, #0
 8011b08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011b0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011b0e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011b10:	f107 0308 	add.w	r3, r7, #8
 8011b14:	4619      	mov	r1, r3
 8011b16:	6878      	ldr	r0, [r7, #4]
 8011b18:	f7ff fde8 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8011b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011b20:	2106      	movs	r1, #6
 8011b22:	6878      	ldr	r0, [r7, #4]
 8011b24:	f000 f8f0 	bl	8011d08 <SDMMC_GetCmdResp1>
 8011b28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011b2a:	69fb      	ldr	r3, [r7, #28]
}
 8011b2c:	4618      	mov	r0, r3
 8011b2e:	3720      	adds	r7, #32
 8011b30:	46bd      	mov	sp, r7
 8011b32:	bd80      	pop	{r7, pc}

08011b34 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8011b34:	b580      	push	{r7, lr}
 8011b36:	b088      	sub	sp, #32
 8011b38:	af00      	add	r7, sp, #0
 8011b3a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8011b3c:	2300      	movs	r3, #0
 8011b3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8011b40:	2333      	movs	r3, #51	; 0x33
 8011b42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011b44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011b48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011b4a:	2300      	movs	r3, #0
 8011b4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011b4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011b52:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011b54:	f107 0308 	add.w	r3, r7, #8
 8011b58:	4619      	mov	r1, r3
 8011b5a:	6878      	ldr	r0, [r7, #4]
 8011b5c:	f7ff fdc6 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8011b60:	f241 3288 	movw	r2, #5000	; 0x1388
 8011b64:	2133      	movs	r1, #51	; 0x33
 8011b66:	6878      	ldr	r0, [r7, #4]
 8011b68:	f000 f8ce 	bl	8011d08 <SDMMC_GetCmdResp1>
 8011b6c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011b6e:	69fb      	ldr	r3, [r7, #28]
}
 8011b70:	4618      	mov	r0, r3
 8011b72:	3720      	adds	r7, #32
 8011b74:	46bd      	mov	sp, r7
 8011b76:	bd80      	pop	{r7, pc}

08011b78 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8011b78:	b580      	push	{r7, lr}
 8011b7a:	b088      	sub	sp, #32
 8011b7c:	af00      	add	r7, sp, #0
 8011b7e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8011b80:	2300      	movs	r3, #0
 8011b82:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8011b84:	2302      	movs	r3, #2
 8011b86:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011b88:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011b8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011b8e:	2300      	movs	r3, #0
 8011b90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011b92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011b96:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011b98:	f107 0308 	add.w	r3, r7, #8
 8011b9c:	4619      	mov	r1, r3
 8011b9e:	6878      	ldr	r0, [r7, #4]
 8011ba0:	f7ff fda4 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011ba4:	6878      	ldr	r0, [r7, #4]
 8011ba6:	f000 f9a1 	bl	8011eec <SDMMC_GetCmdResp2>
 8011baa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011bac:	69fb      	ldr	r3, [r7, #28]
}
 8011bae:	4618      	mov	r0, r3
 8011bb0:	3720      	adds	r7, #32
 8011bb2:	46bd      	mov	sp, r7
 8011bb4:	bd80      	pop	{r7, pc}

08011bb6 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011bb6:	b580      	push	{r7, lr}
 8011bb8:	b088      	sub	sp, #32
 8011bba:	af00      	add	r7, sp, #0
 8011bbc:	6078      	str	r0, [r7, #4]
 8011bbe:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8011bc0:	683b      	ldr	r3, [r7, #0]
 8011bc2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8011bc4:	2309      	movs	r3, #9
 8011bc6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011bc8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011bcc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011bce:	2300      	movs	r3, #0
 8011bd0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011bd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011bd6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011bd8:	f107 0308 	add.w	r3, r7, #8
 8011bdc:	4619      	mov	r1, r3
 8011bde:	6878      	ldr	r0, [r7, #4]
 8011be0:	f7ff fd84 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011be4:	6878      	ldr	r0, [r7, #4]
 8011be6:	f000 f981 	bl	8011eec <SDMMC_GetCmdResp2>
 8011bea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011bec:	69fb      	ldr	r3, [r7, #28]
}
 8011bee:	4618      	mov	r0, r3
 8011bf0:	3720      	adds	r7, #32
 8011bf2:	46bd      	mov	sp, r7
 8011bf4:	bd80      	pop	{r7, pc}

08011bf6 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8011bf6:	b580      	push	{r7, lr}
 8011bf8:	b088      	sub	sp, #32
 8011bfa:	af00      	add	r7, sp, #0
 8011bfc:	6078      	str	r0, [r7, #4]
 8011bfe:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8011c00:	2300      	movs	r3, #0
 8011c02:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8011c04:	2303      	movs	r3, #3
 8011c06:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011c08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011c0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011c0e:	2300      	movs	r3, #0
 8011c10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011c12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011c16:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011c18:	f107 0308 	add.w	r3, r7, #8
 8011c1c:	4619      	mov	r1, r3
 8011c1e:	6878      	ldr	r0, [r7, #4]
 8011c20:	f7ff fd64 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8011c24:	683a      	ldr	r2, [r7, #0]
 8011c26:	2103      	movs	r1, #3
 8011c28:	6878      	ldr	r0, [r7, #4]
 8011c2a:	f000 f9e9 	bl	8012000 <SDMMC_GetCmdResp6>
 8011c2e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c30:	69fb      	ldr	r3, [r7, #28]
}
 8011c32:	4618      	mov	r0, r3
 8011c34:	3720      	adds	r7, #32
 8011c36:	46bd      	mov	sp, r7
 8011c38:	bd80      	pop	{r7, pc}

08011c3a <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011c3a:	b580      	push	{r7, lr}
 8011c3c:	b088      	sub	sp, #32
 8011c3e:	af00      	add	r7, sp, #0
 8011c40:	6078      	str	r0, [r7, #4]
 8011c42:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8011c44:	683b      	ldr	r3, [r7, #0]
 8011c46:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8011c48:	230d      	movs	r3, #13
 8011c4a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011c4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011c50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011c52:	2300      	movs	r3, #0
 8011c54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011c56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011c5a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011c5c:	f107 0308 	add.w	r3, r7, #8
 8011c60:	4619      	mov	r1, r3
 8011c62:	6878      	ldr	r0, [r7, #4]
 8011c64:	f7ff fd42 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8011c68:	f241 3288 	movw	r2, #5000	; 0x1388
 8011c6c:	210d      	movs	r1, #13
 8011c6e:	6878      	ldr	r0, [r7, #4]
 8011c70:	f000 f84a 	bl	8011d08 <SDMMC_GetCmdResp1>
 8011c74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c76:	69fb      	ldr	r3, [r7, #28]
}
 8011c78:	4618      	mov	r0, r3
 8011c7a:	3720      	adds	r7, #32
 8011c7c:	46bd      	mov	sp, r7
 8011c7e:	bd80      	pop	{r7, pc}

08011c80 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8011c80:	b580      	push	{r7, lr}
 8011c82:	b088      	sub	sp, #32
 8011c84:	af00      	add	r7, sp, #0
 8011c86:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8011c88:	2300      	movs	r3, #0
 8011c8a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8011c8c:	230d      	movs	r3, #13
 8011c8e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011c90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011c94:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011c96:	2300      	movs	r3, #0
 8011c98:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011c9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011c9e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011ca0:	f107 0308 	add.w	r3, r7, #8
 8011ca4:	4619      	mov	r1, r3
 8011ca6:	6878      	ldr	r0, [r7, #4]
 8011ca8:	f7ff fd20 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8011cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8011cb0:	210d      	movs	r1, #13
 8011cb2:	6878      	ldr	r0, [r7, #4]
 8011cb4:	f000 f828 	bl	8011d08 <SDMMC_GetCmdResp1>
 8011cb8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011cba:	69fb      	ldr	r3, [r7, #28]
}
 8011cbc:	4618      	mov	r0, r3
 8011cbe:	3720      	adds	r7, #32
 8011cc0:	46bd      	mov	sp, r7
 8011cc2:	bd80      	pop	{r7, pc}

08011cc4 <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 8011cc4:	b580      	push	{r7, lr}
 8011cc6:	b088      	sub	sp, #32
 8011cc8:	af00      	add	r7, sp, #0
 8011cca:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 8011ccc:	2300      	movs	r3, #0
 8011cce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 8011cd0:	230b      	movs	r3, #11
 8011cd2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011cd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011cd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011cda:	2300      	movs	r3, #0
 8011cdc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011cde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011ce2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011ce4:	f107 0308 	add.w	r3, r7, #8
 8011ce8:	4619      	mov	r1, r3
 8011cea:	6878      	ldr	r0, [r7, #4]
 8011cec:	f7ff fcfe 	bl	80116ec <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 8011cf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8011cf4:	210b      	movs	r1, #11
 8011cf6:	6878      	ldr	r0, [r7, #4]
 8011cf8:	f000 f806 	bl	8011d08 <SDMMC_GetCmdResp1>
 8011cfc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011cfe:	69fb      	ldr	r3, [r7, #28]
}
 8011d00:	4618      	mov	r0, r3
 8011d02:	3720      	adds	r7, #32
 8011d04:	46bd      	mov	sp, r7
 8011d06:	bd80      	pop	{r7, pc}

08011d08 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8011d08:	b580      	push	{r7, lr}
 8011d0a:	b088      	sub	sp, #32
 8011d0c:	af00      	add	r7, sp, #0
 8011d0e:	60f8      	str	r0, [r7, #12]
 8011d10:	460b      	mov	r3, r1
 8011d12:	607a      	str	r2, [r7, #4]
 8011d14:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8011d16:	4b70      	ldr	r3, [pc, #448]	; (8011ed8 <SDMMC_GetCmdResp1+0x1d0>)
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	4a70      	ldr	r2, [pc, #448]	; (8011edc <SDMMC_GetCmdResp1+0x1d4>)
 8011d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8011d20:	0a5a      	lsrs	r2, r3, #9
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	fb02 f303 	mul.w	r3, r2, r3
 8011d28:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8011d2a:	69fb      	ldr	r3, [r7, #28]
 8011d2c:	1e5a      	subs	r2, r3, #1
 8011d2e:	61fa      	str	r2, [r7, #28]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d102      	bne.n	8011d3a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011d34:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011d38:	e0c9      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8011d3a:	68fb      	ldr	r3, [r7, #12]
 8011d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011d3e:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8011d40:	69ba      	ldr	r2, [r7, #24]
 8011d42:	4b67      	ldr	r3, [pc, #412]	; (8011ee0 <SDMMC_GetCmdResp1+0x1d8>)
 8011d44:	4013      	ands	r3, r2
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d0ef      	beq.n	8011d2a <SDMMC_GetCmdResp1+0x22>
 8011d4a:	69bb      	ldr	r3, [r7, #24]
 8011d4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d1ea      	bne.n	8011d2a <SDMMC_GetCmdResp1+0x22>
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011d54:	68fb      	ldr	r3, [r7, #12]
 8011d56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011d58:	f003 0304 	and.w	r3, r3, #4
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d004      	beq.n	8011d6a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011d60:	68fb      	ldr	r3, [r7, #12]
 8011d62:	2204      	movs	r2, #4
 8011d64:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011d66:	2304      	movs	r3, #4
 8011d68:	e0b1      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011d6a:	68fb      	ldr	r3, [r7, #12]
 8011d6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011d6e:	f003 0301 	and.w	r3, r3, #1
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d004      	beq.n	8011d80 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	2201      	movs	r2, #1
 8011d7a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011d7c:	2301      	movs	r3, #1
 8011d7e:	e0a6      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	4a58      	ldr	r2, [pc, #352]	; (8011ee4 <SDMMC_GetCmdResp1+0x1dc>)
 8011d84:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8011d86:	68f8      	ldr	r0, [r7, #12]
 8011d88:	f7ff fcda 	bl	8011740 <SDMMC_GetCommandResponse>
 8011d8c:	4603      	mov	r3, r0
 8011d8e:	461a      	mov	r2, r3
 8011d90:	7afb      	ldrb	r3, [r7, #11]
 8011d92:	4293      	cmp	r3, r2
 8011d94:	d001      	beq.n	8011d9a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011d96:	2301      	movs	r3, #1
 8011d98:	e099      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011d9a:	2100      	movs	r1, #0
 8011d9c:	68f8      	ldr	r0, [r7, #12]
 8011d9e:	f7ff fcdc 	bl	801175a <SDMMC_GetResponse>
 8011da2:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8011da4:	697a      	ldr	r2, [r7, #20]
 8011da6:	4b50      	ldr	r3, [pc, #320]	; (8011ee8 <SDMMC_GetCmdResp1+0x1e0>)
 8011da8:	4013      	ands	r3, r2
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	d101      	bne.n	8011db2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8011dae:	2300      	movs	r3, #0
 8011db0:	e08d      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8011db2:	697b      	ldr	r3, [r7, #20]
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	da02      	bge.n	8011dbe <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8011db8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011dbc:	e087      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8011dbe:	697b      	ldr	r3, [r7, #20]
 8011dc0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d001      	beq.n	8011dcc <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8011dc8:	2340      	movs	r3, #64	; 0x40
 8011dca:	e080      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8011dcc:	697b      	ldr	r3, [r7, #20]
 8011dce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d001      	beq.n	8011dda <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8011dd6:	2380      	movs	r3, #128	; 0x80
 8011dd8:	e079      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8011dda:	697b      	ldr	r3, [r7, #20]
 8011ddc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d002      	beq.n	8011dea <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8011de4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011de8:	e071      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8011dea:	697b      	ldr	r3, [r7, #20]
 8011dec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d002      	beq.n	8011dfa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8011df4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011df8:	e069      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8011dfa:	697b      	ldr	r3, [r7, #20]
 8011dfc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d002      	beq.n	8011e0a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8011e04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e08:	e061      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8011e0a:	697b      	ldr	r3, [r7, #20]
 8011e0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d002      	beq.n	8011e1a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8011e14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011e18:	e059      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8011e1a:	697b      	ldr	r3, [r7, #20]
 8011e1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	d002      	beq.n	8011e2a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011e24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011e28:	e051      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8011e2a:	697b      	ldr	r3, [r7, #20]
 8011e2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d002      	beq.n	8011e3a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011e34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011e38:	e049      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8011e3a:	697b      	ldr	r3, [r7, #20]
 8011e3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011e40:	2b00      	cmp	r3, #0
 8011e42:	d002      	beq.n	8011e4a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8011e44:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8011e48:	e041      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8011e4a:	697b      	ldr	r3, [r7, #20]
 8011e4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	d002      	beq.n	8011e5a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8011e54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011e58:	e039      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8011e5a:	697b      	ldr	r3, [r7, #20]
 8011e5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d002      	beq.n	8011e6a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8011e64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8011e68:	e031      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8011e6a:	697b      	ldr	r3, [r7, #20]
 8011e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d002      	beq.n	8011e7a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8011e74:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8011e78:	e029      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8011e7a:	697b      	ldr	r3, [r7, #20]
 8011e7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d002      	beq.n	8011e8a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8011e84:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8011e88:	e021      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8011e8a:	697b      	ldr	r3, [r7, #20]
 8011e8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d002      	beq.n	8011e9a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8011e94:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011e98:	e019      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8011e9a:	697b      	ldr	r3, [r7, #20]
 8011e9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d002      	beq.n	8011eaa <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8011ea4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011ea8:	e011      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8011eaa:	697b      	ldr	r3, [r7, #20]
 8011eac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d002      	beq.n	8011eba <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8011eb4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8011eb8:	e009      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8011eba:	697b      	ldr	r3, [r7, #20]
 8011ebc:	f003 0308 	and.w	r3, r3, #8
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d002      	beq.n	8011eca <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8011ec4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8011ec8:	e001      	b.n	8011ece <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011eca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8011ece:	4618      	mov	r0, r3
 8011ed0:	3720      	adds	r7, #32
 8011ed2:	46bd      	mov	sp, r7
 8011ed4:	bd80      	pop	{r7, pc}
 8011ed6:	bf00      	nop
 8011ed8:	20000010 	.word	0x20000010
 8011edc:	10624dd3 	.word	0x10624dd3
 8011ee0:	00200045 	.word	0x00200045
 8011ee4:	002000c5 	.word	0x002000c5
 8011ee8:	fdffe008 	.word	0xfdffe008

08011eec <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8011eec:	b480      	push	{r7}
 8011eee:	b085      	sub	sp, #20
 8011ef0:	af00      	add	r7, sp, #0
 8011ef2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011ef4:	4b1f      	ldr	r3, [pc, #124]	; (8011f74 <SDMMC_GetCmdResp2+0x88>)
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	4a1f      	ldr	r2, [pc, #124]	; (8011f78 <SDMMC_GetCmdResp2+0x8c>)
 8011efa:	fba2 2303 	umull	r2, r3, r2, r3
 8011efe:	0a5b      	lsrs	r3, r3, #9
 8011f00:	f241 3288 	movw	r2, #5000	; 0x1388
 8011f04:	fb02 f303 	mul.w	r3, r2, r3
 8011f08:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8011f0a:	68fb      	ldr	r3, [r7, #12]
 8011f0c:	1e5a      	subs	r2, r3, #1
 8011f0e:	60fa      	str	r2, [r7, #12]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d102      	bne.n	8011f1a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011f14:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011f18:	e026      	b.n	8011f68 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011f1e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011f20:	68bb      	ldr	r3, [r7, #8]
 8011f22:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d0ef      	beq.n	8011f0a <SDMMC_GetCmdResp2+0x1e>
 8011f2a:	68bb      	ldr	r3, [r7, #8]
 8011f2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d1ea      	bne.n	8011f0a <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011f38:	f003 0304 	and.w	r3, r3, #4
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d004      	beq.n	8011f4a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	2204      	movs	r2, #4
 8011f44:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011f46:	2304      	movs	r3, #4
 8011f48:	e00e      	b.n	8011f68 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011f4e:	f003 0301 	and.w	r3, r3, #1
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d004      	beq.n	8011f60 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	2201      	movs	r2, #1
 8011f5a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011f5c:	2301      	movs	r3, #1
 8011f5e:	e003      	b.n	8011f68 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	4a06      	ldr	r2, [pc, #24]	; (8011f7c <SDMMC_GetCmdResp2+0x90>)
 8011f64:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8011f66:	2300      	movs	r3, #0
}
 8011f68:	4618      	mov	r0, r3
 8011f6a:	3714      	adds	r7, #20
 8011f6c:	46bd      	mov	sp, r7
 8011f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f72:	4770      	bx	lr
 8011f74:	20000010 	.word	0x20000010
 8011f78:	10624dd3 	.word	0x10624dd3
 8011f7c:	002000c5 	.word	0x002000c5

08011f80 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8011f80:	b480      	push	{r7}
 8011f82:	b085      	sub	sp, #20
 8011f84:	af00      	add	r7, sp, #0
 8011f86:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011f88:	4b1a      	ldr	r3, [pc, #104]	; (8011ff4 <SDMMC_GetCmdResp3+0x74>)
 8011f8a:	681b      	ldr	r3, [r3, #0]
 8011f8c:	4a1a      	ldr	r2, [pc, #104]	; (8011ff8 <SDMMC_GetCmdResp3+0x78>)
 8011f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8011f92:	0a5b      	lsrs	r3, r3, #9
 8011f94:	f241 3288 	movw	r2, #5000	; 0x1388
 8011f98:	fb02 f303 	mul.w	r3, r2, r3
 8011f9c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	1e5a      	subs	r2, r3, #1
 8011fa2:	60fa      	str	r2, [r7, #12]
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d102      	bne.n	8011fae <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011fa8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011fac:	e01b      	b.n	8011fe6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011fb2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011fb4:	68bb      	ldr	r3, [r7, #8]
 8011fb6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d0ef      	beq.n	8011f9e <SDMMC_GetCmdResp3+0x1e>
 8011fbe:	68bb      	ldr	r3, [r7, #8]
 8011fc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d1ea      	bne.n	8011f9e <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011fcc:	f003 0304 	and.w	r3, r3, #4
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d004      	beq.n	8011fde <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	2204      	movs	r2, #4
 8011fd8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011fda:	2304      	movs	r3, #4
 8011fdc:	e003      	b.n	8011fe6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	4a06      	ldr	r2, [pc, #24]	; (8011ffc <SDMMC_GetCmdResp3+0x7c>)
 8011fe2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8011fe4:	2300      	movs	r3, #0
}
 8011fe6:	4618      	mov	r0, r3
 8011fe8:	3714      	adds	r7, #20
 8011fea:	46bd      	mov	sp, r7
 8011fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ff0:	4770      	bx	lr
 8011ff2:	bf00      	nop
 8011ff4:	20000010 	.word	0x20000010
 8011ff8:	10624dd3 	.word	0x10624dd3
 8011ffc:	002000c5 	.word	0x002000c5

08012000 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8012000:	b580      	push	{r7, lr}
 8012002:	b088      	sub	sp, #32
 8012004:	af00      	add	r7, sp, #0
 8012006:	60f8      	str	r0, [r7, #12]
 8012008:	460b      	mov	r3, r1
 801200a:	607a      	str	r2, [r7, #4]
 801200c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801200e:	4b35      	ldr	r3, [pc, #212]	; (80120e4 <SDMMC_GetCmdResp6+0xe4>)
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	4a35      	ldr	r2, [pc, #212]	; (80120e8 <SDMMC_GetCmdResp6+0xe8>)
 8012014:	fba2 2303 	umull	r2, r3, r2, r3
 8012018:	0a5b      	lsrs	r3, r3, #9
 801201a:	f241 3288 	movw	r2, #5000	; 0x1388
 801201e:	fb02 f303 	mul.w	r3, r2, r3
 8012022:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8012024:	69fb      	ldr	r3, [r7, #28]
 8012026:	1e5a      	subs	r2, r3, #1
 8012028:	61fa      	str	r2, [r7, #28]
 801202a:	2b00      	cmp	r3, #0
 801202c:	d102      	bne.n	8012034 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 801202e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012032:	e052      	b.n	80120da <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8012034:	68fb      	ldr	r3, [r7, #12]
 8012036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012038:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801203a:	69bb      	ldr	r3, [r7, #24]
 801203c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8012040:	2b00      	cmp	r3, #0
 8012042:	d0ef      	beq.n	8012024 <SDMMC_GetCmdResp6+0x24>
 8012044:	69bb      	ldr	r3, [r7, #24]
 8012046:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801204a:	2b00      	cmp	r3, #0
 801204c:	d1ea      	bne.n	8012024 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012052:	f003 0304 	and.w	r3, r3, #4
 8012056:	2b00      	cmp	r3, #0
 8012058:	d004      	beq.n	8012064 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801205a:	68fb      	ldr	r3, [r7, #12]
 801205c:	2204      	movs	r2, #4
 801205e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012060:	2304      	movs	r3, #4
 8012062:	e03a      	b.n	80120da <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012068:	f003 0301 	and.w	r3, r3, #1
 801206c:	2b00      	cmp	r3, #0
 801206e:	d004      	beq.n	801207a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8012070:	68fb      	ldr	r3, [r7, #12]
 8012072:	2201      	movs	r2, #1
 8012074:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012076:	2301      	movs	r3, #1
 8012078:	e02f      	b.n	80120da <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801207a:	68f8      	ldr	r0, [r7, #12]
 801207c:	f7ff fb60 	bl	8011740 <SDMMC_GetCommandResponse>
 8012080:	4603      	mov	r3, r0
 8012082:	461a      	mov	r2, r3
 8012084:	7afb      	ldrb	r3, [r7, #11]
 8012086:	4293      	cmp	r3, r2
 8012088:	d001      	beq.n	801208e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801208a:	2301      	movs	r3, #1
 801208c:	e025      	b.n	80120da <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801208e:	68fb      	ldr	r3, [r7, #12]
 8012090:	4a16      	ldr	r2, [pc, #88]	; (80120ec <SDMMC_GetCmdResp6+0xec>)
 8012092:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8012094:	2100      	movs	r1, #0
 8012096:	68f8      	ldr	r0, [r7, #12]
 8012098:	f7ff fb5f 	bl	801175a <SDMMC_GetResponse>
 801209c:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 801209e:	697b      	ldr	r3, [r7, #20]
 80120a0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d106      	bne.n	80120b6 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80120a8:	697b      	ldr	r3, [r7, #20]
 80120aa:	0c1b      	lsrs	r3, r3, #16
 80120ac:	b29a      	uxth	r2, r3
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 80120b2:	2300      	movs	r3, #0
 80120b4:	e011      	b.n	80120da <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80120b6:	697b      	ldr	r3, [r7, #20]
 80120b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d002      	beq.n	80120c6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80120c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80120c4:	e009      	b.n	80120da <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80120c6:	697b      	ldr	r3, [r7, #20]
 80120c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	d002      	beq.n	80120d6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80120d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80120d4:	e001      	b.n	80120da <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80120d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80120da:	4618      	mov	r0, r3
 80120dc:	3720      	adds	r7, #32
 80120de:	46bd      	mov	sp, r7
 80120e0:	bd80      	pop	{r7, pc}
 80120e2:	bf00      	nop
 80120e4:	20000010 	.word	0x20000010
 80120e8:	10624dd3 	.word	0x10624dd3
 80120ec:	002000c5 	.word	0x002000c5

080120f0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80120f0:	b480      	push	{r7}
 80120f2:	b085      	sub	sp, #20
 80120f4:	af00      	add	r7, sp, #0
 80120f6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80120f8:	4b22      	ldr	r3, [pc, #136]	; (8012184 <SDMMC_GetCmdResp7+0x94>)
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	4a22      	ldr	r2, [pc, #136]	; (8012188 <SDMMC_GetCmdResp7+0x98>)
 80120fe:	fba2 2303 	umull	r2, r3, r2, r3
 8012102:	0a5b      	lsrs	r3, r3, #9
 8012104:	f241 3288 	movw	r2, #5000	; 0x1388
 8012108:	fb02 f303 	mul.w	r3, r2, r3
 801210c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801210e:	68fb      	ldr	r3, [r7, #12]
 8012110:	1e5a      	subs	r2, r3, #1
 8012112:	60fa      	str	r2, [r7, #12]
 8012114:	2b00      	cmp	r3, #0
 8012116:	d102      	bne.n	801211e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012118:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801211c:	e02c      	b.n	8012178 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012122:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012124:	68bb      	ldr	r3, [r7, #8]
 8012126:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801212a:	2b00      	cmp	r3, #0
 801212c:	d0ef      	beq.n	801210e <SDMMC_GetCmdResp7+0x1e>
 801212e:	68bb      	ldr	r3, [r7, #8]
 8012130:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012134:	2b00      	cmp	r3, #0
 8012136:	d1ea      	bne.n	801210e <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801213c:	f003 0304 	and.w	r3, r3, #4
 8012140:	2b00      	cmp	r3, #0
 8012142:	d004      	beq.n	801214e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	2204      	movs	r2, #4
 8012148:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801214a:	2304      	movs	r3, #4
 801214c:	e014      	b.n	8012178 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012152:	f003 0301 	and.w	r3, r3, #1
 8012156:	2b00      	cmp	r3, #0
 8012158:	d004      	beq.n	8012164 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	2201      	movs	r2, #1
 801215e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012160:	2301      	movs	r3, #1
 8012162:	e009      	b.n	8012178 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801216c:	2b00      	cmp	r3, #0
 801216e:	d002      	beq.n	8012176 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	2240      	movs	r2, #64	; 0x40
 8012174:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8012176:	2300      	movs	r3, #0

}
 8012178:	4618      	mov	r0, r3
 801217a:	3714      	adds	r7, #20
 801217c:	46bd      	mov	sp, r7
 801217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012182:	4770      	bx	lr
 8012184:	20000010 	.word	0x20000010
 8012188:	10624dd3 	.word	0x10624dd3

0801218c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 801218c:	b480      	push	{r7}
 801218e:	b085      	sub	sp, #20
 8012190:	af00      	add	r7, sp, #0
 8012192:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8012194:	4b11      	ldr	r3, [pc, #68]	; (80121dc <SDMMC_GetCmdError+0x50>)
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	4a11      	ldr	r2, [pc, #68]	; (80121e0 <SDMMC_GetCmdError+0x54>)
 801219a:	fba2 2303 	umull	r2, r3, r2, r3
 801219e:	0a5b      	lsrs	r3, r3, #9
 80121a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80121a4:	fb02 f303 	mul.w	r3, r2, r3
 80121a8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80121aa:	68fb      	ldr	r3, [r7, #12]
 80121ac:	1e5a      	subs	r2, r3, #1
 80121ae:	60fa      	str	r2, [r7, #12]
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d102      	bne.n	80121ba <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80121b4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80121b8:	e009      	b.n	80121ce <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80121be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d0f1      	beq.n	80121aa <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	4a06      	ldr	r2, [pc, #24]	; (80121e4 <SDMMC_GetCmdError+0x58>)
 80121ca:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 80121cc:	2300      	movs	r3, #0
}
 80121ce:	4618      	mov	r0, r3
 80121d0:	3714      	adds	r7, #20
 80121d2:	46bd      	mov	sp, r7
 80121d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121d8:	4770      	bx	lr
 80121da:	bf00      	nop
 80121dc:	20000010 	.word	0x20000010
 80121e0:	10624dd3 	.word	0x10624dd3
 80121e4:	002000c5 	.word	0x002000c5

080121e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80121e8:	b084      	sub	sp, #16
 80121ea:	b580      	push	{r7, lr}
 80121ec:	b084      	sub	sp, #16
 80121ee:	af00      	add	r7, sp, #0
 80121f0:	6078      	str	r0, [r7, #4]
 80121f2:	f107 001c 	add.w	r0, r7, #28
 80121f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	68db      	ldr	r3, [r3, #12]
 80121fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8012206:	6878      	ldr	r0, [r7, #4]
 8012208:	f001 faf6 	bl	80137f8 <USB_CoreReset>
 801220c:	4603      	mov	r3, r0
 801220e:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8012210:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012212:	2b00      	cmp	r3, #0
 8012214:	d106      	bne.n	8012224 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801221a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	639a      	str	r2, [r3, #56]	; 0x38
 8012222:	e005      	b.n	8012230 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012228:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8012230:	7bfb      	ldrb	r3, [r7, #15]
}
 8012232:	4618      	mov	r0, r3
 8012234:	3710      	adds	r7, #16
 8012236:	46bd      	mov	sp, r7
 8012238:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801223c:	b004      	add	sp, #16
 801223e:	4770      	bx	lr

08012240 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8012240:	b480      	push	{r7}
 8012242:	b087      	sub	sp, #28
 8012244:	af00      	add	r7, sp, #0
 8012246:	60f8      	str	r0, [r7, #12]
 8012248:	60b9      	str	r1, [r7, #8]
 801224a:	4613      	mov	r3, r2
 801224c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 801224e:	79fb      	ldrb	r3, [r7, #7]
 8012250:	2b02      	cmp	r3, #2
 8012252:	d165      	bne.n	8012320 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8012254:	68bb      	ldr	r3, [r7, #8]
 8012256:	4a3e      	ldr	r2, [pc, #248]	; (8012350 <USB_SetTurnaroundTime+0x110>)
 8012258:	4293      	cmp	r3, r2
 801225a:	d906      	bls.n	801226a <USB_SetTurnaroundTime+0x2a>
 801225c:	68bb      	ldr	r3, [r7, #8]
 801225e:	4a3d      	ldr	r2, [pc, #244]	; (8012354 <USB_SetTurnaroundTime+0x114>)
 8012260:	4293      	cmp	r3, r2
 8012262:	d202      	bcs.n	801226a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8012264:	230f      	movs	r3, #15
 8012266:	617b      	str	r3, [r7, #20]
 8012268:	e05c      	b.n	8012324 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801226a:	68bb      	ldr	r3, [r7, #8]
 801226c:	4a39      	ldr	r2, [pc, #228]	; (8012354 <USB_SetTurnaroundTime+0x114>)
 801226e:	4293      	cmp	r3, r2
 8012270:	d306      	bcc.n	8012280 <USB_SetTurnaroundTime+0x40>
 8012272:	68bb      	ldr	r3, [r7, #8]
 8012274:	4a38      	ldr	r2, [pc, #224]	; (8012358 <USB_SetTurnaroundTime+0x118>)
 8012276:	4293      	cmp	r3, r2
 8012278:	d202      	bcs.n	8012280 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801227a:	230e      	movs	r3, #14
 801227c:	617b      	str	r3, [r7, #20]
 801227e:	e051      	b.n	8012324 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8012280:	68bb      	ldr	r3, [r7, #8]
 8012282:	4a35      	ldr	r2, [pc, #212]	; (8012358 <USB_SetTurnaroundTime+0x118>)
 8012284:	4293      	cmp	r3, r2
 8012286:	d306      	bcc.n	8012296 <USB_SetTurnaroundTime+0x56>
 8012288:	68bb      	ldr	r3, [r7, #8]
 801228a:	4a34      	ldr	r2, [pc, #208]	; (801235c <USB_SetTurnaroundTime+0x11c>)
 801228c:	4293      	cmp	r3, r2
 801228e:	d202      	bcs.n	8012296 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8012290:	230d      	movs	r3, #13
 8012292:	617b      	str	r3, [r7, #20]
 8012294:	e046      	b.n	8012324 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8012296:	68bb      	ldr	r3, [r7, #8]
 8012298:	4a30      	ldr	r2, [pc, #192]	; (801235c <USB_SetTurnaroundTime+0x11c>)
 801229a:	4293      	cmp	r3, r2
 801229c:	d306      	bcc.n	80122ac <USB_SetTurnaroundTime+0x6c>
 801229e:	68bb      	ldr	r3, [r7, #8]
 80122a0:	4a2f      	ldr	r2, [pc, #188]	; (8012360 <USB_SetTurnaroundTime+0x120>)
 80122a2:	4293      	cmp	r3, r2
 80122a4:	d802      	bhi.n	80122ac <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80122a6:	230c      	movs	r3, #12
 80122a8:	617b      	str	r3, [r7, #20]
 80122aa:	e03b      	b.n	8012324 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80122ac:	68bb      	ldr	r3, [r7, #8]
 80122ae:	4a2c      	ldr	r2, [pc, #176]	; (8012360 <USB_SetTurnaroundTime+0x120>)
 80122b0:	4293      	cmp	r3, r2
 80122b2:	d906      	bls.n	80122c2 <USB_SetTurnaroundTime+0x82>
 80122b4:	68bb      	ldr	r3, [r7, #8]
 80122b6:	4a2b      	ldr	r2, [pc, #172]	; (8012364 <USB_SetTurnaroundTime+0x124>)
 80122b8:	4293      	cmp	r3, r2
 80122ba:	d802      	bhi.n	80122c2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80122bc:	230b      	movs	r3, #11
 80122be:	617b      	str	r3, [r7, #20]
 80122c0:	e030      	b.n	8012324 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80122c2:	68bb      	ldr	r3, [r7, #8]
 80122c4:	4a27      	ldr	r2, [pc, #156]	; (8012364 <USB_SetTurnaroundTime+0x124>)
 80122c6:	4293      	cmp	r3, r2
 80122c8:	d906      	bls.n	80122d8 <USB_SetTurnaroundTime+0x98>
 80122ca:	68bb      	ldr	r3, [r7, #8]
 80122cc:	4a26      	ldr	r2, [pc, #152]	; (8012368 <USB_SetTurnaroundTime+0x128>)
 80122ce:	4293      	cmp	r3, r2
 80122d0:	d802      	bhi.n	80122d8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80122d2:	230a      	movs	r3, #10
 80122d4:	617b      	str	r3, [r7, #20]
 80122d6:	e025      	b.n	8012324 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80122d8:	68bb      	ldr	r3, [r7, #8]
 80122da:	4a23      	ldr	r2, [pc, #140]	; (8012368 <USB_SetTurnaroundTime+0x128>)
 80122dc:	4293      	cmp	r3, r2
 80122de:	d906      	bls.n	80122ee <USB_SetTurnaroundTime+0xae>
 80122e0:	68bb      	ldr	r3, [r7, #8]
 80122e2:	4a22      	ldr	r2, [pc, #136]	; (801236c <USB_SetTurnaroundTime+0x12c>)
 80122e4:	4293      	cmp	r3, r2
 80122e6:	d202      	bcs.n	80122ee <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80122e8:	2309      	movs	r3, #9
 80122ea:	617b      	str	r3, [r7, #20]
 80122ec:	e01a      	b.n	8012324 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80122ee:	68bb      	ldr	r3, [r7, #8]
 80122f0:	4a1e      	ldr	r2, [pc, #120]	; (801236c <USB_SetTurnaroundTime+0x12c>)
 80122f2:	4293      	cmp	r3, r2
 80122f4:	d306      	bcc.n	8012304 <USB_SetTurnaroundTime+0xc4>
 80122f6:	68bb      	ldr	r3, [r7, #8]
 80122f8:	4a1d      	ldr	r2, [pc, #116]	; (8012370 <USB_SetTurnaroundTime+0x130>)
 80122fa:	4293      	cmp	r3, r2
 80122fc:	d802      	bhi.n	8012304 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80122fe:	2308      	movs	r3, #8
 8012300:	617b      	str	r3, [r7, #20]
 8012302:	e00f      	b.n	8012324 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8012304:	68bb      	ldr	r3, [r7, #8]
 8012306:	4a1a      	ldr	r2, [pc, #104]	; (8012370 <USB_SetTurnaroundTime+0x130>)
 8012308:	4293      	cmp	r3, r2
 801230a:	d906      	bls.n	801231a <USB_SetTurnaroundTime+0xda>
 801230c:	68bb      	ldr	r3, [r7, #8]
 801230e:	4a19      	ldr	r2, [pc, #100]	; (8012374 <USB_SetTurnaroundTime+0x134>)
 8012310:	4293      	cmp	r3, r2
 8012312:	d202      	bcs.n	801231a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8012314:	2307      	movs	r3, #7
 8012316:	617b      	str	r3, [r7, #20]
 8012318:	e004      	b.n	8012324 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801231a:	2306      	movs	r3, #6
 801231c:	617b      	str	r3, [r7, #20]
 801231e:	e001      	b.n	8012324 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8012320:	2309      	movs	r3, #9
 8012322:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	68db      	ldr	r3, [r3, #12]
 8012328:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 801232c:	68fb      	ldr	r3, [r7, #12]
 801232e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8012330:	68fb      	ldr	r3, [r7, #12]
 8012332:	68da      	ldr	r2, [r3, #12]
 8012334:	697b      	ldr	r3, [r7, #20]
 8012336:	029b      	lsls	r3, r3, #10
 8012338:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 801233c:	431a      	orrs	r2, r3
 801233e:	68fb      	ldr	r3, [r7, #12]
 8012340:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8012342:	2300      	movs	r3, #0
}
 8012344:	4618      	mov	r0, r3
 8012346:	371c      	adds	r7, #28
 8012348:	46bd      	mov	sp, r7
 801234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801234e:	4770      	bx	lr
 8012350:	00d8acbf 	.word	0x00d8acbf
 8012354:	00e4e1c0 	.word	0x00e4e1c0
 8012358:	00f42400 	.word	0x00f42400
 801235c:	01067380 	.word	0x01067380
 8012360:	011a499f 	.word	0x011a499f
 8012364:	01312cff 	.word	0x01312cff
 8012368:	014ca43f 	.word	0x014ca43f
 801236c:	016e3600 	.word	0x016e3600
 8012370:	01a6ab1f 	.word	0x01a6ab1f
 8012374:	01e84800 	.word	0x01e84800

08012378 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8012378:	b480      	push	{r7}
 801237a:	b083      	sub	sp, #12
 801237c:	af00      	add	r7, sp, #0
 801237e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	689b      	ldr	r3, [r3, #8]
 8012384:	f043 0201 	orr.w	r2, r3, #1
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801238c:	2300      	movs	r3, #0
}
 801238e:	4618      	mov	r0, r3
 8012390:	370c      	adds	r7, #12
 8012392:	46bd      	mov	sp, r7
 8012394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012398:	4770      	bx	lr

0801239a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801239a:	b480      	push	{r7}
 801239c:	b083      	sub	sp, #12
 801239e:	af00      	add	r7, sp, #0
 80123a0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	689b      	ldr	r3, [r3, #8]
 80123a6:	f023 0201 	bic.w	r2, r3, #1
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80123ae:	2300      	movs	r3, #0
}
 80123b0:	4618      	mov	r0, r3
 80123b2:	370c      	adds	r7, #12
 80123b4:	46bd      	mov	sp, r7
 80123b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ba:	4770      	bx	lr

080123bc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80123bc:	b580      	push	{r7, lr}
 80123be:	b084      	sub	sp, #16
 80123c0:	af00      	add	r7, sp, #0
 80123c2:	6078      	str	r0, [r7, #4]
 80123c4:	460b      	mov	r3, r1
 80123c6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80123c8:	2300      	movs	r3, #0
 80123ca:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	68db      	ldr	r3, [r3, #12]
 80123d0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80123d8:	78fb      	ldrb	r3, [r7, #3]
 80123da:	2b01      	cmp	r3, #1
 80123dc:	d115      	bne.n	801240a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	68db      	ldr	r3, [r3, #12]
 80123e2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80123ea:	2001      	movs	r0, #1
 80123ec:	f7f4 fb60 	bl	8006ab0 <HAL_Delay>
      ms++;
 80123f0:	68fb      	ldr	r3, [r7, #12]
 80123f2:	3301      	adds	r3, #1
 80123f4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80123f6:	6878      	ldr	r0, [r7, #4]
 80123f8:	f001 f985 	bl	8013706 <USB_GetMode>
 80123fc:	4603      	mov	r3, r0
 80123fe:	2b01      	cmp	r3, #1
 8012400:	d01e      	beq.n	8012440 <USB_SetCurrentMode+0x84>
 8012402:	68fb      	ldr	r3, [r7, #12]
 8012404:	2b31      	cmp	r3, #49	; 0x31
 8012406:	d9f0      	bls.n	80123ea <USB_SetCurrentMode+0x2e>
 8012408:	e01a      	b.n	8012440 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 801240a:	78fb      	ldrb	r3, [r7, #3]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d115      	bne.n	801243c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	68db      	ldr	r3, [r3, #12]
 8012414:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 801241c:	2001      	movs	r0, #1
 801241e:	f7f4 fb47 	bl	8006ab0 <HAL_Delay>
      ms++;
 8012422:	68fb      	ldr	r3, [r7, #12]
 8012424:	3301      	adds	r3, #1
 8012426:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8012428:	6878      	ldr	r0, [r7, #4]
 801242a:	f001 f96c 	bl	8013706 <USB_GetMode>
 801242e:	4603      	mov	r3, r0
 8012430:	2b00      	cmp	r3, #0
 8012432:	d005      	beq.n	8012440 <USB_SetCurrentMode+0x84>
 8012434:	68fb      	ldr	r3, [r7, #12]
 8012436:	2b31      	cmp	r3, #49	; 0x31
 8012438:	d9f0      	bls.n	801241c <USB_SetCurrentMode+0x60>
 801243a:	e001      	b.n	8012440 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 801243c:	2301      	movs	r3, #1
 801243e:	e005      	b.n	801244c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	2b32      	cmp	r3, #50	; 0x32
 8012444:	d101      	bne.n	801244a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8012446:	2301      	movs	r3, #1
 8012448:	e000      	b.n	801244c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 801244a:	2300      	movs	r3, #0
}
 801244c:	4618      	mov	r0, r3
 801244e:	3710      	adds	r7, #16
 8012450:	46bd      	mov	sp, r7
 8012452:	bd80      	pop	{r7, pc}

08012454 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012454:	b084      	sub	sp, #16
 8012456:	b580      	push	{r7, lr}
 8012458:	b086      	sub	sp, #24
 801245a:	af00      	add	r7, sp, #0
 801245c:	6078      	str	r0, [r7, #4]
 801245e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8012462:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8012466:	2300      	movs	r3, #0
 8012468:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801246e:	2300      	movs	r3, #0
 8012470:	613b      	str	r3, [r7, #16]
 8012472:	e009      	b.n	8012488 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8012474:	687a      	ldr	r2, [r7, #4]
 8012476:	693b      	ldr	r3, [r7, #16]
 8012478:	3340      	adds	r3, #64	; 0x40
 801247a:	009b      	lsls	r3, r3, #2
 801247c:	4413      	add	r3, r2
 801247e:	2200      	movs	r2, #0
 8012480:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8012482:	693b      	ldr	r3, [r7, #16]
 8012484:	3301      	adds	r3, #1
 8012486:	613b      	str	r3, [r7, #16]
 8012488:	693b      	ldr	r3, [r7, #16]
 801248a:	2b0e      	cmp	r3, #14
 801248c:	d9f2      	bls.n	8012474 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801248e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012490:	2b00      	cmp	r3, #0
 8012492:	d11c      	bne.n	80124ce <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801249a:	685b      	ldr	r3, [r3, #4]
 801249c:	68fa      	ldr	r2, [r7, #12]
 801249e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80124a2:	f043 0302 	orr.w	r3, r3, #2
 80124a6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80124ac:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	601a      	str	r2, [r3, #0]
 80124cc:	e005      	b.n	80124da <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80124d2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80124da:	68fb      	ldr	r3, [r7, #12]
 80124dc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80124e0:	461a      	mov	r2, r3
 80124e2:	2300      	movs	r3, #0
 80124e4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80124ec:	4619      	mov	r1, r3
 80124ee:	68fb      	ldr	r3, [r7, #12]
 80124f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80124f4:	461a      	mov	r2, r3
 80124f6:	680b      	ldr	r3, [r1, #0]
 80124f8:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80124fa:	2103      	movs	r1, #3
 80124fc:	6878      	ldr	r0, [r7, #4]
 80124fe:	f000 f959 	bl	80127b4 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8012502:	2110      	movs	r1, #16
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f000 f8f1 	bl	80126ec <USB_FlushTxFifo>
 801250a:	4603      	mov	r3, r0
 801250c:	2b00      	cmp	r3, #0
 801250e:	d001      	beq.n	8012514 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8012510:	2301      	movs	r3, #1
 8012512:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8012514:	6878      	ldr	r0, [r7, #4]
 8012516:	f000 f91d 	bl	8012754 <USB_FlushRxFifo>
 801251a:	4603      	mov	r3, r0
 801251c:	2b00      	cmp	r3, #0
 801251e:	d001      	beq.n	8012524 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8012520:	2301      	movs	r3, #1
 8012522:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801252a:	461a      	mov	r2, r3
 801252c:	2300      	movs	r3, #0
 801252e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012536:	461a      	mov	r2, r3
 8012538:	2300      	movs	r3, #0
 801253a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801253c:	68fb      	ldr	r3, [r7, #12]
 801253e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012542:	461a      	mov	r2, r3
 8012544:	2300      	movs	r3, #0
 8012546:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012548:	2300      	movs	r3, #0
 801254a:	613b      	str	r3, [r7, #16]
 801254c:	e043      	b.n	80125d6 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801254e:	693b      	ldr	r3, [r7, #16]
 8012550:	015a      	lsls	r2, r3, #5
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	4413      	add	r3, r2
 8012556:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012560:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012564:	d118      	bne.n	8012598 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8012566:	693b      	ldr	r3, [r7, #16]
 8012568:	2b00      	cmp	r3, #0
 801256a:	d10a      	bne.n	8012582 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801256c:	693b      	ldr	r3, [r7, #16]
 801256e:	015a      	lsls	r2, r3, #5
 8012570:	68fb      	ldr	r3, [r7, #12]
 8012572:	4413      	add	r3, r2
 8012574:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012578:	461a      	mov	r2, r3
 801257a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801257e:	6013      	str	r3, [r2, #0]
 8012580:	e013      	b.n	80125aa <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8012582:	693b      	ldr	r3, [r7, #16]
 8012584:	015a      	lsls	r2, r3, #5
 8012586:	68fb      	ldr	r3, [r7, #12]
 8012588:	4413      	add	r3, r2
 801258a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801258e:	461a      	mov	r2, r3
 8012590:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8012594:	6013      	str	r3, [r2, #0]
 8012596:	e008      	b.n	80125aa <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8012598:	693b      	ldr	r3, [r7, #16]
 801259a:	015a      	lsls	r2, r3, #5
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	4413      	add	r3, r2
 80125a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80125a4:	461a      	mov	r2, r3
 80125a6:	2300      	movs	r3, #0
 80125a8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80125aa:	693b      	ldr	r3, [r7, #16]
 80125ac:	015a      	lsls	r2, r3, #5
 80125ae:	68fb      	ldr	r3, [r7, #12]
 80125b0:	4413      	add	r3, r2
 80125b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80125b6:	461a      	mov	r2, r3
 80125b8:	2300      	movs	r3, #0
 80125ba:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80125bc:	693b      	ldr	r3, [r7, #16]
 80125be:	015a      	lsls	r2, r3, #5
 80125c0:	68fb      	ldr	r3, [r7, #12]
 80125c2:	4413      	add	r3, r2
 80125c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80125c8:	461a      	mov	r2, r3
 80125ca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80125ce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80125d0:	693b      	ldr	r3, [r7, #16]
 80125d2:	3301      	adds	r3, #1
 80125d4:	613b      	str	r3, [r7, #16]
 80125d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125d8:	693a      	ldr	r2, [r7, #16]
 80125da:	429a      	cmp	r2, r3
 80125dc:	d3b7      	bcc.n	801254e <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80125de:	2300      	movs	r3, #0
 80125e0:	613b      	str	r3, [r7, #16]
 80125e2:	e043      	b.n	801266c <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80125e4:	693b      	ldr	r3, [r7, #16]
 80125e6:	015a      	lsls	r2, r3, #5
 80125e8:	68fb      	ldr	r3, [r7, #12]
 80125ea:	4413      	add	r3, r2
 80125ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80125f0:	681b      	ldr	r3, [r3, #0]
 80125f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80125f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80125fa:	d118      	bne.n	801262e <USB_DevInit+0x1da>
    {
      if (i == 0U)
 80125fc:	693b      	ldr	r3, [r7, #16]
 80125fe:	2b00      	cmp	r3, #0
 8012600:	d10a      	bne.n	8012618 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8012602:	693b      	ldr	r3, [r7, #16]
 8012604:	015a      	lsls	r2, r3, #5
 8012606:	68fb      	ldr	r3, [r7, #12]
 8012608:	4413      	add	r3, r2
 801260a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801260e:	461a      	mov	r2, r3
 8012610:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012614:	6013      	str	r3, [r2, #0]
 8012616:	e013      	b.n	8012640 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8012618:	693b      	ldr	r3, [r7, #16]
 801261a:	015a      	lsls	r2, r3, #5
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	4413      	add	r3, r2
 8012620:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012624:	461a      	mov	r2, r3
 8012626:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 801262a:	6013      	str	r3, [r2, #0]
 801262c:	e008      	b.n	8012640 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 801262e:	693b      	ldr	r3, [r7, #16]
 8012630:	015a      	lsls	r2, r3, #5
 8012632:	68fb      	ldr	r3, [r7, #12]
 8012634:	4413      	add	r3, r2
 8012636:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801263a:	461a      	mov	r2, r3
 801263c:	2300      	movs	r3, #0
 801263e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8012640:	693b      	ldr	r3, [r7, #16]
 8012642:	015a      	lsls	r2, r3, #5
 8012644:	68fb      	ldr	r3, [r7, #12]
 8012646:	4413      	add	r3, r2
 8012648:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801264c:	461a      	mov	r2, r3
 801264e:	2300      	movs	r3, #0
 8012650:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8012652:	693b      	ldr	r3, [r7, #16]
 8012654:	015a      	lsls	r2, r3, #5
 8012656:	68fb      	ldr	r3, [r7, #12]
 8012658:	4413      	add	r3, r2
 801265a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801265e:	461a      	mov	r2, r3
 8012660:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8012664:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012666:	693b      	ldr	r3, [r7, #16]
 8012668:	3301      	adds	r3, #1
 801266a:	613b      	str	r3, [r7, #16]
 801266c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801266e:	693a      	ldr	r2, [r7, #16]
 8012670:	429a      	cmp	r2, r3
 8012672:	d3b7      	bcc.n	80125e4 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8012674:	68fb      	ldr	r3, [r7, #12]
 8012676:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801267a:	691b      	ldr	r3, [r3, #16]
 801267c:	68fa      	ldr	r2, [r7, #12]
 801267e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8012682:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012686:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	2200      	movs	r2, #0
 801268c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8012694:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	699b      	ldr	r3, [r3, #24]
 801269a:	f043 0210 	orr.w	r2, r3, #16
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	699a      	ldr	r2, [r3, #24]
 80126a6:	4b10      	ldr	r3, [pc, #64]	; (80126e8 <USB_DevInit+0x294>)
 80126a8:	4313      	orrs	r3, r2
 80126aa:	687a      	ldr	r2, [r7, #4]
 80126ac:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80126ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d005      	beq.n	80126c0 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	699b      	ldr	r3, [r3, #24]
 80126b8:	f043 0208 	orr.w	r2, r3, #8
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80126c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80126c2:	2b01      	cmp	r3, #1
 80126c4:	d107      	bne.n	80126d6 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	699b      	ldr	r3, [r3, #24]
 80126ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80126ce:	f043 0304 	orr.w	r3, r3, #4
 80126d2:	687a      	ldr	r2, [r7, #4]
 80126d4:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80126d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80126d8:	4618      	mov	r0, r3
 80126da:	3718      	adds	r7, #24
 80126dc:	46bd      	mov	sp, r7
 80126de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80126e2:	b004      	add	sp, #16
 80126e4:	4770      	bx	lr
 80126e6:	bf00      	nop
 80126e8:	803c3800 	.word	0x803c3800

080126ec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80126ec:	b480      	push	{r7}
 80126ee:	b085      	sub	sp, #20
 80126f0:	af00      	add	r7, sp, #0
 80126f2:	6078      	str	r0, [r7, #4]
 80126f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80126f6:	2300      	movs	r3, #0
 80126f8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80126fa:	68fb      	ldr	r3, [r7, #12]
 80126fc:	3301      	adds	r3, #1
 80126fe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	4a13      	ldr	r2, [pc, #76]	; (8012750 <USB_FlushTxFifo+0x64>)
 8012704:	4293      	cmp	r3, r2
 8012706:	d901      	bls.n	801270c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8012708:	2303      	movs	r3, #3
 801270a:	e01b      	b.n	8012744 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	691b      	ldr	r3, [r3, #16]
 8012710:	2b00      	cmp	r3, #0
 8012712:	daf2      	bge.n	80126fa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8012714:	2300      	movs	r3, #0
 8012716:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8012718:	683b      	ldr	r3, [r7, #0]
 801271a:	019b      	lsls	r3, r3, #6
 801271c:	f043 0220 	orr.w	r2, r3, #32
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8012724:	68fb      	ldr	r3, [r7, #12]
 8012726:	3301      	adds	r3, #1
 8012728:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	4a08      	ldr	r2, [pc, #32]	; (8012750 <USB_FlushTxFifo+0x64>)
 801272e:	4293      	cmp	r3, r2
 8012730:	d901      	bls.n	8012736 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8012732:	2303      	movs	r3, #3
 8012734:	e006      	b.n	8012744 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	691b      	ldr	r3, [r3, #16]
 801273a:	f003 0320 	and.w	r3, r3, #32
 801273e:	2b20      	cmp	r3, #32
 8012740:	d0f0      	beq.n	8012724 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8012742:	2300      	movs	r3, #0
}
 8012744:	4618      	mov	r0, r3
 8012746:	3714      	adds	r7, #20
 8012748:	46bd      	mov	sp, r7
 801274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801274e:	4770      	bx	lr
 8012750:	00030d40 	.word	0x00030d40

08012754 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8012754:	b480      	push	{r7}
 8012756:	b085      	sub	sp, #20
 8012758:	af00      	add	r7, sp, #0
 801275a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801275c:	2300      	movs	r3, #0
 801275e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8012760:	68fb      	ldr	r3, [r7, #12]
 8012762:	3301      	adds	r3, #1
 8012764:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8012766:	68fb      	ldr	r3, [r7, #12]
 8012768:	4a11      	ldr	r2, [pc, #68]	; (80127b0 <USB_FlushRxFifo+0x5c>)
 801276a:	4293      	cmp	r3, r2
 801276c:	d901      	bls.n	8012772 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801276e:	2303      	movs	r3, #3
 8012770:	e018      	b.n	80127a4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	691b      	ldr	r3, [r3, #16]
 8012776:	2b00      	cmp	r3, #0
 8012778:	daf2      	bge.n	8012760 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801277a:	2300      	movs	r3, #0
 801277c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	2210      	movs	r2, #16
 8012782:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	3301      	adds	r3, #1
 8012788:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	4a08      	ldr	r2, [pc, #32]	; (80127b0 <USB_FlushRxFifo+0x5c>)
 801278e:	4293      	cmp	r3, r2
 8012790:	d901      	bls.n	8012796 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8012792:	2303      	movs	r3, #3
 8012794:	e006      	b.n	80127a4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	691b      	ldr	r3, [r3, #16]
 801279a:	f003 0310 	and.w	r3, r3, #16
 801279e:	2b10      	cmp	r3, #16
 80127a0:	d0f0      	beq.n	8012784 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80127a2:	2300      	movs	r3, #0
}
 80127a4:	4618      	mov	r0, r3
 80127a6:	3714      	adds	r7, #20
 80127a8:	46bd      	mov	sp, r7
 80127aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ae:	4770      	bx	lr
 80127b0:	00030d40 	.word	0x00030d40

080127b4 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80127b4:	b480      	push	{r7}
 80127b6:	b085      	sub	sp, #20
 80127b8:	af00      	add	r7, sp, #0
 80127ba:	6078      	str	r0, [r7, #4]
 80127bc:	460b      	mov	r3, r1
 80127be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80127c0:	687b      	ldr	r3, [r7, #4]
 80127c2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80127c4:	68fb      	ldr	r3, [r7, #12]
 80127c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80127ca:	681a      	ldr	r2, [r3, #0]
 80127cc:	78fb      	ldrb	r3, [r7, #3]
 80127ce:	68f9      	ldr	r1, [r7, #12]
 80127d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80127d4:	4313      	orrs	r3, r2
 80127d6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80127d8:	2300      	movs	r3, #0
}
 80127da:	4618      	mov	r0, r3
 80127dc:	3714      	adds	r7, #20
 80127de:	46bd      	mov	sp, r7
 80127e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127e4:	4770      	bx	lr

080127e6 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80127e6:	b480      	push	{r7}
 80127e8:	b087      	sub	sp, #28
 80127ea:	af00      	add	r7, sp, #0
 80127ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80127f2:	693b      	ldr	r3, [r7, #16]
 80127f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80127f8:	689b      	ldr	r3, [r3, #8]
 80127fa:	f003 0306 	and.w	r3, r3, #6
 80127fe:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	2b02      	cmp	r3, #2
 8012804:	d002      	beq.n	801280c <USB_GetDevSpeed+0x26>
 8012806:	68fb      	ldr	r3, [r7, #12]
 8012808:	2b06      	cmp	r3, #6
 801280a:	d102      	bne.n	8012812 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 801280c:	2302      	movs	r3, #2
 801280e:	75fb      	strb	r3, [r7, #23]
 8012810:	e001      	b.n	8012816 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8012812:	230f      	movs	r3, #15
 8012814:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8012816:	7dfb      	ldrb	r3, [r7, #23]
}
 8012818:	4618      	mov	r0, r3
 801281a:	371c      	adds	r7, #28
 801281c:	46bd      	mov	sp, r7
 801281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012822:	4770      	bx	lr

08012824 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8012824:	b480      	push	{r7}
 8012826:	b085      	sub	sp, #20
 8012828:	af00      	add	r7, sp, #0
 801282a:	6078      	str	r0, [r7, #4]
 801282c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8012832:	683b      	ldr	r3, [r7, #0]
 8012834:	781b      	ldrb	r3, [r3, #0]
 8012836:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8012838:	683b      	ldr	r3, [r7, #0]
 801283a:	785b      	ldrb	r3, [r3, #1]
 801283c:	2b01      	cmp	r3, #1
 801283e:	d13a      	bne.n	80128b6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012846:	69da      	ldr	r2, [r3, #28]
 8012848:	683b      	ldr	r3, [r7, #0]
 801284a:	781b      	ldrb	r3, [r3, #0]
 801284c:	f003 030f 	and.w	r3, r3, #15
 8012850:	2101      	movs	r1, #1
 8012852:	fa01 f303 	lsl.w	r3, r1, r3
 8012856:	b29b      	uxth	r3, r3
 8012858:	68f9      	ldr	r1, [r7, #12]
 801285a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801285e:	4313      	orrs	r3, r2
 8012860:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8012862:	68bb      	ldr	r3, [r7, #8]
 8012864:	015a      	lsls	r2, r3, #5
 8012866:	68fb      	ldr	r3, [r7, #12]
 8012868:	4413      	add	r3, r2
 801286a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801286e:	681b      	ldr	r3, [r3, #0]
 8012870:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012874:	2b00      	cmp	r3, #0
 8012876:	d155      	bne.n	8012924 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8012878:	68bb      	ldr	r3, [r7, #8]
 801287a:	015a      	lsls	r2, r3, #5
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	4413      	add	r3, r2
 8012880:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012884:	681a      	ldr	r2, [r3, #0]
 8012886:	683b      	ldr	r3, [r7, #0]
 8012888:	68db      	ldr	r3, [r3, #12]
 801288a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801288e:	683b      	ldr	r3, [r7, #0]
 8012890:	791b      	ldrb	r3, [r3, #4]
 8012892:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8012894:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8012896:	68bb      	ldr	r3, [r7, #8]
 8012898:	059b      	lsls	r3, r3, #22
 801289a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801289c:	4313      	orrs	r3, r2
 801289e:	68ba      	ldr	r2, [r7, #8]
 80128a0:	0151      	lsls	r1, r2, #5
 80128a2:	68fa      	ldr	r2, [r7, #12]
 80128a4:	440a      	add	r2, r1
 80128a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80128aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80128ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80128b2:	6013      	str	r3, [r2, #0]
 80128b4:	e036      	b.n	8012924 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80128b6:	68fb      	ldr	r3, [r7, #12]
 80128b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80128bc:	69da      	ldr	r2, [r3, #28]
 80128be:	683b      	ldr	r3, [r7, #0]
 80128c0:	781b      	ldrb	r3, [r3, #0]
 80128c2:	f003 030f 	and.w	r3, r3, #15
 80128c6:	2101      	movs	r1, #1
 80128c8:	fa01 f303 	lsl.w	r3, r1, r3
 80128cc:	041b      	lsls	r3, r3, #16
 80128ce:	68f9      	ldr	r1, [r7, #12]
 80128d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80128d4:	4313      	orrs	r3, r2
 80128d6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80128d8:	68bb      	ldr	r3, [r7, #8]
 80128da:	015a      	lsls	r2, r3, #5
 80128dc:	68fb      	ldr	r3, [r7, #12]
 80128de:	4413      	add	r3, r2
 80128e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80128e4:	681b      	ldr	r3, [r3, #0]
 80128e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	d11a      	bne.n	8012924 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80128ee:	68bb      	ldr	r3, [r7, #8]
 80128f0:	015a      	lsls	r2, r3, #5
 80128f2:	68fb      	ldr	r3, [r7, #12]
 80128f4:	4413      	add	r3, r2
 80128f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80128fa:	681a      	ldr	r2, [r3, #0]
 80128fc:	683b      	ldr	r3, [r7, #0]
 80128fe:	68db      	ldr	r3, [r3, #12]
 8012900:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8012904:	683b      	ldr	r3, [r7, #0]
 8012906:	791b      	ldrb	r3, [r3, #4]
 8012908:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801290a:	430b      	orrs	r3, r1
 801290c:	4313      	orrs	r3, r2
 801290e:	68ba      	ldr	r2, [r7, #8]
 8012910:	0151      	lsls	r1, r2, #5
 8012912:	68fa      	ldr	r2, [r7, #12]
 8012914:	440a      	add	r2, r1
 8012916:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801291a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801291e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8012922:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8012924:	2300      	movs	r3, #0
}
 8012926:	4618      	mov	r0, r3
 8012928:	3714      	adds	r7, #20
 801292a:	46bd      	mov	sp, r7
 801292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012930:	4770      	bx	lr
	...

08012934 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8012934:	b480      	push	{r7}
 8012936:	b085      	sub	sp, #20
 8012938:	af00      	add	r7, sp, #0
 801293a:	6078      	str	r0, [r7, #4]
 801293c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8012942:	683b      	ldr	r3, [r7, #0]
 8012944:	781b      	ldrb	r3, [r3, #0]
 8012946:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8012948:	683b      	ldr	r3, [r7, #0]
 801294a:	785b      	ldrb	r3, [r3, #1]
 801294c:	2b01      	cmp	r3, #1
 801294e:	d161      	bne.n	8012a14 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8012950:	68bb      	ldr	r3, [r7, #8]
 8012952:	015a      	lsls	r2, r3, #5
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	4413      	add	r3, r2
 8012958:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012962:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012966:	d11f      	bne.n	80129a8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8012968:	68bb      	ldr	r3, [r7, #8]
 801296a:	015a      	lsls	r2, r3, #5
 801296c:	68fb      	ldr	r3, [r7, #12]
 801296e:	4413      	add	r3, r2
 8012970:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012974:	681b      	ldr	r3, [r3, #0]
 8012976:	68ba      	ldr	r2, [r7, #8]
 8012978:	0151      	lsls	r1, r2, #5
 801297a:	68fa      	ldr	r2, [r7, #12]
 801297c:	440a      	add	r2, r1
 801297e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012982:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8012986:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8012988:	68bb      	ldr	r3, [r7, #8]
 801298a:	015a      	lsls	r2, r3, #5
 801298c:	68fb      	ldr	r3, [r7, #12]
 801298e:	4413      	add	r3, r2
 8012990:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	68ba      	ldr	r2, [r7, #8]
 8012998:	0151      	lsls	r1, r2, #5
 801299a:	68fa      	ldr	r2, [r7, #12]
 801299c:	440a      	add	r2, r1
 801299e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80129a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80129a6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80129ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80129b0:	683b      	ldr	r3, [r7, #0]
 80129b2:	781b      	ldrb	r3, [r3, #0]
 80129b4:	f003 030f 	and.w	r3, r3, #15
 80129b8:	2101      	movs	r1, #1
 80129ba:	fa01 f303 	lsl.w	r3, r1, r3
 80129be:	b29b      	uxth	r3, r3
 80129c0:	43db      	mvns	r3, r3
 80129c2:	68f9      	ldr	r1, [r7, #12]
 80129c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80129c8:	4013      	ands	r3, r2
 80129ca:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80129cc:	68fb      	ldr	r3, [r7, #12]
 80129ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80129d2:	69da      	ldr	r2, [r3, #28]
 80129d4:	683b      	ldr	r3, [r7, #0]
 80129d6:	781b      	ldrb	r3, [r3, #0]
 80129d8:	f003 030f 	and.w	r3, r3, #15
 80129dc:	2101      	movs	r1, #1
 80129de:	fa01 f303 	lsl.w	r3, r1, r3
 80129e2:	b29b      	uxth	r3, r3
 80129e4:	43db      	mvns	r3, r3
 80129e6:	68f9      	ldr	r1, [r7, #12]
 80129e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80129ec:	4013      	ands	r3, r2
 80129ee:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80129f0:	68bb      	ldr	r3, [r7, #8]
 80129f2:	015a      	lsls	r2, r3, #5
 80129f4:	68fb      	ldr	r3, [r7, #12]
 80129f6:	4413      	add	r3, r2
 80129f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80129fc:	681a      	ldr	r2, [r3, #0]
 80129fe:	68bb      	ldr	r3, [r7, #8]
 8012a00:	0159      	lsls	r1, r3, #5
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	440b      	add	r3, r1
 8012a06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012a0a:	4619      	mov	r1, r3
 8012a0c:	4b35      	ldr	r3, [pc, #212]	; (8012ae4 <USB_DeactivateEndpoint+0x1b0>)
 8012a0e:	4013      	ands	r3, r2
 8012a10:	600b      	str	r3, [r1, #0]
 8012a12:	e060      	b.n	8012ad6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8012a14:	68bb      	ldr	r3, [r7, #8]
 8012a16:	015a      	lsls	r2, r3, #5
 8012a18:	68fb      	ldr	r3, [r7, #12]
 8012a1a:	4413      	add	r3, r2
 8012a1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012a20:	681b      	ldr	r3, [r3, #0]
 8012a22:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012a26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012a2a:	d11f      	bne.n	8012a6c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8012a2c:	68bb      	ldr	r3, [r7, #8]
 8012a2e:	015a      	lsls	r2, r3, #5
 8012a30:	68fb      	ldr	r3, [r7, #12]
 8012a32:	4413      	add	r3, r2
 8012a34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	68ba      	ldr	r2, [r7, #8]
 8012a3c:	0151      	lsls	r1, r2, #5
 8012a3e:	68fa      	ldr	r2, [r7, #12]
 8012a40:	440a      	add	r2, r1
 8012a42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012a46:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8012a4a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8012a4c:	68bb      	ldr	r3, [r7, #8]
 8012a4e:	015a      	lsls	r2, r3, #5
 8012a50:	68fb      	ldr	r3, [r7, #12]
 8012a52:	4413      	add	r3, r2
 8012a54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012a58:	681b      	ldr	r3, [r3, #0]
 8012a5a:	68ba      	ldr	r2, [r7, #8]
 8012a5c:	0151      	lsls	r1, r2, #5
 8012a5e:	68fa      	ldr	r2, [r7, #12]
 8012a60:	440a      	add	r2, r1
 8012a62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012a66:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8012a6a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8012a6c:	68fb      	ldr	r3, [r7, #12]
 8012a6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012a72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8012a74:	683b      	ldr	r3, [r7, #0]
 8012a76:	781b      	ldrb	r3, [r3, #0]
 8012a78:	f003 030f 	and.w	r3, r3, #15
 8012a7c:	2101      	movs	r1, #1
 8012a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8012a82:	041b      	lsls	r3, r3, #16
 8012a84:	43db      	mvns	r3, r3
 8012a86:	68f9      	ldr	r1, [r7, #12]
 8012a88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012a8c:	4013      	ands	r3, r2
 8012a8e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8012a90:	68fb      	ldr	r3, [r7, #12]
 8012a92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012a96:	69da      	ldr	r2, [r3, #28]
 8012a98:	683b      	ldr	r3, [r7, #0]
 8012a9a:	781b      	ldrb	r3, [r3, #0]
 8012a9c:	f003 030f 	and.w	r3, r3, #15
 8012aa0:	2101      	movs	r1, #1
 8012aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8012aa6:	041b      	lsls	r3, r3, #16
 8012aa8:	43db      	mvns	r3, r3
 8012aaa:	68f9      	ldr	r1, [r7, #12]
 8012aac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012ab0:	4013      	ands	r3, r2
 8012ab2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8012ab4:	68bb      	ldr	r3, [r7, #8]
 8012ab6:	015a      	lsls	r2, r3, #5
 8012ab8:	68fb      	ldr	r3, [r7, #12]
 8012aba:	4413      	add	r3, r2
 8012abc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012ac0:	681a      	ldr	r2, [r3, #0]
 8012ac2:	68bb      	ldr	r3, [r7, #8]
 8012ac4:	0159      	lsls	r1, r3, #5
 8012ac6:	68fb      	ldr	r3, [r7, #12]
 8012ac8:	440b      	add	r3, r1
 8012aca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012ace:	4619      	mov	r1, r3
 8012ad0:	4b05      	ldr	r3, [pc, #20]	; (8012ae8 <USB_DeactivateEndpoint+0x1b4>)
 8012ad2:	4013      	ands	r3, r2
 8012ad4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8012ad6:	2300      	movs	r3, #0
}
 8012ad8:	4618      	mov	r0, r3
 8012ada:	3714      	adds	r7, #20
 8012adc:	46bd      	mov	sp, r7
 8012ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae2:	4770      	bx	lr
 8012ae4:	ec337800 	.word	0xec337800
 8012ae8:	eff37800 	.word	0xeff37800

08012aec <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8012aec:	b580      	push	{r7, lr}
 8012aee:	b086      	sub	sp, #24
 8012af0:	af00      	add	r7, sp, #0
 8012af2:	6078      	str	r0, [r7, #4]
 8012af4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8012afa:	683b      	ldr	r3, [r7, #0]
 8012afc:	781b      	ldrb	r3, [r3, #0]
 8012afe:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8012b00:	683b      	ldr	r3, [r7, #0]
 8012b02:	785b      	ldrb	r3, [r3, #1]
 8012b04:	2b01      	cmp	r3, #1
 8012b06:	f040 810a 	bne.w	8012d1e <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8012b0a:	683b      	ldr	r3, [r7, #0]
 8012b0c:	699b      	ldr	r3, [r3, #24]
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d132      	bne.n	8012b78 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012b12:	693b      	ldr	r3, [r7, #16]
 8012b14:	015a      	lsls	r2, r3, #5
 8012b16:	697b      	ldr	r3, [r7, #20]
 8012b18:	4413      	add	r3, r2
 8012b1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012b1e:	691b      	ldr	r3, [r3, #16]
 8012b20:	693a      	ldr	r2, [r7, #16]
 8012b22:	0151      	lsls	r1, r2, #5
 8012b24:	697a      	ldr	r2, [r7, #20]
 8012b26:	440a      	add	r2, r1
 8012b28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012b2c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012b30:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012b34:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8012b36:	693b      	ldr	r3, [r7, #16]
 8012b38:	015a      	lsls	r2, r3, #5
 8012b3a:	697b      	ldr	r3, [r7, #20]
 8012b3c:	4413      	add	r3, r2
 8012b3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012b42:	691b      	ldr	r3, [r3, #16]
 8012b44:	693a      	ldr	r2, [r7, #16]
 8012b46:	0151      	lsls	r1, r2, #5
 8012b48:	697a      	ldr	r2, [r7, #20]
 8012b4a:	440a      	add	r2, r1
 8012b4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012b50:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012b54:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012b56:	693b      	ldr	r3, [r7, #16]
 8012b58:	015a      	lsls	r2, r3, #5
 8012b5a:	697b      	ldr	r3, [r7, #20]
 8012b5c:	4413      	add	r3, r2
 8012b5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012b62:	691b      	ldr	r3, [r3, #16]
 8012b64:	693a      	ldr	r2, [r7, #16]
 8012b66:	0151      	lsls	r1, r2, #5
 8012b68:	697a      	ldr	r2, [r7, #20]
 8012b6a:	440a      	add	r2, r1
 8012b6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012b70:	0cdb      	lsrs	r3, r3, #19
 8012b72:	04db      	lsls	r3, r3, #19
 8012b74:	6113      	str	r3, [r2, #16]
 8012b76:	e074      	b.n	8012c62 <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012b78:	693b      	ldr	r3, [r7, #16]
 8012b7a:	015a      	lsls	r2, r3, #5
 8012b7c:	697b      	ldr	r3, [r7, #20]
 8012b7e:	4413      	add	r3, r2
 8012b80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012b84:	691b      	ldr	r3, [r3, #16]
 8012b86:	693a      	ldr	r2, [r7, #16]
 8012b88:	0151      	lsls	r1, r2, #5
 8012b8a:	697a      	ldr	r2, [r7, #20]
 8012b8c:	440a      	add	r2, r1
 8012b8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012b92:	0cdb      	lsrs	r3, r3, #19
 8012b94:	04db      	lsls	r3, r3, #19
 8012b96:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012b98:	693b      	ldr	r3, [r7, #16]
 8012b9a:	015a      	lsls	r2, r3, #5
 8012b9c:	697b      	ldr	r3, [r7, #20]
 8012b9e:	4413      	add	r3, r2
 8012ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012ba4:	691b      	ldr	r3, [r3, #16]
 8012ba6:	693a      	ldr	r2, [r7, #16]
 8012ba8:	0151      	lsls	r1, r2, #5
 8012baa:	697a      	ldr	r2, [r7, #20]
 8012bac:	440a      	add	r2, r1
 8012bae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012bb2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012bb6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012bba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8012bbc:	693b      	ldr	r3, [r7, #16]
 8012bbe:	015a      	lsls	r2, r3, #5
 8012bc0:	697b      	ldr	r3, [r7, #20]
 8012bc2:	4413      	add	r3, r2
 8012bc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012bc8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8012bca:	683b      	ldr	r3, [r7, #0]
 8012bcc:	6999      	ldr	r1, [r3, #24]
 8012bce:	683b      	ldr	r3, [r7, #0]
 8012bd0:	68db      	ldr	r3, [r3, #12]
 8012bd2:	440b      	add	r3, r1
 8012bd4:	1e59      	subs	r1, r3, #1
 8012bd6:	683b      	ldr	r3, [r7, #0]
 8012bd8:	68db      	ldr	r3, [r3, #12]
 8012bda:	fbb1 f3f3 	udiv	r3, r1, r3
 8012bde:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8012be0:	4b9e      	ldr	r3, [pc, #632]	; (8012e5c <USB_EPStartXfer+0x370>)
 8012be2:	400b      	ands	r3, r1
 8012be4:	6939      	ldr	r1, [r7, #16]
 8012be6:	0148      	lsls	r0, r1, #5
 8012be8:	6979      	ldr	r1, [r7, #20]
 8012bea:	4401      	add	r1, r0
 8012bec:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8012bf0:	4313      	orrs	r3, r2
 8012bf2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8012bf4:	693b      	ldr	r3, [r7, #16]
 8012bf6:	015a      	lsls	r2, r3, #5
 8012bf8:	697b      	ldr	r3, [r7, #20]
 8012bfa:	4413      	add	r3, r2
 8012bfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012c00:	691a      	ldr	r2, [r3, #16]
 8012c02:	683b      	ldr	r3, [r7, #0]
 8012c04:	699b      	ldr	r3, [r3, #24]
 8012c06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012c0a:	6939      	ldr	r1, [r7, #16]
 8012c0c:	0148      	lsls	r0, r1, #5
 8012c0e:	6979      	ldr	r1, [r7, #20]
 8012c10:	4401      	add	r1, r0
 8012c12:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8012c16:	4313      	orrs	r3, r2
 8012c18:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8012c1a:	683b      	ldr	r3, [r7, #0]
 8012c1c:	791b      	ldrb	r3, [r3, #4]
 8012c1e:	2b01      	cmp	r3, #1
 8012c20:	d11f      	bne.n	8012c62 <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8012c22:	693b      	ldr	r3, [r7, #16]
 8012c24:	015a      	lsls	r2, r3, #5
 8012c26:	697b      	ldr	r3, [r7, #20]
 8012c28:	4413      	add	r3, r2
 8012c2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012c2e:	691b      	ldr	r3, [r3, #16]
 8012c30:	693a      	ldr	r2, [r7, #16]
 8012c32:	0151      	lsls	r1, r2, #5
 8012c34:	697a      	ldr	r2, [r7, #20]
 8012c36:	440a      	add	r2, r1
 8012c38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012c3c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8012c40:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8012c42:	693b      	ldr	r3, [r7, #16]
 8012c44:	015a      	lsls	r2, r3, #5
 8012c46:	697b      	ldr	r3, [r7, #20]
 8012c48:	4413      	add	r3, r2
 8012c4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012c4e:	691b      	ldr	r3, [r3, #16]
 8012c50:	693a      	ldr	r2, [r7, #16]
 8012c52:	0151      	lsls	r1, r2, #5
 8012c54:	697a      	ldr	r2, [r7, #20]
 8012c56:	440a      	add	r2, r1
 8012c58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012c5c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8012c60:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8012c62:	693b      	ldr	r3, [r7, #16]
 8012c64:	015a      	lsls	r2, r3, #5
 8012c66:	697b      	ldr	r3, [r7, #20]
 8012c68:	4413      	add	r3, r2
 8012c6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012c6e:	681b      	ldr	r3, [r3, #0]
 8012c70:	693a      	ldr	r2, [r7, #16]
 8012c72:	0151      	lsls	r1, r2, #5
 8012c74:	697a      	ldr	r2, [r7, #20]
 8012c76:	440a      	add	r2, r1
 8012c78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012c7c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8012c80:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8012c82:	683b      	ldr	r3, [r7, #0]
 8012c84:	791b      	ldrb	r3, [r3, #4]
 8012c86:	2b01      	cmp	r3, #1
 8012c88:	d015      	beq.n	8012cb6 <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8012c8a:	683b      	ldr	r3, [r7, #0]
 8012c8c:	699b      	ldr	r3, [r3, #24]
 8012c8e:	2b00      	cmp	r3, #0
 8012c90:	f000 8106 	beq.w	8012ea0 <USB_EPStartXfer+0x3b4>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8012c94:	697b      	ldr	r3, [r7, #20]
 8012c96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012c9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012c9c:	683b      	ldr	r3, [r7, #0]
 8012c9e:	781b      	ldrb	r3, [r3, #0]
 8012ca0:	f003 030f 	and.w	r3, r3, #15
 8012ca4:	2101      	movs	r1, #1
 8012ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8012caa:	6979      	ldr	r1, [r7, #20]
 8012cac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012cb0:	4313      	orrs	r3, r2
 8012cb2:	634b      	str	r3, [r1, #52]	; 0x34
 8012cb4:	e0f4      	b.n	8012ea0 <USB_EPStartXfer+0x3b4>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8012cb6:	697b      	ldr	r3, [r7, #20]
 8012cb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012cbc:	689b      	ldr	r3, [r3, #8]
 8012cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	d110      	bne.n	8012ce8 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8012cc6:	693b      	ldr	r3, [r7, #16]
 8012cc8:	015a      	lsls	r2, r3, #5
 8012cca:	697b      	ldr	r3, [r7, #20]
 8012ccc:	4413      	add	r3, r2
 8012cce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012cd2:	681b      	ldr	r3, [r3, #0]
 8012cd4:	693a      	ldr	r2, [r7, #16]
 8012cd6:	0151      	lsls	r1, r2, #5
 8012cd8:	697a      	ldr	r2, [r7, #20]
 8012cda:	440a      	add	r2, r1
 8012cdc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012ce0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8012ce4:	6013      	str	r3, [r2, #0]
 8012ce6:	e00f      	b.n	8012d08 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8012ce8:	693b      	ldr	r3, [r7, #16]
 8012cea:	015a      	lsls	r2, r3, #5
 8012cec:	697b      	ldr	r3, [r7, #20]
 8012cee:	4413      	add	r3, r2
 8012cf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	693a      	ldr	r2, [r7, #16]
 8012cf8:	0151      	lsls	r1, r2, #5
 8012cfa:	697a      	ldr	r2, [r7, #20]
 8012cfc:	440a      	add	r2, r1
 8012cfe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012d02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012d06:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8012d08:	683b      	ldr	r3, [r7, #0]
 8012d0a:	6919      	ldr	r1, [r3, #16]
 8012d0c:	683b      	ldr	r3, [r7, #0]
 8012d0e:	781a      	ldrb	r2, [r3, #0]
 8012d10:	683b      	ldr	r3, [r7, #0]
 8012d12:	699b      	ldr	r3, [r3, #24]
 8012d14:	b29b      	uxth	r3, r3
 8012d16:	6878      	ldr	r0, [r7, #4]
 8012d18:	f000 fa94 	bl	8013244 <USB_WritePacket>
 8012d1c:	e0c0      	b.n	8012ea0 <USB_EPStartXfer+0x3b4>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8012d1e:	693b      	ldr	r3, [r7, #16]
 8012d20:	015a      	lsls	r2, r3, #5
 8012d22:	697b      	ldr	r3, [r7, #20]
 8012d24:	4413      	add	r3, r2
 8012d26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012d2a:	691b      	ldr	r3, [r3, #16]
 8012d2c:	693a      	ldr	r2, [r7, #16]
 8012d2e:	0151      	lsls	r1, r2, #5
 8012d30:	697a      	ldr	r2, [r7, #20]
 8012d32:	440a      	add	r2, r1
 8012d34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012d38:	0cdb      	lsrs	r3, r3, #19
 8012d3a:	04db      	lsls	r3, r3, #19
 8012d3c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8012d3e:	693b      	ldr	r3, [r7, #16]
 8012d40:	015a      	lsls	r2, r3, #5
 8012d42:	697b      	ldr	r3, [r7, #20]
 8012d44:	4413      	add	r3, r2
 8012d46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012d4a:	691b      	ldr	r3, [r3, #16]
 8012d4c:	693a      	ldr	r2, [r7, #16]
 8012d4e:	0151      	lsls	r1, r2, #5
 8012d50:	697a      	ldr	r2, [r7, #20]
 8012d52:	440a      	add	r2, r1
 8012d54:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012d58:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012d5c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012d60:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8012d62:	683b      	ldr	r3, [r7, #0]
 8012d64:	699b      	ldr	r3, [r3, #24]
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	d123      	bne.n	8012db2 <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8012d6a:	693b      	ldr	r3, [r7, #16]
 8012d6c:	015a      	lsls	r2, r3, #5
 8012d6e:	697b      	ldr	r3, [r7, #20]
 8012d70:	4413      	add	r3, r2
 8012d72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012d76:	691a      	ldr	r2, [r3, #16]
 8012d78:	683b      	ldr	r3, [r7, #0]
 8012d7a:	68db      	ldr	r3, [r3, #12]
 8012d7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012d80:	6939      	ldr	r1, [r7, #16]
 8012d82:	0148      	lsls	r0, r1, #5
 8012d84:	6979      	ldr	r1, [r7, #20]
 8012d86:	4401      	add	r1, r0
 8012d88:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8012d8c:	4313      	orrs	r3, r2
 8012d8e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8012d90:	693b      	ldr	r3, [r7, #16]
 8012d92:	015a      	lsls	r2, r3, #5
 8012d94:	697b      	ldr	r3, [r7, #20]
 8012d96:	4413      	add	r3, r2
 8012d98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012d9c:	691b      	ldr	r3, [r3, #16]
 8012d9e:	693a      	ldr	r2, [r7, #16]
 8012da0:	0151      	lsls	r1, r2, #5
 8012da2:	697a      	ldr	r2, [r7, #20]
 8012da4:	440a      	add	r2, r1
 8012da6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012daa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012dae:	6113      	str	r3, [r2, #16]
 8012db0:	e037      	b.n	8012e22 <USB_EPStartXfer+0x336>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8012db2:	683b      	ldr	r3, [r7, #0]
 8012db4:	699a      	ldr	r2, [r3, #24]
 8012db6:	683b      	ldr	r3, [r7, #0]
 8012db8:	68db      	ldr	r3, [r3, #12]
 8012dba:	4413      	add	r3, r2
 8012dbc:	1e5a      	subs	r2, r3, #1
 8012dbe:	683b      	ldr	r3, [r7, #0]
 8012dc0:	68db      	ldr	r3, [r3, #12]
 8012dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8012dc6:	81fb      	strh	r3, [r7, #14]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8012dc8:	683b      	ldr	r3, [r7, #0]
 8012dca:	68db      	ldr	r3, [r3, #12]
 8012dcc:	89fa      	ldrh	r2, [r7, #14]
 8012dce:	fb03 f202 	mul.w	r2, r3, r2
 8012dd2:	683b      	ldr	r3, [r7, #0]
 8012dd4:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8012dd6:	693b      	ldr	r3, [r7, #16]
 8012dd8:	015a      	lsls	r2, r3, #5
 8012dda:	697b      	ldr	r3, [r7, #20]
 8012ddc:	4413      	add	r3, r2
 8012dde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012de2:	691a      	ldr	r2, [r3, #16]
 8012de4:	89fb      	ldrh	r3, [r7, #14]
 8012de6:	04d9      	lsls	r1, r3, #19
 8012de8:	4b1c      	ldr	r3, [pc, #112]	; (8012e5c <USB_EPStartXfer+0x370>)
 8012dea:	400b      	ands	r3, r1
 8012dec:	6939      	ldr	r1, [r7, #16]
 8012dee:	0148      	lsls	r0, r1, #5
 8012df0:	6979      	ldr	r1, [r7, #20]
 8012df2:	4401      	add	r1, r0
 8012df4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8012df8:	4313      	orrs	r3, r2
 8012dfa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8012dfc:	693b      	ldr	r3, [r7, #16]
 8012dfe:	015a      	lsls	r2, r3, #5
 8012e00:	697b      	ldr	r3, [r7, #20]
 8012e02:	4413      	add	r3, r2
 8012e04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012e08:	691a      	ldr	r2, [r3, #16]
 8012e0a:	683b      	ldr	r3, [r7, #0]
 8012e0c:	69db      	ldr	r3, [r3, #28]
 8012e0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012e12:	6939      	ldr	r1, [r7, #16]
 8012e14:	0148      	lsls	r0, r1, #5
 8012e16:	6979      	ldr	r1, [r7, #20]
 8012e18:	4401      	add	r1, r0
 8012e1a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8012e1e:	4313      	orrs	r3, r2
 8012e20:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8012e22:	683b      	ldr	r3, [r7, #0]
 8012e24:	791b      	ldrb	r3, [r3, #4]
 8012e26:	2b01      	cmp	r3, #1
 8012e28:	d12a      	bne.n	8012e80 <USB_EPStartXfer+0x394>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8012e2a:	697b      	ldr	r3, [r7, #20]
 8012e2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012e30:	689b      	ldr	r3, [r3, #8]
 8012e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d112      	bne.n	8012e60 <USB_EPStartXfer+0x374>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8012e3a:	693b      	ldr	r3, [r7, #16]
 8012e3c:	015a      	lsls	r2, r3, #5
 8012e3e:	697b      	ldr	r3, [r7, #20]
 8012e40:	4413      	add	r3, r2
 8012e42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012e46:	681b      	ldr	r3, [r3, #0]
 8012e48:	693a      	ldr	r2, [r7, #16]
 8012e4a:	0151      	lsls	r1, r2, #5
 8012e4c:	697a      	ldr	r2, [r7, #20]
 8012e4e:	440a      	add	r2, r1
 8012e50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012e54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8012e58:	6013      	str	r3, [r2, #0]
 8012e5a:	e011      	b.n	8012e80 <USB_EPStartXfer+0x394>
 8012e5c:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8012e60:	693b      	ldr	r3, [r7, #16]
 8012e62:	015a      	lsls	r2, r3, #5
 8012e64:	697b      	ldr	r3, [r7, #20]
 8012e66:	4413      	add	r3, r2
 8012e68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012e6c:	681b      	ldr	r3, [r3, #0]
 8012e6e:	693a      	ldr	r2, [r7, #16]
 8012e70:	0151      	lsls	r1, r2, #5
 8012e72:	697a      	ldr	r2, [r7, #20]
 8012e74:	440a      	add	r2, r1
 8012e76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012e7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012e7e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8012e80:	693b      	ldr	r3, [r7, #16]
 8012e82:	015a      	lsls	r2, r3, #5
 8012e84:	697b      	ldr	r3, [r7, #20]
 8012e86:	4413      	add	r3, r2
 8012e88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012e8c:	681b      	ldr	r3, [r3, #0]
 8012e8e:	693a      	ldr	r2, [r7, #16]
 8012e90:	0151      	lsls	r1, r2, #5
 8012e92:	697a      	ldr	r2, [r7, #20]
 8012e94:	440a      	add	r2, r1
 8012e96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012e9a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8012e9e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8012ea0:	2300      	movs	r3, #0
}
 8012ea2:	4618      	mov	r0, r3
 8012ea4:	3718      	adds	r7, #24
 8012ea6:	46bd      	mov	sp, r7
 8012ea8:	bd80      	pop	{r7, pc}
 8012eaa:	bf00      	nop

08012eac <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8012eac:	b480      	push	{r7}
 8012eae:	b085      	sub	sp, #20
 8012eb0:	af00      	add	r7, sp, #0
 8012eb2:	6078      	str	r0, [r7, #4]
 8012eb4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8012eba:	683b      	ldr	r3, [r7, #0]
 8012ebc:	781b      	ldrb	r3, [r3, #0]
 8012ebe:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8012ec0:	683b      	ldr	r3, [r7, #0]
 8012ec2:	785b      	ldrb	r3, [r3, #1]
 8012ec4:	2b01      	cmp	r3, #1
 8012ec6:	f040 80ab 	bne.w	8013020 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8012eca:	683b      	ldr	r3, [r7, #0]
 8012ecc:	699b      	ldr	r3, [r3, #24]
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	d132      	bne.n	8012f38 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012ed2:	68bb      	ldr	r3, [r7, #8]
 8012ed4:	015a      	lsls	r2, r3, #5
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	4413      	add	r3, r2
 8012eda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012ede:	691b      	ldr	r3, [r3, #16]
 8012ee0:	68ba      	ldr	r2, [r7, #8]
 8012ee2:	0151      	lsls	r1, r2, #5
 8012ee4:	68fa      	ldr	r2, [r7, #12]
 8012ee6:	440a      	add	r2, r1
 8012ee8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012eec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012ef0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012ef4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8012ef6:	68bb      	ldr	r3, [r7, #8]
 8012ef8:	015a      	lsls	r2, r3, #5
 8012efa:	68fb      	ldr	r3, [r7, #12]
 8012efc:	4413      	add	r3, r2
 8012efe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f02:	691b      	ldr	r3, [r3, #16]
 8012f04:	68ba      	ldr	r2, [r7, #8]
 8012f06:	0151      	lsls	r1, r2, #5
 8012f08:	68fa      	ldr	r2, [r7, #12]
 8012f0a:	440a      	add	r2, r1
 8012f0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012f10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012f14:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012f16:	68bb      	ldr	r3, [r7, #8]
 8012f18:	015a      	lsls	r2, r3, #5
 8012f1a:	68fb      	ldr	r3, [r7, #12]
 8012f1c:	4413      	add	r3, r2
 8012f1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f22:	691b      	ldr	r3, [r3, #16]
 8012f24:	68ba      	ldr	r2, [r7, #8]
 8012f26:	0151      	lsls	r1, r2, #5
 8012f28:	68fa      	ldr	r2, [r7, #12]
 8012f2a:	440a      	add	r2, r1
 8012f2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012f30:	0cdb      	lsrs	r3, r3, #19
 8012f32:	04db      	lsls	r3, r3, #19
 8012f34:	6113      	str	r3, [r2, #16]
 8012f36:	e04e      	b.n	8012fd6 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012f38:	68bb      	ldr	r3, [r7, #8]
 8012f3a:	015a      	lsls	r2, r3, #5
 8012f3c:	68fb      	ldr	r3, [r7, #12]
 8012f3e:	4413      	add	r3, r2
 8012f40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f44:	691b      	ldr	r3, [r3, #16]
 8012f46:	68ba      	ldr	r2, [r7, #8]
 8012f48:	0151      	lsls	r1, r2, #5
 8012f4a:	68fa      	ldr	r2, [r7, #12]
 8012f4c:	440a      	add	r2, r1
 8012f4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012f52:	0cdb      	lsrs	r3, r3, #19
 8012f54:	04db      	lsls	r3, r3, #19
 8012f56:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012f58:	68bb      	ldr	r3, [r7, #8]
 8012f5a:	015a      	lsls	r2, r3, #5
 8012f5c:	68fb      	ldr	r3, [r7, #12]
 8012f5e:	4413      	add	r3, r2
 8012f60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f64:	691b      	ldr	r3, [r3, #16]
 8012f66:	68ba      	ldr	r2, [r7, #8]
 8012f68:	0151      	lsls	r1, r2, #5
 8012f6a:	68fa      	ldr	r2, [r7, #12]
 8012f6c:	440a      	add	r2, r1
 8012f6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012f72:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012f76:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012f7a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8012f7c:	683b      	ldr	r3, [r7, #0]
 8012f7e:	699a      	ldr	r2, [r3, #24]
 8012f80:	683b      	ldr	r3, [r7, #0]
 8012f82:	68db      	ldr	r3, [r3, #12]
 8012f84:	429a      	cmp	r2, r3
 8012f86:	d903      	bls.n	8012f90 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 8012f88:	683b      	ldr	r3, [r7, #0]
 8012f8a:	68da      	ldr	r2, [r3, #12]
 8012f8c:	683b      	ldr	r3, [r7, #0]
 8012f8e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8012f90:	68bb      	ldr	r3, [r7, #8]
 8012f92:	015a      	lsls	r2, r3, #5
 8012f94:	68fb      	ldr	r3, [r7, #12]
 8012f96:	4413      	add	r3, r2
 8012f98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f9c:	691b      	ldr	r3, [r3, #16]
 8012f9e:	68ba      	ldr	r2, [r7, #8]
 8012fa0:	0151      	lsls	r1, r2, #5
 8012fa2:	68fa      	ldr	r2, [r7, #12]
 8012fa4:	440a      	add	r2, r1
 8012fa6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012faa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012fae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8012fb0:	68bb      	ldr	r3, [r7, #8]
 8012fb2:	015a      	lsls	r2, r3, #5
 8012fb4:	68fb      	ldr	r3, [r7, #12]
 8012fb6:	4413      	add	r3, r2
 8012fb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012fbc:	691a      	ldr	r2, [r3, #16]
 8012fbe:	683b      	ldr	r3, [r7, #0]
 8012fc0:	699b      	ldr	r3, [r3, #24]
 8012fc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012fc6:	68b9      	ldr	r1, [r7, #8]
 8012fc8:	0148      	lsls	r0, r1, #5
 8012fca:	68f9      	ldr	r1, [r7, #12]
 8012fcc:	4401      	add	r1, r0
 8012fce:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8012fd2:	4313      	orrs	r3, r2
 8012fd4:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8012fd6:	68bb      	ldr	r3, [r7, #8]
 8012fd8:	015a      	lsls	r2, r3, #5
 8012fda:	68fb      	ldr	r3, [r7, #12]
 8012fdc:	4413      	add	r3, r2
 8012fde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012fe2:	681b      	ldr	r3, [r3, #0]
 8012fe4:	68ba      	ldr	r2, [r7, #8]
 8012fe6:	0151      	lsls	r1, r2, #5
 8012fe8:	68fa      	ldr	r2, [r7, #12]
 8012fea:	440a      	add	r2, r1
 8012fec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012ff0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8012ff4:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 8012ff6:	683b      	ldr	r3, [r7, #0]
 8012ff8:	699b      	ldr	r3, [r3, #24]
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d071      	beq.n	80130e2 <USB_EP0StartXfer+0x236>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8012ffe:	68fb      	ldr	r3, [r7, #12]
 8013000:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013004:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013006:	683b      	ldr	r3, [r7, #0]
 8013008:	781b      	ldrb	r3, [r3, #0]
 801300a:	f003 030f 	and.w	r3, r3, #15
 801300e:	2101      	movs	r1, #1
 8013010:	fa01 f303 	lsl.w	r3, r1, r3
 8013014:	68f9      	ldr	r1, [r7, #12]
 8013016:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801301a:	4313      	orrs	r3, r2
 801301c:	634b      	str	r3, [r1, #52]	; 0x34
 801301e:	e060      	b.n	80130e2 <USB_EP0StartXfer+0x236>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8013020:	68bb      	ldr	r3, [r7, #8]
 8013022:	015a      	lsls	r2, r3, #5
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	4413      	add	r3, r2
 8013028:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801302c:	691b      	ldr	r3, [r3, #16]
 801302e:	68ba      	ldr	r2, [r7, #8]
 8013030:	0151      	lsls	r1, r2, #5
 8013032:	68fa      	ldr	r2, [r7, #12]
 8013034:	440a      	add	r2, r1
 8013036:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801303a:	0cdb      	lsrs	r3, r3, #19
 801303c:	04db      	lsls	r3, r3, #19
 801303e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8013040:	68bb      	ldr	r3, [r7, #8]
 8013042:	015a      	lsls	r2, r3, #5
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	4413      	add	r3, r2
 8013048:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801304c:	691b      	ldr	r3, [r3, #16]
 801304e:	68ba      	ldr	r2, [r7, #8]
 8013050:	0151      	lsls	r1, r2, #5
 8013052:	68fa      	ldr	r2, [r7, #12]
 8013054:	440a      	add	r2, r1
 8013056:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801305a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801305e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8013062:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8013064:	683b      	ldr	r3, [r7, #0]
 8013066:	699b      	ldr	r3, [r3, #24]
 8013068:	2b00      	cmp	r3, #0
 801306a:	d003      	beq.n	8013074 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 801306c:	683b      	ldr	r3, [r7, #0]
 801306e:	68da      	ldr	r2, [r3, #12]
 8013070:	683b      	ldr	r3, [r7, #0]
 8013072:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8013074:	683b      	ldr	r3, [r7, #0]
 8013076:	68da      	ldr	r2, [r3, #12]
 8013078:	683b      	ldr	r3, [r7, #0]
 801307a:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801307c:	68bb      	ldr	r3, [r7, #8]
 801307e:	015a      	lsls	r2, r3, #5
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	4413      	add	r3, r2
 8013084:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013088:	691b      	ldr	r3, [r3, #16]
 801308a:	68ba      	ldr	r2, [r7, #8]
 801308c:	0151      	lsls	r1, r2, #5
 801308e:	68fa      	ldr	r2, [r7, #12]
 8013090:	440a      	add	r2, r1
 8013092:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013096:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801309a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801309c:	68bb      	ldr	r3, [r7, #8]
 801309e:	015a      	lsls	r2, r3, #5
 80130a0:	68fb      	ldr	r3, [r7, #12]
 80130a2:	4413      	add	r3, r2
 80130a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80130a8:	691a      	ldr	r2, [r3, #16]
 80130aa:	683b      	ldr	r3, [r7, #0]
 80130ac:	69db      	ldr	r3, [r3, #28]
 80130ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80130b2:	68b9      	ldr	r1, [r7, #8]
 80130b4:	0148      	lsls	r0, r1, #5
 80130b6:	68f9      	ldr	r1, [r7, #12]
 80130b8:	4401      	add	r1, r0
 80130ba:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80130be:	4313      	orrs	r3, r2
 80130c0:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80130c2:	68bb      	ldr	r3, [r7, #8]
 80130c4:	015a      	lsls	r2, r3, #5
 80130c6:	68fb      	ldr	r3, [r7, #12]
 80130c8:	4413      	add	r3, r2
 80130ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80130ce:	681b      	ldr	r3, [r3, #0]
 80130d0:	68ba      	ldr	r2, [r7, #8]
 80130d2:	0151      	lsls	r1, r2, #5
 80130d4:	68fa      	ldr	r2, [r7, #12]
 80130d6:	440a      	add	r2, r1
 80130d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80130dc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80130e0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80130e2:	2300      	movs	r3, #0
}
 80130e4:	4618      	mov	r0, r3
 80130e6:	3714      	adds	r7, #20
 80130e8:	46bd      	mov	sp, r7
 80130ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ee:	4770      	bx	lr

080130f0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80130f0:	b480      	push	{r7}
 80130f2:	b087      	sub	sp, #28
 80130f4:	af00      	add	r7, sp, #0
 80130f6:	6078      	str	r0, [r7, #4]
 80130f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80130fa:	2300      	movs	r3, #0
 80130fc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80130fe:	2300      	movs	r3, #0
 8013100:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8013106:	683b      	ldr	r3, [r7, #0]
 8013108:	785b      	ldrb	r3, [r3, #1]
 801310a:	2b01      	cmp	r3, #1
 801310c:	d14a      	bne.n	80131a4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801310e:	683b      	ldr	r3, [r7, #0]
 8013110:	781b      	ldrb	r3, [r3, #0]
 8013112:	015a      	lsls	r2, r3, #5
 8013114:	693b      	ldr	r3, [r7, #16]
 8013116:	4413      	add	r3, r2
 8013118:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801311c:	681b      	ldr	r3, [r3, #0]
 801311e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013122:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013126:	f040 8086 	bne.w	8013236 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801312a:	683b      	ldr	r3, [r7, #0]
 801312c:	781b      	ldrb	r3, [r3, #0]
 801312e:	015a      	lsls	r2, r3, #5
 8013130:	693b      	ldr	r3, [r7, #16]
 8013132:	4413      	add	r3, r2
 8013134:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	683a      	ldr	r2, [r7, #0]
 801313c:	7812      	ldrb	r2, [r2, #0]
 801313e:	0151      	lsls	r1, r2, #5
 8013140:	693a      	ldr	r2, [r7, #16]
 8013142:	440a      	add	r2, r1
 8013144:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013148:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801314c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801314e:	683b      	ldr	r3, [r7, #0]
 8013150:	781b      	ldrb	r3, [r3, #0]
 8013152:	015a      	lsls	r2, r3, #5
 8013154:	693b      	ldr	r3, [r7, #16]
 8013156:	4413      	add	r3, r2
 8013158:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801315c:	681b      	ldr	r3, [r3, #0]
 801315e:	683a      	ldr	r2, [r7, #0]
 8013160:	7812      	ldrb	r2, [r2, #0]
 8013162:	0151      	lsls	r1, r2, #5
 8013164:	693a      	ldr	r2, [r7, #16]
 8013166:	440a      	add	r2, r1
 8013168:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801316c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013170:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8013172:	68fb      	ldr	r3, [r7, #12]
 8013174:	3301      	adds	r3, #1
 8013176:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	f242 7210 	movw	r2, #10000	; 0x2710
 801317e:	4293      	cmp	r3, r2
 8013180:	d902      	bls.n	8013188 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8013182:	2301      	movs	r3, #1
 8013184:	75fb      	strb	r3, [r7, #23]
          break;
 8013186:	e056      	b.n	8013236 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8013188:	683b      	ldr	r3, [r7, #0]
 801318a:	781b      	ldrb	r3, [r3, #0]
 801318c:	015a      	lsls	r2, r3, #5
 801318e:	693b      	ldr	r3, [r7, #16]
 8013190:	4413      	add	r3, r2
 8013192:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801319c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80131a0:	d0e7      	beq.n	8013172 <USB_EPStopXfer+0x82>
 80131a2:	e048      	b.n	8013236 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80131a4:	683b      	ldr	r3, [r7, #0]
 80131a6:	781b      	ldrb	r3, [r3, #0]
 80131a8:	015a      	lsls	r2, r3, #5
 80131aa:	693b      	ldr	r3, [r7, #16]
 80131ac:	4413      	add	r3, r2
 80131ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80131b2:	681b      	ldr	r3, [r3, #0]
 80131b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80131b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80131bc:	d13b      	bne.n	8013236 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80131be:	683b      	ldr	r3, [r7, #0]
 80131c0:	781b      	ldrb	r3, [r3, #0]
 80131c2:	015a      	lsls	r2, r3, #5
 80131c4:	693b      	ldr	r3, [r7, #16]
 80131c6:	4413      	add	r3, r2
 80131c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80131cc:	681b      	ldr	r3, [r3, #0]
 80131ce:	683a      	ldr	r2, [r7, #0]
 80131d0:	7812      	ldrb	r2, [r2, #0]
 80131d2:	0151      	lsls	r1, r2, #5
 80131d4:	693a      	ldr	r2, [r7, #16]
 80131d6:	440a      	add	r2, r1
 80131d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80131dc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80131e0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80131e2:	683b      	ldr	r3, [r7, #0]
 80131e4:	781b      	ldrb	r3, [r3, #0]
 80131e6:	015a      	lsls	r2, r3, #5
 80131e8:	693b      	ldr	r3, [r7, #16]
 80131ea:	4413      	add	r3, r2
 80131ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80131f0:	681b      	ldr	r3, [r3, #0]
 80131f2:	683a      	ldr	r2, [r7, #0]
 80131f4:	7812      	ldrb	r2, [r2, #0]
 80131f6:	0151      	lsls	r1, r2, #5
 80131f8:	693a      	ldr	r2, [r7, #16]
 80131fa:	440a      	add	r2, r1
 80131fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013200:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013204:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	3301      	adds	r3, #1
 801320a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801320c:	68fb      	ldr	r3, [r7, #12]
 801320e:	f242 7210 	movw	r2, #10000	; 0x2710
 8013212:	4293      	cmp	r3, r2
 8013214:	d902      	bls.n	801321c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8013216:	2301      	movs	r3, #1
 8013218:	75fb      	strb	r3, [r7, #23]
          break;
 801321a:	e00c      	b.n	8013236 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 801321c:	683b      	ldr	r3, [r7, #0]
 801321e:	781b      	ldrb	r3, [r3, #0]
 8013220:	015a      	lsls	r2, r3, #5
 8013222:	693b      	ldr	r3, [r7, #16]
 8013224:	4413      	add	r3, r2
 8013226:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801322a:	681b      	ldr	r3, [r3, #0]
 801322c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013230:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013234:	d0e7      	beq.n	8013206 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8013236:	7dfb      	ldrb	r3, [r7, #23]
}
 8013238:	4618      	mov	r0, r3
 801323a:	371c      	adds	r7, #28
 801323c:	46bd      	mov	sp, r7
 801323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013242:	4770      	bx	lr

08013244 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8013244:	b480      	push	{r7}
 8013246:	b089      	sub	sp, #36	; 0x24
 8013248:	af00      	add	r7, sp, #0
 801324a:	60f8      	str	r0, [r7, #12]
 801324c:	60b9      	str	r1, [r7, #8]
 801324e:	4611      	mov	r1, r2
 8013250:	461a      	mov	r2, r3
 8013252:	460b      	mov	r3, r1
 8013254:	71fb      	strb	r3, [r7, #7]
 8013256:	4613      	mov	r3, r2
 8013258:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 801325e:	68bb      	ldr	r3, [r7, #8]
 8013260:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8013262:	88bb      	ldrh	r3, [r7, #4]
 8013264:	3303      	adds	r3, #3
 8013266:	089b      	lsrs	r3, r3, #2
 8013268:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 801326a:	2300      	movs	r3, #0
 801326c:	61bb      	str	r3, [r7, #24]
 801326e:	e018      	b.n	80132a2 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8013270:	79fb      	ldrb	r3, [r7, #7]
 8013272:	031a      	lsls	r2, r3, #12
 8013274:	697b      	ldr	r3, [r7, #20]
 8013276:	4413      	add	r3, r2
 8013278:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801327c:	461a      	mov	r2, r3
 801327e:	69fb      	ldr	r3, [r7, #28]
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	6013      	str	r3, [r2, #0]
    pSrc++;
 8013284:	69fb      	ldr	r3, [r7, #28]
 8013286:	3301      	adds	r3, #1
 8013288:	61fb      	str	r3, [r7, #28]
    pSrc++;
 801328a:	69fb      	ldr	r3, [r7, #28]
 801328c:	3301      	adds	r3, #1
 801328e:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8013290:	69fb      	ldr	r3, [r7, #28]
 8013292:	3301      	adds	r3, #1
 8013294:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8013296:	69fb      	ldr	r3, [r7, #28]
 8013298:	3301      	adds	r3, #1
 801329a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 801329c:	69bb      	ldr	r3, [r7, #24]
 801329e:	3301      	adds	r3, #1
 80132a0:	61bb      	str	r3, [r7, #24]
 80132a2:	69ba      	ldr	r2, [r7, #24]
 80132a4:	693b      	ldr	r3, [r7, #16]
 80132a6:	429a      	cmp	r2, r3
 80132a8:	d3e2      	bcc.n	8013270 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80132aa:	2300      	movs	r3, #0
}
 80132ac:	4618      	mov	r0, r3
 80132ae:	3724      	adds	r7, #36	; 0x24
 80132b0:	46bd      	mov	sp, r7
 80132b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132b6:	4770      	bx	lr

080132b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80132b8:	b480      	push	{r7}
 80132ba:	b08b      	sub	sp, #44	; 0x2c
 80132bc:	af00      	add	r7, sp, #0
 80132be:	60f8      	str	r0, [r7, #12]
 80132c0:	60b9      	str	r1, [r7, #8]
 80132c2:	4613      	mov	r3, r2
 80132c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80132c6:	68fb      	ldr	r3, [r7, #12]
 80132c8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80132ca:	68bb      	ldr	r3, [r7, #8]
 80132cc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80132ce:	88fb      	ldrh	r3, [r7, #6]
 80132d0:	089b      	lsrs	r3, r3, #2
 80132d2:	b29b      	uxth	r3, r3
 80132d4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80132d6:	88fb      	ldrh	r3, [r7, #6]
 80132d8:	f003 0303 	and.w	r3, r3, #3
 80132dc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80132de:	2300      	movs	r3, #0
 80132e0:	623b      	str	r3, [r7, #32]
 80132e2:	e014      	b.n	801330e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80132e4:	69bb      	ldr	r3, [r7, #24]
 80132e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80132ea:	681a      	ldr	r2, [r3, #0]
 80132ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132ee:	601a      	str	r2, [r3, #0]
    pDest++;
 80132f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132f2:	3301      	adds	r3, #1
 80132f4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80132f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132f8:	3301      	adds	r3, #1
 80132fa:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80132fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132fe:	3301      	adds	r3, #1
 8013300:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013304:	3301      	adds	r3, #1
 8013306:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8013308:	6a3b      	ldr	r3, [r7, #32]
 801330a:	3301      	adds	r3, #1
 801330c:	623b      	str	r3, [r7, #32]
 801330e:	6a3a      	ldr	r2, [r7, #32]
 8013310:	697b      	ldr	r3, [r7, #20]
 8013312:	429a      	cmp	r2, r3
 8013314:	d3e6      	bcc.n	80132e4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8013316:	8bfb      	ldrh	r3, [r7, #30]
 8013318:	2b00      	cmp	r3, #0
 801331a:	d01e      	beq.n	801335a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801331c:	2300      	movs	r3, #0
 801331e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8013320:	69bb      	ldr	r3, [r7, #24]
 8013322:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013326:	461a      	mov	r2, r3
 8013328:	f107 0310 	add.w	r3, r7, #16
 801332c:	6812      	ldr	r2, [r2, #0]
 801332e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8013330:	693a      	ldr	r2, [r7, #16]
 8013332:	6a3b      	ldr	r3, [r7, #32]
 8013334:	b2db      	uxtb	r3, r3
 8013336:	00db      	lsls	r3, r3, #3
 8013338:	fa22 f303 	lsr.w	r3, r2, r3
 801333c:	b2da      	uxtb	r2, r3
 801333e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013340:	701a      	strb	r2, [r3, #0]
      i++;
 8013342:	6a3b      	ldr	r3, [r7, #32]
 8013344:	3301      	adds	r3, #1
 8013346:	623b      	str	r3, [r7, #32]
      pDest++;
 8013348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801334a:	3301      	adds	r3, #1
 801334c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 801334e:	8bfb      	ldrh	r3, [r7, #30]
 8013350:	3b01      	subs	r3, #1
 8013352:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8013354:	8bfb      	ldrh	r3, [r7, #30]
 8013356:	2b00      	cmp	r3, #0
 8013358:	d1ea      	bne.n	8013330 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801335a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801335c:	4618      	mov	r0, r3
 801335e:	372c      	adds	r7, #44	; 0x2c
 8013360:	46bd      	mov	sp, r7
 8013362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013366:	4770      	bx	lr

08013368 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013368:	b480      	push	{r7}
 801336a:	b085      	sub	sp, #20
 801336c:	af00      	add	r7, sp, #0
 801336e:	6078      	str	r0, [r7, #4]
 8013370:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013376:	683b      	ldr	r3, [r7, #0]
 8013378:	781b      	ldrb	r3, [r3, #0]
 801337a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801337c:	683b      	ldr	r3, [r7, #0]
 801337e:	785b      	ldrb	r3, [r3, #1]
 8013380:	2b01      	cmp	r3, #1
 8013382:	d12c      	bne.n	80133de <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013384:	68bb      	ldr	r3, [r7, #8]
 8013386:	015a      	lsls	r2, r3, #5
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	4413      	add	r3, r2
 801338c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013390:	681b      	ldr	r3, [r3, #0]
 8013392:	2b00      	cmp	r3, #0
 8013394:	db12      	blt.n	80133bc <USB_EPSetStall+0x54>
 8013396:	68bb      	ldr	r3, [r7, #8]
 8013398:	2b00      	cmp	r3, #0
 801339a:	d00f      	beq.n	80133bc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 801339c:	68bb      	ldr	r3, [r7, #8]
 801339e:	015a      	lsls	r2, r3, #5
 80133a0:	68fb      	ldr	r3, [r7, #12]
 80133a2:	4413      	add	r3, r2
 80133a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80133a8:	681b      	ldr	r3, [r3, #0]
 80133aa:	68ba      	ldr	r2, [r7, #8]
 80133ac:	0151      	lsls	r1, r2, #5
 80133ae:	68fa      	ldr	r2, [r7, #12]
 80133b0:	440a      	add	r2, r1
 80133b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80133b6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80133ba:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80133bc:	68bb      	ldr	r3, [r7, #8]
 80133be:	015a      	lsls	r2, r3, #5
 80133c0:	68fb      	ldr	r3, [r7, #12]
 80133c2:	4413      	add	r3, r2
 80133c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80133c8:	681b      	ldr	r3, [r3, #0]
 80133ca:	68ba      	ldr	r2, [r7, #8]
 80133cc:	0151      	lsls	r1, r2, #5
 80133ce:	68fa      	ldr	r2, [r7, #12]
 80133d0:	440a      	add	r2, r1
 80133d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80133d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80133da:	6013      	str	r3, [r2, #0]
 80133dc:	e02b      	b.n	8013436 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80133de:	68bb      	ldr	r3, [r7, #8]
 80133e0:	015a      	lsls	r2, r3, #5
 80133e2:	68fb      	ldr	r3, [r7, #12]
 80133e4:	4413      	add	r3, r2
 80133e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80133ea:	681b      	ldr	r3, [r3, #0]
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	db12      	blt.n	8013416 <USB_EPSetStall+0xae>
 80133f0:	68bb      	ldr	r3, [r7, #8]
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d00f      	beq.n	8013416 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80133f6:	68bb      	ldr	r3, [r7, #8]
 80133f8:	015a      	lsls	r2, r3, #5
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	4413      	add	r3, r2
 80133fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013402:	681b      	ldr	r3, [r3, #0]
 8013404:	68ba      	ldr	r2, [r7, #8]
 8013406:	0151      	lsls	r1, r2, #5
 8013408:	68fa      	ldr	r2, [r7, #12]
 801340a:	440a      	add	r2, r1
 801340c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013410:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8013414:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8013416:	68bb      	ldr	r3, [r7, #8]
 8013418:	015a      	lsls	r2, r3, #5
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	4413      	add	r3, r2
 801341e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013422:	681b      	ldr	r3, [r3, #0]
 8013424:	68ba      	ldr	r2, [r7, #8]
 8013426:	0151      	lsls	r1, r2, #5
 8013428:	68fa      	ldr	r2, [r7, #12]
 801342a:	440a      	add	r2, r1
 801342c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013430:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8013434:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8013436:	2300      	movs	r3, #0
}
 8013438:	4618      	mov	r0, r3
 801343a:	3714      	adds	r7, #20
 801343c:	46bd      	mov	sp, r7
 801343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013442:	4770      	bx	lr

08013444 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013444:	b480      	push	{r7}
 8013446:	b085      	sub	sp, #20
 8013448:	af00      	add	r7, sp, #0
 801344a:	6078      	str	r0, [r7, #4]
 801344c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013452:	683b      	ldr	r3, [r7, #0]
 8013454:	781b      	ldrb	r3, [r3, #0]
 8013456:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013458:	683b      	ldr	r3, [r7, #0]
 801345a:	785b      	ldrb	r3, [r3, #1]
 801345c:	2b01      	cmp	r3, #1
 801345e:	d128      	bne.n	80134b2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8013460:	68bb      	ldr	r3, [r7, #8]
 8013462:	015a      	lsls	r2, r3, #5
 8013464:	68fb      	ldr	r3, [r7, #12]
 8013466:	4413      	add	r3, r2
 8013468:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801346c:	681b      	ldr	r3, [r3, #0]
 801346e:	68ba      	ldr	r2, [r7, #8]
 8013470:	0151      	lsls	r1, r2, #5
 8013472:	68fa      	ldr	r2, [r7, #12]
 8013474:	440a      	add	r2, r1
 8013476:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801347a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801347e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8013480:	683b      	ldr	r3, [r7, #0]
 8013482:	791b      	ldrb	r3, [r3, #4]
 8013484:	2b03      	cmp	r3, #3
 8013486:	d003      	beq.n	8013490 <USB_EPClearStall+0x4c>
 8013488:	683b      	ldr	r3, [r7, #0]
 801348a:	791b      	ldrb	r3, [r3, #4]
 801348c:	2b02      	cmp	r3, #2
 801348e:	d138      	bne.n	8013502 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8013490:	68bb      	ldr	r3, [r7, #8]
 8013492:	015a      	lsls	r2, r3, #5
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	4413      	add	r3, r2
 8013498:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	68ba      	ldr	r2, [r7, #8]
 80134a0:	0151      	lsls	r1, r2, #5
 80134a2:	68fa      	ldr	r2, [r7, #12]
 80134a4:	440a      	add	r2, r1
 80134a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80134aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80134ae:	6013      	str	r3, [r2, #0]
 80134b0:	e027      	b.n	8013502 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80134b2:	68bb      	ldr	r3, [r7, #8]
 80134b4:	015a      	lsls	r2, r3, #5
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	4413      	add	r3, r2
 80134ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80134be:	681b      	ldr	r3, [r3, #0]
 80134c0:	68ba      	ldr	r2, [r7, #8]
 80134c2:	0151      	lsls	r1, r2, #5
 80134c4:	68fa      	ldr	r2, [r7, #12]
 80134c6:	440a      	add	r2, r1
 80134c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80134cc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80134d0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80134d2:	683b      	ldr	r3, [r7, #0]
 80134d4:	791b      	ldrb	r3, [r3, #4]
 80134d6:	2b03      	cmp	r3, #3
 80134d8:	d003      	beq.n	80134e2 <USB_EPClearStall+0x9e>
 80134da:	683b      	ldr	r3, [r7, #0]
 80134dc:	791b      	ldrb	r3, [r3, #4]
 80134de:	2b02      	cmp	r3, #2
 80134e0:	d10f      	bne.n	8013502 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80134e2:	68bb      	ldr	r3, [r7, #8]
 80134e4:	015a      	lsls	r2, r3, #5
 80134e6:	68fb      	ldr	r3, [r7, #12]
 80134e8:	4413      	add	r3, r2
 80134ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80134ee:	681b      	ldr	r3, [r3, #0]
 80134f0:	68ba      	ldr	r2, [r7, #8]
 80134f2:	0151      	lsls	r1, r2, #5
 80134f4:	68fa      	ldr	r2, [r7, #12]
 80134f6:	440a      	add	r2, r1
 80134f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80134fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013500:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8013502:	2300      	movs	r3, #0
}
 8013504:	4618      	mov	r0, r3
 8013506:	3714      	adds	r7, #20
 8013508:	46bd      	mov	sp, r7
 801350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801350e:	4770      	bx	lr

08013510 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8013510:	b480      	push	{r7}
 8013512:	b085      	sub	sp, #20
 8013514:	af00      	add	r7, sp, #0
 8013516:	6078      	str	r0, [r7, #4]
 8013518:	460b      	mov	r3, r1
 801351a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8013520:	68fb      	ldr	r3, [r7, #12]
 8013522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013526:	681b      	ldr	r3, [r3, #0]
 8013528:	68fa      	ldr	r2, [r7, #12]
 801352a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801352e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8013532:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8013534:	68fb      	ldr	r3, [r7, #12]
 8013536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801353a:	681a      	ldr	r2, [r3, #0]
 801353c:	78fb      	ldrb	r3, [r7, #3]
 801353e:	011b      	lsls	r3, r3, #4
 8013540:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8013544:	68f9      	ldr	r1, [r7, #12]
 8013546:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801354a:	4313      	orrs	r3, r2
 801354c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801354e:	2300      	movs	r3, #0
}
 8013550:	4618      	mov	r0, r3
 8013552:	3714      	adds	r7, #20
 8013554:	46bd      	mov	sp, r7
 8013556:	f85d 7b04 	ldr.w	r7, [sp], #4
 801355a:	4770      	bx	lr

0801355c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 801355c:	b480      	push	{r7}
 801355e:	b085      	sub	sp, #20
 8013560:	af00      	add	r7, sp, #0
 8013562:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8013568:	68fb      	ldr	r3, [r7, #12]
 801356a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	68fa      	ldr	r2, [r7, #12]
 8013572:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013576:	f023 0303 	bic.w	r3, r3, #3
 801357a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 801357c:	68fb      	ldr	r3, [r7, #12]
 801357e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013582:	685b      	ldr	r3, [r3, #4]
 8013584:	68fa      	ldr	r2, [r7, #12]
 8013586:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801358a:	f023 0302 	bic.w	r3, r3, #2
 801358e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013590:	2300      	movs	r3, #0
}
 8013592:	4618      	mov	r0, r3
 8013594:	3714      	adds	r7, #20
 8013596:	46bd      	mov	sp, r7
 8013598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801359c:	4770      	bx	lr

0801359e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 801359e:	b480      	push	{r7}
 80135a0:	b085      	sub	sp, #20
 80135a2:	af00      	add	r7, sp, #0
 80135a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80135b0:	681b      	ldr	r3, [r3, #0]
 80135b2:	68fa      	ldr	r2, [r7, #12]
 80135b4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80135b8:	f023 0303 	bic.w	r3, r3, #3
 80135bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80135be:	68fb      	ldr	r3, [r7, #12]
 80135c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80135c4:	685b      	ldr	r3, [r3, #4]
 80135c6:	68fa      	ldr	r2, [r7, #12]
 80135c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80135cc:	f043 0302 	orr.w	r3, r3, #2
 80135d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80135d2:	2300      	movs	r3, #0
}
 80135d4:	4618      	mov	r0, r3
 80135d6:	3714      	adds	r7, #20
 80135d8:	46bd      	mov	sp, r7
 80135da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135de:	4770      	bx	lr

080135e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80135e0:	b480      	push	{r7}
 80135e2:	b085      	sub	sp, #20
 80135e4:	af00      	add	r7, sp, #0
 80135e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	695b      	ldr	r3, [r3, #20]
 80135ec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	699b      	ldr	r3, [r3, #24]
 80135f2:	68fa      	ldr	r2, [r7, #12]
 80135f4:	4013      	ands	r3, r2
 80135f6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80135f8:	68fb      	ldr	r3, [r7, #12]
}
 80135fa:	4618      	mov	r0, r3
 80135fc:	3714      	adds	r7, #20
 80135fe:	46bd      	mov	sp, r7
 8013600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013604:	4770      	bx	lr

08013606 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8013606:	b480      	push	{r7}
 8013608:	b085      	sub	sp, #20
 801360a:	af00      	add	r7, sp, #0
 801360c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8013612:	68fb      	ldr	r3, [r7, #12]
 8013614:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013618:	699b      	ldr	r3, [r3, #24]
 801361a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801361c:	68fb      	ldr	r3, [r7, #12]
 801361e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013622:	69db      	ldr	r3, [r3, #28]
 8013624:	68ba      	ldr	r2, [r7, #8]
 8013626:	4013      	ands	r3, r2
 8013628:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 801362a:	68bb      	ldr	r3, [r7, #8]
 801362c:	0c1b      	lsrs	r3, r3, #16
}
 801362e:	4618      	mov	r0, r3
 8013630:	3714      	adds	r7, #20
 8013632:	46bd      	mov	sp, r7
 8013634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013638:	4770      	bx	lr

0801363a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 801363a:	b480      	push	{r7}
 801363c:	b085      	sub	sp, #20
 801363e:	af00      	add	r7, sp, #0
 8013640:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8013646:	68fb      	ldr	r3, [r7, #12]
 8013648:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801364c:	699b      	ldr	r3, [r3, #24]
 801364e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8013650:	68fb      	ldr	r3, [r7, #12]
 8013652:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013656:	69db      	ldr	r3, [r3, #28]
 8013658:	68ba      	ldr	r2, [r7, #8]
 801365a:	4013      	ands	r3, r2
 801365c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801365e:	68bb      	ldr	r3, [r7, #8]
 8013660:	b29b      	uxth	r3, r3
}
 8013662:	4618      	mov	r0, r3
 8013664:	3714      	adds	r7, #20
 8013666:	46bd      	mov	sp, r7
 8013668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801366c:	4770      	bx	lr

0801366e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801366e:	b480      	push	{r7}
 8013670:	b085      	sub	sp, #20
 8013672:	af00      	add	r7, sp, #0
 8013674:	6078      	str	r0, [r7, #4]
 8013676:	460b      	mov	r3, r1
 8013678:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801367e:	78fb      	ldrb	r3, [r7, #3]
 8013680:	015a      	lsls	r2, r3, #5
 8013682:	68fb      	ldr	r3, [r7, #12]
 8013684:	4413      	add	r3, r2
 8013686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801368a:	689b      	ldr	r3, [r3, #8]
 801368c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013694:	695b      	ldr	r3, [r3, #20]
 8013696:	68ba      	ldr	r2, [r7, #8]
 8013698:	4013      	ands	r3, r2
 801369a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801369c:	68bb      	ldr	r3, [r7, #8]
}
 801369e:	4618      	mov	r0, r3
 80136a0:	3714      	adds	r7, #20
 80136a2:	46bd      	mov	sp, r7
 80136a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136a8:	4770      	bx	lr

080136aa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80136aa:	b480      	push	{r7}
 80136ac:	b087      	sub	sp, #28
 80136ae:	af00      	add	r7, sp, #0
 80136b0:	6078      	str	r0, [r7, #4]
 80136b2:	460b      	mov	r3, r1
 80136b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80136ba:	697b      	ldr	r3, [r7, #20]
 80136bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80136c0:	691b      	ldr	r3, [r3, #16]
 80136c2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80136c4:	697b      	ldr	r3, [r7, #20]
 80136c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80136ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80136cc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80136ce:	78fb      	ldrb	r3, [r7, #3]
 80136d0:	f003 030f 	and.w	r3, r3, #15
 80136d4:	68fa      	ldr	r2, [r7, #12]
 80136d6:	fa22 f303 	lsr.w	r3, r2, r3
 80136da:	01db      	lsls	r3, r3, #7
 80136dc:	b2db      	uxtb	r3, r3
 80136de:	693a      	ldr	r2, [r7, #16]
 80136e0:	4313      	orrs	r3, r2
 80136e2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80136e4:	78fb      	ldrb	r3, [r7, #3]
 80136e6:	015a      	lsls	r2, r3, #5
 80136e8:	697b      	ldr	r3, [r7, #20]
 80136ea:	4413      	add	r3, r2
 80136ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80136f0:	689b      	ldr	r3, [r3, #8]
 80136f2:	693a      	ldr	r2, [r7, #16]
 80136f4:	4013      	ands	r3, r2
 80136f6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80136f8:	68bb      	ldr	r3, [r7, #8]
}
 80136fa:	4618      	mov	r0, r3
 80136fc:	371c      	adds	r7, #28
 80136fe:	46bd      	mov	sp, r7
 8013700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013704:	4770      	bx	lr

08013706 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8013706:	b480      	push	{r7}
 8013708:	b083      	sub	sp, #12
 801370a:	af00      	add	r7, sp, #0
 801370c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	695b      	ldr	r3, [r3, #20]
 8013712:	f003 0301 	and.w	r3, r3, #1
}
 8013716:	4618      	mov	r0, r3
 8013718:	370c      	adds	r7, #12
 801371a:	46bd      	mov	sp, r7
 801371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013720:	4770      	bx	lr

08013722 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8013722:	b480      	push	{r7}
 8013724:	b085      	sub	sp, #20
 8013726:	af00      	add	r7, sp, #0
 8013728:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	68fa      	ldr	r2, [r7, #12]
 8013738:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801373c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8013740:	f023 0307 	bic.w	r3, r3, #7
 8013744:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801374c:	685b      	ldr	r3, [r3, #4]
 801374e:	68fa      	ldr	r2, [r7, #12]
 8013750:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013754:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8013758:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801375a:	2300      	movs	r3, #0
}
 801375c:	4618      	mov	r0, r3
 801375e:	3714      	adds	r7, #20
 8013760:	46bd      	mov	sp, r7
 8013762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013766:	4770      	bx	lr

08013768 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8013768:	b480      	push	{r7}
 801376a:	b085      	sub	sp, #20
 801376c:	af00      	add	r7, sp, #0
 801376e:	6078      	str	r0, [r7, #4]
 8013770:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	333c      	adds	r3, #60	; 0x3c
 801377a:	3304      	adds	r3, #4
 801377c:	681b      	ldr	r3, [r3, #0]
 801377e:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8013780:	68bb      	ldr	r3, [r7, #8]
 8013782:	4a1c      	ldr	r2, [pc, #112]	; (80137f4 <USB_EP0_OutStart+0x8c>)
 8013784:	4293      	cmp	r3, r2
 8013786:	d90a      	bls.n	801379e <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013788:	68fb      	ldr	r3, [r7, #12]
 801378a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801378e:	681b      	ldr	r3, [r3, #0]
 8013790:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013794:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013798:	d101      	bne.n	801379e <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 801379a:	2300      	movs	r3, #0
 801379c:	e024      	b.n	80137e8 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801379e:	68fb      	ldr	r3, [r7, #12]
 80137a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137a4:	461a      	mov	r2, r3
 80137a6:	2300      	movs	r3, #0
 80137a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80137aa:	68fb      	ldr	r3, [r7, #12]
 80137ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137b0:	691b      	ldr	r3, [r3, #16]
 80137b2:	68fa      	ldr	r2, [r7, #12]
 80137b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80137b8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80137bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80137be:	68fb      	ldr	r3, [r7, #12]
 80137c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137c4:	691b      	ldr	r3, [r3, #16]
 80137c6:	68fa      	ldr	r2, [r7, #12]
 80137c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80137cc:	f043 0318 	orr.w	r3, r3, #24
 80137d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137d8:	691b      	ldr	r3, [r3, #16]
 80137da:	68fa      	ldr	r2, [r7, #12]
 80137dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80137e0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80137e4:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80137e6:	2300      	movs	r3, #0
}
 80137e8:	4618      	mov	r0, r3
 80137ea:	3714      	adds	r7, #20
 80137ec:	46bd      	mov	sp, r7
 80137ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137f2:	4770      	bx	lr
 80137f4:	4f54300a 	.word	0x4f54300a

080137f8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80137f8:	b480      	push	{r7}
 80137fa:	b085      	sub	sp, #20
 80137fc:	af00      	add	r7, sp, #0
 80137fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8013800:	2300      	movs	r3, #0
 8013802:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013804:	68fb      	ldr	r3, [r7, #12]
 8013806:	3301      	adds	r3, #1
 8013808:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801380a:	68fb      	ldr	r3, [r7, #12]
 801380c:	4a13      	ldr	r2, [pc, #76]	; (801385c <USB_CoreReset+0x64>)
 801380e:	4293      	cmp	r3, r2
 8013810:	d901      	bls.n	8013816 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8013812:	2303      	movs	r3, #3
 8013814:	e01b      	b.n	801384e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	691b      	ldr	r3, [r3, #16]
 801381a:	2b00      	cmp	r3, #0
 801381c:	daf2      	bge.n	8013804 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801381e:	2300      	movs	r3, #0
 8013820:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	691b      	ldr	r3, [r3, #16]
 8013826:	f043 0201 	orr.w	r2, r3, #1
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801382e:	68fb      	ldr	r3, [r7, #12]
 8013830:	3301      	adds	r3, #1
 8013832:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013834:	68fb      	ldr	r3, [r7, #12]
 8013836:	4a09      	ldr	r2, [pc, #36]	; (801385c <USB_CoreReset+0x64>)
 8013838:	4293      	cmp	r3, r2
 801383a:	d901      	bls.n	8013840 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 801383c:	2303      	movs	r3, #3
 801383e:	e006      	b.n	801384e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	691b      	ldr	r3, [r3, #16]
 8013844:	f003 0301 	and.w	r3, r3, #1
 8013848:	2b01      	cmp	r3, #1
 801384a:	d0f0      	beq.n	801382e <USB_CoreReset+0x36>

  return HAL_OK;
 801384c:	2300      	movs	r3, #0
}
 801384e:	4618      	mov	r0, r3
 8013850:	3714      	adds	r7, #20
 8013852:	46bd      	mov	sp, r7
 8013854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013858:	4770      	bx	lr
 801385a:	bf00      	nop
 801385c:	00030d40 	.word	0x00030d40

08013860 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8013860:	b580      	push	{r7, lr}
 8013862:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8013864:	4904      	ldr	r1, [pc, #16]	; (8013878 <MX_FATFS_Init+0x18>)
 8013866:	4805      	ldr	r0, [pc, #20]	; (801387c <MX_FATFS_Init+0x1c>)
 8013868:	f004 fd46 	bl	80182f8 <FATFS_LinkDriver>
 801386c:	4603      	mov	r3, r0
 801386e:	461a      	mov	r2, r3
 8013870:	4b03      	ldr	r3, [pc, #12]	; (8013880 <MX_FATFS_Init+0x20>)
 8013872:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8013874:	bf00      	nop
 8013876:	bd80      	pop	{r7, pc}
 8013878:	20000f94 	.word	0x20000f94
 801387c:	0801c28c 	.word	0x0801c28c
 8013880:	20000f90 	.word	0x20000f90

08013884 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8013884:	b480      	push	{r7}
 8013886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8013888:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 801388a:	4618      	mov	r0, r3
 801388c:	46bd      	mov	sp, r7
 801388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013892:	4770      	bx	lr

08013894 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8013894:	b580      	push	{r7, lr}
 8013896:	b082      	sub	sp, #8
 8013898:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 801389a:	2300      	movs	r3, #0
 801389c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 801389e:	f000 f879 	bl	8013994 <BSP_SD_IsDetected>
 80138a2:	4603      	mov	r3, r0
 80138a4:	2b01      	cmp	r3, #1
 80138a6:	d001      	beq.n	80138ac <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 80138a8:	2302      	movs	r3, #2
 80138aa:	e012      	b.n	80138d2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 80138ac:	480b      	ldr	r0, [pc, #44]	; (80138dc <BSP_SD_Init+0x48>)
 80138ae:	f7f9 f8cf 	bl	800ca50 <HAL_SD_Init>
 80138b2:	4603      	mov	r3, r0
 80138b4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80138b6:	79fb      	ldrb	r3, [r7, #7]
 80138b8:	2b00      	cmp	r3, #0
 80138ba:	d109      	bne.n	80138d0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80138bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80138c0:	4806      	ldr	r0, [pc, #24]	; (80138dc <BSP_SD_Init+0x48>)
 80138c2:	f7f9 ff9b 	bl	800d7fc <HAL_SD_ConfigWideBusOperation>
 80138c6:	4603      	mov	r3, r0
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d001      	beq.n	80138d0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80138cc:	2301      	movs	r3, #1
 80138ce:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80138d0:	79fb      	ldrb	r3, [r7, #7]
}
 80138d2:	4618      	mov	r0, r3
 80138d4:	3708      	adds	r7, #8
 80138d6:	46bd      	mov	sp, r7
 80138d8:	bd80      	pop	{r7, pc}
 80138da:	bf00      	nop
 80138dc:	2000062c 	.word	0x2000062c

080138e0 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80138e0:	b580      	push	{r7, lr}
 80138e2:	b088      	sub	sp, #32
 80138e4:	af02      	add	r7, sp, #8
 80138e6:	60f8      	str	r0, [r7, #12]
 80138e8:	60b9      	str	r1, [r7, #8]
 80138ea:	607a      	str	r2, [r7, #4]
 80138ec:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80138ee:	2300      	movs	r3, #0
 80138f0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 80138f2:	683b      	ldr	r3, [r7, #0]
 80138f4:	9300      	str	r3, [sp, #0]
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	68ba      	ldr	r2, [r7, #8]
 80138fa:	68f9      	ldr	r1, [r7, #12]
 80138fc:	4806      	ldr	r0, [pc, #24]	; (8013918 <BSP_SD_ReadBlocks+0x38>)
 80138fe:	f7f9 f9cf 	bl	800cca0 <HAL_SD_ReadBlocks>
 8013902:	4603      	mov	r3, r0
 8013904:	2b00      	cmp	r3, #0
 8013906:	d001      	beq.n	801390c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8013908:	2301      	movs	r3, #1
 801390a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801390c:	7dfb      	ldrb	r3, [r7, #23]
}
 801390e:	4618      	mov	r0, r3
 8013910:	3718      	adds	r7, #24
 8013912:	46bd      	mov	sp, r7
 8013914:	bd80      	pop	{r7, pc}
 8013916:	bf00      	nop
 8013918:	2000062c 	.word	0x2000062c

0801391c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 801391c:	b580      	push	{r7, lr}
 801391e:	b088      	sub	sp, #32
 8013920:	af02      	add	r7, sp, #8
 8013922:	60f8      	str	r0, [r7, #12]
 8013924:	60b9      	str	r1, [r7, #8]
 8013926:	607a      	str	r2, [r7, #4]
 8013928:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 801392a:	2300      	movs	r3, #0
 801392c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 801392e:	683b      	ldr	r3, [r7, #0]
 8013930:	9300      	str	r3, [sp, #0]
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	68ba      	ldr	r2, [r7, #8]
 8013936:	68f9      	ldr	r1, [r7, #12]
 8013938:	4806      	ldr	r0, [pc, #24]	; (8013954 <BSP_SD_WriteBlocks+0x38>)
 801393a:	f7f9 fb43 	bl	800cfc4 <HAL_SD_WriteBlocks>
 801393e:	4603      	mov	r3, r0
 8013940:	2b00      	cmp	r3, #0
 8013942:	d001      	beq.n	8013948 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8013944:	2301      	movs	r3, #1
 8013946:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8013948:	7dfb      	ldrb	r3, [r7, #23]
}
 801394a:	4618      	mov	r0, r3
 801394c:	3718      	adds	r7, #24
 801394e:	46bd      	mov	sp, r7
 8013950:	bd80      	pop	{r7, pc}
 8013952:	bf00      	nop
 8013954:	2000062c 	.word	0x2000062c

08013958 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8013958:	b580      	push	{r7, lr}
 801395a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 801395c:	4805      	ldr	r0, [pc, #20]	; (8013974 <BSP_SD_GetCardState+0x1c>)
 801395e:	f7fa f861 	bl	800da24 <HAL_SD_GetCardState>
 8013962:	4603      	mov	r3, r0
 8013964:	2b04      	cmp	r3, #4
 8013966:	bf14      	ite	ne
 8013968:	2301      	movne	r3, #1
 801396a:	2300      	moveq	r3, #0
 801396c:	b2db      	uxtb	r3, r3
}
 801396e:	4618      	mov	r0, r3
 8013970:	bd80      	pop	{r7, pc}
 8013972:	bf00      	nop
 8013974:	2000062c 	.word	0x2000062c

08013978 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(BSP_SD_CardInfo *CardInfo)
{
 8013978:	b580      	push	{r7, lr}
 801397a:	b082      	sub	sp, #8
 801397c:	af00      	add	r7, sp, #0
 801397e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8013980:	6879      	ldr	r1, [r7, #4]
 8013982:	4803      	ldr	r0, [pc, #12]	; (8013990 <BSP_SD_GetCardInfo+0x18>)
 8013984:	f7f9 ff0e 	bl	800d7a4 <HAL_SD_GetCardInfo>
}
 8013988:	bf00      	nop
 801398a:	3708      	adds	r7, #8
 801398c:	46bd      	mov	sp, r7
 801398e:	bd80      	pop	{r7, pc}
 8013990:	2000062c 	.word	0x2000062c

08013994 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8013994:	b580      	push	{r7, lr}
 8013996:	b082      	sub	sp, #8
 8013998:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 801399a:	2301      	movs	r3, #1
 801399c:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 801399e:	f000 f80b 	bl	80139b8 <BSP_PlatformIsDetected>
 80139a2:	4603      	mov	r3, r0
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d101      	bne.n	80139ac <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80139a8:	2300      	movs	r3, #0
 80139aa:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80139ac:	79fb      	ldrb	r3, [r7, #7]
 80139ae:	b2db      	uxtb	r3, r3
}
 80139b0:	4618      	mov	r0, r3
 80139b2:	3708      	adds	r7, #8
 80139b4:	46bd      	mov	sp, r7
 80139b6:	bd80      	pop	{r7, pc}

080139b8 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80139b8:	b580      	push	{r7, lr}
 80139ba:	b082      	sub	sp, #8
 80139bc:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80139be:	2301      	movs	r3, #1
 80139c0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80139c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80139c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80139ca:	f7f3 ff59 	bl	8007880 <HAL_GPIO_ReadPin>
 80139ce:	4603      	mov	r3, r0
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d001      	beq.n	80139d8 <BSP_PlatformIsDetected+0x20>
    {
        status = SD_NOT_PRESENT;
 80139d4:	2300      	movs	r3, #0
 80139d6:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80139d8:	79fb      	ldrb	r3, [r7, #7]
}
 80139da:	4618      	mov	r0, r3
 80139dc:	3708      	adds	r7, #8
 80139de:	46bd      	mov	sp, r7
 80139e0:	bd80      	pop	{r7, pc}
	...

080139e4 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80139e4:	b580      	push	{r7, lr}
 80139e6:	b082      	sub	sp, #8
 80139e8:	af00      	add	r7, sp, #0
 80139ea:	4603      	mov	r3, r0
 80139ec:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80139ee:	4b0b      	ldr	r3, [pc, #44]	; (8013a1c <SD_CheckStatus+0x38>)
 80139f0:	2201      	movs	r2, #1
 80139f2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80139f4:	f7ff ffb0 	bl	8013958 <BSP_SD_GetCardState>
 80139f8:	4603      	mov	r3, r0
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d107      	bne.n	8013a0e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80139fe:	4b07      	ldr	r3, [pc, #28]	; (8013a1c <SD_CheckStatus+0x38>)
 8013a00:	781b      	ldrb	r3, [r3, #0]
 8013a02:	b2db      	uxtb	r3, r3
 8013a04:	f023 0301 	bic.w	r3, r3, #1
 8013a08:	b2da      	uxtb	r2, r3
 8013a0a:	4b04      	ldr	r3, [pc, #16]	; (8013a1c <SD_CheckStatus+0x38>)
 8013a0c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8013a0e:	4b03      	ldr	r3, [pc, #12]	; (8013a1c <SD_CheckStatus+0x38>)
 8013a10:	781b      	ldrb	r3, [r3, #0]
 8013a12:	b2db      	uxtb	r3, r3
}
 8013a14:	4618      	mov	r0, r3
 8013a16:	3708      	adds	r7, #8
 8013a18:	46bd      	mov	sp, r7
 8013a1a:	bd80      	pop	{r7, pc}
 8013a1c:	20000019 	.word	0x20000019

08013a20 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8013a20:	b580      	push	{r7, lr}
 8013a22:	b082      	sub	sp, #8
 8013a24:	af00      	add	r7, sp, #0
 8013a26:	4603      	mov	r3, r0
 8013a28:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8013a2a:	4b0b      	ldr	r3, [pc, #44]	; (8013a58 <SD_initialize+0x38>)
 8013a2c:	2201      	movs	r2, #1
 8013a2e:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8013a30:	f7ff ff30 	bl	8013894 <BSP_SD_Init>
 8013a34:	4603      	mov	r3, r0
 8013a36:	2b00      	cmp	r3, #0
 8013a38:	d107      	bne.n	8013a4a <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8013a3a:	79fb      	ldrb	r3, [r7, #7]
 8013a3c:	4618      	mov	r0, r3
 8013a3e:	f7ff ffd1 	bl	80139e4 <SD_CheckStatus>
 8013a42:	4603      	mov	r3, r0
 8013a44:	461a      	mov	r2, r3
 8013a46:	4b04      	ldr	r3, [pc, #16]	; (8013a58 <SD_initialize+0x38>)
 8013a48:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8013a4a:	4b03      	ldr	r3, [pc, #12]	; (8013a58 <SD_initialize+0x38>)
 8013a4c:	781b      	ldrb	r3, [r3, #0]
 8013a4e:	b2db      	uxtb	r3, r3
}
 8013a50:	4618      	mov	r0, r3
 8013a52:	3708      	adds	r7, #8
 8013a54:	46bd      	mov	sp, r7
 8013a56:	bd80      	pop	{r7, pc}
 8013a58:	20000019 	.word	0x20000019

08013a5c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8013a5c:	b580      	push	{r7, lr}
 8013a5e:	b082      	sub	sp, #8
 8013a60:	af00      	add	r7, sp, #0
 8013a62:	4603      	mov	r3, r0
 8013a64:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8013a66:	79fb      	ldrb	r3, [r7, #7]
 8013a68:	4618      	mov	r0, r3
 8013a6a:	f7ff ffbb 	bl	80139e4 <SD_CheckStatus>
 8013a6e:	4603      	mov	r3, r0
}
 8013a70:	4618      	mov	r0, r3
 8013a72:	3708      	adds	r7, #8
 8013a74:	46bd      	mov	sp, r7
 8013a76:	bd80      	pop	{r7, pc}

08013a78 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8013a78:	b580      	push	{r7, lr}
 8013a7a:	b086      	sub	sp, #24
 8013a7c:	af00      	add	r7, sp, #0
 8013a7e:	60b9      	str	r1, [r7, #8]
 8013a80:	607a      	str	r2, [r7, #4]
 8013a82:	603b      	str	r3, [r7, #0]
 8013a84:	4603      	mov	r3, r0
 8013a86:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8013a88:	2301      	movs	r3, #1
 8013a8a:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8013a8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013a90:	683a      	ldr	r2, [r7, #0]
 8013a92:	6879      	ldr	r1, [r7, #4]
 8013a94:	68b8      	ldr	r0, [r7, #8]
 8013a96:	f7ff ff23 	bl	80138e0 <BSP_SD_ReadBlocks>
 8013a9a:	4603      	mov	r3, r0
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	d107      	bne.n	8013ab0 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8013aa0:	bf00      	nop
 8013aa2:	f7ff ff59 	bl	8013958 <BSP_SD_GetCardState>
 8013aa6:	4603      	mov	r3, r0
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d1fa      	bne.n	8013aa2 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8013aac:	2300      	movs	r3, #0
 8013aae:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8013ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8013ab2:	4618      	mov	r0, r3
 8013ab4:	3718      	adds	r7, #24
 8013ab6:	46bd      	mov	sp, r7
 8013ab8:	bd80      	pop	{r7, pc}

08013aba <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8013aba:	b580      	push	{r7, lr}
 8013abc:	b086      	sub	sp, #24
 8013abe:	af00      	add	r7, sp, #0
 8013ac0:	60b9      	str	r1, [r7, #8]
 8013ac2:	607a      	str	r2, [r7, #4]
 8013ac4:	603b      	str	r3, [r7, #0]
 8013ac6:	4603      	mov	r3, r0
 8013ac8:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8013aca:	2301      	movs	r3, #1
 8013acc:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8013ace:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013ad2:	683a      	ldr	r2, [r7, #0]
 8013ad4:	6879      	ldr	r1, [r7, #4]
 8013ad6:	68b8      	ldr	r0, [r7, #8]
 8013ad8:	f7ff ff20 	bl	801391c <BSP_SD_WriteBlocks>
 8013adc:	4603      	mov	r3, r0
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	d107      	bne.n	8013af2 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8013ae2:	bf00      	nop
 8013ae4:	f7ff ff38 	bl	8013958 <BSP_SD_GetCardState>
 8013ae8:	4603      	mov	r3, r0
 8013aea:	2b00      	cmp	r3, #0
 8013aec:	d1fa      	bne.n	8013ae4 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8013aee:	2300      	movs	r3, #0
 8013af0:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8013af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8013af4:	4618      	mov	r0, r3
 8013af6:	3718      	adds	r7, #24
 8013af8:	46bd      	mov	sp, r7
 8013afa:	bd80      	pop	{r7, pc}

08013afc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8013afc:	b580      	push	{r7, lr}
 8013afe:	b08c      	sub	sp, #48	; 0x30
 8013b00:	af00      	add	r7, sp, #0
 8013b02:	4603      	mov	r3, r0
 8013b04:	603a      	str	r2, [r7, #0]
 8013b06:	71fb      	strb	r3, [r7, #7]
 8013b08:	460b      	mov	r3, r1
 8013b0a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8013b0c:	2301      	movs	r3, #1
 8013b0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8013b12:	4b25      	ldr	r3, [pc, #148]	; (8013ba8 <SD_ioctl+0xac>)
 8013b14:	781b      	ldrb	r3, [r3, #0]
 8013b16:	b2db      	uxtb	r3, r3
 8013b18:	f003 0301 	and.w	r3, r3, #1
 8013b1c:	2b00      	cmp	r3, #0
 8013b1e:	d001      	beq.n	8013b24 <SD_ioctl+0x28>
 8013b20:	2303      	movs	r3, #3
 8013b22:	e03c      	b.n	8013b9e <SD_ioctl+0xa2>

  switch (cmd)
 8013b24:	79bb      	ldrb	r3, [r7, #6]
 8013b26:	2b03      	cmp	r3, #3
 8013b28:	d834      	bhi.n	8013b94 <SD_ioctl+0x98>
 8013b2a:	a201      	add	r2, pc, #4	; (adr r2, 8013b30 <SD_ioctl+0x34>)
 8013b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b30:	08013b41 	.word	0x08013b41
 8013b34:	08013b49 	.word	0x08013b49
 8013b38:	08013b61 	.word	0x08013b61
 8013b3c:	08013b7b 	.word	0x08013b7b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8013b40:	2300      	movs	r3, #0
 8013b42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013b46:	e028      	b.n	8013b9a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8013b48:	f107 0308 	add.w	r3, r7, #8
 8013b4c:	4618      	mov	r0, r3
 8013b4e:	f7ff ff13 	bl	8013978 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8013b52:	6a3a      	ldr	r2, [r7, #32]
 8013b54:	683b      	ldr	r3, [r7, #0]
 8013b56:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8013b58:	2300      	movs	r3, #0
 8013b5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013b5e:	e01c      	b.n	8013b9a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8013b60:	f107 0308 	add.w	r3, r7, #8
 8013b64:	4618      	mov	r0, r3
 8013b66:	f7ff ff07 	bl	8013978 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8013b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b6c:	b29a      	uxth	r2, r3
 8013b6e:	683b      	ldr	r3, [r7, #0]
 8013b70:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8013b72:	2300      	movs	r3, #0
 8013b74:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013b78:	e00f      	b.n	8013b9a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8013b7a:	f107 0308 	add.w	r3, r7, #8
 8013b7e:	4618      	mov	r0, r3
 8013b80:	f7ff fefa 	bl	8013978 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8013b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b86:	0a5a      	lsrs	r2, r3, #9
 8013b88:	683b      	ldr	r3, [r7, #0]
 8013b8a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8013b8c:	2300      	movs	r3, #0
 8013b8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013b92:	e002      	b.n	8013b9a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8013b94:	2304      	movs	r3, #4
 8013b96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8013b9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8013b9e:	4618      	mov	r0, r3
 8013ba0:	3730      	adds	r7, #48	; 0x30
 8013ba2:	46bd      	mov	sp, r7
 8013ba4:	bd80      	pop	{r7, pc}
 8013ba6:	bf00      	nop
 8013ba8:	20000019 	.word	0x20000019

08013bac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013bac:	b580      	push	{r7, lr}
 8013bae:	b084      	sub	sp, #16
 8013bb0:	af00      	add	r7, sp, #0
 8013bb2:	6078      	str	r0, [r7, #4]
 8013bb4:	460b      	mov	r3, r1
 8013bb6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8013bb8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8013bbc:	f005 f988 	bl	8018ed0 <USBD_static_malloc>
 8013bc0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8013bc2:	68fb      	ldr	r3, [r7, #12]
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	d105      	bne.n	8013bd4 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	2200      	movs	r2, #0
 8013bcc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8013bd0:	2302      	movs	r3, #2
 8013bd2:	e066      	b.n	8013ca2 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	68fa      	ldr	r2, [r7, #12]
 8013bd8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	7c1b      	ldrb	r3, [r3, #16]
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d119      	bne.n	8013c18 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8013be4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013be8:	2202      	movs	r2, #2
 8013bea:	2181      	movs	r1, #129	; 0x81
 8013bec:	6878      	ldr	r0, [r7, #4]
 8013bee:	f004 ffa9 	bl	8018b44 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	2201      	movs	r2, #1
 8013bf6:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8013bf8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013bfc:	2202      	movs	r2, #2
 8013bfe:	2101      	movs	r1, #1
 8013c00:	6878      	ldr	r0, [r7, #4]
 8013c02:	f004 ff9f 	bl	8018b44 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	2201      	movs	r2, #1
 8013c0a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	2210      	movs	r2, #16
 8013c12:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8013c16:	e016      	b.n	8013c46 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8013c18:	2340      	movs	r3, #64	; 0x40
 8013c1a:	2202      	movs	r2, #2
 8013c1c:	2181      	movs	r1, #129	; 0x81
 8013c1e:	6878      	ldr	r0, [r7, #4]
 8013c20:	f004 ff90 	bl	8018b44 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	2201      	movs	r2, #1
 8013c28:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8013c2a:	2340      	movs	r3, #64	; 0x40
 8013c2c:	2202      	movs	r2, #2
 8013c2e:	2101      	movs	r1, #1
 8013c30:	6878      	ldr	r0, [r7, #4]
 8013c32:	f004 ff87 	bl	8018b44 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8013c36:	687b      	ldr	r3, [r7, #4]
 8013c38:	2201      	movs	r2, #1
 8013c3a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	2210      	movs	r2, #16
 8013c42:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8013c46:	2308      	movs	r3, #8
 8013c48:	2203      	movs	r2, #3
 8013c4a:	2182      	movs	r1, #130	; 0x82
 8013c4c:	6878      	ldr	r0, [r7, #4]
 8013c4e:	f004 ff79 	bl	8018b44 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	2201      	movs	r2, #1
 8013c56:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013c60:	681b      	ldr	r3, [r3, #0]
 8013c62:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8013c64:	68fb      	ldr	r3, [r7, #12]
 8013c66:	2200      	movs	r2, #0
 8013c68:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8013c6c:	68fb      	ldr	r3, [r7, #12]
 8013c6e:	2200      	movs	r2, #0
 8013c70:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	7c1b      	ldrb	r3, [r3, #16]
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d109      	bne.n	8013c90 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013c7c:	68fb      	ldr	r3, [r7, #12]
 8013c7e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013c82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013c86:	2101      	movs	r1, #1
 8013c88:	6878      	ldr	r0, [r7, #4]
 8013c8a:	f005 f8d5 	bl	8018e38 <USBD_LL_PrepareReceive>
 8013c8e:	e007      	b.n	8013ca0 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8013c90:	68fb      	ldr	r3, [r7, #12]
 8013c92:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8013c96:	2340      	movs	r3, #64	; 0x40
 8013c98:	2101      	movs	r1, #1
 8013c9a:	6878      	ldr	r0, [r7, #4]
 8013c9c:	f005 f8cc 	bl	8018e38 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8013ca0:	2300      	movs	r3, #0
}
 8013ca2:	4618      	mov	r0, r3
 8013ca4:	3710      	adds	r7, #16
 8013ca6:	46bd      	mov	sp, r7
 8013ca8:	bd80      	pop	{r7, pc}

08013caa <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013caa:	b580      	push	{r7, lr}
 8013cac:	b082      	sub	sp, #8
 8013cae:	af00      	add	r7, sp, #0
 8013cb0:	6078      	str	r0, [r7, #4]
 8013cb2:	460b      	mov	r3, r1
 8013cb4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8013cb6:	2181      	movs	r1, #129	; 0x81
 8013cb8:	6878      	ldr	r0, [r7, #4]
 8013cba:	f004 ff81 	bl	8018bc0 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	2200      	movs	r2, #0
 8013cc2:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8013cc4:	2101      	movs	r1, #1
 8013cc6:	6878      	ldr	r0, [r7, #4]
 8013cc8:	f004 ff7a 	bl	8018bc0 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	2200      	movs	r2, #0
 8013cd0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8013cd4:	2182      	movs	r1, #130	; 0x82
 8013cd6:	6878      	ldr	r0, [r7, #4]
 8013cd8:	f004 ff72 	bl	8018bc0 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	2200      	movs	r2, #0
 8013ce0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	2200      	movs	r2, #0
 8013ce8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d00e      	beq.n	8013d14 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013cfc:	685b      	ldr	r3, [r3, #4]
 8013cfe:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013d06:	4618      	mov	r0, r3
 8013d08:	f005 f8f0 	bl	8018eec <USBD_static_free>
    pdev->pClassData = NULL;
 8013d0c:	687b      	ldr	r3, [r7, #4]
 8013d0e:	2200      	movs	r2, #0
 8013d10:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8013d14:	2300      	movs	r3, #0
}
 8013d16:	4618      	mov	r0, r3
 8013d18:	3708      	adds	r7, #8
 8013d1a:	46bd      	mov	sp, r7
 8013d1c:	bd80      	pop	{r7, pc}
	...

08013d20 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8013d20:	b580      	push	{r7, lr}
 8013d22:	b086      	sub	sp, #24
 8013d24:	af00      	add	r7, sp, #0
 8013d26:	6078      	str	r0, [r7, #4]
 8013d28:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013d30:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8013d32:	2300      	movs	r3, #0
 8013d34:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8013d36:	2300      	movs	r3, #0
 8013d38:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8013d3a:	2300      	movs	r3, #0
 8013d3c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8013d3e:	693b      	ldr	r3, [r7, #16]
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	d101      	bne.n	8013d48 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8013d44:	2303      	movs	r3, #3
 8013d46:	e0af      	b.n	8013ea8 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013d48:	683b      	ldr	r3, [r7, #0]
 8013d4a:	781b      	ldrb	r3, [r3, #0]
 8013d4c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	d03f      	beq.n	8013dd4 <USBD_CDC_Setup+0xb4>
 8013d54:	2b20      	cmp	r3, #32
 8013d56:	f040 809f 	bne.w	8013e98 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8013d5a:	683b      	ldr	r3, [r7, #0]
 8013d5c:	88db      	ldrh	r3, [r3, #6]
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d02e      	beq.n	8013dc0 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8013d62:	683b      	ldr	r3, [r7, #0]
 8013d64:	781b      	ldrb	r3, [r3, #0]
 8013d66:	b25b      	sxtb	r3, r3
 8013d68:	2b00      	cmp	r3, #0
 8013d6a:	da16      	bge.n	8013d9a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013d6c:	687b      	ldr	r3, [r7, #4]
 8013d6e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013d72:	689b      	ldr	r3, [r3, #8]
 8013d74:	683a      	ldr	r2, [r7, #0]
 8013d76:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8013d78:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013d7a:	683a      	ldr	r2, [r7, #0]
 8013d7c:	88d2      	ldrh	r2, [r2, #6]
 8013d7e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8013d80:	683b      	ldr	r3, [r7, #0]
 8013d82:	88db      	ldrh	r3, [r3, #6]
 8013d84:	2b07      	cmp	r3, #7
 8013d86:	bf28      	it	cs
 8013d88:	2307      	movcs	r3, #7
 8013d8a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8013d8c:	693b      	ldr	r3, [r7, #16]
 8013d8e:	89fa      	ldrh	r2, [r7, #14]
 8013d90:	4619      	mov	r1, r3
 8013d92:	6878      	ldr	r0, [r7, #4]
 8013d94:	f001 fb19 	bl	80153ca <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8013d98:	e085      	b.n	8013ea6 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8013d9a:	683b      	ldr	r3, [r7, #0]
 8013d9c:	785a      	ldrb	r2, [r3, #1]
 8013d9e:	693b      	ldr	r3, [r7, #16]
 8013da0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8013da4:	683b      	ldr	r3, [r7, #0]
 8013da6:	88db      	ldrh	r3, [r3, #6]
 8013da8:	b2da      	uxtb	r2, r3
 8013daa:	693b      	ldr	r3, [r7, #16]
 8013dac:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8013db0:	6939      	ldr	r1, [r7, #16]
 8013db2:	683b      	ldr	r3, [r7, #0]
 8013db4:	88db      	ldrh	r3, [r3, #6]
 8013db6:	461a      	mov	r2, r3
 8013db8:	6878      	ldr	r0, [r7, #4]
 8013dba:	f001 fb32 	bl	8015422 <USBD_CtlPrepareRx>
      break;
 8013dbe:	e072      	b.n	8013ea6 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013dc6:	689b      	ldr	r3, [r3, #8]
 8013dc8:	683a      	ldr	r2, [r7, #0]
 8013dca:	7850      	ldrb	r0, [r2, #1]
 8013dcc:	2200      	movs	r2, #0
 8013dce:	6839      	ldr	r1, [r7, #0]
 8013dd0:	4798      	blx	r3
      break;
 8013dd2:	e068      	b.n	8013ea6 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013dd4:	683b      	ldr	r3, [r7, #0]
 8013dd6:	785b      	ldrb	r3, [r3, #1]
 8013dd8:	2b0b      	cmp	r3, #11
 8013dda:	d852      	bhi.n	8013e82 <USBD_CDC_Setup+0x162>
 8013ddc:	a201      	add	r2, pc, #4	; (adr r2, 8013de4 <USBD_CDC_Setup+0xc4>)
 8013dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013de2:	bf00      	nop
 8013de4:	08013e15 	.word	0x08013e15
 8013de8:	08013e91 	.word	0x08013e91
 8013dec:	08013e83 	.word	0x08013e83
 8013df0:	08013e83 	.word	0x08013e83
 8013df4:	08013e83 	.word	0x08013e83
 8013df8:	08013e83 	.word	0x08013e83
 8013dfc:	08013e83 	.word	0x08013e83
 8013e00:	08013e83 	.word	0x08013e83
 8013e04:	08013e83 	.word	0x08013e83
 8013e08:	08013e83 	.word	0x08013e83
 8013e0c:	08013e3f 	.word	0x08013e3f
 8013e10:	08013e69 	.word	0x08013e69
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013e1a:	b2db      	uxtb	r3, r3
 8013e1c:	2b03      	cmp	r3, #3
 8013e1e:	d107      	bne.n	8013e30 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8013e20:	f107 030a 	add.w	r3, r7, #10
 8013e24:	2202      	movs	r2, #2
 8013e26:	4619      	mov	r1, r3
 8013e28:	6878      	ldr	r0, [r7, #4]
 8013e2a:	f001 face 	bl	80153ca <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013e2e:	e032      	b.n	8013e96 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013e30:	6839      	ldr	r1, [r7, #0]
 8013e32:	6878      	ldr	r0, [r7, #4]
 8013e34:	f001 fa58 	bl	80152e8 <USBD_CtlError>
            ret = USBD_FAIL;
 8013e38:	2303      	movs	r3, #3
 8013e3a:	75fb      	strb	r3, [r7, #23]
          break;
 8013e3c:	e02b      	b.n	8013e96 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013e44:	b2db      	uxtb	r3, r3
 8013e46:	2b03      	cmp	r3, #3
 8013e48:	d107      	bne.n	8013e5a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8013e4a:	f107 030d 	add.w	r3, r7, #13
 8013e4e:	2201      	movs	r2, #1
 8013e50:	4619      	mov	r1, r3
 8013e52:	6878      	ldr	r0, [r7, #4]
 8013e54:	f001 fab9 	bl	80153ca <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013e58:	e01d      	b.n	8013e96 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013e5a:	6839      	ldr	r1, [r7, #0]
 8013e5c:	6878      	ldr	r0, [r7, #4]
 8013e5e:	f001 fa43 	bl	80152e8 <USBD_CtlError>
            ret = USBD_FAIL;
 8013e62:	2303      	movs	r3, #3
 8013e64:	75fb      	strb	r3, [r7, #23]
          break;
 8013e66:	e016      	b.n	8013e96 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013e6e:	b2db      	uxtb	r3, r3
 8013e70:	2b03      	cmp	r3, #3
 8013e72:	d00f      	beq.n	8013e94 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8013e74:	6839      	ldr	r1, [r7, #0]
 8013e76:	6878      	ldr	r0, [r7, #4]
 8013e78:	f001 fa36 	bl	80152e8 <USBD_CtlError>
            ret = USBD_FAIL;
 8013e7c:	2303      	movs	r3, #3
 8013e7e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8013e80:	e008      	b.n	8013e94 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8013e82:	6839      	ldr	r1, [r7, #0]
 8013e84:	6878      	ldr	r0, [r7, #4]
 8013e86:	f001 fa2f 	bl	80152e8 <USBD_CtlError>
          ret = USBD_FAIL;
 8013e8a:	2303      	movs	r3, #3
 8013e8c:	75fb      	strb	r3, [r7, #23]
          break;
 8013e8e:	e002      	b.n	8013e96 <USBD_CDC_Setup+0x176>
          break;
 8013e90:	bf00      	nop
 8013e92:	e008      	b.n	8013ea6 <USBD_CDC_Setup+0x186>
          break;
 8013e94:	bf00      	nop
      }
      break;
 8013e96:	e006      	b.n	8013ea6 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8013e98:	6839      	ldr	r1, [r7, #0]
 8013e9a:	6878      	ldr	r0, [r7, #4]
 8013e9c:	f001 fa24 	bl	80152e8 <USBD_CtlError>
      ret = USBD_FAIL;
 8013ea0:	2303      	movs	r3, #3
 8013ea2:	75fb      	strb	r3, [r7, #23]
      break;
 8013ea4:	bf00      	nop
  }

  return (uint8_t)ret;
 8013ea6:	7dfb      	ldrb	r3, [r7, #23]
}
 8013ea8:	4618      	mov	r0, r3
 8013eaa:	3718      	adds	r7, #24
 8013eac:	46bd      	mov	sp, r7
 8013eae:	bd80      	pop	{r7, pc}

08013eb0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013eb0:	b580      	push	{r7, lr}
 8013eb2:	b084      	sub	sp, #16
 8013eb4:	af00      	add	r7, sp, #0
 8013eb6:	6078      	str	r0, [r7, #4]
 8013eb8:	460b      	mov	r3, r1
 8013eba:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013ec2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013eca:	2b00      	cmp	r3, #0
 8013ecc:	d101      	bne.n	8013ed2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013ece:	2303      	movs	r3, #3
 8013ed0:	e04f      	b.n	8013f72 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013ed8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8013eda:	78fa      	ldrb	r2, [r7, #3]
 8013edc:	6879      	ldr	r1, [r7, #4]
 8013ede:	4613      	mov	r3, r2
 8013ee0:	009b      	lsls	r3, r3, #2
 8013ee2:	4413      	add	r3, r2
 8013ee4:	009b      	lsls	r3, r3, #2
 8013ee6:	440b      	add	r3, r1
 8013ee8:	3318      	adds	r3, #24
 8013eea:	681b      	ldr	r3, [r3, #0]
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d029      	beq.n	8013f44 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8013ef0:	78fa      	ldrb	r2, [r7, #3]
 8013ef2:	6879      	ldr	r1, [r7, #4]
 8013ef4:	4613      	mov	r3, r2
 8013ef6:	009b      	lsls	r3, r3, #2
 8013ef8:	4413      	add	r3, r2
 8013efa:	009b      	lsls	r3, r3, #2
 8013efc:	440b      	add	r3, r1
 8013efe:	3318      	adds	r3, #24
 8013f00:	681a      	ldr	r2, [r3, #0]
 8013f02:	78f9      	ldrb	r1, [r7, #3]
 8013f04:	68f8      	ldr	r0, [r7, #12]
 8013f06:	460b      	mov	r3, r1
 8013f08:	00db      	lsls	r3, r3, #3
 8013f0a:	440b      	add	r3, r1
 8013f0c:	009b      	lsls	r3, r3, #2
 8013f0e:	4403      	add	r3, r0
 8013f10:	3348      	adds	r3, #72	; 0x48
 8013f12:	681b      	ldr	r3, [r3, #0]
 8013f14:	fbb2 f1f3 	udiv	r1, r2, r3
 8013f18:	fb01 f303 	mul.w	r3, r1, r3
 8013f1c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d110      	bne.n	8013f44 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8013f22:	78fa      	ldrb	r2, [r7, #3]
 8013f24:	6879      	ldr	r1, [r7, #4]
 8013f26:	4613      	mov	r3, r2
 8013f28:	009b      	lsls	r3, r3, #2
 8013f2a:	4413      	add	r3, r2
 8013f2c:	009b      	lsls	r3, r3, #2
 8013f2e:	440b      	add	r3, r1
 8013f30:	3318      	adds	r3, #24
 8013f32:	2200      	movs	r2, #0
 8013f34:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8013f36:	78f9      	ldrb	r1, [r7, #3]
 8013f38:	2300      	movs	r3, #0
 8013f3a:	2200      	movs	r2, #0
 8013f3c:	6878      	ldr	r0, [r7, #4]
 8013f3e:	f004 ff43 	bl	8018dc8 <USBD_LL_Transmit>
 8013f42:	e015      	b.n	8013f70 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8013f44:	68bb      	ldr	r3, [r7, #8]
 8013f46:	2200      	movs	r2, #0
 8013f48:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013f52:	691b      	ldr	r3, [r3, #16]
 8013f54:	2b00      	cmp	r3, #0
 8013f56:	d00b      	beq.n	8013f70 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013f5e:	691b      	ldr	r3, [r3, #16]
 8013f60:	68ba      	ldr	r2, [r7, #8]
 8013f62:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8013f66:	68ba      	ldr	r2, [r7, #8]
 8013f68:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8013f6c:	78fa      	ldrb	r2, [r7, #3]
 8013f6e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8013f70:	2300      	movs	r3, #0
}
 8013f72:	4618      	mov	r0, r3
 8013f74:	3710      	adds	r7, #16
 8013f76:	46bd      	mov	sp, r7
 8013f78:	bd80      	pop	{r7, pc}

08013f7a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013f7a:	b580      	push	{r7, lr}
 8013f7c:	b084      	sub	sp, #16
 8013f7e:	af00      	add	r7, sp, #0
 8013f80:	6078      	str	r0, [r7, #4]
 8013f82:	460b      	mov	r3, r1
 8013f84:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013f8c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	d101      	bne.n	8013f9c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013f98:	2303      	movs	r3, #3
 8013f9a:	e015      	b.n	8013fc8 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8013f9c:	78fb      	ldrb	r3, [r7, #3]
 8013f9e:	4619      	mov	r1, r3
 8013fa0:	6878      	ldr	r0, [r7, #4]
 8013fa2:	f004 ff81 	bl	8018ea8 <USBD_LL_GetRxDataSize>
 8013fa6:	4602      	mov	r2, r0
 8013fa8:	68fb      	ldr	r3, [r7, #12]
 8013faa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013fb4:	68db      	ldr	r3, [r3, #12]
 8013fb6:	68fa      	ldr	r2, [r7, #12]
 8013fb8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8013fbc:	68fa      	ldr	r2, [r7, #12]
 8013fbe:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8013fc2:	4611      	mov	r1, r2
 8013fc4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8013fc6:	2300      	movs	r3, #0
}
 8013fc8:	4618      	mov	r0, r3
 8013fca:	3710      	adds	r7, #16
 8013fcc:	46bd      	mov	sp, r7
 8013fce:	bd80      	pop	{r7, pc}

08013fd0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8013fd0:	b580      	push	{r7, lr}
 8013fd2:	b084      	sub	sp, #16
 8013fd4:	af00      	add	r7, sp, #0
 8013fd6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013fde:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8013fe0:	68fb      	ldr	r3, [r7, #12]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d101      	bne.n	8013fea <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8013fe6:	2303      	movs	r3, #3
 8013fe8:	e01b      	b.n	8014022 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	d015      	beq.n	8014020 <USBD_CDC_EP0_RxReady+0x50>
 8013ff4:	68fb      	ldr	r3, [r7, #12]
 8013ff6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8013ffa:	2bff      	cmp	r3, #255	; 0xff
 8013ffc:	d010      	beq.n	8014020 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8013ffe:	687b      	ldr	r3, [r7, #4]
 8014000:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8014004:	689b      	ldr	r3, [r3, #8]
 8014006:	68fa      	ldr	r2, [r7, #12]
 8014008:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 801400c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 801400e:	68fa      	ldr	r2, [r7, #12]
 8014010:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8014014:	b292      	uxth	r2, r2
 8014016:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8014018:	68fb      	ldr	r3, [r7, #12]
 801401a:	22ff      	movs	r2, #255	; 0xff
 801401c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8014020:	2300      	movs	r3, #0
}
 8014022:	4618      	mov	r0, r3
 8014024:	3710      	adds	r7, #16
 8014026:	46bd      	mov	sp, r7
 8014028:	bd80      	pop	{r7, pc}
	...

0801402c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801402c:	b480      	push	{r7}
 801402e:	b083      	sub	sp, #12
 8014030:	af00      	add	r7, sp, #0
 8014032:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	2243      	movs	r2, #67	; 0x43
 8014038:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801403a:	4b03      	ldr	r3, [pc, #12]	; (8014048 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 801403c:	4618      	mov	r0, r3
 801403e:	370c      	adds	r7, #12
 8014040:	46bd      	mov	sp, r7
 8014042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014046:	4770      	bx	lr
 8014048:	200000a4 	.word	0x200000a4

0801404c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801404c:	b480      	push	{r7}
 801404e:	b083      	sub	sp, #12
 8014050:	af00      	add	r7, sp, #0
 8014052:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	2243      	movs	r2, #67	; 0x43
 8014058:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801405a:	4b03      	ldr	r3, [pc, #12]	; (8014068 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 801405c:	4618      	mov	r0, r3
 801405e:	370c      	adds	r7, #12
 8014060:	46bd      	mov	sp, r7
 8014062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014066:	4770      	bx	lr
 8014068:	20000060 	.word	0x20000060

0801406c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801406c:	b480      	push	{r7}
 801406e:	b083      	sub	sp, #12
 8014070:	af00      	add	r7, sp, #0
 8014072:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	2243      	movs	r2, #67	; 0x43
 8014078:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801407a:	4b03      	ldr	r3, [pc, #12]	; (8014088 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 801407c:	4618      	mov	r0, r3
 801407e:	370c      	adds	r7, #12
 8014080:	46bd      	mov	sp, r7
 8014082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014086:	4770      	bx	lr
 8014088:	200000e8 	.word	0x200000e8

0801408c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801408c:	b480      	push	{r7}
 801408e:	b083      	sub	sp, #12
 8014090:	af00      	add	r7, sp, #0
 8014092:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8014094:	687b      	ldr	r3, [r7, #4]
 8014096:	220a      	movs	r2, #10
 8014098:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801409a:	4b03      	ldr	r3, [pc, #12]	; (80140a8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801409c:	4618      	mov	r0, r3
 801409e:	370c      	adds	r7, #12
 80140a0:	46bd      	mov	sp, r7
 80140a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140a6:	4770      	bx	lr
 80140a8:	2000001c 	.word	0x2000001c

080140ac <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80140ac:	b480      	push	{r7}
 80140ae:	b083      	sub	sp, #12
 80140b0:	af00      	add	r7, sp, #0
 80140b2:	6078      	str	r0, [r7, #4]
 80140b4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80140b6:	683b      	ldr	r3, [r7, #0]
 80140b8:	2b00      	cmp	r3, #0
 80140ba:	d101      	bne.n	80140c0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80140bc:	2303      	movs	r3, #3
 80140be:	e004      	b.n	80140ca <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80140c0:	687b      	ldr	r3, [r7, #4]
 80140c2:	683a      	ldr	r2, [r7, #0]
 80140c4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80140c8:	2300      	movs	r3, #0
}
 80140ca:	4618      	mov	r0, r3
 80140cc:	370c      	adds	r7, #12
 80140ce:	46bd      	mov	sp, r7
 80140d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140d4:	4770      	bx	lr

080140d6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80140d6:	b480      	push	{r7}
 80140d8:	b087      	sub	sp, #28
 80140da:	af00      	add	r7, sp, #0
 80140dc:	60f8      	str	r0, [r7, #12]
 80140de:	60b9      	str	r1, [r7, #8]
 80140e0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80140e2:	68fb      	ldr	r3, [r7, #12]
 80140e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80140e8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80140ea:	697b      	ldr	r3, [r7, #20]
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	d101      	bne.n	80140f4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80140f0:	2303      	movs	r3, #3
 80140f2:	e008      	b.n	8014106 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80140f4:	697b      	ldr	r3, [r7, #20]
 80140f6:	68ba      	ldr	r2, [r7, #8]
 80140f8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80140fc:	697b      	ldr	r3, [r7, #20]
 80140fe:	687a      	ldr	r2, [r7, #4]
 8014100:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8014104:	2300      	movs	r3, #0
}
 8014106:	4618      	mov	r0, r3
 8014108:	371c      	adds	r7, #28
 801410a:	46bd      	mov	sp, r7
 801410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014110:	4770      	bx	lr

08014112 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8014112:	b480      	push	{r7}
 8014114:	b085      	sub	sp, #20
 8014116:	af00      	add	r7, sp, #0
 8014118:	6078      	str	r0, [r7, #4]
 801411a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8014122:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8014124:	68fb      	ldr	r3, [r7, #12]
 8014126:	2b00      	cmp	r3, #0
 8014128:	d101      	bne.n	801412e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801412a:	2303      	movs	r3, #3
 801412c:	e004      	b.n	8014138 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 801412e:	68fb      	ldr	r3, [r7, #12]
 8014130:	683a      	ldr	r2, [r7, #0]
 8014132:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8014136:	2300      	movs	r3, #0
}
 8014138:	4618      	mov	r0, r3
 801413a:	3714      	adds	r7, #20
 801413c:	46bd      	mov	sp, r7
 801413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014142:	4770      	bx	lr

08014144 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8014144:	b580      	push	{r7, lr}
 8014146:	b084      	sub	sp, #16
 8014148:	af00      	add	r7, sp, #0
 801414a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8014152:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8014154:	2301      	movs	r3, #1
 8014156:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801415e:	2b00      	cmp	r3, #0
 8014160:	d101      	bne.n	8014166 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8014162:	2303      	movs	r3, #3
 8014164:	e01a      	b.n	801419c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8014166:	68bb      	ldr	r3, [r7, #8]
 8014168:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801416c:	2b00      	cmp	r3, #0
 801416e:	d114      	bne.n	801419a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8014170:	68bb      	ldr	r3, [r7, #8]
 8014172:	2201      	movs	r2, #1
 8014174:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8014178:	68bb      	ldr	r3, [r7, #8]
 801417a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8014182:	68bb      	ldr	r3, [r7, #8]
 8014184:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8014188:	68bb      	ldr	r3, [r7, #8]
 801418a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801418e:	2181      	movs	r1, #129	; 0x81
 8014190:	6878      	ldr	r0, [r7, #4]
 8014192:	f004 fe19 	bl	8018dc8 <USBD_LL_Transmit>

    ret = USBD_OK;
 8014196:	2300      	movs	r3, #0
 8014198:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801419a:	7bfb      	ldrb	r3, [r7, #15]
}
 801419c:	4618      	mov	r0, r3
 801419e:	3710      	adds	r7, #16
 80141a0:	46bd      	mov	sp, r7
 80141a2:	bd80      	pop	{r7, pc}

080141a4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80141a4:	b580      	push	{r7, lr}
 80141a6:	b084      	sub	sp, #16
 80141a8:	af00      	add	r7, sp, #0
 80141aa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80141b2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80141ba:	2b00      	cmp	r3, #0
 80141bc:	d101      	bne.n	80141c2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80141be:	2303      	movs	r3, #3
 80141c0:	e016      	b.n	80141f0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	7c1b      	ldrb	r3, [r3, #16]
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d109      	bne.n	80141de <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80141d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80141d4:	2101      	movs	r1, #1
 80141d6:	6878      	ldr	r0, [r7, #4]
 80141d8:	f004 fe2e 	bl	8018e38 <USBD_LL_PrepareReceive>
 80141dc:	e007      	b.n	80141ee <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80141de:	68fb      	ldr	r3, [r7, #12]
 80141e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80141e4:	2340      	movs	r3, #64	; 0x40
 80141e6:	2101      	movs	r1, #1
 80141e8:	6878      	ldr	r0, [r7, #4]
 80141ea:	f004 fe25 	bl	8018e38 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80141ee:	2300      	movs	r3, #0
}
 80141f0:	4618      	mov	r0, r3
 80141f2:	3710      	adds	r7, #16
 80141f4:	46bd      	mov	sp, r7
 80141f6:	bd80      	pop	{r7, pc}

080141f8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80141f8:	b580      	push	{r7, lr}
 80141fa:	b086      	sub	sp, #24
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	60f8      	str	r0, [r7, #12]
 8014200:	60b9      	str	r1, [r7, #8]
 8014202:	4613      	mov	r3, r2
 8014204:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8014206:	68fb      	ldr	r3, [r7, #12]
 8014208:	2b00      	cmp	r3, #0
 801420a:	d101      	bne.n	8014210 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 801420c:	2303      	movs	r3, #3
 801420e:	e01f      	b.n	8014250 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8014210:	68fb      	ldr	r3, [r7, #12]
 8014212:	2200      	movs	r2, #0
 8014214:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8014218:	68fb      	ldr	r3, [r7, #12]
 801421a:	2200      	movs	r2, #0
 801421c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8014220:	68fb      	ldr	r3, [r7, #12]
 8014222:	2200      	movs	r2, #0
 8014224:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8014228:	68bb      	ldr	r3, [r7, #8]
 801422a:	2b00      	cmp	r3, #0
 801422c:	d003      	beq.n	8014236 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	68ba      	ldr	r2, [r7, #8]
 8014232:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014236:	68fb      	ldr	r3, [r7, #12]
 8014238:	2201      	movs	r2, #1
 801423a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 801423e:	68fb      	ldr	r3, [r7, #12]
 8014240:	79fa      	ldrb	r2, [r7, #7]
 8014242:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8014244:	68f8      	ldr	r0, [r7, #12]
 8014246:	f004 fc01 	bl	8018a4c <USBD_LL_Init>
 801424a:	4603      	mov	r3, r0
 801424c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801424e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014250:	4618      	mov	r0, r3
 8014252:	3718      	adds	r7, #24
 8014254:	46bd      	mov	sp, r7
 8014256:	bd80      	pop	{r7, pc}

08014258 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8014258:	b580      	push	{r7, lr}
 801425a:	b084      	sub	sp, #16
 801425c:	af00      	add	r7, sp, #0
 801425e:	6078      	str	r0, [r7, #4]
 8014260:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014262:	2300      	movs	r3, #0
 8014264:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8014266:	683b      	ldr	r3, [r7, #0]
 8014268:	2b00      	cmp	r3, #0
 801426a:	d101      	bne.n	8014270 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 801426c:	2303      	movs	r3, #3
 801426e:	e016      	b.n	801429e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	683a      	ldr	r2, [r7, #0]
 8014274:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801427e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014280:	2b00      	cmp	r3, #0
 8014282:	d00b      	beq.n	801429c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801428a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801428c:	f107 020e 	add.w	r2, r7, #14
 8014290:	4610      	mov	r0, r2
 8014292:	4798      	blx	r3
 8014294:	4602      	mov	r2, r0
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 801429c:	2300      	movs	r3, #0
}
 801429e:	4618      	mov	r0, r3
 80142a0:	3710      	adds	r7, #16
 80142a2:	46bd      	mov	sp, r7
 80142a4:	bd80      	pop	{r7, pc}

080142a6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80142a6:	b580      	push	{r7, lr}
 80142a8:	b082      	sub	sp, #8
 80142aa:	af00      	add	r7, sp, #0
 80142ac:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80142ae:	6878      	ldr	r0, [r7, #4]
 80142b0:	f004 fc16 	bl	8018ae0 <USBD_LL_Start>
 80142b4:	4603      	mov	r3, r0
}
 80142b6:	4618      	mov	r0, r3
 80142b8:	3708      	adds	r7, #8
 80142ba:	46bd      	mov	sp, r7
 80142bc:	bd80      	pop	{r7, pc}

080142be <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80142be:	b480      	push	{r7}
 80142c0:	b083      	sub	sp, #12
 80142c2:	af00      	add	r7, sp, #0
 80142c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80142c6:	2300      	movs	r3, #0
}
 80142c8:	4618      	mov	r0, r3
 80142ca:	370c      	adds	r7, #12
 80142cc:	46bd      	mov	sp, r7
 80142ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142d2:	4770      	bx	lr

080142d4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80142d4:	b580      	push	{r7, lr}
 80142d6:	b084      	sub	sp, #16
 80142d8:	af00      	add	r7, sp, #0
 80142da:	6078      	str	r0, [r7, #4]
 80142dc:	460b      	mov	r3, r1
 80142de:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80142e0:	2303      	movs	r3, #3
 80142e2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	d009      	beq.n	8014302 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80142f4:	681b      	ldr	r3, [r3, #0]
 80142f6:	78fa      	ldrb	r2, [r7, #3]
 80142f8:	4611      	mov	r1, r2
 80142fa:	6878      	ldr	r0, [r7, #4]
 80142fc:	4798      	blx	r3
 80142fe:	4603      	mov	r3, r0
 8014300:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8014302:	7bfb      	ldrb	r3, [r7, #15]
}
 8014304:	4618      	mov	r0, r3
 8014306:	3710      	adds	r7, #16
 8014308:	46bd      	mov	sp, r7
 801430a:	bd80      	pop	{r7, pc}

0801430c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801430c:	b580      	push	{r7, lr}
 801430e:	b082      	sub	sp, #8
 8014310:	af00      	add	r7, sp, #0
 8014312:	6078      	str	r0, [r7, #4]
 8014314:	460b      	mov	r3, r1
 8014316:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801431e:	2b00      	cmp	r3, #0
 8014320:	d007      	beq.n	8014332 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014328:	685b      	ldr	r3, [r3, #4]
 801432a:	78fa      	ldrb	r2, [r7, #3]
 801432c:	4611      	mov	r1, r2
 801432e:	6878      	ldr	r0, [r7, #4]
 8014330:	4798      	blx	r3
  }

  return USBD_OK;
 8014332:	2300      	movs	r3, #0
}
 8014334:	4618      	mov	r0, r3
 8014336:	3708      	adds	r7, #8
 8014338:	46bd      	mov	sp, r7
 801433a:	bd80      	pop	{r7, pc}

0801433c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801433c:	b580      	push	{r7, lr}
 801433e:	b084      	sub	sp, #16
 8014340:	af00      	add	r7, sp, #0
 8014342:	6078      	str	r0, [r7, #4]
 8014344:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8014346:	687b      	ldr	r3, [r7, #4]
 8014348:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801434c:	6839      	ldr	r1, [r7, #0]
 801434e:	4618      	mov	r0, r3
 8014350:	f000 ff90 	bl	8015274 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8014354:	687b      	ldr	r3, [r7, #4]
 8014356:	2201      	movs	r2, #1
 8014358:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8014362:	461a      	mov	r2, r3
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8014370:	f003 031f 	and.w	r3, r3, #31
 8014374:	2b02      	cmp	r3, #2
 8014376:	d01a      	beq.n	80143ae <USBD_LL_SetupStage+0x72>
 8014378:	2b02      	cmp	r3, #2
 801437a:	d822      	bhi.n	80143c2 <USBD_LL_SetupStage+0x86>
 801437c:	2b00      	cmp	r3, #0
 801437e:	d002      	beq.n	8014386 <USBD_LL_SetupStage+0x4a>
 8014380:	2b01      	cmp	r3, #1
 8014382:	d00a      	beq.n	801439a <USBD_LL_SetupStage+0x5e>
 8014384:	e01d      	b.n	80143c2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801438c:	4619      	mov	r1, r3
 801438e:	6878      	ldr	r0, [r7, #4]
 8014390:	f000 fa62 	bl	8014858 <USBD_StdDevReq>
 8014394:	4603      	mov	r3, r0
 8014396:	73fb      	strb	r3, [r7, #15]
      break;
 8014398:	e020      	b.n	80143dc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80143a0:	4619      	mov	r1, r3
 80143a2:	6878      	ldr	r0, [r7, #4]
 80143a4:	f000 fac6 	bl	8014934 <USBD_StdItfReq>
 80143a8:	4603      	mov	r3, r0
 80143aa:	73fb      	strb	r3, [r7, #15]
      break;
 80143ac:	e016      	b.n	80143dc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80143b4:	4619      	mov	r1, r3
 80143b6:	6878      	ldr	r0, [r7, #4]
 80143b8:	f000 fb05 	bl	80149c6 <USBD_StdEPReq>
 80143bc:	4603      	mov	r3, r0
 80143be:	73fb      	strb	r3, [r7, #15]
      break;
 80143c0:	e00c      	b.n	80143dc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80143c8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80143cc:	b2db      	uxtb	r3, r3
 80143ce:	4619      	mov	r1, r3
 80143d0:	6878      	ldr	r0, [r7, #4]
 80143d2:	f004 fc2b 	bl	8018c2c <USBD_LL_StallEP>
 80143d6:	4603      	mov	r3, r0
 80143d8:	73fb      	strb	r3, [r7, #15]
      break;
 80143da:	bf00      	nop
  }

  return ret;
 80143dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80143de:	4618      	mov	r0, r3
 80143e0:	3710      	adds	r7, #16
 80143e2:	46bd      	mov	sp, r7
 80143e4:	bd80      	pop	{r7, pc}

080143e6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80143e6:	b580      	push	{r7, lr}
 80143e8:	b086      	sub	sp, #24
 80143ea:	af00      	add	r7, sp, #0
 80143ec:	60f8      	str	r0, [r7, #12]
 80143ee:	460b      	mov	r3, r1
 80143f0:	607a      	str	r2, [r7, #4]
 80143f2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80143f4:	7afb      	ldrb	r3, [r7, #11]
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d138      	bne.n	801446c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80143fa:	68fb      	ldr	r3, [r7, #12]
 80143fc:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8014400:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8014402:	68fb      	ldr	r3, [r7, #12]
 8014404:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8014408:	2b03      	cmp	r3, #3
 801440a:	d14a      	bne.n	80144a2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 801440c:	693b      	ldr	r3, [r7, #16]
 801440e:	689a      	ldr	r2, [r3, #8]
 8014410:	693b      	ldr	r3, [r7, #16]
 8014412:	68db      	ldr	r3, [r3, #12]
 8014414:	429a      	cmp	r2, r3
 8014416:	d913      	bls.n	8014440 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8014418:	693b      	ldr	r3, [r7, #16]
 801441a:	689a      	ldr	r2, [r3, #8]
 801441c:	693b      	ldr	r3, [r7, #16]
 801441e:	68db      	ldr	r3, [r3, #12]
 8014420:	1ad2      	subs	r2, r2, r3
 8014422:	693b      	ldr	r3, [r7, #16]
 8014424:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8014426:	693b      	ldr	r3, [r7, #16]
 8014428:	68da      	ldr	r2, [r3, #12]
 801442a:	693b      	ldr	r3, [r7, #16]
 801442c:	689b      	ldr	r3, [r3, #8]
 801442e:	4293      	cmp	r3, r2
 8014430:	bf28      	it	cs
 8014432:	4613      	movcs	r3, r2
 8014434:	461a      	mov	r2, r3
 8014436:	6879      	ldr	r1, [r7, #4]
 8014438:	68f8      	ldr	r0, [r7, #12]
 801443a:	f001 f80f 	bl	801545c <USBD_CtlContinueRx>
 801443e:	e030      	b.n	80144a2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014440:	68fb      	ldr	r3, [r7, #12]
 8014442:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014446:	b2db      	uxtb	r3, r3
 8014448:	2b03      	cmp	r3, #3
 801444a:	d10b      	bne.n	8014464 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 801444c:	68fb      	ldr	r3, [r7, #12]
 801444e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014452:	691b      	ldr	r3, [r3, #16]
 8014454:	2b00      	cmp	r3, #0
 8014456:	d005      	beq.n	8014464 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8014458:	68fb      	ldr	r3, [r7, #12]
 801445a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801445e:	691b      	ldr	r3, [r3, #16]
 8014460:	68f8      	ldr	r0, [r7, #12]
 8014462:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8014464:	68f8      	ldr	r0, [r7, #12]
 8014466:	f001 f80a 	bl	801547e <USBD_CtlSendStatus>
 801446a:	e01a      	b.n	80144a2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801446c:	68fb      	ldr	r3, [r7, #12]
 801446e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014472:	b2db      	uxtb	r3, r3
 8014474:	2b03      	cmp	r3, #3
 8014476:	d114      	bne.n	80144a2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8014478:	68fb      	ldr	r3, [r7, #12]
 801447a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801447e:	699b      	ldr	r3, [r3, #24]
 8014480:	2b00      	cmp	r3, #0
 8014482:	d00e      	beq.n	80144a2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8014484:	68fb      	ldr	r3, [r7, #12]
 8014486:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801448a:	699b      	ldr	r3, [r3, #24]
 801448c:	7afa      	ldrb	r2, [r7, #11]
 801448e:	4611      	mov	r1, r2
 8014490:	68f8      	ldr	r0, [r7, #12]
 8014492:	4798      	blx	r3
 8014494:	4603      	mov	r3, r0
 8014496:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8014498:	7dfb      	ldrb	r3, [r7, #23]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d001      	beq.n	80144a2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 801449e:	7dfb      	ldrb	r3, [r7, #23]
 80144a0:	e000      	b.n	80144a4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80144a2:	2300      	movs	r3, #0
}
 80144a4:	4618      	mov	r0, r3
 80144a6:	3718      	adds	r7, #24
 80144a8:	46bd      	mov	sp, r7
 80144aa:	bd80      	pop	{r7, pc}

080144ac <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80144ac:	b580      	push	{r7, lr}
 80144ae:	b086      	sub	sp, #24
 80144b0:	af00      	add	r7, sp, #0
 80144b2:	60f8      	str	r0, [r7, #12]
 80144b4:	460b      	mov	r3, r1
 80144b6:	607a      	str	r2, [r7, #4]
 80144b8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80144ba:	7afb      	ldrb	r3, [r7, #11]
 80144bc:	2b00      	cmp	r3, #0
 80144be:	d16b      	bne.n	8014598 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80144c0:	68fb      	ldr	r3, [r7, #12]
 80144c2:	3314      	adds	r3, #20
 80144c4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80144c6:	68fb      	ldr	r3, [r7, #12]
 80144c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80144cc:	2b02      	cmp	r3, #2
 80144ce:	d156      	bne.n	801457e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80144d0:	693b      	ldr	r3, [r7, #16]
 80144d2:	689a      	ldr	r2, [r3, #8]
 80144d4:	693b      	ldr	r3, [r7, #16]
 80144d6:	68db      	ldr	r3, [r3, #12]
 80144d8:	429a      	cmp	r2, r3
 80144da:	d914      	bls.n	8014506 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80144dc:	693b      	ldr	r3, [r7, #16]
 80144de:	689a      	ldr	r2, [r3, #8]
 80144e0:	693b      	ldr	r3, [r7, #16]
 80144e2:	68db      	ldr	r3, [r3, #12]
 80144e4:	1ad2      	subs	r2, r2, r3
 80144e6:	693b      	ldr	r3, [r7, #16]
 80144e8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80144ea:	693b      	ldr	r3, [r7, #16]
 80144ec:	689b      	ldr	r3, [r3, #8]
 80144ee:	461a      	mov	r2, r3
 80144f0:	6879      	ldr	r1, [r7, #4]
 80144f2:	68f8      	ldr	r0, [r7, #12]
 80144f4:	f000 ff84 	bl	8015400 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80144f8:	2300      	movs	r3, #0
 80144fa:	2200      	movs	r2, #0
 80144fc:	2100      	movs	r1, #0
 80144fe:	68f8      	ldr	r0, [r7, #12]
 8014500:	f004 fc9a 	bl	8018e38 <USBD_LL_PrepareReceive>
 8014504:	e03b      	b.n	801457e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8014506:	693b      	ldr	r3, [r7, #16]
 8014508:	68da      	ldr	r2, [r3, #12]
 801450a:	693b      	ldr	r3, [r7, #16]
 801450c:	689b      	ldr	r3, [r3, #8]
 801450e:	429a      	cmp	r2, r3
 8014510:	d11c      	bne.n	801454c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8014512:	693b      	ldr	r3, [r7, #16]
 8014514:	685a      	ldr	r2, [r3, #4]
 8014516:	693b      	ldr	r3, [r7, #16]
 8014518:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801451a:	429a      	cmp	r2, r3
 801451c:	d316      	bcc.n	801454c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801451e:	693b      	ldr	r3, [r7, #16]
 8014520:	685a      	ldr	r2, [r3, #4]
 8014522:	68fb      	ldr	r3, [r7, #12]
 8014524:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8014528:	429a      	cmp	r2, r3
 801452a:	d20f      	bcs.n	801454c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801452c:	2200      	movs	r2, #0
 801452e:	2100      	movs	r1, #0
 8014530:	68f8      	ldr	r0, [r7, #12]
 8014532:	f000 ff65 	bl	8015400 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8014536:	68fb      	ldr	r3, [r7, #12]
 8014538:	2200      	movs	r2, #0
 801453a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801453e:	2300      	movs	r3, #0
 8014540:	2200      	movs	r2, #0
 8014542:	2100      	movs	r1, #0
 8014544:	68f8      	ldr	r0, [r7, #12]
 8014546:	f004 fc77 	bl	8018e38 <USBD_LL_PrepareReceive>
 801454a:	e018      	b.n	801457e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014552:	b2db      	uxtb	r3, r3
 8014554:	2b03      	cmp	r3, #3
 8014556:	d10b      	bne.n	8014570 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8014558:	68fb      	ldr	r3, [r7, #12]
 801455a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801455e:	68db      	ldr	r3, [r3, #12]
 8014560:	2b00      	cmp	r3, #0
 8014562:	d005      	beq.n	8014570 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8014564:	68fb      	ldr	r3, [r7, #12]
 8014566:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801456a:	68db      	ldr	r3, [r3, #12]
 801456c:	68f8      	ldr	r0, [r7, #12]
 801456e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8014570:	2180      	movs	r1, #128	; 0x80
 8014572:	68f8      	ldr	r0, [r7, #12]
 8014574:	f004 fb5a 	bl	8018c2c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8014578:	68f8      	ldr	r0, [r7, #12]
 801457a:	f000 ff93 	bl	80154a4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 801457e:	68fb      	ldr	r3, [r7, #12]
 8014580:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8014584:	2b01      	cmp	r3, #1
 8014586:	d122      	bne.n	80145ce <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8014588:	68f8      	ldr	r0, [r7, #12]
 801458a:	f7ff fe98 	bl	80142be <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801458e:	68fb      	ldr	r3, [r7, #12]
 8014590:	2200      	movs	r2, #0
 8014592:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8014596:	e01a      	b.n	80145ce <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014598:	68fb      	ldr	r3, [r7, #12]
 801459a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801459e:	b2db      	uxtb	r3, r3
 80145a0:	2b03      	cmp	r3, #3
 80145a2:	d114      	bne.n	80145ce <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80145a4:	68fb      	ldr	r3, [r7, #12]
 80145a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80145aa:	695b      	ldr	r3, [r3, #20]
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	d00e      	beq.n	80145ce <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80145b0:	68fb      	ldr	r3, [r7, #12]
 80145b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80145b6:	695b      	ldr	r3, [r3, #20]
 80145b8:	7afa      	ldrb	r2, [r7, #11]
 80145ba:	4611      	mov	r1, r2
 80145bc:	68f8      	ldr	r0, [r7, #12]
 80145be:	4798      	blx	r3
 80145c0:	4603      	mov	r3, r0
 80145c2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80145c4:	7dfb      	ldrb	r3, [r7, #23]
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	d001      	beq.n	80145ce <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80145ca:	7dfb      	ldrb	r3, [r7, #23]
 80145cc:	e000      	b.n	80145d0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80145ce:	2300      	movs	r3, #0
}
 80145d0:	4618      	mov	r0, r3
 80145d2:	3718      	adds	r7, #24
 80145d4:	46bd      	mov	sp, r7
 80145d6:	bd80      	pop	{r7, pc}

080145d8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80145d8:	b580      	push	{r7, lr}
 80145da:	b082      	sub	sp, #8
 80145dc:	af00      	add	r7, sp, #0
 80145de:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80145e0:	687b      	ldr	r3, [r7, #4]
 80145e2:	2201      	movs	r2, #1
 80145e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	2200      	movs	r2, #0
 80145ec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80145f0:	687b      	ldr	r3, [r7, #4]
 80145f2:	2200      	movs	r2, #0
 80145f4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	2200      	movs	r2, #0
 80145fa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 80145fe:	687b      	ldr	r3, [r7, #4]
 8014600:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014604:	2b00      	cmp	r3, #0
 8014606:	d101      	bne.n	801460c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8014608:	2303      	movs	r3, #3
 801460a:	e02f      	b.n	801466c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8014612:	2b00      	cmp	r3, #0
 8014614:	d00f      	beq.n	8014636 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801461c:	685b      	ldr	r3, [r3, #4]
 801461e:	2b00      	cmp	r3, #0
 8014620:	d009      	beq.n	8014636 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014628:	685b      	ldr	r3, [r3, #4]
 801462a:	687a      	ldr	r2, [r7, #4]
 801462c:	6852      	ldr	r2, [r2, #4]
 801462e:	b2d2      	uxtb	r2, r2
 8014630:	4611      	mov	r1, r2
 8014632:	6878      	ldr	r0, [r7, #4]
 8014634:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8014636:	2340      	movs	r3, #64	; 0x40
 8014638:	2200      	movs	r2, #0
 801463a:	2100      	movs	r1, #0
 801463c:	6878      	ldr	r0, [r7, #4]
 801463e:	f004 fa81 	bl	8018b44 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	2201      	movs	r2, #1
 8014646:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	2240      	movs	r2, #64	; 0x40
 801464e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8014652:	2340      	movs	r3, #64	; 0x40
 8014654:	2200      	movs	r2, #0
 8014656:	2180      	movs	r1, #128	; 0x80
 8014658:	6878      	ldr	r0, [r7, #4]
 801465a:	f004 fa73 	bl	8018b44 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	2201      	movs	r2, #1
 8014662:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	2240      	movs	r2, #64	; 0x40
 8014668:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 801466a:	2300      	movs	r3, #0
}
 801466c:	4618      	mov	r0, r3
 801466e:	3708      	adds	r7, #8
 8014670:	46bd      	mov	sp, r7
 8014672:	bd80      	pop	{r7, pc}

08014674 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8014674:	b480      	push	{r7}
 8014676:	b083      	sub	sp, #12
 8014678:	af00      	add	r7, sp, #0
 801467a:	6078      	str	r0, [r7, #4]
 801467c:	460b      	mov	r3, r1
 801467e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	78fa      	ldrb	r2, [r7, #3]
 8014684:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8014686:	2300      	movs	r3, #0
}
 8014688:	4618      	mov	r0, r3
 801468a:	370c      	adds	r7, #12
 801468c:	46bd      	mov	sp, r7
 801468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014692:	4770      	bx	lr

08014694 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8014694:	b480      	push	{r7}
 8014696:	b083      	sub	sp, #12
 8014698:	af00      	add	r7, sp, #0
 801469a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 801469c:	687b      	ldr	r3, [r7, #4]
 801469e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80146a2:	b2da      	uxtb	r2, r3
 80146a4:	687b      	ldr	r3, [r7, #4]
 80146a6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	2204      	movs	r2, #4
 80146ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80146b2:	2300      	movs	r3, #0
}
 80146b4:	4618      	mov	r0, r3
 80146b6:	370c      	adds	r7, #12
 80146b8:	46bd      	mov	sp, r7
 80146ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146be:	4770      	bx	lr

080146c0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80146c0:	b480      	push	{r7}
 80146c2:	b083      	sub	sp, #12
 80146c4:	af00      	add	r7, sp, #0
 80146c6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80146ce:	b2db      	uxtb	r3, r3
 80146d0:	2b04      	cmp	r3, #4
 80146d2:	d106      	bne.n	80146e2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80146da:	b2da      	uxtb	r2, r3
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80146e2:	2300      	movs	r3, #0
}
 80146e4:	4618      	mov	r0, r3
 80146e6:	370c      	adds	r7, #12
 80146e8:	46bd      	mov	sp, r7
 80146ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146ee:	4770      	bx	lr

080146f0 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80146f0:	b580      	push	{r7, lr}
 80146f2:	b082      	sub	sp, #8
 80146f4:	af00      	add	r7, sp, #0
 80146f6:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80146f8:	687b      	ldr	r3, [r7, #4]
 80146fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80146fe:	2b00      	cmp	r3, #0
 8014700:	d101      	bne.n	8014706 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8014702:	2303      	movs	r3, #3
 8014704:	e012      	b.n	801472c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801470c:	b2db      	uxtb	r3, r3
 801470e:	2b03      	cmp	r3, #3
 8014710:	d10b      	bne.n	801472a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014718:	69db      	ldr	r3, [r3, #28]
 801471a:	2b00      	cmp	r3, #0
 801471c:	d005      	beq.n	801472a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014724:	69db      	ldr	r3, [r3, #28]
 8014726:	6878      	ldr	r0, [r7, #4]
 8014728:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801472a:	2300      	movs	r3, #0
}
 801472c:	4618      	mov	r0, r3
 801472e:	3708      	adds	r7, #8
 8014730:	46bd      	mov	sp, r7
 8014732:	bd80      	pop	{r7, pc}

08014734 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8014734:	b580      	push	{r7, lr}
 8014736:	b082      	sub	sp, #8
 8014738:	af00      	add	r7, sp, #0
 801473a:	6078      	str	r0, [r7, #4]
 801473c:	460b      	mov	r3, r1
 801473e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8014740:	687b      	ldr	r3, [r7, #4]
 8014742:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014746:	2b00      	cmp	r3, #0
 8014748:	d101      	bne.n	801474e <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 801474a:	2303      	movs	r3, #3
 801474c:	e014      	b.n	8014778 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014754:	b2db      	uxtb	r3, r3
 8014756:	2b03      	cmp	r3, #3
 8014758:	d10d      	bne.n	8014776 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014760:	6a1b      	ldr	r3, [r3, #32]
 8014762:	2b00      	cmp	r3, #0
 8014764:	d007      	beq.n	8014776 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801476c:	6a1b      	ldr	r3, [r3, #32]
 801476e:	78fa      	ldrb	r2, [r7, #3]
 8014770:	4611      	mov	r1, r2
 8014772:	6878      	ldr	r0, [r7, #4]
 8014774:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8014776:	2300      	movs	r3, #0
}
 8014778:	4618      	mov	r0, r3
 801477a:	3708      	adds	r7, #8
 801477c:	46bd      	mov	sp, r7
 801477e:	bd80      	pop	{r7, pc}

08014780 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8014780:	b580      	push	{r7, lr}
 8014782:	b082      	sub	sp, #8
 8014784:	af00      	add	r7, sp, #0
 8014786:	6078      	str	r0, [r7, #4]
 8014788:	460b      	mov	r3, r1
 801478a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 801478c:	687b      	ldr	r3, [r7, #4]
 801478e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014792:	2b00      	cmp	r3, #0
 8014794:	d101      	bne.n	801479a <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8014796:	2303      	movs	r3, #3
 8014798:	e014      	b.n	80147c4 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801479a:	687b      	ldr	r3, [r7, #4]
 801479c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80147a0:	b2db      	uxtb	r3, r3
 80147a2:	2b03      	cmp	r3, #3
 80147a4:	d10d      	bne.n	80147c2 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80147ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	d007      	beq.n	80147c2 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80147b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80147ba:	78fa      	ldrb	r2, [r7, #3]
 80147bc:	4611      	mov	r1, r2
 80147be:	6878      	ldr	r0, [r7, #4]
 80147c0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80147c2:	2300      	movs	r3, #0
}
 80147c4:	4618      	mov	r0, r3
 80147c6:	3708      	adds	r7, #8
 80147c8:	46bd      	mov	sp, r7
 80147ca:	bd80      	pop	{r7, pc}

080147cc <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80147cc:	b480      	push	{r7}
 80147ce:	b083      	sub	sp, #12
 80147d0:	af00      	add	r7, sp, #0
 80147d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80147d4:	2300      	movs	r3, #0
}
 80147d6:	4618      	mov	r0, r3
 80147d8:	370c      	adds	r7, #12
 80147da:	46bd      	mov	sp, r7
 80147dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147e0:	4770      	bx	lr

080147e2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80147e2:	b580      	push	{r7, lr}
 80147e4:	b082      	sub	sp, #8
 80147e6:	af00      	add	r7, sp, #0
 80147e8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	2201      	movs	r2, #1
 80147ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80147f2:	687b      	ldr	r3, [r7, #4]
 80147f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80147f8:	2b00      	cmp	r3, #0
 80147fa:	d009      	beq.n	8014810 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014802:	685b      	ldr	r3, [r3, #4]
 8014804:	687a      	ldr	r2, [r7, #4]
 8014806:	6852      	ldr	r2, [r2, #4]
 8014808:	b2d2      	uxtb	r2, r2
 801480a:	4611      	mov	r1, r2
 801480c:	6878      	ldr	r0, [r7, #4]
 801480e:	4798      	blx	r3
  }

  return USBD_OK;
 8014810:	2300      	movs	r3, #0
}
 8014812:	4618      	mov	r0, r3
 8014814:	3708      	adds	r7, #8
 8014816:	46bd      	mov	sp, r7
 8014818:	bd80      	pop	{r7, pc}

0801481a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801481a:	b480      	push	{r7}
 801481c:	b087      	sub	sp, #28
 801481e:	af00      	add	r7, sp, #0
 8014820:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8014826:	697b      	ldr	r3, [r7, #20]
 8014828:	781b      	ldrb	r3, [r3, #0]
 801482a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801482c:	697b      	ldr	r3, [r7, #20]
 801482e:	3301      	adds	r3, #1
 8014830:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8014832:	697b      	ldr	r3, [r7, #20]
 8014834:	781b      	ldrb	r3, [r3, #0]
 8014836:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8014838:	8a3b      	ldrh	r3, [r7, #16]
 801483a:	021b      	lsls	r3, r3, #8
 801483c:	b21a      	sxth	r2, r3
 801483e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014842:	4313      	orrs	r3, r2
 8014844:	b21b      	sxth	r3, r3
 8014846:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8014848:	89fb      	ldrh	r3, [r7, #14]
}
 801484a:	4618      	mov	r0, r3
 801484c:	371c      	adds	r7, #28
 801484e:	46bd      	mov	sp, r7
 8014850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014854:	4770      	bx	lr
	...

08014858 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014858:	b580      	push	{r7, lr}
 801485a:	b084      	sub	sp, #16
 801485c:	af00      	add	r7, sp, #0
 801485e:	6078      	str	r0, [r7, #4]
 8014860:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014862:	2300      	movs	r3, #0
 8014864:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014866:	683b      	ldr	r3, [r7, #0]
 8014868:	781b      	ldrb	r3, [r3, #0]
 801486a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801486e:	2b40      	cmp	r3, #64	; 0x40
 8014870:	d005      	beq.n	801487e <USBD_StdDevReq+0x26>
 8014872:	2b40      	cmp	r3, #64	; 0x40
 8014874:	d853      	bhi.n	801491e <USBD_StdDevReq+0xc6>
 8014876:	2b00      	cmp	r3, #0
 8014878:	d00b      	beq.n	8014892 <USBD_StdDevReq+0x3a>
 801487a:	2b20      	cmp	r3, #32
 801487c:	d14f      	bne.n	801491e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801487e:	687b      	ldr	r3, [r7, #4]
 8014880:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014884:	689b      	ldr	r3, [r3, #8]
 8014886:	6839      	ldr	r1, [r7, #0]
 8014888:	6878      	ldr	r0, [r7, #4]
 801488a:	4798      	blx	r3
 801488c:	4603      	mov	r3, r0
 801488e:	73fb      	strb	r3, [r7, #15]
      break;
 8014890:	e04a      	b.n	8014928 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8014892:	683b      	ldr	r3, [r7, #0]
 8014894:	785b      	ldrb	r3, [r3, #1]
 8014896:	2b09      	cmp	r3, #9
 8014898:	d83b      	bhi.n	8014912 <USBD_StdDevReq+0xba>
 801489a:	a201      	add	r2, pc, #4	; (adr r2, 80148a0 <USBD_StdDevReq+0x48>)
 801489c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80148a0:	080148f5 	.word	0x080148f5
 80148a4:	08014909 	.word	0x08014909
 80148a8:	08014913 	.word	0x08014913
 80148ac:	080148ff 	.word	0x080148ff
 80148b0:	08014913 	.word	0x08014913
 80148b4:	080148d3 	.word	0x080148d3
 80148b8:	080148c9 	.word	0x080148c9
 80148bc:	08014913 	.word	0x08014913
 80148c0:	080148eb 	.word	0x080148eb
 80148c4:	080148dd 	.word	0x080148dd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80148c8:	6839      	ldr	r1, [r7, #0]
 80148ca:	6878      	ldr	r0, [r7, #4]
 80148cc:	f000 f9de 	bl	8014c8c <USBD_GetDescriptor>
          break;
 80148d0:	e024      	b.n	801491c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80148d2:	6839      	ldr	r1, [r7, #0]
 80148d4:	6878      	ldr	r0, [r7, #4]
 80148d6:	f000 fb43 	bl	8014f60 <USBD_SetAddress>
          break;
 80148da:	e01f      	b.n	801491c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80148dc:	6839      	ldr	r1, [r7, #0]
 80148de:	6878      	ldr	r0, [r7, #4]
 80148e0:	f000 fb82 	bl	8014fe8 <USBD_SetConfig>
 80148e4:	4603      	mov	r3, r0
 80148e6:	73fb      	strb	r3, [r7, #15]
          break;
 80148e8:	e018      	b.n	801491c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80148ea:	6839      	ldr	r1, [r7, #0]
 80148ec:	6878      	ldr	r0, [r7, #4]
 80148ee:	f000 fc21 	bl	8015134 <USBD_GetConfig>
          break;
 80148f2:	e013      	b.n	801491c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80148f4:	6839      	ldr	r1, [r7, #0]
 80148f6:	6878      	ldr	r0, [r7, #4]
 80148f8:	f000 fc52 	bl	80151a0 <USBD_GetStatus>
          break;
 80148fc:	e00e      	b.n	801491c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80148fe:	6839      	ldr	r1, [r7, #0]
 8014900:	6878      	ldr	r0, [r7, #4]
 8014902:	f000 fc81 	bl	8015208 <USBD_SetFeature>
          break;
 8014906:	e009      	b.n	801491c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8014908:	6839      	ldr	r1, [r7, #0]
 801490a:	6878      	ldr	r0, [r7, #4]
 801490c:	f000 fc90 	bl	8015230 <USBD_ClrFeature>
          break;
 8014910:	e004      	b.n	801491c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8014912:	6839      	ldr	r1, [r7, #0]
 8014914:	6878      	ldr	r0, [r7, #4]
 8014916:	f000 fce7 	bl	80152e8 <USBD_CtlError>
          break;
 801491a:	bf00      	nop
      }
      break;
 801491c:	e004      	b.n	8014928 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 801491e:	6839      	ldr	r1, [r7, #0]
 8014920:	6878      	ldr	r0, [r7, #4]
 8014922:	f000 fce1 	bl	80152e8 <USBD_CtlError>
      break;
 8014926:	bf00      	nop
  }

  return ret;
 8014928:	7bfb      	ldrb	r3, [r7, #15]
}
 801492a:	4618      	mov	r0, r3
 801492c:	3710      	adds	r7, #16
 801492e:	46bd      	mov	sp, r7
 8014930:	bd80      	pop	{r7, pc}
 8014932:	bf00      	nop

08014934 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014934:	b580      	push	{r7, lr}
 8014936:	b084      	sub	sp, #16
 8014938:	af00      	add	r7, sp, #0
 801493a:	6078      	str	r0, [r7, #4]
 801493c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801493e:	2300      	movs	r3, #0
 8014940:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014942:	683b      	ldr	r3, [r7, #0]
 8014944:	781b      	ldrb	r3, [r3, #0]
 8014946:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801494a:	2b40      	cmp	r3, #64	; 0x40
 801494c:	d005      	beq.n	801495a <USBD_StdItfReq+0x26>
 801494e:	2b40      	cmp	r3, #64	; 0x40
 8014950:	d82f      	bhi.n	80149b2 <USBD_StdItfReq+0x7e>
 8014952:	2b00      	cmp	r3, #0
 8014954:	d001      	beq.n	801495a <USBD_StdItfReq+0x26>
 8014956:	2b20      	cmp	r3, #32
 8014958:	d12b      	bne.n	80149b2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801495a:	687b      	ldr	r3, [r7, #4]
 801495c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014960:	b2db      	uxtb	r3, r3
 8014962:	3b01      	subs	r3, #1
 8014964:	2b02      	cmp	r3, #2
 8014966:	d81d      	bhi.n	80149a4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8014968:	683b      	ldr	r3, [r7, #0]
 801496a:	889b      	ldrh	r3, [r3, #4]
 801496c:	b2db      	uxtb	r3, r3
 801496e:	2b01      	cmp	r3, #1
 8014970:	d813      	bhi.n	801499a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014972:	687b      	ldr	r3, [r7, #4]
 8014974:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014978:	689b      	ldr	r3, [r3, #8]
 801497a:	6839      	ldr	r1, [r7, #0]
 801497c:	6878      	ldr	r0, [r7, #4]
 801497e:	4798      	blx	r3
 8014980:	4603      	mov	r3, r0
 8014982:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8014984:	683b      	ldr	r3, [r7, #0]
 8014986:	88db      	ldrh	r3, [r3, #6]
 8014988:	2b00      	cmp	r3, #0
 801498a:	d110      	bne.n	80149ae <USBD_StdItfReq+0x7a>
 801498c:	7bfb      	ldrb	r3, [r7, #15]
 801498e:	2b00      	cmp	r3, #0
 8014990:	d10d      	bne.n	80149ae <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8014992:	6878      	ldr	r0, [r7, #4]
 8014994:	f000 fd73 	bl	801547e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8014998:	e009      	b.n	80149ae <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 801499a:	6839      	ldr	r1, [r7, #0]
 801499c:	6878      	ldr	r0, [r7, #4]
 801499e:	f000 fca3 	bl	80152e8 <USBD_CtlError>
          break;
 80149a2:	e004      	b.n	80149ae <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80149a4:	6839      	ldr	r1, [r7, #0]
 80149a6:	6878      	ldr	r0, [r7, #4]
 80149a8:	f000 fc9e 	bl	80152e8 <USBD_CtlError>
          break;
 80149ac:	e000      	b.n	80149b0 <USBD_StdItfReq+0x7c>
          break;
 80149ae:	bf00      	nop
      }
      break;
 80149b0:	e004      	b.n	80149bc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80149b2:	6839      	ldr	r1, [r7, #0]
 80149b4:	6878      	ldr	r0, [r7, #4]
 80149b6:	f000 fc97 	bl	80152e8 <USBD_CtlError>
      break;
 80149ba:	bf00      	nop
  }

  return ret;
 80149bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80149be:	4618      	mov	r0, r3
 80149c0:	3710      	adds	r7, #16
 80149c2:	46bd      	mov	sp, r7
 80149c4:	bd80      	pop	{r7, pc}

080149c6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80149c6:	b580      	push	{r7, lr}
 80149c8:	b084      	sub	sp, #16
 80149ca:	af00      	add	r7, sp, #0
 80149cc:	6078      	str	r0, [r7, #4]
 80149ce:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80149d0:	2300      	movs	r3, #0
 80149d2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80149d4:	683b      	ldr	r3, [r7, #0]
 80149d6:	889b      	ldrh	r3, [r3, #4]
 80149d8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80149da:	683b      	ldr	r3, [r7, #0]
 80149dc:	781b      	ldrb	r3, [r3, #0]
 80149de:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80149e2:	2b40      	cmp	r3, #64	; 0x40
 80149e4:	d007      	beq.n	80149f6 <USBD_StdEPReq+0x30>
 80149e6:	2b40      	cmp	r3, #64	; 0x40
 80149e8:	f200 8145 	bhi.w	8014c76 <USBD_StdEPReq+0x2b0>
 80149ec:	2b00      	cmp	r3, #0
 80149ee:	d00c      	beq.n	8014a0a <USBD_StdEPReq+0x44>
 80149f0:	2b20      	cmp	r3, #32
 80149f2:	f040 8140 	bne.w	8014c76 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80149fc:	689b      	ldr	r3, [r3, #8]
 80149fe:	6839      	ldr	r1, [r7, #0]
 8014a00:	6878      	ldr	r0, [r7, #4]
 8014a02:	4798      	blx	r3
 8014a04:	4603      	mov	r3, r0
 8014a06:	73fb      	strb	r3, [r7, #15]
      break;
 8014a08:	e13a      	b.n	8014c80 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8014a0a:	683b      	ldr	r3, [r7, #0]
 8014a0c:	785b      	ldrb	r3, [r3, #1]
 8014a0e:	2b03      	cmp	r3, #3
 8014a10:	d007      	beq.n	8014a22 <USBD_StdEPReq+0x5c>
 8014a12:	2b03      	cmp	r3, #3
 8014a14:	f300 8129 	bgt.w	8014c6a <USBD_StdEPReq+0x2a4>
 8014a18:	2b00      	cmp	r3, #0
 8014a1a:	d07f      	beq.n	8014b1c <USBD_StdEPReq+0x156>
 8014a1c:	2b01      	cmp	r3, #1
 8014a1e:	d03c      	beq.n	8014a9a <USBD_StdEPReq+0xd4>
 8014a20:	e123      	b.n	8014c6a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014a28:	b2db      	uxtb	r3, r3
 8014a2a:	2b02      	cmp	r3, #2
 8014a2c:	d002      	beq.n	8014a34 <USBD_StdEPReq+0x6e>
 8014a2e:	2b03      	cmp	r3, #3
 8014a30:	d016      	beq.n	8014a60 <USBD_StdEPReq+0x9a>
 8014a32:	e02c      	b.n	8014a8e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014a34:	7bbb      	ldrb	r3, [r7, #14]
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	d00d      	beq.n	8014a56 <USBD_StdEPReq+0x90>
 8014a3a:	7bbb      	ldrb	r3, [r7, #14]
 8014a3c:	2b80      	cmp	r3, #128	; 0x80
 8014a3e:	d00a      	beq.n	8014a56 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8014a40:	7bbb      	ldrb	r3, [r7, #14]
 8014a42:	4619      	mov	r1, r3
 8014a44:	6878      	ldr	r0, [r7, #4]
 8014a46:	f004 f8f1 	bl	8018c2c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8014a4a:	2180      	movs	r1, #128	; 0x80
 8014a4c:	6878      	ldr	r0, [r7, #4]
 8014a4e:	f004 f8ed 	bl	8018c2c <USBD_LL_StallEP>
 8014a52:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8014a54:	e020      	b.n	8014a98 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8014a56:	6839      	ldr	r1, [r7, #0]
 8014a58:	6878      	ldr	r0, [r7, #4]
 8014a5a:	f000 fc45 	bl	80152e8 <USBD_CtlError>
              break;
 8014a5e:	e01b      	b.n	8014a98 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014a60:	683b      	ldr	r3, [r7, #0]
 8014a62:	885b      	ldrh	r3, [r3, #2]
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	d10e      	bne.n	8014a86 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8014a68:	7bbb      	ldrb	r3, [r7, #14]
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d00b      	beq.n	8014a86 <USBD_StdEPReq+0xc0>
 8014a6e:	7bbb      	ldrb	r3, [r7, #14]
 8014a70:	2b80      	cmp	r3, #128	; 0x80
 8014a72:	d008      	beq.n	8014a86 <USBD_StdEPReq+0xc0>
 8014a74:	683b      	ldr	r3, [r7, #0]
 8014a76:	88db      	ldrh	r3, [r3, #6]
 8014a78:	2b00      	cmp	r3, #0
 8014a7a:	d104      	bne.n	8014a86 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8014a7c:	7bbb      	ldrb	r3, [r7, #14]
 8014a7e:	4619      	mov	r1, r3
 8014a80:	6878      	ldr	r0, [r7, #4]
 8014a82:	f004 f8d3 	bl	8018c2c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8014a86:	6878      	ldr	r0, [r7, #4]
 8014a88:	f000 fcf9 	bl	801547e <USBD_CtlSendStatus>

              break;
 8014a8c:	e004      	b.n	8014a98 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8014a8e:	6839      	ldr	r1, [r7, #0]
 8014a90:	6878      	ldr	r0, [r7, #4]
 8014a92:	f000 fc29 	bl	80152e8 <USBD_CtlError>
              break;
 8014a96:	bf00      	nop
          }
          break;
 8014a98:	e0ec      	b.n	8014c74 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014aa0:	b2db      	uxtb	r3, r3
 8014aa2:	2b02      	cmp	r3, #2
 8014aa4:	d002      	beq.n	8014aac <USBD_StdEPReq+0xe6>
 8014aa6:	2b03      	cmp	r3, #3
 8014aa8:	d016      	beq.n	8014ad8 <USBD_StdEPReq+0x112>
 8014aaa:	e030      	b.n	8014b0e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014aac:	7bbb      	ldrb	r3, [r7, #14]
 8014aae:	2b00      	cmp	r3, #0
 8014ab0:	d00d      	beq.n	8014ace <USBD_StdEPReq+0x108>
 8014ab2:	7bbb      	ldrb	r3, [r7, #14]
 8014ab4:	2b80      	cmp	r3, #128	; 0x80
 8014ab6:	d00a      	beq.n	8014ace <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8014ab8:	7bbb      	ldrb	r3, [r7, #14]
 8014aba:	4619      	mov	r1, r3
 8014abc:	6878      	ldr	r0, [r7, #4]
 8014abe:	f004 f8b5 	bl	8018c2c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8014ac2:	2180      	movs	r1, #128	; 0x80
 8014ac4:	6878      	ldr	r0, [r7, #4]
 8014ac6:	f004 f8b1 	bl	8018c2c <USBD_LL_StallEP>
 8014aca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8014acc:	e025      	b.n	8014b1a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8014ace:	6839      	ldr	r1, [r7, #0]
 8014ad0:	6878      	ldr	r0, [r7, #4]
 8014ad2:	f000 fc09 	bl	80152e8 <USBD_CtlError>
              break;
 8014ad6:	e020      	b.n	8014b1a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8014ad8:	683b      	ldr	r3, [r7, #0]
 8014ada:	885b      	ldrh	r3, [r3, #2]
 8014adc:	2b00      	cmp	r3, #0
 8014ade:	d11b      	bne.n	8014b18 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8014ae0:	7bbb      	ldrb	r3, [r7, #14]
 8014ae2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	d004      	beq.n	8014af4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8014aea:	7bbb      	ldrb	r3, [r7, #14]
 8014aec:	4619      	mov	r1, r3
 8014aee:	6878      	ldr	r0, [r7, #4]
 8014af0:	f004 f8d2 	bl	8018c98 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8014af4:	6878      	ldr	r0, [r7, #4]
 8014af6:	f000 fcc2 	bl	801547e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014b00:	689b      	ldr	r3, [r3, #8]
 8014b02:	6839      	ldr	r1, [r7, #0]
 8014b04:	6878      	ldr	r0, [r7, #4]
 8014b06:	4798      	blx	r3
 8014b08:	4603      	mov	r3, r0
 8014b0a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8014b0c:	e004      	b.n	8014b18 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8014b0e:	6839      	ldr	r1, [r7, #0]
 8014b10:	6878      	ldr	r0, [r7, #4]
 8014b12:	f000 fbe9 	bl	80152e8 <USBD_CtlError>
              break;
 8014b16:	e000      	b.n	8014b1a <USBD_StdEPReq+0x154>
              break;
 8014b18:	bf00      	nop
          }
          break;
 8014b1a:	e0ab      	b.n	8014c74 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8014b1c:	687b      	ldr	r3, [r7, #4]
 8014b1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014b22:	b2db      	uxtb	r3, r3
 8014b24:	2b02      	cmp	r3, #2
 8014b26:	d002      	beq.n	8014b2e <USBD_StdEPReq+0x168>
 8014b28:	2b03      	cmp	r3, #3
 8014b2a:	d032      	beq.n	8014b92 <USBD_StdEPReq+0x1cc>
 8014b2c:	e097      	b.n	8014c5e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8014b2e:	7bbb      	ldrb	r3, [r7, #14]
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	d007      	beq.n	8014b44 <USBD_StdEPReq+0x17e>
 8014b34:	7bbb      	ldrb	r3, [r7, #14]
 8014b36:	2b80      	cmp	r3, #128	; 0x80
 8014b38:	d004      	beq.n	8014b44 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8014b3a:	6839      	ldr	r1, [r7, #0]
 8014b3c:	6878      	ldr	r0, [r7, #4]
 8014b3e:	f000 fbd3 	bl	80152e8 <USBD_CtlError>
                break;
 8014b42:	e091      	b.n	8014c68 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014b44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014b48:	2b00      	cmp	r3, #0
 8014b4a:	da0b      	bge.n	8014b64 <USBD_StdEPReq+0x19e>
 8014b4c:	7bbb      	ldrb	r3, [r7, #14]
 8014b4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014b52:	4613      	mov	r3, r2
 8014b54:	009b      	lsls	r3, r3, #2
 8014b56:	4413      	add	r3, r2
 8014b58:	009b      	lsls	r3, r3, #2
 8014b5a:	3310      	adds	r3, #16
 8014b5c:	687a      	ldr	r2, [r7, #4]
 8014b5e:	4413      	add	r3, r2
 8014b60:	3304      	adds	r3, #4
 8014b62:	e00b      	b.n	8014b7c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014b64:	7bbb      	ldrb	r3, [r7, #14]
 8014b66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014b6a:	4613      	mov	r3, r2
 8014b6c:	009b      	lsls	r3, r3, #2
 8014b6e:	4413      	add	r3, r2
 8014b70:	009b      	lsls	r3, r3, #2
 8014b72:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8014b76:	687a      	ldr	r2, [r7, #4]
 8014b78:	4413      	add	r3, r2
 8014b7a:	3304      	adds	r3, #4
 8014b7c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8014b7e:	68bb      	ldr	r3, [r7, #8]
 8014b80:	2200      	movs	r2, #0
 8014b82:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014b84:	68bb      	ldr	r3, [r7, #8]
 8014b86:	2202      	movs	r2, #2
 8014b88:	4619      	mov	r1, r3
 8014b8a:	6878      	ldr	r0, [r7, #4]
 8014b8c:	f000 fc1d 	bl	80153ca <USBD_CtlSendData>
              break;
 8014b90:	e06a      	b.n	8014c68 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8014b92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	da11      	bge.n	8014bbe <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8014b9a:	7bbb      	ldrb	r3, [r7, #14]
 8014b9c:	f003 020f 	and.w	r2, r3, #15
 8014ba0:	6879      	ldr	r1, [r7, #4]
 8014ba2:	4613      	mov	r3, r2
 8014ba4:	009b      	lsls	r3, r3, #2
 8014ba6:	4413      	add	r3, r2
 8014ba8:	009b      	lsls	r3, r3, #2
 8014baa:	440b      	add	r3, r1
 8014bac:	3324      	adds	r3, #36	; 0x24
 8014bae:	881b      	ldrh	r3, [r3, #0]
 8014bb0:	2b00      	cmp	r3, #0
 8014bb2:	d117      	bne.n	8014be4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8014bb4:	6839      	ldr	r1, [r7, #0]
 8014bb6:	6878      	ldr	r0, [r7, #4]
 8014bb8:	f000 fb96 	bl	80152e8 <USBD_CtlError>
                  break;
 8014bbc:	e054      	b.n	8014c68 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8014bbe:	7bbb      	ldrb	r3, [r7, #14]
 8014bc0:	f003 020f 	and.w	r2, r3, #15
 8014bc4:	6879      	ldr	r1, [r7, #4]
 8014bc6:	4613      	mov	r3, r2
 8014bc8:	009b      	lsls	r3, r3, #2
 8014bca:	4413      	add	r3, r2
 8014bcc:	009b      	lsls	r3, r3, #2
 8014bce:	440b      	add	r3, r1
 8014bd0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8014bd4:	881b      	ldrh	r3, [r3, #0]
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	d104      	bne.n	8014be4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8014bda:	6839      	ldr	r1, [r7, #0]
 8014bdc:	6878      	ldr	r0, [r7, #4]
 8014bde:	f000 fb83 	bl	80152e8 <USBD_CtlError>
                  break;
 8014be2:	e041      	b.n	8014c68 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014be4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	da0b      	bge.n	8014c04 <USBD_StdEPReq+0x23e>
 8014bec:	7bbb      	ldrb	r3, [r7, #14]
 8014bee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014bf2:	4613      	mov	r3, r2
 8014bf4:	009b      	lsls	r3, r3, #2
 8014bf6:	4413      	add	r3, r2
 8014bf8:	009b      	lsls	r3, r3, #2
 8014bfa:	3310      	adds	r3, #16
 8014bfc:	687a      	ldr	r2, [r7, #4]
 8014bfe:	4413      	add	r3, r2
 8014c00:	3304      	adds	r3, #4
 8014c02:	e00b      	b.n	8014c1c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8014c04:	7bbb      	ldrb	r3, [r7, #14]
 8014c06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014c0a:	4613      	mov	r3, r2
 8014c0c:	009b      	lsls	r3, r3, #2
 8014c0e:	4413      	add	r3, r2
 8014c10:	009b      	lsls	r3, r3, #2
 8014c12:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8014c16:	687a      	ldr	r2, [r7, #4]
 8014c18:	4413      	add	r3, r2
 8014c1a:	3304      	adds	r3, #4
 8014c1c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8014c1e:	7bbb      	ldrb	r3, [r7, #14]
 8014c20:	2b00      	cmp	r3, #0
 8014c22:	d002      	beq.n	8014c2a <USBD_StdEPReq+0x264>
 8014c24:	7bbb      	ldrb	r3, [r7, #14]
 8014c26:	2b80      	cmp	r3, #128	; 0x80
 8014c28:	d103      	bne.n	8014c32 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8014c2a:	68bb      	ldr	r3, [r7, #8]
 8014c2c:	2200      	movs	r2, #0
 8014c2e:	601a      	str	r2, [r3, #0]
 8014c30:	e00e      	b.n	8014c50 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8014c32:	7bbb      	ldrb	r3, [r7, #14]
 8014c34:	4619      	mov	r1, r3
 8014c36:	6878      	ldr	r0, [r7, #4]
 8014c38:	f004 f864 	bl	8018d04 <USBD_LL_IsStallEP>
 8014c3c:	4603      	mov	r3, r0
 8014c3e:	2b00      	cmp	r3, #0
 8014c40:	d003      	beq.n	8014c4a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8014c42:	68bb      	ldr	r3, [r7, #8]
 8014c44:	2201      	movs	r2, #1
 8014c46:	601a      	str	r2, [r3, #0]
 8014c48:	e002      	b.n	8014c50 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8014c4a:	68bb      	ldr	r3, [r7, #8]
 8014c4c:	2200      	movs	r2, #0
 8014c4e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8014c50:	68bb      	ldr	r3, [r7, #8]
 8014c52:	2202      	movs	r2, #2
 8014c54:	4619      	mov	r1, r3
 8014c56:	6878      	ldr	r0, [r7, #4]
 8014c58:	f000 fbb7 	bl	80153ca <USBD_CtlSendData>
              break;
 8014c5c:	e004      	b.n	8014c68 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8014c5e:	6839      	ldr	r1, [r7, #0]
 8014c60:	6878      	ldr	r0, [r7, #4]
 8014c62:	f000 fb41 	bl	80152e8 <USBD_CtlError>
              break;
 8014c66:	bf00      	nop
          }
          break;
 8014c68:	e004      	b.n	8014c74 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8014c6a:	6839      	ldr	r1, [r7, #0]
 8014c6c:	6878      	ldr	r0, [r7, #4]
 8014c6e:	f000 fb3b 	bl	80152e8 <USBD_CtlError>
          break;
 8014c72:	bf00      	nop
      }
      break;
 8014c74:	e004      	b.n	8014c80 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8014c76:	6839      	ldr	r1, [r7, #0]
 8014c78:	6878      	ldr	r0, [r7, #4]
 8014c7a:	f000 fb35 	bl	80152e8 <USBD_CtlError>
      break;
 8014c7e:	bf00      	nop
  }

  return ret;
 8014c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c82:	4618      	mov	r0, r3
 8014c84:	3710      	adds	r7, #16
 8014c86:	46bd      	mov	sp, r7
 8014c88:	bd80      	pop	{r7, pc}
	...

08014c8c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014c8c:	b580      	push	{r7, lr}
 8014c8e:	b084      	sub	sp, #16
 8014c90:	af00      	add	r7, sp, #0
 8014c92:	6078      	str	r0, [r7, #4]
 8014c94:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014c96:	2300      	movs	r3, #0
 8014c98:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8014c9a:	2300      	movs	r3, #0
 8014c9c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8014c9e:	2300      	movs	r3, #0
 8014ca0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8014ca2:	683b      	ldr	r3, [r7, #0]
 8014ca4:	885b      	ldrh	r3, [r3, #2]
 8014ca6:	0a1b      	lsrs	r3, r3, #8
 8014ca8:	b29b      	uxth	r3, r3
 8014caa:	3b01      	subs	r3, #1
 8014cac:	2b06      	cmp	r3, #6
 8014cae:	f200 8128 	bhi.w	8014f02 <USBD_GetDescriptor+0x276>
 8014cb2:	a201      	add	r2, pc, #4	; (adr r2, 8014cb8 <USBD_GetDescriptor+0x2c>)
 8014cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014cb8:	08014cd5 	.word	0x08014cd5
 8014cbc:	08014ced 	.word	0x08014ced
 8014cc0:	08014d2d 	.word	0x08014d2d
 8014cc4:	08014f03 	.word	0x08014f03
 8014cc8:	08014f03 	.word	0x08014f03
 8014ccc:	08014ea3 	.word	0x08014ea3
 8014cd0:	08014ecf 	.word	0x08014ecf
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014cda:	681b      	ldr	r3, [r3, #0]
 8014cdc:	687a      	ldr	r2, [r7, #4]
 8014cde:	7c12      	ldrb	r2, [r2, #16]
 8014ce0:	f107 0108 	add.w	r1, r7, #8
 8014ce4:	4610      	mov	r0, r2
 8014ce6:	4798      	blx	r3
 8014ce8:	60f8      	str	r0, [r7, #12]
      break;
 8014cea:	e112      	b.n	8014f12 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014cec:	687b      	ldr	r3, [r7, #4]
 8014cee:	7c1b      	ldrb	r3, [r3, #16]
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d10d      	bne.n	8014d10 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8014cf4:	687b      	ldr	r3, [r7, #4]
 8014cf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014cfc:	f107 0208 	add.w	r2, r7, #8
 8014d00:	4610      	mov	r0, r2
 8014d02:	4798      	blx	r3
 8014d04:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014d06:	68fb      	ldr	r3, [r7, #12]
 8014d08:	3301      	adds	r3, #1
 8014d0a:	2202      	movs	r2, #2
 8014d0c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8014d0e:	e100      	b.n	8014f12 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d18:	f107 0208 	add.w	r2, r7, #8
 8014d1c:	4610      	mov	r0, r2
 8014d1e:	4798      	blx	r3
 8014d20:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8014d22:	68fb      	ldr	r3, [r7, #12]
 8014d24:	3301      	adds	r3, #1
 8014d26:	2202      	movs	r2, #2
 8014d28:	701a      	strb	r2, [r3, #0]
      break;
 8014d2a:	e0f2      	b.n	8014f12 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014d2c:	683b      	ldr	r3, [r7, #0]
 8014d2e:	885b      	ldrh	r3, [r3, #2]
 8014d30:	b2db      	uxtb	r3, r3
 8014d32:	2b05      	cmp	r3, #5
 8014d34:	f200 80ac 	bhi.w	8014e90 <USBD_GetDescriptor+0x204>
 8014d38:	a201      	add	r2, pc, #4	; (adr r2, 8014d40 <USBD_GetDescriptor+0xb4>)
 8014d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014d3e:	bf00      	nop
 8014d40:	08014d59 	.word	0x08014d59
 8014d44:	08014d8d 	.word	0x08014d8d
 8014d48:	08014dc1 	.word	0x08014dc1
 8014d4c:	08014df5 	.word	0x08014df5
 8014d50:	08014e29 	.word	0x08014e29
 8014d54:	08014e5d 	.word	0x08014e5d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8014d58:	687b      	ldr	r3, [r7, #4]
 8014d5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014d5e:	685b      	ldr	r3, [r3, #4]
 8014d60:	2b00      	cmp	r3, #0
 8014d62:	d00b      	beq.n	8014d7c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8014d64:	687b      	ldr	r3, [r7, #4]
 8014d66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014d6a:	685b      	ldr	r3, [r3, #4]
 8014d6c:	687a      	ldr	r2, [r7, #4]
 8014d6e:	7c12      	ldrb	r2, [r2, #16]
 8014d70:	f107 0108 	add.w	r1, r7, #8
 8014d74:	4610      	mov	r0, r2
 8014d76:	4798      	blx	r3
 8014d78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014d7a:	e091      	b.n	8014ea0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014d7c:	6839      	ldr	r1, [r7, #0]
 8014d7e:	6878      	ldr	r0, [r7, #4]
 8014d80:	f000 fab2 	bl	80152e8 <USBD_CtlError>
            err++;
 8014d84:	7afb      	ldrb	r3, [r7, #11]
 8014d86:	3301      	adds	r3, #1
 8014d88:	72fb      	strb	r3, [r7, #11]
          break;
 8014d8a:	e089      	b.n	8014ea0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014d92:	689b      	ldr	r3, [r3, #8]
 8014d94:	2b00      	cmp	r3, #0
 8014d96:	d00b      	beq.n	8014db0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014d9e:	689b      	ldr	r3, [r3, #8]
 8014da0:	687a      	ldr	r2, [r7, #4]
 8014da2:	7c12      	ldrb	r2, [r2, #16]
 8014da4:	f107 0108 	add.w	r1, r7, #8
 8014da8:	4610      	mov	r0, r2
 8014daa:	4798      	blx	r3
 8014dac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014dae:	e077      	b.n	8014ea0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014db0:	6839      	ldr	r1, [r7, #0]
 8014db2:	6878      	ldr	r0, [r7, #4]
 8014db4:	f000 fa98 	bl	80152e8 <USBD_CtlError>
            err++;
 8014db8:	7afb      	ldrb	r3, [r7, #11]
 8014dba:	3301      	adds	r3, #1
 8014dbc:	72fb      	strb	r3, [r7, #11]
          break;
 8014dbe:	e06f      	b.n	8014ea0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8014dc0:	687b      	ldr	r3, [r7, #4]
 8014dc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014dc6:	68db      	ldr	r3, [r3, #12]
 8014dc8:	2b00      	cmp	r3, #0
 8014dca:	d00b      	beq.n	8014de4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014dd2:	68db      	ldr	r3, [r3, #12]
 8014dd4:	687a      	ldr	r2, [r7, #4]
 8014dd6:	7c12      	ldrb	r2, [r2, #16]
 8014dd8:	f107 0108 	add.w	r1, r7, #8
 8014ddc:	4610      	mov	r0, r2
 8014dde:	4798      	blx	r3
 8014de0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014de2:	e05d      	b.n	8014ea0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014de4:	6839      	ldr	r1, [r7, #0]
 8014de6:	6878      	ldr	r0, [r7, #4]
 8014de8:	f000 fa7e 	bl	80152e8 <USBD_CtlError>
            err++;
 8014dec:	7afb      	ldrb	r3, [r7, #11]
 8014dee:	3301      	adds	r3, #1
 8014df0:	72fb      	strb	r3, [r7, #11]
          break;
 8014df2:	e055      	b.n	8014ea0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014dfa:	691b      	ldr	r3, [r3, #16]
 8014dfc:	2b00      	cmp	r3, #0
 8014dfe:	d00b      	beq.n	8014e18 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014e06:	691b      	ldr	r3, [r3, #16]
 8014e08:	687a      	ldr	r2, [r7, #4]
 8014e0a:	7c12      	ldrb	r2, [r2, #16]
 8014e0c:	f107 0108 	add.w	r1, r7, #8
 8014e10:	4610      	mov	r0, r2
 8014e12:	4798      	blx	r3
 8014e14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014e16:	e043      	b.n	8014ea0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014e18:	6839      	ldr	r1, [r7, #0]
 8014e1a:	6878      	ldr	r0, [r7, #4]
 8014e1c:	f000 fa64 	bl	80152e8 <USBD_CtlError>
            err++;
 8014e20:	7afb      	ldrb	r3, [r7, #11]
 8014e22:	3301      	adds	r3, #1
 8014e24:	72fb      	strb	r3, [r7, #11]
          break;
 8014e26:	e03b      	b.n	8014ea0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014e2e:	695b      	ldr	r3, [r3, #20]
 8014e30:	2b00      	cmp	r3, #0
 8014e32:	d00b      	beq.n	8014e4c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014e3a:	695b      	ldr	r3, [r3, #20]
 8014e3c:	687a      	ldr	r2, [r7, #4]
 8014e3e:	7c12      	ldrb	r2, [r2, #16]
 8014e40:	f107 0108 	add.w	r1, r7, #8
 8014e44:	4610      	mov	r0, r2
 8014e46:	4798      	blx	r3
 8014e48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014e4a:	e029      	b.n	8014ea0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014e4c:	6839      	ldr	r1, [r7, #0]
 8014e4e:	6878      	ldr	r0, [r7, #4]
 8014e50:	f000 fa4a 	bl	80152e8 <USBD_CtlError>
            err++;
 8014e54:	7afb      	ldrb	r3, [r7, #11]
 8014e56:	3301      	adds	r3, #1
 8014e58:	72fb      	strb	r3, [r7, #11]
          break;
 8014e5a:	e021      	b.n	8014ea0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014e62:	699b      	ldr	r3, [r3, #24]
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	d00b      	beq.n	8014e80 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014e68:	687b      	ldr	r3, [r7, #4]
 8014e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8014e6e:	699b      	ldr	r3, [r3, #24]
 8014e70:	687a      	ldr	r2, [r7, #4]
 8014e72:	7c12      	ldrb	r2, [r2, #16]
 8014e74:	f107 0108 	add.w	r1, r7, #8
 8014e78:	4610      	mov	r0, r2
 8014e7a:	4798      	blx	r3
 8014e7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014e7e:	e00f      	b.n	8014ea0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014e80:	6839      	ldr	r1, [r7, #0]
 8014e82:	6878      	ldr	r0, [r7, #4]
 8014e84:	f000 fa30 	bl	80152e8 <USBD_CtlError>
            err++;
 8014e88:	7afb      	ldrb	r3, [r7, #11]
 8014e8a:	3301      	adds	r3, #1
 8014e8c:	72fb      	strb	r3, [r7, #11]
          break;
 8014e8e:	e007      	b.n	8014ea0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8014e90:	6839      	ldr	r1, [r7, #0]
 8014e92:	6878      	ldr	r0, [r7, #4]
 8014e94:	f000 fa28 	bl	80152e8 <USBD_CtlError>
          err++;
 8014e98:	7afb      	ldrb	r3, [r7, #11]
 8014e9a:	3301      	adds	r3, #1
 8014e9c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8014e9e:	bf00      	nop
      }
      break;
 8014ea0:	e037      	b.n	8014f12 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014ea2:	687b      	ldr	r3, [r7, #4]
 8014ea4:	7c1b      	ldrb	r3, [r3, #16]
 8014ea6:	2b00      	cmp	r3, #0
 8014ea8:	d109      	bne.n	8014ebe <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014eb2:	f107 0208 	add.w	r2, r7, #8
 8014eb6:	4610      	mov	r0, r2
 8014eb8:	4798      	blx	r3
 8014eba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014ebc:	e029      	b.n	8014f12 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8014ebe:	6839      	ldr	r1, [r7, #0]
 8014ec0:	6878      	ldr	r0, [r7, #4]
 8014ec2:	f000 fa11 	bl	80152e8 <USBD_CtlError>
        err++;
 8014ec6:	7afb      	ldrb	r3, [r7, #11]
 8014ec8:	3301      	adds	r3, #1
 8014eca:	72fb      	strb	r3, [r7, #11]
      break;
 8014ecc:	e021      	b.n	8014f12 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	7c1b      	ldrb	r3, [r3, #16]
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d10d      	bne.n	8014ef2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014ede:	f107 0208 	add.w	r2, r7, #8
 8014ee2:	4610      	mov	r0, r2
 8014ee4:	4798      	blx	r3
 8014ee6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8014ee8:	68fb      	ldr	r3, [r7, #12]
 8014eea:	3301      	adds	r3, #1
 8014eec:	2207      	movs	r2, #7
 8014eee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014ef0:	e00f      	b.n	8014f12 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8014ef2:	6839      	ldr	r1, [r7, #0]
 8014ef4:	6878      	ldr	r0, [r7, #4]
 8014ef6:	f000 f9f7 	bl	80152e8 <USBD_CtlError>
        err++;
 8014efa:	7afb      	ldrb	r3, [r7, #11]
 8014efc:	3301      	adds	r3, #1
 8014efe:	72fb      	strb	r3, [r7, #11]
      break;
 8014f00:	e007      	b.n	8014f12 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8014f02:	6839      	ldr	r1, [r7, #0]
 8014f04:	6878      	ldr	r0, [r7, #4]
 8014f06:	f000 f9ef 	bl	80152e8 <USBD_CtlError>
      err++;
 8014f0a:	7afb      	ldrb	r3, [r7, #11]
 8014f0c:	3301      	adds	r3, #1
 8014f0e:	72fb      	strb	r3, [r7, #11]
      break;
 8014f10:	bf00      	nop
  }

  if (err != 0U)
 8014f12:	7afb      	ldrb	r3, [r7, #11]
 8014f14:	2b00      	cmp	r3, #0
 8014f16:	d11e      	bne.n	8014f56 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8014f18:	683b      	ldr	r3, [r7, #0]
 8014f1a:	88db      	ldrh	r3, [r3, #6]
 8014f1c:	2b00      	cmp	r3, #0
 8014f1e:	d016      	beq.n	8014f4e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8014f20:	893b      	ldrh	r3, [r7, #8]
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	d00e      	beq.n	8014f44 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8014f26:	683b      	ldr	r3, [r7, #0]
 8014f28:	88da      	ldrh	r2, [r3, #6]
 8014f2a:	893b      	ldrh	r3, [r7, #8]
 8014f2c:	4293      	cmp	r3, r2
 8014f2e:	bf28      	it	cs
 8014f30:	4613      	movcs	r3, r2
 8014f32:	b29b      	uxth	r3, r3
 8014f34:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8014f36:	893b      	ldrh	r3, [r7, #8]
 8014f38:	461a      	mov	r2, r3
 8014f3a:	68f9      	ldr	r1, [r7, #12]
 8014f3c:	6878      	ldr	r0, [r7, #4]
 8014f3e:	f000 fa44 	bl	80153ca <USBD_CtlSendData>
 8014f42:	e009      	b.n	8014f58 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8014f44:	6839      	ldr	r1, [r7, #0]
 8014f46:	6878      	ldr	r0, [r7, #4]
 8014f48:	f000 f9ce 	bl	80152e8 <USBD_CtlError>
 8014f4c:	e004      	b.n	8014f58 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8014f4e:	6878      	ldr	r0, [r7, #4]
 8014f50:	f000 fa95 	bl	801547e <USBD_CtlSendStatus>
 8014f54:	e000      	b.n	8014f58 <USBD_GetDescriptor+0x2cc>
    return;
 8014f56:	bf00      	nop
  }
}
 8014f58:	3710      	adds	r7, #16
 8014f5a:	46bd      	mov	sp, r7
 8014f5c:	bd80      	pop	{r7, pc}
 8014f5e:	bf00      	nop

08014f60 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014f60:	b580      	push	{r7, lr}
 8014f62:	b084      	sub	sp, #16
 8014f64:	af00      	add	r7, sp, #0
 8014f66:	6078      	str	r0, [r7, #4]
 8014f68:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8014f6a:	683b      	ldr	r3, [r7, #0]
 8014f6c:	889b      	ldrh	r3, [r3, #4]
 8014f6e:	2b00      	cmp	r3, #0
 8014f70:	d131      	bne.n	8014fd6 <USBD_SetAddress+0x76>
 8014f72:	683b      	ldr	r3, [r7, #0]
 8014f74:	88db      	ldrh	r3, [r3, #6]
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	d12d      	bne.n	8014fd6 <USBD_SetAddress+0x76>
 8014f7a:	683b      	ldr	r3, [r7, #0]
 8014f7c:	885b      	ldrh	r3, [r3, #2]
 8014f7e:	2b7f      	cmp	r3, #127	; 0x7f
 8014f80:	d829      	bhi.n	8014fd6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8014f82:	683b      	ldr	r3, [r7, #0]
 8014f84:	885b      	ldrh	r3, [r3, #2]
 8014f86:	b2db      	uxtb	r3, r3
 8014f88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014f8c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014f8e:	687b      	ldr	r3, [r7, #4]
 8014f90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014f94:	b2db      	uxtb	r3, r3
 8014f96:	2b03      	cmp	r3, #3
 8014f98:	d104      	bne.n	8014fa4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8014f9a:	6839      	ldr	r1, [r7, #0]
 8014f9c:	6878      	ldr	r0, [r7, #4]
 8014f9e:	f000 f9a3 	bl	80152e8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014fa2:	e01d      	b.n	8014fe0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	7bfa      	ldrb	r2, [r7, #15]
 8014fa8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8014fac:	7bfb      	ldrb	r3, [r7, #15]
 8014fae:	4619      	mov	r1, r3
 8014fb0:	6878      	ldr	r0, [r7, #4]
 8014fb2:	f003 fed3 	bl	8018d5c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8014fb6:	6878      	ldr	r0, [r7, #4]
 8014fb8:	f000 fa61 	bl	801547e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8014fbc:	7bfb      	ldrb	r3, [r7, #15]
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	d004      	beq.n	8014fcc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	2202      	movs	r2, #2
 8014fc6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014fca:	e009      	b.n	8014fe0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	2201      	movs	r2, #1
 8014fd0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014fd4:	e004      	b.n	8014fe0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8014fd6:	6839      	ldr	r1, [r7, #0]
 8014fd8:	6878      	ldr	r0, [r7, #4]
 8014fda:	f000 f985 	bl	80152e8 <USBD_CtlError>
  }
}
 8014fde:	bf00      	nop
 8014fe0:	bf00      	nop
 8014fe2:	3710      	adds	r7, #16
 8014fe4:	46bd      	mov	sp, r7
 8014fe6:	bd80      	pop	{r7, pc}

08014fe8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014fe8:	b580      	push	{r7, lr}
 8014fea:	b084      	sub	sp, #16
 8014fec:	af00      	add	r7, sp, #0
 8014fee:	6078      	str	r0, [r7, #4]
 8014ff0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014ff2:	2300      	movs	r3, #0
 8014ff4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8014ff6:	683b      	ldr	r3, [r7, #0]
 8014ff8:	885b      	ldrh	r3, [r3, #2]
 8014ffa:	b2da      	uxtb	r2, r3
 8014ffc:	4b4c      	ldr	r3, [pc, #304]	; (8015130 <USBD_SetConfig+0x148>)
 8014ffe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8015000:	4b4b      	ldr	r3, [pc, #300]	; (8015130 <USBD_SetConfig+0x148>)
 8015002:	781b      	ldrb	r3, [r3, #0]
 8015004:	2b01      	cmp	r3, #1
 8015006:	d905      	bls.n	8015014 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8015008:	6839      	ldr	r1, [r7, #0]
 801500a:	6878      	ldr	r0, [r7, #4]
 801500c:	f000 f96c 	bl	80152e8 <USBD_CtlError>
    return USBD_FAIL;
 8015010:	2303      	movs	r3, #3
 8015012:	e088      	b.n	8015126 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801501a:	b2db      	uxtb	r3, r3
 801501c:	2b02      	cmp	r3, #2
 801501e:	d002      	beq.n	8015026 <USBD_SetConfig+0x3e>
 8015020:	2b03      	cmp	r3, #3
 8015022:	d025      	beq.n	8015070 <USBD_SetConfig+0x88>
 8015024:	e071      	b.n	801510a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8015026:	4b42      	ldr	r3, [pc, #264]	; (8015130 <USBD_SetConfig+0x148>)
 8015028:	781b      	ldrb	r3, [r3, #0]
 801502a:	2b00      	cmp	r3, #0
 801502c:	d01c      	beq.n	8015068 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 801502e:	4b40      	ldr	r3, [pc, #256]	; (8015130 <USBD_SetConfig+0x148>)
 8015030:	781b      	ldrb	r3, [r3, #0]
 8015032:	461a      	mov	r2, r3
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8015038:	4b3d      	ldr	r3, [pc, #244]	; (8015130 <USBD_SetConfig+0x148>)
 801503a:	781b      	ldrb	r3, [r3, #0]
 801503c:	4619      	mov	r1, r3
 801503e:	6878      	ldr	r0, [r7, #4]
 8015040:	f7ff f948 	bl	80142d4 <USBD_SetClassConfig>
 8015044:	4603      	mov	r3, r0
 8015046:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8015048:	7bfb      	ldrb	r3, [r7, #15]
 801504a:	2b00      	cmp	r3, #0
 801504c:	d004      	beq.n	8015058 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 801504e:	6839      	ldr	r1, [r7, #0]
 8015050:	6878      	ldr	r0, [r7, #4]
 8015052:	f000 f949 	bl	80152e8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8015056:	e065      	b.n	8015124 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8015058:	6878      	ldr	r0, [r7, #4]
 801505a:	f000 fa10 	bl	801547e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801505e:	687b      	ldr	r3, [r7, #4]
 8015060:	2203      	movs	r2, #3
 8015062:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8015066:	e05d      	b.n	8015124 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8015068:	6878      	ldr	r0, [r7, #4]
 801506a:	f000 fa08 	bl	801547e <USBD_CtlSendStatus>
      break;
 801506e:	e059      	b.n	8015124 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8015070:	4b2f      	ldr	r3, [pc, #188]	; (8015130 <USBD_SetConfig+0x148>)
 8015072:	781b      	ldrb	r3, [r3, #0]
 8015074:	2b00      	cmp	r3, #0
 8015076:	d112      	bne.n	801509e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	2202      	movs	r2, #2
 801507c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8015080:	4b2b      	ldr	r3, [pc, #172]	; (8015130 <USBD_SetConfig+0x148>)
 8015082:	781b      	ldrb	r3, [r3, #0]
 8015084:	461a      	mov	r2, r3
 8015086:	687b      	ldr	r3, [r7, #4]
 8015088:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801508a:	4b29      	ldr	r3, [pc, #164]	; (8015130 <USBD_SetConfig+0x148>)
 801508c:	781b      	ldrb	r3, [r3, #0]
 801508e:	4619      	mov	r1, r3
 8015090:	6878      	ldr	r0, [r7, #4]
 8015092:	f7ff f93b 	bl	801430c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8015096:	6878      	ldr	r0, [r7, #4]
 8015098:	f000 f9f1 	bl	801547e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801509c:	e042      	b.n	8015124 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 801509e:	4b24      	ldr	r3, [pc, #144]	; (8015130 <USBD_SetConfig+0x148>)
 80150a0:	781b      	ldrb	r3, [r3, #0]
 80150a2:	461a      	mov	r2, r3
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	685b      	ldr	r3, [r3, #4]
 80150a8:	429a      	cmp	r2, r3
 80150aa:	d02a      	beq.n	8015102 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	685b      	ldr	r3, [r3, #4]
 80150b0:	b2db      	uxtb	r3, r3
 80150b2:	4619      	mov	r1, r3
 80150b4:	6878      	ldr	r0, [r7, #4]
 80150b6:	f7ff f929 	bl	801430c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80150ba:	4b1d      	ldr	r3, [pc, #116]	; (8015130 <USBD_SetConfig+0x148>)
 80150bc:	781b      	ldrb	r3, [r3, #0]
 80150be:	461a      	mov	r2, r3
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80150c4:	4b1a      	ldr	r3, [pc, #104]	; (8015130 <USBD_SetConfig+0x148>)
 80150c6:	781b      	ldrb	r3, [r3, #0]
 80150c8:	4619      	mov	r1, r3
 80150ca:	6878      	ldr	r0, [r7, #4]
 80150cc:	f7ff f902 	bl	80142d4 <USBD_SetClassConfig>
 80150d0:	4603      	mov	r3, r0
 80150d2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80150d4:	7bfb      	ldrb	r3, [r7, #15]
 80150d6:	2b00      	cmp	r3, #0
 80150d8:	d00f      	beq.n	80150fa <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80150da:	6839      	ldr	r1, [r7, #0]
 80150dc:	6878      	ldr	r0, [r7, #4]
 80150de:	f000 f903 	bl	80152e8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	685b      	ldr	r3, [r3, #4]
 80150e6:	b2db      	uxtb	r3, r3
 80150e8:	4619      	mov	r1, r3
 80150ea:	6878      	ldr	r0, [r7, #4]
 80150ec:	f7ff f90e 	bl	801430c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80150f0:	687b      	ldr	r3, [r7, #4]
 80150f2:	2202      	movs	r2, #2
 80150f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80150f8:	e014      	b.n	8015124 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80150fa:	6878      	ldr	r0, [r7, #4]
 80150fc:	f000 f9bf 	bl	801547e <USBD_CtlSendStatus>
      break;
 8015100:	e010      	b.n	8015124 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8015102:	6878      	ldr	r0, [r7, #4]
 8015104:	f000 f9bb 	bl	801547e <USBD_CtlSendStatus>
      break;
 8015108:	e00c      	b.n	8015124 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801510a:	6839      	ldr	r1, [r7, #0]
 801510c:	6878      	ldr	r0, [r7, #4]
 801510e:	f000 f8eb 	bl	80152e8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8015112:	4b07      	ldr	r3, [pc, #28]	; (8015130 <USBD_SetConfig+0x148>)
 8015114:	781b      	ldrb	r3, [r3, #0]
 8015116:	4619      	mov	r1, r3
 8015118:	6878      	ldr	r0, [r7, #4]
 801511a:	f7ff f8f7 	bl	801430c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801511e:	2303      	movs	r3, #3
 8015120:	73fb      	strb	r3, [r7, #15]
      break;
 8015122:	bf00      	nop
  }

  return ret;
 8015124:	7bfb      	ldrb	r3, [r7, #15]
}
 8015126:	4618      	mov	r0, r3
 8015128:	3710      	adds	r7, #16
 801512a:	46bd      	mov	sp, r7
 801512c:	bd80      	pop	{r7, pc}
 801512e:	bf00      	nop
 8015130:	200013f8 	.word	0x200013f8

08015134 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015134:	b580      	push	{r7, lr}
 8015136:	b082      	sub	sp, #8
 8015138:	af00      	add	r7, sp, #0
 801513a:	6078      	str	r0, [r7, #4]
 801513c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801513e:	683b      	ldr	r3, [r7, #0]
 8015140:	88db      	ldrh	r3, [r3, #6]
 8015142:	2b01      	cmp	r3, #1
 8015144:	d004      	beq.n	8015150 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8015146:	6839      	ldr	r1, [r7, #0]
 8015148:	6878      	ldr	r0, [r7, #4]
 801514a:	f000 f8cd 	bl	80152e8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801514e:	e023      	b.n	8015198 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8015150:	687b      	ldr	r3, [r7, #4]
 8015152:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015156:	b2db      	uxtb	r3, r3
 8015158:	2b02      	cmp	r3, #2
 801515a:	dc02      	bgt.n	8015162 <USBD_GetConfig+0x2e>
 801515c:	2b00      	cmp	r3, #0
 801515e:	dc03      	bgt.n	8015168 <USBD_GetConfig+0x34>
 8015160:	e015      	b.n	801518e <USBD_GetConfig+0x5a>
 8015162:	2b03      	cmp	r3, #3
 8015164:	d00b      	beq.n	801517e <USBD_GetConfig+0x4a>
 8015166:	e012      	b.n	801518e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	2200      	movs	r2, #0
 801516c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801516e:	687b      	ldr	r3, [r7, #4]
 8015170:	3308      	adds	r3, #8
 8015172:	2201      	movs	r2, #1
 8015174:	4619      	mov	r1, r3
 8015176:	6878      	ldr	r0, [r7, #4]
 8015178:	f000 f927 	bl	80153ca <USBD_CtlSendData>
        break;
 801517c:	e00c      	b.n	8015198 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801517e:	687b      	ldr	r3, [r7, #4]
 8015180:	3304      	adds	r3, #4
 8015182:	2201      	movs	r2, #1
 8015184:	4619      	mov	r1, r3
 8015186:	6878      	ldr	r0, [r7, #4]
 8015188:	f000 f91f 	bl	80153ca <USBD_CtlSendData>
        break;
 801518c:	e004      	b.n	8015198 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801518e:	6839      	ldr	r1, [r7, #0]
 8015190:	6878      	ldr	r0, [r7, #4]
 8015192:	f000 f8a9 	bl	80152e8 <USBD_CtlError>
        break;
 8015196:	bf00      	nop
}
 8015198:	bf00      	nop
 801519a:	3708      	adds	r7, #8
 801519c:	46bd      	mov	sp, r7
 801519e:	bd80      	pop	{r7, pc}

080151a0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80151a0:	b580      	push	{r7, lr}
 80151a2:	b082      	sub	sp, #8
 80151a4:	af00      	add	r7, sp, #0
 80151a6:	6078      	str	r0, [r7, #4]
 80151a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80151aa:	687b      	ldr	r3, [r7, #4]
 80151ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80151b0:	b2db      	uxtb	r3, r3
 80151b2:	3b01      	subs	r3, #1
 80151b4:	2b02      	cmp	r3, #2
 80151b6:	d81e      	bhi.n	80151f6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80151b8:	683b      	ldr	r3, [r7, #0]
 80151ba:	88db      	ldrh	r3, [r3, #6]
 80151bc:	2b02      	cmp	r3, #2
 80151be:	d004      	beq.n	80151ca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80151c0:	6839      	ldr	r1, [r7, #0]
 80151c2:	6878      	ldr	r0, [r7, #4]
 80151c4:	f000 f890 	bl	80152e8 <USBD_CtlError>
        break;
 80151c8:	e01a      	b.n	8015200 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80151ca:	687b      	ldr	r3, [r7, #4]
 80151cc:	2201      	movs	r2, #1
 80151ce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d005      	beq.n	80151e6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	68db      	ldr	r3, [r3, #12]
 80151de:	f043 0202 	orr.w	r2, r3, #2
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	330c      	adds	r3, #12
 80151ea:	2202      	movs	r2, #2
 80151ec:	4619      	mov	r1, r3
 80151ee:	6878      	ldr	r0, [r7, #4]
 80151f0:	f000 f8eb 	bl	80153ca <USBD_CtlSendData>
      break;
 80151f4:	e004      	b.n	8015200 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80151f6:	6839      	ldr	r1, [r7, #0]
 80151f8:	6878      	ldr	r0, [r7, #4]
 80151fa:	f000 f875 	bl	80152e8 <USBD_CtlError>
      break;
 80151fe:	bf00      	nop
  }
}
 8015200:	bf00      	nop
 8015202:	3708      	adds	r7, #8
 8015204:	46bd      	mov	sp, r7
 8015206:	bd80      	pop	{r7, pc}

08015208 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015208:	b580      	push	{r7, lr}
 801520a:	b082      	sub	sp, #8
 801520c:	af00      	add	r7, sp, #0
 801520e:	6078      	str	r0, [r7, #4]
 8015210:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8015212:	683b      	ldr	r3, [r7, #0]
 8015214:	885b      	ldrh	r3, [r3, #2]
 8015216:	2b01      	cmp	r3, #1
 8015218:	d106      	bne.n	8015228 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	2201      	movs	r2, #1
 801521e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8015222:	6878      	ldr	r0, [r7, #4]
 8015224:	f000 f92b 	bl	801547e <USBD_CtlSendStatus>
  }
}
 8015228:	bf00      	nop
 801522a:	3708      	adds	r7, #8
 801522c:	46bd      	mov	sp, r7
 801522e:	bd80      	pop	{r7, pc}

08015230 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015230:	b580      	push	{r7, lr}
 8015232:	b082      	sub	sp, #8
 8015234:	af00      	add	r7, sp, #0
 8015236:	6078      	str	r0, [r7, #4]
 8015238:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801523a:	687b      	ldr	r3, [r7, #4]
 801523c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015240:	b2db      	uxtb	r3, r3
 8015242:	3b01      	subs	r3, #1
 8015244:	2b02      	cmp	r3, #2
 8015246:	d80b      	bhi.n	8015260 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8015248:	683b      	ldr	r3, [r7, #0]
 801524a:	885b      	ldrh	r3, [r3, #2]
 801524c:	2b01      	cmp	r3, #1
 801524e:	d10c      	bne.n	801526a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	2200      	movs	r2, #0
 8015254:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8015258:	6878      	ldr	r0, [r7, #4]
 801525a:	f000 f910 	bl	801547e <USBD_CtlSendStatus>
      }
      break;
 801525e:	e004      	b.n	801526a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8015260:	6839      	ldr	r1, [r7, #0]
 8015262:	6878      	ldr	r0, [r7, #4]
 8015264:	f000 f840 	bl	80152e8 <USBD_CtlError>
      break;
 8015268:	e000      	b.n	801526c <USBD_ClrFeature+0x3c>
      break;
 801526a:	bf00      	nop
  }
}
 801526c:	bf00      	nop
 801526e:	3708      	adds	r7, #8
 8015270:	46bd      	mov	sp, r7
 8015272:	bd80      	pop	{r7, pc}

08015274 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8015274:	b580      	push	{r7, lr}
 8015276:	b084      	sub	sp, #16
 8015278:	af00      	add	r7, sp, #0
 801527a:	6078      	str	r0, [r7, #4]
 801527c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801527e:	683b      	ldr	r3, [r7, #0]
 8015280:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8015282:	68fb      	ldr	r3, [r7, #12]
 8015284:	781a      	ldrb	r2, [r3, #0]
 8015286:	687b      	ldr	r3, [r7, #4]
 8015288:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801528a:	68fb      	ldr	r3, [r7, #12]
 801528c:	3301      	adds	r3, #1
 801528e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8015290:	68fb      	ldr	r3, [r7, #12]
 8015292:	781a      	ldrb	r2, [r3, #0]
 8015294:	687b      	ldr	r3, [r7, #4]
 8015296:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8015298:	68fb      	ldr	r3, [r7, #12]
 801529a:	3301      	adds	r3, #1
 801529c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801529e:	68f8      	ldr	r0, [r7, #12]
 80152a0:	f7ff fabb 	bl	801481a <SWAPBYTE>
 80152a4:	4603      	mov	r3, r0
 80152a6:	461a      	mov	r2, r3
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80152ac:	68fb      	ldr	r3, [r7, #12]
 80152ae:	3301      	adds	r3, #1
 80152b0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80152b2:	68fb      	ldr	r3, [r7, #12]
 80152b4:	3301      	adds	r3, #1
 80152b6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80152b8:	68f8      	ldr	r0, [r7, #12]
 80152ba:	f7ff faae 	bl	801481a <SWAPBYTE>
 80152be:	4603      	mov	r3, r0
 80152c0:	461a      	mov	r2, r3
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80152c6:	68fb      	ldr	r3, [r7, #12]
 80152c8:	3301      	adds	r3, #1
 80152ca:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80152cc:	68fb      	ldr	r3, [r7, #12]
 80152ce:	3301      	adds	r3, #1
 80152d0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80152d2:	68f8      	ldr	r0, [r7, #12]
 80152d4:	f7ff faa1 	bl	801481a <SWAPBYTE>
 80152d8:	4603      	mov	r3, r0
 80152da:	461a      	mov	r2, r3
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	80da      	strh	r2, [r3, #6]
}
 80152e0:	bf00      	nop
 80152e2:	3710      	adds	r7, #16
 80152e4:	46bd      	mov	sp, r7
 80152e6:	bd80      	pop	{r7, pc}

080152e8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80152e8:	b580      	push	{r7, lr}
 80152ea:	b082      	sub	sp, #8
 80152ec:	af00      	add	r7, sp, #0
 80152ee:	6078      	str	r0, [r7, #4]
 80152f0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80152f2:	2180      	movs	r1, #128	; 0x80
 80152f4:	6878      	ldr	r0, [r7, #4]
 80152f6:	f003 fc99 	bl	8018c2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80152fa:	2100      	movs	r1, #0
 80152fc:	6878      	ldr	r0, [r7, #4]
 80152fe:	f003 fc95 	bl	8018c2c <USBD_LL_StallEP>
}
 8015302:	bf00      	nop
 8015304:	3708      	adds	r7, #8
 8015306:	46bd      	mov	sp, r7
 8015308:	bd80      	pop	{r7, pc}

0801530a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801530a:	b580      	push	{r7, lr}
 801530c:	b086      	sub	sp, #24
 801530e:	af00      	add	r7, sp, #0
 8015310:	60f8      	str	r0, [r7, #12]
 8015312:	60b9      	str	r1, [r7, #8]
 8015314:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8015316:	2300      	movs	r3, #0
 8015318:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801531a:	68fb      	ldr	r3, [r7, #12]
 801531c:	2b00      	cmp	r3, #0
 801531e:	d036      	beq.n	801538e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8015320:	68fb      	ldr	r3, [r7, #12]
 8015322:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8015324:	6938      	ldr	r0, [r7, #16]
 8015326:	f000 f836 	bl	8015396 <USBD_GetLen>
 801532a:	4603      	mov	r3, r0
 801532c:	3301      	adds	r3, #1
 801532e:	b29b      	uxth	r3, r3
 8015330:	005b      	lsls	r3, r3, #1
 8015332:	b29a      	uxth	r2, r3
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8015338:	7dfb      	ldrb	r3, [r7, #23]
 801533a:	68ba      	ldr	r2, [r7, #8]
 801533c:	4413      	add	r3, r2
 801533e:	687a      	ldr	r2, [r7, #4]
 8015340:	7812      	ldrb	r2, [r2, #0]
 8015342:	701a      	strb	r2, [r3, #0]
  idx++;
 8015344:	7dfb      	ldrb	r3, [r7, #23]
 8015346:	3301      	adds	r3, #1
 8015348:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801534a:	7dfb      	ldrb	r3, [r7, #23]
 801534c:	68ba      	ldr	r2, [r7, #8]
 801534e:	4413      	add	r3, r2
 8015350:	2203      	movs	r2, #3
 8015352:	701a      	strb	r2, [r3, #0]
  idx++;
 8015354:	7dfb      	ldrb	r3, [r7, #23]
 8015356:	3301      	adds	r3, #1
 8015358:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801535a:	e013      	b.n	8015384 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 801535c:	7dfb      	ldrb	r3, [r7, #23]
 801535e:	68ba      	ldr	r2, [r7, #8]
 8015360:	4413      	add	r3, r2
 8015362:	693a      	ldr	r2, [r7, #16]
 8015364:	7812      	ldrb	r2, [r2, #0]
 8015366:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8015368:	693b      	ldr	r3, [r7, #16]
 801536a:	3301      	adds	r3, #1
 801536c:	613b      	str	r3, [r7, #16]
    idx++;
 801536e:	7dfb      	ldrb	r3, [r7, #23]
 8015370:	3301      	adds	r3, #1
 8015372:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8015374:	7dfb      	ldrb	r3, [r7, #23]
 8015376:	68ba      	ldr	r2, [r7, #8]
 8015378:	4413      	add	r3, r2
 801537a:	2200      	movs	r2, #0
 801537c:	701a      	strb	r2, [r3, #0]
    idx++;
 801537e:	7dfb      	ldrb	r3, [r7, #23]
 8015380:	3301      	adds	r3, #1
 8015382:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8015384:	693b      	ldr	r3, [r7, #16]
 8015386:	781b      	ldrb	r3, [r3, #0]
 8015388:	2b00      	cmp	r3, #0
 801538a:	d1e7      	bne.n	801535c <USBD_GetString+0x52>
 801538c:	e000      	b.n	8015390 <USBD_GetString+0x86>
    return;
 801538e:	bf00      	nop
  }
}
 8015390:	3718      	adds	r7, #24
 8015392:	46bd      	mov	sp, r7
 8015394:	bd80      	pop	{r7, pc}

08015396 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8015396:	b480      	push	{r7}
 8015398:	b085      	sub	sp, #20
 801539a:	af00      	add	r7, sp, #0
 801539c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801539e:	2300      	movs	r3, #0
 80153a0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80153a2:	687b      	ldr	r3, [r7, #4]
 80153a4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80153a6:	e005      	b.n	80153b4 <USBD_GetLen+0x1e>
  {
    len++;
 80153a8:	7bfb      	ldrb	r3, [r7, #15]
 80153aa:	3301      	adds	r3, #1
 80153ac:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80153ae:	68bb      	ldr	r3, [r7, #8]
 80153b0:	3301      	adds	r3, #1
 80153b2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80153b4:	68bb      	ldr	r3, [r7, #8]
 80153b6:	781b      	ldrb	r3, [r3, #0]
 80153b8:	2b00      	cmp	r3, #0
 80153ba:	d1f5      	bne.n	80153a8 <USBD_GetLen+0x12>
  }

  return len;
 80153bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80153be:	4618      	mov	r0, r3
 80153c0:	3714      	adds	r7, #20
 80153c2:	46bd      	mov	sp, r7
 80153c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153c8:	4770      	bx	lr

080153ca <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80153ca:	b580      	push	{r7, lr}
 80153cc:	b084      	sub	sp, #16
 80153ce:	af00      	add	r7, sp, #0
 80153d0:	60f8      	str	r0, [r7, #12]
 80153d2:	60b9      	str	r1, [r7, #8]
 80153d4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80153d6:	68fb      	ldr	r3, [r7, #12]
 80153d8:	2202      	movs	r2, #2
 80153da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80153de:	68fb      	ldr	r3, [r7, #12]
 80153e0:	687a      	ldr	r2, [r7, #4]
 80153e2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80153e4:	68fb      	ldr	r3, [r7, #12]
 80153e6:	687a      	ldr	r2, [r7, #4]
 80153e8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80153ea:	687b      	ldr	r3, [r7, #4]
 80153ec:	68ba      	ldr	r2, [r7, #8]
 80153ee:	2100      	movs	r1, #0
 80153f0:	68f8      	ldr	r0, [r7, #12]
 80153f2:	f003 fce9 	bl	8018dc8 <USBD_LL_Transmit>

  return USBD_OK;
 80153f6:	2300      	movs	r3, #0
}
 80153f8:	4618      	mov	r0, r3
 80153fa:	3710      	adds	r7, #16
 80153fc:	46bd      	mov	sp, r7
 80153fe:	bd80      	pop	{r7, pc}

08015400 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8015400:	b580      	push	{r7, lr}
 8015402:	b084      	sub	sp, #16
 8015404:	af00      	add	r7, sp, #0
 8015406:	60f8      	str	r0, [r7, #12]
 8015408:	60b9      	str	r1, [r7, #8]
 801540a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	68ba      	ldr	r2, [r7, #8]
 8015410:	2100      	movs	r1, #0
 8015412:	68f8      	ldr	r0, [r7, #12]
 8015414:	f003 fcd8 	bl	8018dc8 <USBD_LL_Transmit>

  return USBD_OK;
 8015418:	2300      	movs	r3, #0
}
 801541a:	4618      	mov	r0, r3
 801541c:	3710      	adds	r7, #16
 801541e:	46bd      	mov	sp, r7
 8015420:	bd80      	pop	{r7, pc}

08015422 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8015422:	b580      	push	{r7, lr}
 8015424:	b084      	sub	sp, #16
 8015426:	af00      	add	r7, sp, #0
 8015428:	60f8      	str	r0, [r7, #12]
 801542a:	60b9      	str	r1, [r7, #8]
 801542c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801542e:	68fb      	ldr	r3, [r7, #12]
 8015430:	2203      	movs	r2, #3
 8015432:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8015436:	68fb      	ldr	r3, [r7, #12]
 8015438:	687a      	ldr	r2, [r7, #4]
 801543a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801543e:	68fb      	ldr	r3, [r7, #12]
 8015440:	687a      	ldr	r2, [r7, #4]
 8015442:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8015446:	687b      	ldr	r3, [r7, #4]
 8015448:	68ba      	ldr	r2, [r7, #8]
 801544a:	2100      	movs	r1, #0
 801544c:	68f8      	ldr	r0, [r7, #12]
 801544e:	f003 fcf3 	bl	8018e38 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8015452:	2300      	movs	r3, #0
}
 8015454:	4618      	mov	r0, r3
 8015456:	3710      	adds	r7, #16
 8015458:	46bd      	mov	sp, r7
 801545a:	bd80      	pop	{r7, pc}

0801545c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801545c:	b580      	push	{r7, lr}
 801545e:	b084      	sub	sp, #16
 8015460:	af00      	add	r7, sp, #0
 8015462:	60f8      	str	r0, [r7, #12]
 8015464:	60b9      	str	r1, [r7, #8]
 8015466:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8015468:	687b      	ldr	r3, [r7, #4]
 801546a:	68ba      	ldr	r2, [r7, #8]
 801546c:	2100      	movs	r1, #0
 801546e:	68f8      	ldr	r0, [r7, #12]
 8015470:	f003 fce2 	bl	8018e38 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8015474:	2300      	movs	r3, #0
}
 8015476:	4618      	mov	r0, r3
 8015478:	3710      	adds	r7, #16
 801547a:	46bd      	mov	sp, r7
 801547c:	bd80      	pop	{r7, pc}

0801547e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801547e:	b580      	push	{r7, lr}
 8015480:	b082      	sub	sp, #8
 8015482:	af00      	add	r7, sp, #0
 8015484:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8015486:	687b      	ldr	r3, [r7, #4]
 8015488:	2204      	movs	r2, #4
 801548a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801548e:	2300      	movs	r3, #0
 8015490:	2200      	movs	r2, #0
 8015492:	2100      	movs	r1, #0
 8015494:	6878      	ldr	r0, [r7, #4]
 8015496:	f003 fc97 	bl	8018dc8 <USBD_LL_Transmit>

  return USBD_OK;
 801549a:	2300      	movs	r3, #0
}
 801549c:	4618      	mov	r0, r3
 801549e:	3708      	adds	r7, #8
 80154a0:	46bd      	mov	sp, r7
 80154a2:	bd80      	pop	{r7, pc}

080154a4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80154a4:	b580      	push	{r7, lr}
 80154a6:	b082      	sub	sp, #8
 80154a8:	af00      	add	r7, sp, #0
 80154aa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80154ac:	687b      	ldr	r3, [r7, #4]
 80154ae:	2205      	movs	r2, #5
 80154b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80154b4:	2300      	movs	r3, #0
 80154b6:	2200      	movs	r2, #0
 80154b8:	2100      	movs	r1, #0
 80154ba:	6878      	ldr	r0, [r7, #4]
 80154bc:	f003 fcbc 	bl	8018e38 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80154c0:	2300      	movs	r3, #0
}
 80154c2:	4618      	mov	r0, r3
 80154c4:	3708      	adds	r7, #8
 80154c6:	46bd      	mov	sp, r7
 80154c8:	bd80      	pop	{r7, pc}
	...

080154cc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80154cc:	b580      	push	{r7, lr}
 80154ce:	b084      	sub	sp, #16
 80154d0:	af00      	add	r7, sp, #0
 80154d2:	4603      	mov	r3, r0
 80154d4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80154d6:	79fb      	ldrb	r3, [r7, #7]
 80154d8:	4a08      	ldr	r2, [pc, #32]	; (80154fc <disk_status+0x30>)
 80154da:	009b      	lsls	r3, r3, #2
 80154dc:	4413      	add	r3, r2
 80154de:	685b      	ldr	r3, [r3, #4]
 80154e0:	685b      	ldr	r3, [r3, #4]
 80154e2:	79fa      	ldrb	r2, [r7, #7]
 80154e4:	4905      	ldr	r1, [pc, #20]	; (80154fc <disk_status+0x30>)
 80154e6:	440a      	add	r2, r1
 80154e8:	7a12      	ldrb	r2, [r2, #8]
 80154ea:	4610      	mov	r0, r2
 80154ec:	4798      	blx	r3
 80154ee:	4603      	mov	r3, r0
 80154f0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80154f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80154f4:	4618      	mov	r0, r3
 80154f6:	3710      	adds	r7, #16
 80154f8:	46bd      	mov	sp, r7
 80154fa:	bd80      	pop	{r7, pc}
 80154fc:	20001424 	.word	0x20001424

08015500 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8015500:	b580      	push	{r7, lr}
 8015502:	b084      	sub	sp, #16
 8015504:	af00      	add	r7, sp, #0
 8015506:	4603      	mov	r3, r0
 8015508:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801550a:	2300      	movs	r3, #0
 801550c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801550e:	79fb      	ldrb	r3, [r7, #7]
 8015510:	4a0d      	ldr	r2, [pc, #52]	; (8015548 <disk_initialize+0x48>)
 8015512:	5cd3      	ldrb	r3, [r2, r3]
 8015514:	2b00      	cmp	r3, #0
 8015516:	d111      	bne.n	801553c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8015518:	79fb      	ldrb	r3, [r7, #7]
 801551a:	4a0b      	ldr	r2, [pc, #44]	; (8015548 <disk_initialize+0x48>)
 801551c:	2101      	movs	r1, #1
 801551e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8015520:	79fb      	ldrb	r3, [r7, #7]
 8015522:	4a09      	ldr	r2, [pc, #36]	; (8015548 <disk_initialize+0x48>)
 8015524:	009b      	lsls	r3, r3, #2
 8015526:	4413      	add	r3, r2
 8015528:	685b      	ldr	r3, [r3, #4]
 801552a:	681b      	ldr	r3, [r3, #0]
 801552c:	79fa      	ldrb	r2, [r7, #7]
 801552e:	4906      	ldr	r1, [pc, #24]	; (8015548 <disk_initialize+0x48>)
 8015530:	440a      	add	r2, r1
 8015532:	7a12      	ldrb	r2, [r2, #8]
 8015534:	4610      	mov	r0, r2
 8015536:	4798      	blx	r3
 8015538:	4603      	mov	r3, r0
 801553a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 801553c:	7bfb      	ldrb	r3, [r7, #15]
}
 801553e:	4618      	mov	r0, r3
 8015540:	3710      	adds	r7, #16
 8015542:	46bd      	mov	sp, r7
 8015544:	bd80      	pop	{r7, pc}
 8015546:	bf00      	nop
 8015548:	20001424 	.word	0x20001424

0801554c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 801554c:	b590      	push	{r4, r7, lr}
 801554e:	b087      	sub	sp, #28
 8015550:	af00      	add	r7, sp, #0
 8015552:	60b9      	str	r1, [r7, #8]
 8015554:	607a      	str	r2, [r7, #4]
 8015556:	603b      	str	r3, [r7, #0]
 8015558:	4603      	mov	r3, r0
 801555a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 801555c:	7bfb      	ldrb	r3, [r7, #15]
 801555e:	4a0a      	ldr	r2, [pc, #40]	; (8015588 <disk_read+0x3c>)
 8015560:	009b      	lsls	r3, r3, #2
 8015562:	4413      	add	r3, r2
 8015564:	685b      	ldr	r3, [r3, #4]
 8015566:	689c      	ldr	r4, [r3, #8]
 8015568:	7bfb      	ldrb	r3, [r7, #15]
 801556a:	4a07      	ldr	r2, [pc, #28]	; (8015588 <disk_read+0x3c>)
 801556c:	4413      	add	r3, r2
 801556e:	7a18      	ldrb	r0, [r3, #8]
 8015570:	683b      	ldr	r3, [r7, #0]
 8015572:	687a      	ldr	r2, [r7, #4]
 8015574:	68b9      	ldr	r1, [r7, #8]
 8015576:	47a0      	blx	r4
 8015578:	4603      	mov	r3, r0
 801557a:	75fb      	strb	r3, [r7, #23]
  return res;
 801557c:	7dfb      	ldrb	r3, [r7, #23]
}
 801557e:	4618      	mov	r0, r3
 8015580:	371c      	adds	r7, #28
 8015582:	46bd      	mov	sp, r7
 8015584:	bd90      	pop	{r4, r7, pc}
 8015586:	bf00      	nop
 8015588:	20001424 	.word	0x20001424

0801558c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 801558c:	b590      	push	{r4, r7, lr}
 801558e:	b087      	sub	sp, #28
 8015590:	af00      	add	r7, sp, #0
 8015592:	60b9      	str	r1, [r7, #8]
 8015594:	607a      	str	r2, [r7, #4]
 8015596:	603b      	str	r3, [r7, #0]
 8015598:	4603      	mov	r3, r0
 801559a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 801559c:	7bfb      	ldrb	r3, [r7, #15]
 801559e:	4a0a      	ldr	r2, [pc, #40]	; (80155c8 <disk_write+0x3c>)
 80155a0:	009b      	lsls	r3, r3, #2
 80155a2:	4413      	add	r3, r2
 80155a4:	685b      	ldr	r3, [r3, #4]
 80155a6:	68dc      	ldr	r4, [r3, #12]
 80155a8:	7bfb      	ldrb	r3, [r7, #15]
 80155aa:	4a07      	ldr	r2, [pc, #28]	; (80155c8 <disk_write+0x3c>)
 80155ac:	4413      	add	r3, r2
 80155ae:	7a18      	ldrb	r0, [r3, #8]
 80155b0:	683b      	ldr	r3, [r7, #0]
 80155b2:	687a      	ldr	r2, [r7, #4]
 80155b4:	68b9      	ldr	r1, [r7, #8]
 80155b6:	47a0      	blx	r4
 80155b8:	4603      	mov	r3, r0
 80155ba:	75fb      	strb	r3, [r7, #23]
  return res;
 80155bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80155be:	4618      	mov	r0, r3
 80155c0:	371c      	adds	r7, #28
 80155c2:	46bd      	mov	sp, r7
 80155c4:	bd90      	pop	{r4, r7, pc}
 80155c6:	bf00      	nop
 80155c8:	20001424 	.word	0x20001424

080155cc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80155cc:	b580      	push	{r7, lr}
 80155ce:	b084      	sub	sp, #16
 80155d0:	af00      	add	r7, sp, #0
 80155d2:	4603      	mov	r3, r0
 80155d4:	603a      	str	r2, [r7, #0]
 80155d6:	71fb      	strb	r3, [r7, #7]
 80155d8:	460b      	mov	r3, r1
 80155da:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80155dc:	79fb      	ldrb	r3, [r7, #7]
 80155de:	4a09      	ldr	r2, [pc, #36]	; (8015604 <disk_ioctl+0x38>)
 80155e0:	009b      	lsls	r3, r3, #2
 80155e2:	4413      	add	r3, r2
 80155e4:	685b      	ldr	r3, [r3, #4]
 80155e6:	691b      	ldr	r3, [r3, #16]
 80155e8:	79fa      	ldrb	r2, [r7, #7]
 80155ea:	4906      	ldr	r1, [pc, #24]	; (8015604 <disk_ioctl+0x38>)
 80155ec:	440a      	add	r2, r1
 80155ee:	7a10      	ldrb	r0, [r2, #8]
 80155f0:	79b9      	ldrb	r1, [r7, #6]
 80155f2:	683a      	ldr	r2, [r7, #0]
 80155f4:	4798      	blx	r3
 80155f6:	4603      	mov	r3, r0
 80155f8:	73fb      	strb	r3, [r7, #15]
  return res;
 80155fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80155fc:	4618      	mov	r0, r3
 80155fe:	3710      	adds	r7, #16
 8015600:	46bd      	mov	sp, r7
 8015602:	bd80      	pop	{r7, pc}
 8015604:	20001424 	.word	0x20001424

08015608 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8015608:	b480      	push	{r7}
 801560a:	b085      	sub	sp, #20
 801560c:	af00      	add	r7, sp, #0
 801560e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8015610:	687b      	ldr	r3, [r7, #4]
 8015612:	3301      	adds	r3, #1
 8015614:	781b      	ldrb	r3, [r3, #0]
 8015616:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8015618:	89fb      	ldrh	r3, [r7, #14]
 801561a:	021b      	lsls	r3, r3, #8
 801561c:	b21a      	sxth	r2, r3
 801561e:	687b      	ldr	r3, [r7, #4]
 8015620:	781b      	ldrb	r3, [r3, #0]
 8015622:	b21b      	sxth	r3, r3
 8015624:	4313      	orrs	r3, r2
 8015626:	b21b      	sxth	r3, r3
 8015628:	81fb      	strh	r3, [r7, #14]
	return rv;
 801562a:	89fb      	ldrh	r3, [r7, #14]
}
 801562c:	4618      	mov	r0, r3
 801562e:	3714      	adds	r7, #20
 8015630:	46bd      	mov	sp, r7
 8015632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015636:	4770      	bx	lr

08015638 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8015638:	b480      	push	{r7}
 801563a:	b085      	sub	sp, #20
 801563c:	af00      	add	r7, sp, #0
 801563e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8015640:	687b      	ldr	r3, [r7, #4]
 8015642:	3303      	adds	r3, #3
 8015644:	781b      	ldrb	r3, [r3, #0]
 8015646:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8015648:	68fb      	ldr	r3, [r7, #12]
 801564a:	021b      	lsls	r3, r3, #8
 801564c:	687a      	ldr	r2, [r7, #4]
 801564e:	3202      	adds	r2, #2
 8015650:	7812      	ldrb	r2, [r2, #0]
 8015652:	4313      	orrs	r3, r2
 8015654:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8015656:	68fb      	ldr	r3, [r7, #12]
 8015658:	021b      	lsls	r3, r3, #8
 801565a:	687a      	ldr	r2, [r7, #4]
 801565c:	3201      	adds	r2, #1
 801565e:	7812      	ldrb	r2, [r2, #0]
 8015660:	4313      	orrs	r3, r2
 8015662:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8015664:	68fb      	ldr	r3, [r7, #12]
 8015666:	021b      	lsls	r3, r3, #8
 8015668:	687a      	ldr	r2, [r7, #4]
 801566a:	7812      	ldrb	r2, [r2, #0]
 801566c:	4313      	orrs	r3, r2
 801566e:	60fb      	str	r3, [r7, #12]
	return rv;
 8015670:	68fb      	ldr	r3, [r7, #12]
}
 8015672:	4618      	mov	r0, r3
 8015674:	3714      	adds	r7, #20
 8015676:	46bd      	mov	sp, r7
 8015678:	f85d 7b04 	ldr.w	r7, [sp], #4
 801567c:	4770      	bx	lr

0801567e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 801567e:	b480      	push	{r7}
 8015680:	b083      	sub	sp, #12
 8015682:	af00      	add	r7, sp, #0
 8015684:	6078      	str	r0, [r7, #4]
 8015686:	460b      	mov	r3, r1
 8015688:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801568a:	687b      	ldr	r3, [r7, #4]
 801568c:	1c5a      	adds	r2, r3, #1
 801568e:	607a      	str	r2, [r7, #4]
 8015690:	887a      	ldrh	r2, [r7, #2]
 8015692:	b2d2      	uxtb	r2, r2
 8015694:	701a      	strb	r2, [r3, #0]
 8015696:	887b      	ldrh	r3, [r7, #2]
 8015698:	0a1b      	lsrs	r3, r3, #8
 801569a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	1c5a      	adds	r2, r3, #1
 80156a0:	607a      	str	r2, [r7, #4]
 80156a2:	887a      	ldrh	r2, [r7, #2]
 80156a4:	b2d2      	uxtb	r2, r2
 80156a6:	701a      	strb	r2, [r3, #0]
}
 80156a8:	bf00      	nop
 80156aa:	370c      	adds	r7, #12
 80156ac:	46bd      	mov	sp, r7
 80156ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156b2:	4770      	bx	lr

080156b4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80156b4:	b480      	push	{r7}
 80156b6:	b083      	sub	sp, #12
 80156b8:	af00      	add	r7, sp, #0
 80156ba:	6078      	str	r0, [r7, #4]
 80156bc:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	1c5a      	adds	r2, r3, #1
 80156c2:	607a      	str	r2, [r7, #4]
 80156c4:	683a      	ldr	r2, [r7, #0]
 80156c6:	b2d2      	uxtb	r2, r2
 80156c8:	701a      	strb	r2, [r3, #0]
 80156ca:	683b      	ldr	r3, [r7, #0]
 80156cc:	0a1b      	lsrs	r3, r3, #8
 80156ce:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	1c5a      	adds	r2, r3, #1
 80156d4:	607a      	str	r2, [r7, #4]
 80156d6:	683a      	ldr	r2, [r7, #0]
 80156d8:	b2d2      	uxtb	r2, r2
 80156da:	701a      	strb	r2, [r3, #0]
 80156dc:	683b      	ldr	r3, [r7, #0]
 80156de:	0a1b      	lsrs	r3, r3, #8
 80156e0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80156e2:	687b      	ldr	r3, [r7, #4]
 80156e4:	1c5a      	adds	r2, r3, #1
 80156e6:	607a      	str	r2, [r7, #4]
 80156e8:	683a      	ldr	r2, [r7, #0]
 80156ea:	b2d2      	uxtb	r2, r2
 80156ec:	701a      	strb	r2, [r3, #0]
 80156ee:	683b      	ldr	r3, [r7, #0]
 80156f0:	0a1b      	lsrs	r3, r3, #8
 80156f2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	1c5a      	adds	r2, r3, #1
 80156f8:	607a      	str	r2, [r7, #4]
 80156fa:	683a      	ldr	r2, [r7, #0]
 80156fc:	b2d2      	uxtb	r2, r2
 80156fe:	701a      	strb	r2, [r3, #0]
}
 8015700:	bf00      	nop
 8015702:	370c      	adds	r7, #12
 8015704:	46bd      	mov	sp, r7
 8015706:	f85d 7b04 	ldr.w	r7, [sp], #4
 801570a:	4770      	bx	lr

0801570c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 801570c:	b480      	push	{r7}
 801570e:	b087      	sub	sp, #28
 8015710:	af00      	add	r7, sp, #0
 8015712:	60f8      	str	r0, [r7, #12]
 8015714:	60b9      	str	r1, [r7, #8]
 8015716:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8015718:	68fb      	ldr	r3, [r7, #12]
 801571a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801571c:	68bb      	ldr	r3, [r7, #8]
 801571e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	2b00      	cmp	r3, #0
 8015724:	d00d      	beq.n	8015742 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8015726:	693a      	ldr	r2, [r7, #16]
 8015728:	1c53      	adds	r3, r2, #1
 801572a:	613b      	str	r3, [r7, #16]
 801572c:	697b      	ldr	r3, [r7, #20]
 801572e:	1c59      	adds	r1, r3, #1
 8015730:	6179      	str	r1, [r7, #20]
 8015732:	7812      	ldrb	r2, [r2, #0]
 8015734:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8015736:	687b      	ldr	r3, [r7, #4]
 8015738:	3b01      	subs	r3, #1
 801573a:	607b      	str	r3, [r7, #4]
 801573c:	687b      	ldr	r3, [r7, #4]
 801573e:	2b00      	cmp	r3, #0
 8015740:	d1f1      	bne.n	8015726 <mem_cpy+0x1a>
	}
}
 8015742:	bf00      	nop
 8015744:	371c      	adds	r7, #28
 8015746:	46bd      	mov	sp, r7
 8015748:	f85d 7b04 	ldr.w	r7, [sp], #4
 801574c:	4770      	bx	lr

0801574e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 801574e:	b480      	push	{r7}
 8015750:	b087      	sub	sp, #28
 8015752:	af00      	add	r7, sp, #0
 8015754:	60f8      	str	r0, [r7, #12]
 8015756:	60b9      	str	r1, [r7, #8]
 8015758:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801575a:	68fb      	ldr	r3, [r7, #12]
 801575c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 801575e:	697b      	ldr	r3, [r7, #20]
 8015760:	1c5a      	adds	r2, r3, #1
 8015762:	617a      	str	r2, [r7, #20]
 8015764:	68ba      	ldr	r2, [r7, #8]
 8015766:	b2d2      	uxtb	r2, r2
 8015768:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 801576a:	687b      	ldr	r3, [r7, #4]
 801576c:	3b01      	subs	r3, #1
 801576e:	607b      	str	r3, [r7, #4]
 8015770:	687b      	ldr	r3, [r7, #4]
 8015772:	2b00      	cmp	r3, #0
 8015774:	d1f3      	bne.n	801575e <mem_set+0x10>
}
 8015776:	bf00      	nop
 8015778:	bf00      	nop
 801577a:	371c      	adds	r7, #28
 801577c:	46bd      	mov	sp, r7
 801577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015782:	4770      	bx	lr

08015784 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8015784:	b480      	push	{r7}
 8015786:	b089      	sub	sp, #36	; 0x24
 8015788:	af00      	add	r7, sp, #0
 801578a:	60f8      	str	r0, [r7, #12]
 801578c:	60b9      	str	r1, [r7, #8]
 801578e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8015790:	68fb      	ldr	r3, [r7, #12]
 8015792:	61fb      	str	r3, [r7, #28]
 8015794:	68bb      	ldr	r3, [r7, #8]
 8015796:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8015798:	2300      	movs	r3, #0
 801579a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801579c:	69fb      	ldr	r3, [r7, #28]
 801579e:	1c5a      	adds	r2, r3, #1
 80157a0:	61fa      	str	r2, [r7, #28]
 80157a2:	781b      	ldrb	r3, [r3, #0]
 80157a4:	4619      	mov	r1, r3
 80157a6:	69bb      	ldr	r3, [r7, #24]
 80157a8:	1c5a      	adds	r2, r3, #1
 80157aa:	61ba      	str	r2, [r7, #24]
 80157ac:	781b      	ldrb	r3, [r3, #0]
 80157ae:	1acb      	subs	r3, r1, r3
 80157b0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80157b2:	687b      	ldr	r3, [r7, #4]
 80157b4:	3b01      	subs	r3, #1
 80157b6:	607b      	str	r3, [r7, #4]
 80157b8:	687b      	ldr	r3, [r7, #4]
 80157ba:	2b00      	cmp	r3, #0
 80157bc:	d002      	beq.n	80157c4 <mem_cmp+0x40>
 80157be:	697b      	ldr	r3, [r7, #20]
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d0eb      	beq.n	801579c <mem_cmp+0x18>

	return r;
 80157c4:	697b      	ldr	r3, [r7, #20]
}
 80157c6:	4618      	mov	r0, r3
 80157c8:	3724      	adds	r7, #36	; 0x24
 80157ca:	46bd      	mov	sp, r7
 80157cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157d0:	4770      	bx	lr

080157d2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80157d2:	b480      	push	{r7}
 80157d4:	b083      	sub	sp, #12
 80157d6:	af00      	add	r7, sp, #0
 80157d8:	6078      	str	r0, [r7, #4]
 80157da:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80157dc:	e002      	b.n	80157e4 <chk_chr+0x12>
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	3301      	adds	r3, #1
 80157e2:	607b      	str	r3, [r7, #4]
 80157e4:	687b      	ldr	r3, [r7, #4]
 80157e6:	781b      	ldrb	r3, [r3, #0]
 80157e8:	2b00      	cmp	r3, #0
 80157ea:	d005      	beq.n	80157f8 <chk_chr+0x26>
 80157ec:	687b      	ldr	r3, [r7, #4]
 80157ee:	781b      	ldrb	r3, [r3, #0]
 80157f0:	461a      	mov	r2, r3
 80157f2:	683b      	ldr	r3, [r7, #0]
 80157f4:	4293      	cmp	r3, r2
 80157f6:	d1f2      	bne.n	80157de <chk_chr+0xc>
	return *str;
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	781b      	ldrb	r3, [r3, #0]
}
 80157fc:	4618      	mov	r0, r3
 80157fe:	370c      	adds	r7, #12
 8015800:	46bd      	mov	sp, r7
 8015802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015806:	4770      	bx	lr

08015808 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8015808:	b480      	push	{r7}
 801580a:	b085      	sub	sp, #20
 801580c:	af00      	add	r7, sp, #0
 801580e:	6078      	str	r0, [r7, #4]
 8015810:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8015812:	2300      	movs	r3, #0
 8015814:	60bb      	str	r3, [r7, #8]
 8015816:	68bb      	ldr	r3, [r7, #8]
 8015818:	60fb      	str	r3, [r7, #12]
 801581a:	e029      	b.n	8015870 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 801581c:	4a27      	ldr	r2, [pc, #156]	; (80158bc <chk_lock+0xb4>)
 801581e:	68fb      	ldr	r3, [r7, #12]
 8015820:	011b      	lsls	r3, r3, #4
 8015822:	4413      	add	r3, r2
 8015824:	681b      	ldr	r3, [r3, #0]
 8015826:	2b00      	cmp	r3, #0
 8015828:	d01d      	beq.n	8015866 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801582a:	4a24      	ldr	r2, [pc, #144]	; (80158bc <chk_lock+0xb4>)
 801582c:	68fb      	ldr	r3, [r7, #12]
 801582e:	011b      	lsls	r3, r3, #4
 8015830:	4413      	add	r3, r2
 8015832:	681a      	ldr	r2, [r3, #0]
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	681b      	ldr	r3, [r3, #0]
 8015838:	429a      	cmp	r2, r3
 801583a:	d116      	bne.n	801586a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 801583c:	4a1f      	ldr	r2, [pc, #124]	; (80158bc <chk_lock+0xb4>)
 801583e:	68fb      	ldr	r3, [r7, #12]
 8015840:	011b      	lsls	r3, r3, #4
 8015842:	4413      	add	r3, r2
 8015844:	3304      	adds	r3, #4
 8015846:	681a      	ldr	r2, [r3, #0]
 8015848:	687b      	ldr	r3, [r7, #4]
 801584a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801584c:	429a      	cmp	r2, r3
 801584e:	d10c      	bne.n	801586a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8015850:	4a1a      	ldr	r2, [pc, #104]	; (80158bc <chk_lock+0xb4>)
 8015852:	68fb      	ldr	r3, [r7, #12]
 8015854:	011b      	lsls	r3, r3, #4
 8015856:	4413      	add	r3, r2
 8015858:	3308      	adds	r3, #8
 801585a:	681a      	ldr	r2, [r3, #0]
 801585c:	687b      	ldr	r3, [r7, #4]
 801585e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8015860:	429a      	cmp	r2, r3
 8015862:	d102      	bne.n	801586a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8015864:	e007      	b.n	8015876 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8015866:	2301      	movs	r3, #1
 8015868:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 801586a:	68fb      	ldr	r3, [r7, #12]
 801586c:	3301      	adds	r3, #1
 801586e:	60fb      	str	r3, [r7, #12]
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	2b01      	cmp	r3, #1
 8015874:	d9d2      	bls.n	801581c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8015876:	68fb      	ldr	r3, [r7, #12]
 8015878:	2b02      	cmp	r3, #2
 801587a:	d109      	bne.n	8015890 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 801587c:	68bb      	ldr	r3, [r7, #8]
 801587e:	2b00      	cmp	r3, #0
 8015880:	d102      	bne.n	8015888 <chk_lock+0x80>
 8015882:	683b      	ldr	r3, [r7, #0]
 8015884:	2b02      	cmp	r3, #2
 8015886:	d101      	bne.n	801588c <chk_lock+0x84>
 8015888:	2300      	movs	r3, #0
 801588a:	e010      	b.n	80158ae <chk_lock+0xa6>
 801588c:	2312      	movs	r3, #18
 801588e:	e00e      	b.n	80158ae <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8015890:	683b      	ldr	r3, [r7, #0]
 8015892:	2b00      	cmp	r3, #0
 8015894:	d108      	bne.n	80158a8 <chk_lock+0xa0>
 8015896:	4a09      	ldr	r2, [pc, #36]	; (80158bc <chk_lock+0xb4>)
 8015898:	68fb      	ldr	r3, [r7, #12]
 801589a:	011b      	lsls	r3, r3, #4
 801589c:	4413      	add	r3, r2
 801589e:	330c      	adds	r3, #12
 80158a0:	881b      	ldrh	r3, [r3, #0]
 80158a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80158a6:	d101      	bne.n	80158ac <chk_lock+0xa4>
 80158a8:	2310      	movs	r3, #16
 80158aa:	e000      	b.n	80158ae <chk_lock+0xa6>
 80158ac:	2300      	movs	r3, #0
}
 80158ae:	4618      	mov	r0, r3
 80158b0:	3714      	adds	r7, #20
 80158b2:	46bd      	mov	sp, r7
 80158b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158b8:	4770      	bx	lr
 80158ba:	bf00      	nop
 80158bc:	20001404 	.word	0x20001404

080158c0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80158c0:	b480      	push	{r7}
 80158c2:	b083      	sub	sp, #12
 80158c4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80158c6:	2300      	movs	r3, #0
 80158c8:	607b      	str	r3, [r7, #4]
 80158ca:	e002      	b.n	80158d2 <enq_lock+0x12>
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	3301      	adds	r3, #1
 80158d0:	607b      	str	r3, [r7, #4]
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	2b01      	cmp	r3, #1
 80158d6:	d806      	bhi.n	80158e6 <enq_lock+0x26>
 80158d8:	4a09      	ldr	r2, [pc, #36]	; (8015900 <enq_lock+0x40>)
 80158da:	687b      	ldr	r3, [r7, #4]
 80158dc:	011b      	lsls	r3, r3, #4
 80158de:	4413      	add	r3, r2
 80158e0:	681b      	ldr	r3, [r3, #0]
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	d1f2      	bne.n	80158cc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80158e6:	687b      	ldr	r3, [r7, #4]
 80158e8:	2b02      	cmp	r3, #2
 80158ea:	bf14      	ite	ne
 80158ec:	2301      	movne	r3, #1
 80158ee:	2300      	moveq	r3, #0
 80158f0:	b2db      	uxtb	r3, r3
}
 80158f2:	4618      	mov	r0, r3
 80158f4:	370c      	adds	r7, #12
 80158f6:	46bd      	mov	sp, r7
 80158f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158fc:	4770      	bx	lr
 80158fe:	bf00      	nop
 8015900:	20001404 	.word	0x20001404

08015904 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8015904:	b480      	push	{r7}
 8015906:	b085      	sub	sp, #20
 8015908:	af00      	add	r7, sp, #0
 801590a:	6078      	str	r0, [r7, #4]
 801590c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801590e:	2300      	movs	r3, #0
 8015910:	60fb      	str	r3, [r7, #12]
 8015912:	e01f      	b.n	8015954 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8015914:	4a41      	ldr	r2, [pc, #260]	; (8015a1c <inc_lock+0x118>)
 8015916:	68fb      	ldr	r3, [r7, #12]
 8015918:	011b      	lsls	r3, r3, #4
 801591a:	4413      	add	r3, r2
 801591c:	681a      	ldr	r2, [r3, #0]
 801591e:	687b      	ldr	r3, [r7, #4]
 8015920:	681b      	ldr	r3, [r3, #0]
 8015922:	429a      	cmp	r2, r3
 8015924:	d113      	bne.n	801594e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8015926:	4a3d      	ldr	r2, [pc, #244]	; (8015a1c <inc_lock+0x118>)
 8015928:	68fb      	ldr	r3, [r7, #12]
 801592a:	011b      	lsls	r3, r3, #4
 801592c:	4413      	add	r3, r2
 801592e:	3304      	adds	r3, #4
 8015930:	681a      	ldr	r2, [r3, #0]
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8015936:	429a      	cmp	r2, r3
 8015938:	d109      	bne.n	801594e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801593a:	4a38      	ldr	r2, [pc, #224]	; (8015a1c <inc_lock+0x118>)
 801593c:	68fb      	ldr	r3, [r7, #12]
 801593e:	011b      	lsls	r3, r3, #4
 8015940:	4413      	add	r3, r2
 8015942:	3308      	adds	r3, #8
 8015944:	681a      	ldr	r2, [r3, #0]
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801594a:	429a      	cmp	r2, r3
 801594c:	d006      	beq.n	801595c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801594e:	68fb      	ldr	r3, [r7, #12]
 8015950:	3301      	adds	r3, #1
 8015952:	60fb      	str	r3, [r7, #12]
 8015954:	68fb      	ldr	r3, [r7, #12]
 8015956:	2b01      	cmp	r3, #1
 8015958:	d9dc      	bls.n	8015914 <inc_lock+0x10>
 801595a:	e000      	b.n	801595e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 801595c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801595e:	68fb      	ldr	r3, [r7, #12]
 8015960:	2b02      	cmp	r3, #2
 8015962:	d132      	bne.n	80159ca <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8015964:	2300      	movs	r3, #0
 8015966:	60fb      	str	r3, [r7, #12]
 8015968:	e002      	b.n	8015970 <inc_lock+0x6c>
 801596a:	68fb      	ldr	r3, [r7, #12]
 801596c:	3301      	adds	r3, #1
 801596e:	60fb      	str	r3, [r7, #12]
 8015970:	68fb      	ldr	r3, [r7, #12]
 8015972:	2b01      	cmp	r3, #1
 8015974:	d806      	bhi.n	8015984 <inc_lock+0x80>
 8015976:	4a29      	ldr	r2, [pc, #164]	; (8015a1c <inc_lock+0x118>)
 8015978:	68fb      	ldr	r3, [r7, #12]
 801597a:	011b      	lsls	r3, r3, #4
 801597c:	4413      	add	r3, r2
 801597e:	681b      	ldr	r3, [r3, #0]
 8015980:	2b00      	cmp	r3, #0
 8015982:	d1f2      	bne.n	801596a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8015984:	68fb      	ldr	r3, [r7, #12]
 8015986:	2b02      	cmp	r3, #2
 8015988:	d101      	bne.n	801598e <inc_lock+0x8a>
 801598a:	2300      	movs	r3, #0
 801598c:	e040      	b.n	8015a10 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801598e:	687b      	ldr	r3, [r7, #4]
 8015990:	681a      	ldr	r2, [r3, #0]
 8015992:	4922      	ldr	r1, [pc, #136]	; (8015a1c <inc_lock+0x118>)
 8015994:	68fb      	ldr	r3, [r7, #12]
 8015996:	011b      	lsls	r3, r3, #4
 8015998:	440b      	add	r3, r1
 801599a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	689a      	ldr	r2, [r3, #8]
 80159a0:	491e      	ldr	r1, [pc, #120]	; (8015a1c <inc_lock+0x118>)
 80159a2:	68fb      	ldr	r3, [r7, #12]
 80159a4:	011b      	lsls	r3, r3, #4
 80159a6:	440b      	add	r3, r1
 80159a8:	3304      	adds	r3, #4
 80159aa:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	695a      	ldr	r2, [r3, #20]
 80159b0:	491a      	ldr	r1, [pc, #104]	; (8015a1c <inc_lock+0x118>)
 80159b2:	68fb      	ldr	r3, [r7, #12]
 80159b4:	011b      	lsls	r3, r3, #4
 80159b6:	440b      	add	r3, r1
 80159b8:	3308      	adds	r3, #8
 80159ba:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80159bc:	4a17      	ldr	r2, [pc, #92]	; (8015a1c <inc_lock+0x118>)
 80159be:	68fb      	ldr	r3, [r7, #12]
 80159c0:	011b      	lsls	r3, r3, #4
 80159c2:	4413      	add	r3, r2
 80159c4:	330c      	adds	r3, #12
 80159c6:	2200      	movs	r2, #0
 80159c8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80159ca:	683b      	ldr	r3, [r7, #0]
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	d009      	beq.n	80159e4 <inc_lock+0xe0>
 80159d0:	4a12      	ldr	r2, [pc, #72]	; (8015a1c <inc_lock+0x118>)
 80159d2:	68fb      	ldr	r3, [r7, #12]
 80159d4:	011b      	lsls	r3, r3, #4
 80159d6:	4413      	add	r3, r2
 80159d8:	330c      	adds	r3, #12
 80159da:	881b      	ldrh	r3, [r3, #0]
 80159dc:	2b00      	cmp	r3, #0
 80159de:	d001      	beq.n	80159e4 <inc_lock+0xe0>
 80159e0:	2300      	movs	r3, #0
 80159e2:	e015      	b.n	8015a10 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80159e4:	683b      	ldr	r3, [r7, #0]
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d108      	bne.n	80159fc <inc_lock+0xf8>
 80159ea:	4a0c      	ldr	r2, [pc, #48]	; (8015a1c <inc_lock+0x118>)
 80159ec:	68fb      	ldr	r3, [r7, #12]
 80159ee:	011b      	lsls	r3, r3, #4
 80159f0:	4413      	add	r3, r2
 80159f2:	330c      	adds	r3, #12
 80159f4:	881b      	ldrh	r3, [r3, #0]
 80159f6:	3301      	adds	r3, #1
 80159f8:	b29a      	uxth	r2, r3
 80159fa:	e001      	b.n	8015a00 <inc_lock+0xfc>
 80159fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8015a00:	4906      	ldr	r1, [pc, #24]	; (8015a1c <inc_lock+0x118>)
 8015a02:	68fb      	ldr	r3, [r7, #12]
 8015a04:	011b      	lsls	r3, r3, #4
 8015a06:	440b      	add	r3, r1
 8015a08:	330c      	adds	r3, #12
 8015a0a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8015a0c:	68fb      	ldr	r3, [r7, #12]
 8015a0e:	3301      	adds	r3, #1
}
 8015a10:	4618      	mov	r0, r3
 8015a12:	3714      	adds	r7, #20
 8015a14:	46bd      	mov	sp, r7
 8015a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a1a:	4770      	bx	lr
 8015a1c:	20001404 	.word	0x20001404

08015a20 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8015a20:	b480      	push	{r7}
 8015a22:	b085      	sub	sp, #20
 8015a24:	af00      	add	r7, sp, #0
 8015a26:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	3b01      	subs	r3, #1
 8015a2c:	607b      	str	r3, [r7, #4]
 8015a2e:	687b      	ldr	r3, [r7, #4]
 8015a30:	2b01      	cmp	r3, #1
 8015a32:	d825      	bhi.n	8015a80 <dec_lock+0x60>
		n = Files[i].ctr;
 8015a34:	4a17      	ldr	r2, [pc, #92]	; (8015a94 <dec_lock+0x74>)
 8015a36:	687b      	ldr	r3, [r7, #4]
 8015a38:	011b      	lsls	r3, r3, #4
 8015a3a:	4413      	add	r3, r2
 8015a3c:	330c      	adds	r3, #12
 8015a3e:	881b      	ldrh	r3, [r3, #0]
 8015a40:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8015a42:	89fb      	ldrh	r3, [r7, #14]
 8015a44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015a48:	d101      	bne.n	8015a4e <dec_lock+0x2e>
 8015a4a:	2300      	movs	r3, #0
 8015a4c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8015a4e:	89fb      	ldrh	r3, [r7, #14]
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d002      	beq.n	8015a5a <dec_lock+0x3a>
 8015a54:	89fb      	ldrh	r3, [r7, #14]
 8015a56:	3b01      	subs	r3, #1
 8015a58:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8015a5a:	4a0e      	ldr	r2, [pc, #56]	; (8015a94 <dec_lock+0x74>)
 8015a5c:	687b      	ldr	r3, [r7, #4]
 8015a5e:	011b      	lsls	r3, r3, #4
 8015a60:	4413      	add	r3, r2
 8015a62:	330c      	adds	r3, #12
 8015a64:	89fa      	ldrh	r2, [r7, #14]
 8015a66:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8015a68:	89fb      	ldrh	r3, [r7, #14]
 8015a6a:	2b00      	cmp	r3, #0
 8015a6c:	d105      	bne.n	8015a7a <dec_lock+0x5a>
 8015a6e:	4a09      	ldr	r2, [pc, #36]	; (8015a94 <dec_lock+0x74>)
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	011b      	lsls	r3, r3, #4
 8015a74:	4413      	add	r3, r2
 8015a76:	2200      	movs	r2, #0
 8015a78:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8015a7a:	2300      	movs	r3, #0
 8015a7c:	737b      	strb	r3, [r7, #13]
 8015a7e:	e001      	b.n	8015a84 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8015a80:	2302      	movs	r3, #2
 8015a82:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8015a84:	7b7b      	ldrb	r3, [r7, #13]
}
 8015a86:	4618      	mov	r0, r3
 8015a88:	3714      	adds	r7, #20
 8015a8a:	46bd      	mov	sp, r7
 8015a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a90:	4770      	bx	lr
 8015a92:	bf00      	nop
 8015a94:	20001404 	.word	0x20001404

08015a98 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8015a98:	b480      	push	{r7}
 8015a9a:	b085      	sub	sp, #20
 8015a9c:	af00      	add	r7, sp, #0
 8015a9e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8015aa0:	2300      	movs	r3, #0
 8015aa2:	60fb      	str	r3, [r7, #12]
 8015aa4:	e010      	b.n	8015ac8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8015aa6:	4a0d      	ldr	r2, [pc, #52]	; (8015adc <clear_lock+0x44>)
 8015aa8:	68fb      	ldr	r3, [r7, #12]
 8015aaa:	011b      	lsls	r3, r3, #4
 8015aac:	4413      	add	r3, r2
 8015aae:	681b      	ldr	r3, [r3, #0]
 8015ab0:	687a      	ldr	r2, [r7, #4]
 8015ab2:	429a      	cmp	r2, r3
 8015ab4:	d105      	bne.n	8015ac2 <clear_lock+0x2a>
 8015ab6:	4a09      	ldr	r2, [pc, #36]	; (8015adc <clear_lock+0x44>)
 8015ab8:	68fb      	ldr	r3, [r7, #12]
 8015aba:	011b      	lsls	r3, r3, #4
 8015abc:	4413      	add	r3, r2
 8015abe:	2200      	movs	r2, #0
 8015ac0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8015ac2:	68fb      	ldr	r3, [r7, #12]
 8015ac4:	3301      	adds	r3, #1
 8015ac6:	60fb      	str	r3, [r7, #12]
 8015ac8:	68fb      	ldr	r3, [r7, #12]
 8015aca:	2b01      	cmp	r3, #1
 8015acc:	d9eb      	bls.n	8015aa6 <clear_lock+0xe>
	}
}
 8015ace:	bf00      	nop
 8015ad0:	bf00      	nop
 8015ad2:	3714      	adds	r7, #20
 8015ad4:	46bd      	mov	sp, r7
 8015ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ada:	4770      	bx	lr
 8015adc:	20001404 	.word	0x20001404

08015ae0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8015ae0:	b580      	push	{r7, lr}
 8015ae2:	b086      	sub	sp, #24
 8015ae4:	af00      	add	r7, sp, #0
 8015ae6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8015ae8:	2300      	movs	r3, #0
 8015aea:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8015aec:	687b      	ldr	r3, [r7, #4]
 8015aee:	78db      	ldrb	r3, [r3, #3]
 8015af0:	2b00      	cmp	r3, #0
 8015af2:	d034      	beq.n	8015b5e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8015af4:	687b      	ldr	r3, [r7, #4]
 8015af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015af8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8015afa:	687b      	ldr	r3, [r7, #4]
 8015afc:	7858      	ldrb	r0, [r3, #1]
 8015afe:	687b      	ldr	r3, [r7, #4]
 8015b00:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015b04:	2301      	movs	r3, #1
 8015b06:	697a      	ldr	r2, [r7, #20]
 8015b08:	f7ff fd40 	bl	801558c <disk_write>
 8015b0c:	4603      	mov	r3, r0
 8015b0e:	2b00      	cmp	r3, #0
 8015b10:	d002      	beq.n	8015b18 <sync_window+0x38>
			res = FR_DISK_ERR;
 8015b12:	2301      	movs	r3, #1
 8015b14:	73fb      	strb	r3, [r7, #15]
 8015b16:	e022      	b.n	8015b5e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8015b18:	687b      	ldr	r3, [r7, #4]
 8015b1a:	2200      	movs	r2, #0
 8015b1c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	6a1b      	ldr	r3, [r3, #32]
 8015b22:	697a      	ldr	r2, [r7, #20]
 8015b24:	1ad2      	subs	r2, r2, r3
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	699b      	ldr	r3, [r3, #24]
 8015b2a:	429a      	cmp	r2, r3
 8015b2c:	d217      	bcs.n	8015b5e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8015b2e:	687b      	ldr	r3, [r7, #4]
 8015b30:	789b      	ldrb	r3, [r3, #2]
 8015b32:	613b      	str	r3, [r7, #16]
 8015b34:	e010      	b.n	8015b58 <sync_window+0x78>
					wsect += fs->fsize;
 8015b36:	687b      	ldr	r3, [r7, #4]
 8015b38:	699b      	ldr	r3, [r3, #24]
 8015b3a:	697a      	ldr	r2, [r7, #20]
 8015b3c:	4413      	add	r3, r2
 8015b3e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8015b40:	687b      	ldr	r3, [r7, #4]
 8015b42:	7858      	ldrb	r0, [r3, #1]
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015b4a:	2301      	movs	r3, #1
 8015b4c:	697a      	ldr	r2, [r7, #20]
 8015b4e:	f7ff fd1d 	bl	801558c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8015b52:	693b      	ldr	r3, [r7, #16]
 8015b54:	3b01      	subs	r3, #1
 8015b56:	613b      	str	r3, [r7, #16]
 8015b58:	693b      	ldr	r3, [r7, #16]
 8015b5a:	2b01      	cmp	r3, #1
 8015b5c:	d8eb      	bhi.n	8015b36 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8015b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015b60:	4618      	mov	r0, r3
 8015b62:	3718      	adds	r7, #24
 8015b64:	46bd      	mov	sp, r7
 8015b66:	bd80      	pop	{r7, pc}

08015b68 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8015b68:	b580      	push	{r7, lr}
 8015b6a:	b084      	sub	sp, #16
 8015b6c:	af00      	add	r7, sp, #0
 8015b6e:	6078      	str	r0, [r7, #4]
 8015b70:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8015b72:	2300      	movs	r3, #0
 8015b74:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8015b76:	687b      	ldr	r3, [r7, #4]
 8015b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015b7a:	683a      	ldr	r2, [r7, #0]
 8015b7c:	429a      	cmp	r2, r3
 8015b7e:	d01b      	beq.n	8015bb8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8015b80:	6878      	ldr	r0, [r7, #4]
 8015b82:	f7ff ffad 	bl	8015ae0 <sync_window>
 8015b86:	4603      	mov	r3, r0
 8015b88:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8015b8a:	7bfb      	ldrb	r3, [r7, #15]
 8015b8c:	2b00      	cmp	r3, #0
 8015b8e:	d113      	bne.n	8015bb8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8015b90:	687b      	ldr	r3, [r7, #4]
 8015b92:	7858      	ldrb	r0, [r3, #1]
 8015b94:	687b      	ldr	r3, [r7, #4]
 8015b96:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015b9a:	2301      	movs	r3, #1
 8015b9c:	683a      	ldr	r2, [r7, #0]
 8015b9e:	f7ff fcd5 	bl	801554c <disk_read>
 8015ba2:	4603      	mov	r3, r0
 8015ba4:	2b00      	cmp	r3, #0
 8015ba6:	d004      	beq.n	8015bb2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8015ba8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015bac:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8015bae:	2301      	movs	r3, #1
 8015bb0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	683a      	ldr	r2, [r7, #0]
 8015bb6:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8015bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8015bba:	4618      	mov	r0, r3
 8015bbc:	3710      	adds	r7, #16
 8015bbe:	46bd      	mov	sp, r7
 8015bc0:	bd80      	pop	{r7, pc}
	...

08015bc4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8015bc4:	b580      	push	{r7, lr}
 8015bc6:	b084      	sub	sp, #16
 8015bc8:	af00      	add	r7, sp, #0
 8015bca:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8015bcc:	6878      	ldr	r0, [r7, #4]
 8015bce:	f7ff ff87 	bl	8015ae0 <sync_window>
 8015bd2:	4603      	mov	r3, r0
 8015bd4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8015bd6:	7bfb      	ldrb	r3, [r7, #15]
 8015bd8:	2b00      	cmp	r3, #0
 8015bda:	d158      	bne.n	8015c8e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8015bdc:	687b      	ldr	r3, [r7, #4]
 8015bde:	781b      	ldrb	r3, [r3, #0]
 8015be0:	2b03      	cmp	r3, #3
 8015be2:	d148      	bne.n	8015c76 <sync_fs+0xb2>
 8015be4:	687b      	ldr	r3, [r7, #4]
 8015be6:	791b      	ldrb	r3, [r3, #4]
 8015be8:	2b01      	cmp	r3, #1
 8015bea:	d144      	bne.n	8015c76 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	3330      	adds	r3, #48	; 0x30
 8015bf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015bf4:	2100      	movs	r1, #0
 8015bf6:	4618      	mov	r0, r3
 8015bf8:	f7ff fda9 	bl	801574e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8015bfc:	687b      	ldr	r3, [r7, #4]
 8015bfe:	3330      	adds	r3, #48	; 0x30
 8015c00:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8015c04:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8015c08:	4618      	mov	r0, r3
 8015c0a:	f7ff fd38 	bl	801567e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8015c0e:	687b      	ldr	r3, [r7, #4]
 8015c10:	3330      	adds	r3, #48	; 0x30
 8015c12:	4921      	ldr	r1, [pc, #132]	; (8015c98 <sync_fs+0xd4>)
 8015c14:	4618      	mov	r0, r3
 8015c16:	f7ff fd4d 	bl	80156b4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8015c1a:	687b      	ldr	r3, [r7, #4]
 8015c1c:	3330      	adds	r3, #48	; 0x30
 8015c1e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8015c22:	491e      	ldr	r1, [pc, #120]	; (8015c9c <sync_fs+0xd8>)
 8015c24:	4618      	mov	r0, r3
 8015c26:	f7ff fd45 	bl	80156b4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8015c2a:	687b      	ldr	r3, [r7, #4]
 8015c2c:	3330      	adds	r3, #48	; 0x30
 8015c2e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	691b      	ldr	r3, [r3, #16]
 8015c36:	4619      	mov	r1, r3
 8015c38:	4610      	mov	r0, r2
 8015c3a:	f7ff fd3b 	bl	80156b4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	3330      	adds	r3, #48	; 0x30
 8015c42:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8015c46:	687b      	ldr	r3, [r7, #4]
 8015c48:	68db      	ldr	r3, [r3, #12]
 8015c4a:	4619      	mov	r1, r3
 8015c4c:	4610      	mov	r0, r2
 8015c4e:	f7ff fd31 	bl	80156b4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	69db      	ldr	r3, [r3, #28]
 8015c56:	1c5a      	adds	r2, r3, #1
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	7858      	ldrb	r0, [r3, #1]
 8015c60:	687b      	ldr	r3, [r7, #4]
 8015c62:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015c66:	687b      	ldr	r3, [r7, #4]
 8015c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015c6a:	2301      	movs	r3, #1
 8015c6c:	f7ff fc8e 	bl	801558c <disk_write>
			fs->fsi_flag = 0;
 8015c70:	687b      	ldr	r3, [r7, #4]
 8015c72:	2200      	movs	r2, #0
 8015c74:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	785b      	ldrb	r3, [r3, #1]
 8015c7a:	2200      	movs	r2, #0
 8015c7c:	2100      	movs	r1, #0
 8015c7e:	4618      	mov	r0, r3
 8015c80:	f7ff fca4 	bl	80155cc <disk_ioctl>
 8015c84:	4603      	mov	r3, r0
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	d001      	beq.n	8015c8e <sync_fs+0xca>
 8015c8a:	2301      	movs	r3, #1
 8015c8c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8015c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015c90:	4618      	mov	r0, r3
 8015c92:	3710      	adds	r7, #16
 8015c94:	46bd      	mov	sp, r7
 8015c96:	bd80      	pop	{r7, pc}
 8015c98:	41615252 	.word	0x41615252
 8015c9c:	61417272 	.word	0x61417272

08015ca0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8015ca0:	b480      	push	{r7}
 8015ca2:	b083      	sub	sp, #12
 8015ca4:	af00      	add	r7, sp, #0
 8015ca6:	6078      	str	r0, [r7, #4]
 8015ca8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8015caa:	683b      	ldr	r3, [r7, #0]
 8015cac:	3b02      	subs	r3, #2
 8015cae:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8015cb0:	687b      	ldr	r3, [r7, #4]
 8015cb2:	695b      	ldr	r3, [r3, #20]
 8015cb4:	3b02      	subs	r3, #2
 8015cb6:	683a      	ldr	r2, [r7, #0]
 8015cb8:	429a      	cmp	r2, r3
 8015cba:	d301      	bcc.n	8015cc0 <clust2sect+0x20>
 8015cbc:	2300      	movs	r3, #0
 8015cbe:	e008      	b.n	8015cd2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8015cc0:	687b      	ldr	r3, [r7, #4]
 8015cc2:	895b      	ldrh	r3, [r3, #10]
 8015cc4:	461a      	mov	r2, r3
 8015cc6:	683b      	ldr	r3, [r7, #0]
 8015cc8:	fb03 f202 	mul.w	r2, r3, r2
 8015ccc:	687b      	ldr	r3, [r7, #4]
 8015cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015cd0:	4413      	add	r3, r2
}
 8015cd2:	4618      	mov	r0, r3
 8015cd4:	370c      	adds	r7, #12
 8015cd6:	46bd      	mov	sp, r7
 8015cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cdc:	4770      	bx	lr

08015cde <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8015cde:	b580      	push	{r7, lr}
 8015ce0:	b086      	sub	sp, #24
 8015ce2:	af00      	add	r7, sp, #0
 8015ce4:	6078      	str	r0, [r7, #4]
 8015ce6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8015ce8:	687b      	ldr	r3, [r7, #4]
 8015cea:	681b      	ldr	r3, [r3, #0]
 8015cec:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8015cee:	683b      	ldr	r3, [r7, #0]
 8015cf0:	2b01      	cmp	r3, #1
 8015cf2:	d904      	bls.n	8015cfe <get_fat+0x20>
 8015cf4:	693b      	ldr	r3, [r7, #16]
 8015cf6:	695b      	ldr	r3, [r3, #20]
 8015cf8:	683a      	ldr	r2, [r7, #0]
 8015cfa:	429a      	cmp	r2, r3
 8015cfc:	d302      	bcc.n	8015d04 <get_fat+0x26>
		val = 1;	/* Internal error */
 8015cfe:	2301      	movs	r3, #1
 8015d00:	617b      	str	r3, [r7, #20]
 8015d02:	e08f      	b.n	8015e24 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8015d04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015d08:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8015d0a:	693b      	ldr	r3, [r7, #16]
 8015d0c:	781b      	ldrb	r3, [r3, #0]
 8015d0e:	2b03      	cmp	r3, #3
 8015d10:	d062      	beq.n	8015dd8 <get_fat+0xfa>
 8015d12:	2b03      	cmp	r3, #3
 8015d14:	dc7c      	bgt.n	8015e10 <get_fat+0x132>
 8015d16:	2b01      	cmp	r3, #1
 8015d18:	d002      	beq.n	8015d20 <get_fat+0x42>
 8015d1a:	2b02      	cmp	r3, #2
 8015d1c:	d042      	beq.n	8015da4 <get_fat+0xc6>
 8015d1e:	e077      	b.n	8015e10 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8015d20:	683b      	ldr	r3, [r7, #0]
 8015d22:	60fb      	str	r3, [r7, #12]
 8015d24:	68fb      	ldr	r3, [r7, #12]
 8015d26:	085b      	lsrs	r3, r3, #1
 8015d28:	68fa      	ldr	r2, [r7, #12]
 8015d2a:	4413      	add	r3, r2
 8015d2c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015d2e:	693b      	ldr	r3, [r7, #16]
 8015d30:	6a1a      	ldr	r2, [r3, #32]
 8015d32:	68fb      	ldr	r3, [r7, #12]
 8015d34:	0a5b      	lsrs	r3, r3, #9
 8015d36:	4413      	add	r3, r2
 8015d38:	4619      	mov	r1, r3
 8015d3a:	6938      	ldr	r0, [r7, #16]
 8015d3c:	f7ff ff14 	bl	8015b68 <move_window>
 8015d40:	4603      	mov	r3, r0
 8015d42:	2b00      	cmp	r3, #0
 8015d44:	d167      	bne.n	8015e16 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8015d46:	68fb      	ldr	r3, [r7, #12]
 8015d48:	1c5a      	adds	r2, r3, #1
 8015d4a:	60fa      	str	r2, [r7, #12]
 8015d4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015d50:	693a      	ldr	r2, [r7, #16]
 8015d52:	4413      	add	r3, r2
 8015d54:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015d58:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015d5a:	693b      	ldr	r3, [r7, #16]
 8015d5c:	6a1a      	ldr	r2, [r3, #32]
 8015d5e:	68fb      	ldr	r3, [r7, #12]
 8015d60:	0a5b      	lsrs	r3, r3, #9
 8015d62:	4413      	add	r3, r2
 8015d64:	4619      	mov	r1, r3
 8015d66:	6938      	ldr	r0, [r7, #16]
 8015d68:	f7ff fefe 	bl	8015b68 <move_window>
 8015d6c:	4603      	mov	r3, r0
 8015d6e:	2b00      	cmp	r3, #0
 8015d70:	d153      	bne.n	8015e1a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8015d72:	68fb      	ldr	r3, [r7, #12]
 8015d74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015d78:	693a      	ldr	r2, [r7, #16]
 8015d7a:	4413      	add	r3, r2
 8015d7c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015d80:	021b      	lsls	r3, r3, #8
 8015d82:	461a      	mov	r2, r3
 8015d84:	68bb      	ldr	r3, [r7, #8]
 8015d86:	4313      	orrs	r3, r2
 8015d88:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8015d8a:	683b      	ldr	r3, [r7, #0]
 8015d8c:	f003 0301 	and.w	r3, r3, #1
 8015d90:	2b00      	cmp	r3, #0
 8015d92:	d002      	beq.n	8015d9a <get_fat+0xbc>
 8015d94:	68bb      	ldr	r3, [r7, #8]
 8015d96:	091b      	lsrs	r3, r3, #4
 8015d98:	e002      	b.n	8015da0 <get_fat+0xc2>
 8015d9a:	68bb      	ldr	r3, [r7, #8]
 8015d9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8015da0:	617b      	str	r3, [r7, #20]
			break;
 8015da2:	e03f      	b.n	8015e24 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8015da4:	693b      	ldr	r3, [r7, #16]
 8015da6:	6a1a      	ldr	r2, [r3, #32]
 8015da8:	683b      	ldr	r3, [r7, #0]
 8015daa:	0a1b      	lsrs	r3, r3, #8
 8015dac:	4413      	add	r3, r2
 8015dae:	4619      	mov	r1, r3
 8015db0:	6938      	ldr	r0, [r7, #16]
 8015db2:	f7ff fed9 	bl	8015b68 <move_window>
 8015db6:	4603      	mov	r3, r0
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d130      	bne.n	8015e1e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8015dbc:	693b      	ldr	r3, [r7, #16]
 8015dbe:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015dc2:	683b      	ldr	r3, [r7, #0]
 8015dc4:	005b      	lsls	r3, r3, #1
 8015dc6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8015dca:	4413      	add	r3, r2
 8015dcc:	4618      	mov	r0, r3
 8015dce:	f7ff fc1b 	bl	8015608 <ld_word>
 8015dd2:	4603      	mov	r3, r0
 8015dd4:	617b      	str	r3, [r7, #20]
			break;
 8015dd6:	e025      	b.n	8015e24 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8015dd8:	693b      	ldr	r3, [r7, #16]
 8015dda:	6a1a      	ldr	r2, [r3, #32]
 8015ddc:	683b      	ldr	r3, [r7, #0]
 8015dde:	09db      	lsrs	r3, r3, #7
 8015de0:	4413      	add	r3, r2
 8015de2:	4619      	mov	r1, r3
 8015de4:	6938      	ldr	r0, [r7, #16]
 8015de6:	f7ff febf 	bl	8015b68 <move_window>
 8015dea:	4603      	mov	r3, r0
 8015dec:	2b00      	cmp	r3, #0
 8015dee:	d118      	bne.n	8015e22 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8015df0:	693b      	ldr	r3, [r7, #16]
 8015df2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015df6:	683b      	ldr	r3, [r7, #0]
 8015df8:	009b      	lsls	r3, r3, #2
 8015dfa:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8015dfe:	4413      	add	r3, r2
 8015e00:	4618      	mov	r0, r3
 8015e02:	f7ff fc19 	bl	8015638 <ld_dword>
 8015e06:	4603      	mov	r3, r0
 8015e08:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8015e0c:	617b      	str	r3, [r7, #20]
			break;
 8015e0e:	e009      	b.n	8015e24 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8015e10:	2301      	movs	r3, #1
 8015e12:	617b      	str	r3, [r7, #20]
 8015e14:	e006      	b.n	8015e24 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015e16:	bf00      	nop
 8015e18:	e004      	b.n	8015e24 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8015e1a:	bf00      	nop
 8015e1c:	e002      	b.n	8015e24 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8015e1e:	bf00      	nop
 8015e20:	e000      	b.n	8015e24 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8015e22:	bf00      	nop
		}
	}

	return val;
 8015e24:	697b      	ldr	r3, [r7, #20]
}
 8015e26:	4618      	mov	r0, r3
 8015e28:	3718      	adds	r7, #24
 8015e2a:	46bd      	mov	sp, r7
 8015e2c:	bd80      	pop	{r7, pc}

08015e2e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8015e2e:	b590      	push	{r4, r7, lr}
 8015e30:	b089      	sub	sp, #36	; 0x24
 8015e32:	af00      	add	r7, sp, #0
 8015e34:	60f8      	str	r0, [r7, #12]
 8015e36:	60b9      	str	r1, [r7, #8]
 8015e38:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8015e3a:	2302      	movs	r3, #2
 8015e3c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8015e3e:	68bb      	ldr	r3, [r7, #8]
 8015e40:	2b01      	cmp	r3, #1
 8015e42:	f240 80d2 	bls.w	8015fea <put_fat+0x1bc>
 8015e46:	68fb      	ldr	r3, [r7, #12]
 8015e48:	695b      	ldr	r3, [r3, #20]
 8015e4a:	68ba      	ldr	r2, [r7, #8]
 8015e4c:	429a      	cmp	r2, r3
 8015e4e:	f080 80cc 	bcs.w	8015fea <put_fat+0x1bc>
		switch (fs->fs_type) {
 8015e52:	68fb      	ldr	r3, [r7, #12]
 8015e54:	781b      	ldrb	r3, [r3, #0]
 8015e56:	2b03      	cmp	r3, #3
 8015e58:	f000 8096 	beq.w	8015f88 <put_fat+0x15a>
 8015e5c:	2b03      	cmp	r3, #3
 8015e5e:	f300 80cd 	bgt.w	8015ffc <put_fat+0x1ce>
 8015e62:	2b01      	cmp	r3, #1
 8015e64:	d002      	beq.n	8015e6c <put_fat+0x3e>
 8015e66:	2b02      	cmp	r3, #2
 8015e68:	d06e      	beq.n	8015f48 <put_fat+0x11a>
 8015e6a:	e0c7      	b.n	8015ffc <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8015e6c:	68bb      	ldr	r3, [r7, #8]
 8015e6e:	61bb      	str	r3, [r7, #24]
 8015e70:	69bb      	ldr	r3, [r7, #24]
 8015e72:	085b      	lsrs	r3, r3, #1
 8015e74:	69ba      	ldr	r2, [r7, #24]
 8015e76:	4413      	add	r3, r2
 8015e78:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8015e7a:	68fb      	ldr	r3, [r7, #12]
 8015e7c:	6a1a      	ldr	r2, [r3, #32]
 8015e7e:	69bb      	ldr	r3, [r7, #24]
 8015e80:	0a5b      	lsrs	r3, r3, #9
 8015e82:	4413      	add	r3, r2
 8015e84:	4619      	mov	r1, r3
 8015e86:	68f8      	ldr	r0, [r7, #12]
 8015e88:	f7ff fe6e 	bl	8015b68 <move_window>
 8015e8c:	4603      	mov	r3, r0
 8015e8e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015e90:	7ffb      	ldrb	r3, [r7, #31]
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	f040 80ab 	bne.w	8015fee <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8015e98:	68fb      	ldr	r3, [r7, #12]
 8015e9a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015e9e:	69bb      	ldr	r3, [r7, #24]
 8015ea0:	1c59      	adds	r1, r3, #1
 8015ea2:	61b9      	str	r1, [r7, #24]
 8015ea4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015ea8:	4413      	add	r3, r2
 8015eaa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8015eac:	68bb      	ldr	r3, [r7, #8]
 8015eae:	f003 0301 	and.w	r3, r3, #1
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	d00d      	beq.n	8015ed2 <put_fat+0xa4>
 8015eb6:	697b      	ldr	r3, [r7, #20]
 8015eb8:	781b      	ldrb	r3, [r3, #0]
 8015eba:	b25b      	sxtb	r3, r3
 8015ebc:	f003 030f 	and.w	r3, r3, #15
 8015ec0:	b25a      	sxtb	r2, r3
 8015ec2:	687b      	ldr	r3, [r7, #4]
 8015ec4:	b2db      	uxtb	r3, r3
 8015ec6:	011b      	lsls	r3, r3, #4
 8015ec8:	b25b      	sxtb	r3, r3
 8015eca:	4313      	orrs	r3, r2
 8015ecc:	b25b      	sxtb	r3, r3
 8015ece:	b2db      	uxtb	r3, r3
 8015ed0:	e001      	b.n	8015ed6 <put_fat+0xa8>
 8015ed2:	687b      	ldr	r3, [r7, #4]
 8015ed4:	b2db      	uxtb	r3, r3
 8015ed6:	697a      	ldr	r2, [r7, #20]
 8015ed8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8015eda:	68fb      	ldr	r3, [r7, #12]
 8015edc:	2201      	movs	r2, #1
 8015ede:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8015ee0:	68fb      	ldr	r3, [r7, #12]
 8015ee2:	6a1a      	ldr	r2, [r3, #32]
 8015ee4:	69bb      	ldr	r3, [r7, #24]
 8015ee6:	0a5b      	lsrs	r3, r3, #9
 8015ee8:	4413      	add	r3, r2
 8015eea:	4619      	mov	r1, r3
 8015eec:	68f8      	ldr	r0, [r7, #12]
 8015eee:	f7ff fe3b 	bl	8015b68 <move_window>
 8015ef2:	4603      	mov	r3, r0
 8015ef4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015ef6:	7ffb      	ldrb	r3, [r7, #31]
 8015ef8:	2b00      	cmp	r3, #0
 8015efa:	d17a      	bne.n	8015ff2 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8015efc:	68fb      	ldr	r3, [r7, #12]
 8015efe:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015f02:	69bb      	ldr	r3, [r7, #24]
 8015f04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015f08:	4413      	add	r3, r2
 8015f0a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8015f0c:	68bb      	ldr	r3, [r7, #8]
 8015f0e:	f003 0301 	and.w	r3, r3, #1
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	d003      	beq.n	8015f1e <put_fat+0xf0>
 8015f16:	687b      	ldr	r3, [r7, #4]
 8015f18:	091b      	lsrs	r3, r3, #4
 8015f1a:	b2db      	uxtb	r3, r3
 8015f1c:	e00e      	b.n	8015f3c <put_fat+0x10e>
 8015f1e:	697b      	ldr	r3, [r7, #20]
 8015f20:	781b      	ldrb	r3, [r3, #0]
 8015f22:	b25b      	sxtb	r3, r3
 8015f24:	f023 030f 	bic.w	r3, r3, #15
 8015f28:	b25a      	sxtb	r2, r3
 8015f2a:	687b      	ldr	r3, [r7, #4]
 8015f2c:	0a1b      	lsrs	r3, r3, #8
 8015f2e:	b25b      	sxtb	r3, r3
 8015f30:	f003 030f 	and.w	r3, r3, #15
 8015f34:	b25b      	sxtb	r3, r3
 8015f36:	4313      	orrs	r3, r2
 8015f38:	b25b      	sxtb	r3, r3
 8015f3a:	b2db      	uxtb	r3, r3
 8015f3c:	697a      	ldr	r2, [r7, #20]
 8015f3e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8015f40:	68fb      	ldr	r3, [r7, #12]
 8015f42:	2201      	movs	r2, #1
 8015f44:	70da      	strb	r2, [r3, #3]
			break;
 8015f46:	e059      	b.n	8015ffc <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8015f48:	68fb      	ldr	r3, [r7, #12]
 8015f4a:	6a1a      	ldr	r2, [r3, #32]
 8015f4c:	68bb      	ldr	r3, [r7, #8]
 8015f4e:	0a1b      	lsrs	r3, r3, #8
 8015f50:	4413      	add	r3, r2
 8015f52:	4619      	mov	r1, r3
 8015f54:	68f8      	ldr	r0, [r7, #12]
 8015f56:	f7ff fe07 	bl	8015b68 <move_window>
 8015f5a:	4603      	mov	r3, r0
 8015f5c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015f5e:	7ffb      	ldrb	r3, [r7, #31]
 8015f60:	2b00      	cmp	r3, #0
 8015f62:	d148      	bne.n	8015ff6 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8015f64:	68fb      	ldr	r3, [r7, #12]
 8015f66:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015f6a:	68bb      	ldr	r3, [r7, #8]
 8015f6c:	005b      	lsls	r3, r3, #1
 8015f6e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8015f72:	4413      	add	r3, r2
 8015f74:	687a      	ldr	r2, [r7, #4]
 8015f76:	b292      	uxth	r2, r2
 8015f78:	4611      	mov	r1, r2
 8015f7a:	4618      	mov	r0, r3
 8015f7c:	f7ff fb7f 	bl	801567e <st_word>
			fs->wflag = 1;
 8015f80:	68fb      	ldr	r3, [r7, #12]
 8015f82:	2201      	movs	r2, #1
 8015f84:	70da      	strb	r2, [r3, #3]
			break;
 8015f86:	e039      	b.n	8015ffc <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8015f88:	68fb      	ldr	r3, [r7, #12]
 8015f8a:	6a1a      	ldr	r2, [r3, #32]
 8015f8c:	68bb      	ldr	r3, [r7, #8]
 8015f8e:	09db      	lsrs	r3, r3, #7
 8015f90:	4413      	add	r3, r2
 8015f92:	4619      	mov	r1, r3
 8015f94:	68f8      	ldr	r0, [r7, #12]
 8015f96:	f7ff fde7 	bl	8015b68 <move_window>
 8015f9a:	4603      	mov	r3, r0
 8015f9c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015f9e:	7ffb      	ldrb	r3, [r7, #31]
 8015fa0:	2b00      	cmp	r3, #0
 8015fa2:	d12a      	bne.n	8015ffa <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8015fa4:	687b      	ldr	r3, [r7, #4]
 8015fa6:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8015faa:	68fb      	ldr	r3, [r7, #12]
 8015fac:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015fb0:	68bb      	ldr	r3, [r7, #8]
 8015fb2:	009b      	lsls	r3, r3, #2
 8015fb4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8015fb8:	4413      	add	r3, r2
 8015fba:	4618      	mov	r0, r3
 8015fbc:	f7ff fb3c 	bl	8015638 <ld_dword>
 8015fc0:	4603      	mov	r3, r0
 8015fc2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8015fc6:	4323      	orrs	r3, r4
 8015fc8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8015fca:	68fb      	ldr	r3, [r7, #12]
 8015fcc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015fd0:	68bb      	ldr	r3, [r7, #8]
 8015fd2:	009b      	lsls	r3, r3, #2
 8015fd4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8015fd8:	4413      	add	r3, r2
 8015fda:	6879      	ldr	r1, [r7, #4]
 8015fdc:	4618      	mov	r0, r3
 8015fde:	f7ff fb69 	bl	80156b4 <st_dword>
			fs->wflag = 1;
 8015fe2:	68fb      	ldr	r3, [r7, #12]
 8015fe4:	2201      	movs	r2, #1
 8015fe6:	70da      	strb	r2, [r3, #3]
			break;
 8015fe8:	e008      	b.n	8015ffc <put_fat+0x1ce>
		}
	}
 8015fea:	bf00      	nop
 8015fec:	e006      	b.n	8015ffc <put_fat+0x1ce>
			if (res != FR_OK) break;
 8015fee:	bf00      	nop
 8015ff0:	e004      	b.n	8015ffc <put_fat+0x1ce>
			if (res != FR_OK) break;
 8015ff2:	bf00      	nop
 8015ff4:	e002      	b.n	8015ffc <put_fat+0x1ce>
			if (res != FR_OK) break;
 8015ff6:	bf00      	nop
 8015ff8:	e000      	b.n	8015ffc <put_fat+0x1ce>
			if (res != FR_OK) break;
 8015ffa:	bf00      	nop
	return res;
 8015ffc:	7ffb      	ldrb	r3, [r7, #31]
}
 8015ffe:	4618      	mov	r0, r3
 8016000:	3724      	adds	r7, #36	; 0x24
 8016002:	46bd      	mov	sp, r7
 8016004:	bd90      	pop	{r4, r7, pc}

08016006 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8016006:	b580      	push	{r7, lr}
 8016008:	b088      	sub	sp, #32
 801600a:	af00      	add	r7, sp, #0
 801600c:	60f8      	str	r0, [r7, #12]
 801600e:	60b9      	str	r1, [r7, #8]
 8016010:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8016012:	2300      	movs	r3, #0
 8016014:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8016016:	68fb      	ldr	r3, [r7, #12]
 8016018:	681b      	ldr	r3, [r3, #0]
 801601a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801601c:	68bb      	ldr	r3, [r7, #8]
 801601e:	2b01      	cmp	r3, #1
 8016020:	d904      	bls.n	801602c <remove_chain+0x26>
 8016022:	69bb      	ldr	r3, [r7, #24]
 8016024:	695b      	ldr	r3, [r3, #20]
 8016026:	68ba      	ldr	r2, [r7, #8]
 8016028:	429a      	cmp	r2, r3
 801602a:	d301      	bcc.n	8016030 <remove_chain+0x2a>
 801602c:	2302      	movs	r3, #2
 801602e:	e04b      	b.n	80160c8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8016030:	687b      	ldr	r3, [r7, #4]
 8016032:	2b00      	cmp	r3, #0
 8016034:	d00c      	beq.n	8016050 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8016036:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801603a:	6879      	ldr	r1, [r7, #4]
 801603c:	69b8      	ldr	r0, [r7, #24]
 801603e:	f7ff fef6 	bl	8015e2e <put_fat>
 8016042:	4603      	mov	r3, r0
 8016044:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8016046:	7ffb      	ldrb	r3, [r7, #31]
 8016048:	2b00      	cmp	r3, #0
 801604a:	d001      	beq.n	8016050 <remove_chain+0x4a>
 801604c:	7ffb      	ldrb	r3, [r7, #31]
 801604e:	e03b      	b.n	80160c8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8016050:	68b9      	ldr	r1, [r7, #8]
 8016052:	68f8      	ldr	r0, [r7, #12]
 8016054:	f7ff fe43 	bl	8015cde <get_fat>
 8016058:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801605a:	697b      	ldr	r3, [r7, #20]
 801605c:	2b00      	cmp	r3, #0
 801605e:	d031      	beq.n	80160c4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8016060:	697b      	ldr	r3, [r7, #20]
 8016062:	2b01      	cmp	r3, #1
 8016064:	d101      	bne.n	801606a <remove_chain+0x64>
 8016066:	2302      	movs	r3, #2
 8016068:	e02e      	b.n	80160c8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801606a:	697b      	ldr	r3, [r7, #20]
 801606c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8016070:	d101      	bne.n	8016076 <remove_chain+0x70>
 8016072:	2301      	movs	r3, #1
 8016074:	e028      	b.n	80160c8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8016076:	2200      	movs	r2, #0
 8016078:	68b9      	ldr	r1, [r7, #8]
 801607a:	69b8      	ldr	r0, [r7, #24]
 801607c:	f7ff fed7 	bl	8015e2e <put_fat>
 8016080:	4603      	mov	r3, r0
 8016082:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8016084:	7ffb      	ldrb	r3, [r7, #31]
 8016086:	2b00      	cmp	r3, #0
 8016088:	d001      	beq.n	801608e <remove_chain+0x88>
 801608a:	7ffb      	ldrb	r3, [r7, #31]
 801608c:	e01c      	b.n	80160c8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801608e:	69bb      	ldr	r3, [r7, #24]
 8016090:	691a      	ldr	r2, [r3, #16]
 8016092:	69bb      	ldr	r3, [r7, #24]
 8016094:	695b      	ldr	r3, [r3, #20]
 8016096:	3b02      	subs	r3, #2
 8016098:	429a      	cmp	r2, r3
 801609a:	d20b      	bcs.n	80160b4 <remove_chain+0xae>
			fs->free_clst++;
 801609c:	69bb      	ldr	r3, [r7, #24]
 801609e:	691b      	ldr	r3, [r3, #16]
 80160a0:	1c5a      	adds	r2, r3, #1
 80160a2:	69bb      	ldr	r3, [r7, #24]
 80160a4:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80160a6:	69bb      	ldr	r3, [r7, #24]
 80160a8:	791b      	ldrb	r3, [r3, #4]
 80160aa:	f043 0301 	orr.w	r3, r3, #1
 80160ae:	b2da      	uxtb	r2, r3
 80160b0:	69bb      	ldr	r3, [r7, #24]
 80160b2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80160b4:	697b      	ldr	r3, [r7, #20]
 80160b6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80160b8:	69bb      	ldr	r3, [r7, #24]
 80160ba:	695b      	ldr	r3, [r3, #20]
 80160bc:	68ba      	ldr	r2, [r7, #8]
 80160be:	429a      	cmp	r2, r3
 80160c0:	d3c6      	bcc.n	8016050 <remove_chain+0x4a>
 80160c2:	e000      	b.n	80160c6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80160c4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80160c6:	2300      	movs	r3, #0
}
 80160c8:	4618      	mov	r0, r3
 80160ca:	3720      	adds	r7, #32
 80160cc:	46bd      	mov	sp, r7
 80160ce:	bd80      	pop	{r7, pc}

080160d0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80160d0:	b580      	push	{r7, lr}
 80160d2:	b088      	sub	sp, #32
 80160d4:	af00      	add	r7, sp, #0
 80160d6:	6078      	str	r0, [r7, #4]
 80160d8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80160da:	687b      	ldr	r3, [r7, #4]
 80160dc:	681b      	ldr	r3, [r3, #0]
 80160de:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80160e0:	683b      	ldr	r3, [r7, #0]
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	d10d      	bne.n	8016102 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80160e6:	693b      	ldr	r3, [r7, #16]
 80160e8:	68db      	ldr	r3, [r3, #12]
 80160ea:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80160ec:	69bb      	ldr	r3, [r7, #24]
 80160ee:	2b00      	cmp	r3, #0
 80160f0:	d004      	beq.n	80160fc <create_chain+0x2c>
 80160f2:	693b      	ldr	r3, [r7, #16]
 80160f4:	695b      	ldr	r3, [r3, #20]
 80160f6:	69ba      	ldr	r2, [r7, #24]
 80160f8:	429a      	cmp	r2, r3
 80160fa:	d31b      	bcc.n	8016134 <create_chain+0x64>
 80160fc:	2301      	movs	r3, #1
 80160fe:	61bb      	str	r3, [r7, #24]
 8016100:	e018      	b.n	8016134 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8016102:	6839      	ldr	r1, [r7, #0]
 8016104:	6878      	ldr	r0, [r7, #4]
 8016106:	f7ff fdea 	bl	8015cde <get_fat>
 801610a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801610c:	68fb      	ldr	r3, [r7, #12]
 801610e:	2b01      	cmp	r3, #1
 8016110:	d801      	bhi.n	8016116 <create_chain+0x46>
 8016112:	2301      	movs	r3, #1
 8016114:	e070      	b.n	80161f8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8016116:	68fb      	ldr	r3, [r7, #12]
 8016118:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801611c:	d101      	bne.n	8016122 <create_chain+0x52>
 801611e:	68fb      	ldr	r3, [r7, #12]
 8016120:	e06a      	b.n	80161f8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8016122:	693b      	ldr	r3, [r7, #16]
 8016124:	695b      	ldr	r3, [r3, #20]
 8016126:	68fa      	ldr	r2, [r7, #12]
 8016128:	429a      	cmp	r2, r3
 801612a:	d201      	bcs.n	8016130 <create_chain+0x60>
 801612c:	68fb      	ldr	r3, [r7, #12]
 801612e:	e063      	b.n	80161f8 <create_chain+0x128>
		scl = clst;
 8016130:	683b      	ldr	r3, [r7, #0]
 8016132:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8016134:	69bb      	ldr	r3, [r7, #24]
 8016136:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8016138:	69fb      	ldr	r3, [r7, #28]
 801613a:	3301      	adds	r3, #1
 801613c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 801613e:	693b      	ldr	r3, [r7, #16]
 8016140:	695b      	ldr	r3, [r3, #20]
 8016142:	69fa      	ldr	r2, [r7, #28]
 8016144:	429a      	cmp	r2, r3
 8016146:	d307      	bcc.n	8016158 <create_chain+0x88>
				ncl = 2;
 8016148:	2302      	movs	r3, #2
 801614a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801614c:	69fa      	ldr	r2, [r7, #28]
 801614e:	69bb      	ldr	r3, [r7, #24]
 8016150:	429a      	cmp	r2, r3
 8016152:	d901      	bls.n	8016158 <create_chain+0x88>
 8016154:	2300      	movs	r3, #0
 8016156:	e04f      	b.n	80161f8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8016158:	69f9      	ldr	r1, [r7, #28]
 801615a:	6878      	ldr	r0, [r7, #4]
 801615c:	f7ff fdbf 	bl	8015cde <get_fat>
 8016160:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8016162:	68fb      	ldr	r3, [r7, #12]
 8016164:	2b00      	cmp	r3, #0
 8016166:	d00e      	beq.n	8016186 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8016168:	68fb      	ldr	r3, [r7, #12]
 801616a:	2b01      	cmp	r3, #1
 801616c:	d003      	beq.n	8016176 <create_chain+0xa6>
 801616e:	68fb      	ldr	r3, [r7, #12]
 8016170:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8016174:	d101      	bne.n	801617a <create_chain+0xaa>
 8016176:	68fb      	ldr	r3, [r7, #12]
 8016178:	e03e      	b.n	80161f8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801617a:	69fa      	ldr	r2, [r7, #28]
 801617c:	69bb      	ldr	r3, [r7, #24]
 801617e:	429a      	cmp	r2, r3
 8016180:	d1da      	bne.n	8016138 <create_chain+0x68>
 8016182:	2300      	movs	r3, #0
 8016184:	e038      	b.n	80161f8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8016186:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8016188:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801618c:	69f9      	ldr	r1, [r7, #28]
 801618e:	6938      	ldr	r0, [r7, #16]
 8016190:	f7ff fe4d 	bl	8015e2e <put_fat>
 8016194:	4603      	mov	r3, r0
 8016196:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8016198:	7dfb      	ldrb	r3, [r7, #23]
 801619a:	2b00      	cmp	r3, #0
 801619c:	d109      	bne.n	80161b2 <create_chain+0xe2>
 801619e:	683b      	ldr	r3, [r7, #0]
 80161a0:	2b00      	cmp	r3, #0
 80161a2:	d006      	beq.n	80161b2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80161a4:	69fa      	ldr	r2, [r7, #28]
 80161a6:	6839      	ldr	r1, [r7, #0]
 80161a8:	6938      	ldr	r0, [r7, #16]
 80161aa:	f7ff fe40 	bl	8015e2e <put_fat>
 80161ae:	4603      	mov	r3, r0
 80161b0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80161b2:	7dfb      	ldrb	r3, [r7, #23]
 80161b4:	2b00      	cmp	r3, #0
 80161b6:	d116      	bne.n	80161e6 <create_chain+0x116>
		fs->last_clst = ncl;
 80161b8:	693b      	ldr	r3, [r7, #16]
 80161ba:	69fa      	ldr	r2, [r7, #28]
 80161bc:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80161be:	693b      	ldr	r3, [r7, #16]
 80161c0:	691a      	ldr	r2, [r3, #16]
 80161c2:	693b      	ldr	r3, [r7, #16]
 80161c4:	695b      	ldr	r3, [r3, #20]
 80161c6:	3b02      	subs	r3, #2
 80161c8:	429a      	cmp	r2, r3
 80161ca:	d804      	bhi.n	80161d6 <create_chain+0x106>
 80161cc:	693b      	ldr	r3, [r7, #16]
 80161ce:	691b      	ldr	r3, [r3, #16]
 80161d0:	1e5a      	subs	r2, r3, #1
 80161d2:	693b      	ldr	r3, [r7, #16]
 80161d4:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80161d6:	693b      	ldr	r3, [r7, #16]
 80161d8:	791b      	ldrb	r3, [r3, #4]
 80161da:	f043 0301 	orr.w	r3, r3, #1
 80161de:	b2da      	uxtb	r2, r3
 80161e0:	693b      	ldr	r3, [r7, #16]
 80161e2:	711a      	strb	r2, [r3, #4]
 80161e4:	e007      	b.n	80161f6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80161e6:	7dfb      	ldrb	r3, [r7, #23]
 80161e8:	2b01      	cmp	r3, #1
 80161ea:	d102      	bne.n	80161f2 <create_chain+0x122>
 80161ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80161f0:	e000      	b.n	80161f4 <create_chain+0x124>
 80161f2:	2301      	movs	r3, #1
 80161f4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80161f6:	69fb      	ldr	r3, [r7, #28]
}
 80161f8:	4618      	mov	r0, r3
 80161fa:	3720      	adds	r7, #32
 80161fc:	46bd      	mov	sp, r7
 80161fe:	bd80      	pop	{r7, pc}

08016200 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8016200:	b480      	push	{r7}
 8016202:	b087      	sub	sp, #28
 8016204:	af00      	add	r7, sp, #0
 8016206:	6078      	str	r0, [r7, #4]
 8016208:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801620a:	687b      	ldr	r3, [r7, #4]
 801620c:	681b      	ldr	r3, [r3, #0]
 801620e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8016210:	687b      	ldr	r3, [r7, #4]
 8016212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016214:	3304      	adds	r3, #4
 8016216:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8016218:	683b      	ldr	r3, [r7, #0]
 801621a:	0a5b      	lsrs	r3, r3, #9
 801621c:	68fa      	ldr	r2, [r7, #12]
 801621e:	8952      	ldrh	r2, [r2, #10]
 8016220:	fbb3 f3f2 	udiv	r3, r3, r2
 8016224:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8016226:	693b      	ldr	r3, [r7, #16]
 8016228:	1d1a      	adds	r2, r3, #4
 801622a:	613a      	str	r2, [r7, #16]
 801622c:	681b      	ldr	r3, [r3, #0]
 801622e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8016230:	68bb      	ldr	r3, [r7, #8]
 8016232:	2b00      	cmp	r3, #0
 8016234:	d101      	bne.n	801623a <clmt_clust+0x3a>
 8016236:	2300      	movs	r3, #0
 8016238:	e010      	b.n	801625c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 801623a:	697a      	ldr	r2, [r7, #20]
 801623c:	68bb      	ldr	r3, [r7, #8]
 801623e:	429a      	cmp	r2, r3
 8016240:	d307      	bcc.n	8016252 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8016242:	697a      	ldr	r2, [r7, #20]
 8016244:	68bb      	ldr	r3, [r7, #8]
 8016246:	1ad3      	subs	r3, r2, r3
 8016248:	617b      	str	r3, [r7, #20]
 801624a:	693b      	ldr	r3, [r7, #16]
 801624c:	3304      	adds	r3, #4
 801624e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8016250:	e7e9      	b.n	8016226 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8016252:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8016254:	693b      	ldr	r3, [r7, #16]
 8016256:	681a      	ldr	r2, [r3, #0]
 8016258:	697b      	ldr	r3, [r7, #20]
 801625a:	4413      	add	r3, r2
}
 801625c:	4618      	mov	r0, r3
 801625e:	371c      	adds	r7, #28
 8016260:	46bd      	mov	sp, r7
 8016262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016266:	4770      	bx	lr

08016268 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8016268:	b580      	push	{r7, lr}
 801626a:	b086      	sub	sp, #24
 801626c:	af00      	add	r7, sp, #0
 801626e:	6078      	str	r0, [r7, #4]
 8016270:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8016272:	687b      	ldr	r3, [r7, #4]
 8016274:	681b      	ldr	r3, [r3, #0]
 8016276:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8016278:	683b      	ldr	r3, [r7, #0]
 801627a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801627e:	d204      	bcs.n	801628a <dir_sdi+0x22>
 8016280:	683b      	ldr	r3, [r7, #0]
 8016282:	f003 031f 	and.w	r3, r3, #31
 8016286:	2b00      	cmp	r3, #0
 8016288:	d001      	beq.n	801628e <dir_sdi+0x26>
		return FR_INT_ERR;
 801628a:	2302      	movs	r3, #2
 801628c:	e063      	b.n	8016356 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	683a      	ldr	r2, [r7, #0]
 8016292:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	689b      	ldr	r3, [r3, #8]
 8016298:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 801629a:	697b      	ldr	r3, [r7, #20]
 801629c:	2b00      	cmp	r3, #0
 801629e:	d106      	bne.n	80162ae <dir_sdi+0x46>
 80162a0:	693b      	ldr	r3, [r7, #16]
 80162a2:	781b      	ldrb	r3, [r3, #0]
 80162a4:	2b02      	cmp	r3, #2
 80162a6:	d902      	bls.n	80162ae <dir_sdi+0x46>
		clst = fs->dirbase;
 80162a8:	693b      	ldr	r3, [r7, #16]
 80162aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80162ac:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80162ae:	697b      	ldr	r3, [r7, #20]
 80162b0:	2b00      	cmp	r3, #0
 80162b2:	d10c      	bne.n	80162ce <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80162b4:	683b      	ldr	r3, [r7, #0]
 80162b6:	095b      	lsrs	r3, r3, #5
 80162b8:	693a      	ldr	r2, [r7, #16]
 80162ba:	8912      	ldrh	r2, [r2, #8]
 80162bc:	4293      	cmp	r3, r2
 80162be:	d301      	bcc.n	80162c4 <dir_sdi+0x5c>
 80162c0:	2302      	movs	r3, #2
 80162c2:	e048      	b.n	8016356 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80162c4:	693b      	ldr	r3, [r7, #16]
 80162c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80162c8:	687b      	ldr	r3, [r7, #4]
 80162ca:	61da      	str	r2, [r3, #28]
 80162cc:	e029      	b.n	8016322 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80162ce:	693b      	ldr	r3, [r7, #16]
 80162d0:	895b      	ldrh	r3, [r3, #10]
 80162d2:	025b      	lsls	r3, r3, #9
 80162d4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80162d6:	e019      	b.n	801630c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80162d8:	687b      	ldr	r3, [r7, #4]
 80162da:	6979      	ldr	r1, [r7, #20]
 80162dc:	4618      	mov	r0, r3
 80162de:	f7ff fcfe 	bl	8015cde <get_fat>
 80162e2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80162e4:	697b      	ldr	r3, [r7, #20]
 80162e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80162ea:	d101      	bne.n	80162f0 <dir_sdi+0x88>
 80162ec:	2301      	movs	r3, #1
 80162ee:	e032      	b.n	8016356 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80162f0:	697b      	ldr	r3, [r7, #20]
 80162f2:	2b01      	cmp	r3, #1
 80162f4:	d904      	bls.n	8016300 <dir_sdi+0x98>
 80162f6:	693b      	ldr	r3, [r7, #16]
 80162f8:	695b      	ldr	r3, [r3, #20]
 80162fa:	697a      	ldr	r2, [r7, #20]
 80162fc:	429a      	cmp	r2, r3
 80162fe:	d301      	bcc.n	8016304 <dir_sdi+0x9c>
 8016300:	2302      	movs	r3, #2
 8016302:	e028      	b.n	8016356 <dir_sdi+0xee>
			ofs -= csz;
 8016304:	683a      	ldr	r2, [r7, #0]
 8016306:	68fb      	ldr	r3, [r7, #12]
 8016308:	1ad3      	subs	r3, r2, r3
 801630a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801630c:	683a      	ldr	r2, [r7, #0]
 801630e:	68fb      	ldr	r3, [r7, #12]
 8016310:	429a      	cmp	r2, r3
 8016312:	d2e1      	bcs.n	80162d8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8016314:	6979      	ldr	r1, [r7, #20]
 8016316:	6938      	ldr	r0, [r7, #16]
 8016318:	f7ff fcc2 	bl	8015ca0 <clust2sect>
 801631c:	4602      	mov	r2, r0
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8016322:	687b      	ldr	r3, [r7, #4]
 8016324:	697a      	ldr	r2, [r7, #20]
 8016326:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	69db      	ldr	r3, [r3, #28]
 801632c:	2b00      	cmp	r3, #0
 801632e:	d101      	bne.n	8016334 <dir_sdi+0xcc>
 8016330:	2302      	movs	r3, #2
 8016332:	e010      	b.n	8016356 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8016334:	687b      	ldr	r3, [r7, #4]
 8016336:	69da      	ldr	r2, [r3, #28]
 8016338:	683b      	ldr	r3, [r7, #0]
 801633a:	0a5b      	lsrs	r3, r3, #9
 801633c:	441a      	add	r2, r3
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8016342:	693b      	ldr	r3, [r7, #16]
 8016344:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8016348:	683b      	ldr	r3, [r7, #0]
 801634a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801634e:	441a      	add	r2, r3
 8016350:	687b      	ldr	r3, [r7, #4]
 8016352:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8016354:	2300      	movs	r3, #0
}
 8016356:	4618      	mov	r0, r3
 8016358:	3718      	adds	r7, #24
 801635a:	46bd      	mov	sp, r7
 801635c:	bd80      	pop	{r7, pc}

0801635e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 801635e:	b580      	push	{r7, lr}
 8016360:	b086      	sub	sp, #24
 8016362:	af00      	add	r7, sp, #0
 8016364:	6078      	str	r0, [r7, #4]
 8016366:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	681b      	ldr	r3, [r3, #0]
 801636c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	695b      	ldr	r3, [r3, #20]
 8016372:	3320      	adds	r3, #32
 8016374:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	69db      	ldr	r3, [r3, #28]
 801637a:	2b00      	cmp	r3, #0
 801637c:	d003      	beq.n	8016386 <dir_next+0x28>
 801637e:	68bb      	ldr	r3, [r7, #8]
 8016380:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8016384:	d301      	bcc.n	801638a <dir_next+0x2c>
 8016386:	2304      	movs	r3, #4
 8016388:	e0aa      	b.n	80164e0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801638a:	68bb      	ldr	r3, [r7, #8]
 801638c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016390:	2b00      	cmp	r3, #0
 8016392:	f040 8098 	bne.w	80164c6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8016396:	687b      	ldr	r3, [r7, #4]
 8016398:	69db      	ldr	r3, [r3, #28]
 801639a:	1c5a      	adds	r2, r3, #1
 801639c:	687b      	ldr	r3, [r7, #4]
 801639e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80163a0:	687b      	ldr	r3, [r7, #4]
 80163a2:	699b      	ldr	r3, [r3, #24]
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	d10b      	bne.n	80163c0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80163a8:	68bb      	ldr	r3, [r7, #8]
 80163aa:	095b      	lsrs	r3, r3, #5
 80163ac:	68fa      	ldr	r2, [r7, #12]
 80163ae:	8912      	ldrh	r2, [r2, #8]
 80163b0:	4293      	cmp	r3, r2
 80163b2:	f0c0 8088 	bcc.w	80164c6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80163b6:	687b      	ldr	r3, [r7, #4]
 80163b8:	2200      	movs	r2, #0
 80163ba:	61da      	str	r2, [r3, #28]
 80163bc:	2304      	movs	r3, #4
 80163be:	e08f      	b.n	80164e0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80163c0:	68bb      	ldr	r3, [r7, #8]
 80163c2:	0a5b      	lsrs	r3, r3, #9
 80163c4:	68fa      	ldr	r2, [r7, #12]
 80163c6:	8952      	ldrh	r2, [r2, #10]
 80163c8:	3a01      	subs	r2, #1
 80163ca:	4013      	ands	r3, r2
 80163cc:	2b00      	cmp	r3, #0
 80163ce:	d17a      	bne.n	80164c6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80163d0:	687a      	ldr	r2, [r7, #4]
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	699b      	ldr	r3, [r3, #24]
 80163d6:	4619      	mov	r1, r3
 80163d8:	4610      	mov	r0, r2
 80163da:	f7ff fc80 	bl	8015cde <get_fat>
 80163de:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80163e0:	697b      	ldr	r3, [r7, #20]
 80163e2:	2b01      	cmp	r3, #1
 80163e4:	d801      	bhi.n	80163ea <dir_next+0x8c>
 80163e6:	2302      	movs	r3, #2
 80163e8:	e07a      	b.n	80164e0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80163ea:	697b      	ldr	r3, [r7, #20]
 80163ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80163f0:	d101      	bne.n	80163f6 <dir_next+0x98>
 80163f2:	2301      	movs	r3, #1
 80163f4:	e074      	b.n	80164e0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80163f6:	68fb      	ldr	r3, [r7, #12]
 80163f8:	695b      	ldr	r3, [r3, #20]
 80163fa:	697a      	ldr	r2, [r7, #20]
 80163fc:	429a      	cmp	r2, r3
 80163fe:	d358      	bcc.n	80164b2 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8016400:	683b      	ldr	r3, [r7, #0]
 8016402:	2b00      	cmp	r3, #0
 8016404:	d104      	bne.n	8016410 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	2200      	movs	r2, #0
 801640a:	61da      	str	r2, [r3, #28]
 801640c:	2304      	movs	r3, #4
 801640e:	e067      	b.n	80164e0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8016410:	687a      	ldr	r2, [r7, #4]
 8016412:	687b      	ldr	r3, [r7, #4]
 8016414:	699b      	ldr	r3, [r3, #24]
 8016416:	4619      	mov	r1, r3
 8016418:	4610      	mov	r0, r2
 801641a:	f7ff fe59 	bl	80160d0 <create_chain>
 801641e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8016420:	697b      	ldr	r3, [r7, #20]
 8016422:	2b00      	cmp	r3, #0
 8016424:	d101      	bne.n	801642a <dir_next+0xcc>
 8016426:	2307      	movs	r3, #7
 8016428:	e05a      	b.n	80164e0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801642a:	697b      	ldr	r3, [r7, #20]
 801642c:	2b01      	cmp	r3, #1
 801642e:	d101      	bne.n	8016434 <dir_next+0xd6>
 8016430:	2302      	movs	r3, #2
 8016432:	e055      	b.n	80164e0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8016434:	697b      	ldr	r3, [r7, #20]
 8016436:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801643a:	d101      	bne.n	8016440 <dir_next+0xe2>
 801643c:	2301      	movs	r3, #1
 801643e:	e04f      	b.n	80164e0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8016440:	68f8      	ldr	r0, [r7, #12]
 8016442:	f7ff fb4d 	bl	8015ae0 <sync_window>
 8016446:	4603      	mov	r3, r0
 8016448:	2b00      	cmp	r3, #0
 801644a:	d001      	beq.n	8016450 <dir_next+0xf2>
 801644c:	2301      	movs	r3, #1
 801644e:	e047      	b.n	80164e0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	3330      	adds	r3, #48	; 0x30
 8016454:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016458:	2100      	movs	r1, #0
 801645a:	4618      	mov	r0, r3
 801645c:	f7ff f977 	bl	801574e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8016460:	2300      	movs	r3, #0
 8016462:	613b      	str	r3, [r7, #16]
 8016464:	6979      	ldr	r1, [r7, #20]
 8016466:	68f8      	ldr	r0, [r7, #12]
 8016468:	f7ff fc1a 	bl	8015ca0 <clust2sect>
 801646c:	4602      	mov	r2, r0
 801646e:	68fb      	ldr	r3, [r7, #12]
 8016470:	62da      	str	r2, [r3, #44]	; 0x2c
 8016472:	e012      	b.n	801649a <dir_next+0x13c>
						fs->wflag = 1;
 8016474:	68fb      	ldr	r3, [r7, #12]
 8016476:	2201      	movs	r2, #1
 8016478:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801647a:	68f8      	ldr	r0, [r7, #12]
 801647c:	f7ff fb30 	bl	8015ae0 <sync_window>
 8016480:	4603      	mov	r3, r0
 8016482:	2b00      	cmp	r3, #0
 8016484:	d001      	beq.n	801648a <dir_next+0x12c>
 8016486:	2301      	movs	r3, #1
 8016488:	e02a      	b.n	80164e0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801648a:	693b      	ldr	r3, [r7, #16]
 801648c:	3301      	adds	r3, #1
 801648e:	613b      	str	r3, [r7, #16]
 8016490:	68fb      	ldr	r3, [r7, #12]
 8016492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016494:	1c5a      	adds	r2, r3, #1
 8016496:	68fb      	ldr	r3, [r7, #12]
 8016498:	62da      	str	r2, [r3, #44]	; 0x2c
 801649a:	68fb      	ldr	r3, [r7, #12]
 801649c:	895b      	ldrh	r3, [r3, #10]
 801649e:	461a      	mov	r2, r3
 80164a0:	693b      	ldr	r3, [r7, #16]
 80164a2:	4293      	cmp	r3, r2
 80164a4:	d3e6      	bcc.n	8016474 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80164a6:	68fb      	ldr	r3, [r7, #12]
 80164a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80164aa:	693b      	ldr	r3, [r7, #16]
 80164ac:	1ad2      	subs	r2, r2, r3
 80164ae:	68fb      	ldr	r3, [r7, #12]
 80164b0:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80164b2:	687b      	ldr	r3, [r7, #4]
 80164b4:	697a      	ldr	r2, [r7, #20]
 80164b6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80164b8:	6979      	ldr	r1, [r7, #20]
 80164ba:	68f8      	ldr	r0, [r7, #12]
 80164bc:	f7ff fbf0 	bl	8015ca0 <clust2sect>
 80164c0:	4602      	mov	r2, r0
 80164c2:	687b      	ldr	r3, [r7, #4]
 80164c4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80164c6:	687b      	ldr	r3, [r7, #4]
 80164c8:	68ba      	ldr	r2, [r7, #8]
 80164ca:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80164cc:	68fb      	ldr	r3, [r7, #12]
 80164ce:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80164d2:	68bb      	ldr	r3, [r7, #8]
 80164d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80164d8:	441a      	add	r2, r3
 80164da:	687b      	ldr	r3, [r7, #4]
 80164dc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80164de:	2300      	movs	r3, #0
}
 80164e0:	4618      	mov	r0, r3
 80164e2:	3718      	adds	r7, #24
 80164e4:	46bd      	mov	sp, r7
 80164e6:	bd80      	pop	{r7, pc}

080164e8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80164e8:	b580      	push	{r7, lr}
 80164ea:	b086      	sub	sp, #24
 80164ec:	af00      	add	r7, sp, #0
 80164ee:	6078      	str	r0, [r7, #4]
 80164f0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80164f2:	687b      	ldr	r3, [r7, #4]
 80164f4:	681b      	ldr	r3, [r3, #0]
 80164f6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80164f8:	2100      	movs	r1, #0
 80164fa:	6878      	ldr	r0, [r7, #4]
 80164fc:	f7ff feb4 	bl	8016268 <dir_sdi>
 8016500:	4603      	mov	r3, r0
 8016502:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8016504:	7dfb      	ldrb	r3, [r7, #23]
 8016506:	2b00      	cmp	r3, #0
 8016508:	d12b      	bne.n	8016562 <dir_alloc+0x7a>
		n = 0;
 801650a:	2300      	movs	r3, #0
 801650c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801650e:	687b      	ldr	r3, [r7, #4]
 8016510:	69db      	ldr	r3, [r3, #28]
 8016512:	4619      	mov	r1, r3
 8016514:	68f8      	ldr	r0, [r7, #12]
 8016516:	f7ff fb27 	bl	8015b68 <move_window>
 801651a:	4603      	mov	r3, r0
 801651c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801651e:	7dfb      	ldrb	r3, [r7, #23]
 8016520:	2b00      	cmp	r3, #0
 8016522:	d11d      	bne.n	8016560 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	6a1b      	ldr	r3, [r3, #32]
 8016528:	781b      	ldrb	r3, [r3, #0]
 801652a:	2be5      	cmp	r3, #229	; 0xe5
 801652c:	d004      	beq.n	8016538 <dir_alloc+0x50>
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	6a1b      	ldr	r3, [r3, #32]
 8016532:	781b      	ldrb	r3, [r3, #0]
 8016534:	2b00      	cmp	r3, #0
 8016536:	d107      	bne.n	8016548 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8016538:	693b      	ldr	r3, [r7, #16]
 801653a:	3301      	adds	r3, #1
 801653c:	613b      	str	r3, [r7, #16]
 801653e:	693a      	ldr	r2, [r7, #16]
 8016540:	683b      	ldr	r3, [r7, #0]
 8016542:	429a      	cmp	r2, r3
 8016544:	d102      	bne.n	801654c <dir_alloc+0x64>
 8016546:	e00c      	b.n	8016562 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8016548:	2300      	movs	r3, #0
 801654a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801654c:	2101      	movs	r1, #1
 801654e:	6878      	ldr	r0, [r7, #4]
 8016550:	f7ff ff05 	bl	801635e <dir_next>
 8016554:	4603      	mov	r3, r0
 8016556:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8016558:	7dfb      	ldrb	r3, [r7, #23]
 801655a:	2b00      	cmp	r3, #0
 801655c:	d0d7      	beq.n	801650e <dir_alloc+0x26>
 801655e:	e000      	b.n	8016562 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8016560:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8016562:	7dfb      	ldrb	r3, [r7, #23]
 8016564:	2b04      	cmp	r3, #4
 8016566:	d101      	bne.n	801656c <dir_alloc+0x84>
 8016568:	2307      	movs	r3, #7
 801656a:	75fb      	strb	r3, [r7, #23]
	return res;
 801656c:	7dfb      	ldrb	r3, [r7, #23]
}
 801656e:	4618      	mov	r0, r3
 8016570:	3718      	adds	r7, #24
 8016572:	46bd      	mov	sp, r7
 8016574:	bd80      	pop	{r7, pc}

08016576 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8016576:	b580      	push	{r7, lr}
 8016578:	b084      	sub	sp, #16
 801657a:	af00      	add	r7, sp, #0
 801657c:	6078      	str	r0, [r7, #4]
 801657e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8016580:	683b      	ldr	r3, [r7, #0]
 8016582:	331a      	adds	r3, #26
 8016584:	4618      	mov	r0, r3
 8016586:	f7ff f83f 	bl	8015608 <ld_word>
 801658a:	4603      	mov	r3, r0
 801658c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	781b      	ldrb	r3, [r3, #0]
 8016592:	2b03      	cmp	r3, #3
 8016594:	d109      	bne.n	80165aa <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8016596:	683b      	ldr	r3, [r7, #0]
 8016598:	3314      	adds	r3, #20
 801659a:	4618      	mov	r0, r3
 801659c:	f7ff f834 	bl	8015608 <ld_word>
 80165a0:	4603      	mov	r3, r0
 80165a2:	041b      	lsls	r3, r3, #16
 80165a4:	68fa      	ldr	r2, [r7, #12]
 80165a6:	4313      	orrs	r3, r2
 80165a8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80165aa:	68fb      	ldr	r3, [r7, #12]
}
 80165ac:	4618      	mov	r0, r3
 80165ae:	3710      	adds	r7, #16
 80165b0:	46bd      	mov	sp, r7
 80165b2:	bd80      	pop	{r7, pc}

080165b4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80165b4:	b580      	push	{r7, lr}
 80165b6:	b084      	sub	sp, #16
 80165b8:	af00      	add	r7, sp, #0
 80165ba:	60f8      	str	r0, [r7, #12]
 80165bc:	60b9      	str	r1, [r7, #8]
 80165be:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80165c0:	68bb      	ldr	r3, [r7, #8]
 80165c2:	331a      	adds	r3, #26
 80165c4:	687a      	ldr	r2, [r7, #4]
 80165c6:	b292      	uxth	r2, r2
 80165c8:	4611      	mov	r1, r2
 80165ca:	4618      	mov	r0, r3
 80165cc:	f7ff f857 	bl	801567e <st_word>
	if (fs->fs_type == FS_FAT32) {
 80165d0:	68fb      	ldr	r3, [r7, #12]
 80165d2:	781b      	ldrb	r3, [r3, #0]
 80165d4:	2b03      	cmp	r3, #3
 80165d6:	d109      	bne.n	80165ec <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80165d8:	68bb      	ldr	r3, [r7, #8]
 80165da:	f103 0214 	add.w	r2, r3, #20
 80165de:	687b      	ldr	r3, [r7, #4]
 80165e0:	0c1b      	lsrs	r3, r3, #16
 80165e2:	b29b      	uxth	r3, r3
 80165e4:	4619      	mov	r1, r3
 80165e6:	4610      	mov	r0, r2
 80165e8:	f7ff f849 	bl	801567e <st_word>
	}
}
 80165ec:	bf00      	nop
 80165ee:	3710      	adds	r7, #16
 80165f0:	46bd      	mov	sp, r7
 80165f2:	bd80      	pop	{r7, pc}

080165f4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80165f4:	b580      	push	{r7, lr}
 80165f6:	b086      	sub	sp, #24
 80165f8:	af00      	add	r7, sp, #0
 80165fa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	681b      	ldr	r3, [r3, #0]
 8016600:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8016602:	2100      	movs	r1, #0
 8016604:	6878      	ldr	r0, [r7, #4]
 8016606:	f7ff fe2f 	bl	8016268 <dir_sdi>
 801660a:	4603      	mov	r3, r0
 801660c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 801660e:	7dfb      	ldrb	r3, [r7, #23]
 8016610:	2b00      	cmp	r3, #0
 8016612:	d001      	beq.n	8016618 <dir_find+0x24>
 8016614:	7dfb      	ldrb	r3, [r7, #23]
 8016616:	e03e      	b.n	8016696 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8016618:	687b      	ldr	r3, [r7, #4]
 801661a:	69db      	ldr	r3, [r3, #28]
 801661c:	4619      	mov	r1, r3
 801661e:	6938      	ldr	r0, [r7, #16]
 8016620:	f7ff faa2 	bl	8015b68 <move_window>
 8016624:	4603      	mov	r3, r0
 8016626:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8016628:	7dfb      	ldrb	r3, [r7, #23]
 801662a:	2b00      	cmp	r3, #0
 801662c:	d12f      	bne.n	801668e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 801662e:	687b      	ldr	r3, [r7, #4]
 8016630:	6a1b      	ldr	r3, [r3, #32]
 8016632:	781b      	ldrb	r3, [r3, #0]
 8016634:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8016636:	7bfb      	ldrb	r3, [r7, #15]
 8016638:	2b00      	cmp	r3, #0
 801663a:	d102      	bne.n	8016642 <dir_find+0x4e>
 801663c:	2304      	movs	r3, #4
 801663e:	75fb      	strb	r3, [r7, #23]
 8016640:	e028      	b.n	8016694 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8016642:	687b      	ldr	r3, [r7, #4]
 8016644:	6a1b      	ldr	r3, [r3, #32]
 8016646:	330b      	adds	r3, #11
 8016648:	781b      	ldrb	r3, [r3, #0]
 801664a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801664e:	b2da      	uxtb	r2, r3
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	6a1b      	ldr	r3, [r3, #32]
 8016658:	330b      	adds	r3, #11
 801665a:	781b      	ldrb	r3, [r3, #0]
 801665c:	f003 0308 	and.w	r3, r3, #8
 8016660:	2b00      	cmp	r3, #0
 8016662:	d10a      	bne.n	801667a <dir_find+0x86>
 8016664:	687b      	ldr	r3, [r7, #4]
 8016666:	6a18      	ldr	r0, [r3, #32]
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	3324      	adds	r3, #36	; 0x24
 801666c:	220b      	movs	r2, #11
 801666e:	4619      	mov	r1, r3
 8016670:	f7ff f888 	bl	8015784 <mem_cmp>
 8016674:	4603      	mov	r3, r0
 8016676:	2b00      	cmp	r3, #0
 8016678:	d00b      	beq.n	8016692 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801667a:	2100      	movs	r1, #0
 801667c:	6878      	ldr	r0, [r7, #4]
 801667e:	f7ff fe6e 	bl	801635e <dir_next>
 8016682:	4603      	mov	r3, r0
 8016684:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8016686:	7dfb      	ldrb	r3, [r7, #23]
 8016688:	2b00      	cmp	r3, #0
 801668a:	d0c5      	beq.n	8016618 <dir_find+0x24>
 801668c:	e002      	b.n	8016694 <dir_find+0xa0>
		if (res != FR_OK) break;
 801668e:	bf00      	nop
 8016690:	e000      	b.n	8016694 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8016692:	bf00      	nop

	return res;
 8016694:	7dfb      	ldrb	r3, [r7, #23]
}
 8016696:	4618      	mov	r0, r3
 8016698:	3718      	adds	r7, #24
 801669a:	46bd      	mov	sp, r7
 801669c:	bd80      	pop	{r7, pc}

0801669e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 801669e:	b580      	push	{r7, lr}
 80166a0:	b084      	sub	sp, #16
 80166a2:	af00      	add	r7, sp, #0
 80166a4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80166a6:	687b      	ldr	r3, [r7, #4]
 80166a8:	681b      	ldr	r3, [r3, #0]
 80166aa:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80166ac:	2101      	movs	r1, #1
 80166ae:	6878      	ldr	r0, [r7, #4]
 80166b0:	f7ff ff1a 	bl	80164e8 <dir_alloc>
 80166b4:	4603      	mov	r3, r0
 80166b6:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80166b8:	7bfb      	ldrb	r3, [r7, #15]
 80166ba:	2b00      	cmp	r3, #0
 80166bc:	d11c      	bne.n	80166f8 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80166be:	687b      	ldr	r3, [r7, #4]
 80166c0:	69db      	ldr	r3, [r3, #28]
 80166c2:	4619      	mov	r1, r3
 80166c4:	68b8      	ldr	r0, [r7, #8]
 80166c6:	f7ff fa4f 	bl	8015b68 <move_window>
 80166ca:	4603      	mov	r3, r0
 80166cc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80166ce:	7bfb      	ldrb	r3, [r7, #15]
 80166d0:	2b00      	cmp	r3, #0
 80166d2:	d111      	bne.n	80166f8 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80166d4:	687b      	ldr	r3, [r7, #4]
 80166d6:	6a1b      	ldr	r3, [r3, #32]
 80166d8:	2220      	movs	r2, #32
 80166da:	2100      	movs	r1, #0
 80166dc:	4618      	mov	r0, r3
 80166de:	f7ff f836 	bl	801574e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80166e2:	687b      	ldr	r3, [r7, #4]
 80166e4:	6a18      	ldr	r0, [r3, #32]
 80166e6:	687b      	ldr	r3, [r7, #4]
 80166e8:	3324      	adds	r3, #36	; 0x24
 80166ea:	220b      	movs	r2, #11
 80166ec:	4619      	mov	r1, r3
 80166ee:	f7ff f80d 	bl	801570c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80166f2:	68bb      	ldr	r3, [r7, #8]
 80166f4:	2201      	movs	r2, #1
 80166f6:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80166f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80166fa:	4618      	mov	r0, r3
 80166fc:	3710      	adds	r7, #16
 80166fe:	46bd      	mov	sp, r7
 8016700:	bd80      	pop	{r7, pc}
	...

08016704 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8016704:	b580      	push	{r7, lr}
 8016706:	b088      	sub	sp, #32
 8016708:	af00      	add	r7, sp, #0
 801670a:	6078      	str	r0, [r7, #4]
 801670c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 801670e:	683b      	ldr	r3, [r7, #0]
 8016710:	681b      	ldr	r3, [r3, #0]
 8016712:	60fb      	str	r3, [r7, #12]
 8016714:	687b      	ldr	r3, [r7, #4]
 8016716:	3324      	adds	r3, #36	; 0x24
 8016718:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 801671a:	220b      	movs	r2, #11
 801671c:	2120      	movs	r1, #32
 801671e:	68b8      	ldr	r0, [r7, #8]
 8016720:	f7ff f815 	bl	801574e <mem_set>
	si = i = 0; ni = 8;
 8016724:	2300      	movs	r3, #0
 8016726:	613b      	str	r3, [r7, #16]
 8016728:	693b      	ldr	r3, [r7, #16]
 801672a:	61fb      	str	r3, [r7, #28]
 801672c:	2308      	movs	r3, #8
 801672e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8016730:	69fb      	ldr	r3, [r7, #28]
 8016732:	1c5a      	adds	r2, r3, #1
 8016734:	61fa      	str	r2, [r7, #28]
 8016736:	68fa      	ldr	r2, [r7, #12]
 8016738:	4413      	add	r3, r2
 801673a:	781b      	ldrb	r3, [r3, #0]
 801673c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 801673e:	7efb      	ldrb	r3, [r7, #27]
 8016740:	2b20      	cmp	r3, #32
 8016742:	d94e      	bls.n	80167e2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8016744:	7efb      	ldrb	r3, [r7, #27]
 8016746:	2b2f      	cmp	r3, #47	; 0x2f
 8016748:	d006      	beq.n	8016758 <create_name+0x54>
 801674a:	7efb      	ldrb	r3, [r7, #27]
 801674c:	2b5c      	cmp	r3, #92	; 0x5c
 801674e:	d110      	bne.n	8016772 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8016750:	e002      	b.n	8016758 <create_name+0x54>
 8016752:	69fb      	ldr	r3, [r7, #28]
 8016754:	3301      	adds	r3, #1
 8016756:	61fb      	str	r3, [r7, #28]
 8016758:	68fa      	ldr	r2, [r7, #12]
 801675a:	69fb      	ldr	r3, [r7, #28]
 801675c:	4413      	add	r3, r2
 801675e:	781b      	ldrb	r3, [r3, #0]
 8016760:	2b2f      	cmp	r3, #47	; 0x2f
 8016762:	d0f6      	beq.n	8016752 <create_name+0x4e>
 8016764:	68fa      	ldr	r2, [r7, #12]
 8016766:	69fb      	ldr	r3, [r7, #28]
 8016768:	4413      	add	r3, r2
 801676a:	781b      	ldrb	r3, [r3, #0]
 801676c:	2b5c      	cmp	r3, #92	; 0x5c
 801676e:	d0f0      	beq.n	8016752 <create_name+0x4e>
			break;
 8016770:	e038      	b.n	80167e4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8016772:	7efb      	ldrb	r3, [r7, #27]
 8016774:	2b2e      	cmp	r3, #46	; 0x2e
 8016776:	d003      	beq.n	8016780 <create_name+0x7c>
 8016778:	693a      	ldr	r2, [r7, #16]
 801677a:	697b      	ldr	r3, [r7, #20]
 801677c:	429a      	cmp	r2, r3
 801677e:	d30c      	bcc.n	801679a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8016780:	697b      	ldr	r3, [r7, #20]
 8016782:	2b0b      	cmp	r3, #11
 8016784:	d002      	beq.n	801678c <create_name+0x88>
 8016786:	7efb      	ldrb	r3, [r7, #27]
 8016788:	2b2e      	cmp	r3, #46	; 0x2e
 801678a:	d001      	beq.n	8016790 <create_name+0x8c>
 801678c:	2306      	movs	r3, #6
 801678e:	e044      	b.n	801681a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8016790:	2308      	movs	r3, #8
 8016792:	613b      	str	r3, [r7, #16]
 8016794:	230b      	movs	r3, #11
 8016796:	617b      	str	r3, [r7, #20]
			continue;
 8016798:	e022      	b.n	80167e0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 801679a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801679e:	2b00      	cmp	r3, #0
 80167a0:	da04      	bge.n	80167ac <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80167a2:	7efb      	ldrb	r3, [r7, #27]
 80167a4:	3b80      	subs	r3, #128	; 0x80
 80167a6:	4a1f      	ldr	r2, [pc, #124]	; (8016824 <create_name+0x120>)
 80167a8:	5cd3      	ldrb	r3, [r2, r3]
 80167aa:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80167ac:	7efb      	ldrb	r3, [r7, #27]
 80167ae:	4619      	mov	r1, r3
 80167b0:	481d      	ldr	r0, [pc, #116]	; (8016828 <create_name+0x124>)
 80167b2:	f7ff f80e 	bl	80157d2 <chk_chr>
 80167b6:	4603      	mov	r3, r0
 80167b8:	2b00      	cmp	r3, #0
 80167ba:	d001      	beq.n	80167c0 <create_name+0xbc>
 80167bc:	2306      	movs	r3, #6
 80167be:	e02c      	b.n	801681a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80167c0:	7efb      	ldrb	r3, [r7, #27]
 80167c2:	2b60      	cmp	r3, #96	; 0x60
 80167c4:	d905      	bls.n	80167d2 <create_name+0xce>
 80167c6:	7efb      	ldrb	r3, [r7, #27]
 80167c8:	2b7a      	cmp	r3, #122	; 0x7a
 80167ca:	d802      	bhi.n	80167d2 <create_name+0xce>
 80167cc:	7efb      	ldrb	r3, [r7, #27]
 80167ce:	3b20      	subs	r3, #32
 80167d0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80167d2:	693b      	ldr	r3, [r7, #16]
 80167d4:	1c5a      	adds	r2, r3, #1
 80167d6:	613a      	str	r2, [r7, #16]
 80167d8:	68ba      	ldr	r2, [r7, #8]
 80167da:	4413      	add	r3, r2
 80167dc:	7efa      	ldrb	r2, [r7, #27]
 80167de:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80167e0:	e7a6      	b.n	8016730 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80167e2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80167e4:	68fa      	ldr	r2, [r7, #12]
 80167e6:	69fb      	ldr	r3, [r7, #28]
 80167e8:	441a      	add	r2, r3
 80167ea:	683b      	ldr	r3, [r7, #0]
 80167ec:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80167ee:	693b      	ldr	r3, [r7, #16]
 80167f0:	2b00      	cmp	r3, #0
 80167f2:	d101      	bne.n	80167f8 <create_name+0xf4>
 80167f4:	2306      	movs	r3, #6
 80167f6:	e010      	b.n	801681a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80167f8:	68bb      	ldr	r3, [r7, #8]
 80167fa:	781b      	ldrb	r3, [r3, #0]
 80167fc:	2be5      	cmp	r3, #229	; 0xe5
 80167fe:	d102      	bne.n	8016806 <create_name+0x102>
 8016800:	68bb      	ldr	r3, [r7, #8]
 8016802:	2205      	movs	r2, #5
 8016804:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8016806:	7efb      	ldrb	r3, [r7, #27]
 8016808:	2b20      	cmp	r3, #32
 801680a:	d801      	bhi.n	8016810 <create_name+0x10c>
 801680c:	2204      	movs	r2, #4
 801680e:	e000      	b.n	8016812 <create_name+0x10e>
 8016810:	2200      	movs	r2, #0
 8016812:	68bb      	ldr	r3, [r7, #8]
 8016814:	330b      	adds	r3, #11
 8016816:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8016818:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 801681a:	4618      	mov	r0, r3
 801681c:	3720      	adds	r7, #32
 801681e:	46bd      	mov	sp, r7
 8016820:	bd80      	pop	{r7, pc}
 8016822:	bf00      	nop
 8016824:	0801c2a0 	.word	0x0801c2a0
 8016828:	0801c190 	.word	0x0801c190

0801682c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801682c:	b580      	push	{r7, lr}
 801682e:	b086      	sub	sp, #24
 8016830:	af00      	add	r7, sp, #0
 8016832:	6078      	str	r0, [r7, #4]
 8016834:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801683a:	693b      	ldr	r3, [r7, #16]
 801683c:	681b      	ldr	r3, [r3, #0]
 801683e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8016840:	e002      	b.n	8016848 <follow_path+0x1c>
 8016842:	683b      	ldr	r3, [r7, #0]
 8016844:	3301      	adds	r3, #1
 8016846:	603b      	str	r3, [r7, #0]
 8016848:	683b      	ldr	r3, [r7, #0]
 801684a:	781b      	ldrb	r3, [r3, #0]
 801684c:	2b2f      	cmp	r3, #47	; 0x2f
 801684e:	d0f8      	beq.n	8016842 <follow_path+0x16>
 8016850:	683b      	ldr	r3, [r7, #0]
 8016852:	781b      	ldrb	r3, [r3, #0]
 8016854:	2b5c      	cmp	r3, #92	; 0x5c
 8016856:	d0f4      	beq.n	8016842 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8016858:	693b      	ldr	r3, [r7, #16]
 801685a:	2200      	movs	r2, #0
 801685c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801685e:	683b      	ldr	r3, [r7, #0]
 8016860:	781b      	ldrb	r3, [r3, #0]
 8016862:	2b1f      	cmp	r3, #31
 8016864:	d80a      	bhi.n	801687c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8016866:	687b      	ldr	r3, [r7, #4]
 8016868:	2280      	movs	r2, #128	; 0x80
 801686a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801686e:	2100      	movs	r1, #0
 8016870:	6878      	ldr	r0, [r7, #4]
 8016872:	f7ff fcf9 	bl	8016268 <dir_sdi>
 8016876:	4603      	mov	r3, r0
 8016878:	75fb      	strb	r3, [r7, #23]
 801687a:	e043      	b.n	8016904 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801687c:	463b      	mov	r3, r7
 801687e:	4619      	mov	r1, r3
 8016880:	6878      	ldr	r0, [r7, #4]
 8016882:	f7ff ff3f 	bl	8016704 <create_name>
 8016886:	4603      	mov	r3, r0
 8016888:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801688a:	7dfb      	ldrb	r3, [r7, #23]
 801688c:	2b00      	cmp	r3, #0
 801688e:	d134      	bne.n	80168fa <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8016890:	6878      	ldr	r0, [r7, #4]
 8016892:	f7ff feaf 	bl	80165f4 <dir_find>
 8016896:	4603      	mov	r3, r0
 8016898:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801689a:	687b      	ldr	r3, [r7, #4]
 801689c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80168a0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80168a2:	7dfb      	ldrb	r3, [r7, #23]
 80168a4:	2b00      	cmp	r3, #0
 80168a6:	d00a      	beq.n	80168be <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80168a8:	7dfb      	ldrb	r3, [r7, #23]
 80168aa:	2b04      	cmp	r3, #4
 80168ac:	d127      	bne.n	80168fe <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80168ae:	7afb      	ldrb	r3, [r7, #11]
 80168b0:	f003 0304 	and.w	r3, r3, #4
 80168b4:	2b00      	cmp	r3, #0
 80168b6:	d122      	bne.n	80168fe <follow_path+0xd2>
 80168b8:	2305      	movs	r3, #5
 80168ba:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80168bc:	e01f      	b.n	80168fe <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80168be:	7afb      	ldrb	r3, [r7, #11]
 80168c0:	f003 0304 	and.w	r3, r3, #4
 80168c4:	2b00      	cmp	r3, #0
 80168c6:	d11c      	bne.n	8016902 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80168c8:	693b      	ldr	r3, [r7, #16]
 80168ca:	799b      	ldrb	r3, [r3, #6]
 80168cc:	f003 0310 	and.w	r3, r3, #16
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d102      	bne.n	80168da <follow_path+0xae>
				res = FR_NO_PATH; break;
 80168d4:	2305      	movs	r3, #5
 80168d6:	75fb      	strb	r3, [r7, #23]
 80168d8:	e014      	b.n	8016904 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80168da:	68fb      	ldr	r3, [r7, #12]
 80168dc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	695b      	ldr	r3, [r3, #20]
 80168e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80168e8:	4413      	add	r3, r2
 80168ea:	4619      	mov	r1, r3
 80168ec:	68f8      	ldr	r0, [r7, #12]
 80168ee:	f7ff fe42 	bl	8016576 <ld_clust>
 80168f2:	4602      	mov	r2, r0
 80168f4:	693b      	ldr	r3, [r7, #16]
 80168f6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80168f8:	e7c0      	b.n	801687c <follow_path+0x50>
			if (res != FR_OK) break;
 80168fa:	bf00      	nop
 80168fc:	e002      	b.n	8016904 <follow_path+0xd8>
				break;
 80168fe:	bf00      	nop
 8016900:	e000      	b.n	8016904 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8016902:	bf00      	nop
			}
		}
	}

	return res;
 8016904:	7dfb      	ldrb	r3, [r7, #23]
}
 8016906:	4618      	mov	r0, r3
 8016908:	3718      	adds	r7, #24
 801690a:	46bd      	mov	sp, r7
 801690c:	bd80      	pop	{r7, pc}

0801690e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801690e:	b480      	push	{r7}
 8016910:	b087      	sub	sp, #28
 8016912:	af00      	add	r7, sp, #0
 8016914:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8016916:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801691a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	681b      	ldr	r3, [r3, #0]
 8016920:	2b00      	cmp	r3, #0
 8016922:	d031      	beq.n	8016988 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	681b      	ldr	r3, [r3, #0]
 8016928:	617b      	str	r3, [r7, #20]
 801692a:	e002      	b.n	8016932 <get_ldnumber+0x24>
 801692c:	697b      	ldr	r3, [r7, #20]
 801692e:	3301      	adds	r3, #1
 8016930:	617b      	str	r3, [r7, #20]
 8016932:	697b      	ldr	r3, [r7, #20]
 8016934:	781b      	ldrb	r3, [r3, #0]
 8016936:	2b20      	cmp	r3, #32
 8016938:	d903      	bls.n	8016942 <get_ldnumber+0x34>
 801693a:	697b      	ldr	r3, [r7, #20]
 801693c:	781b      	ldrb	r3, [r3, #0]
 801693e:	2b3a      	cmp	r3, #58	; 0x3a
 8016940:	d1f4      	bne.n	801692c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8016942:	697b      	ldr	r3, [r7, #20]
 8016944:	781b      	ldrb	r3, [r3, #0]
 8016946:	2b3a      	cmp	r3, #58	; 0x3a
 8016948:	d11c      	bne.n	8016984 <get_ldnumber+0x76>
			tp = *path;
 801694a:	687b      	ldr	r3, [r7, #4]
 801694c:	681b      	ldr	r3, [r3, #0]
 801694e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8016950:	68fb      	ldr	r3, [r7, #12]
 8016952:	1c5a      	adds	r2, r3, #1
 8016954:	60fa      	str	r2, [r7, #12]
 8016956:	781b      	ldrb	r3, [r3, #0]
 8016958:	3b30      	subs	r3, #48	; 0x30
 801695a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801695c:	68bb      	ldr	r3, [r7, #8]
 801695e:	2b09      	cmp	r3, #9
 8016960:	d80e      	bhi.n	8016980 <get_ldnumber+0x72>
 8016962:	68fa      	ldr	r2, [r7, #12]
 8016964:	697b      	ldr	r3, [r7, #20]
 8016966:	429a      	cmp	r2, r3
 8016968:	d10a      	bne.n	8016980 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801696a:	68bb      	ldr	r3, [r7, #8]
 801696c:	2b00      	cmp	r3, #0
 801696e:	d107      	bne.n	8016980 <get_ldnumber+0x72>
					vol = (int)i;
 8016970:	68bb      	ldr	r3, [r7, #8]
 8016972:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8016974:	697b      	ldr	r3, [r7, #20]
 8016976:	3301      	adds	r3, #1
 8016978:	617b      	str	r3, [r7, #20]
 801697a:	687b      	ldr	r3, [r7, #4]
 801697c:	697a      	ldr	r2, [r7, #20]
 801697e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8016980:	693b      	ldr	r3, [r7, #16]
 8016982:	e002      	b.n	801698a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8016984:	2300      	movs	r3, #0
 8016986:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8016988:	693b      	ldr	r3, [r7, #16]
}
 801698a:	4618      	mov	r0, r3
 801698c:	371c      	adds	r7, #28
 801698e:	46bd      	mov	sp, r7
 8016990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016994:	4770      	bx	lr
	...

08016998 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8016998:	b580      	push	{r7, lr}
 801699a:	b082      	sub	sp, #8
 801699c:	af00      	add	r7, sp, #0
 801699e:	6078      	str	r0, [r7, #4]
 80169a0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80169a2:	687b      	ldr	r3, [r7, #4]
 80169a4:	2200      	movs	r2, #0
 80169a6:	70da      	strb	r2, [r3, #3]
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80169ae:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80169b0:	6839      	ldr	r1, [r7, #0]
 80169b2:	6878      	ldr	r0, [r7, #4]
 80169b4:	f7ff f8d8 	bl	8015b68 <move_window>
 80169b8:	4603      	mov	r3, r0
 80169ba:	2b00      	cmp	r3, #0
 80169bc:	d001      	beq.n	80169c2 <check_fs+0x2a>
 80169be:	2304      	movs	r3, #4
 80169c0:	e038      	b.n	8016a34 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80169c2:	687b      	ldr	r3, [r7, #4]
 80169c4:	3330      	adds	r3, #48	; 0x30
 80169c6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80169ca:	4618      	mov	r0, r3
 80169cc:	f7fe fe1c 	bl	8015608 <ld_word>
 80169d0:	4603      	mov	r3, r0
 80169d2:	461a      	mov	r2, r3
 80169d4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80169d8:	429a      	cmp	r2, r3
 80169da:	d001      	beq.n	80169e0 <check_fs+0x48>
 80169dc:	2303      	movs	r3, #3
 80169de:	e029      	b.n	8016a34 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80169e6:	2be9      	cmp	r3, #233	; 0xe9
 80169e8:	d009      	beq.n	80169fe <check_fs+0x66>
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80169f0:	2beb      	cmp	r3, #235	; 0xeb
 80169f2:	d11e      	bne.n	8016a32 <check_fs+0x9a>
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80169fa:	2b90      	cmp	r3, #144	; 0x90
 80169fc:	d119      	bne.n	8016a32 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80169fe:	687b      	ldr	r3, [r7, #4]
 8016a00:	3330      	adds	r3, #48	; 0x30
 8016a02:	3336      	adds	r3, #54	; 0x36
 8016a04:	4618      	mov	r0, r3
 8016a06:	f7fe fe17 	bl	8015638 <ld_dword>
 8016a0a:	4603      	mov	r3, r0
 8016a0c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8016a10:	4a0a      	ldr	r2, [pc, #40]	; (8016a3c <check_fs+0xa4>)
 8016a12:	4293      	cmp	r3, r2
 8016a14:	d101      	bne.n	8016a1a <check_fs+0x82>
 8016a16:	2300      	movs	r3, #0
 8016a18:	e00c      	b.n	8016a34 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8016a1a:	687b      	ldr	r3, [r7, #4]
 8016a1c:	3330      	adds	r3, #48	; 0x30
 8016a1e:	3352      	adds	r3, #82	; 0x52
 8016a20:	4618      	mov	r0, r3
 8016a22:	f7fe fe09 	bl	8015638 <ld_dword>
 8016a26:	4603      	mov	r3, r0
 8016a28:	4a05      	ldr	r2, [pc, #20]	; (8016a40 <check_fs+0xa8>)
 8016a2a:	4293      	cmp	r3, r2
 8016a2c:	d101      	bne.n	8016a32 <check_fs+0x9a>
 8016a2e:	2300      	movs	r3, #0
 8016a30:	e000      	b.n	8016a34 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8016a32:	2302      	movs	r3, #2
}
 8016a34:	4618      	mov	r0, r3
 8016a36:	3708      	adds	r7, #8
 8016a38:	46bd      	mov	sp, r7
 8016a3a:	bd80      	pop	{r7, pc}
 8016a3c:	00544146 	.word	0x00544146
 8016a40:	33544146 	.word	0x33544146

08016a44 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8016a44:	b580      	push	{r7, lr}
 8016a46:	b096      	sub	sp, #88	; 0x58
 8016a48:	af00      	add	r7, sp, #0
 8016a4a:	60f8      	str	r0, [r7, #12]
 8016a4c:	60b9      	str	r1, [r7, #8]
 8016a4e:	4613      	mov	r3, r2
 8016a50:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8016a52:	68bb      	ldr	r3, [r7, #8]
 8016a54:	2200      	movs	r2, #0
 8016a56:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8016a58:	68f8      	ldr	r0, [r7, #12]
 8016a5a:	f7ff ff58 	bl	801690e <get_ldnumber>
 8016a5e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8016a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016a62:	2b00      	cmp	r3, #0
 8016a64:	da01      	bge.n	8016a6a <find_volume+0x26>
 8016a66:	230b      	movs	r3, #11
 8016a68:	e22d      	b.n	8016ec6 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8016a6a:	4aa1      	ldr	r2, [pc, #644]	; (8016cf0 <find_volume+0x2ac>)
 8016a6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016a72:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8016a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	d101      	bne.n	8016a7e <find_volume+0x3a>
 8016a7a:	230c      	movs	r3, #12
 8016a7c:	e223      	b.n	8016ec6 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8016a7e:	68bb      	ldr	r3, [r7, #8]
 8016a80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8016a82:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8016a84:	79fb      	ldrb	r3, [r7, #7]
 8016a86:	f023 0301 	bic.w	r3, r3, #1
 8016a8a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8016a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016a8e:	781b      	ldrb	r3, [r3, #0]
 8016a90:	2b00      	cmp	r3, #0
 8016a92:	d01a      	beq.n	8016aca <find_volume+0x86>
		stat = disk_status(fs->drv);
 8016a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016a96:	785b      	ldrb	r3, [r3, #1]
 8016a98:	4618      	mov	r0, r3
 8016a9a:	f7fe fd17 	bl	80154cc <disk_status>
 8016a9e:	4603      	mov	r3, r0
 8016aa0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8016aa4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8016aa8:	f003 0301 	and.w	r3, r3, #1
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	d10c      	bne.n	8016aca <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8016ab0:	79fb      	ldrb	r3, [r7, #7]
 8016ab2:	2b00      	cmp	r3, #0
 8016ab4:	d007      	beq.n	8016ac6 <find_volume+0x82>
 8016ab6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8016aba:	f003 0304 	and.w	r3, r3, #4
 8016abe:	2b00      	cmp	r3, #0
 8016ac0:	d001      	beq.n	8016ac6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8016ac2:	230a      	movs	r3, #10
 8016ac4:	e1ff      	b.n	8016ec6 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8016ac6:	2300      	movs	r3, #0
 8016ac8:	e1fd      	b.n	8016ec6 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8016aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016acc:	2200      	movs	r2, #0
 8016ace:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8016ad0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016ad2:	b2da      	uxtb	r2, r3
 8016ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016ad6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8016ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016ada:	785b      	ldrb	r3, [r3, #1]
 8016adc:	4618      	mov	r0, r3
 8016ade:	f7fe fd0f 	bl	8015500 <disk_initialize>
 8016ae2:	4603      	mov	r3, r0
 8016ae4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8016ae8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8016aec:	f003 0301 	and.w	r3, r3, #1
 8016af0:	2b00      	cmp	r3, #0
 8016af2:	d001      	beq.n	8016af8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8016af4:	2303      	movs	r3, #3
 8016af6:	e1e6      	b.n	8016ec6 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8016af8:	79fb      	ldrb	r3, [r7, #7]
 8016afa:	2b00      	cmp	r3, #0
 8016afc:	d007      	beq.n	8016b0e <find_volume+0xca>
 8016afe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8016b02:	f003 0304 	and.w	r3, r3, #4
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	d001      	beq.n	8016b0e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8016b0a:	230a      	movs	r3, #10
 8016b0c:	e1db      	b.n	8016ec6 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8016b0e:	2300      	movs	r3, #0
 8016b10:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8016b12:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016b14:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016b16:	f7ff ff3f 	bl	8016998 <check_fs>
 8016b1a:	4603      	mov	r3, r0
 8016b1c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8016b20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016b24:	2b02      	cmp	r3, #2
 8016b26:	d149      	bne.n	8016bbc <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016b28:	2300      	movs	r3, #0
 8016b2a:	643b      	str	r3, [r7, #64]	; 0x40
 8016b2c:	e01e      	b.n	8016b6c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8016b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b30:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8016b34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016b36:	011b      	lsls	r3, r3, #4
 8016b38:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8016b3c:	4413      	add	r3, r2
 8016b3e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8016b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016b42:	3304      	adds	r3, #4
 8016b44:	781b      	ldrb	r3, [r3, #0]
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	d006      	beq.n	8016b58 <find_volume+0x114>
 8016b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016b4c:	3308      	adds	r3, #8
 8016b4e:	4618      	mov	r0, r3
 8016b50:	f7fe fd72 	bl	8015638 <ld_dword>
 8016b54:	4602      	mov	r2, r0
 8016b56:	e000      	b.n	8016b5a <find_volume+0x116>
 8016b58:	2200      	movs	r2, #0
 8016b5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016b5c:	009b      	lsls	r3, r3, #2
 8016b5e:	3358      	adds	r3, #88	; 0x58
 8016b60:	443b      	add	r3, r7
 8016b62:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016b66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016b68:	3301      	adds	r3, #1
 8016b6a:	643b      	str	r3, [r7, #64]	; 0x40
 8016b6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016b6e:	2b03      	cmp	r3, #3
 8016b70:	d9dd      	bls.n	8016b2e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8016b72:	2300      	movs	r3, #0
 8016b74:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8016b76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016b78:	2b00      	cmp	r3, #0
 8016b7a:	d002      	beq.n	8016b82 <find_volume+0x13e>
 8016b7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016b7e:	3b01      	subs	r3, #1
 8016b80:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8016b82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016b84:	009b      	lsls	r3, r3, #2
 8016b86:	3358      	adds	r3, #88	; 0x58
 8016b88:	443b      	add	r3, r7
 8016b8a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8016b8e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8016b90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016b92:	2b00      	cmp	r3, #0
 8016b94:	d005      	beq.n	8016ba2 <find_volume+0x15e>
 8016b96:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016b98:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016b9a:	f7ff fefd 	bl	8016998 <check_fs>
 8016b9e:	4603      	mov	r3, r0
 8016ba0:	e000      	b.n	8016ba4 <find_volume+0x160>
 8016ba2:	2303      	movs	r3, #3
 8016ba4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8016ba8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016bac:	2b01      	cmp	r3, #1
 8016bae:	d905      	bls.n	8016bbc <find_volume+0x178>
 8016bb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016bb2:	3301      	adds	r3, #1
 8016bb4:	643b      	str	r3, [r7, #64]	; 0x40
 8016bb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016bb8:	2b03      	cmp	r3, #3
 8016bba:	d9e2      	bls.n	8016b82 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8016bbc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016bc0:	2b04      	cmp	r3, #4
 8016bc2:	d101      	bne.n	8016bc8 <find_volume+0x184>
 8016bc4:	2301      	movs	r3, #1
 8016bc6:	e17e      	b.n	8016ec6 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8016bc8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016bcc:	2b01      	cmp	r3, #1
 8016bce:	d901      	bls.n	8016bd4 <find_volume+0x190>
 8016bd0:	230d      	movs	r3, #13
 8016bd2:	e178      	b.n	8016ec6 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8016bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016bd6:	3330      	adds	r3, #48	; 0x30
 8016bd8:	330b      	adds	r3, #11
 8016bda:	4618      	mov	r0, r3
 8016bdc:	f7fe fd14 	bl	8015608 <ld_word>
 8016be0:	4603      	mov	r3, r0
 8016be2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016be6:	d001      	beq.n	8016bec <find_volume+0x1a8>
 8016be8:	230d      	movs	r3, #13
 8016bea:	e16c      	b.n	8016ec6 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8016bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016bee:	3330      	adds	r3, #48	; 0x30
 8016bf0:	3316      	adds	r3, #22
 8016bf2:	4618      	mov	r0, r3
 8016bf4:	f7fe fd08 	bl	8015608 <ld_word>
 8016bf8:	4603      	mov	r3, r0
 8016bfa:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8016bfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016bfe:	2b00      	cmp	r3, #0
 8016c00:	d106      	bne.n	8016c10 <find_volume+0x1cc>
 8016c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c04:	3330      	adds	r3, #48	; 0x30
 8016c06:	3324      	adds	r3, #36	; 0x24
 8016c08:	4618      	mov	r0, r3
 8016c0a:	f7fe fd15 	bl	8015638 <ld_dword>
 8016c0e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8016c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c12:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016c14:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8016c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c18:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8016c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c1e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8016c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c22:	789b      	ldrb	r3, [r3, #2]
 8016c24:	2b01      	cmp	r3, #1
 8016c26:	d005      	beq.n	8016c34 <find_volume+0x1f0>
 8016c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c2a:	789b      	ldrb	r3, [r3, #2]
 8016c2c:	2b02      	cmp	r3, #2
 8016c2e:	d001      	beq.n	8016c34 <find_volume+0x1f0>
 8016c30:	230d      	movs	r3, #13
 8016c32:	e148      	b.n	8016ec6 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8016c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c36:	789b      	ldrb	r3, [r3, #2]
 8016c38:	461a      	mov	r2, r3
 8016c3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016c3c:	fb02 f303 	mul.w	r3, r2, r3
 8016c40:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8016c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8016c48:	b29a      	uxth	r2, r3
 8016c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c4c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8016c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c50:	895b      	ldrh	r3, [r3, #10]
 8016c52:	2b00      	cmp	r3, #0
 8016c54:	d008      	beq.n	8016c68 <find_volume+0x224>
 8016c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c58:	895b      	ldrh	r3, [r3, #10]
 8016c5a:	461a      	mov	r2, r3
 8016c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c5e:	895b      	ldrh	r3, [r3, #10]
 8016c60:	3b01      	subs	r3, #1
 8016c62:	4013      	ands	r3, r2
 8016c64:	2b00      	cmp	r3, #0
 8016c66:	d001      	beq.n	8016c6c <find_volume+0x228>
 8016c68:	230d      	movs	r3, #13
 8016c6a:	e12c      	b.n	8016ec6 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8016c6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c6e:	3330      	adds	r3, #48	; 0x30
 8016c70:	3311      	adds	r3, #17
 8016c72:	4618      	mov	r0, r3
 8016c74:	f7fe fcc8 	bl	8015608 <ld_word>
 8016c78:	4603      	mov	r3, r0
 8016c7a:	461a      	mov	r2, r3
 8016c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c7e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8016c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c82:	891b      	ldrh	r3, [r3, #8]
 8016c84:	f003 030f 	and.w	r3, r3, #15
 8016c88:	b29b      	uxth	r3, r3
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	d001      	beq.n	8016c92 <find_volume+0x24e>
 8016c8e:	230d      	movs	r3, #13
 8016c90:	e119      	b.n	8016ec6 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8016c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016c94:	3330      	adds	r3, #48	; 0x30
 8016c96:	3313      	adds	r3, #19
 8016c98:	4618      	mov	r0, r3
 8016c9a:	f7fe fcb5 	bl	8015608 <ld_word>
 8016c9e:	4603      	mov	r3, r0
 8016ca0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8016ca2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016ca4:	2b00      	cmp	r3, #0
 8016ca6:	d106      	bne.n	8016cb6 <find_volume+0x272>
 8016ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016caa:	3330      	adds	r3, #48	; 0x30
 8016cac:	3320      	adds	r3, #32
 8016cae:	4618      	mov	r0, r3
 8016cb0:	f7fe fcc2 	bl	8015638 <ld_dword>
 8016cb4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8016cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016cb8:	3330      	adds	r3, #48	; 0x30
 8016cba:	330e      	adds	r3, #14
 8016cbc:	4618      	mov	r0, r3
 8016cbe:	f7fe fca3 	bl	8015608 <ld_word>
 8016cc2:	4603      	mov	r3, r0
 8016cc4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8016cc6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8016cc8:	2b00      	cmp	r3, #0
 8016cca:	d101      	bne.n	8016cd0 <find_volume+0x28c>
 8016ccc:	230d      	movs	r3, #13
 8016cce:	e0fa      	b.n	8016ec6 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8016cd0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8016cd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016cd4:	4413      	add	r3, r2
 8016cd6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8016cd8:	8912      	ldrh	r2, [r2, #8]
 8016cda:	0912      	lsrs	r2, r2, #4
 8016cdc:	b292      	uxth	r2, r2
 8016cde:	4413      	add	r3, r2
 8016ce0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8016ce2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8016ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ce6:	429a      	cmp	r2, r3
 8016ce8:	d204      	bcs.n	8016cf4 <find_volume+0x2b0>
 8016cea:	230d      	movs	r3, #13
 8016cec:	e0eb      	b.n	8016ec6 <find_volume+0x482>
 8016cee:	bf00      	nop
 8016cf0:	200013fc 	.word	0x200013fc
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8016cf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8016cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016cf8:	1ad3      	subs	r3, r2, r3
 8016cfa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8016cfc:	8952      	ldrh	r2, [r2, #10]
 8016cfe:	fbb3 f3f2 	udiv	r3, r3, r2
 8016d02:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8016d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d06:	2b00      	cmp	r3, #0
 8016d08:	d101      	bne.n	8016d0e <find_volume+0x2ca>
 8016d0a:	230d      	movs	r3, #13
 8016d0c:	e0db      	b.n	8016ec6 <find_volume+0x482>
		fmt = FS_FAT32;
 8016d0e:	2303      	movs	r3, #3
 8016d10:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8016d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d16:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8016d1a:	4293      	cmp	r3, r2
 8016d1c:	d802      	bhi.n	8016d24 <find_volume+0x2e0>
 8016d1e:	2302      	movs	r3, #2
 8016d20:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8016d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d26:	f640 72f5 	movw	r2, #4085	; 0xff5
 8016d2a:	4293      	cmp	r3, r2
 8016d2c:	d802      	bhi.n	8016d34 <find_volume+0x2f0>
 8016d2e:	2301      	movs	r3, #1
 8016d30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8016d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d36:	1c9a      	adds	r2, r3, #2
 8016d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d3a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8016d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d3e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8016d40:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8016d42:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8016d44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016d46:	441a      	add	r2, r3
 8016d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d4a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8016d4c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8016d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d50:	441a      	add	r2, r3
 8016d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d54:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8016d56:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016d5a:	2b03      	cmp	r3, #3
 8016d5c:	d11e      	bne.n	8016d9c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8016d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d60:	3330      	adds	r3, #48	; 0x30
 8016d62:	332a      	adds	r3, #42	; 0x2a
 8016d64:	4618      	mov	r0, r3
 8016d66:	f7fe fc4f 	bl	8015608 <ld_word>
 8016d6a:	4603      	mov	r3, r0
 8016d6c:	2b00      	cmp	r3, #0
 8016d6e:	d001      	beq.n	8016d74 <find_volume+0x330>
 8016d70:	230d      	movs	r3, #13
 8016d72:	e0a8      	b.n	8016ec6 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8016d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d76:	891b      	ldrh	r3, [r3, #8]
 8016d78:	2b00      	cmp	r3, #0
 8016d7a:	d001      	beq.n	8016d80 <find_volume+0x33c>
 8016d7c:	230d      	movs	r3, #13
 8016d7e:	e0a2      	b.n	8016ec6 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8016d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d82:	3330      	adds	r3, #48	; 0x30
 8016d84:	332c      	adds	r3, #44	; 0x2c
 8016d86:	4618      	mov	r0, r3
 8016d88:	f7fe fc56 	bl	8015638 <ld_dword>
 8016d8c:	4602      	mov	r2, r0
 8016d8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d90:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8016d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d94:	695b      	ldr	r3, [r3, #20]
 8016d96:	009b      	lsls	r3, r3, #2
 8016d98:	647b      	str	r3, [r7, #68]	; 0x44
 8016d9a:	e01f      	b.n	8016ddc <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8016d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d9e:	891b      	ldrh	r3, [r3, #8]
 8016da0:	2b00      	cmp	r3, #0
 8016da2:	d101      	bne.n	8016da8 <find_volume+0x364>
 8016da4:	230d      	movs	r3, #13
 8016da6:	e08e      	b.n	8016ec6 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8016da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016daa:	6a1a      	ldr	r2, [r3, #32]
 8016dac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016dae:	441a      	add	r2, r3
 8016db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016db2:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8016db4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016db8:	2b02      	cmp	r3, #2
 8016dba:	d103      	bne.n	8016dc4 <find_volume+0x380>
 8016dbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016dbe:	695b      	ldr	r3, [r3, #20]
 8016dc0:	005b      	lsls	r3, r3, #1
 8016dc2:	e00a      	b.n	8016dda <find_volume+0x396>
 8016dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016dc6:	695a      	ldr	r2, [r3, #20]
 8016dc8:	4613      	mov	r3, r2
 8016dca:	005b      	lsls	r3, r3, #1
 8016dcc:	4413      	add	r3, r2
 8016dce:	085a      	lsrs	r2, r3, #1
 8016dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016dd2:	695b      	ldr	r3, [r3, #20]
 8016dd4:	f003 0301 	and.w	r3, r3, #1
 8016dd8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8016dda:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8016ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016dde:	699a      	ldr	r2, [r3, #24]
 8016de0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016de2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8016de6:	0a5b      	lsrs	r3, r3, #9
 8016de8:	429a      	cmp	r2, r3
 8016dea:	d201      	bcs.n	8016df0 <find_volume+0x3ac>
 8016dec:	230d      	movs	r3, #13
 8016dee:	e06a      	b.n	8016ec6 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8016df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016df2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016df6:	611a      	str	r2, [r3, #16]
 8016df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016dfa:	691a      	ldr	r2, [r3, #16]
 8016dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016dfe:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8016e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016e02:	2280      	movs	r2, #128	; 0x80
 8016e04:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8016e06:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8016e0a:	2b03      	cmp	r3, #3
 8016e0c:	d149      	bne.n	8016ea2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8016e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016e10:	3330      	adds	r3, #48	; 0x30
 8016e12:	3330      	adds	r3, #48	; 0x30
 8016e14:	4618      	mov	r0, r3
 8016e16:	f7fe fbf7 	bl	8015608 <ld_word>
 8016e1a:	4603      	mov	r3, r0
 8016e1c:	2b01      	cmp	r3, #1
 8016e1e:	d140      	bne.n	8016ea2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8016e20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016e22:	3301      	adds	r3, #1
 8016e24:	4619      	mov	r1, r3
 8016e26:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016e28:	f7fe fe9e 	bl	8015b68 <move_window>
 8016e2c:	4603      	mov	r3, r0
 8016e2e:	2b00      	cmp	r3, #0
 8016e30:	d137      	bne.n	8016ea2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8016e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016e34:	2200      	movs	r2, #0
 8016e36:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8016e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016e3a:	3330      	adds	r3, #48	; 0x30
 8016e3c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8016e40:	4618      	mov	r0, r3
 8016e42:	f7fe fbe1 	bl	8015608 <ld_word>
 8016e46:	4603      	mov	r3, r0
 8016e48:	461a      	mov	r2, r3
 8016e4a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8016e4e:	429a      	cmp	r2, r3
 8016e50:	d127      	bne.n	8016ea2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8016e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016e54:	3330      	adds	r3, #48	; 0x30
 8016e56:	4618      	mov	r0, r3
 8016e58:	f7fe fbee 	bl	8015638 <ld_dword>
 8016e5c:	4603      	mov	r3, r0
 8016e5e:	4a1c      	ldr	r2, [pc, #112]	; (8016ed0 <find_volume+0x48c>)
 8016e60:	4293      	cmp	r3, r2
 8016e62:	d11e      	bne.n	8016ea2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8016e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016e66:	3330      	adds	r3, #48	; 0x30
 8016e68:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8016e6c:	4618      	mov	r0, r3
 8016e6e:	f7fe fbe3 	bl	8015638 <ld_dword>
 8016e72:	4603      	mov	r3, r0
 8016e74:	4a17      	ldr	r2, [pc, #92]	; (8016ed4 <find_volume+0x490>)
 8016e76:	4293      	cmp	r3, r2
 8016e78:	d113      	bne.n	8016ea2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8016e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016e7c:	3330      	adds	r3, #48	; 0x30
 8016e7e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8016e82:	4618      	mov	r0, r3
 8016e84:	f7fe fbd8 	bl	8015638 <ld_dword>
 8016e88:	4602      	mov	r2, r0
 8016e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016e8c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8016e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016e90:	3330      	adds	r3, #48	; 0x30
 8016e92:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8016e96:	4618      	mov	r0, r3
 8016e98:	f7fe fbce 	bl	8015638 <ld_dword>
 8016e9c:	4602      	mov	r2, r0
 8016e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016ea0:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8016ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016ea4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8016ea8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8016eaa:	4b0b      	ldr	r3, [pc, #44]	; (8016ed8 <find_volume+0x494>)
 8016eac:	881b      	ldrh	r3, [r3, #0]
 8016eae:	3301      	adds	r3, #1
 8016eb0:	b29a      	uxth	r2, r3
 8016eb2:	4b09      	ldr	r3, [pc, #36]	; (8016ed8 <find_volume+0x494>)
 8016eb4:	801a      	strh	r2, [r3, #0]
 8016eb6:	4b08      	ldr	r3, [pc, #32]	; (8016ed8 <find_volume+0x494>)
 8016eb8:	881a      	ldrh	r2, [r3, #0]
 8016eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016ebc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8016ebe:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016ec0:	f7fe fdea 	bl	8015a98 <clear_lock>
#endif
	return FR_OK;
 8016ec4:	2300      	movs	r3, #0
}
 8016ec6:	4618      	mov	r0, r3
 8016ec8:	3758      	adds	r7, #88	; 0x58
 8016eca:	46bd      	mov	sp, r7
 8016ecc:	bd80      	pop	{r7, pc}
 8016ece:	bf00      	nop
 8016ed0:	41615252 	.word	0x41615252
 8016ed4:	61417272 	.word	0x61417272
 8016ed8:	20001400 	.word	0x20001400

08016edc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8016edc:	b580      	push	{r7, lr}
 8016ede:	b084      	sub	sp, #16
 8016ee0:	af00      	add	r7, sp, #0
 8016ee2:	6078      	str	r0, [r7, #4]
 8016ee4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8016ee6:	2309      	movs	r3, #9
 8016ee8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8016eea:	687b      	ldr	r3, [r7, #4]
 8016eec:	2b00      	cmp	r3, #0
 8016eee:	d01c      	beq.n	8016f2a <validate+0x4e>
 8016ef0:	687b      	ldr	r3, [r7, #4]
 8016ef2:	681b      	ldr	r3, [r3, #0]
 8016ef4:	2b00      	cmp	r3, #0
 8016ef6:	d018      	beq.n	8016f2a <validate+0x4e>
 8016ef8:	687b      	ldr	r3, [r7, #4]
 8016efa:	681b      	ldr	r3, [r3, #0]
 8016efc:	781b      	ldrb	r3, [r3, #0]
 8016efe:	2b00      	cmp	r3, #0
 8016f00:	d013      	beq.n	8016f2a <validate+0x4e>
 8016f02:	687b      	ldr	r3, [r7, #4]
 8016f04:	889a      	ldrh	r2, [r3, #4]
 8016f06:	687b      	ldr	r3, [r7, #4]
 8016f08:	681b      	ldr	r3, [r3, #0]
 8016f0a:	88db      	ldrh	r3, [r3, #6]
 8016f0c:	429a      	cmp	r2, r3
 8016f0e:	d10c      	bne.n	8016f2a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8016f10:	687b      	ldr	r3, [r7, #4]
 8016f12:	681b      	ldr	r3, [r3, #0]
 8016f14:	785b      	ldrb	r3, [r3, #1]
 8016f16:	4618      	mov	r0, r3
 8016f18:	f7fe fad8 	bl	80154cc <disk_status>
 8016f1c:	4603      	mov	r3, r0
 8016f1e:	f003 0301 	and.w	r3, r3, #1
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d101      	bne.n	8016f2a <validate+0x4e>
			res = FR_OK;
 8016f26:	2300      	movs	r3, #0
 8016f28:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8016f2a:	7bfb      	ldrb	r3, [r7, #15]
 8016f2c:	2b00      	cmp	r3, #0
 8016f2e:	d102      	bne.n	8016f36 <validate+0x5a>
 8016f30:	687b      	ldr	r3, [r7, #4]
 8016f32:	681b      	ldr	r3, [r3, #0]
 8016f34:	e000      	b.n	8016f38 <validate+0x5c>
 8016f36:	2300      	movs	r3, #0
 8016f38:	683a      	ldr	r2, [r7, #0]
 8016f3a:	6013      	str	r3, [r2, #0]
	return res;
 8016f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8016f3e:	4618      	mov	r0, r3
 8016f40:	3710      	adds	r7, #16
 8016f42:	46bd      	mov	sp, r7
 8016f44:	bd80      	pop	{r7, pc}
	...

08016f48 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8016f48:	b580      	push	{r7, lr}
 8016f4a:	b088      	sub	sp, #32
 8016f4c:	af00      	add	r7, sp, #0
 8016f4e:	60f8      	str	r0, [r7, #12]
 8016f50:	60b9      	str	r1, [r7, #8]
 8016f52:	4613      	mov	r3, r2
 8016f54:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8016f56:	68bb      	ldr	r3, [r7, #8]
 8016f58:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8016f5a:	f107 0310 	add.w	r3, r7, #16
 8016f5e:	4618      	mov	r0, r3
 8016f60:	f7ff fcd5 	bl	801690e <get_ldnumber>
 8016f64:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8016f66:	69fb      	ldr	r3, [r7, #28]
 8016f68:	2b00      	cmp	r3, #0
 8016f6a:	da01      	bge.n	8016f70 <f_mount+0x28>
 8016f6c:	230b      	movs	r3, #11
 8016f6e:	e02b      	b.n	8016fc8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8016f70:	4a17      	ldr	r2, [pc, #92]	; (8016fd0 <f_mount+0x88>)
 8016f72:	69fb      	ldr	r3, [r7, #28]
 8016f74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016f78:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8016f7a:	69bb      	ldr	r3, [r7, #24]
 8016f7c:	2b00      	cmp	r3, #0
 8016f7e:	d005      	beq.n	8016f8c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8016f80:	69b8      	ldr	r0, [r7, #24]
 8016f82:	f7fe fd89 	bl	8015a98 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8016f86:	69bb      	ldr	r3, [r7, #24]
 8016f88:	2200      	movs	r2, #0
 8016f8a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8016f8c:	68fb      	ldr	r3, [r7, #12]
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	d002      	beq.n	8016f98 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8016f92:	68fb      	ldr	r3, [r7, #12]
 8016f94:	2200      	movs	r2, #0
 8016f96:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8016f98:	68fa      	ldr	r2, [r7, #12]
 8016f9a:	490d      	ldr	r1, [pc, #52]	; (8016fd0 <f_mount+0x88>)
 8016f9c:	69fb      	ldr	r3, [r7, #28]
 8016f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8016fa2:	68fb      	ldr	r3, [r7, #12]
 8016fa4:	2b00      	cmp	r3, #0
 8016fa6:	d002      	beq.n	8016fae <f_mount+0x66>
 8016fa8:	79fb      	ldrb	r3, [r7, #7]
 8016faa:	2b01      	cmp	r3, #1
 8016fac:	d001      	beq.n	8016fb2 <f_mount+0x6a>
 8016fae:	2300      	movs	r3, #0
 8016fb0:	e00a      	b.n	8016fc8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8016fb2:	f107 010c 	add.w	r1, r7, #12
 8016fb6:	f107 0308 	add.w	r3, r7, #8
 8016fba:	2200      	movs	r2, #0
 8016fbc:	4618      	mov	r0, r3
 8016fbe:	f7ff fd41 	bl	8016a44 <find_volume>
 8016fc2:	4603      	mov	r3, r0
 8016fc4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8016fc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8016fc8:	4618      	mov	r0, r3
 8016fca:	3720      	adds	r7, #32
 8016fcc:	46bd      	mov	sp, r7
 8016fce:	bd80      	pop	{r7, pc}
 8016fd0:	200013fc 	.word	0x200013fc

08016fd4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8016fd4:	b580      	push	{r7, lr}
 8016fd6:	b09a      	sub	sp, #104	; 0x68
 8016fd8:	af00      	add	r7, sp, #0
 8016fda:	60f8      	str	r0, [r7, #12]
 8016fdc:	60b9      	str	r1, [r7, #8]
 8016fde:	4613      	mov	r3, r2
 8016fe0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8016fe2:	68fb      	ldr	r3, [r7, #12]
 8016fe4:	2b00      	cmp	r3, #0
 8016fe6:	d101      	bne.n	8016fec <f_open+0x18>
 8016fe8:	2309      	movs	r3, #9
 8016fea:	e1ad      	b.n	8017348 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8016fec:	79fb      	ldrb	r3, [r7, #7]
 8016fee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8016ff2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8016ff4:	79fa      	ldrb	r2, [r7, #7]
 8016ff6:	f107 0114 	add.w	r1, r7, #20
 8016ffa:	f107 0308 	add.w	r3, r7, #8
 8016ffe:	4618      	mov	r0, r3
 8017000:	f7ff fd20 	bl	8016a44 <find_volume>
 8017004:	4603      	mov	r3, r0
 8017006:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 801700a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801700e:	2b00      	cmp	r3, #0
 8017010:	f040 8191 	bne.w	8017336 <f_open+0x362>
		dj.obj.fs = fs;
 8017014:	697b      	ldr	r3, [r7, #20]
 8017016:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8017018:	68ba      	ldr	r2, [r7, #8]
 801701a:	f107 0318 	add.w	r3, r7, #24
 801701e:	4611      	mov	r1, r2
 8017020:	4618      	mov	r0, r3
 8017022:	f7ff fc03 	bl	801682c <follow_path>
 8017026:	4603      	mov	r3, r0
 8017028:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801702c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8017030:	2b00      	cmp	r3, #0
 8017032:	d11a      	bne.n	801706a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8017034:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8017038:	b25b      	sxtb	r3, r3
 801703a:	2b00      	cmp	r3, #0
 801703c:	da03      	bge.n	8017046 <f_open+0x72>
				res = FR_INVALID_NAME;
 801703e:	2306      	movs	r3, #6
 8017040:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8017044:	e011      	b.n	801706a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8017046:	79fb      	ldrb	r3, [r7, #7]
 8017048:	f023 0301 	bic.w	r3, r3, #1
 801704c:	2b00      	cmp	r3, #0
 801704e:	bf14      	ite	ne
 8017050:	2301      	movne	r3, #1
 8017052:	2300      	moveq	r3, #0
 8017054:	b2db      	uxtb	r3, r3
 8017056:	461a      	mov	r2, r3
 8017058:	f107 0318 	add.w	r3, r7, #24
 801705c:	4611      	mov	r1, r2
 801705e:	4618      	mov	r0, r3
 8017060:	f7fe fbd2 	bl	8015808 <chk_lock>
 8017064:	4603      	mov	r3, r0
 8017066:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801706a:	79fb      	ldrb	r3, [r7, #7]
 801706c:	f003 031c 	and.w	r3, r3, #28
 8017070:	2b00      	cmp	r3, #0
 8017072:	d07f      	beq.n	8017174 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8017074:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8017078:	2b00      	cmp	r3, #0
 801707a:	d017      	beq.n	80170ac <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801707c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8017080:	2b04      	cmp	r3, #4
 8017082:	d10e      	bne.n	80170a2 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8017084:	f7fe fc1c 	bl	80158c0 <enq_lock>
 8017088:	4603      	mov	r3, r0
 801708a:	2b00      	cmp	r3, #0
 801708c:	d006      	beq.n	801709c <f_open+0xc8>
 801708e:	f107 0318 	add.w	r3, r7, #24
 8017092:	4618      	mov	r0, r3
 8017094:	f7ff fb03 	bl	801669e <dir_register>
 8017098:	4603      	mov	r3, r0
 801709a:	e000      	b.n	801709e <f_open+0xca>
 801709c:	2312      	movs	r3, #18
 801709e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80170a2:	79fb      	ldrb	r3, [r7, #7]
 80170a4:	f043 0308 	orr.w	r3, r3, #8
 80170a8:	71fb      	strb	r3, [r7, #7]
 80170aa:	e010      	b.n	80170ce <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80170ac:	7fbb      	ldrb	r3, [r7, #30]
 80170ae:	f003 0311 	and.w	r3, r3, #17
 80170b2:	2b00      	cmp	r3, #0
 80170b4:	d003      	beq.n	80170be <f_open+0xea>
					res = FR_DENIED;
 80170b6:	2307      	movs	r3, #7
 80170b8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80170bc:	e007      	b.n	80170ce <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80170be:	79fb      	ldrb	r3, [r7, #7]
 80170c0:	f003 0304 	and.w	r3, r3, #4
 80170c4:	2b00      	cmp	r3, #0
 80170c6:	d002      	beq.n	80170ce <f_open+0xfa>
 80170c8:	2308      	movs	r3, #8
 80170ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80170ce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	d168      	bne.n	80171a8 <f_open+0x1d4>
 80170d6:	79fb      	ldrb	r3, [r7, #7]
 80170d8:	f003 0308 	and.w	r3, r3, #8
 80170dc:	2b00      	cmp	r3, #0
 80170de:	d063      	beq.n	80171a8 <f_open+0x1d4>
				dw = GET_FATTIME();
 80170e0:	f7fc fbd0 	bl	8013884 <get_fattime>
 80170e4:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80170e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80170e8:	330e      	adds	r3, #14
 80170ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80170ec:	4618      	mov	r0, r3
 80170ee:	f7fe fae1 	bl	80156b4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80170f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80170f4:	3316      	adds	r3, #22
 80170f6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80170f8:	4618      	mov	r0, r3
 80170fa:	f7fe fadb 	bl	80156b4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80170fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017100:	330b      	adds	r3, #11
 8017102:	2220      	movs	r2, #32
 8017104:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8017106:	697b      	ldr	r3, [r7, #20]
 8017108:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801710a:	4611      	mov	r1, r2
 801710c:	4618      	mov	r0, r3
 801710e:	f7ff fa32 	bl	8016576 <ld_clust>
 8017112:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8017114:	697b      	ldr	r3, [r7, #20]
 8017116:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8017118:	2200      	movs	r2, #0
 801711a:	4618      	mov	r0, r3
 801711c:	f7ff fa4a 	bl	80165b4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8017120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017122:	331c      	adds	r3, #28
 8017124:	2100      	movs	r1, #0
 8017126:	4618      	mov	r0, r3
 8017128:	f7fe fac4 	bl	80156b4 <st_dword>
					fs->wflag = 1;
 801712c:	697b      	ldr	r3, [r7, #20]
 801712e:	2201      	movs	r2, #1
 8017130:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8017132:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017134:	2b00      	cmp	r3, #0
 8017136:	d037      	beq.n	80171a8 <f_open+0x1d4>
						dw = fs->winsect;
 8017138:	697b      	ldr	r3, [r7, #20]
 801713a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801713c:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 801713e:	f107 0318 	add.w	r3, r7, #24
 8017142:	2200      	movs	r2, #0
 8017144:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8017146:	4618      	mov	r0, r3
 8017148:	f7fe ff5d 	bl	8016006 <remove_chain>
 801714c:	4603      	mov	r3, r0
 801714e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8017152:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8017156:	2b00      	cmp	r3, #0
 8017158:	d126      	bne.n	80171a8 <f_open+0x1d4>
							res = move_window(fs, dw);
 801715a:	697b      	ldr	r3, [r7, #20]
 801715c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801715e:	4618      	mov	r0, r3
 8017160:	f7fe fd02 	bl	8015b68 <move_window>
 8017164:	4603      	mov	r3, r0
 8017166:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801716a:	697b      	ldr	r3, [r7, #20]
 801716c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801716e:	3a01      	subs	r2, #1
 8017170:	60da      	str	r2, [r3, #12]
 8017172:	e019      	b.n	80171a8 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8017174:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8017178:	2b00      	cmp	r3, #0
 801717a:	d115      	bne.n	80171a8 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801717c:	7fbb      	ldrb	r3, [r7, #30]
 801717e:	f003 0310 	and.w	r3, r3, #16
 8017182:	2b00      	cmp	r3, #0
 8017184:	d003      	beq.n	801718e <f_open+0x1ba>
					res = FR_NO_FILE;
 8017186:	2304      	movs	r3, #4
 8017188:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801718c:	e00c      	b.n	80171a8 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801718e:	79fb      	ldrb	r3, [r7, #7]
 8017190:	f003 0302 	and.w	r3, r3, #2
 8017194:	2b00      	cmp	r3, #0
 8017196:	d007      	beq.n	80171a8 <f_open+0x1d4>
 8017198:	7fbb      	ldrb	r3, [r7, #30]
 801719a:	f003 0301 	and.w	r3, r3, #1
 801719e:	2b00      	cmp	r3, #0
 80171a0:	d002      	beq.n	80171a8 <f_open+0x1d4>
						res = FR_DENIED;
 80171a2:	2307      	movs	r3, #7
 80171a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80171a8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80171ac:	2b00      	cmp	r3, #0
 80171ae:	d128      	bne.n	8017202 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80171b0:	79fb      	ldrb	r3, [r7, #7]
 80171b2:	f003 0308 	and.w	r3, r3, #8
 80171b6:	2b00      	cmp	r3, #0
 80171b8:	d003      	beq.n	80171c2 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80171ba:	79fb      	ldrb	r3, [r7, #7]
 80171bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80171c0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80171c2:	697b      	ldr	r3, [r7, #20]
 80171c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80171c6:	68fb      	ldr	r3, [r7, #12]
 80171c8:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80171ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80171cc:	68fb      	ldr	r3, [r7, #12]
 80171ce:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80171d0:	79fb      	ldrb	r3, [r7, #7]
 80171d2:	f023 0301 	bic.w	r3, r3, #1
 80171d6:	2b00      	cmp	r3, #0
 80171d8:	bf14      	ite	ne
 80171da:	2301      	movne	r3, #1
 80171dc:	2300      	moveq	r3, #0
 80171de:	b2db      	uxtb	r3, r3
 80171e0:	461a      	mov	r2, r3
 80171e2:	f107 0318 	add.w	r3, r7, #24
 80171e6:	4611      	mov	r1, r2
 80171e8:	4618      	mov	r0, r3
 80171ea:	f7fe fb8b 	bl	8015904 <inc_lock>
 80171ee:	4602      	mov	r2, r0
 80171f0:	68fb      	ldr	r3, [r7, #12]
 80171f2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80171f4:	68fb      	ldr	r3, [r7, #12]
 80171f6:	691b      	ldr	r3, [r3, #16]
 80171f8:	2b00      	cmp	r3, #0
 80171fa:	d102      	bne.n	8017202 <f_open+0x22e>
 80171fc:	2302      	movs	r3, #2
 80171fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8017202:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8017206:	2b00      	cmp	r3, #0
 8017208:	f040 8095 	bne.w	8017336 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801720c:	697b      	ldr	r3, [r7, #20]
 801720e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8017210:	4611      	mov	r1, r2
 8017212:	4618      	mov	r0, r3
 8017214:	f7ff f9af 	bl	8016576 <ld_clust>
 8017218:	4602      	mov	r2, r0
 801721a:	68fb      	ldr	r3, [r7, #12]
 801721c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801721e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017220:	331c      	adds	r3, #28
 8017222:	4618      	mov	r0, r3
 8017224:	f7fe fa08 	bl	8015638 <ld_dword>
 8017228:	4602      	mov	r2, r0
 801722a:	68fb      	ldr	r3, [r7, #12]
 801722c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801722e:	68fb      	ldr	r3, [r7, #12]
 8017230:	2200      	movs	r2, #0
 8017232:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8017234:	697a      	ldr	r2, [r7, #20]
 8017236:	68fb      	ldr	r3, [r7, #12]
 8017238:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801723a:	697b      	ldr	r3, [r7, #20]
 801723c:	88da      	ldrh	r2, [r3, #6]
 801723e:	68fb      	ldr	r3, [r7, #12]
 8017240:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8017242:	68fb      	ldr	r3, [r7, #12]
 8017244:	79fa      	ldrb	r2, [r7, #7]
 8017246:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8017248:	68fb      	ldr	r3, [r7, #12]
 801724a:	2200      	movs	r2, #0
 801724c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801724e:	68fb      	ldr	r3, [r7, #12]
 8017250:	2200      	movs	r2, #0
 8017252:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8017254:	68fb      	ldr	r3, [r7, #12]
 8017256:	2200      	movs	r2, #0
 8017258:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801725a:	68fb      	ldr	r3, [r7, #12]
 801725c:	3330      	adds	r3, #48	; 0x30
 801725e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017262:	2100      	movs	r1, #0
 8017264:	4618      	mov	r0, r3
 8017266:	f7fe fa72 	bl	801574e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801726a:	79fb      	ldrb	r3, [r7, #7]
 801726c:	f003 0320 	and.w	r3, r3, #32
 8017270:	2b00      	cmp	r3, #0
 8017272:	d060      	beq.n	8017336 <f_open+0x362>
 8017274:	68fb      	ldr	r3, [r7, #12]
 8017276:	68db      	ldr	r3, [r3, #12]
 8017278:	2b00      	cmp	r3, #0
 801727a:	d05c      	beq.n	8017336 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801727c:	68fb      	ldr	r3, [r7, #12]
 801727e:	68da      	ldr	r2, [r3, #12]
 8017280:	68fb      	ldr	r3, [r7, #12]
 8017282:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8017284:	697b      	ldr	r3, [r7, #20]
 8017286:	895b      	ldrh	r3, [r3, #10]
 8017288:	025b      	lsls	r3, r3, #9
 801728a:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801728c:	68fb      	ldr	r3, [r7, #12]
 801728e:	689b      	ldr	r3, [r3, #8]
 8017290:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8017292:	68fb      	ldr	r3, [r7, #12]
 8017294:	68db      	ldr	r3, [r3, #12]
 8017296:	65fb      	str	r3, [r7, #92]	; 0x5c
 8017298:	e016      	b.n	80172c8 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 801729a:	68fb      	ldr	r3, [r7, #12]
 801729c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801729e:	4618      	mov	r0, r3
 80172a0:	f7fe fd1d 	bl	8015cde <get_fat>
 80172a4:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80172a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80172a8:	2b01      	cmp	r3, #1
 80172aa:	d802      	bhi.n	80172b2 <f_open+0x2de>
 80172ac:	2302      	movs	r3, #2
 80172ae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80172b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80172b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80172b8:	d102      	bne.n	80172c0 <f_open+0x2ec>
 80172ba:	2301      	movs	r3, #1
 80172bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80172c0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80172c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80172c4:	1ad3      	subs	r3, r2, r3
 80172c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80172c8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80172cc:	2b00      	cmp	r3, #0
 80172ce:	d103      	bne.n	80172d8 <f_open+0x304>
 80172d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80172d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80172d4:	429a      	cmp	r2, r3
 80172d6:	d8e0      	bhi.n	801729a <f_open+0x2c6>
				}
				fp->clust = clst;
 80172d8:	68fb      	ldr	r3, [r7, #12]
 80172da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80172dc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80172de:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80172e2:	2b00      	cmp	r3, #0
 80172e4:	d127      	bne.n	8017336 <f_open+0x362>
 80172e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80172e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d022      	beq.n	8017336 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80172f0:	697b      	ldr	r3, [r7, #20]
 80172f2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80172f4:	4618      	mov	r0, r3
 80172f6:	f7fe fcd3 	bl	8015ca0 <clust2sect>
 80172fa:	64f8      	str	r0, [r7, #76]	; 0x4c
 80172fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80172fe:	2b00      	cmp	r3, #0
 8017300:	d103      	bne.n	801730a <f_open+0x336>
						res = FR_INT_ERR;
 8017302:	2302      	movs	r3, #2
 8017304:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8017308:	e015      	b.n	8017336 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801730a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801730c:	0a5a      	lsrs	r2, r3, #9
 801730e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8017310:	441a      	add	r2, r3
 8017312:	68fb      	ldr	r3, [r7, #12]
 8017314:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8017316:	697b      	ldr	r3, [r7, #20]
 8017318:	7858      	ldrb	r0, [r3, #1]
 801731a:	68fb      	ldr	r3, [r7, #12]
 801731c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8017320:	68fb      	ldr	r3, [r7, #12]
 8017322:	6a1a      	ldr	r2, [r3, #32]
 8017324:	2301      	movs	r3, #1
 8017326:	f7fe f911 	bl	801554c <disk_read>
 801732a:	4603      	mov	r3, r0
 801732c:	2b00      	cmp	r3, #0
 801732e:	d002      	beq.n	8017336 <f_open+0x362>
 8017330:	2301      	movs	r3, #1
 8017332:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8017336:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801733a:	2b00      	cmp	r3, #0
 801733c:	d002      	beq.n	8017344 <f_open+0x370>
 801733e:	68fb      	ldr	r3, [r7, #12]
 8017340:	2200      	movs	r2, #0
 8017342:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8017344:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8017348:	4618      	mov	r0, r3
 801734a:	3768      	adds	r7, #104	; 0x68
 801734c:	46bd      	mov	sp, r7
 801734e:	bd80      	pop	{r7, pc}

08017350 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8017350:	b580      	push	{r7, lr}
 8017352:	b08e      	sub	sp, #56	; 0x38
 8017354:	af00      	add	r7, sp, #0
 8017356:	60f8      	str	r0, [r7, #12]
 8017358:	60b9      	str	r1, [r7, #8]
 801735a:	607a      	str	r2, [r7, #4]
 801735c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 801735e:	68bb      	ldr	r3, [r7, #8]
 8017360:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8017362:	683b      	ldr	r3, [r7, #0]
 8017364:	2200      	movs	r2, #0
 8017366:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8017368:	68fb      	ldr	r3, [r7, #12]
 801736a:	f107 0214 	add.w	r2, r7, #20
 801736e:	4611      	mov	r1, r2
 8017370:	4618      	mov	r0, r3
 8017372:	f7ff fdb3 	bl	8016edc <validate>
 8017376:	4603      	mov	r3, r0
 8017378:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801737c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8017380:	2b00      	cmp	r3, #0
 8017382:	d107      	bne.n	8017394 <f_read+0x44>
 8017384:	68fb      	ldr	r3, [r7, #12]
 8017386:	7d5b      	ldrb	r3, [r3, #21]
 8017388:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 801738c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8017390:	2b00      	cmp	r3, #0
 8017392:	d002      	beq.n	801739a <f_read+0x4a>
 8017394:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8017398:	e115      	b.n	80175c6 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 801739a:	68fb      	ldr	r3, [r7, #12]
 801739c:	7d1b      	ldrb	r3, [r3, #20]
 801739e:	f003 0301 	and.w	r3, r3, #1
 80173a2:	2b00      	cmp	r3, #0
 80173a4:	d101      	bne.n	80173aa <f_read+0x5a>
 80173a6:	2307      	movs	r3, #7
 80173a8:	e10d      	b.n	80175c6 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 80173aa:	68fb      	ldr	r3, [r7, #12]
 80173ac:	68da      	ldr	r2, [r3, #12]
 80173ae:	68fb      	ldr	r3, [r7, #12]
 80173b0:	699b      	ldr	r3, [r3, #24]
 80173b2:	1ad3      	subs	r3, r2, r3
 80173b4:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80173b6:	687a      	ldr	r2, [r7, #4]
 80173b8:	6a3b      	ldr	r3, [r7, #32]
 80173ba:	429a      	cmp	r2, r3
 80173bc:	f240 80fe 	bls.w	80175bc <f_read+0x26c>
 80173c0:	6a3b      	ldr	r3, [r7, #32]
 80173c2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80173c4:	e0fa      	b.n	80175bc <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80173c6:	68fb      	ldr	r3, [r7, #12]
 80173c8:	699b      	ldr	r3, [r3, #24]
 80173ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80173ce:	2b00      	cmp	r3, #0
 80173d0:	f040 80c6 	bne.w	8017560 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80173d4:	68fb      	ldr	r3, [r7, #12]
 80173d6:	699b      	ldr	r3, [r3, #24]
 80173d8:	0a5b      	lsrs	r3, r3, #9
 80173da:	697a      	ldr	r2, [r7, #20]
 80173dc:	8952      	ldrh	r2, [r2, #10]
 80173de:	3a01      	subs	r2, #1
 80173e0:	4013      	ands	r3, r2
 80173e2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80173e4:	69fb      	ldr	r3, [r7, #28]
 80173e6:	2b00      	cmp	r3, #0
 80173e8:	d12f      	bne.n	801744a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80173ea:	68fb      	ldr	r3, [r7, #12]
 80173ec:	699b      	ldr	r3, [r3, #24]
 80173ee:	2b00      	cmp	r3, #0
 80173f0:	d103      	bne.n	80173fa <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80173f2:	68fb      	ldr	r3, [r7, #12]
 80173f4:	689b      	ldr	r3, [r3, #8]
 80173f6:	633b      	str	r3, [r7, #48]	; 0x30
 80173f8:	e013      	b.n	8017422 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80173fa:	68fb      	ldr	r3, [r7, #12]
 80173fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80173fe:	2b00      	cmp	r3, #0
 8017400:	d007      	beq.n	8017412 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8017402:	68fb      	ldr	r3, [r7, #12]
 8017404:	699b      	ldr	r3, [r3, #24]
 8017406:	4619      	mov	r1, r3
 8017408:	68f8      	ldr	r0, [r7, #12]
 801740a:	f7fe fef9 	bl	8016200 <clmt_clust>
 801740e:	6338      	str	r0, [r7, #48]	; 0x30
 8017410:	e007      	b.n	8017422 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8017412:	68fa      	ldr	r2, [r7, #12]
 8017414:	68fb      	ldr	r3, [r7, #12]
 8017416:	69db      	ldr	r3, [r3, #28]
 8017418:	4619      	mov	r1, r3
 801741a:	4610      	mov	r0, r2
 801741c:	f7fe fc5f 	bl	8015cde <get_fat>
 8017420:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8017422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017424:	2b01      	cmp	r3, #1
 8017426:	d804      	bhi.n	8017432 <f_read+0xe2>
 8017428:	68fb      	ldr	r3, [r7, #12]
 801742a:	2202      	movs	r2, #2
 801742c:	755a      	strb	r2, [r3, #21]
 801742e:	2302      	movs	r3, #2
 8017430:	e0c9      	b.n	80175c6 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017434:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017438:	d104      	bne.n	8017444 <f_read+0xf4>
 801743a:	68fb      	ldr	r3, [r7, #12]
 801743c:	2201      	movs	r2, #1
 801743e:	755a      	strb	r2, [r3, #21]
 8017440:	2301      	movs	r3, #1
 8017442:	e0c0      	b.n	80175c6 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8017444:	68fb      	ldr	r3, [r7, #12]
 8017446:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017448:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801744a:	697a      	ldr	r2, [r7, #20]
 801744c:	68fb      	ldr	r3, [r7, #12]
 801744e:	69db      	ldr	r3, [r3, #28]
 8017450:	4619      	mov	r1, r3
 8017452:	4610      	mov	r0, r2
 8017454:	f7fe fc24 	bl	8015ca0 <clust2sect>
 8017458:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801745a:	69bb      	ldr	r3, [r7, #24]
 801745c:	2b00      	cmp	r3, #0
 801745e:	d104      	bne.n	801746a <f_read+0x11a>
 8017460:	68fb      	ldr	r3, [r7, #12]
 8017462:	2202      	movs	r2, #2
 8017464:	755a      	strb	r2, [r3, #21]
 8017466:	2302      	movs	r3, #2
 8017468:	e0ad      	b.n	80175c6 <f_read+0x276>
			sect += csect;
 801746a:	69ba      	ldr	r2, [r7, #24]
 801746c:	69fb      	ldr	r3, [r7, #28]
 801746e:	4413      	add	r3, r2
 8017470:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8017472:	687b      	ldr	r3, [r7, #4]
 8017474:	0a5b      	lsrs	r3, r3, #9
 8017476:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8017478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801747a:	2b00      	cmp	r3, #0
 801747c:	d039      	beq.n	80174f2 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801747e:	69fa      	ldr	r2, [r7, #28]
 8017480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017482:	4413      	add	r3, r2
 8017484:	697a      	ldr	r2, [r7, #20]
 8017486:	8952      	ldrh	r2, [r2, #10]
 8017488:	4293      	cmp	r3, r2
 801748a:	d905      	bls.n	8017498 <f_read+0x148>
					cc = fs->csize - csect;
 801748c:	697b      	ldr	r3, [r7, #20]
 801748e:	895b      	ldrh	r3, [r3, #10]
 8017490:	461a      	mov	r2, r3
 8017492:	69fb      	ldr	r3, [r7, #28]
 8017494:	1ad3      	subs	r3, r2, r3
 8017496:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8017498:	697b      	ldr	r3, [r7, #20]
 801749a:	7858      	ldrb	r0, [r3, #1]
 801749c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801749e:	69ba      	ldr	r2, [r7, #24]
 80174a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80174a2:	f7fe f853 	bl	801554c <disk_read>
 80174a6:	4603      	mov	r3, r0
 80174a8:	2b00      	cmp	r3, #0
 80174aa:	d004      	beq.n	80174b6 <f_read+0x166>
 80174ac:	68fb      	ldr	r3, [r7, #12]
 80174ae:	2201      	movs	r2, #1
 80174b0:	755a      	strb	r2, [r3, #21]
 80174b2:	2301      	movs	r3, #1
 80174b4:	e087      	b.n	80175c6 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80174b6:	68fb      	ldr	r3, [r7, #12]
 80174b8:	7d1b      	ldrb	r3, [r3, #20]
 80174ba:	b25b      	sxtb	r3, r3
 80174bc:	2b00      	cmp	r3, #0
 80174be:	da14      	bge.n	80174ea <f_read+0x19a>
 80174c0:	68fb      	ldr	r3, [r7, #12]
 80174c2:	6a1a      	ldr	r2, [r3, #32]
 80174c4:	69bb      	ldr	r3, [r7, #24]
 80174c6:	1ad3      	subs	r3, r2, r3
 80174c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80174ca:	429a      	cmp	r2, r3
 80174cc:	d90d      	bls.n	80174ea <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80174ce:	68fb      	ldr	r3, [r7, #12]
 80174d0:	6a1a      	ldr	r2, [r3, #32]
 80174d2:	69bb      	ldr	r3, [r7, #24]
 80174d4:	1ad3      	subs	r3, r2, r3
 80174d6:	025b      	lsls	r3, r3, #9
 80174d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80174da:	18d0      	adds	r0, r2, r3
 80174dc:	68fb      	ldr	r3, [r7, #12]
 80174de:	3330      	adds	r3, #48	; 0x30
 80174e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80174e4:	4619      	mov	r1, r3
 80174e6:	f7fe f911 	bl	801570c <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80174ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80174ec:	025b      	lsls	r3, r3, #9
 80174ee:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 80174f0:	e050      	b.n	8017594 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80174f2:	68fb      	ldr	r3, [r7, #12]
 80174f4:	6a1b      	ldr	r3, [r3, #32]
 80174f6:	69ba      	ldr	r2, [r7, #24]
 80174f8:	429a      	cmp	r2, r3
 80174fa:	d02e      	beq.n	801755a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80174fc:	68fb      	ldr	r3, [r7, #12]
 80174fe:	7d1b      	ldrb	r3, [r3, #20]
 8017500:	b25b      	sxtb	r3, r3
 8017502:	2b00      	cmp	r3, #0
 8017504:	da18      	bge.n	8017538 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8017506:	697b      	ldr	r3, [r7, #20]
 8017508:	7858      	ldrb	r0, [r3, #1]
 801750a:	68fb      	ldr	r3, [r7, #12]
 801750c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8017510:	68fb      	ldr	r3, [r7, #12]
 8017512:	6a1a      	ldr	r2, [r3, #32]
 8017514:	2301      	movs	r3, #1
 8017516:	f7fe f839 	bl	801558c <disk_write>
 801751a:	4603      	mov	r3, r0
 801751c:	2b00      	cmp	r3, #0
 801751e:	d004      	beq.n	801752a <f_read+0x1da>
 8017520:	68fb      	ldr	r3, [r7, #12]
 8017522:	2201      	movs	r2, #1
 8017524:	755a      	strb	r2, [r3, #21]
 8017526:	2301      	movs	r3, #1
 8017528:	e04d      	b.n	80175c6 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 801752a:	68fb      	ldr	r3, [r7, #12]
 801752c:	7d1b      	ldrb	r3, [r3, #20]
 801752e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017532:	b2da      	uxtb	r2, r3
 8017534:	68fb      	ldr	r3, [r7, #12]
 8017536:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8017538:	697b      	ldr	r3, [r7, #20]
 801753a:	7858      	ldrb	r0, [r3, #1]
 801753c:	68fb      	ldr	r3, [r7, #12]
 801753e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8017542:	2301      	movs	r3, #1
 8017544:	69ba      	ldr	r2, [r7, #24]
 8017546:	f7fe f801 	bl	801554c <disk_read>
 801754a:	4603      	mov	r3, r0
 801754c:	2b00      	cmp	r3, #0
 801754e:	d004      	beq.n	801755a <f_read+0x20a>
 8017550:	68fb      	ldr	r3, [r7, #12]
 8017552:	2201      	movs	r2, #1
 8017554:	755a      	strb	r2, [r3, #21]
 8017556:	2301      	movs	r3, #1
 8017558:	e035      	b.n	80175c6 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 801755a:	68fb      	ldr	r3, [r7, #12]
 801755c:	69ba      	ldr	r2, [r7, #24]
 801755e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8017560:	68fb      	ldr	r3, [r7, #12]
 8017562:	699b      	ldr	r3, [r3, #24]
 8017564:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017568:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801756c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 801756e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	429a      	cmp	r2, r3
 8017574:	d901      	bls.n	801757a <f_read+0x22a>
 8017576:	687b      	ldr	r3, [r7, #4]
 8017578:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 801757a:	68fb      	ldr	r3, [r7, #12]
 801757c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8017580:	68fb      	ldr	r3, [r7, #12]
 8017582:	699b      	ldr	r3, [r3, #24]
 8017584:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017588:	4413      	add	r3, r2
 801758a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801758c:	4619      	mov	r1, r3
 801758e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017590:	f7fe f8bc 	bl	801570c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8017594:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017598:	4413      	add	r3, r2
 801759a:	627b      	str	r3, [r7, #36]	; 0x24
 801759c:	68fb      	ldr	r3, [r7, #12]
 801759e:	699a      	ldr	r2, [r3, #24]
 80175a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80175a2:	441a      	add	r2, r3
 80175a4:	68fb      	ldr	r3, [r7, #12]
 80175a6:	619a      	str	r2, [r3, #24]
 80175a8:	683b      	ldr	r3, [r7, #0]
 80175aa:	681a      	ldr	r2, [r3, #0]
 80175ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80175ae:	441a      	add	r2, r3
 80175b0:	683b      	ldr	r3, [r7, #0]
 80175b2:	601a      	str	r2, [r3, #0]
 80175b4:	687a      	ldr	r2, [r7, #4]
 80175b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80175b8:	1ad3      	subs	r3, r2, r3
 80175ba:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	2b00      	cmp	r3, #0
 80175c0:	f47f af01 	bne.w	80173c6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80175c4:	2300      	movs	r3, #0
}
 80175c6:	4618      	mov	r0, r3
 80175c8:	3738      	adds	r7, #56	; 0x38
 80175ca:	46bd      	mov	sp, r7
 80175cc:	bd80      	pop	{r7, pc}

080175ce <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80175ce:	b580      	push	{r7, lr}
 80175d0:	b08c      	sub	sp, #48	; 0x30
 80175d2:	af00      	add	r7, sp, #0
 80175d4:	60f8      	str	r0, [r7, #12]
 80175d6:	60b9      	str	r1, [r7, #8]
 80175d8:	607a      	str	r2, [r7, #4]
 80175da:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80175dc:	68bb      	ldr	r3, [r7, #8]
 80175de:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80175e0:	683b      	ldr	r3, [r7, #0]
 80175e2:	2200      	movs	r2, #0
 80175e4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80175e6:	68fb      	ldr	r3, [r7, #12]
 80175e8:	f107 0210 	add.w	r2, r7, #16
 80175ec:	4611      	mov	r1, r2
 80175ee:	4618      	mov	r0, r3
 80175f0:	f7ff fc74 	bl	8016edc <validate>
 80175f4:	4603      	mov	r3, r0
 80175f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80175fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80175fe:	2b00      	cmp	r3, #0
 8017600:	d107      	bne.n	8017612 <f_write+0x44>
 8017602:	68fb      	ldr	r3, [r7, #12]
 8017604:	7d5b      	ldrb	r3, [r3, #21]
 8017606:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801760a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801760e:	2b00      	cmp	r3, #0
 8017610:	d002      	beq.n	8017618 <f_write+0x4a>
 8017612:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8017616:	e14b      	b.n	80178b0 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8017618:	68fb      	ldr	r3, [r7, #12]
 801761a:	7d1b      	ldrb	r3, [r3, #20]
 801761c:	f003 0302 	and.w	r3, r3, #2
 8017620:	2b00      	cmp	r3, #0
 8017622:	d101      	bne.n	8017628 <f_write+0x5a>
 8017624:	2307      	movs	r3, #7
 8017626:	e143      	b.n	80178b0 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8017628:	68fb      	ldr	r3, [r7, #12]
 801762a:	699a      	ldr	r2, [r3, #24]
 801762c:	687b      	ldr	r3, [r7, #4]
 801762e:	441a      	add	r2, r3
 8017630:	68fb      	ldr	r3, [r7, #12]
 8017632:	699b      	ldr	r3, [r3, #24]
 8017634:	429a      	cmp	r2, r3
 8017636:	f080 812d 	bcs.w	8017894 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801763a:	68fb      	ldr	r3, [r7, #12]
 801763c:	699b      	ldr	r3, [r3, #24]
 801763e:	43db      	mvns	r3, r3
 8017640:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8017642:	e127      	b.n	8017894 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8017644:	68fb      	ldr	r3, [r7, #12]
 8017646:	699b      	ldr	r3, [r3, #24]
 8017648:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801764c:	2b00      	cmp	r3, #0
 801764e:	f040 80e3 	bne.w	8017818 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8017652:	68fb      	ldr	r3, [r7, #12]
 8017654:	699b      	ldr	r3, [r3, #24]
 8017656:	0a5b      	lsrs	r3, r3, #9
 8017658:	693a      	ldr	r2, [r7, #16]
 801765a:	8952      	ldrh	r2, [r2, #10]
 801765c:	3a01      	subs	r2, #1
 801765e:	4013      	ands	r3, r2
 8017660:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8017662:	69bb      	ldr	r3, [r7, #24]
 8017664:	2b00      	cmp	r3, #0
 8017666:	d143      	bne.n	80176f0 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8017668:	68fb      	ldr	r3, [r7, #12]
 801766a:	699b      	ldr	r3, [r3, #24]
 801766c:	2b00      	cmp	r3, #0
 801766e:	d10c      	bne.n	801768a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8017670:	68fb      	ldr	r3, [r7, #12]
 8017672:	689b      	ldr	r3, [r3, #8]
 8017674:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8017676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017678:	2b00      	cmp	r3, #0
 801767a:	d11a      	bne.n	80176b2 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801767c:	68fb      	ldr	r3, [r7, #12]
 801767e:	2100      	movs	r1, #0
 8017680:	4618      	mov	r0, r3
 8017682:	f7fe fd25 	bl	80160d0 <create_chain>
 8017686:	62b8      	str	r0, [r7, #40]	; 0x28
 8017688:	e013      	b.n	80176b2 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801768a:	68fb      	ldr	r3, [r7, #12]
 801768c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801768e:	2b00      	cmp	r3, #0
 8017690:	d007      	beq.n	80176a2 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8017692:	68fb      	ldr	r3, [r7, #12]
 8017694:	699b      	ldr	r3, [r3, #24]
 8017696:	4619      	mov	r1, r3
 8017698:	68f8      	ldr	r0, [r7, #12]
 801769a:	f7fe fdb1 	bl	8016200 <clmt_clust>
 801769e:	62b8      	str	r0, [r7, #40]	; 0x28
 80176a0:	e007      	b.n	80176b2 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80176a2:	68fa      	ldr	r2, [r7, #12]
 80176a4:	68fb      	ldr	r3, [r7, #12]
 80176a6:	69db      	ldr	r3, [r3, #28]
 80176a8:	4619      	mov	r1, r3
 80176aa:	4610      	mov	r0, r2
 80176ac:	f7fe fd10 	bl	80160d0 <create_chain>
 80176b0:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80176b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	f000 80f2 	beq.w	801789e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80176ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176bc:	2b01      	cmp	r3, #1
 80176be:	d104      	bne.n	80176ca <f_write+0xfc>
 80176c0:	68fb      	ldr	r3, [r7, #12]
 80176c2:	2202      	movs	r2, #2
 80176c4:	755a      	strb	r2, [r3, #21]
 80176c6:	2302      	movs	r3, #2
 80176c8:	e0f2      	b.n	80178b0 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80176ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80176d0:	d104      	bne.n	80176dc <f_write+0x10e>
 80176d2:	68fb      	ldr	r3, [r7, #12]
 80176d4:	2201      	movs	r2, #1
 80176d6:	755a      	strb	r2, [r3, #21]
 80176d8:	2301      	movs	r3, #1
 80176da:	e0e9      	b.n	80178b0 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80176dc:	68fb      	ldr	r3, [r7, #12]
 80176de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80176e0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80176e2:	68fb      	ldr	r3, [r7, #12]
 80176e4:	689b      	ldr	r3, [r3, #8]
 80176e6:	2b00      	cmp	r3, #0
 80176e8:	d102      	bne.n	80176f0 <f_write+0x122>
 80176ea:	68fb      	ldr	r3, [r7, #12]
 80176ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80176ee:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80176f0:	68fb      	ldr	r3, [r7, #12]
 80176f2:	7d1b      	ldrb	r3, [r3, #20]
 80176f4:	b25b      	sxtb	r3, r3
 80176f6:	2b00      	cmp	r3, #0
 80176f8:	da18      	bge.n	801772c <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80176fa:	693b      	ldr	r3, [r7, #16]
 80176fc:	7858      	ldrb	r0, [r3, #1]
 80176fe:	68fb      	ldr	r3, [r7, #12]
 8017700:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8017704:	68fb      	ldr	r3, [r7, #12]
 8017706:	6a1a      	ldr	r2, [r3, #32]
 8017708:	2301      	movs	r3, #1
 801770a:	f7fd ff3f 	bl	801558c <disk_write>
 801770e:	4603      	mov	r3, r0
 8017710:	2b00      	cmp	r3, #0
 8017712:	d004      	beq.n	801771e <f_write+0x150>
 8017714:	68fb      	ldr	r3, [r7, #12]
 8017716:	2201      	movs	r2, #1
 8017718:	755a      	strb	r2, [r3, #21]
 801771a:	2301      	movs	r3, #1
 801771c:	e0c8      	b.n	80178b0 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801771e:	68fb      	ldr	r3, [r7, #12]
 8017720:	7d1b      	ldrb	r3, [r3, #20]
 8017722:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017726:	b2da      	uxtb	r2, r3
 8017728:	68fb      	ldr	r3, [r7, #12]
 801772a:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801772c:	693a      	ldr	r2, [r7, #16]
 801772e:	68fb      	ldr	r3, [r7, #12]
 8017730:	69db      	ldr	r3, [r3, #28]
 8017732:	4619      	mov	r1, r3
 8017734:	4610      	mov	r0, r2
 8017736:	f7fe fab3 	bl	8015ca0 <clust2sect>
 801773a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801773c:	697b      	ldr	r3, [r7, #20]
 801773e:	2b00      	cmp	r3, #0
 8017740:	d104      	bne.n	801774c <f_write+0x17e>
 8017742:	68fb      	ldr	r3, [r7, #12]
 8017744:	2202      	movs	r2, #2
 8017746:	755a      	strb	r2, [r3, #21]
 8017748:	2302      	movs	r3, #2
 801774a:	e0b1      	b.n	80178b0 <f_write+0x2e2>
			sect += csect;
 801774c:	697a      	ldr	r2, [r7, #20]
 801774e:	69bb      	ldr	r3, [r7, #24]
 8017750:	4413      	add	r3, r2
 8017752:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8017754:	687b      	ldr	r3, [r7, #4]
 8017756:	0a5b      	lsrs	r3, r3, #9
 8017758:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801775a:	6a3b      	ldr	r3, [r7, #32]
 801775c:	2b00      	cmp	r3, #0
 801775e:	d03c      	beq.n	80177da <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8017760:	69ba      	ldr	r2, [r7, #24]
 8017762:	6a3b      	ldr	r3, [r7, #32]
 8017764:	4413      	add	r3, r2
 8017766:	693a      	ldr	r2, [r7, #16]
 8017768:	8952      	ldrh	r2, [r2, #10]
 801776a:	4293      	cmp	r3, r2
 801776c:	d905      	bls.n	801777a <f_write+0x1ac>
					cc = fs->csize - csect;
 801776e:	693b      	ldr	r3, [r7, #16]
 8017770:	895b      	ldrh	r3, [r3, #10]
 8017772:	461a      	mov	r2, r3
 8017774:	69bb      	ldr	r3, [r7, #24]
 8017776:	1ad3      	subs	r3, r2, r3
 8017778:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801777a:	693b      	ldr	r3, [r7, #16]
 801777c:	7858      	ldrb	r0, [r3, #1]
 801777e:	6a3b      	ldr	r3, [r7, #32]
 8017780:	697a      	ldr	r2, [r7, #20]
 8017782:	69f9      	ldr	r1, [r7, #28]
 8017784:	f7fd ff02 	bl	801558c <disk_write>
 8017788:	4603      	mov	r3, r0
 801778a:	2b00      	cmp	r3, #0
 801778c:	d004      	beq.n	8017798 <f_write+0x1ca>
 801778e:	68fb      	ldr	r3, [r7, #12]
 8017790:	2201      	movs	r2, #1
 8017792:	755a      	strb	r2, [r3, #21]
 8017794:	2301      	movs	r3, #1
 8017796:	e08b      	b.n	80178b0 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8017798:	68fb      	ldr	r3, [r7, #12]
 801779a:	6a1a      	ldr	r2, [r3, #32]
 801779c:	697b      	ldr	r3, [r7, #20]
 801779e:	1ad3      	subs	r3, r2, r3
 80177a0:	6a3a      	ldr	r2, [r7, #32]
 80177a2:	429a      	cmp	r2, r3
 80177a4:	d915      	bls.n	80177d2 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80177a6:	68fb      	ldr	r3, [r7, #12]
 80177a8:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80177ac:	68fb      	ldr	r3, [r7, #12]
 80177ae:	6a1a      	ldr	r2, [r3, #32]
 80177b0:	697b      	ldr	r3, [r7, #20]
 80177b2:	1ad3      	subs	r3, r2, r3
 80177b4:	025b      	lsls	r3, r3, #9
 80177b6:	69fa      	ldr	r2, [r7, #28]
 80177b8:	4413      	add	r3, r2
 80177ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80177be:	4619      	mov	r1, r3
 80177c0:	f7fd ffa4 	bl	801570c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80177c4:	68fb      	ldr	r3, [r7, #12]
 80177c6:	7d1b      	ldrb	r3, [r3, #20]
 80177c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80177cc:	b2da      	uxtb	r2, r3
 80177ce:	68fb      	ldr	r3, [r7, #12]
 80177d0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80177d2:	6a3b      	ldr	r3, [r7, #32]
 80177d4:	025b      	lsls	r3, r3, #9
 80177d6:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80177d8:	e03f      	b.n	801785a <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80177da:	68fb      	ldr	r3, [r7, #12]
 80177dc:	6a1b      	ldr	r3, [r3, #32]
 80177de:	697a      	ldr	r2, [r7, #20]
 80177e0:	429a      	cmp	r2, r3
 80177e2:	d016      	beq.n	8017812 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80177e4:	68fb      	ldr	r3, [r7, #12]
 80177e6:	699a      	ldr	r2, [r3, #24]
 80177e8:	68fb      	ldr	r3, [r7, #12]
 80177ea:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80177ec:	429a      	cmp	r2, r3
 80177ee:	d210      	bcs.n	8017812 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80177f0:	693b      	ldr	r3, [r7, #16]
 80177f2:	7858      	ldrb	r0, [r3, #1]
 80177f4:	68fb      	ldr	r3, [r7, #12]
 80177f6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80177fa:	2301      	movs	r3, #1
 80177fc:	697a      	ldr	r2, [r7, #20]
 80177fe:	f7fd fea5 	bl	801554c <disk_read>
 8017802:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8017804:	2b00      	cmp	r3, #0
 8017806:	d004      	beq.n	8017812 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8017808:	68fb      	ldr	r3, [r7, #12]
 801780a:	2201      	movs	r2, #1
 801780c:	755a      	strb	r2, [r3, #21]
 801780e:	2301      	movs	r3, #1
 8017810:	e04e      	b.n	80178b0 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8017812:	68fb      	ldr	r3, [r7, #12]
 8017814:	697a      	ldr	r2, [r7, #20]
 8017816:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8017818:	68fb      	ldr	r3, [r7, #12]
 801781a:	699b      	ldr	r3, [r3, #24]
 801781c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017820:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8017824:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8017826:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017828:	687b      	ldr	r3, [r7, #4]
 801782a:	429a      	cmp	r2, r3
 801782c:	d901      	bls.n	8017832 <f_write+0x264>
 801782e:	687b      	ldr	r3, [r7, #4]
 8017830:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8017832:	68fb      	ldr	r3, [r7, #12]
 8017834:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8017838:	68fb      	ldr	r3, [r7, #12]
 801783a:	699b      	ldr	r3, [r3, #24]
 801783c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017840:	4413      	add	r3, r2
 8017842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017844:	69f9      	ldr	r1, [r7, #28]
 8017846:	4618      	mov	r0, r3
 8017848:	f7fd ff60 	bl	801570c <mem_cpy>
		fp->flag |= FA_DIRTY;
 801784c:	68fb      	ldr	r3, [r7, #12]
 801784e:	7d1b      	ldrb	r3, [r3, #20]
 8017850:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8017854:	b2da      	uxtb	r2, r3
 8017856:	68fb      	ldr	r3, [r7, #12]
 8017858:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801785a:	69fa      	ldr	r2, [r7, #28]
 801785c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801785e:	4413      	add	r3, r2
 8017860:	61fb      	str	r3, [r7, #28]
 8017862:	68fb      	ldr	r3, [r7, #12]
 8017864:	699a      	ldr	r2, [r3, #24]
 8017866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017868:	441a      	add	r2, r3
 801786a:	68fb      	ldr	r3, [r7, #12]
 801786c:	619a      	str	r2, [r3, #24]
 801786e:	68fb      	ldr	r3, [r7, #12]
 8017870:	68da      	ldr	r2, [r3, #12]
 8017872:	68fb      	ldr	r3, [r7, #12]
 8017874:	699b      	ldr	r3, [r3, #24]
 8017876:	429a      	cmp	r2, r3
 8017878:	bf38      	it	cc
 801787a:	461a      	movcc	r2, r3
 801787c:	68fb      	ldr	r3, [r7, #12]
 801787e:	60da      	str	r2, [r3, #12]
 8017880:	683b      	ldr	r3, [r7, #0]
 8017882:	681a      	ldr	r2, [r3, #0]
 8017884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017886:	441a      	add	r2, r3
 8017888:	683b      	ldr	r3, [r7, #0]
 801788a:	601a      	str	r2, [r3, #0]
 801788c:	687a      	ldr	r2, [r7, #4]
 801788e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017890:	1ad3      	subs	r3, r2, r3
 8017892:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8017894:	687b      	ldr	r3, [r7, #4]
 8017896:	2b00      	cmp	r3, #0
 8017898:	f47f aed4 	bne.w	8017644 <f_write+0x76>
 801789c:	e000      	b.n	80178a0 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801789e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80178a0:	68fb      	ldr	r3, [r7, #12]
 80178a2:	7d1b      	ldrb	r3, [r3, #20]
 80178a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80178a8:	b2da      	uxtb	r2, r3
 80178aa:	68fb      	ldr	r3, [r7, #12]
 80178ac:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80178ae:	2300      	movs	r3, #0
}
 80178b0:	4618      	mov	r0, r3
 80178b2:	3730      	adds	r7, #48	; 0x30
 80178b4:	46bd      	mov	sp, r7
 80178b6:	bd80      	pop	{r7, pc}

080178b8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80178b8:	b580      	push	{r7, lr}
 80178ba:	b086      	sub	sp, #24
 80178bc:	af00      	add	r7, sp, #0
 80178be:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	f107 0208 	add.w	r2, r7, #8
 80178c6:	4611      	mov	r1, r2
 80178c8:	4618      	mov	r0, r3
 80178ca:	f7ff fb07 	bl	8016edc <validate>
 80178ce:	4603      	mov	r3, r0
 80178d0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80178d2:	7dfb      	ldrb	r3, [r7, #23]
 80178d4:	2b00      	cmp	r3, #0
 80178d6:	d168      	bne.n	80179aa <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80178d8:	687b      	ldr	r3, [r7, #4]
 80178da:	7d1b      	ldrb	r3, [r3, #20]
 80178dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80178e0:	2b00      	cmp	r3, #0
 80178e2:	d062      	beq.n	80179aa <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80178e4:	687b      	ldr	r3, [r7, #4]
 80178e6:	7d1b      	ldrb	r3, [r3, #20]
 80178e8:	b25b      	sxtb	r3, r3
 80178ea:	2b00      	cmp	r3, #0
 80178ec:	da15      	bge.n	801791a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80178ee:	68bb      	ldr	r3, [r7, #8]
 80178f0:	7858      	ldrb	r0, [r3, #1]
 80178f2:	687b      	ldr	r3, [r7, #4]
 80178f4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80178f8:	687b      	ldr	r3, [r7, #4]
 80178fa:	6a1a      	ldr	r2, [r3, #32]
 80178fc:	2301      	movs	r3, #1
 80178fe:	f7fd fe45 	bl	801558c <disk_write>
 8017902:	4603      	mov	r3, r0
 8017904:	2b00      	cmp	r3, #0
 8017906:	d001      	beq.n	801790c <f_sync+0x54>
 8017908:	2301      	movs	r3, #1
 801790a:	e04f      	b.n	80179ac <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801790c:	687b      	ldr	r3, [r7, #4]
 801790e:	7d1b      	ldrb	r3, [r3, #20]
 8017910:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017914:	b2da      	uxtb	r2, r3
 8017916:	687b      	ldr	r3, [r7, #4]
 8017918:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801791a:	f7fb ffb3 	bl	8013884 <get_fattime>
 801791e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8017920:	68ba      	ldr	r2, [r7, #8]
 8017922:	687b      	ldr	r3, [r7, #4]
 8017924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017926:	4619      	mov	r1, r3
 8017928:	4610      	mov	r0, r2
 801792a:	f7fe f91d 	bl	8015b68 <move_window>
 801792e:	4603      	mov	r3, r0
 8017930:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8017932:	7dfb      	ldrb	r3, [r7, #23]
 8017934:	2b00      	cmp	r3, #0
 8017936:	d138      	bne.n	80179aa <f_sync+0xf2>
					dir = fp->dir_ptr;
 8017938:	687b      	ldr	r3, [r7, #4]
 801793a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801793c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801793e:	68fb      	ldr	r3, [r7, #12]
 8017940:	330b      	adds	r3, #11
 8017942:	781a      	ldrb	r2, [r3, #0]
 8017944:	68fb      	ldr	r3, [r7, #12]
 8017946:	330b      	adds	r3, #11
 8017948:	f042 0220 	orr.w	r2, r2, #32
 801794c:	b2d2      	uxtb	r2, r2
 801794e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8017950:	687b      	ldr	r3, [r7, #4]
 8017952:	6818      	ldr	r0, [r3, #0]
 8017954:	687b      	ldr	r3, [r7, #4]
 8017956:	689b      	ldr	r3, [r3, #8]
 8017958:	461a      	mov	r2, r3
 801795a:	68f9      	ldr	r1, [r7, #12]
 801795c:	f7fe fe2a 	bl	80165b4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8017960:	68fb      	ldr	r3, [r7, #12]
 8017962:	f103 021c 	add.w	r2, r3, #28
 8017966:	687b      	ldr	r3, [r7, #4]
 8017968:	68db      	ldr	r3, [r3, #12]
 801796a:	4619      	mov	r1, r3
 801796c:	4610      	mov	r0, r2
 801796e:	f7fd fea1 	bl	80156b4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8017972:	68fb      	ldr	r3, [r7, #12]
 8017974:	3316      	adds	r3, #22
 8017976:	6939      	ldr	r1, [r7, #16]
 8017978:	4618      	mov	r0, r3
 801797a:	f7fd fe9b 	bl	80156b4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801797e:	68fb      	ldr	r3, [r7, #12]
 8017980:	3312      	adds	r3, #18
 8017982:	2100      	movs	r1, #0
 8017984:	4618      	mov	r0, r3
 8017986:	f7fd fe7a 	bl	801567e <st_word>
					fs->wflag = 1;
 801798a:	68bb      	ldr	r3, [r7, #8]
 801798c:	2201      	movs	r2, #1
 801798e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8017990:	68bb      	ldr	r3, [r7, #8]
 8017992:	4618      	mov	r0, r3
 8017994:	f7fe f916 	bl	8015bc4 <sync_fs>
 8017998:	4603      	mov	r3, r0
 801799a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801799c:	687b      	ldr	r3, [r7, #4]
 801799e:	7d1b      	ldrb	r3, [r3, #20]
 80179a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80179a4:	b2da      	uxtb	r2, r3
 80179a6:	687b      	ldr	r3, [r7, #4]
 80179a8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80179aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80179ac:	4618      	mov	r0, r3
 80179ae:	3718      	adds	r7, #24
 80179b0:	46bd      	mov	sp, r7
 80179b2:	bd80      	pop	{r7, pc}

080179b4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80179b4:	b580      	push	{r7, lr}
 80179b6:	b084      	sub	sp, #16
 80179b8:	af00      	add	r7, sp, #0
 80179ba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80179bc:	6878      	ldr	r0, [r7, #4]
 80179be:	f7ff ff7b 	bl	80178b8 <f_sync>
 80179c2:	4603      	mov	r3, r0
 80179c4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80179c6:	7bfb      	ldrb	r3, [r7, #15]
 80179c8:	2b00      	cmp	r3, #0
 80179ca:	d118      	bne.n	80179fe <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80179cc:	687b      	ldr	r3, [r7, #4]
 80179ce:	f107 0208 	add.w	r2, r7, #8
 80179d2:	4611      	mov	r1, r2
 80179d4:	4618      	mov	r0, r3
 80179d6:	f7ff fa81 	bl	8016edc <validate>
 80179da:	4603      	mov	r3, r0
 80179dc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80179de:	7bfb      	ldrb	r3, [r7, #15]
 80179e0:	2b00      	cmp	r3, #0
 80179e2:	d10c      	bne.n	80179fe <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80179e4:	687b      	ldr	r3, [r7, #4]
 80179e6:	691b      	ldr	r3, [r3, #16]
 80179e8:	4618      	mov	r0, r3
 80179ea:	f7fe f819 	bl	8015a20 <dec_lock>
 80179ee:	4603      	mov	r3, r0
 80179f0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80179f2:	7bfb      	ldrb	r3, [r7, #15]
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	d102      	bne.n	80179fe <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80179f8:	687b      	ldr	r3, [r7, #4]
 80179fa:	2200      	movs	r2, #0
 80179fc:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80179fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a00:	4618      	mov	r0, r3
 8017a02:	3710      	adds	r7, #16
 8017a04:	46bd      	mov	sp, r7
 8017a06:	bd80      	pop	{r7, pc}

08017a08 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 8017a08:	b590      	push	{r4, r7, lr}
 8017a0a:	b09d      	sub	sp, #116	; 0x74
 8017a0c:	af00      	add	r7, sp, #0
 8017a0e:	60f8      	str	r0, [r7, #12]
 8017a10:	607a      	str	r2, [r7, #4]
 8017a12:	603b      	str	r3, [r7, #0]
 8017a14:	460b      	mov	r3, r1
 8017a16:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 8017a18:	2301      	movs	r3, #1
 8017a1a:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 8017a1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8017a20:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 8017a22:	f107 030c 	add.w	r3, r7, #12
 8017a26:	4618      	mov	r0, r3
 8017a28:	f7fe ff71 	bl	801690e <get_ldnumber>
 8017a2c:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8017a2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017a30:	2b00      	cmp	r3, #0
 8017a32:	da02      	bge.n	8017a3a <f_mkfs+0x32>
 8017a34:	230b      	movs	r3, #11
 8017a36:	f000 bc0d 	b.w	8018254 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 8017a3a:	4a94      	ldr	r2, [pc, #592]	; (8017c8c <f_mkfs+0x284>)
 8017a3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017a3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017a42:	2b00      	cmp	r3, #0
 8017a44:	d005      	beq.n	8017a52 <f_mkfs+0x4a>
 8017a46:	4a91      	ldr	r2, [pc, #580]	; (8017c8c <f_mkfs+0x284>)
 8017a48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017a4e:	2200      	movs	r2, #0
 8017a50:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 8017a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017a54:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 8017a58:	2300      	movs	r3, #0
 8017a5a:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 8017a5e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8017a62:	4618      	mov	r0, r3
 8017a64:	f7fd fd4c 	bl	8015500 <disk_initialize>
 8017a68:	4603      	mov	r3, r0
 8017a6a:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8017a6e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8017a72:	f003 0301 	and.w	r3, r3, #1
 8017a76:	2b00      	cmp	r3, #0
 8017a78:	d001      	beq.n	8017a7e <f_mkfs+0x76>
 8017a7a:	2303      	movs	r3, #3
 8017a7c:	e3ea      	b.n	8018254 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8017a7e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8017a82:	f003 0304 	and.w	r3, r3, #4
 8017a86:	2b00      	cmp	r3, #0
 8017a88:	d001      	beq.n	8017a8e <f_mkfs+0x86>
 8017a8a:	230a      	movs	r3, #10
 8017a8c:	e3e2      	b.n	8018254 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 8017a8e:	f107 0214 	add.w	r2, r7, #20
 8017a92:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8017a96:	2103      	movs	r1, #3
 8017a98:	4618      	mov	r0, r3
 8017a9a:	f7fd fd97 	bl	80155cc <disk_ioctl>
 8017a9e:	4603      	mov	r3, r0
 8017aa0:	2b00      	cmp	r3, #0
 8017aa2:	d10c      	bne.n	8017abe <f_mkfs+0xb6>
 8017aa4:	697b      	ldr	r3, [r7, #20]
 8017aa6:	2b00      	cmp	r3, #0
 8017aa8:	d009      	beq.n	8017abe <f_mkfs+0xb6>
 8017aaa:	697b      	ldr	r3, [r7, #20]
 8017aac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8017ab0:	d805      	bhi.n	8017abe <f_mkfs+0xb6>
 8017ab2:	697b      	ldr	r3, [r7, #20]
 8017ab4:	1e5a      	subs	r2, r3, #1
 8017ab6:	697b      	ldr	r3, [r7, #20]
 8017ab8:	4013      	ands	r3, r2
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	d001      	beq.n	8017ac2 <f_mkfs+0xba>
 8017abe:	2301      	movs	r3, #1
 8017ac0:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 8017ac2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8017ac6:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 8017ac8:	687b      	ldr	r3, [r7, #4]
 8017aca:	2b00      	cmp	r3, #0
 8017acc:	d003      	beq.n	8017ad6 <f_mkfs+0xce>
 8017ace:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017ad0:	687a      	ldr	r2, [r7, #4]
 8017ad2:	429a      	cmp	r2, r3
 8017ad4:	d309      	bcc.n	8017aea <f_mkfs+0xe2>
 8017ad6:	687b      	ldr	r3, [r7, #4]
 8017ad8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8017adc:	d805      	bhi.n	8017aea <f_mkfs+0xe2>
 8017ade:	687b      	ldr	r3, [r7, #4]
 8017ae0:	1e5a      	subs	r2, r3, #1
 8017ae2:	687b      	ldr	r3, [r7, #4]
 8017ae4:	4013      	ands	r3, r2
 8017ae6:	2b00      	cmp	r3, #0
 8017ae8:	d001      	beq.n	8017aee <f_mkfs+0xe6>
 8017aea:	2313      	movs	r3, #19
 8017aec:	e3b2      	b.n	8018254 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 8017aee:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017af0:	687a      	ldr	r2, [r7, #4]
 8017af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8017af6:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 8017af8:	683b      	ldr	r3, [r7, #0]
 8017afa:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 8017afc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017afe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8017b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8017b06:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 8017b08:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8017b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017b0c:	fb02 f303 	mul.w	r3, r2, r3
 8017b10:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 8017b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017b14:	2b00      	cmp	r3, #0
 8017b16:	d101      	bne.n	8017b1c <f_mkfs+0x114>
 8017b18:	230e      	movs	r3, #14
 8017b1a:	e39b      	b.n	8018254 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 8017b1c:	f107 0210 	add.w	r2, r7, #16
 8017b20:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8017b24:	2101      	movs	r1, #1
 8017b26:	4618      	mov	r0, r3
 8017b28:	f7fd fd50 	bl	80155cc <disk_ioctl>
 8017b2c:	4603      	mov	r3, r0
 8017b2e:	2b00      	cmp	r3, #0
 8017b30:	d001      	beq.n	8017b36 <f_mkfs+0x12e>
 8017b32:	2301      	movs	r3, #1
 8017b34:	e38e      	b.n	8018254 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 8017b36:	7afb      	ldrb	r3, [r7, #11]
 8017b38:	f003 0308 	and.w	r3, r3, #8
 8017b3c:	2b00      	cmp	r3, #0
 8017b3e:	d001      	beq.n	8017b44 <f_mkfs+0x13c>
 8017b40:	2300      	movs	r3, #0
 8017b42:	e000      	b.n	8017b46 <f_mkfs+0x13e>
 8017b44:	233f      	movs	r3, #63	; 0x3f
 8017b46:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 8017b48:	693b      	ldr	r3, [r7, #16]
 8017b4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017b4c:	429a      	cmp	r2, r3
 8017b4e:	d901      	bls.n	8017b54 <f_mkfs+0x14c>
 8017b50:	230e      	movs	r3, #14
 8017b52:	e37f      	b.n	8018254 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 8017b54:	693a      	ldr	r2, [r7, #16]
 8017b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017b58:	1ad3      	subs	r3, r2, r3
 8017b5a:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 8017b5c:	693b      	ldr	r3, [r7, #16]
 8017b5e:	2b7f      	cmp	r3, #127	; 0x7f
 8017b60:	d801      	bhi.n	8017b66 <f_mkfs+0x15e>
 8017b62:	230e      	movs	r3, #14
 8017b64:	e376      	b.n	8018254 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 8017b66:	687b      	ldr	r3, [r7, #4]
 8017b68:	2b80      	cmp	r3, #128	; 0x80
 8017b6a:	d901      	bls.n	8017b70 <f_mkfs+0x168>
 8017b6c:	2313      	movs	r3, #19
 8017b6e:	e371      	b.n	8018254 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 8017b70:	7afb      	ldrb	r3, [r7, #11]
 8017b72:	f003 0302 	and.w	r3, r3, #2
 8017b76:	2b00      	cmp	r3, #0
 8017b78:	d00d      	beq.n	8017b96 <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 8017b7a:	7afb      	ldrb	r3, [r7, #11]
 8017b7c:	f003 0307 	and.w	r3, r3, #7
 8017b80:	2b02      	cmp	r3, #2
 8017b82:	d004      	beq.n	8017b8e <f_mkfs+0x186>
 8017b84:	7afb      	ldrb	r3, [r7, #11]
 8017b86:	f003 0301 	and.w	r3, r3, #1
 8017b8a:	2b00      	cmp	r3, #0
 8017b8c:	d103      	bne.n	8017b96 <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 8017b8e:	2303      	movs	r3, #3
 8017b90:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8017b94:	e009      	b.n	8017baa <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 8017b96:	7afb      	ldrb	r3, [r7, #11]
 8017b98:	f003 0301 	and.w	r3, r3, #1
 8017b9c:	2b00      	cmp	r3, #0
 8017b9e:	d101      	bne.n	8017ba4 <f_mkfs+0x19c>
 8017ba0:	2313      	movs	r3, #19
 8017ba2:	e357      	b.n	8018254 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 8017ba4:	2302      	movs	r3, #2
 8017ba6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	653b      	str	r3, [r7, #80]	; 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 8017bae:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017bb2:	2b03      	cmp	r3, #3
 8017bb4:	d13c      	bne.n	8017c30 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 8017bb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d11b      	bne.n	8017bf4 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 8017bbc:	693b      	ldr	r3, [r7, #16]
 8017bbe:	0c5b      	lsrs	r3, r3, #17
 8017bc0:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8017bc2:	2300      	movs	r3, #0
 8017bc4:	64bb      	str	r3, [r7, #72]	; 0x48
 8017bc6:	2301      	movs	r3, #1
 8017bc8:	653b      	str	r3, [r7, #80]	; 0x50
 8017bca:	e005      	b.n	8017bd8 <f_mkfs+0x1d0>
 8017bcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017bce:	3301      	adds	r3, #1
 8017bd0:	64bb      	str	r3, [r7, #72]	; 0x48
 8017bd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017bd4:	005b      	lsls	r3, r3, #1
 8017bd6:	653b      	str	r3, [r7, #80]	; 0x50
 8017bd8:	4a2d      	ldr	r2, [pc, #180]	; (8017c90 <f_mkfs+0x288>)
 8017bda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017bdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017be0:	2b00      	cmp	r3, #0
 8017be2:	d007      	beq.n	8017bf4 <f_mkfs+0x1ec>
 8017be4:	4a2a      	ldr	r2, [pc, #168]	; (8017c90 <f_mkfs+0x288>)
 8017be6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017be8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017bec:	461a      	mov	r2, r3
 8017bee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017bf0:	4293      	cmp	r3, r2
 8017bf2:	d2eb      	bcs.n	8017bcc <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 8017bf4:	693a      	ldr	r2, [r7, #16]
 8017bf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8017bfc:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 8017bfe:	6a3b      	ldr	r3, [r7, #32]
 8017c00:	3302      	adds	r3, #2
 8017c02:	009a      	lsls	r2, r3, #2
 8017c04:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017c06:	4413      	add	r3, r2
 8017c08:	1e5a      	subs	r2, r3, #1
 8017c0a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8017c10:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 8017c12:	2320      	movs	r3, #32
 8017c14:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = 0;		/* No static directory */
 8017c16:	2300      	movs	r3, #0
 8017c18:	66fb      	str	r3, [r7, #108]	; 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 8017c1a:	6a3b      	ldr	r3, [r7, #32]
 8017c1c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8017c20:	4293      	cmp	r3, r2
 8017c22:	d903      	bls.n	8017c2c <f_mkfs+0x224>
 8017c24:	6a3b      	ldr	r3, [r7, #32]
 8017c26:	4a1b      	ldr	r2, [pc, #108]	; (8017c94 <f_mkfs+0x28c>)
 8017c28:	4293      	cmp	r3, r2
 8017c2a:	d952      	bls.n	8017cd2 <f_mkfs+0x2ca>
 8017c2c:	230e      	movs	r3, #14
 8017c2e:	e311      	b.n	8018254 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 8017c30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017c32:	2b00      	cmp	r3, #0
 8017c34:	d11b      	bne.n	8017c6e <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 8017c36:	693b      	ldr	r3, [r7, #16]
 8017c38:	0b1b      	lsrs	r3, r3, #12
 8017c3a:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8017c3c:	2300      	movs	r3, #0
 8017c3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8017c40:	2301      	movs	r3, #1
 8017c42:	653b      	str	r3, [r7, #80]	; 0x50
 8017c44:	e005      	b.n	8017c52 <f_mkfs+0x24a>
 8017c46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017c48:	3301      	adds	r3, #1
 8017c4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8017c4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017c4e:	005b      	lsls	r3, r3, #1
 8017c50:	653b      	str	r3, [r7, #80]	; 0x50
 8017c52:	4a11      	ldr	r2, [pc, #68]	; (8017c98 <f_mkfs+0x290>)
 8017c54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017c56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017c5a:	2b00      	cmp	r3, #0
 8017c5c:	d007      	beq.n	8017c6e <f_mkfs+0x266>
 8017c5e:	4a0e      	ldr	r2, [pc, #56]	; (8017c98 <f_mkfs+0x290>)
 8017c60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017c62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017c66:	461a      	mov	r2, r3
 8017c68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017c6a:	4293      	cmp	r3, r2
 8017c6c:	d2eb      	bcs.n	8017c46 <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 8017c6e:	693a      	ldr	r2, [r7, #16]
 8017c70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8017c76:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 8017c78:	6a3b      	ldr	r3, [r7, #32]
 8017c7a:	f640 72f5 	movw	r2, #4085	; 0xff5
 8017c7e:	4293      	cmp	r3, r2
 8017c80:	d90c      	bls.n	8017c9c <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 8017c82:	6a3b      	ldr	r3, [r7, #32]
 8017c84:	3302      	adds	r3, #2
 8017c86:	005b      	lsls	r3, r3, #1
 8017c88:	65fb      	str	r3, [r7, #92]	; 0x5c
 8017c8a:	e012      	b.n	8017cb2 <f_mkfs+0x2aa>
 8017c8c:	200013fc 	.word	0x200013fc
 8017c90:	0801c320 	.word	0x0801c320
 8017c94:	0ffffff5 	.word	0x0ffffff5
 8017c98:	0801c330 	.word	0x0801c330
				} else {
					fmt = FS_FAT12;
 8017c9c:	2301      	movs	r3, #1
 8017c9e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 8017ca2:	6a3a      	ldr	r2, [r7, #32]
 8017ca4:	4613      	mov	r3, r2
 8017ca6:	005b      	lsls	r3, r3, #1
 8017ca8:	4413      	add	r3, r2
 8017caa:	3301      	adds	r3, #1
 8017cac:	085b      	lsrs	r3, r3, #1
 8017cae:	3303      	adds	r3, #3
 8017cb0:	65fb      	str	r3, [r7, #92]	; 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 8017cb2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8017cb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017cb6:	4413      	add	r3, r2
 8017cb8:	1e5a      	subs	r2, r3, #1
 8017cba:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8017cc0:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 8017cc2:	2301      	movs	r3, #1
 8017cc4:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 8017cc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017cc8:	015a      	lsls	r2, r3, #5
 8017cca:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017ccc:	fbb2 f3f3 	udiv	r3, r2, r3
 8017cd0:	66fb      	str	r3, [r7, #108]	; 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 8017cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017cd4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017cd6:	4413      	add	r3, r2
 8017cd8:	65bb      	str	r3, [r7, #88]	; 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 8017cda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8017cdc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8017cde:	fb03 f202 	mul.w	r2, r3, r2
 8017ce2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8017ce4:	4413      	add	r3, r2
 8017ce6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8017ce8:	4413      	add	r3, r2
 8017cea:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 8017cec:	697a      	ldr	r2, [r7, #20]
 8017cee:	69fb      	ldr	r3, [r7, #28]
 8017cf0:	4413      	add	r3, r2
 8017cf2:	1e5a      	subs	r2, r3, #1
 8017cf4:	697b      	ldr	r3, [r7, #20]
 8017cf6:	425b      	negs	r3, r3
 8017cf8:	401a      	ands	r2, r3
 8017cfa:	69fb      	ldr	r3, [r7, #28]
 8017cfc:	1ad3      	subs	r3, r2, r3
 8017cfe:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 8017d00:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017d04:	2b03      	cmp	r3, #3
 8017d06:	d108      	bne.n	8017d1a <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 8017d08:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8017d0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017d0c:	4413      	add	r3, r2
 8017d0e:	657b      	str	r3, [r7, #84]	; 0x54
 8017d10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8017d12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017d14:	4413      	add	r3, r2
 8017d16:	65bb      	str	r3, [r7, #88]	; 0x58
 8017d18:	e006      	b.n	8017d28 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 8017d1a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8017d1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8017d22:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8017d24:	4413      	add	r3, r2
 8017d26:	66bb      	str	r3, [r7, #104]	; 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8017d28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017d2a:	011a      	lsls	r2, r3, #4
 8017d2c:	69fb      	ldr	r3, [r7, #28]
 8017d2e:	441a      	add	r2, r3
 8017d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d32:	1ad2      	subs	r2, r2, r3
 8017d34:	693b      	ldr	r3, [r7, #16]
 8017d36:	429a      	cmp	r2, r3
 8017d38:	d901      	bls.n	8017d3e <f_mkfs+0x336>
 8017d3a:	230e      	movs	r3, #14
 8017d3c:	e28a      	b.n	8018254 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 8017d3e:	693a      	ldr	r2, [r7, #16]
 8017d40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017d42:	1ad2      	subs	r2, r2, r3
 8017d44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8017d46:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8017d48:	fb01 f303 	mul.w	r3, r1, r3
 8017d4c:	1ad2      	subs	r2, r2, r3
 8017d4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017d50:	1ad2      	subs	r2, r2, r3
 8017d52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8017d58:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 8017d5a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017d5e:	2b03      	cmp	r3, #3
 8017d60:	d10f      	bne.n	8017d82 <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 8017d62:	6a3b      	ldr	r3, [r7, #32]
 8017d64:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8017d68:	4293      	cmp	r3, r2
 8017d6a:	d80a      	bhi.n	8017d82 <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8017d6c:	687b      	ldr	r3, [r7, #4]
 8017d6e:	2b00      	cmp	r3, #0
 8017d70:	d105      	bne.n	8017d7e <f_mkfs+0x376>
 8017d72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017d74:	085b      	lsrs	r3, r3, #1
 8017d76:	607b      	str	r3, [r7, #4]
 8017d78:	687b      	ldr	r3, [r7, #4]
 8017d7a:	2b00      	cmp	r3, #0
 8017d7c:	d144      	bne.n	8017e08 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 8017d7e:	230e      	movs	r3, #14
 8017d80:	e268      	b.n	8018254 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 8017d82:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017d86:	2b02      	cmp	r3, #2
 8017d88:	d133      	bne.n	8017df2 <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 8017d8a:	6a3b      	ldr	r3, [r7, #32]
 8017d8c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8017d90:	4293      	cmp	r3, r2
 8017d92:	d91e      	bls.n	8017dd2 <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 8017d94:	687b      	ldr	r3, [r7, #4]
 8017d96:	2b00      	cmp	r3, #0
 8017d98:	d107      	bne.n	8017daa <f_mkfs+0x3a2>
 8017d9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017d9c:	005b      	lsls	r3, r3, #1
 8017d9e:	2b40      	cmp	r3, #64	; 0x40
 8017da0:	d803      	bhi.n	8017daa <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 8017da2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017da4:	005b      	lsls	r3, r3, #1
 8017da6:	607b      	str	r3, [r7, #4]
 8017da8:	e033      	b.n	8017e12 <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 8017daa:	7afb      	ldrb	r3, [r7, #11]
 8017dac:	f003 0302 	and.w	r3, r3, #2
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d003      	beq.n	8017dbc <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 8017db4:	2303      	movs	r3, #3
 8017db6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8017dba:	e02a      	b.n	8017e12 <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8017dbc:	687b      	ldr	r3, [r7, #4]
 8017dbe:	2b00      	cmp	r3, #0
 8017dc0:	d105      	bne.n	8017dce <f_mkfs+0x3c6>
 8017dc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017dc4:	005b      	lsls	r3, r3, #1
 8017dc6:	607b      	str	r3, [r7, #4]
 8017dc8:	687b      	ldr	r3, [r7, #4]
 8017dca:	2b80      	cmp	r3, #128	; 0x80
 8017dcc:	d91e      	bls.n	8017e0c <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 8017dce:	230e      	movs	r3, #14
 8017dd0:	e240      	b.n	8018254 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 8017dd2:	6a3b      	ldr	r3, [r7, #32]
 8017dd4:	f640 72f5 	movw	r2, #4085	; 0xff5
 8017dd8:	4293      	cmp	r3, r2
 8017dda:	d80a      	bhi.n	8017df2 <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8017ddc:	687b      	ldr	r3, [r7, #4]
 8017dde:	2b00      	cmp	r3, #0
 8017de0:	d105      	bne.n	8017dee <f_mkfs+0x3e6>
 8017de2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017de4:	005b      	lsls	r3, r3, #1
 8017de6:	607b      	str	r3, [r7, #4]
 8017de8:	687b      	ldr	r3, [r7, #4]
 8017dea:	2b80      	cmp	r3, #128	; 0x80
 8017dec:	d910      	bls.n	8017e10 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 8017dee:	230e      	movs	r3, #14
 8017df0:	e230      	b.n	8018254 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 8017df2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017df6:	2b01      	cmp	r3, #1
 8017df8:	d10c      	bne.n	8017e14 <f_mkfs+0x40c>
 8017dfa:	6a3b      	ldr	r3, [r7, #32]
 8017dfc:	f640 72f5 	movw	r2, #4085	; 0xff5
 8017e00:	4293      	cmp	r3, r2
 8017e02:	d907      	bls.n	8017e14 <f_mkfs+0x40c>
 8017e04:	230e      	movs	r3, #14
 8017e06:	e225      	b.n	8018254 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8017e08:	bf00      	nop
 8017e0a:	e6ce      	b.n	8017baa <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8017e0c:	bf00      	nop
 8017e0e:	e6cc      	b.n	8017baa <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8017e10:	bf00      	nop
			pau = au;
 8017e12:	e6ca      	b.n	8017baa <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 8017e14:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 8017e16:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017e18:	461a      	mov	r2, r3
 8017e1a:	2100      	movs	r1, #0
 8017e1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017e1e:	f7fd fc96 	bl	801574e <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 8017e22:	220b      	movs	r2, #11
 8017e24:	49b2      	ldr	r1, [pc, #712]	; (80180f0 <f_mkfs+0x6e8>)
 8017e26:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017e28:	f7fd fc70 	bl	801570c <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 8017e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e2e:	330b      	adds	r3, #11
 8017e30:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8017e32:	4611      	mov	r1, r2
 8017e34:	4618      	mov	r0, r3
 8017e36:	f7fd fc22 	bl	801567e <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 8017e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e3c:	330d      	adds	r3, #13
 8017e3e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8017e40:	b2d2      	uxtb	r2, r2
 8017e42:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 8017e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e46:	330e      	adds	r3, #14
 8017e48:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8017e4a:	b292      	uxth	r2, r2
 8017e4c:	4611      	mov	r1, r2
 8017e4e:	4618      	mov	r0, r3
 8017e50:	f7fd fc15 	bl	801567e <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 8017e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e56:	3310      	adds	r3, #16
 8017e58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8017e5a:	b2d2      	uxtb	r2, r2
 8017e5c:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 8017e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e60:	f103 0211 	add.w	r2, r3, #17
 8017e64:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017e68:	2b03      	cmp	r3, #3
 8017e6a:	d002      	beq.n	8017e72 <f_mkfs+0x46a>
 8017e6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017e6e:	b29b      	uxth	r3, r3
 8017e70:	e000      	b.n	8017e74 <f_mkfs+0x46c>
 8017e72:	2300      	movs	r3, #0
 8017e74:	4619      	mov	r1, r3
 8017e76:	4610      	mov	r0, r2
 8017e78:	f7fd fc01 	bl	801567e <st_word>
		if (sz_vol < 0x10000) {
 8017e7c:	693b      	ldr	r3, [r7, #16]
 8017e7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017e82:	d208      	bcs.n	8017e96 <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 8017e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e86:	3313      	adds	r3, #19
 8017e88:	693a      	ldr	r2, [r7, #16]
 8017e8a:	b292      	uxth	r2, r2
 8017e8c:	4611      	mov	r1, r2
 8017e8e:	4618      	mov	r0, r3
 8017e90:	f7fd fbf5 	bl	801567e <st_word>
 8017e94:	e006      	b.n	8017ea4 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 8017e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e98:	3320      	adds	r3, #32
 8017e9a:	693a      	ldr	r2, [r7, #16]
 8017e9c:	4611      	mov	r1, r2
 8017e9e:	4618      	mov	r0, r3
 8017ea0:	f7fd fc08 	bl	80156b4 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 8017ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ea6:	3315      	adds	r3, #21
 8017ea8:	22f8      	movs	r2, #248	; 0xf8
 8017eaa:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 8017eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017eae:	3318      	adds	r3, #24
 8017eb0:	213f      	movs	r1, #63	; 0x3f
 8017eb2:	4618      	mov	r0, r3
 8017eb4:	f7fd fbe3 	bl	801567e <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 8017eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017eba:	331a      	adds	r3, #26
 8017ebc:	21ff      	movs	r1, #255	; 0xff
 8017ebe:	4618      	mov	r0, r3
 8017ec0:	f7fd fbdd 	bl	801567e <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 8017ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ec6:	331c      	adds	r3, #28
 8017ec8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017eca:	4618      	mov	r0, r3
 8017ecc:	f7fd fbf2 	bl	80156b4 <st_dword>
		if (fmt == FS_FAT32) {
 8017ed0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017ed4:	2b03      	cmp	r3, #3
 8017ed6:	d131      	bne.n	8017f3c <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 8017ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017eda:	f103 0443 	add.w	r4, r3, #67	; 0x43
 8017ede:	f7fb fcd1 	bl	8013884 <get_fattime>
 8017ee2:	4603      	mov	r3, r0
 8017ee4:	4619      	mov	r1, r3
 8017ee6:	4620      	mov	r0, r4
 8017ee8:	f7fd fbe4 	bl	80156b4 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 8017eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017eee:	3324      	adds	r3, #36	; 0x24
 8017ef0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8017ef2:	4618      	mov	r0, r3
 8017ef4:	f7fd fbde 	bl	80156b4 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 8017ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017efa:	332c      	adds	r3, #44	; 0x2c
 8017efc:	2102      	movs	r1, #2
 8017efe:	4618      	mov	r0, r3
 8017f00:	f7fd fbd8 	bl	80156b4 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 8017f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f06:	3330      	adds	r3, #48	; 0x30
 8017f08:	2101      	movs	r1, #1
 8017f0a:	4618      	mov	r0, r3
 8017f0c:	f7fd fbb7 	bl	801567e <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 8017f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f12:	3332      	adds	r3, #50	; 0x32
 8017f14:	2106      	movs	r1, #6
 8017f16:	4618      	mov	r0, r3
 8017f18:	f7fd fbb1 	bl	801567e <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 8017f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f1e:	3340      	adds	r3, #64	; 0x40
 8017f20:	2280      	movs	r2, #128	; 0x80
 8017f22:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 8017f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f26:	3342      	adds	r3, #66	; 0x42
 8017f28:	2229      	movs	r2, #41	; 0x29
 8017f2a:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8017f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f2e:	3347      	adds	r3, #71	; 0x47
 8017f30:	2213      	movs	r2, #19
 8017f32:	4970      	ldr	r1, [pc, #448]	; (80180f4 <f_mkfs+0x6ec>)
 8017f34:	4618      	mov	r0, r3
 8017f36:	f7fd fbe9 	bl	801570c <mem_cpy>
 8017f3a:	e020      	b.n	8017f7e <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 8017f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f3e:	f103 0427 	add.w	r4, r3, #39	; 0x27
 8017f42:	f7fb fc9f 	bl	8013884 <get_fattime>
 8017f46:	4603      	mov	r3, r0
 8017f48:	4619      	mov	r1, r3
 8017f4a:	4620      	mov	r0, r4
 8017f4c:	f7fd fbb2 	bl	80156b4 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 8017f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f52:	3316      	adds	r3, #22
 8017f54:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8017f56:	b292      	uxth	r2, r2
 8017f58:	4611      	mov	r1, r2
 8017f5a:	4618      	mov	r0, r3
 8017f5c:	f7fd fb8f 	bl	801567e <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 8017f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f62:	3324      	adds	r3, #36	; 0x24
 8017f64:	2280      	movs	r2, #128	; 0x80
 8017f66:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 8017f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f6a:	3326      	adds	r3, #38	; 0x26
 8017f6c:	2229      	movs	r2, #41	; 0x29
 8017f6e:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8017f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f72:	332b      	adds	r3, #43	; 0x2b
 8017f74:	2213      	movs	r2, #19
 8017f76:	4960      	ldr	r1, [pc, #384]	; (80180f8 <f_mkfs+0x6f0>)
 8017f78:	4618      	mov	r0, r3
 8017f7a:	f7fd fbc7 	bl	801570c <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 8017f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f80:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8017f84:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8017f88:	4618      	mov	r0, r3
 8017f8a:	f7fd fb78 	bl	801567e <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 8017f8e:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8017f92:	2301      	movs	r3, #1
 8017f94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017f96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017f98:	f7fd faf8 	bl	801558c <disk_write>
 8017f9c:	4603      	mov	r3, r0
 8017f9e:	2b00      	cmp	r3, #0
 8017fa0:	d001      	beq.n	8017fa6 <f_mkfs+0x59e>
 8017fa2:	2301      	movs	r3, #1
 8017fa4:	e156      	b.n	8018254 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 8017fa6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8017faa:	2b03      	cmp	r3, #3
 8017fac:	d140      	bne.n	8018030 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 8017fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017fb0:	1d9a      	adds	r2, r3, #6
 8017fb2:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8017fb6:	2301      	movs	r3, #1
 8017fb8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8017fba:	f7fd fae7 	bl	801558c <disk_write>
			mem_set(buf, 0, ss);
 8017fbe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8017fc0:	461a      	mov	r2, r3
 8017fc2:	2100      	movs	r1, #0
 8017fc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017fc6:	f7fd fbc2 	bl	801574e <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 8017fca:	494c      	ldr	r1, [pc, #304]	; (80180fc <f_mkfs+0x6f4>)
 8017fcc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017fce:	f7fd fb71 	bl	80156b4 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 8017fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017fd4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8017fd8:	4949      	ldr	r1, [pc, #292]	; (8018100 <f_mkfs+0x6f8>)
 8017fda:	4618      	mov	r0, r3
 8017fdc:	f7fd fb6a 	bl	80156b4 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8017fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017fe2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8017fe6:	6a3b      	ldr	r3, [r7, #32]
 8017fe8:	3b01      	subs	r3, #1
 8017fea:	4619      	mov	r1, r3
 8017fec:	4610      	mov	r0, r2
 8017fee:	f7fd fb61 	bl	80156b4 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8017ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ff4:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8017ff8:	2102      	movs	r1, #2
 8017ffa:	4618      	mov	r0, r3
 8017ffc:	f7fd fb5a 	bl	80156b4 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 8018000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018002:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8018006:	f64a 2155 	movw	r1, #43605	; 0xaa55
 801800a:	4618      	mov	r0, r3
 801800c:	f7fd fb37 	bl	801567e <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 8018010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018012:	1dda      	adds	r2, r3, #7
 8018014:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8018018:	2301      	movs	r3, #1
 801801a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801801c:	f7fd fab6 	bl	801558c <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 8018020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018022:	1c5a      	adds	r2, r3, #1
 8018024:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8018028:	2301      	movs	r3, #1
 801802a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801802c:	f7fd faae 	bl	801558c <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 8018030:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018032:	2100      	movs	r1, #0
 8018034:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018036:	f7fd fb8a 	bl	801574e <mem_set>
		sect = b_fat;		/* FAT start sector */
 801803a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801803c:	667b      	str	r3, [r7, #100]	; 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 801803e:	2300      	movs	r3, #0
 8018040:	64bb      	str	r3, [r7, #72]	; 0x48
 8018042:	e04b      	b.n	80180dc <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 8018044:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8018048:	2b03      	cmp	r3, #3
 801804a:	d113      	bne.n	8018074 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 801804c:	f06f 0107 	mvn.w	r1, #7
 8018050:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018052:	f7fd fb2f 	bl	80156b4 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 8018056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018058:	3304      	adds	r3, #4
 801805a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 801805e:	4618      	mov	r0, r3
 8018060:	f7fd fb28 	bl	80156b4 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 8018064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018066:	3308      	adds	r3, #8
 8018068:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 801806c:	4618      	mov	r0, r3
 801806e:	f7fd fb21 	bl	80156b4 <st_dword>
 8018072:	e00b      	b.n	801808c <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 8018074:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8018078:	2b01      	cmp	r3, #1
 801807a:	d101      	bne.n	8018080 <f_mkfs+0x678>
 801807c:	4b21      	ldr	r3, [pc, #132]	; (8018104 <f_mkfs+0x6fc>)
 801807e:	e001      	b.n	8018084 <f_mkfs+0x67c>
 8018080:	f06f 0307 	mvn.w	r3, #7
 8018084:	4619      	mov	r1, r3
 8018086:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018088:	f7fd fb14 	bl	80156b4 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 801808c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801808e:	663b      	str	r3, [r7, #96]	; 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 8018090:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8018092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018094:	4293      	cmp	r3, r2
 8018096:	bf28      	it	cs
 8018098:	4613      	movcs	r3, r2
 801809a:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 801809c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 80180a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80180a2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80180a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80180a6:	f7fd fa71 	bl	801558c <disk_write>
 80180aa:	4603      	mov	r3, r0
 80180ac:	2b00      	cmp	r3, #0
 80180ae:	d001      	beq.n	80180b4 <f_mkfs+0x6ac>
 80180b0:	2301      	movs	r3, #1
 80180b2:	e0cf      	b.n	8018254 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 80180b4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80180b6:	461a      	mov	r2, r3
 80180b8:	2100      	movs	r1, #0
 80180ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80180bc:	f7fd fb47 	bl	801574e <mem_set>
				sect += n; nsect -= n;
 80180c0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80180c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80180c4:	4413      	add	r3, r2
 80180c6:	667b      	str	r3, [r7, #100]	; 0x64
 80180c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80180ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80180cc:	1ad3      	subs	r3, r2, r3
 80180ce:	663b      	str	r3, [r7, #96]	; 0x60
			} while (nsect);
 80180d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80180d2:	2b00      	cmp	r3, #0
 80180d4:	d1dc      	bne.n	8018090 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 80180d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80180d8:	3301      	adds	r3, #1
 80180da:	64bb      	str	r3, [r7, #72]	; 0x48
 80180dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80180de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80180e0:	429a      	cmp	r2, r3
 80180e2:	d3af      	bcc.n	8018044 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 80180e4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80180e8:	2b03      	cmp	r3, #3
 80180ea:	d10d      	bne.n	8018108 <f_mkfs+0x700>
 80180ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80180ee:	e00c      	b.n	801810a <f_mkfs+0x702>
 80180f0:	0801c1a0 	.word	0x0801c1a0
 80180f4:	0801c1ac 	.word	0x0801c1ac
 80180f8:	0801c1c0 	.word	0x0801c1c0
 80180fc:	41615252 	.word	0x41615252
 8018100:	61417272 	.word	0x61417272
 8018104:	00fffff8 	.word	0x00fffff8
 8018108:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801810a:	663b      	str	r3, [r7, #96]	; 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 801810c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801810e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018110:	4293      	cmp	r3, r2
 8018112:	bf28      	it	cs
 8018114:	4613      	movcs	r3, r2
 8018116:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8018118:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801811c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801811e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8018120:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018122:	f7fd fa33 	bl	801558c <disk_write>
 8018126:	4603      	mov	r3, r0
 8018128:	2b00      	cmp	r3, #0
 801812a:	d001      	beq.n	8018130 <f_mkfs+0x728>
 801812c:	2301      	movs	r3, #1
 801812e:	e091      	b.n	8018254 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 8018130:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8018132:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8018134:	4413      	add	r3, r2
 8018136:	667b      	str	r3, [r7, #100]	; 0x64
 8018138:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801813a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801813c:	1ad3      	subs	r3, r2, r3
 801813e:	663b      	str	r3, [r7, #96]	; 0x60
		} while (nsect);
 8018140:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8018142:	2b00      	cmp	r3, #0
 8018144:	d1e2      	bne.n	801810c <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 8018146:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801814a:	2b03      	cmp	r3, #3
 801814c:	d103      	bne.n	8018156 <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 801814e:	230c      	movs	r3, #12
 8018150:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8018154:	e010      	b.n	8018178 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 8018156:	693b      	ldr	r3, [r7, #16]
 8018158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801815c:	d303      	bcc.n	8018166 <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 801815e:	2306      	movs	r3, #6
 8018160:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8018164:	e008      	b.n	8018178 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 8018166:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801816a:	2b02      	cmp	r3, #2
 801816c:	d101      	bne.n	8018172 <f_mkfs+0x76a>
 801816e:	2304      	movs	r3, #4
 8018170:	e000      	b.n	8018174 <f_mkfs+0x76c>
 8018172:	2301      	movs	r3, #1
 8018174:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 8018178:	7afb      	ldrb	r3, [r7, #11]
 801817a:	f003 0308 	and.w	r3, r3, #8
 801817e:	2b00      	cmp	r3, #0
 8018180:	d15b      	bne.n	801823a <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 8018182:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8018184:	461a      	mov	r2, r3
 8018186:	2100      	movs	r1, #0
 8018188:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801818a:	f7fd fae0 	bl	801574e <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 801818e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018190:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8018194:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8018198:	4618      	mov	r0, r3
 801819a:	f7fd fa70 	bl	801567e <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 801819e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80181a0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80181a4:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 80181a6:	69bb      	ldr	r3, [r7, #24]
 80181a8:	2200      	movs	r2, #0
 80181aa:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 80181ac:	69bb      	ldr	r3, [r7, #24]
 80181ae:	3301      	adds	r3, #1
 80181b0:	2201      	movs	r2, #1
 80181b2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 80181b4:	69bb      	ldr	r3, [r7, #24]
 80181b6:	3302      	adds	r3, #2
 80181b8:	2201      	movs	r2, #1
 80181ba:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 80181bc:	69bb      	ldr	r3, [r7, #24]
 80181be:	3303      	adds	r3, #3
 80181c0:	2200      	movs	r2, #0
 80181c2:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 80181c4:	69bb      	ldr	r3, [r7, #24]
 80181c6:	3304      	adds	r3, #4
 80181c8:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 80181cc:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 80181ce:	693a      	ldr	r2, [r7, #16]
 80181d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80181d2:	441a      	add	r2, r3
 80181d4:	4b21      	ldr	r3, [pc, #132]	; (801825c <f_mkfs+0x854>)
 80181d6:	fba3 1302 	umull	r1, r3, r3, r2
 80181da:	1ad2      	subs	r2, r2, r3
 80181dc:	0852      	lsrs	r2, r2, #1
 80181de:	4413      	add	r3, r2
 80181e0:	0b5b      	lsrs	r3, r3, #13
 80181e2:	65fb      	str	r3, [r7, #92]	; 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 80181e4:	69bb      	ldr	r3, [r7, #24]
 80181e6:	3305      	adds	r3, #5
 80181e8:	22fe      	movs	r2, #254	; 0xfe
 80181ea:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 80181ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80181ee:	089b      	lsrs	r3, r3, #2
 80181f0:	b2da      	uxtb	r2, r3
 80181f2:	69bb      	ldr	r3, [r7, #24]
 80181f4:	3306      	adds	r3, #6
 80181f6:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 80181fa:	b2d2      	uxtb	r2, r2
 80181fc:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 80181fe:	69bb      	ldr	r3, [r7, #24]
 8018200:	3307      	adds	r3, #7
 8018202:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8018204:	b2d2      	uxtb	r2, r2
 8018206:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8018208:	69bb      	ldr	r3, [r7, #24]
 801820a:	3308      	adds	r3, #8
 801820c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801820e:	4618      	mov	r0, r3
 8018210:	f7fd fa50 	bl	80156b4 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8018214:	69bb      	ldr	r3, [r7, #24]
 8018216:	330c      	adds	r3, #12
 8018218:	693a      	ldr	r2, [r7, #16]
 801821a:	4611      	mov	r1, r2
 801821c:	4618      	mov	r0, r3
 801821e:	f7fd fa49 	bl	80156b4 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 8018222:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8018226:	2301      	movs	r3, #1
 8018228:	2200      	movs	r2, #0
 801822a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801822c:	f7fd f9ae 	bl	801558c <disk_write>
 8018230:	4603      	mov	r3, r0
 8018232:	2b00      	cmp	r3, #0
 8018234:	d001      	beq.n	801823a <f_mkfs+0x832>
 8018236:	2301      	movs	r3, #1
 8018238:	e00c      	b.n	8018254 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 801823a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801823e:	2200      	movs	r2, #0
 8018240:	2100      	movs	r1, #0
 8018242:	4618      	mov	r0, r3
 8018244:	f7fd f9c2 	bl	80155cc <disk_ioctl>
 8018248:	4603      	mov	r3, r0
 801824a:	2b00      	cmp	r3, #0
 801824c:	d001      	beq.n	8018252 <f_mkfs+0x84a>
 801824e:	2301      	movs	r3, #1
 8018250:	e000      	b.n	8018254 <f_mkfs+0x84c>

	return FR_OK;
 8018252:	2300      	movs	r3, #0
}
 8018254:	4618      	mov	r0, r3
 8018256:	3774      	adds	r7, #116	; 0x74
 8018258:	46bd      	mov	sp, r7
 801825a:	bd90      	pop	{r4, r7, pc}
 801825c:	0515565b 	.word	0x0515565b

08018260 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8018260:	b480      	push	{r7}
 8018262:	b087      	sub	sp, #28
 8018264:	af00      	add	r7, sp, #0
 8018266:	60f8      	str	r0, [r7, #12]
 8018268:	60b9      	str	r1, [r7, #8]
 801826a:	4613      	mov	r3, r2
 801826c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801826e:	2301      	movs	r3, #1
 8018270:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8018272:	2300      	movs	r3, #0
 8018274:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8018276:	4b1f      	ldr	r3, [pc, #124]	; (80182f4 <FATFS_LinkDriverEx+0x94>)
 8018278:	7a5b      	ldrb	r3, [r3, #9]
 801827a:	b2db      	uxtb	r3, r3
 801827c:	2b00      	cmp	r3, #0
 801827e:	d131      	bne.n	80182e4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8018280:	4b1c      	ldr	r3, [pc, #112]	; (80182f4 <FATFS_LinkDriverEx+0x94>)
 8018282:	7a5b      	ldrb	r3, [r3, #9]
 8018284:	b2db      	uxtb	r3, r3
 8018286:	461a      	mov	r2, r3
 8018288:	4b1a      	ldr	r3, [pc, #104]	; (80182f4 <FATFS_LinkDriverEx+0x94>)
 801828a:	2100      	movs	r1, #0
 801828c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801828e:	4b19      	ldr	r3, [pc, #100]	; (80182f4 <FATFS_LinkDriverEx+0x94>)
 8018290:	7a5b      	ldrb	r3, [r3, #9]
 8018292:	b2db      	uxtb	r3, r3
 8018294:	4a17      	ldr	r2, [pc, #92]	; (80182f4 <FATFS_LinkDriverEx+0x94>)
 8018296:	009b      	lsls	r3, r3, #2
 8018298:	4413      	add	r3, r2
 801829a:	68fa      	ldr	r2, [r7, #12]
 801829c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801829e:	4b15      	ldr	r3, [pc, #84]	; (80182f4 <FATFS_LinkDriverEx+0x94>)
 80182a0:	7a5b      	ldrb	r3, [r3, #9]
 80182a2:	b2db      	uxtb	r3, r3
 80182a4:	461a      	mov	r2, r3
 80182a6:	4b13      	ldr	r3, [pc, #76]	; (80182f4 <FATFS_LinkDriverEx+0x94>)
 80182a8:	4413      	add	r3, r2
 80182aa:	79fa      	ldrb	r2, [r7, #7]
 80182ac:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80182ae:	4b11      	ldr	r3, [pc, #68]	; (80182f4 <FATFS_LinkDriverEx+0x94>)
 80182b0:	7a5b      	ldrb	r3, [r3, #9]
 80182b2:	b2db      	uxtb	r3, r3
 80182b4:	1c5a      	adds	r2, r3, #1
 80182b6:	b2d1      	uxtb	r1, r2
 80182b8:	4a0e      	ldr	r2, [pc, #56]	; (80182f4 <FATFS_LinkDriverEx+0x94>)
 80182ba:	7251      	strb	r1, [r2, #9]
 80182bc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80182be:	7dbb      	ldrb	r3, [r7, #22]
 80182c0:	3330      	adds	r3, #48	; 0x30
 80182c2:	b2da      	uxtb	r2, r3
 80182c4:	68bb      	ldr	r3, [r7, #8]
 80182c6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80182c8:	68bb      	ldr	r3, [r7, #8]
 80182ca:	3301      	adds	r3, #1
 80182cc:	223a      	movs	r2, #58	; 0x3a
 80182ce:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80182d0:	68bb      	ldr	r3, [r7, #8]
 80182d2:	3302      	adds	r3, #2
 80182d4:	222f      	movs	r2, #47	; 0x2f
 80182d6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80182d8:	68bb      	ldr	r3, [r7, #8]
 80182da:	3303      	adds	r3, #3
 80182dc:	2200      	movs	r2, #0
 80182de:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80182e0:	2300      	movs	r3, #0
 80182e2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80182e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80182e6:	4618      	mov	r0, r3
 80182e8:	371c      	adds	r7, #28
 80182ea:	46bd      	mov	sp, r7
 80182ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182f0:	4770      	bx	lr
 80182f2:	bf00      	nop
 80182f4:	20001424 	.word	0x20001424

080182f8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80182f8:	b580      	push	{r7, lr}
 80182fa:	b082      	sub	sp, #8
 80182fc:	af00      	add	r7, sp, #0
 80182fe:	6078      	str	r0, [r7, #4]
 8018300:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8018302:	2200      	movs	r2, #0
 8018304:	6839      	ldr	r1, [r7, #0]
 8018306:	6878      	ldr	r0, [r7, #4]
 8018308:	f7ff ffaa 	bl	8018260 <FATFS_LinkDriverEx>
 801830c:	4603      	mov	r3, r0
}
 801830e:	4618      	mov	r0, r3
 8018310:	3708      	adds	r7, #8
 8018312:	46bd      	mov	sp, r7
 8018314:	bd80      	pop	{r7, pc}
	...

08018318 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8018318:	b580      	push	{r7, lr}
 801831a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801831c:	2200      	movs	r2, #0
 801831e:	4912      	ldr	r1, [pc, #72]	; (8018368 <MX_USB_DEVICE_Init+0x50>)
 8018320:	4812      	ldr	r0, [pc, #72]	; (801836c <MX_USB_DEVICE_Init+0x54>)
 8018322:	f7fb ff69 	bl	80141f8 <USBD_Init>
 8018326:	4603      	mov	r3, r0
 8018328:	2b00      	cmp	r3, #0
 801832a:	d001      	beq.n	8018330 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801832c:	f7ec fb08 	bl	8004940 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8018330:	490f      	ldr	r1, [pc, #60]	; (8018370 <MX_USB_DEVICE_Init+0x58>)
 8018332:	480e      	ldr	r0, [pc, #56]	; (801836c <MX_USB_DEVICE_Init+0x54>)
 8018334:	f7fb ff90 	bl	8014258 <USBD_RegisterClass>
 8018338:	4603      	mov	r3, r0
 801833a:	2b00      	cmp	r3, #0
 801833c:	d001      	beq.n	8018342 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801833e:	f7ec faff 	bl	8004940 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8018342:	490c      	ldr	r1, [pc, #48]	; (8018374 <MX_USB_DEVICE_Init+0x5c>)
 8018344:	4809      	ldr	r0, [pc, #36]	; (801836c <MX_USB_DEVICE_Init+0x54>)
 8018346:	f7fb feb1 	bl	80140ac <USBD_CDC_RegisterInterface>
 801834a:	4603      	mov	r3, r0
 801834c:	2b00      	cmp	r3, #0
 801834e:	d001      	beq.n	8018354 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8018350:	f7ec faf6 	bl	8004940 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8018354:	4805      	ldr	r0, [pc, #20]	; (801836c <MX_USB_DEVICE_Init+0x54>)
 8018356:	f7fb ffa6 	bl	80142a6 <USBD_Start>
 801835a:	4603      	mov	r3, r0
 801835c:	2b00      	cmp	r3, #0
 801835e:	d001      	beq.n	8018364 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8018360:	f7ec faee 	bl	8004940 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8018364:	bf00      	nop
 8018366:	bd80      	pop	{r7, pc}
 8018368:	20000140 	.word	0x20000140
 801836c:	20001430 	.word	0x20001430
 8018370:	20000028 	.word	0x20000028
 8018374:	2000012c 	.word	0x2000012c

08018378 <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 8018378:	b580      	push	{r7, lr}
 801837a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801837c:	2200      	movs	r2, #0
 801837e:	4905      	ldr	r1, [pc, #20]	; (8018394 <CDC_Init_FS+0x1c>)
 8018380:	4805      	ldr	r0, [pc, #20]	; (8018398 <CDC_Init_FS+0x20>)
 8018382:	f7fb fea8 	bl	80140d6 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8018386:	4905      	ldr	r1, [pc, #20]	; (801839c <CDC_Init_FS+0x24>)
 8018388:	4803      	ldr	r0, [pc, #12]	; (8018398 <CDC_Init_FS+0x20>)
 801838a:	f7fb fec2 	bl	8014112 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 801838e:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 8018390:	4618      	mov	r0, r3
 8018392:	bd80      	pop	{r7, pc}
 8018394:	20001f04 	.word	0x20001f04
 8018398:	20001430 	.word	0x20001430
 801839c:	20001704 	.word	0x20001704

080183a0 <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 80183a0:	b480      	push	{r7}
 80183a2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 80183a4:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 80183a6:	4618      	mov	r0, r3
 80183a8:	46bd      	mov	sp, r7
 80183aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183ae:	4770      	bx	lr

080183b0 <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80183b0:	b480      	push	{r7}
 80183b2:	b083      	sub	sp, #12
 80183b4:	af00      	add	r7, sp, #0
 80183b6:	4603      	mov	r3, r0
 80183b8:	6039      	str	r1, [r7, #0]
 80183ba:	71fb      	strb	r3, [r7, #7]
 80183bc:	4613      	mov	r3, r2
 80183be:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch(cmd)
 80183c0:	79fb      	ldrb	r3, [r7, #7]
 80183c2:	2b23      	cmp	r3, #35	; 0x23
 80183c4:	d84a      	bhi.n	801845c <CDC_Control_FS+0xac>
 80183c6:	a201      	add	r2, pc, #4	; (adr r2, 80183cc <CDC_Control_FS+0x1c>)
 80183c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80183cc:	0801845d 	.word	0x0801845d
 80183d0:	0801845d 	.word	0x0801845d
 80183d4:	0801845d 	.word	0x0801845d
 80183d8:	0801845d 	.word	0x0801845d
 80183dc:	0801845d 	.word	0x0801845d
 80183e0:	0801845d 	.word	0x0801845d
 80183e4:	0801845d 	.word	0x0801845d
 80183e8:	0801845d 	.word	0x0801845d
 80183ec:	0801845d 	.word	0x0801845d
 80183f0:	0801845d 	.word	0x0801845d
 80183f4:	0801845d 	.word	0x0801845d
 80183f8:	0801845d 	.word	0x0801845d
 80183fc:	0801845d 	.word	0x0801845d
 8018400:	0801845d 	.word	0x0801845d
 8018404:	0801845d 	.word	0x0801845d
 8018408:	0801845d 	.word	0x0801845d
 801840c:	0801845d 	.word	0x0801845d
 8018410:	0801845d 	.word	0x0801845d
 8018414:	0801845d 	.word	0x0801845d
 8018418:	0801845d 	.word	0x0801845d
 801841c:	0801845d 	.word	0x0801845d
 8018420:	0801845d 	.word	0x0801845d
 8018424:	0801845d 	.word	0x0801845d
 8018428:	0801845d 	.word	0x0801845d
 801842c:	0801845d 	.word	0x0801845d
 8018430:	0801845d 	.word	0x0801845d
 8018434:	0801845d 	.word	0x0801845d
 8018438:	0801845d 	.word	0x0801845d
 801843c:	0801845d 	.word	0x0801845d
 8018440:	0801845d 	.word	0x0801845d
 8018444:	0801845d 	.word	0x0801845d
 8018448:	0801845d 	.word	0x0801845d
 801844c:	0801845d 	.word	0x0801845d
 8018450:	0801845d 	.word	0x0801845d
 8018454:	0801845d 	.word	0x0801845d
 8018458:	0801845d 	.word	0x0801845d
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 801845c:	bf00      	nop
	}

	return (USBD_OK);
 801845e:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 8018460:	4618      	mov	r0, r3
 8018462:	370c      	adds	r7, #12
 8018464:	46bd      	mov	sp, r7
 8018466:	f85d 7b04 	ldr.w	r7, [sp], #4
 801846a:	4770      	bx	lr

0801846c <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801846c:	b580      	push	{r7, lr}
 801846e:	b084      	sub	sp, #16
 8018470:	af00      	add	r7, sp, #0
 8018472:	6078      	str	r0, [r7, #4]
 8018474:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8018476:	6879      	ldr	r1, [r7, #4]
 8018478:	480b      	ldr	r0, [pc, #44]	; (80184a8 <CDC_Receive_FS+0x3c>)
 801847a:	f7fb fe4a 	bl	8014112 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801847e:	480a      	ldr	r0, [pc, #40]	; (80184a8 <CDC_Receive_FS+0x3c>)
 8018480:	f7fb fe90 	bl	80141a4 <USBD_CDC_ReceivePacket>

	uint8_t len = (uint8_t)*Len;
 8018484:	683b      	ldr	r3, [r7, #0]
 8018486:	681b      	ldr	r3, [r3, #0]
 8018488:	73fb      	strb	r3, [r7, #15]
	memcpy(usb_Rx_buffer, Buf, len);  // copy the data to the buffer
 801848a:	7bfb      	ldrb	r3, [r7, #15]
 801848c:	461a      	mov	r2, r3
 801848e:	6879      	ldr	r1, [r7, #4]
 8018490:	4806      	ldr	r0, [pc, #24]	; (80184ac <CDC_Receive_FS+0x40>)
 8018492:	f000 fd67 	bl	8018f64 <memcpy>

	usb_Rx_ready = 1;
 8018496:	4b06      	ldr	r3, [pc, #24]	; (80184b0 <CDC_Receive_FS+0x44>)
 8018498:	2201      	movs	r2, #1
 801849a:	701a      	strb	r2, [r3, #0]

	return (USBD_OK);
 801849c:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 801849e:	4618      	mov	r0, r3
 80184a0:	3710      	adds	r7, #16
 80184a2:	46bd      	mov	sp, r7
 80184a4:	bd80      	pop	{r7, pc}
 80184a6:	bf00      	nop
 80184a8:	20001430 	.word	0x20001430
 80184ac:	20001700 	.word	0x20001700
 80184b0:	20001702 	.word	0x20001702

080184b4 <CDC_Transmit_FS>:
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80184b4:	b580      	push	{r7, lr}
 80184b6:	b084      	sub	sp, #16
 80184b8:	af00      	add	r7, sp, #0
 80184ba:	6078      	str	r0, [r7, #4]
 80184bc:	460b      	mov	r3, r1
 80184be:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 80184c0:	2300      	movs	r3, #0
 80184c2:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80184c4:	4b0d      	ldr	r3, [pc, #52]	; (80184fc <CDC_Transmit_FS+0x48>)
 80184c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80184ca:	60bb      	str	r3, [r7, #8]
	if (hcdc->TxState != 0){
 80184cc:	68bb      	ldr	r3, [r7, #8]
 80184ce:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80184d2:	2b00      	cmp	r3, #0
 80184d4:	d001      	beq.n	80184da <CDC_Transmit_FS+0x26>
		return USBD_BUSY;
 80184d6:	2301      	movs	r3, #1
 80184d8:	e00b      	b.n	80184f2 <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80184da:	887b      	ldrh	r3, [r7, #2]
 80184dc:	461a      	mov	r2, r3
 80184de:	6879      	ldr	r1, [r7, #4]
 80184e0:	4806      	ldr	r0, [pc, #24]	; (80184fc <CDC_Transmit_FS+0x48>)
 80184e2:	f7fb fdf8 	bl	80140d6 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80184e6:	4805      	ldr	r0, [pc, #20]	; (80184fc <CDC_Transmit_FS+0x48>)
 80184e8:	f7fb fe2c 	bl	8014144 <USBD_CDC_TransmitPacket>
 80184ec:	4603      	mov	r3, r0
 80184ee:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 80184f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80184f2:	4618      	mov	r0, r3
 80184f4:	3710      	adds	r7, #16
 80184f6:	46bd      	mov	sp, r7
 80184f8:	bd80      	pop	{r7, pc}
 80184fa:	bf00      	nop
 80184fc:	20001430 	.word	0x20001430

08018500 <CDC_TransmitCplt_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8018500:	b480      	push	{r7}
 8018502:	b087      	sub	sp, #28
 8018504:	af00      	add	r7, sp, #0
 8018506:	60f8      	str	r0, [r7, #12]
 8018508:	60b9      	str	r1, [r7, #8]
 801850a:	4613      	mov	r3, r2
 801850c:	71fb      	strb	r3, [r7, #7]
	uint8_t result = USBD_OK;
 801850e:	2300      	movs	r3, #0
 8018510:	75fb      	strb	r3, [r7, #23]
	/* USER CODE BEGIN 13 */
	UNUSED(Buf);
	UNUSED(Len);
	UNUSED(epnum);
	/* USER CODE END 13 */
	return result;
 8018512:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018516:	4618      	mov	r0, r3
 8018518:	371c      	adds	r7, #28
 801851a:	46bd      	mov	sp, r7
 801851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018520:	4770      	bx	lr
	...

08018524 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018524:	b480      	push	{r7}
 8018526:	b083      	sub	sp, #12
 8018528:	af00      	add	r7, sp, #0
 801852a:	4603      	mov	r3, r0
 801852c:	6039      	str	r1, [r7, #0]
 801852e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8018530:	683b      	ldr	r3, [r7, #0]
 8018532:	2212      	movs	r2, #18
 8018534:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8018536:	4b03      	ldr	r3, [pc, #12]	; (8018544 <USBD_FS_DeviceDescriptor+0x20>)
}
 8018538:	4618      	mov	r0, r3
 801853a:	370c      	adds	r7, #12
 801853c:	46bd      	mov	sp, r7
 801853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018542:	4770      	bx	lr
 8018544:	2000015c 	.word	0x2000015c

08018548 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018548:	b480      	push	{r7}
 801854a:	b083      	sub	sp, #12
 801854c:	af00      	add	r7, sp, #0
 801854e:	4603      	mov	r3, r0
 8018550:	6039      	str	r1, [r7, #0]
 8018552:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8018554:	683b      	ldr	r3, [r7, #0]
 8018556:	2204      	movs	r2, #4
 8018558:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801855a:	4b03      	ldr	r3, [pc, #12]	; (8018568 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801855c:	4618      	mov	r0, r3
 801855e:	370c      	adds	r7, #12
 8018560:	46bd      	mov	sp, r7
 8018562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018566:	4770      	bx	lr
 8018568:	20000170 	.word	0x20000170

0801856c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801856c:	b580      	push	{r7, lr}
 801856e:	b082      	sub	sp, #8
 8018570:	af00      	add	r7, sp, #0
 8018572:	4603      	mov	r3, r0
 8018574:	6039      	str	r1, [r7, #0]
 8018576:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018578:	79fb      	ldrb	r3, [r7, #7]
 801857a:	2b00      	cmp	r3, #0
 801857c:	d105      	bne.n	801858a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801857e:	683a      	ldr	r2, [r7, #0]
 8018580:	4907      	ldr	r1, [pc, #28]	; (80185a0 <USBD_FS_ProductStrDescriptor+0x34>)
 8018582:	4808      	ldr	r0, [pc, #32]	; (80185a4 <USBD_FS_ProductStrDescriptor+0x38>)
 8018584:	f7fc fec1 	bl	801530a <USBD_GetString>
 8018588:	e004      	b.n	8018594 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801858a:	683a      	ldr	r2, [r7, #0]
 801858c:	4904      	ldr	r1, [pc, #16]	; (80185a0 <USBD_FS_ProductStrDescriptor+0x34>)
 801858e:	4805      	ldr	r0, [pc, #20]	; (80185a4 <USBD_FS_ProductStrDescriptor+0x38>)
 8018590:	f7fc febb 	bl	801530a <USBD_GetString>
  }
  return USBD_StrDesc;
 8018594:	4b02      	ldr	r3, [pc, #8]	; (80185a0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8018596:	4618      	mov	r0, r3
 8018598:	3708      	adds	r7, #8
 801859a:	46bd      	mov	sp, r7
 801859c:	bd80      	pop	{r7, pc}
 801859e:	bf00      	nop
 80185a0:	20002704 	.word	0x20002704
 80185a4:	0801c1d4 	.word	0x0801c1d4

080185a8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80185a8:	b580      	push	{r7, lr}
 80185aa:	b082      	sub	sp, #8
 80185ac:	af00      	add	r7, sp, #0
 80185ae:	4603      	mov	r3, r0
 80185b0:	6039      	str	r1, [r7, #0]
 80185b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80185b4:	683a      	ldr	r2, [r7, #0]
 80185b6:	4904      	ldr	r1, [pc, #16]	; (80185c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80185b8:	4804      	ldr	r0, [pc, #16]	; (80185cc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80185ba:	f7fc fea6 	bl	801530a <USBD_GetString>
  return USBD_StrDesc;
 80185be:	4b02      	ldr	r3, [pc, #8]	; (80185c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80185c0:	4618      	mov	r0, r3
 80185c2:	3708      	adds	r7, #8
 80185c4:	46bd      	mov	sp, r7
 80185c6:	bd80      	pop	{r7, pc}
 80185c8:	20002704 	.word	0x20002704
 80185cc:	0801c1ec 	.word	0x0801c1ec

080185d0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80185d0:	b580      	push	{r7, lr}
 80185d2:	b082      	sub	sp, #8
 80185d4:	af00      	add	r7, sp, #0
 80185d6:	4603      	mov	r3, r0
 80185d8:	6039      	str	r1, [r7, #0]
 80185da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80185dc:	683b      	ldr	r3, [r7, #0]
 80185de:	221a      	movs	r2, #26
 80185e0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80185e2:	f000 f843 	bl	801866c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80185e6:	4b02      	ldr	r3, [pc, #8]	; (80185f0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80185e8:	4618      	mov	r0, r3
 80185ea:	3708      	adds	r7, #8
 80185ec:	46bd      	mov	sp, r7
 80185ee:	bd80      	pop	{r7, pc}
 80185f0:	20000174 	.word	0x20000174

080185f4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80185f4:	b580      	push	{r7, lr}
 80185f6:	b082      	sub	sp, #8
 80185f8:	af00      	add	r7, sp, #0
 80185fa:	4603      	mov	r3, r0
 80185fc:	6039      	str	r1, [r7, #0]
 80185fe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8018600:	79fb      	ldrb	r3, [r7, #7]
 8018602:	2b00      	cmp	r3, #0
 8018604:	d105      	bne.n	8018612 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8018606:	683a      	ldr	r2, [r7, #0]
 8018608:	4907      	ldr	r1, [pc, #28]	; (8018628 <USBD_FS_ConfigStrDescriptor+0x34>)
 801860a:	4808      	ldr	r0, [pc, #32]	; (801862c <USBD_FS_ConfigStrDescriptor+0x38>)
 801860c:	f7fc fe7d 	bl	801530a <USBD_GetString>
 8018610:	e004      	b.n	801861c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8018612:	683a      	ldr	r2, [r7, #0]
 8018614:	4904      	ldr	r1, [pc, #16]	; (8018628 <USBD_FS_ConfigStrDescriptor+0x34>)
 8018616:	4805      	ldr	r0, [pc, #20]	; (801862c <USBD_FS_ConfigStrDescriptor+0x38>)
 8018618:	f7fc fe77 	bl	801530a <USBD_GetString>
  }
  return USBD_StrDesc;
 801861c:	4b02      	ldr	r3, [pc, #8]	; (8018628 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801861e:	4618      	mov	r0, r3
 8018620:	3708      	adds	r7, #8
 8018622:	46bd      	mov	sp, r7
 8018624:	bd80      	pop	{r7, pc}
 8018626:	bf00      	nop
 8018628:	20002704 	.word	0x20002704
 801862c:	0801c200 	.word	0x0801c200

08018630 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018630:	b580      	push	{r7, lr}
 8018632:	b082      	sub	sp, #8
 8018634:	af00      	add	r7, sp, #0
 8018636:	4603      	mov	r3, r0
 8018638:	6039      	str	r1, [r7, #0]
 801863a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801863c:	79fb      	ldrb	r3, [r7, #7]
 801863e:	2b00      	cmp	r3, #0
 8018640:	d105      	bne.n	801864e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8018642:	683a      	ldr	r2, [r7, #0]
 8018644:	4907      	ldr	r1, [pc, #28]	; (8018664 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8018646:	4808      	ldr	r0, [pc, #32]	; (8018668 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8018648:	f7fc fe5f 	bl	801530a <USBD_GetString>
 801864c:	e004      	b.n	8018658 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801864e:	683a      	ldr	r2, [r7, #0]
 8018650:	4904      	ldr	r1, [pc, #16]	; (8018664 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8018652:	4805      	ldr	r0, [pc, #20]	; (8018668 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8018654:	f7fc fe59 	bl	801530a <USBD_GetString>
  }
  return USBD_StrDesc;
 8018658:	4b02      	ldr	r3, [pc, #8]	; (8018664 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801865a:	4618      	mov	r0, r3
 801865c:	3708      	adds	r7, #8
 801865e:	46bd      	mov	sp, r7
 8018660:	bd80      	pop	{r7, pc}
 8018662:	bf00      	nop
 8018664:	20002704 	.word	0x20002704
 8018668:	0801c20c 	.word	0x0801c20c

0801866c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801866c:	b580      	push	{r7, lr}
 801866e:	b084      	sub	sp, #16
 8018670:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8018672:	4b0f      	ldr	r3, [pc, #60]	; (80186b0 <Get_SerialNum+0x44>)
 8018674:	681b      	ldr	r3, [r3, #0]
 8018676:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018678:	4b0e      	ldr	r3, [pc, #56]	; (80186b4 <Get_SerialNum+0x48>)
 801867a:	681b      	ldr	r3, [r3, #0]
 801867c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801867e:	4b0e      	ldr	r3, [pc, #56]	; (80186b8 <Get_SerialNum+0x4c>)
 8018680:	681b      	ldr	r3, [r3, #0]
 8018682:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018684:	68fa      	ldr	r2, [r7, #12]
 8018686:	687b      	ldr	r3, [r7, #4]
 8018688:	4413      	add	r3, r2
 801868a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801868c:	68fb      	ldr	r3, [r7, #12]
 801868e:	2b00      	cmp	r3, #0
 8018690:	d009      	beq.n	80186a6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8018692:	2208      	movs	r2, #8
 8018694:	4909      	ldr	r1, [pc, #36]	; (80186bc <Get_SerialNum+0x50>)
 8018696:	68f8      	ldr	r0, [r7, #12]
 8018698:	f000 f814 	bl	80186c4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801869c:	2204      	movs	r2, #4
 801869e:	4908      	ldr	r1, [pc, #32]	; (80186c0 <Get_SerialNum+0x54>)
 80186a0:	68b8      	ldr	r0, [r7, #8]
 80186a2:	f000 f80f 	bl	80186c4 <IntToUnicode>
  }
}
 80186a6:	bf00      	nop
 80186a8:	3710      	adds	r7, #16
 80186aa:	46bd      	mov	sp, r7
 80186ac:	bd80      	pop	{r7, pc}
 80186ae:	bf00      	nop
 80186b0:	1fff7590 	.word	0x1fff7590
 80186b4:	1fff7594 	.word	0x1fff7594
 80186b8:	1fff7598 	.word	0x1fff7598
 80186bc:	20000176 	.word	0x20000176
 80186c0:	20000186 	.word	0x20000186

080186c4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80186c4:	b480      	push	{r7}
 80186c6:	b087      	sub	sp, #28
 80186c8:	af00      	add	r7, sp, #0
 80186ca:	60f8      	str	r0, [r7, #12]
 80186cc:	60b9      	str	r1, [r7, #8]
 80186ce:	4613      	mov	r3, r2
 80186d0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80186d2:	2300      	movs	r3, #0
 80186d4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80186d6:	2300      	movs	r3, #0
 80186d8:	75fb      	strb	r3, [r7, #23]
 80186da:	e027      	b.n	801872c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80186dc:	68fb      	ldr	r3, [r7, #12]
 80186de:	0f1b      	lsrs	r3, r3, #28
 80186e0:	2b09      	cmp	r3, #9
 80186e2:	d80b      	bhi.n	80186fc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80186e4:	68fb      	ldr	r3, [r7, #12]
 80186e6:	0f1b      	lsrs	r3, r3, #28
 80186e8:	b2da      	uxtb	r2, r3
 80186ea:	7dfb      	ldrb	r3, [r7, #23]
 80186ec:	005b      	lsls	r3, r3, #1
 80186ee:	4619      	mov	r1, r3
 80186f0:	68bb      	ldr	r3, [r7, #8]
 80186f2:	440b      	add	r3, r1
 80186f4:	3230      	adds	r2, #48	; 0x30
 80186f6:	b2d2      	uxtb	r2, r2
 80186f8:	701a      	strb	r2, [r3, #0]
 80186fa:	e00a      	b.n	8018712 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80186fc:	68fb      	ldr	r3, [r7, #12]
 80186fe:	0f1b      	lsrs	r3, r3, #28
 8018700:	b2da      	uxtb	r2, r3
 8018702:	7dfb      	ldrb	r3, [r7, #23]
 8018704:	005b      	lsls	r3, r3, #1
 8018706:	4619      	mov	r1, r3
 8018708:	68bb      	ldr	r3, [r7, #8]
 801870a:	440b      	add	r3, r1
 801870c:	3237      	adds	r2, #55	; 0x37
 801870e:	b2d2      	uxtb	r2, r2
 8018710:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8018712:	68fb      	ldr	r3, [r7, #12]
 8018714:	011b      	lsls	r3, r3, #4
 8018716:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018718:	7dfb      	ldrb	r3, [r7, #23]
 801871a:	005b      	lsls	r3, r3, #1
 801871c:	3301      	adds	r3, #1
 801871e:	68ba      	ldr	r2, [r7, #8]
 8018720:	4413      	add	r3, r2
 8018722:	2200      	movs	r2, #0
 8018724:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8018726:	7dfb      	ldrb	r3, [r7, #23]
 8018728:	3301      	adds	r3, #1
 801872a:	75fb      	strb	r3, [r7, #23]
 801872c:	7dfa      	ldrb	r2, [r7, #23]
 801872e:	79fb      	ldrb	r3, [r7, #7]
 8018730:	429a      	cmp	r2, r3
 8018732:	d3d3      	bcc.n	80186dc <IntToUnicode+0x18>
  }
}
 8018734:	bf00      	nop
 8018736:	bf00      	nop
 8018738:	371c      	adds	r7, #28
 801873a:	46bd      	mov	sp, r7
 801873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018740:	4770      	bx	lr
	...

08018744 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8018744:	b580      	push	{r7, lr}
 8018746:	b0b0      	sub	sp, #192	; 0xc0
 8018748:	af00      	add	r7, sp, #0
 801874a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801874c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8018750:	2200      	movs	r2, #0
 8018752:	601a      	str	r2, [r3, #0]
 8018754:	605a      	str	r2, [r3, #4]
 8018756:	609a      	str	r2, [r3, #8]
 8018758:	60da      	str	r2, [r3, #12]
 801875a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 801875c:	f107 0318 	add.w	r3, r7, #24
 8018760:	2294      	movs	r2, #148	; 0x94
 8018762:	2100      	movs	r1, #0
 8018764:	4618      	mov	r0, r3
 8018766:	f000 fc0b 	bl	8018f80 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801876a:	687b      	ldr	r3, [r7, #4]
 801876c:	681b      	ldr	r3, [r3, #0]
 801876e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8018772:	d163      	bne.n	801883c <HAL_PCD_MspInit+0xf8>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8018774:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8018778:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801877a:	2300      	movs	r3, #0
 801877c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8018780:	f107 0318 	add.w	r3, r7, #24
 8018784:	4618      	mov	r0, r3
 8018786:	f7f2 fc17 	bl	800afb8 <HAL_RCCEx_PeriphCLKConfig>
 801878a:	4603      	mov	r3, r0
 801878c:	2b00      	cmp	r3, #0
 801878e:	d001      	beq.n	8018794 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8018790:	f7ec f8d6 	bl	8004940 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8018794:	4b2b      	ldr	r3, [pc, #172]	; (8018844 <HAL_PCD_MspInit+0x100>)
 8018796:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8018798:	4a2a      	ldr	r2, [pc, #168]	; (8018844 <HAL_PCD_MspInit+0x100>)
 801879a:	f043 0301 	orr.w	r3, r3, #1
 801879e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80187a0:	4b28      	ldr	r3, [pc, #160]	; (8018844 <HAL_PCD_MspInit+0x100>)
 80187a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80187a4:	f003 0301 	and.w	r3, r3, #1
 80187a8:	617b      	str	r3, [r7, #20]
 80187aa:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80187ac:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80187b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80187b4:	2302      	movs	r3, #2
 80187b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80187ba:	2300      	movs	r3, #0
 80187bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80187c0:	2303      	movs	r3, #3
 80187c2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80187c6:	230a      	movs	r3, #10
 80187c8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80187cc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80187d0:	4619      	mov	r1, r3
 80187d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80187d6:	f7ee fdcf 	bl	8007378 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80187da:	4b1a      	ldr	r3, [pc, #104]	; (8018844 <HAL_PCD_MspInit+0x100>)
 80187dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80187de:	4a19      	ldr	r2, [pc, #100]	; (8018844 <HAL_PCD_MspInit+0x100>)
 80187e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80187e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80187e6:	4b17      	ldr	r3, [pc, #92]	; (8018844 <HAL_PCD_MspInit+0x100>)
 80187e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80187ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80187ee:	613b      	str	r3, [r7, #16]
 80187f0:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80187f2:	4b14      	ldr	r3, [pc, #80]	; (8018844 <HAL_PCD_MspInit+0x100>)
 80187f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80187f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80187fa:	2b00      	cmp	r3, #0
 80187fc:	d114      	bne.n	8018828 <HAL_PCD_MspInit+0xe4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80187fe:	4b11      	ldr	r3, [pc, #68]	; (8018844 <HAL_PCD_MspInit+0x100>)
 8018800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8018802:	4a10      	ldr	r2, [pc, #64]	; (8018844 <HAL_PCD_MspInit+0x100>)
 8018804:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8018808:	6593      	str	r3, [r2, #88]	; 0x58
 801880a:	4b0e      	ldr	r3, [pc, #56]	; (8018844 <HAL_PCD_MspInit+0x100>)
 801880c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801880e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8018812:	60fb      	str	r3, [r7, #12]
 8018814:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8018816:	f7f1 fcbb 	bl	800a190 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 801881a:	4b0a      	ldr	r3, [pc, #40]	; (8018844 <HAL_PCD_MspInit+0x100>)
 801881c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801881e:	4a09      	ldr	r2, [pc, #36]	; (8018844 <HAL_PCD_MspInit+0x100>)
 8018820:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8018824:	6593      	str	r3, [r2, #88]	; 0x58
 8018826:	e001      	b.n	801882c <HAL_PCD_MspInit+0xe8>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8018828:	f7f1 fcb2 	bl	800a190 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801882c:	2200      	movs	r2, #0
 801882e:	2100      	movs	r1, #0
 8018830:	2043      	movs	r0, #67	; 0x43
 8018832:	f7ee fa3c 	bl	8006cae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8018836:	2043      	movs	r0, #67	; 0x43
 8018838:	f7ee fa55 	bl	8006ce6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801883c:	bf00      	nop
 801883e:	37c0      	adds	r7, #192	; 0xc0
 8018840:	46bd      	mov	sp, r7
 8018842:	bd80      	pop	{r7, pc}
 8018844:	40021000 	.word	0x40021000

08018848 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018848:	b580      	push	{r7, lr}
 801884a:	b082      	sub	sp, #8
 801884c:	af00      	add	r7, sp, #0
 801884e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018850:	687b      	ldr	r3, [r7, #4]
 8018852:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8018856:	687b      	ldr	r3, [r7, #4]
 8018858:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 801885c:	4619      	mov	r1, r3
 801885e:	4610      	mov	r0, r2
 8018860:	f7fb fd6c 	bl	801433c <USBD_LL_SetupStage>
}
 8018864:	bf00      	nop
 8018866:	3708      	adds	r7, #8
 8018868:	46bd      	mov	sp, r7
 801886a:	bd80      	pop	{r7, pc}

0801886c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801886c:	b580      	push	{r7, lr}
 801886e:	b082      	sub	sp, #8
 8018870:	af00      	add	r7, sp, #0
 8018872:	6078      	str	r0, [r7, #4]
 8018874:	460b      	mov	r3, r1
 8018876:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8018878:	687b      	ldr	r3, [r7, #4]
 801887a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801887e:	78fa      	ldrb	r2, [r7, #3]
 8018880:	6879      	ldr	r1, [r7, #4]
 8018882:	4613      	mov	r3, r2
 8018884:	00db      	lsls	r3, r3, #3
 8018886:	4413      	add	r3, r2
 8018888:	009b      	lsls	r3, r3, #2
 801888a:	440b      	add	r3, r1
 801888c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8018890:	681a      	ldr	r2, [r3, #0]
 8018892:	78fb      	ldrb	r3, [r7, #3]
 8018894:	4619      	mov	r1, r3
 8018896:	f7fb fda6 	bl	80143e6 <USBD_LL_DataOutStage>
}
 801889a:	bf00      	nop
 801889c:	3708      	adds	r7, #8
 801889e:	46bd      	mov	sp, r7
 80188a0:	bd80      	pop	{r7, pc}

080188a2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80188a2:	b580      	push	{r7, lr}
 80188a4:	b082      	sub	sp, #8
 80188a6:	af00      	add	r7, sp, #0
 80188a8:	6078      	str	r0, [r7, #4]
 80188aa:	460b      	mov	r3, r1
 80188ac:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80188ae:	687b      	ldr	r3, [r7, #4]
 80188b0:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80188b4:	78fa      	ldrb	r2, [r7, #3]
 80188b6:	6879      	ldr	r1, [r7, #4]
 80188b8:	4613      	mov	r3, r2
 80188ba:	00db      	lsls	r3, r3, #3
 80188bc:	4413      	add	r3, r2
 80188be:	009b      	lsls	r3, r3, #2
 80188c0:	440b      	add	r3, r1
 80188c2:	334c      	adds	r3, #76	; 0x4c
 80188c4:	681a      	ldr	r2, [r3, #0]
 80188c6:	78fb      	ldrb	r3, [r7, #3]
 80188c8:	4619      	mov	r1, r3
 80188ca:	f7fb fdef 	bl	80144ac <USBD_LL_DataInStage>
}
 80188ce:	bf00      	nop
 80188d0:	3708      	adds	r7, #8
 80188d2:	46bd      	mov	sp, r7
 80188d4:	bd80      	pop	{r7, pc}

080188d6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80188d6:	b580      	push	{r7, lr}
 80188d8:	b082      	sub	sp, #8
 80188da:	af00      	add	r7, sp, #0
 80188dc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80188de:	687b      	ldr	r3, [r7, #4]
 80188e0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80188e4:	4618      	mov	r0, r3
 80188e6:	f7fb ff03 	bl	80146f0 <USBD_LL_SOF>
}
 80188ea:	bf00      	nop
 80188ec:	3708      	adds	r7, #8
 80188ee:	46bd      	mov	sp, r7
 80188f0:	bd80      	pop	{r7, pc}

080188f2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80188f2:	b580      	push	{r7, lr}
 80188f4:	b084      	sub	sp, #16
 80188f6:	af00      	add	r7, sp, #0
 80188f8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80188fa:	2301      	movs	r3, #1
 80188fc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80188fe:	687b      	ldr	r3, [r7, #4]
 8018900:	68db      	ldr	r3, [r3, #12]
 8018902:	2b02      	cmp	r3, #2
 8018904:	d001      	beq.n	801890a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8018906:	f7ec f81b 	bl	8004940 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801890a:	687b      	ldr	r3, [r7, #4]
 801890c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018910:	7bfa      	ldrb	r2, [r7, #15]
 8018912:	4611      	mov	r1, r2
 8018914:	4618      	mov	r0, r3
 8018916:	f7fb fead 	bl	8014674 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801891a:	687b      	ldr	r3, [r7, #4]
 801891c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018920:	4618      	mov	r0, r3
 8018922:	f7fb fe59 	bl	80145d8 <USBD_LL_Reset>
}
 8018926:	bf00      	nop
 8018928:	3710      	adds	r7, #16
 801892a:	46bd      	mov	sp, r7
 801892c:	bd80      	pop	{r7, pc}
	...

08018930 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018930:	b580      	push	{r7, lr}
 8018932:	b082      	sub	sp, #8
 8018934:	af00      	add	r7, sp, #0
 8018936:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8018938:	687b      	ldr	r3, [r7, #4]
 801893a:	681b      	ldr	r3, [r3, #0]
 801893c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8018940:	681b      	ldr	r3, [r3, #0]
 8018942:	687a      	ldr	r2, [r7, #4]
 8018944:	6812      	ldr	r2, [r2, #0]
 8018946:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801894a:	f043 0301 	orr.w	r3, r3, #1
 801894e:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8018950:	687b      	ldr	r3, [r7, #4]
 8018952:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018956:	4618      	mov	r0, r3
 8018958:	f7fb fe9c 	bl	8014694 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801895c:	687b      	ldr	r3, [r7, #4]
 801895e:	6a1b      	ldr	r3, [r3, #32]
 8018960:	2b00      	cmp	r3, #0
 8018962:	d005      	beq.n	8018970 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018964:	4b04      	ldr	r3, [pc, #16]	; (8018978 <HAL_PCD_SuspendCallback+0x48>)
 8018966:	691b      	ldr	r3, [r3, #16]
 8018968:	4a03      	ldr	r2, [pc, #12]	; (8018978 <HAL_PCD_SuspendCallback+0x48>)
 801896a:	f043 0306 	orr.w	r3, r3, #6
 801896e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8018970:	bf00      	nop
 8018972:	3708      	adds	r7, #8
 8018974:	46bd      	mov	sp, r7
 8018976:	bd80      	pop	{r7, pc}
 8018978:	e000ed00 	.word	0xe000ed00

0801897c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801897c:	b580      	push	{r7, lr}
 801897e:	b082      	sub	sp, #8
 8018980:	af00      	add	r7, sp, #0
 8018982:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8018984:	687b      	ldr	r3, [r7, #4]
 8018986:	681b      	ldr	r3, [r3, #0]
 8018988:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801898c:	681b      	ldr	r3, [r3, #0]
 801898e:	687a      	ldr	r2, [r7, #4]
 8018990:	6812      	ldr	r2, [r2, #0]
 8018992:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8018996:	f023 0301 	bic.w	r3, r3, #1
 801899a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 801899c:	687b      	ldr	r3, [r7, #4]
 801899e:	6a1b      	ldr	r3, [r3, #32]
 80189a0:	2b00      	cmp	r3, #0
 80189a2:	d007      	beq.n	80189b4 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80189a4:	4b08      	ldr	r3, [pc, #32]	; (80189c8 <HAL_PCD_ResumeCallback+0x4c>)
 80189a6:	691b      	ldr	r3, [r3, #16]
 80189a8:	4a07      	ldr	r2, [pc, #28]	; (80189c8 <HAL_PCD_ResumeCallback+0x4c>)
 80189aa:	f023 0306 	bic.w	r3, r3, #6
 80189ae:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80189b0:	f000 faa6 	bl	8018f00 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80189b4:	687b      	ldr	r3, [r7, #4]
 80189b6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80189ba:	4618      	mov	r0, r3
 80189bc:	f7fb fe80 	bl	80146c0 <USBD_LL_Resume>
}
 80189c0:	bf00      	nop
 80189c2:	3708      	adds	r7, #8
 80189c4:	46bd      	mov	sp, r7
 80189c6:	bd80      	pop	{r7, pc}
 80189c8:	e000ed00 	.word	0xe000ed00

080189cc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80189cc:	b580      	push	{r7, lr}
 80189ce:	b082      	sub	sp, #8
 80189d0:	af00      	add	r7, sp, #0
 80189d2:	6078      	str	r0, [r7, #4]
 80189d4:	460b      	mov	r3, r1
 80189d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80189d8:	687b      	ldr	r3, [r7, #4]
 80189da:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80189de:	78fa      	ldrb	r2, [r7, #3]
 80189e0:	4611      	mov	r1, r2
 80189e2:	4618      	mov	r0, r3
 80189e4:	f7fb fecc 	bl	8014780 <USBD_LL_IsoOUTIncomplete>
}
 80189e8:	bf00      	nop
 80189ea:	3708      	adds	r7, #8
 80189ec:	46bd      	mov	sp, r7
 80189ee:	bd80      	pop	{r7, pc}

080189f0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80189f0:	b580      	push	{r7, lr}
 80189f2:	b082      	sub	sp, #8
 80189f4:	af00      	add	r7, sp, #0
 80189f6:	6078      	str	r0, [r7, #4]
 80189f8:	460b      	mov	r3, r1
 80189fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80189fc:	687b      	ldr	r3, [r7, #4]
 80189fe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018a02:	78fa      	ldrb	r2, [r7, #3]
 8018a04:	4611      	mov	r1, r2
 8018a06:	4618      	mov	r0, r3
 8018a08:	f7fb fe94 	bl	8014734 <USBD_LL_IsoINIncomplete>
}
 8018a0c:	bf00      	nop
 8018a0e:	3708      	adds	r7, #8
 8018a10:	46bd      	mov	sp, r7
 8018a12:	bd80      	pop	{r7, pc}

08018a14 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018a14:	b580      	push	{r7, lr}
 8018a16:	b082      	sub	sp, #8
 8018a18:	af00      	add	r7, sp, #0
 8018a1a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8018a1c:	687b      	ldr	r3, [r7, #4]
 8018a1e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018a22:	4618      	mov	r0, r3
 8018a24:	f7fb fed2 	bl	80147cc <USBD_LL_DevConnected>
}
 8018a28:	bf00      	nop
 8018a2a:	3708      	adds	r7, #8
 8018a2c:	46bd      	mov	sp, r7
 8018a2e:	bd80      	pop	{r7, pc}

08018a30 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018a30:	b580      	push	{r7, lr}
 8018a32:	b082      	sub	sp, #8
 8018a34:	af00      	add	r7, sp, #0
 8018a36:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8018a38:	687b      	ldr	r3, [r7, #4]
 8018a3a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8018a3e:	4618      	mov	r0, r3
 8018a40:	f7fb fecf 	bl	80147e2 <USBD_LL_DevDisconnected>
}
 8018a44:	bf00      	nop
 8018a46:	3708      	adds	r7, #8
 8018a48:	46bd      	mov	sp, r7
 8018a4a:	bd80      	pop	{r7, pc}

08018a4c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018a4c:	b580      	push	{r7, lr}
 8018a4e:	b082      	sub	sp, #8
 8018a50:	af00      	add	r7, sp, #0
 8018a52:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8018a54:	687b      	ldr	r3, [r7, #4]
 8018a56:	781b      	ldrb	r3, [r3, #0]
 8018a58:	2b00      	cmp	r3, #0
 8018a5a:	d139      	bne.n	8018ad0 <USBD_LL_Init+0x84>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8018a5c:	4a1f      	ldr	r2, [pc, #124]	; (8018adc <USBD_LL_Init+0x90>)
 8018a5e:	687b      	ldr	r3, [r7, #4]
 8018a60:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8018a64:	687b      	ldr	r3, [r7, #4]
 8018a66:	4a1d      	ldr	r2, [pc, #116]	; (8018adc <USBD_LL_Init+0x90>)
 8018a68:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8018a6c:	4b1b      	ldr	r3, [pc, #108]	; (8018adc <USBD_LL_Init+0x90>)
 8018a6e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8018a72:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8018a74:	4b19      	ldr	r3, [pc, #100]	; (8018adc <USBD_LL_Init+0x90>)
 8018a76:	2206      	movs	r2, #6
 8018a78:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8018a7a:	4b18      	ldr	r3, [pc, #96]	; (8018adc <USBD_LL_Init+0x90>)
 8018a7c:	2202      	movs	r2, #2
 8018a7e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8018a80:	4b16      	ldr	r3, [pc, #88]	; (8018adc <USBD_LL_Init+0x90>)
 8018a82:	2200      	movs	r2, #0
 8018a84:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8018a86:	4b15      	ldr	r3, [pc, #84]	; (8018adc <USBD_LL_Init+0x90>)
 8018a88:	2200      	movs	r2, #0
 8018a8a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8018a8c:	4b13      	ldr	r3, [pc, #76]	; (8018adc <USBD_LL_Init+0x90>)
 8018a8e:	2200      	movs	r2, #0
 8018a90:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8018a92:	4b12      	ldr	r3, [pc, #72]	; (8018adc <USBD_LL_Init+0x90>)
 8018a94:	2200      	movs	r2, #0
 8018a96:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8018a98:	4b10      	ldr	r3, [pc, #64]	; (8018adc <USBD_LL_Init+0x90>)
 8018a9a:	2200      	movs	r2, #0
 8018a9c:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8018a9e:	4b0f      	ldr	r3, [pc, #60]	; (8018adc <USBD_LL_Init+0x90>)
 8018aa0:	2200      	movs	r2, #0
 8018aa2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8018aa4:	480d      	ldr	r0, [pc, #52]	; (8018adc <USBD_LL_Init+0x90>)
 8018aa6:	f7f0 f8e4 	bl	8008c72 <HAL_PCD_Init>
 8018aaa:	4603      	mov	r3, r0
 8018aac:	2b00      	cmp	r3, #0
 8018aae:	d001      	beq.n	8018ab4 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8018ab0:	f7eb ff46 	bl	8004940 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8018ab4:	2180      	movs	r1, #128	; 0x80
 8018ab6:	4809      	ldr	r0, [pc, #36]	; (8018adc <USBD_LL_Init+0x90>)
 8018ab8:	f7f1 fa65 	bl	8009f86 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8018abc:	2240      	movs	r2, #64	; 0x40
 8018abe:	2100      	movs	r1, #0
 8018ac0:	4806      	ldr	r0, [pc, #24]	; (8018adc <USBD_LL_Init+0x90>)
 8018ac2:	f7f1 fa19 	bl	8009ef8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8018ac6:	2280      	movs	r2, #128	; 0x80
 8018ac8:	2101      	movs	r1, #1
 8018aca:	4804      	ldr	r0, [pc, #16]	; (8018adc <USBD_LL_Init+0x90>)
 8018acc:	f7f1 fa14 	bl	8009ef8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8018ad0:	2300      	movs	r3, #0
}
 8018ad2:	4618      	mov	r0, r3
 8018ad4:	3708      	adds	r7, #8
 8018ad6:	46bd      	mov	sp, r7
 8018ad8:	bd80      	pop	{r7, pc}
 8018ada:	bf00      	nop
 8018adc:	20002904 	.word	0x20002904

08018ae0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018ae0:	b580      	push	{r7, lr}
 8018ae2:	b084      	sub	sp, #16
 8018ae4:	af00      	add	r7, sp, #0
 8018ae6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018ae8:	2300      	movs	r3, #0
 8018aea:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018aec:	2300      	movs	r3, #0
 8018aee:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018af0:	687b      	ldr	r3, [r7, #4]
 8018af2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018af6:	4618      	mov	r0, r3
 8018af8:	f7f0 f9df 	bl	8008eba <HAL_PCD_Start>
 8018afc:	4603      	mov	r3, r0
 8018afe:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018b00:	7bbb      	ldrb	r3, [r7, #14]
 8018b02:	2b03      	cmp	r3, #3
 8018b04:	d816      	bhi.n	8018b34 <USBD_LL_Start+0x54>
 8018b06:	a201      	add	r2, pc, #4	; (adr r2, 8018b0c <USBD_LL_Start+0x2c>)
 8018b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018b0c:	08018b1d 	.word	0x08018b1d
 8018b10:	08018b23 	.word	0x08018b23
 8018b14:	08018b29 	.word	0x08018b29
 8018b18:	08018b2f 	.word	0x08018b2f
    case HAL_OK :
      usb_status = USBD_OK;
 8018b1c:	2300      	movs	r3, #0
 8018b1e:	73fb      	strb	r3, [r7, #15]
    break;
 8018b20:	e00b      	b.n	8018b3a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018b22:	2303      	movs	r3, #3
 8018b24:	73fb      	strb	r3, [r7, #15]
    break;
 8018b26:	e008      	b.n	8018b3a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018b28:	2301      	movs	r3, #1
 8018b2a:	73fb      	strb	r3, [r7, #15]
    break;
 8018b2c:	e005      	b.n	8018b3a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018b2e:	2303      	movs	r3, #3
 8018b30:	73fb      	strb	r3, [r7, #15]
    break;
 8018b32:	e002      	b.n	8018b3a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8018b34:	2303      	movs	r3, #3
 8018b36:	73fb      	strb	r3, [r7, #15]
    break;
 8018b38:	bf00      	nop
  }
  return usb_status;
 8018b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8018b3c:	4618      	mov	r0, r3
 8018b3e:	3710      	adds	r7, #16
 8018b40:	46bd      	mov	sp, r7
 8018b42:	bd80      	pop	{r7, pc}

08018b44 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8018b44:	b580      	push	{r7, lr}
 8018b46:	b084      	sub	sp, #16
 8018b48:	af00      	add	r7, sp, #0
 8018b4a:	6078      	str	r0, [r7, #4]
 8018b4c:	4608      	mov	r0, r1
 8018b4e:	4611      	mov	r1, r2
 8018b50:	461a      	mov	r2, r3
 8018b52:	4603      	mov	r3, r0
 8018b54:	70fb      	strb	r3, [r7, #3]
 8018b56:	460b      	mov	r3, r1
 8018b58:	70bb      	strb	r3, [r7, #2]
 8018b5a:	4613      	mov	r3, r2
 8018b5c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018b5e:	2300      	movs	r3, #0
 8018b60:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018b62:	2300      	movs	r3, #0
 8018b64:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8018b66:	687b      	ldr	r3, [r7, #4]
 8018b68:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8018b6c:	78bb      	ldrb	r3, [r7, #2]
 8018b6e:	883a      	ldrh	r2, [r7, #0]
 8018b70:	78f9      	ldrb	r1, [r7, #3]
 8018b72:	f7f0 fe89 	bl	8009888 <HAL_PCD_EP_Open>
 8018b76:	4603      	mov	r3, r0
 8018b78:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018b7a:	7bbb      	ldrb	r3, [r7, #14]
 8018b7c:	2b03      	cmp	r3, #3
 8018b7e:	d817      	bhi.n	8018bb0 <USBD_LL_OpenEP+0x6c>
 8018b80:	a201      	add	r2, pc, #4	; (adr r2, 8018b88 <USBD_LL_OpenEP+0x44>)
 8018b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018b86:	bf00      	nop
 8018b88:	08018b99 	.word	0x08018b99
 8018b8c:	08018b9f 	.word	0x08018b9f
 8018b90:	08018ba5 	.word	0x08018ba5
 8018b94:	08018bab 	.word	0x08018bab
    case HAL_OK :
      usb_status = USBD_OK;
 8018b98:	2300      	movs	r3, #0
 8018b9a:	73fb      	strb	r3, [r7, #15]
    break;
 8018b9c:	e00b      	b.n	8018bb6 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018b9e:	2303      	movs	r3, #3
 8018ba0:	73fb      	strb	r3, [r7, #15]
    break;
 8018ba2:	e008      	b.n	8018bb6 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018ba4:	2301      	movs	r3, #1
 8018ba6:	73fb      	strb	r3, [r7, #15]
    break;
 8018ba8:	e005      	b.n	8018bb6 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018baa:	2303      	movs	r3, #3
 8018bac:	73fb      	strb	r3, [r7, #15]
    break;
 8018bae:	e002      	b.n	8018bb6 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8018bb0:	2303      	movs	r3, #3
 8018bb2:	73fb      	strb	r3, [r7, #15]
    break;
 8018bb4:	bf00      	nop
  }
  return usb_status;
 8018bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8018bb8:	4618      	mov	r0, r3
 8018bba:	3710      	adds	r7, #16
 8018bbc:	46bd      	mov	sp, r7
 8018bbe:	bd80      	pop	{r7, pc}

08018bc0 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018bc0:	b580      	push	{r7, lr}
 8018bc2:	b084      	sub	sp, #16
 8018bc4:	af00      	add	r7, sp, #0
 8018bc6:	6078      	str	r0, [r7, #4]
 8018bc8:	460b      	mov	r3, r1
 8018bca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018bcc:	2300      	movs	r3, #0
 8018bce:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018bd0:	2300      	movs	r3, #0
 8018bd2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8018bd4:	687b      	ldr	r3, [r7, #4]
 8018bd6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018bda:	78fa      	ldrb	r2, [r7, #3]
 8018bdc:	4611      	mov	r1, r2
 8018bde:	4618      	mov	r0, r3
 8018be0:	f7f0 feba 	bl	8009958 <HAL_PCD_EP_Close>
 8018be4:	4603      	mov	r3, r0
 8018be6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018be8:	7bbb      	ldrb	r3, [r7, #14]
 8018bea:	2b03      	cmp	r3, #3
 8018bec:	d816      	bhi.n	8018c1c <USBD_LL_CloseEP+0x5c>
 8018bee:	a201      	add	r2, pc, #4	; (adr r2, 8018bf4 <USBD_LL_CloseEP+0x34>)
 8018bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018bf4:	08018c05 	.word	0x08018c05
 8018bf8:	08018c0b 	.word	0x08018c0b
 8018bfc:	08018c11 	.word	0x08018c11
 8018c00:	08018c17 	.word	0x08018c17
    case HAL_OK :
      usb_status = USBD_OK;
 8018c04:	2300      	movs	r3, #0
 8018c06:	73fb      	strb	r3, [r7, #15]
    break;
 8018c08:	e00b      	b.n	8018c22 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018c0a:	2303      	movs	r3, #3
 8018c0c:	73fb      	strb	r3, [r7, #15]
    break;
 8018c0e:	e008      	b.n	8018c22 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018c10:	2301      	movs	r3, #1
 8018c12:	73fb      	strb	r3, [r7, #15]
    break;
 8018c14:	e005      	b.n	8018c22 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018c16:	2303      	movs	r3, #3
 8018c18:	73fb      	strb	r3, [r7, #15]
    break;
 8018c1a:	e002      	b.n	8018c22 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8018c1c:	2303      	movs	r3, #3
 8018c1e:	73fb      	strb	r3, [r7, #15]
    break;
 8018c20:	bf00      	nop
  }
  return usb_status;
 8018c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8018c24:	4618      	mov	r0, r3
 8018c26:	3710      	adds	r7, #16
 8018c28:	46bd      	mov	sp, r7
 8018c2a:	bd80      	pop	{r7, pc}

08018c2c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018c2c:	b580      	push	{r7, lr}
 8018c2e:	b084      	sub	sp, #16
 8018c30:	af00      	add	r7, sp, #0
 8018c32:	6078      	str	r0, [r7, #4]
 8018c34:	460b      	mov	r3, r1
 8018c36:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018c38:	2300      	movs	r3, #0
 8018c3a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018c3c:	2300      	movs	r3, #0
 8018c3e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018c40:	687b      	ldr	r3, [r7, #4]
 8018c42:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018c46:	78fa      	ldrb	r2, [r7, #3]
 8018c48:	4611      	mov	r1, r2
 8018c4a:	4618      	mov	r0, r3
 8018c4c:	f7f0 ff61 	bl	8009b12 <HAL_PCD_EP_SetStall>
 8018c50:	4603      	mov	r3, r0
 8018c52:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018c54:	7bbb      	ldrb	r3, [r7, #14]
 8018c56:	2b03      	cmp	r3, #3
 8018c58:	d816      	bhi.n	8018c88 <USBD_LL_StallEP+0x5c>
 8018c5a:	a201      	add	r2, pc, #4	; (adr r2, 8018c60 <USBD_LL_StallEP+0x34>)
 8018c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018c60:	08018c71 	.word	0x08018c71
 8018c64:	08018c77 	.word	0x08018c77
 8018c68:	08018c7d 	.word	0x08018c7d
 8018c6c:	08018c83 	.word	0x08018c83
    case HAL_OK :
      usb_status = USBD_OK;
 8018c70:	2300      	movs	r3, #0
 8018c72:	73fb      	strb	r3, [r7, #15]
    break;
 8018c74:	e00b      	b.n	8018c8e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018c76:	2303      	movs	r3, #3
 8018c78:	73fb      	strb	r3, [r7, #15]
    break;
 8018c7a:	e008      	b.n	8018c8e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018c7c:	2301      	movs	r3, #1
 8018c7e:	73fb      	strb	r3, [r7, #15]
    break;
 8018c80:	e005      	b.n	8018c8e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018c82:	2303      	movs	r3, #3
 8018c84:	73fb      	strb	r3, [r7, #15]
    break;
 8018c86:	e002      	b.n	8018c8e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8018c88:	2303      	movs	r3, #3
 8018c8a:	73fb      	strb	r3, [r7, #15]
    break;
 8018c8c:	bf00      	nop
  }
  return usb_status;
 8018c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8018c90:	4618      	mov	r0, r3
 8018c92:	3710      	adds	r7, #16
 8018c94:	46bd      	mov	sp, r7
 8018c96:	bd80      	pop	{r7, pc}

08018c98 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018c98:	b580      	push	{r7, lr}
 8018c9a:	b084      	sub	sp, #16
 8018c9c:	af00      	add	r7, sp, #0
 8018c9e:	6078      	str	r0, [r7, #4]
 8018ca0:	460b      	mov	r3, r1
 8018ca2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018ca4:	2300      	movs	r3, #0
 8018ca6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018ca8:	2300      	movs	r3, #0
 8018caa:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018cac:	687b      	ldr	r3, [r7, #4]
 8018cae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018cb2:	78fa      	ldrb	r2, [r7, #3]
 8018cb4:	4611      	mov	r1, r2
 8018cb6:	4618      	mov	r0, r3
 8018cb8:	f7f0 ff8d 	bl	8009bd6 <HAL_PCD_EP_ClrStall>
 8018cbc:	4603      	mov	r3, r0
 8018cbe:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018cc0:	7bbb      	ldrb	r3, [r7, #14]
 8018cc2:	2b03      	cmp	r3, #3
 8018cc4:	d816      	bhi.n	8018cf4 <USBD_LL_ClearStallEP+0x5c>
 8018cc6:	a201      	add	r2, pc, #4	; (adr r2, 8018ccc <USBD_LL_ClearStallEP+0x34>)
 8018cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018ccc:	08018cdd 	.word	0x08018cdd
 8018cd0:	08018ce3 	.word	0x08018ce3
 8018cd4:	08018ce9 	.word	0x08018ce9
 8018cd8:	08018cef 	.word	0x08018cef
    case HAL_OK :
      usb_status = USBD_OK;
 8018cdc:	2300      	movs	r3, #0
 8018cde:	73fb      	strb	r3, [r7, #15]
    break;
 8018ce0:	e00b      	b.n	8018cfa <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018ce2:	2303      	movs	r3, #3
 8018ce4:	73fb      	strb	r3, [r7, #15]
    break;
 8018ce6:	e008      	b.n	8018cfa <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018ce8:	2301      	movs	r3, #1
 8018cea:	73fb      	strb	r3, [r7, #15]
    break;
 8018cec:	e005      	b.n	8018cfa <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018cee:	2303      	movs	r3, #3
 8018cf0:	73fb      	strb	r3, [r7, #15]
    break;
 8018cf2:	e002      	b.n	8018cfa <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8018cf4:	2303      	movs	r3, #3
 8018cf6:	73fb      	strb	r3, [r7, #15]
    break;
 8018cf8:	bf00      	nop
  }
  return usb_status;
 8018cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8018cfc:	4618      	mov	r0, r3
 8018cfe:	3710      	adds	r7, #16
 8018d00:	46bd      	mov	sp, r7
 8018d02:	bd80      	pop	{r7, pc}

08018d04 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018d04:	b480      	push	{r7}
 8018d06:	b085      	sub	sp, #20
 8018d08:	af00      	add	r7, sp, #0
 8018d0a:	6078      	str	r0, [r7, #4]
 8018d0c:	460b      	mov	r3, r1
 8018d0e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018d10:	687b      	ldr	r3, [r7, #4]
 8018d12:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018d16:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018d18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018d1c:	2b00      	cmp	r3, #0
 8018d1e:	da0b      	bge.n	8018d38 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8018d20:	78fb      	ldrb	r3, [r7, #3]
 8018d22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8018d26:	68f9      	ldr	r1, [r7, #12]
 8018d28:	4613      	mov	r3, r2
 8018d2a:	00db      	lsls	r3, r3, #3
 8018d2c:	4413      	add	r3, r2
 8018d2e:	009b      	lsls	r3, r3, #2
 8018d30:	440b      	add	r3, r1
 8018d32:	333e      	adds	r3, #62	; 0x3e
 8018d34:	781b      	ldrb	r3, [r3, #0]
 8018d36:	e00b      	b.n	8018d50 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018d38:	78fb      	ldrb	r3, [r7, #3]
 8018d3a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8018d3e:	68f9      	ldr	r1, [r7, #12]
 8018d40:	4613      	mov	r3, r2
 8018d42:	00db      	lsls	r3, r3, #3
 8018d44:	4413      	add	r3, r2
 8018d46:	009b      	lsls	r3, r3, #2
 8018d48:	440b      	add	r3, r1
 8018d4a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8018d4e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018d50:	4618      	mov	r0, r3
 8018d52:	3714      	adds	r7, #20
 8018d54:	46bd      	mov	sp, r7
 8018d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d5a:	4770      	bx	lr

08018d5c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018d5c:	b580      	push	{r7, lr}
 8018d5e:	b084      	sub	sp, #16
 8018d60:	af00      	add	r7, sp, #0
 8018d62:	6078      	str	r0, [r7, #4]
 8018d64:	460b      	mov	r3, r1
 8018d66:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018d68:	2300      	movs	r3, #0
 8018d6a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018d6c:	2300      	movs	r3, #0
 8018d6e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8018d70:	687b      	ldr	r3, [r7, #4]
 8018d72:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018d76:	78fa      	ldrb	r2, [r7, #3]
 8018d78:	4611      	mov	r1, r2
 8018d7a:	4618      	mov	r0, r3
 8018d7c:	f7f0 fd5f 	bl	800983e <HAL_PCD_SetAddress>
 8018d80:	4603      	mov	r3, r0
 8018d82:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018d84:	7bbb      	ldrb	r3, [r7, #14]
 8018d86:	2b03      	cmp	r3, #3
 8018d88:	d816      	bhi.n	8018db8 <USBD_LL_SetUSBAddress+0x5c>
 8018d8a:	a201      	add	r2, pc, #4	; (adr r2, 8018d90 <USBD_LL_SetUSBAddress+0x34>)
 8018d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d90:	08018da1 	.word	0x08018da1
 8018d94:	08018da7 	.word	0x08018da7
 8018d98:	08018dad 	.word	0x08018dad
 8018d9c:	08018db3 	.word	0x08018db3
    case HAL_OK :
      usb_status = USBD_OK;
 8018da0:	2300      	movs	r3, #0
 8018da2:	73fb      	strb	r3, [r7, #15]
    break;
 8018da4:	e00b      	b.n	8018dbe <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018da6:	2303      	movs	r3, #3
 8018da8:	73fb      	strb	r3, [r7, #15]
    break;
 8018daa:	e008      	b.n	8018dbe <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018dac:	2301      	movs	r3, #1
 8018dae:	73fb      	strb	r3, [r7, #15]
    break;
 8018db0:	e005      	b.n	8018dbe <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018db2:	2303      	movs	r3, #3
 8018db4:	73fb      	strb	r3, [r7, #15]
    break;
 8018db6:	e002      	b.n	8018dbe <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8018db8:	2303      	movs	r3, #3
 8018dba:	73fb      	strb	r3, [r7, #15]
    break;
 8018dbc:	bf00      	nop
  }
  return usb_status;
 8018dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8018dc0:	4618      	mov	r0, r3
 8018dc2:	3710      	adds	r7, #16
 8018dc4:	46bd      	mov	sp, r7
 8018dc6:	bd80      	pop	{r7, pc}

08018dc8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018dc8:	b580      	push	{r7, lr}
 8018dca:	b086      	sub	sp, #24
 8018dcc:	af00      	add	r7, sp, #0
 8018dce:	60f8      	str	r0, [r7, #12]
 8018dd0:	607a      	str	r2, [r7, #4]
 8018dd2:	603b      	str	r3, [r7, #0]
 8018dd4:	460b      	mov	r3, r1
 8018dd6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018dd8:	2300      	movs	r3, #0
 8018dda:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018ddc:	2300      	movs	r3, #0
 8018dde:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8018de0:	68fb      	ldr	r3, [r7, #12]
 8018de2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8018de6:	7af9      	ldrb	r1, [r7, #11]
 8018de8:	683b      	ldr	r3, [r7, #0]
 8018dea:	687a      	ldr	r2, [r7, #4]
 8018dec:	f7f0 fe54 	bl	8009a98 <HAL_PCD_EP_Transmit>
 8018df0:	4603      	mov	r3, r0
 8018df2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8018df4:	7dbb      	ldrb	r3, [r7, #22]
 8018df6:	2b03      	cmp	r3, #3
 8018df8:	d816      	bhi.n	8018e28 <USBD_LL_Transmit+0x60>
 8018dfa:	a201      	add	r2, pc, #4	; (adr r2, 8018e00 <USBD_LL_Transmit+0x38>)
 8018dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018e00:	08018e11 	.word	0x08018e11
 8018e04:	08018e17 	.word	0x08018e17
 8018e08:	08018e1d 	.word	0x08018e1d
 8018e0c:	08018e23 	.word	0x08018e23
    case HAL_OK :
      usb_status = USBD_OK;
 8018e10:	2300      	movs	r3, #0
 8018e12:	75fb      	strb	r3, [r7, #23]
    break;
 8018e14:	e00b      	b.n	8018e2e <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018e16:	2303      	movs	r3, #3
 8018e18:	75fb      	strb	r3, [r7, #23]
    break;
 8018e1a:	e008      	b.n	8018e2e <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018e1c:	2301      	movs	r3, #1
 8018e1e:	75fb      	strb	r3, [r7, #23]
    break;
 8018e20:	e005      	b.n	8018e2e <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018e22:	2303      	movs	r3, #3
 8018e24:	75fb      	strb	r3, [r7, #23]
    break;
 8018e26:	e002      	b.n	8018e2e <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8018e28:	2303      	movs	r3, #3
 8018e2a:	75fb      	strb	r3, [r7, #23]
    break;
 8018e2c:	bf00      	nop
  }
  return usb_status;
 8018e2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8018e30:	4618      	mov	r0, r3
 8018e32:	3718      	adds	r7, #24
 8018e34:	46bd      	mov	sp, r7
 8018e36:	bd80      	pop	{r7, pc}

08018e38 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018e38:	b580      	push	{r7, lr}
 8018e3a:	b086      	sub	sp, #24
 8018e3c:	af00      	add	r7, sp, #0
 8018e3e:	60f8      	str	r0, [r7, #12]
 8018e40:	607a      	str	r2, [r7, #4]
 8018e42:	603b      	str	r3, [r7, #0]
 8018e44:	460b      	mov	r3, r1
 8018e46:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018e48:	2300      	movs	r3, #0
 8018e4a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018e4c:	2300      	movs	r3, #0
 8018e4e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8018e50:	68fb      	ldr	r3, [r7, #12]
 8018e52:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8018e56:	7af9      	ldrb	r1, [r7, #11]
 8018e58:	683b      	ldr	r3, [r7, #0]
 8018e5a:	687a      	ldr	r2, [r7, #4]
 8018e5c:	f7f0 fdc6 	bl	80099ec <HAL_PCD_EP_Receive>
 8018e60:	4603      	mov	r3, r0
 8018e62:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8018e64:	7dbb      	ldrb	r3, [r7, #22]
 8018e66:	2b03      	cmp	r3, #3
 8018e68:	d816      	bhi.n	8018e98 <USBD_LL_PrepareReceive+0x60>
 8018e6a:	a201      	add	r2, pc, #4	; (adr r2, 8018e70 <USBD_LL_PrepareReceive+0x38>)
 8018e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018e70:	08018e81 	.word	0x08018e81
 8018e74:	08018e87 	.word	0x08018e87
 8018e78:	08018e8d 	.word	0x08018e8d
 8018e7c:	08018e93 	.word	0x08018e93
    case HAL_OK :
      usb_status = USBD_OK;
 8018e80:	2300      	movs	r3, #0
 8018e82:	75fb      	strb	r3, [r7, #23]
    break;
 8018e84:	e00b      	b.n	8018e9e <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018e86:	2303      	movs	r3, #3
 8018e88:	75fb      	strb	r3, [r7, #23]
    break;
 8018e8a:	e008      	b.n	8018e9e <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018e8c:	2301      	movs	r3, #1
 8018e8e:	75fb      	strb	r3, [r7, #23]
    break;
 8018e90:	e005      	b.n	8018e9e <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018e92:	2303      	movs	r3, #3
 8018e94:	75fb      	strb	r3, [r7, #23]
    break;
 8018e96:	e002      	b.n	8018e9e <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8018e98:	2303      	movs	r3, #3
 8018e9a:	75fb      	strb	r3, [r7, #23]
    break;
 8018e9c:	bf00      	nop
  }
  return usb_status;
 8018e9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8018ea0:	4618      	mov	r0, r3
 8018ea2:	3718      	adds	r7, #24
 8018ea4:	46bd      	mov	sp, r7
 8018ea6:	bd80      	pop	{r7, pc}

08018ea8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018ea8:	b580      	push	{r7, lr}
 8018eaa:	b082      	sub	sp, #8
 8018eac:	af00      	add	r7, sp, #0
 8018eae:	6078      	str	r0, [r7, #4]
 8018eb0:	460b      	mov	r3, r1
 8018eb2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018eb4:	687b      	ldr	r3, [r7, #4]
 8018eb6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8018eba:	78fa      	ldrb	r2, [r7, #3]
 8018ebc:	4611      	mov	r1, r2
 8018ebe:	4618      	mov	r0, r3
 8018ec0:	f7f0 fdd2 	bl	8009a68 <HAL_PCD_EP_GetRxCount>
 8018ec4:	4603      	mov	r3, r0
}
 8018ec6:	4618      	mov	r0, r3
 8018ec8:	3708      	adds	r7, #8
 8018eca:	46bd      	mov	sp, r7
 8018ecc:	bd80      	pop	{r7, pc}
	...

08018ed0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018ed0:	b480      	push	{r7}
 8018ed2:	b083      	sub	sp, #12
 8018ed4:	af00      	add	r7, sp, #0
 8018ed6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018ed8:	4b03      	ldr	r3, [pc, #12]	; (8018ee8 <USBD_static_malloc+0x18>)
}
 8018eda:	4618      	mov	r0, r3
 8018edc:	370c      	adds	r7, #12
 8018ede:	46bd      	mov	sp, r7
 8018ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ee4:	4770      	bx	lr
 8018ee6:	bf00      	nop
 8018ee8:	20002e10 	.word	0x20002e10

08018eec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018eec:	b480      	push	{r7}
 8018eee:	b083      	sub	sp, #12
 8018ef0:	af00      	add	r7, sp, #0
 8018ef2:	6078      	str	r0, [r7, #4]

}
 8018ef4:	bf00      	nop
 8018ef6:	370c      	adds	r7, #12
 8018ef8:	46bd      	mov	sp, r7
 8018efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018efe:	4770      	bx	lr

08018f00 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8018f00:	b580      	push	{r7, lr}
 8018f02:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8018f04:	f7eb f9f8 	bl	80042f8 <SystemClock_Config>
}
 8018f08:	bf00      	nop
 8018f0a:	bd80      	pop	{r7, pc}

08018f0c <__libc_init_array>:
 8018f0c:	b570      	push	{r4, r5, r6, lr}
 8018f0e:	4d0d      	ldr	r5, [pc, #52]	; (8018f44 <__libc_init_array+0x38>)
 8018f10:	4c0d      	ldr	r4, [pc, #52]	; (8018f48 <__libc_init_array+0x3c>)
 8018f12:	1b64      	subs	r4, r4, r5
 8018f14:	10a4      	asrs	r4, r4, #2
 8018f16:	2600      	movs	r6, #0
 8018f18:	42a6      	cmp	r6, r4
 8018f1a:	d109      	bne.n	8018f30 <__libc_init_array+0x24>
 8018f1c:	4d0b      	ldr	r5, [pc, #44]	; (8018f4c <__libc_init_array+0x40>)
 8018f1e:	4c0c      	ldr	r4, [pc, #48]	; (8018f50 <__libc_init_array+0x44>)
 8018f20:	f002 ff6e 	bl	801be00 <_init>
 8018f24:	1b64      	subs	r4, r4, r5
 8018f26:	10a4      	asrs	r4, r4, #2
 8018f28:	2600      	movs	r6, #0
 8018f2a:	42a6      	cmp	r6, r4
 8018f2c:	d105      	bne.n	8018f3a <__libc_init_array+0x2e>
 8018f2e:	bd70      	pop	{r4, r5, r6, pc}
 8018f30:	f855 3b04 	ldr.w	r3, [r5], #4
 8018f34:	4798      	blx	r3
 8018f36:	3601      	adds	r6, #1
 8018f38:	e7ee      	b.n	8018f18 <__libc_init_array+0xc>
 8018f3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8018f3e:	4798      	blx	r3
 8018f40:	3601      	adds	r6, #1
 8018f42:	e7f2      	b.n	8018f2a <__libc_init_array+0x1e>
 8018f44:	0801c728 	.word	0x0801c728
 8018f48:	0801c728 	.word	0x0801c728
 8018f4c:	0801c728 	.word	0x0801c728
 8018f50:	0801c72c 	.word	0x0801c72c

08018f54 <malloc>:
 8018f54:	4b02      	ldr	r3, [pc, #8]	; (8018f60 <malloc+0xc>)
 8018f56:	4601      	mov	r1, r0
 8018f58:	6818      	ldr	r0, [r3, #0]
 8018f5a:	f000 b885 	b.w	8019068 <_malloc_r>
 8018f5e:	bf00      	nop
 8018f60:	20000190 	.word	0x20000190

08018f64 <memcpy>:
 8018f64:	440a      	add	r2, r1
 8018f66:	4291      	cmp	r1, r2
 8018f68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8018f6c:	d100      	bne.n	8018f70 <memcpy+0xc>
 8018f6e:	4770      	bx	lr
 8018f70:	b510      	push	{r4, lr}
 8018f72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018f76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018f7a:	4291      	cmp	r1, r2
 8018f7c:	d1f9      	bne.n	8018f72 <memcpy+0xe>
 8018f7e:	bd10      	pop	{r4, pc}

08018f80 <memset>:
 8018f80:	4402      	add	r2, r0
 8018f82:	4603      	mov	r3, r0
 8018f84:	4293      	cmp	r3, r2
 8018f86:	d100      	bne.n	8018f8a <memset+0xa>
 8018f88:	4770      	bx	lr
 8018f8a:	f803 1b01 	strb.w	r1, [r3], #1
 8018f8e:	e7f9      	b.n	8018f84 <memset+0x4>

08018f90 <_free_r>:
 8018f90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018f92:	2900      	cmp	r1, #0
 8018f94:	d044      	beq.n	8019020 <_free_r+0x90>
 8018f96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018f9a:	9001      	str	r0, [sp, #4]
 8018f9c:	2b00      	cmp	r3, #0
 8018f9e:	f1a1 0404 	sub.w	r4, r1, #4
 8018fa2:	bfb8      	it	lt
 8018fa4:	18e4      	addlt	r4, r4, r3
 8018fa6:	f001 fd3f 	bl	801aa28 <__malloc_lock>
 8018faa:	4a1e      	ldr	r2, [pc, #120]	; (8019024 <_free_r+0x94>)
 8018fac:	9801      	ldr	r0, [sp, #4]
 8018fae:	6813      	ldr	r3, [r2, #0]
 8018fb0:	b933      	cbnz	r3, 8018fc0 <_free_r+0x30>
 8018fb2:	6063      	str	r3, [r4, #4]
 8018fb4:	6014      	str	r4, [r2, #0]
 8018fb6:	b003      	add	sp, #12
 8018fb8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018fbc:	f001 bd3a 	b.w	801aa34 <__malloc_unlock>
 8018fc0:	42a3      	cmp	r3, r4
 8018fc2:	d908      	bls.n	8018fd6 <_free_r+0x46>
 8018fc4:	6825      	ldr	r5, [r4, #0]
 8018fc6:	1961      	adds	r1, r4, r5
 8018fc8:	428b      	cmp	r3, r1
 8018fca:	bf01      	itttt	eq
 8018fcc:	6819      	ldreq	r1, [r3, #0]
 8018fce:	685b      	ldreq	r3, [r3, #4]
 8018fd0:	1949      	addeq	r1, r1, r5
 8018fd2:	6021      	streq	r1, [r4, #0]
 8018fd4:	e7ed      	b.n	8018fb2 <_free_r+0x22>
 8018fd6:	461a      	mov	r2, r3
 8018fd8:	685b      	ldr	r3, [r3, #4]
 8018fda:	b10b      	cbz	r3, 8018fe0 <_free_r+0x50>
 8018fdc:	42a3      	cmp	r3, r4
 8018fde:	d9fa      	bls.n	8018fd6 <_free_r+0x46>
 8018fe0:	6811      	ldr	r1, [r2, #0]
 8018fe2:	1855      	adds	r5, r2, r1
 8018fe4:	42a5      	cmp	r5, r4
 8018fe6:	d10b      	bne.n	8019000 <_free_r+0x70>
 8018fe8:	6824      	ldr	r4, [r4, #0]
 8018fea:	4421      	add	r1, r4
 8018fec:	1854      	adds	r4, r2, r1
 8018fee:	42a3      	cmp	r3, r4
 8018ff0:	6011      	str	r1, [r2, #0]
 8018ff2:	d1e0      	bne.n	8018fb6 <_free_r+0x26>
 8018ff4:	681c      	ldr	r4, [r3, #0]
 8018ff6:	685b      	ldr	r3, [r3, #4]
 8018ff8:	6053      	str	r3, [r2, #4]
 8018ffa:	4421      	add	r1, r4
 8018ffc:	6011      	str	r1, [r2, #0]
 8018ffe:	e7da      	b.n	8018fb6 <_free_r+0x26>
 8019000:	d902      	bls.n	8019008 <_free_r+0x78>
 8019002:	230c      	movs	r3, #12
 8019004:	6003      	str	r3, [r0, #0]
 8019006:	e7d6      	b.n	8018fb6 <_free_r+0x26>
 8019008:	6825      	ldr	r5, [r4, #0]
 801900a:	1961      	adds	r1, r4, r5
 801900c:	428b      	cmp	r3, r1
 801900e:	bf04      	itt	eq
 8019010:	6819      	ldreq	r1, [r3, #0]
 8019012:	685b      	ldreq	r3, [r3, #4]
 8019014:	6063      	str	r3, [r4, #4]
 8019016:	bf04      	itt	eq
 8019018:	1949      	addeq	r1, r1, r5
 801901a:	6021      	streq	r1, [r4, #0]
 801901c:	6054      	str	r4, [r2, #4]
 801901e:	e7ca      	b.n	8018fb6 <_free_r+0x26>
 8019020:	b003      	add	sp, #12
 8019022:	bd30      	pop	{r4, r5, pc}
 8019024:	20003030 	.word	0x20003030

08019028 <sbrk_aligned>:
 8019028:	b570      	push	{r4, r5, r6, lr}
 801902a:	4e0e      	ldr	r6, [pc, #56]	; (8019064 <sbrk_aligned+0x3c>)
 801902c:	460c      	mov	r4, r1
 801902e:	6831      	ldr	r1, [r6, #0]
 8019030:	4605      	mov	r5, r0
 8019032:	b911      	cbnz	r1, 801903a <sbrk_aligned+0x12>
 8019034:	f000 fd0e 	bl	8019a54 <_sbrk_r>
 8019038:	6030      	str	r0, [r6, #0]
 801903a:	4621      	mov	r1, r4
 801903c:	4628      	mov	r0, r5
 801903e:	f000 fd09 	bl	8019a54 <_sbrk_r>
 8019042:	1c43      	adds	r3, r0, #1
 8019044:	d00a      	beq.n	801905c <sbrk_aligned+0x34>
 8019046:	1cc4      	adds	r4, r0, #3
 8019048:	f024 0403 	bic.w	r4, r4, #3
 801904c:	42a0      	cmp	r0, r4
 801904e:	d007      	beq.n	8019060 <sbrk_aligned+0x38>
 8019050:	1a21      	subs	r1, r4, r0
 8019052:	4628      	mov	r0, r5
 8019054:	f000 fcfe 	bl	8019a54 <_sbrk_r>
 8019058:	3001      	adds	r0, #1
 801905a:	d101      	bne.n	8019060 <sbrk_aligned+0x38>
 801905c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8019060:	4620      	mov	r0, r4
 8019062:	bd70      	pop	{r4, r5, r6, pc}
 8019064:	20003034 	.word	0x20003034

08019068 <_malloc_r>:
 8019068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801906c:	1ccd      	adds	r5, r1, #3
 801906e:	f025 0503 	bic.w	r5, r5, #3
 8019072:	3508      	adds	r5, #8
 8019074:	2d0c      	cmp	r5, #12
 8019076:	bf38      	it	cc
 8019078:	250c      	movcc	r5, #12
 801907a:	2d00      	cmp	r5, #0
 801907c:	4607      	mov	r7, r0
 801907e:	db01      	blt.n	8019084 <_malloc_r+0x1c>
 8019080:	42a9      	cmp	r1, r5
 8019082:	d905      	bls.n	8019090 <_malloc_r+0x28>
 8019084:	230c      	movs	r3, #12
 8019086:	603b      	str	r3, [r7, #0]
 8019088:	2600      	movs	r6, #0
 801908a:	4630      	mov	r0, r6
 801908c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019090:	4e2e      	ldr	r6, [pc, #184]	; (801914c <_malloc_r+0xe4>)
 8019092:	f001 fcc9 	bl	801aa28 <__malloc_lock>
 8019096:	6833      	ldr	r3, [r6, #0]
 8019098:	461c      	mov	r4, r3
 801909a:	bb34      	cbnz	r4, 80190ea <_malloc_r+0x82>
 801909c:	4629      	mov	r1, r5
 801909e:	4638      	mov	r0, r7
 80190a0:	f7ff ffc2 	bl	8019028 <sbrk_aligned>
 80190a4:	1c43      	adds	r3, r0, #1
 80190a6:	4604      	mov	r4, r0
 80190a8:	d14d      	bne.n	8019146 <_malloc_r+0xde>
 80190aa:	6834      	ldr	r4, [r6, #0]
 80190ac:	4626      	mov	r6, r4
 80190ae:	2e00      	cmp	r6, #0
 80190b0:	d140      	bne.n	8019134 <_malloc_r+0xcc>
 80190b2:	6823      	ldr	r3, [r4, #0]
 80190b4:	4631      	mov	r1, r6
 80190b6:	4638      	mov	r0, r7
 80190b8:	eb04 0803 	add.w	r8, r4, r3
 80190bc:	f000 fcca 	bl	8019a54 <_sbrk_r>
 80190c0:	4580      	cmp	r8, r0
 80190c2:	d13a      	bne.n	801913a <_malloc_r+0xd2>
 80190c4:	6821      	ldr	r1, [r4, #0]
 80190c6:	3503      	adds	r5, #3
 80190c8:	1a6d      	subs	r5, r5, r1
 80190ca:	f025 0503 	bic.w	r5, r5, #3
 80190ce:	3508      	adds	r5, #8
 80190d0:	2d0c      	cmp	r5, #12
 80190d2:	bf38      	it	cc
 80190d4:	250c      	movcc	r5, #12
 80190d6:	4629      	mov	r1, r5
 80190d8:	4638      	mov	r0, r7
 80190da:	f7ff ffa5 	bl	8019028 <sbrk_aligned>
 80190de:	3001      	adds	r0, #1
 80190e0:	d02b      	beq.n	801913a <_malloc_r+0xd2>
 80190e2:	6823      	ldr	r3, [r4, #0]
 80190e4:	442b      	add	r3, r5
 80190e6:	6023      	str	r3, [r4, #0]
 80190e8:	e00e      	b.n	8019108 <_malloc_r+0xa0>
 80190ea:	6822      	ldr	r2, [r4, #0]
 80190ec:	1b52      	subs	r2, r2, r5
 80190ee:	d41e      	bmi.n	801912e <_malloc_r+0xc6>
 80190f0:	2a0b      	cmp	r2, #11
 80190f2:	d916      	bls.n	8019122 <_malloc_r+0xba>
 80190f4:	1961      	adds	r1, r4, r5
 80190f6:	42a3      	cmp	r3, r4
 80190f8:	6025      	str	r5, [r4, #0]
 80190fa:	bf18      	it	ne
 80190fc:	6059      	strne	r1, [r3, #4]
 80190fe:	6863      	ldr	r3, [r4, #4]
 8019100:	bf08      	it	eq
 8019102:	6031      	streq	r1, [r6, #0]
 8019104:	5162      	str	r2, [r4, r5]
 8019106:	604b      	str	r3, [r1, #4]
 8019108:	4638      	mov	r0, r7
 801910a:	f104 060b 	add.w	r6, r4, #11
 801910e:	f001 fc91 	bl	801aa34 <__malloc_unlock>
 8019112:	f026 0607 	bic.w	r6, r6, #7
 8019116:	1d23      	adds	r3, r4, #4
 8019118:	1af2      	subs	r2, r6, r3
 801911a:	d0b6      	beq.n	801908a <_malloc_r+0x22>
 801911c:	1b9b      	subs	r3, r3, r6
 801911e:	50a3      	str	r3, [r4, r2]
 8019120:	e7b3      	b.n	801908a <_malloc_r+0x22>
 8019122:	6862      	ldr	r2, [r4, #4]
 8019124:	42a3      	cmp	r3, r4
 8019126:	bf0c      	ite	eq
 8019128:	6032      	streq	r2, [r6, #0]
 801912a:	605a      	strne	r2, [r3, #4]
 801912c:	e7ec      	b.n	8019108 <_malloc_r+0xa0>
 801912e:	4623      	mov	r3, r4
 8019130:	6864      	ldr	r4, [r4, #4]
 8019132:	e7b2      	b.n	801909a <_malloc_r+0x32>
 8019134:	4634      	mov	r4, r6
 8019136:	6876      	ldr	r6, [r6, #4]
 8019138:	e7b9      	b.n	80190ae <_malloc_r+0x46>
 801913a:	230c      	movs	r3, #12
 801913c:	603b      	str	r3, [r7, #0]
 801913e:	4638      	mov	r0, r7
 8019140:	f001 fc78 	bl	801aa34 <__malloc_unlock>
 8019144:	e7a1      	b.n	801908a <_malloc_r+0x22>
 8019146:	6025      	str	r5, [r4, #0]
 8019148:	e7de      	b.n	8019108 <_malloc_r+0xa0>
 801914a:	bf00      	nop
 801914c:	20003030 	.word	0x20003030

08019150 <__cvt>:
 8019150:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019154:	ec55 4b10 	vmov	r4, r5, d0
 8019158:	2d00      	cmp	r5, #0
 801915a:	460e      	mov	r6, r1
 801915c:	4619      	mov	r1, r3
 801915e:	462b      	mov	r3, r5
 8019160:	bfbb      	ittet	lt
 8019162:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8019166:	461d      	movlt	r5, r3
 8019168:	2300      	movge	r3, #0
 801916a:	232d      	movlt	r3, #45	; 0x2d
 801916c:	700b      	strb	r3, [r1, #0]
 801916e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019170:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8019174:	4691      	mov	r9, r2
 8019176:	f023 0820 	bic.w	r8, r3, #32
 801917a:	bfbc      	itt	lt
 801917c:	4622      	movlt	r2, r4
 801917e:	4614      	movlt	r4, r2
 8019180:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8019184:	d005      	beq.n	8019192 <__cvt+0x42>
 8019186:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801918a:	d100      	bne.n	801918e <__cvt+0x3e>
 801918c:	3601      	adds	r6, #1
 801918e:	2102      	movs	r1, #2
 8019190:	e000      	b.n	8019194 <__cvt+0x44>
 8019192:	2103      	movs	r1, #3
 8019194:	ab03      	add	r3, sp, #12
 8019196:	9301      	str	r3, [sp, #4]
 8019198:	ab02      	add	r3, sp, #8
 801919a:	9300      	str	r3, [sp, #0]
 801919c:	ec45 4b10 	vmov	d0, r4, r5
 80191a0:	4653      	mov	r3, sl
 80191a2:	4632      	mov	r2, r6
 80191a4:	f000 fd30 	bl	8019c08 <_dtoa_r>
 80191a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80191ac:	4607      	mov	r7, r0
 80191ae:	d102      	bne.n	80191b6 <__cvt+0x66>
 80191b0:	f019 0f01 	tst.w	r9, #1
 80191b4:	d022      	beq.n	80191fc <__cvt+0xac>
 80191b6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80191ba:	eb07 0906 	add.w	r9, r7, r6
 80191be:	d110      	bne.n	80191e2 <__cvt+0x92>
 80191c0:	783b      	ldrb	r3, [r7, #0]
 80191c2:	2b30      	cmp	r3, #48	; 0x30
 80191c4:	d10a      	bne.n	80191dc <__cvt+0x8c>
 80191c6:	2200      	movs	r2, #0
 80191c8:	2300      	movs	r3, #0
 80191ca:	4620      	mov	r0, r4
 80191cc:	4629      	mov	r1, r5
 80191ce:	f7e7 fc93 	bl	8000af8 <__aeabi_dcmpeq>
 80191d2:	b918      	cbnz	r0, 80191dc <__cvt+0x8c>
 80191d4:	f1c6 0601 	rsb	r6, r6, #1
 80191d8:	f8ca 6000 	str.w	r6, [sl]
 80191dc:	f8da 3000 	ldr.w	r3, [sl]
 80191e0:	4499      	add	r9, r3
 80191e2:	2200      	movs	r2, #0
 80191e4:	2300      	movs	r3, #0
 80191e6:	4620      	mov	r0, r4
 80191e8:	4629      	mov	r1, r5
 80191ea:	f7e7 fc85 	bl	8000af8 <__aeabi_dcmpeq>
 80191ee:	b108      	cbz	r0, 80191f4 <__cvt+0xa4>
 80191f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80191f4:	2230      	movs	r2, #48	; 0x30
 80191f6:	9b03      	ldr	r3, [sp, #12]
 80191f8:	454b      	cmp	r3, r9
 80191fa:	d307      	bcc.n	801920c <__cvt+0xbc>
 80191fc:	9b03      	ldr	r3, [sp, #12]
 80191fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019200:	1bdb      	subs	r3, r3, r7
 8019202:	4638      	mov	r0, r7
 8019204:	6013      	str	r3, [r2, #0]
 8019206:	b004      	add	sp, #16
 8019208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801920c:	1c59      	adds	r1, r3, #1
 801920e:	9103      	str	r1, [sp, #12]
 8019210:	701a      	strb	r2, [r3, #0]
 8019212:	e7f0      	b.n	80191f6 <__cvt+0xa6>

08019214 <__exponent>:
 8019214:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019216:	4603      	mov	r3, r0
 8019218:	2900      	cmp	r1, #0
 801921a:	bfb8      	it	lt
 801921c:	4249      	neglt	r1, r1
 801921e:	f803 2b02 	strb.w	r2, [r3], #2
 8019222:	bfb4      	ite	lt
 8019224:	222d      	movlt	r2, #45	; 0x2d
 8019226:	222b      	movge	r2, #43	; 0x2b
 8019228:	2909      	cmp	r1, #9
 801922a:	7042      	strb	r2, [r0, #1]
 801922c:	dd2a      	ble.n	8019284 <__exponent+0x70>
 801922e:	f10d 0407 	add.w	r4, sp, #7
 8019232:	46a4      	mov	ip, r4
 8019234:	270a      	movs	r7, #10
 8019236:	46a6      	mov	lr, r4
 8019238:	460a      	mov	r2, r1
 801923a:	fb91 f6f7 	sdiv	r6, r1, r7
 801923e:	fb07 1516 	mls	r5, r7, r6, r1
 8019242:	3530      	adds	r5, #48	; 0x30
 8019244:	2a63      	cmp	r2, #99	; 0x63
 8019246:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801924a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801924e:	4631      	mov	r1, r6
 8019250:	dcf1      	bgt.n	8019236 <__exponent+0x22>
 8019252:	3130      	adds	r1, #48	; 0x30
 8019254:	f1ae 0502 	sub.w	r5, lr, #2
 8019258:	f804 1c01 	strb.w	r1, [r4, #-1]
 801925c:	1c44      	adds	r4, r0, #1
 801925e:	4629      	mov	r1, r5
 8019260:	4561      	cmp	r1, ip
 8019262:	d30a      	bcc.n	801927a <__exponent+0x66>
 8019264:	f10d 0209 	add.w	r2, sp, #9
 8019268:	eba2 020e 	sub.w	r2, r2, lr
 801926c:	4565      	cmp	r5, ip
 801926e:	bf88      	it	hi
 8019270:	2200      	movhi	r2, #0
 8019272:	4413      	add	r3, r2
 8019274:	1a18      	subs	r0, r3, r0
 8019276:	b003      	add	sp, #12
 8019278:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801927a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801927e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8019282:	e7ed      	b.n	8019260 <__exponent+0x4c>
 8019284:	2330      	movs	r3, #48	; 0x30
 8019286:	3130      	adds	r1, #48	; 0x30
 8019288:	7083      	strb	r3, [r0, #2]
 801928a:	70c1      	strb	r1, [r0, #3]
 801928c:	1d03      	adds	r3, r0, #4
 801928e:	e7f1      	b.n	8019274 <__exponent+0x60>

08019290 <_printf_float>:
 8019290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019294:	ed2d 8b02 	vpush	{d8}
 8019298:	b08d      	sub	sp, #52	; 0x34
 801929a:	460c      	mov	r4, r1
 801929c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80192a0:	4616      	mov	r6, r2
 80192a2:	461f      	mov	r7, r3
 80192a4:	4605      	mov	r5, r0
 80192a6:	f001 fba5 	bl	801a9f4 <_localeconv_r>
 80192aa:	f8d0 a000 	ldr.w	sl, [r0]
 80192ae:	4650      	mov	r0, sl
 80192b0:	f7e6 ffa6 	bl	8000200 <strlen>
 80192b4:	2300      	movs	r3, #0
 80192b6:	930a      	str	r3, [sp, #40]	; 0x28
 80192b8:	6823      	ldr	r3, [r4, #0]
 80192ba:	9305      	str	r3, [sp, #20]
 80192bc:	f8d8 3000 	ldr.w	r3, [r8]
 80192c0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80192c4:	3307      	adds	r3, #7
 80192c6:	f023 0307 	bic.w	r3, r3, #7
 80192ca:	f103 0208 	add.w	r2, r3, #8
 80192ce:	f8c8 2000 	str.w	r2, [r8]
 80192d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192d6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80192da:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80192de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80192e2:	9307      	str	r3, [sp, #28]
 80192e4:	f8cd 8018 	str.w	r8, [sp, #24]
 80192e8:	ee08 0a10 	vmov	s16, r0
 80192ec:	4b9f      	ldr	r3, [pc, #636]	; (801956c <_printf_float+0x2dc>)
 80192ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80192f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80192f6:	f7e7 fc31 	bl	8000b5c <__aeabi_dcmpun>
 80192fa:	bb88      	cbnz	r0, 8019360 <_printf_float+0xd0>
 80192fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019300:	4b9a      	ldr	r3, [pc, #616]	; (801956c <_printf_float+0x2dc>)
 8019302:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019306:	f7e7 fc0b 	bl	8000b20 <__aeabi_dcmple>
 801930a:	bb48      	cbnz	r0, 8019360 <_printf_float+0xd0>
 801930c:	2200      	movs	r2, #0
 801930e:	2300      	movs	r3, #0
 8019310:	4640      	mov	r0, r8
 8019312:	4649      	mov	r1, r9
 8019314:	f7e7 fbfa 	bl	8000b0c <__aeabi_dcmplt>
 8019318:	b110      	cbz	r0, 8019320 <_printf_float+0x90>
 801931a:	232d      	movs	r3, #45	; 0x2d
 801931c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019320:	4b93      	ldr	r3, [pc, #588]	; (8019570 <_printf_float+0x2e0>)
 8019322:	4894      	ldr	r0, [pc, #592]	; (8019574 <_printf_float+0x2e4>)
 8019324:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8019328:	bf94      	ite	ls
 801932a:	4698      	movls	r8, r3
 801932c:	4680      	movhi	r8, r0
 801932e:	2303      	movs	r3, #3
 8019330:	6123      	str	r3, [r4, #16]
 8019332:	9b05      	ldr	r3, [sp, #20]
 8019334:	f023 0204 	bic.w	r2, r3, #4
 8019338:	6022      	str	r2, [r4, #0]
 801933a:	f04f 0900 	mov.w	r9, #0
 801933e:	9700      	str	r7, [sp, #0]
 8019340:	4633      	mov	r3, r6
 8019342:	aa0b      	add	r2, sp, #44	; 0x2c
 8019344:	4621      	mov	r1, r4
 8019346:	4628      	mov	r0, r5
 8019348:	f000 f9d8 	bl	80196fc <_printf_common>
 801934c:	3001      	adds	r0, #1
 801934e:	f040 8090 	bne.w	8019472 <_printf_float+0x1e2>
 8019352:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019356:	b00d      	add	sp, #52	; 0x34
 8019358:	ecbd 8b02 	vpop	{d8}
 801935c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019360:	4642      	mov	r2, r8
 8019362:	464b      	mov	r3, r9
 8019364:	4640      	mov	r0, r8
 8019366:	4649      	mov	r1, r9
 8019368:	f7e7 fbf8 	bl	8000b5c <__aeabi_dcmpun>
 801936c:	b140      	cbz	r0, 8019380 <_printf_float+0xf0>
 801936e:	464b      	mov	r3, r9
 8019370:	2b00      	cmp	r3, #0
 8019372:	bfbc      	itt	lt
 8019374:	232d      	movlt	r3, #45	; 0x2d
 8019376:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801937a:	487f      	ldr	r0, [pc, #508]	; (8019578 <_printf_float+0x2e8>)
 801937c:	4b7f      	ldr	r3, [pc, #508]	; (801957c <_printf_float+0x2ec>)
 801937e:	e7d1      	b.n	8019324 <_printf_float+0x94>
 8019380:	6863      	ldr	r3, [r4, #4]
 8019382:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8019386:	9206      	str	r2, [sp, #24]
 8019388:	1c5a      	adds	r2, r3, #1
 801938a:	d13f      	bne.n	801940c <_printf_float+0x17c>
 801938c:	2306      	movs	r3, #6
 801938e:	6063      	str	r3, [r4, #4]
 8019390:	9b05      	ldr	r3, [sp, #20]
 8019392:	6861      	ldr	r1, [r4, #4]
 8019394:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8019398:	2300      	movs	r3, #0
 801939a:	9303      	str	r3, [sp, #12]
 801939c:	ab0a      	add	r3, sp, #40	; 0x28
 801939e:	e9cd b301 	strd	fp, r3, [sp, #4]
 80193a2:	ab09      	add	r3, sp, #36	; 0x24
 80193a4:	ec49 8b10 	vmov	d0, r8, r9
 80193a8:	9300      	str	r3, [sp, #0]
 80193aa:	6022      	str	r2, [r4, #0]
 80193ac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80193b0:	4628      	mov	r0, r5
 80193b2:	f7ff fecd 	bl	8019150 <__cvt>
 80193b6:	9b06      	ldr	r3, [sp, #24]
 80193b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80193ba:	2b47      	cmp	r3, #71	; 0x47
 80193bc:	4680      	mov	r8, r0
 80193be:	d108      	bne.n	80193d2 <_printf_float+0x142>
 80193c0:	1cc8      	adds	r0, r1, #3
 80193c2:	db02      	blt.n	80193ca <_printf_float+0x13a>
 80193c4:	6863      	ldr	r3, [r4, #4]
 80193c6:	4299      	cmp	r1, r3
 80193c8:	dd41      	ble.n	801944e <_printf_float+0x1be>
 80193ca:	f1ab 0b02 	sub.w	fp, fp, #2
 80193ce:	fa5f fb8b 	uxtb.w	fp, fp
 80193d2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80193d6:	d820      	bhi.n	801941a <_printf_float+0x18a>
 80193d8:	3901      	subs	r1, #1
 80193da:	465a      	mov	r2, fp
 80193dc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80193e0:	9109      	str	r1, [sp, #36]	; 0x24
 80193e2:	f7ff ff17 	bl	8019214 <__exponent>
 80193e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80193e8:	1813      	adds	r3, r2, r0
 80193ea:	2a01      	cmp	r2, #1
 80193ec:	4681      	mov	r9, r0
 80193ee:	6123      	str	r3, [r4, #16]
 80193f0:	dc02      	bgt.n	80193f8 <_printf_float+0x168>
 80193f2:	6822      	ldr	r2, [r4, #0]
 80193f4:	07d2      	lsls	r2, r2, #31
 80193f6:	d501      	bpl.n	80193fc <_printf_float+0x16c>
 80193f8:	3301      	adds	r3, #1
 80193fa:	6123      	str	r3, [r4, #16]
 80193fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8019400:	2b00      	cmp	r3, #0
 8019402:	d09c      	beq.n	801933e <_printf_float+0xae>
 8019404:	232d      	movs	r3, #45	; 0x2d
 8019406:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801940a:	e798      	b.n	801933e <_printf_float+0xae>
 801940c:	9a06      	ldr	r2, [sp, #24]
 801940e:	2a47      	cmp	r2, #71	; 0x47
 8019410:	d1be      	bne.n	8019390 <_printf_float+0x100>
 8019412:	2b00      	cmp	r3, #0
 8019414:	d1bc      	bne.n	8019390 <_printf_float+0x100>
 8019416:	2301      	movs	r3, #1
 8019418:	e7b9      	b.n	801938e <_printf_float+0xfe>
 801941a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801941e:	d118      	bne.n	8019452 <_printf_float+0x1c2>
 8019420:	2900      	cmp	r1, #0
 8019422:	6863      	ldr	r3, [r4, #4]
 8019424:	dd0b      	ble.n	801943e <_printf_float+0x1ae>
 8019426:	6121      	str	r1, [r4, #16]
 8019428:	b913      	cbnz	r3, 8019430 <_printf_float+0x1a0>
 801942a:	6822      	ldr	r2, [r4, #0]
 801942c:	07d0      	lsls	r0, r2, #31
 801942e:	d502      	bpl.n	8019436 <_printf_float+0x1a6>
 8019430:	3301      	adds	r3, #1
 8019432:	440b      	add	r3, r1
 8019434:	6123      	str	r3, [r4, #16]
 8019436:	65a1      	str	r1, [r4, #88]	; 0x58
 8019438:	f04f 0900 	mov.w	r9, #0
 801943c:	e7de      	b.n	80193fc <_printf_float+0x16c>
 801943e:	b913      	cbnz	r3, 8019446 <_printf_float+0x1b6>
 8019440:	6822      	ldr	r2, [r4, #0]
 8019442:	07d2      	lsls	r2, r2, #31
 8019444:	d501      	bpl.n	801944a <_printf_float+0x1ba>
 8019446:	3302      	adds	r3, #2
 8019448:	e7f4      	b.n	8019434 <_printf_float+0x1a4>
 801944a:	2301      	movs	r3, #1
 801944c:	e7f2      	b.n	8019434 <_printf_float+0x1a4>
 801944e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8019452:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019454:	4299      	cmp	r1, r3
 8019456:	db05      	blt.n	8019464 <_printf_float+0x1d4>
 8019458:	6823      	ldr	r3, [r4, #0]
 801945a:	6121      	str	r1, [r4, #16]
 801945c:	07d8      	lsls	r0, r3, #31
 801945e:	d5ea      	bpl.n	8019436 <_printf_float+0x1a6>
 8019460:	1c4b      	adds	r3, r1, #1
 8019462:	e7e7      	b.n	8019434 <_printf_float+0x1a4>
 8019464:	2900      	cmp	r1, #0
 8019466:	bfd4      	ite	le
 8019468:	f1c1 0202 	rsble	r2, r1, #2
 801946c:	2201      	movgt	r2, #1
 801946e:	4413      	add	r3, r2
 8019470:	e7e0      	b.n	8019434 <_printf_float+0x1a4>
 8019472:	6823      	ldr	r3, [r4, #0]
 8019474:	055a      	lsls	r2, r3, #21
 8019476:	d407      	bmi.n	8019488 <_printf_float+0x1f8>
 8019478:	6923      	ldr	r3, [r4, #16]
 801947a:	4642      	mov	r2, r8
 801947c:	4631      	mov	r1, r6
 801947e:	4628      	mov	r0, r5
 8019480:	47b8      	blx	r7
 8019482:	3001      	adds	r0, #1
 8019484:	d12c      	bne.n	80194e0 <_printf_float+0x250>
 8019486:	e764      	b.n	8019352 <_printf_float+0xc2>
 8019488:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801948c:	f240 80e0 	bls.w	8019650 <_printf_float+0x3c0>
 8019490:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8019494:	2200      	movs	r2, #0
 8019496:	2300      	movs	r3, #0
 8019498:	f7e7 fb2e 	bl	8000af8 <__aeabi_dcmpeq>
 801949c:	2800      	cmp	r0, #0
 801949e:	d034      	beq.n	801950a <_printf_float+0x27a>
 80194a0:	4a37      	ldr	r2, [pc, #220]	; (8019580 <_printf_float+0x2f0>)
 80194a2:	2301      	movs	r3, #1
 80194a4:	4631      	mov	r1, r6
 80194a6:	4628      	mov	r0, r5
 80194a8:	47b8      	blx	r7
 80194aa:	3001      	adds	r0, #1
 80194ac:	f43f af51 	beq.w	8019352 <_printf_float+0xc2>
 80194b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80194b4:	429a      	cmp	r2, r3
 80194b6:	db02      	blt.n	80194be <_printf_float+0x22e>
 80194b8:	6823      	ldr	r3, [r4, #0]
 80194ba:	07d8      	lsls	r0, r3, #31
 80194bc:	d510      	bpl.n	80194e0 <_printf_float+0x250>
 80194be:	ee18 3a10 	vmov	r3, s16
 80194c2:	4652      	mov	r2, sl
 80194c4:	4631      	mov	r1, r6
 80194c6:	4628      	mov	r0, r5
 80194c8:	47b8      	blx	r7
 80194ca:	3001      	adds	r0, #1
 80194cc:	f43f af41 	beq.w	8019352 <_printf_float+0xc2>
 80194d0:	f04f 0800 	mov.w	r8, #0
 80194d4:	f104 091a 	add.w	r9, r4, #26
 80194d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80194da:	3b01      	subs	r3, #1
 80194dc:	4543      	cmp	r3, r8
 80194de:	dc09      	bgt.n	80194f4 <_printf_float+0x264>
 80194e0:	6823      	ldr	r3, [r4, #0]
 80194e2:	079b      	lsls	r3, r3, #30
 80194e4:	f100 8105 	bmi.w	80196f2 <_printf_float+0x462>
 80194e8:	68e0      	ldr	r0, [r4, #12]
 80194ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80194ec:	4298      	cmp	r0, r3
 80194ee:	bfb8      	it	lt
 80194f0:	4618      	movlt	r0, r3
 80194f2:	e730      	b.n	8019356 <_printf_float+0xc6>
 80194f4:	2301      	movs	r3, #1
 80194f6:	464a      	mov	r2, r9
 80194f8:	4631      	mov	r1, r6
 80194fa:	4628      	mov	r0, r5
 80194fc:	47b8      	blx	r7
 80194fe:	3001      	adds	r0, #1
 8019500:	f43f af27 	beq.w	8019352 <_printf_float+0xc2>
 8019504:	f108 0801 	add.w	r8, r8, #1
 8019508:	e7e6      	b.n	80194d8 <_printf_float+0x248>
 801950a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801950c:	2b00      	cmp	r3, #0
 801950e:	dc39      	bgt.n	8019584 <_printf_float+0x2f4>
 8019510:	4a1b      	ldr	r2, [pc, #108]	; (8019580 <_printf_float+0x2f0>)
 8019512:	2301      	movs	r3, #1
 8019514:	4631      	mov	r1, r6
 8019516:	4628      	mov	r0, r5
 8019518:	47b8      	blx	r7
 801951a:	3001      	adds	r0, #1
 801951c:	f43f af19 	beq.w	8019352 <_printf_float+0xc2>
 8019520:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8019524:	4313      	orrs	r3, r2
 8019526:	d102      	bne.n	801952e <_printf_float+0x29e>
 8019528:	6823      	ldr	r3, [r4, #0]
 801952a:	07d9      	lsls	r1, r3, #31
 801952c:	d5d8      	bpl.n	80194e0 <_printf_float+0x250>
 801952e:	ee18 3a10 	vmov	r3, s16
 8019532:	4652      	mov	r2, sl
 8019534:	4631      	mov	r1, r6
 8019536:	4628      	mov	r0, r5
 8019538:	47b8      	blx	r7
 801953a:	3001      	adds	r0, #1
 801953c:	f43f af09 	beq.w	8019352 <_printf_float+0xc2>
 8019540:	f04f 0900 	mov.w	r9, #0
 8019544:	f104 0a1a 	add.w	sl, r4, #26
 8019548:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801954a:	425b      	negs	r3, r3
 801954c:	454b      	cmp	r3, r9
 801954e:	dc01      	bgt.n	8019554 <_printf_float+0x2c4>
 8019550:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019552:	e792      	b.n	801947a <_printf_float+0x1ea>
 8019554:	2301      	movs	r3, #1
 8019556:	4652      	mov	r2, sl
 8019558:	4631      	mov	r1, r6
 801955a:	4628      	mov	r0, r5
 801955c:	47b8      	blx	r7
 801955e:	3001      	adds	r0, #1
 8019560:	f43f aef7 	beq.w	8019352 <_printf_float+0xc2>
 8019564:	f109 0901 	add.w	r9, r9, #1
 8019568:	e7ee      	b.n	8019548 <_printf_float+0x2b8>
 801956a:	bf00      	nop
 801956c:	7fefffff 	.word	0x7fefffff
 8019570:	0801c344 	.word	0x0801c344
 8019574:	0801c348 	.word	0x0801c348
 8019578:	0801c350 	.word	0x0801c350
 801957c:	0801c34c 	.word	0x0801c34c
 8019580:	0801c354 	.word	0x0801c354
 8019584:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019586:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8019588:	429a      	cmp	r2, r3
 801958a:	bfa8      	it	ge
 801958c:	461a      	movge	r2, r3
 801958e:	2a00      	cmp	r2, #0
 8019590:	4691      	mov	r9, r2
 8019592:	dc37      	bgt.n	8019604 <_printf_float+0x374>
 8019594:	f04f 0b00 	mov.w	fp, #0
 8019598:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801959c:	f104 021a 	add.w	r2, r4, #26
 80195a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80195a2:	9305      	str	r3, [sp, #20]
 80195a4:	eba3 0309 	sub.w	r3, r3, r9
 80195a8:	455b      	cmp	r3, fp
 80195aa:	dc33      	bgt.n	8019614 <_printf_float+0x384>
 80195ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80195b0:	429a      	cmp	r2, r3
 80195b2:	db3b      	blt.n	801962c <_printf_float+0x39c>
 80195b4:	6823      	ldr	r3, [r4, #0]
 80195b6:	07da      	lsls	r2, r3, #31
 80195b8:	d438      	bmi.n	801962c <_printf_float+0x39c>
 80195ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80195bc:	9a05      	ldr	r2, [sp, #20]
 80195be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80195c0:	1a9a      	subs	r2, r3, r2
 80195c2:	eba3 0901 	sub.w	r9, r3, r1
 80195c6:	4591      	cmp	r9, r2
 80195c8:	bfa8      	it	ge
 80195ca:	4691      	movge	r9, r2
 80195cc:	f1b9 0f00 	cmp.w	r9, #0
 80195d0:	dc35      	bgt.n	801963e <_printf_float+0x3ae>
 80195d2:	f04f 0800 	mov.w	r8, #0
 80195d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80195da:	f104 0a1a 	add.w	sl, r4, #26
 80195de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80195e2:	1a9b      	subs	r3, r3, r2
 80195e4:	eba3 0309 	sub.w	r3, r3, r9
 80195e8:	4543      	cmp	r3, r8
 80195ea:	f77f af79 	ble.w	80194e0 <_printf_float+0x250>
 80195ee:	2301      	movs	r3, #1
 80195f0:	4652      	mov	r2, sl
 80195f2:	4631      	mov	r1, r6
 80195f4:	4628      	mov	r0, r5
 80195f6:	47b8      	blx	r7
 80195f8:	3001      	adds	r0, #1
 80195fa:	f43f aeaa 	beq.w	8019352 <_printf_float+0xc2>
 80195fe:	f108 0801 	add.w	r8, r8, #1
 8019602:	e7ec      	b.n	80195de <_printf_float+0x34e>
 8019604:	4613      	mov	r3, r2
 8019606:	4631      	mov	r1, r6
 8019608:	4642      	mov	r2, r8
 801960a:	4628      	mov	r0, r5
 801960c:	47b8      	blx	r7
 801960e:	3001      	adds	r0, #1
 8019610:	d1c0      	bne.n	8019594 <_printf_float+0x304>
 8019612:	e69e      	b.n	8019352 <_printf_float+0xc2>
 8019614:	2301      	movs	r3, #1
 8019616:	4631      	mov	r1, r6
 8019618:	4628      	mov	r0, r5
 801961a:	9205      	str	r2, [sp, #20]
 801961c:	47b8      	blx	r7
 801961e:	3001      	adds	r0, #1
 8019620:	f43f ae97 	beq.w	8019352 <_printf_float+0xc2>
 8019624:	9a05      	ldr	r2, [sp, #20]
 8019626:	f10b 0b01 	add.w	fp, fp, #1
 801962a:	e7b9      	b.n	80195a0 <_printf_float+0x310>
 801962c:	ee18 3a10 	vmov	r3, s16
 8019630:	4652      	mov	r2, sl
 8019632:	4631      	mov	r1, r6
 8019634:	4628      	mov	r0, r5
 8019636:	47b8      	blx	r7
 8019638:	3001      	adds	r0, #1
 801963a:	d1be      	bne.n	80195ba <_printf_float+0x32a>
 801963c:	e689      	b.n	8019352 <_printf_float+0xc2>
 801963e:	9a05      	ldr	r2, [sp, #20]
 8019640:	464b      	mov	r3, r9
 8019642:	4442      	add	r2, r8
 8019644:	4631      	mov	r1, r6
 8019646:	4628      	mov	r0, r5
 8019648:	47b8      	blx	r7
 801964a:	3001      	adds	r0, #1
 801964c:	d1c1      	bne.n	80195d2 <_printf_float+0x342>
 801964e:	e680      	b.n	8019352 <_printf_float+0xc2>
 8019650:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019652:	2a01      	cmp	r2, #1
 8019654:	dc01      	bgt.n	801965a <_printf_float+0x3ca>
 8019656:	07db      	lsls	r3, r3, #31
 8019658:	d538      	bpl.n	80196cc <_printf_float+0x43c>
 801965a:	2301      	movs	r3, #1
 801965c:	4642      	mov	r2, r8
 801965e:	4631      	mov	r1, r6
 8019660:	4628      	mov	r0, r5
 8019662:	47b8      	blx	r7
 8019664:	3001      	adds	r0, #1
 8019666:	f43f ae74 	beq.w	8019352 <_printf_float+0xc2>
 801966a:	ee18 3a10 	vmov	r3, s16
 801966e:	4652      	mov	r2, sl
 8019670:	4631      	mov	r1, r6
 8019672:	4628      	mov	r0, r5
 8019674:	47b8      	blx	r7
 8019676:	3001      	adds	r0, #1
 8019678:	f43f ae6b 	beq.w	8019352 <_printf_float+0xc2>
 801967c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8019680:	2200      	movs	r2, #0
 8019682:	2300      	movs	r3, #0
 8019684:	f7e7 fa38 	bl	8000af8 <__aeabi_dcmpeq>
 8019688:	b9d8      	cbnz	r0, 80196c2 <_printf_float+0x432>
 801968a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801968c:	f108 0201 	add.w	r2, r8, #1
 8019690:	3b01      	subs	r3, #1
 8019692:	4631      	mov	r1, r6
 8019694:	4628      	mov	r0, r5
 8019696:	47b8      	blx	r7
 8019698:	3001      	adds	r0, #1
 801969a:	d10e      	bne.n	80196ba <_printf_float+0x42a>
 801969c:	e659      	b.n	8019352 <_printf_float+0xc2>
 801969e:	2301      	movs	r3, #1
 80196a0:	4652      	mov	r2, sl
 80196a2:	4631      	mov	r1, r6
 80196a4:	4628      	mov	r0, r5
 80196a6:	47b8      	blx	r7
 80196a8:	3001      	adds	r0, #1
 80196aa:	f43f ae52 	beq.w	8019352 <_printf_float+0xc2>
 80196ae:	f108 0801 	add.w	r8, r8, #1
 80196b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80196b4:	3b01      	subs	r3, #1
 80196b6:	4543      	cmp	r3, r8
 80196b8:	dcf1      	bgt.n	801969e <_printf_float+0x40e>
 80196ba:	464b      	mov	r3, r9
 80196bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80196c0:	e6dc      	b.n	801947c <_printf_float+0x1ec>
 80196c2:	f04f 0800 	mov.w	r8, #0
 80196c6:	f104 0a1a 	add.w	sl, r4, #26
 80196ca:	e7f2      	b.n	80196b2 <_printf_float+0x422>
 80196cc:	2301      	movs	r3, #1
 80196ce:	4642      	mov	r2, r8
 80196d0:	e7df      	b.n	8019692 <_printf_float+0x402>
 80196d2:	2301      	movs	r3, #1
 80196d4:	464a      	mov	r2, r9
 80196d6:	4631      	mov	r1, r6
 80196d8:	4628      	mov	r0, r5
 80196da:	47b8      	blx	r7
 80196dc:	3001      	adds	r0, #1
 80196de:	f43f ae38 	beq.w	8019352 <_printf_float+0xc2>
 80196e2:	f108 0801 	add.w	r8, r8, #1
 80196e6:	68e3      	ldr	r3, [r4, #12]
 80196e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80196ea:	1a5b      	subs	r3, r3, r1
 80196ec:	4543      	cmp	r3, r8
 80196ee:	dcf0      	bgt.n	80196d2 <_printf_float+0x442>
 80196f0:	e6fa      	b.n	80194e8 <_printf_float+0x258>
 80196f2:	f04f 0800 	mov.w	r8, #0
 80196f6:	f104 0919 	add.w	r9, r4, #25
 80196fa:	e7f4      	b.n	80196e6 <_printf_float+0x456>

080196fc <_printf_common>:
 80196fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019700:	4616      	mov	r6, r2
 8019702:	4699      	mov	r9, r3
 8019704:	688a      	ldr	r2, [r1, #8]
 8019706:	690b      	ldr	r3, [r1, #16]
 8019708:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801970c:	4293      	cmp	r3, r2
 801970e:	bfb8      	it	lt
 8019710:	4613      	movlt	r3, r2
 8019712:	6033      	str	r3, [r6, #0]
 8019714:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8019718:	4607      	mov	r7, r0
 801971a:	460c      	mov	r4, r1
 801971c:	b10a      	cbz	r2, 8019722 <_printf_common+0x26>
 801971e:	3301      	adds	r3, #1
 8019720:	6033      	str	r3, [r6, #0]
 8019722:	6823      	ldr	r3, [r4, #0]
 8019724:	0699      	lsls	r1, r3, #26
 8019726:	bf42      	ittt	mi
 8019728:	6833      	ldrmi	r3, [r6, #0]
 801972a:	3302      	addmi	r3, #2
 801972c:	6033      	strmi	r3, [r6, #0]
 801972e:	6825      	ldr	r5, [r4, #0]
 8019730:	f015 0506 	ands.w	r5, r5, #6
 8019734:	d106      	bne.n	8019744 <_printf_common+0x48>
 8019736:	f104 0a19 	add.w	sl, r4, #25
 801973a:	68e3      	ldr	r3, [r4, #12]
 801973c:	6832      	ldr	r2, [r6, #0]
 801973e:	1a9b      	subs	r3, r3, r2
 8019740:	42ab      	cmp	r3, r5
 8019742:	dc26      	bgt.n	8019792 <_printf_common+0x96>
 8019744:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8019748:	1e13      	subs	r3, r2, #0
 801974a:	6822      	ldr	r2, [r4, #0]
 801974c:	bf18      	it	ne
 801974e:	2301      	movne	r3, #1
 8019750:	0692      	lsls	r2, r2, #26
 8019752:	d42b      	bmi.n	80197ac <_printf_common+0xb0>
 8019754:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019758:	4649      	mov	r1, r9
 801975a:	4638      	mov	r0, r7
 801975c:	47c0      	blx	r8
 801975e:	3001      	adds	r0, #1
 8019760:	d01e      	beq.n	80197a0 <_printf_common+0xa4>
 8019762:	6823      	ldr	r3, [r4, #0]
 8019764:	68e5      	ldr	r5, [r4, #12]
 8019766:	6832      	ldr	r2, [r6, #0]
 8019768:	f003 0306 	and.w	r3, r3, #6
 801976c:	2b04      	cmp	r3, #4
 801976e:	bf08      	it	eq
 8019770:	1aad      	subeq	r5, r5, r2
 8019772:	68a3      	ldr	r3, [r4, #8]
 8019774:	6922      	ldr	r2, [r4, #16]
 8019776:	bf0c      	ite	eq
 8019778:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801977c:	2500      	movne	r5, #0
 801977e:	4293      	cmp	r3, r2
 8019780:	bfc4      	itt	gt
 8019782:	1a9b      	subgt	r3, r3, r2
 8019784:	18ed      	addgt	r5, r5, r3
 8019786:	2600      	movs	r6, #0
 8019788:	341a      	adds	r4, #26
 801978a:	42b5      	cmp	r5, r6
 801978c:	d11a      	bne.n	80197c4 <_printf_common+0xc8>
 801978e:	2000      	movs	r0, #0
 8019790:	e008      	b.n	80197a4 <_printf_common+0xa8>
 8019792:	2301      	movs	r3, #1
 8019794:	4652      	mov	r2, sl
 8019796:	4649      	mov	r1, r9
 8019798:	4638      	mov	r0, r7
 801979a:	47c0      	blx	r8
 801979c:	3001      	adds	r0, #1
 801979e:	d103      	bne.n	80197a8 <_printf_common+0xac>
 80197a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80197a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80197a8:	3501      	adds	r5, #1
 80197aa:	e7c6      	b.n	801973a <_printf_common+0x3e>
 80197ac:	18e1      	adds	r1, r4, r3
 80197ae:	1c5a      	adds	r2, r3, #1
 80197b0:	2030      	movs	r0, #48	; 0x30
 80197b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80197b6:	4422      	add	r2, r4
 80197b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80197bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80197c0:	3302      	adds	r3, #2
 80197c2:	e7c7      	b.n	8019754 <_printf_common+0x58>
 80197c4:	2301      	movs	r3, #1
 80197c6:	4622      	mov	r2, r4
 80197c8:	4649      	mov	r1, r9
 80197ca:	4638      	mov	r0, r7
 80197cc:	47c0      	blx	r8
 80197ce:	3001      	adds	r0, #1
 80197d0:	d0e6      	beq.n	80197a0 <_printf_common+0xa4>
 80197d2:	3601      	adds	r6, #1
 80197d4:	e7d9      	b.n	801978a <_printf_common+0x8e>
	...

080197d8 <_printf_i>:
 80197d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80197dc:	7e0f      	ldrb	r7, [r1, #24]
 80197de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80197e0:	2f78      	cmp	r7, #120	; 0x78
 80197e2:	4691      	mov	r9, r2
 80197e4:	4680      	mov	r8, r0
 80197e6:	460c      	mov	r4, r1
 80197e8:	469a      	mov	sl, r3
 80197ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80197ee:	d807      	bhi.n	8019800 <_printf_i+0x28>
 80197f0:	2f62      	cmp	r7, #98	; 0x62
 80197f2:	d80a      	bhi.n	801980a <_printf_i+0x32>
 80197f4:	2f00      	cmp	r7, #0
 80197f6:	f000 80d8 	beq.w	80199aa <_printf_i+0x1d2>
 80197fa:	2f58      	cmp	r7, #88	; 0x58
 80197fc:	f000 80a3 	beq.w	8019946 <_printf_i+0x16e>
 8019800:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019804:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8019808:	e03a      	b.n	8019880 <_printf_i+0xa8>
 801980a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801980e:	2b15      	cmp	r3, #21
 8019810:	d8f6      	bhi.n	8019800 <_printf_i+0x28>
 8019812:	a101      	add	r1, pc, #4	; (adr r1, 8019818 <_printf_i+0x40>)
 8019814:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019818:	08019871 	.word	0x08019871
 801981c:	08019885 	.word	0x08019885
 8019820:	08019801 	.word	0x08019801
 8019824:	08019801 	.word	0x08019801
 8019828:	08019801 	.word	0x08019801
 801982c:	08019801 	.word	0x08019801
 8019830:	08019885 	.word	0x08019885
 8019834:	08019801 	.word	0x08019801
 8019838:	08019801 	.word	0x08019801
 801983c:	08019801 	.word	0x08019801
 8019840:	08019801 	.word	0x08019801
 8019844:	08019991 	.word	0x08019991
 8019848:	080198b5 	.word	0x080198b5
 801984c:	08019973 	.word	0x08019973
 8019850:	08019801 	.word	0x08019801
 8019854:	08019801 	.word	0x08019801
 8019858:	080199b3 	.word	0x080199b3
 801985c:	08019801 	.word	0x08019801
 8019860:	080198b5 	.word	0x080198b5
 8019864:	08019801 	.word	0x08019801
 8019868:	08019801 	.word	0x08019801
 801986c:	0801997b 	.word	0x0801997b
 8019870:	682b      	ldr	r3, [r5, #0]
 8019872:	1d1a      	adds	r2, r3, #4
 8019874:	681b      	ldr	r3, [r3, #0]
 8019876:	602a      	str	r2, [r5, #0]
 8019878:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801987c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019880:	2301      	movs	r3, #1
 8019882:	e0a3      	b.n	80199cc <_printf_i+0x1f4>
 8019884:	6820      	ldr	r0, [r4, #0]
 8019886:	6829      	ldr	r1, [r5, #0]
 8019888:	0606      	lsls	r6, r0, #24
 801988a:	f101 0304 	add.w	r3, r1, #4
 801988e:	d50a      	bpl.n	80198a6 <_printf_i+0xce>
 8019890:	680e      	ldr	r6, [r1, #0]
 8019892:	602b      	str	r3, [r5, #0]
 8019894:	2e00      	cmp	r6, #0
 8019896:	da03      	bge.n	80198a0 <_printf_i+0xc8>
 8019898:	232d      	movs	r3, #45	; 0x2d
 801989a:	4276      	negs	r6, r6
 801989c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80198a0:	485e      	ldr	r0, [pc, #376]	; (8019a1c <_printf_i+0x244>)
 80198a2:	230a      	movs	r3, #10
 80198a4:	e019      	b.n	80198da <_printf_i+0x102>
 80198a6:	680e      	ldr	r6, [r1, #0]
 80198a8:	602b      	str	r3, [r5, #0]
 80198aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80198ae:	bf18      	it	ne
 80198b0:	b236      	sxthne	r6, r6
 80198b2:	e7ef      	b.n	8019894 <_printf_i+0xbc>
 80198b4:	682b      	ldr	r3, [r5, #0]
 80198b6:	6820      	ldr	r0, [r4, #0]
 80198b8:	1d19      	adds	r1, r3, #4
 80198ba:	6029      	str	r1, [r5, #0]
 80198bc:	0601      	lsls	r1, r0, #24
 80198be:	d501      	bpl.n	80198c4 <_printf_i+0xec>
 80198c0:	681e      	ldr	r6, [r3, #0]
 80198c2:	e002      	b.n	80198ca <_printf_i+0xf2>
 80198c4:	0646      	lsls	r6, r0, #25
 80198c6:	d5fb      	bpl.n	80198c0 <_printf_i+0xe8>
 80198c8:	881e      	ldrh	r6, [r3, #0]
 80198ca:	4854      	ldr	r0, [pc, #336]	; (8019a1c <_printf_i+0x244>)
 80198cc:	2f6f      	cmp	r7, #111	; 0x6f
 80198ce:	bf0c      	ite	eq
 80198d0:	2308      	moveq	r3, #8
 80198d2:	230a      	movne	r3, #10
 80198d4:	2100      	movs	r1, #0
 80198d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80198da:	6865      	ldr	r5, [r4, #4]
 80198dc:	60a5      	str	r5, [r4, #8]
 80198de:	2d00      	cmp	r5, #0
 80198e0:	bfa2      	ittt	ge
 80198e2:	6821      	ldrge	r1, [r4, #0]
 80198e4:	f021 0104 	bicge.w	r1, r1, #4
 80198e8:	6021      	strge	r1, [r4, #0]
 80198ea:	b90e      	cbnz	r6, 80198f0 <_printf_i+0x118>
 80198ec:	2d00      	cmp	r5, #0
 80198ee:	d04d      	beq.n	801998c <_printf_i+0x1b4>
 80198f0:	4615      	mov	r5, r2
 80198f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80198f6:	fb03 6711 	mls	r7, r3, r1, r6
 80198fa:	5dc7      	ldrb	r7, [r0, r7]
 80198fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8019900:	4637      	mov	r7, r6
 8019902:	42bb      	cmp	r3, r7
 8019904:	460e      	mov	r6, r1
 8019906:	d9f4      	bls.n	80198f2 <_printf_i+0x11a>
 8019908:	2b08      	cmp	r3, #8
 801990a:	d10b      	bne.n	8019924 <_printf_i+0x14c>
 801990c:	6823      	ldr	r3, [r4, #0]
 801990e:	07de      	lsls	r6, r3, #31
 8019910:	d508      	bpl.n	8019924 <_printf_i+0x14c>
 8019912:	6923      	ldr	r3, [r4, #16]
 8019914:	6861      	ldr	r1, [r4, #4]
 8019916:	4299      	cmp	r1, r3
 8019918:	bfde      	ittt	le
 801991a:	2330      	movle	r3, #48	; 0x30
 801991c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8019920:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8019924:	1b52      	subs	r2, r2, r5
 8019926:	6122      	str	r2, [r4, #16]
 8019928:	f8cd a000 	str.w	sl, [sp]
 801992c:	464b      	mov	r3, r9
 801992e:	aa03      	add	r2, sp, #12
 8019930:	4621      	mov	r1, r4
 8019932:	4640      	mov	r0, r8
 8019934:	f7ff fee2 	bl	80196fc <_printf_common>
 8019938:	3001      	adds	r0, #1
 801993a:	d14c      	bne.n	80199d6 <_printf_i+0x1fe>
 801993c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019940:	b004      	add	sp, #16
 8019942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019946:	4835      	ldr	r0, [pc, #212]	; (8019a1c <_printf_i+0x244>)
 8019948:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801994c:	6829      	ldr	r1, [r5, #0]
 801994e:	6823      	ldr	r3, [r4, #0]
 8019950:	f851 6b04 	ldr.w	r6, [r1], #4
 8019954:	6029      	str	r1, [r5, #0]
 8019956:	061d      	lsls	r5, r3, #24
 8019958:	d514      	bpl.n	8019984 <_printf_i+0x1ac>
 801995a:	07df      	lsls	r7, r3, #31
 801995c:	bf44      	itt	mi
 801995e:	f043 0320 	orrmi.w	r3, r3, #32
 8019962:	6023      	strmi	r3, [r4, #0]
 8019964:	b91e      	cbnz	r6, 801996e <_printf_i+0x196>
 8019966:	6823      	ldr	r3, [r4, #0]
 8019968:	f023 0320 	bic.w	r3, r3, #32
 801996c:	6023      	str	r3, [r4, #0]
 801996e:	2310      	movs	r3, #16
 8019970:	e7b0      	b.n	80198d4 <_printf_i+0xfc>
 8019972:	6823      	ldr	r3, [r4, #0]
 8019974:	f043 0320 	orr.w	r3, r3, #32
 8019978:	6023      	str	r3, [r4, #0]
 801997a:	2378      	movs	r3, #120	; 0x78
 801997c:	4828      	ldr	r0, [pc, #160]	; (8019a20 <_printf_i+0x248>)
 801997e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8019982:	e7e3      	b.n	801994c <_printf_i+0x174>
 8019984:	0659      	lsls	r1, r3, #25
 8019986:	bf48      	it	mi
 8019988:	b2b6      	uxthmi	r6, r6
 801998a:	e7e6      	b.n	801995a <_printf_i+0x182>
 801998c:	4615      	mov	r5, r2
 801998e:	e7bb      	b.n	8019908 <_printf_i+0x130>
 8019990:	682b      	ldr	r3, [r5, #0]
 8019992:	6826      	ldr	r6, [r4, #0]
 8019994:	6961      	ldr	r1, [r4, #20]
 8019996:	1d18      	adds	r0, r3, #4
 8019998:	6028      	str	r0, [r5, #0]
 801999a:	0635      	lsls	r5, r6, #24
 801999c:	681b      	ldr	r3, [r3, #0]
 801999e:	d501      	bpl.n	80199a4 <_printf_i+0x1cc>
 80199a0:	6019      	str	r1, [r3, #0]
 80199a2:	e002      	b.n	80199aa <_printf_i+0x1d2>
 80199a4:	0670      	lsls	r0, r6, #25
 80199a6:	d5fb      	bpl.n	80199a0 <_printf_i+0x1c8>
 80199a8:	8019      	strh	r1, [r3, #0]
 80199aa:	2300      	movs	r3, #0
 80199ac:	6123      	str	r3, [r4, #16]
 80199ae:	4615      	mov	r5, r2
 80199b0:	e7ba      	b.n	8019928 <_printf_i+0x150>
 80199b2:	682b      	ldr	r3, [r5, #0]
 80199b4:	1d1a      	adds	r2, r3, #4
 80199b6:	602a      	str	r2, [r5, #0]
 80199b8:	681d      	ldr	r5, [r3, #0]
 80199ba:	6862      	ldr	r2, [r4, #4]
 80199bc:	2100      	movs	r1, #0
 80199be:	4628      	mov	r0, r5
 80199c0:	f7e6 fc26 	bl	8000210 <memchr>
 80199c4:	b108      	cbz	r0, 80199ca <_printf_i+0x1f2>
 80199c6:	1b40      	subs	r0, r0, r5
 80199c8:	6060      	str	r0, [r4, #4]
 80199ca:	6863      	ldr	r3, [r4, #4]
 80199cc:	6123      	str	r3, [r4, #16]
 80199ce:	2300      	movs	r3, #0
 80199d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80199d4:	e7a8      	b.n	8019928 <_printf_i+0x150>
 80199d6:	6923      	ldr	r3, [r4, #16]
 80199d8:	462a      	mov	r2, r5
 80199da:	4649      	mov	r1, r9
 80199dc:	4640      	mov	r0, r8
 80199de:	47d0      	blx	sl
 80199e0:	3001      	adds	r0, #1
 80199e2:	d0ab      	beq.n	801993c <_printf_i+0x164>
 80199e4:	6823      	ldr	r3, [r4, #0]
 80199e6:	079b      	lsls	r3, r3, #30
 80199e8:	d413      	bmi.n	8019a12 <_printf_i+0x23a>
 80199ea:	68e0      	ldr	r0, [r4, #12]
 80199ec:	9b03      	ldr	r3, [sp, #12]
 80199ee:	4298      	cmp	r0, r3
 80199f0:	bfb8      	it	lt
 80199f2:	4618      	movlt	r0, r3
 80199f4:	e7a4      	b.n	8019940 <_printf_i+0x168>
 80199f6:	2301      	movs	r3, #1
 80199f8:	4632      	mov	r2, r6
 80199fa:	4649      	mov	r1, r9
 80199fc:	4640      	mov	r0, r8
 80199fe:	47d0      	blx	sl
 8019a00:	3001      	adds	r0, #1
 8019a02:	d09b      	beq.n	801993c <_printf_i+0x164>
 8019a04:	3501      	adds	r5, #1
 8019a06:	68e3      	ldr	r3, [r4, #12]
 8019a08:	9903      	ldr	r1, [sp, #12]
 8019a0a:	1a5b      	subs	r3, r3, r1
 8019a0c:	42ab      	cmp	r3, r5
 8019a0e:	dcf2      	bgt.n	80199f6 <_printf_i+0x21e>
 8019a10:	e7eb      	b.n	80199ea <_printf_i+0x212>
 8019a12:	2500      	movs	r5, #0
 8019a14:	f104 0619 	add.w	r6, r4, #25
 8019a18:	e7f5      	b.n	8019a06 <_printf_i+0x22e>
 8019a1a:	bf00      	nop
 8019a1c:	0801c356 	.word	0x0801c356
 8019a20:	0801c367 	.word	0x0801c367

08019a24 <iprintf>:
 8019a24:	b40f      	push	{r0, r1, r2, r3}
 8019a26:	4b0a      	ldr	r3, [pc, #40]	; (8019a50 <iprintf+0x2c>)
 8019a28:	b513      	push	{r0, r1, r4, lr}
 8019a2a:	681c      	ldr	r4, [r3, #0]
 8019a2c:	b124      	cbz	r4, 8019a38 <iprintf+0x14>
 8019a2e:	69a3      	ldr	r3, [r4, #24]
 8019a30:	b913      	cbnz	r3, 8019a38 <iprintf+0x14>
 8019a32:	4620      	mov	r0, r4
 8019a34:	f000 ff2e 	bl	801a894 <__sinit>
 8019a38:	ab05      	add	r3, sp, #20
 8019a3a:	9a04      	ldr	r2, [sp, #16]
 8019a3c:	68a1      	ldr	r1, [r4, #8]
 8019a3e:	9301      	str	r3, [sp, #4]
 8019a40:	4620      	mov	r0, r4
 8019a42:	f001 fd1d 	bl	801b480 <_vfiprintf_r>
 8019a46:	b002      	add	sp, #8
 8019a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019a4c:	b004      	add	sp, #16
 8019a4e:	4770      	bx	lr
 8019a50:	20000190 	.word	0x20000190

08019a54 <_sbrk_r>:
 8019a54:	b538      	push	{r3, r4, r5, lr}
 8019a56:	4d06      	ldr	r5, [pc, #24]	; (8019a70 <_sbrk_r+0x1c>)
 8019a58:	2300      	movs	r3, #0
 8019a5a:	4604      	mov	r4, r0
 8019a5c:	4608      	mov	r0, r1
 8019a5e:	602b      	str	r3, [r5, #0]
 8019a60:	f002 f9b6 	bl	801bdd0 <_sbrk>
 8019a64:	1c43      	adds	r3, r0, #1
 8019a66:	d102      	bne.n	8019a6e <_sbrk_r+0x1a>
 8019a68:	682b      	ldr	r3, [r5, #0]
 8019a6a:	b103      	cbz	r3, 8019a6e <_sbrk_r+0x1a>
 8019a6c:	6023      	str	r3, [r4, #0]
 8019a6e:	bd38      	pop	{r3, r4, r5, pc}
 8019a70:	2000303c 	.word	0x2000303c

08019a74 <siprintf>:
 8019a74:	b40e      	push	{r1, r2, r3}
 8019a76:	b500      	push	{lr}
 8019a78:	b09c      	sub	sp, #112	; 0x70
 8019a7a:	ab1d      	add	r3, sp, #116	; 0x74
 8019a7c:	9002      	str	r0, [sp, #8]
 8019a7e:	9006      	str	r0, [sp, #24]
 8019a80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019a84:	4809      	ldr	r0, [pc, #36]	; (8019aac <siprintf+0x38>)
 8019a86:	9107      	str	r1, [sp, #28]
 8019a88:	9104      	str	r1, [sp, #16]
 8019a8a:	4909      	ldr	r1, [pc, #36]	; (8019ab0 <siprintf+0x3c>)
 8019a8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8019a90:	9105      	str	r1, [sp, #20]
 8019a92:	6800      	ldr	r0, [r0, #0]
 8019a94:	9301      	str	r3, [sp, #4]
 8019a96:	a902      	add	r1, sp, #8
 8019a98:	f001 fbc8 	bl	801b22c <_svfiprintf_r>
 8019a9c:	9b02      	ldr	r3, [sp, #8]
 8019a9e:	2200      	movs	r2, #0
 8019aa0:	701a      	strb	r2, [r3, #0]
 8019aa2:	b01c      	add	sp, #112	; 0x70
 8019aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8019aa8:	b003      	add	sp, #12
 8019aaa:	4770      	bx	lr
 8019aac:	20000190 	.word	0x20000190
 8019ab0:	ffff0208 	.word	0xffff0208

08019ab4 <__assert_func>:
 8019ab4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019ab6:	4614      	mov	r4, r2
 8019ab8:	461a      	mov	r2, r3
 8019aba:	4b09      	ldr	r3, [pc, #36]	; (8019ae0 <__assert_func+0x2c>)
 8019abc:	681b      	ldr	r3, [r3, #0]
 8019abe:	4605      	mov	r5, r0
 8019ac0:	68d8      	ldr	r0, [r3, #12]
 8019ac2:	b14c      	cbz	r4, 8019ad8 <__assert_func+0x24>
 8019ac4:	4b07      	ldr	r3, [pc, #28]	; (8019ae4 <__assert_func+0x30>)
 8019ac6:	9100      	str	r1, [sp, #0]
 8019ac8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019acc:	4906      	ldr	r1, [pc, #24]	; (8019ae8 <__assert_func+0x34>)
 8019ace:	462b      	mov	r3, r5
 8019ad0:	f000 ff5e 	bl	801a990 <fiprintf>
 8019ad4:	f001 ff28 	bl	801b928 <abort>
 8019ad8:	4b04      	ldr	r3, [pc, #16]	; (8019aec <__assert_func+0x38>)
 8019ada:	461c      	mov	r4, r3
 8019adc:	e7f3      	b.n	8019ac6 <__assert_func+0x12>
 8019ade:	bf00      	nop
 8019ae0:	20000190 	.word	0x20000190
 8019ae4:	0801c378 	.word	0x0801c378
 8019ae8:	0801c385 	.word	0x0801c385
 8019aec:	0801c3b3 	.word	0x0801c3b3

08019af0 <quorem>:
 8019af0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019af4:	6903      	ldr	r3, [r0, #16]
 8019af6:	690c      	ldr	r4, [r1, #16]
 8019af8:	42a3      	cmp	r3, r4
 8019afa:	4607      	mov	r7, r0
 8019afc:	f2c0 8081 	blt.w	8019c02 <quorem+0x112>
 8019b00:	3c01      	subs	r4, #1
 8019b02:	f101 0814 	add.w	r8, r1, #20
 8019b06:	f100 0514 	add.w	r5, r0, #20
 8019b0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019b0e:	9301      	str	r3, [sp, #4]
 8019b10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019b14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019b18:	3301      	adds	r3, #1
 8019b1a:	429a      	cmp	r2, r3
 8019b1c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8019b20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019b24:	fbb2 f6f3 	udiv	r6, r2, r3
 8019b28:	d331      	bcc.n	8019b8e <quorem+0x9e>
 8019b2a:	f04f 0e00 	mov.w	lr, #0
 8019b2e:	4640      	mov	r0, r8
 8019b30:	46ac      	mov	ip, r5
 8019b32:	46f2      	mov	sl, lr
 8019b34:	f850 2b04 	ldr.w	r2, [r0], #4
 8019b38:	b293      	uxth	r3, r2
 8019b3a:	fb06 e303 	mla	r3, r6, r3, lr
 8019b3e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8019b42:	b29b      	uxth	r3, r3
 8019b44:	ebaa 0303 	sub.w	r3, sl, r3
 8019b48:	f8dc a000 	ldr.w	sl, [ip]
 8019b4c:	0c12      	lsrs	r2, r2, #16
 8019b4e:	fa13 f38a 	uxtah	r3, r3, sl
 8019b52:	fb06 e202 	mla	r2, r6, r2, lr
 8019b56:	9300      	str	r3, [sp, #0]
 8019b58:	9b00      	ldr	r3, [sp, #0]
 8019b5a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8019b5e:	b292      	uxth	r2, r2
 8019b60:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8019b64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019b68:	f8bd 3000 	ldrh.w	r3, [sp]
 8019b6c:	4581      	cmp	r9, r0
 8019b6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019b72:	f84c 3b04 	str.w	r3, [ip], #4
 8019b76:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8019b7a:	d2db      	bcs.n	8019b34 <quorem+0x44>
 8019b7c:	f855 300b 	ldr.w	r3, [r5, fp]
 8019b80:	b92b      	cbnz	r3, 8019b8e <quorem+0x9e>
 8019b82:	9b01      	ldr	r3, [sp, #4]
 8019b84:	3b04      	subs	r3, #4
 8019b86:	429d      	cmp	r5, r3
 8019b88:	461a      	mov	r2, r3
 8019b8a:	d32e      	bcc.n	8019bea <quorem+0xfa>
 8019b8c:	613c      	str	r4, [r7, #16]
 8019b8e:	4638      	mov	r0, r7
 8019b90:	f001 f9d8 	bl	801af44 <__mcmp>
 8019b94:	2800      	cmp	r0, #0
 8019b96:	db24      	blt.n	8019be2 <quorem+0xf2>
 8019b98:	3601      	adds	r6, #1
 8019b9a:	4628      	mov	r0, r5
 8019b9c:	f04f 0c00 	mov.w	ip, #0
 8019ba0:	f858 2b04 	ldr.w	r2, [r8], #4
 8019ba4:	f8d0 e000 	ldr.w	lr, [r0]
 8019ba8:	b293      	uxth	r3, r2
 8019baa:	ebac 0303 	sub.w	r3, ip, r3
 8019bae:	0c12      	lsrs	r2, r2, #16
 8019bb0:	fa13 f38e 	uxtah	r3, r3, lr
 8019bb4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8019bb8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019bbc:	b29b      	uxth	r3, r3
 8019bbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019bc2:	45c1      	cmp	r9, r8
 8019bc4:	f840 3b04 	str.w	r3, [r0], #4
 8019bc8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8019bcc:	d2e8      	bcs.n	8019ba0 <quorem+0xb0>
 8019bce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019bd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019bd6:	b922      	cbnz	r2, 8019be2 <quorem+0xf2>
 8019bd8:	3b04      	subs	r3, #4
 8019bda:	429d      	cmp	r5, r3
 8019bdc:	461a      	mov	r2, r3
 8019bde:	d30a      	bcc.n	8019bf6 <quorem+0x106>
 8019be0:	613c      	str	r4, [r7, #16]
 8019be2:	4630      	mov	r0, r6
 8019be4:	b003      	add	sp, #12
 8019be6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019bea:	6812      	ldr	r2, [r2, #0]
 8019bec:	3b04      	subs	r3, #4
 8019bee:	2a00      	cmp	r2, #0
 8019bf0:	d1cc      	bne.n	8019b8c <quorem+0x9c>
 8019bf2:	3c01      	subs	r4, #1
 8019bf4:	e7c7      	b.n	8019b86 <quorem+0x96>
 8019bf6:	6812      	ldr	r2, [r2, #0]
 8019bf8:	3b04      	subs	r3, #4
 8019bfa:	2a00      	cmp	r2, #0
 8019bfc:	d1f0      	bne.n	8019be0 <quorem+0xf0>
 8019bfe:	3c01      	subs	r4, #1
 8019c00:	e7eb      	b.n	8019bda <quorem+0xea>
 8019c02:	2000      	movs	r0, #0
 8019c04:	e7ee      	b.n	8019be4 <quorem+0xf4>
	...

08019c08 <_dtoa_r>:
 8019c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019c0c:	ed2d 8b04 	vpush	{d8-d9}
 8019c10:	ec57 6b10 	vmov	r6, r7, d0
 8019c14:	b093      	sub	sp, #76	; 0x4c
 8019c16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8019c18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8019c1c:	9106      	str	r1, [sp, #24]
 8019c1e:	ee10 aa10 	vmov	sl, s0
 8019c22:	4604      	mov	r4, r0
 8019c24:	9209      	str	r2, [sp, #36]	; 0x24
 8019c26:	930c      	str	r3, [sp, #48]	; 0x30
 8019c28:	46bb      	mov	fp, r7
 8019c2a:	b975      	cbnz	r5, 8019c4a <_dtoa_r+0x42>
 8019c2c:	2010      	movs	r0, #16
 8019c2e:	f7ff f991 	bl	8018f54 <malloc>
 8019c32:	4602      	mov	r2, r0
 8019c34:	6260      	str	r0, [r4, #36]	; 0x24
 8019c36:	b920      	cbnz	r0, 8019c42 <_dtoa_r+0x3a>
 8019c38:	4ba7      	ldr	r3, [pc, #668]	; (8019ed8 <_dtoa_r+0x2d0>)
 8019c3a:	21ea      	movs	r1, #234	; 0xea
 8019c3c:	48a7      	ldr	r0, [pc, #668]	; (8019edc <_dtoa_r+0x2d4>)
 8019c3e:	f7ff ff39 	bl	8019ab4 <__assert_func>
 8019c42:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8019c46:	6005      	str	r5, [r0, #0]
 8019c48:	60c5      	str	r5, [r0, #12]
 8019c4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019c4c:	6819      	ldr	r1, [r3, #0]
 8019c4e:	b151      	cbz	r1, 8019c66 <_dtoa_r+0x5e>
 8019c50:	685a      	ldr	r2, [r3, #4]
 8019c52:	604a      	str	r2, [r1, #4]
 8019c54:	2301      	movs	r3, #1
 8019c56:	4093      	lsls	r3, r2
 8019c58:	608b      	str	r3, [r1, #8]
 8019c5a:	4620      	mov	r0, r4
 8019c5c:	f000 ff30 	bl	801aac0 <_Bfree>
 8019c60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019c62:	2200      	movs	r2, #0
 8019c64:	601a      	str	r2, [r3, #0]
 8019c66:	1e3b      	subs	r3, r7, #0
 8019c68:	bfaa      	itet	ge
 8019c6a:	2300      	movge	r3, #0
 8019c6c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8019c70:	f8c8 3000 	strge.w	r3, [r8]
 8019c74:	4b9a      	ldr	r3, [pc, #616]	; (8019ee0 <_dtoa_r+0x2d8>)
 8019c76:	bfbc      	itt	lt
 8019c78:	2201      	movlt	r2, #1
 8019c7a:	f8c8 2000 	strlt.w	r2, [r8]
 8019c7e:	ea33 030b 	bics.w	r3, r3, fp
 8019c82:	d11b      	bne.n	8019cbc <_dtoa_r+0xb4>
 8019c84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019c86:	f242 730f 	movw	r3, #9999	; 0x270f
 8019c8a:	6013      	str	r3, [r2, #0]
 8019c8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019c90:	4333      	orrs	r3, r6
 8019c92:	f000 8592 	beq.w	801a7ba <_dtoa_r+0xbb2>
 8019c96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019c98:	b963      	cbnz	r3, 8019cb4 <_dtoa_r+0xac>
 8019c9a:	4b92      	ldr	r3, [pc, #584]	; (8019ee4 <_dtoa_r+0x2dc>)
 8019c9c:	e022      	b.n	8019ce4 <_dtoa_r+0xdc>
 8019c9e:	4b92      	ldr	r3, [pc, #584]	; (8019ee8 <_dtoa_r+0x2e0>)
 8019ca0:	9301      	str	r3, [sp, #4]
 8019ca2:	3308      	adds	r3, #8
 8019ca4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8019ca6:	6013      	str	r3, [r2, #0]
 8019ca8:	9801      	ldr	r0, [sp, #4]
 8019caa:	b013      	add	sp, #76	; 0x4c
 8019cac:	ecbd 8b04 	vpop	{d8-d9}
 8019cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019cb4:	4b8b      	ldr	r3, [pc, #556]	; (8019ee4 <_dtoa_r+0x2dc>)
 8019cb6:	9301      	str	r3, [sp, #4]
 8019cb8:	3303      	adds	r3, #3
 8019cba:	e7f3      	b.n	8019ca4 <_dtoa_r+0x9c>
 8019cbc:	2200      	movs	r2, #0
 8019cbe:	2300      	movs	r3, #0
 8019cc0:	4650      	mov	r0, sl
 8019cc2:	4659      	mov	r1, fp
 8019cc4:	f7e6 ff18 	bl	8000af8 <__aeabi_dcmpeq>
 8019cc8:	ec4b ab19 	vmov	d9, sl, fp
 8019ccc:	4680      	mov	r8, r0
 8019cce:	b158      	cbz	r0, 8019ce8 <_dtoa_r+0xe0>
 8019cd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019cd2:	2301      	movs	r3, #1
 8019cd4:	6013      	str	r3, [r2, #0]
 8019cd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019cd8:	2b00      	cmp	r3, #0
 8019cda:	f000 856b 	beq.w	801a7b4 <_dtoa_r+0xbac>
 8019cde:	4883      	ldr	r0, [pc, #524]	; (8019eec <_dtoa_r+0x2e4>)
 8019ce0:	6018      	str	r0, [r3, #0]
 8019ce2:	1e43      	subs	r3, r0, #1
 8019ce4:	9301      	str	r3, [sp, #4]
 8019ce6:	e7df      	b.n	8019ca8 <_dtoa_r+0xa0>
 8019ce8:	ec4b ab10 	vmov	d0, sl, fp
 8019cec:	aa10      	add	r2, sp, #64	; 0x40
 8019cee:	a911      	add	r1, sp, #68	; 0x44
 8019cf0:	4620      	mov	r0, r4
 8019cf2:	f001 f9cd 	bl	801b090 <__d2b>
 8019cf6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8019cfa:	ee08 0a10 	vmov	s16, r0
 8019cfe:	2d00      	cmp	r5, #0
 8019d00:	f000 8084 	beq.w	8019e0c <_dtoa_r+0x204>
 8019d04:	ee19 3a90 	vmov	r3, s19
 8019d08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019d0c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8019d10:	4656      	mov	r6, sl
 8019d12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8019d16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8019d1a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8019d1e:	4b74      	ldr	r3, [pc, #464]	; (8019ef0 <_dtoa_r+0x2e8>)
 8019d20:	2200      	movs	r2, #0
 8019d22:	4630      	mov	r0, r6
 8019d24:	4639      	mov	r1, r7
 8019d26:	f7e6 fac7 	bl	80002b8 <__aeabi_dsub>
 8019d2a:	a365      	add	r3, pc, #404	; (adr r3, 8019ec0 <_dtoa_r+0x2b8>)
 8019d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d30:	f7e6 fc7a 	bl	8000628 <__aeabi_dmul>
 8019d34:	a364      	add	r3, pc, #400	; (adr r3, 8019ec8 <_dtoa_r+0x2c0>)
 8019d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d3a:	f7e6 fabf 	bl	80002bc <__adddf3>
 8019d3e:	4606      	mov	r6, r0
 8019d40:	4628      	mov	r0, r5
 8019d42:	460f      	mov	r7, r1
 8019d44:	f7e6 fc06 	bl	8000554 <__aeabi_i2d>
 8019d48:	a361      	add	r3, pc, #388	; (adr r3, 8019ed0 <_dtoa_r+0x2c8>)
 8019d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d4e:	f7e6 fc6b 	bl	8000628 <__aeabi_dmul>
 8019d52:	4602      	mov	r2, r0
 8019d54:	460b      	mov	r3, r1
 8019d56:	4630      	mov	r0, r6
 8019d58:	4639      	mov	r1, r7
 8019d5a:	f7e6 faaf 	bl	80002bc <__adddf3>
 8019d5e:	4606      	mov	r6, r0
 8019d60:	460f      	mov	r7, r1
 8019d62:	f7e6 ff11 	bl	8000b88 <__aeabi_d2iz>
 8019d66:	2200      	movs	r2, #0
 8019d68:	9000      	str	r0, [sp, #0]
 8019d6a:	2300      	movs	r3, #0
 8019d6c:	4630      	mov	r0, r6
 8019d6e:	4639      	mov	r1, r7
 8019d70:	f7e6 fecc 	bl	8000b0c <__aeabi_dcmplt>
 8019d74:	b150      	cbz	r0, 8019d8c <_dtoa_r+0x184>
 8019d76:	9800      	ldr	r0, [sp, #0]
 8019d78:	f7e6 fbec 	bl	8000554 <__aeabi_i2d>
 8019d7c:	4632      	mov	r2, r6
 8019d7e:	463b      	mov	r3, r7
 8019d80:	f7e6 feba 	bl	8000af8 <__aeabi_dcmpeq>
 8019d84:	b910      	cbnz	r0, 8019d8c <_dtoa_r+0x184>
 8019d86:	9b00      	ldr	r3, [sp, #0]
 8019d88:	3b01      	subs	r3, #1
 8019d8a:	9300      	str	r3, [sp, #0]
 8019d8c:	9b00      	ldr	r3, [sp, #0]
 8019d8e:	2b16      	cmp	r3, #22
 8019d90:	d85a      	bhi.n	8019e48 <_dtoa_r+0x240>
 8019d92:	9a00      	ldr	r2, [sp, #0]
 8019d94:	4b57      	ldr	r3, [pc, #348]	; (8019ef4 <_dtoa_r+0x2ec>)
 8019d96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019d9e:	ec51 0b19 	vmov	r0, r1, d9
 8019da2:	f7e6 feb3 	bl	8000b0c <__aeabi_dcmplt>
 8019da6:	2800      	cmp	r0, #0
 8019da8:	d050      	beq.n	8019e4c <_dtoa_r+0x244>
 8019daa:	9b00      	ldr	r3, [sp, #0]
 8019dac:	3b01      	subs	r3, #1
 8019dae:	9300      	str	r3, [sp, #0]
 8019db0:	2300      	movs	r3, #0
 8019db2:	930b      	str	r3, [sp, #44]	; 0x2c
 8019db4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8019db6:	1b5d      	subs	r5, r3, r5
 8019db8:	1e6b      	subs	r3, r5, #1
 8019dba:	9305      	str	r3, [sp, #20]
 8019dbc:	bf45      	ittet	mi
 8019dbe:	f1c5 0301 	rsbmi	r3, r5, #1
 8019dc2:	9304      	strmi	r3, [sp, #16]
 8019dc4:	2300      	movpl	r3, #0
 8019dc6:	2300      	movmi	r3, #0
 8019dc8:	bf4c      	ite	mi
 8019dca:	9305      	strmi	r3, [sp, #20]
 8019dcc:	9304      	strpl	r3, [sp, #16]
 8019dce:	9b00      	ldr	r3, [sp, #0]
 8019dd0:	2b00      	cmp	r3, #0
 8019dd2:	db3d      	blt.n	8019e50 <_dtoa_r+0x248>
 8019dd4:	9b05      	ldr	r3, [sp, #20]
 8019dd6:	9a00      	ldr	r2, [sp, #0]
 8019dd8:	920a      	str	r2, [sp, #40]	; 0x28
 8019dda:	4413      	add	r3, r2
 8019ddc:	9305      	str	r3, [sp, #20]
 8019dde:	2300      	movs	r3, #0
 8019de0:	9307      	str	r3, [sp, #28]
 8019de2:	9b06      	ldr	r3, [sp, #24]
 8019de4:	2b09      	cmp	r3, #9
 8019de6:	f200 8089 	bhi.w	8019efc <_dtoa_r+0x2f4>
 8019dea:	2b05      	cmp	r3, #5
 8019dec:	bfc4      	itt	gt
 8019dee:	3b04      	subgt	r3, #4
 8019df0:	9306      	strgt	r3, [sp, #24]
 8019df2:	9b06      	ldr	r3, [sp, #24]
 8019df4:	f1a3 0302 	sub.w	r3, r3, #2
 8019df8:	bfcc      	ite	gt
 8019dfa:	2500      	movgt	r5, #0
 8019dfc:	2501      	movle	r5, #1
 8019dfe:	2b03      	cmp	r3, #3
 8019e00:	f200 8087 	bhi.w	8019f12 <_dtoa_r+0x30a>
 8019e04:	e8df f003 	tbb	[pc, r3]
 8019e08:	59383a2d 	.word	0x59383a2d
 8019e0c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8019e10:	441d      	add	r5, r3
 8019e12:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8019e16:	2b20      	cmp	r3, #32
 8019e18:	bfc1      	itttt	gt
 8019e1a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8019e1e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8019e22:	fa0b f303 	lslgt.w	r3, fp, r3
 8019e26:	fa26 f000 	lsrgt.w	r0, r6, r0
 8019e2a:	bfda      	itte	le
 8019e2c:	f1c3 0320 	rsble	r3, r3, #32
 8019e30:	fa06 f003 	lslle.w	r0, r6, r3
 8019e34:	4318      	orrgt	r0, r3
 8019e36:	f7e6 fb7d 	bl	8000534 <__aeabi_ui2d>
 8019e3a:	2301      	movs	r3, #1
 8019e3c:	4606      	mov	r6, r0
 8019e3e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8019e42:	3d01      	subs	r5, #1
 8019e44:	930e      	str	r3, [sp, #56]	; 0x38
 8019e46:	e76a      	b.n	8019d1e <_dtoa_r+0x116>
 8019e48:	2301      	movs	r3, #1
 8019e4a:	e7b2      	b.n	8019db2 <_dtoa_r+0x1aa>
 8019e4c:	900b      	str	r0, [sp, #44]	; 0x2c
 8019e4e:	e7b1      	b.n	8019db4 <_dtoa_r+0x1ac>
 8019e50:	9b04      	ldr	r3, [sp, #16]
 8019e52:	9a00      	ldr	r2, [sp, #0]
 8019e54:	1a9b      	subs	r3, r3, r2
 8019e56:	9304      	str	r3, [sp, #16]
 8019e58:	4253      	negs	r3, r2
 8019e5a:	9307      	str	r3, [sp, #28]
 8019e5c:	2300      	movs	r3, #0
 8019e5e:	930a      	str	r3, [sp, #40]	; 0x28
 8019e60:	e7bf      	b.n	8019de2 <_dtoa_r+0x1da>
 8019e62:	2300      	movs	r3, #0
 8019e64:	9308      	str	r3, [sp, #32]
 8019e66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019e68:	2b00      	cmp	r3, #0
 8019e6a:	dc55      	bgt.n	8019f18 <_dtoa_r+0x310>
 8019e6c:	2301      	movs	r3, #1
 8019e6e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019e72:	461a      	mov	r2, r3
 8019e74:	9209      	str	r2, [sp, #36]	; 0x24
 8019e76:	e00c      	b.n	8019e92 <_dtoa_r+0x28a>
 8019e78:	2301      	movs	r3, #1
 8019e7a:	e7f3      	b.n	8019e64 <_dtoa_r+0x25c>
 8019e7c:	2300      	movs	r3, #0
 8019e7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019e80:	9308      	str	r3, [sp, #32]
 8019e82:	9b00      	ldr	r3, [sp, #0]
 8019e84:	4413      	add	r3, r2
 8019e86:	9302      	str	r3, [sp, #8]
 8019e88:	3301      	adds	r3, #1
 8019e8a:	2b01      	cmp	r3, #1
 8019e8c:	9303      	str	r3, [sp, #12]
 8019e8e:	bfb8      	it	lt
 8019e90:	2301      	movlt	r3, #1
 8019e92:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8019e94:	2200      	movs	r2, #0
 8019e96:	6042      	str	r2, [r0, #4]
 8019e98:	2204      	movs	r2, #4
 8019e9a:	f102 0614 	add.w	r6, r2, #20
 8019e9e:	429e      	cmp	r6, r3
 8019ea0:	6841      	ldr	r1, [r0, #4]
 8019ea2:	d93d      	bls.n	8019f20 <_dtoa_r+0x318>
 8019ea4:	4620      	mov	r0, r4
 8019ea6:	f000 fdcb 	bl	801aa40 <_Balloc>
 8019eaa:	9001      	str	r0, [sp, #4]
 8019eac:	2800      	cmp	r0, #0
 8019eae:	d13b      	bne.n	8019f28 <_dtoa_r+0x320>
 8019eb0:	4b11      	ldr	r3, [pc, #68]	; (8019ef8 <_dtoa_r+0x2f0>)
 8019eb2:	4602      	mov	r2, r0
 8019eb4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8019eb8:	e6c0      	b.n	8019c3c <_dtoa_r+0x34>
 8019eba:	2301      	movs	r3, #1
 8019ebc:	e7df      	b.n	8019e7e <_dtoa_r+0x276>
 8019ebe:	bf00      	nop
 8019ec0:	636f4361 	.word	0x636f4361
 8019ec4:	3fd287a7 	.word	0x3fd287a7
 8019ec8:	8b60c8b3 	.word	0x8b60c8b3
 8019ecc:	3fc68a28 	.word	0x3fc68a28
 8019ed0:	509f79fb 	.word	0x509f79fb
 8019ed4:	3fd34413 	.word	0x3fd34413
 8019ed8:	0801c4c2 	.word	0x0801c4c2
 8019edc:	0801c4d9 	.word	0x0801c4d9
 8019ee0:	7ff00000 	.word	0x7ff00000
 8019ee4:	0801c4be 	.word	0x0801c4be
 8019ee8:	0801c4b5 	.word	0x0801c4b5
 8019eec:	0801c355 	.word	0x0801c355
 8019ef0:	3ff80000 	.word	0x3ff80000
 8019ef4:	0801c638 	.word	0x0801c638
 8019ef8:	0801c534 	.word	0x0801c534
 8019efc:	2501      	movs	r5, #1
 8019efe:	2300      	movs	r3, #0
 8019f00:	9306      	str	r3, [sp, #24]
 8019f02:	9508      	str	r5, [sp, #32]
 8019f04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019f08:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019f0c:	2200      	movs	r2, #0
 8019f0e:	2312      	movs	r3, #18
 8019f10:	e7b0      	b.n	8019e74 <_dtoa_r+0x26c>
 8019f12:	2301      	movs	r3, #1
 8019f14:	9308      	str	r3, [sp, #32]
 8019f16:	e7f5      	b.n	8019f04 <_dtoa_r+0x2fc>
 8019f18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019f1a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019f1e:	e7b8      	b.n	8019e92 <_dtoa_r+0x28a>
 8019f20:	3101      	adds	r1, #1
 8019f22:	6041      	str	r1, [r0, #4]
 8019f24:	0052      	lsls	r2, r2, #1
 8019f26:	e7b8      	b.n	8019e9a <_dtoa_r+0x292>
 8019f28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019f2a:	9a01      	ldr	r2, [sp, #4]
 8019f2c:	601a      	str	r2, [r3, #0]
 8019f2e:	9b03      	ldr	r3, [sp, #12]
 8019f30:	2b0e      	cmp	r3, #14
 8019f32:	f200 809d 	bhi.w	801a070 <_dtoa_r+0x468>
 8019f36:	2d00      	cmp	r5, #0
 8019f38:	f000 809a 	beq.w	801a070 <_dtoa_r+0x468>
 8019f3c:	9b00      	ldr	r3, [sp, #0]
 8019f3e:	2b00      	cmp	r3, #0
 8019f40:	dd32      	ble.n	8019fa8 <_dtoa_r+0x3a0>
 8019f42:	4ab7      	ldr	r2, [pc, #732]	; (801a220 <_dtoa_r+0x618>)
 8019f44:	f003 030f 	and.w	r3, r3, #15
 8019f48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8019f4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019f50:	9b00      	ldr	r3, [sp, #0]
 8019f52:	05d8      	lsls	r0, r3, #23
 8019f54:	ea4f 1723 	mov.w	r7, r3, asr #4
 8019f58:	d516      	bpl.n	8019f88 <_dtoa_r+0x380>
 8019f5a:	4bb2      	ldr	r3, [pc, #712]	; (801a224 <_dtoa_r+0x61c>)
 8019f5c:	ec51 0b19 	vmov	r0, r1, d9
 8019f60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019f64:	f7e6 fc8a 	bl	800087c <__aeabi_ddiv>
 8019f68:	f007 070f 	and.w	r7, r7, #15
 8019f6c:	4682      	mov	sl, r0
 8019f6e:	468b      	mov	fp, r1
 8019f70:	2503      	movs	r5, #3
 8019f72:	4eac      	ldr	r6, [pc, #688]	; (801a224 <_dtoa_r+0x61c>)
 8019f74:	b957      	cbnz	r7, 8019f8c <_dtoa_r+0x384>
 8019f76:	4642      	mov	r2, r8
 8019f78:	464b      	mov	r3, r9
 8019f7a:	4650      	mov	r0, sl
 8019f7c:	4659      	mov	r1, fp
 8019f7e:	f7e6 fc7d 	bl	800087c <__aeabi_ddiv>
 8019f82:	4682      	mov	sl, r0
 8019f84:	468b      	mov	fp, r1
 8019f86:	e028      	b.n	8019fda <_dtoa_r+0x3d2>
 8019f88:	2502      	movs	r5, #2
 8019f8a:	e7f2      	b.n	8019f72 <_dtoa_r+0x36a>
 8019f8c:	07f9      	lsls	r1, r7, #31
 8019f8e:	d508      	bpl.n	8019fa2 <_dtoa_r+0x39a>
 8019f90:	4640      	mov	r0, r8
 8019f92:	4649      	mov	r1, r9
 8019f94:	e9d6 2300 	ldrd	r2, r3, [r6]
 8019f98:	f7e6 fb46 	bl	8000628 <__aeabi_dmul>
 8019f9c:	3501      	adds	r5, #1
 8019f9e:	4680      	mov	r8, r0
 8019fa0:	4689      	mov	r9, r1
 8019fa2:	107f      	asrs	r7, r7, #1
 8019fa4:	3608      	adds	r6, #8
 8019fa6:	e7e5      	b.n	8019f74 <_dtoa_r+0x36c>
 8019fa8:	f000 809b 	beq.w	801a0e2 <_dtoa_r+0x4da>
 8019fac:	9b00      	ldr	r3, [sp, #0]
 8019fae:	4f9d      	ldr	r7, [pc, #628]	; (801a224 <_dtoa_r+0x61c>)
 8019fb0:	425e      	negs	r6, r3
 8019fb2:	4b9b      	ldr	r3, [pc, #620]	; (801a220 <_dtoa_r+0x618>)
 8019fb4:	f006 020f 	and.w	r2, r6, #15
 8019fb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019fc0:	ec51 0b19 	vmov	r0, r1, d9
 8019fc4:	f7e6 fb30 	bl	8000628 <__aeabi_dmul>
 8019fc8:	1136      	asrs	r6, r6, #4
 8019fca:	4682      	mov	sl, r0
 8019fcc:	468b      	mov	fp, r1
 8019fce:	2300      	movs	r3, #0
 8019fd0:	2502      	movs	r5, #2
 8019fd2:	2e00      	cmp	r6, #0
 8019fd4:	d17a      	bne.n	801a0cc <_dtoa_r+0x4c4>
 8019fd6:	2b00      	cmp	r3, #0
 8019fd8:	d1d3      	bne.n	8019f82 <_dtoa_r+0x37a>
 8019fda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019fdc:	2b00      	cmp	r3, #0
 8019fde:	f000 8082 	beq.w	801a0e6 <_dtoa_r+0x4de>
 8019fe2:	4b91      	ldr	r3, [pc, #580]	; (801a228 <_dtoa_r+0x620>)
 8019fe4:	2200      	movs	r2, #0
 8019fe6:	4650      	mov	r0, sl
 8019fe8:	4659      	mov	r1, fp
 8019fea:	f7e6 fd8f 	bl	8000b0c <__aeabi_dcmplt>
 8019fee:	2800      	cmp	r0, #0
 8019ff0:	d079      	beq.n	801a0e6 <_dtoa_r+0x4de>
 8019ff2:	9b03      	ldr	r3, [sp, #12]
 8019ff4:	2b00      	cmp	r3, #0
 8019ff6:	d076      	beq.n	801a0e6 <_dtoa_r+0x4de>
 8019ff8:	9b02      	ldr	r3, [sp, #8]
 8019ffa:	2b00      	cmp	r3, #0
 8019ffc:	dd36      	ble.n	801a06c <_dtoa_r+0x464>
 8019ffe:	9b00      	ldr	r3, [sp, #0]
 801a000:	4650      	mov	r0, sl
 801a002:	4659      	mov	r1, fp
 801a004:	1e5f      	subs	r7, r3, #1
 801a006:	2200      	movs	r2, #0
 801a008:	4b88      	ldr	r3, [pc, #544]	; (801a22c <_dtoa_r+0x624>)
 801a00a:	f7e6 fb0d 	bl	8000628 <__aeabi_dmul>
 801a00e:	9e02      	ldr	r6, [sp, #8]
 801a010:	4682      	mov	sl, r0
 801a012:	468b      	mov	fp, r1
 801a014:	3501      	adds	r5, #1
 801a016:	4628      	mov	r0, r5
 801a018:	f7e6 fa9c 	bl	8000554 <__aeabi_i2d>
 801a01c:	4652      	mov	r2, sl
 801a01e:	465b      	mov	r3, fp
 801a020:	f7e6 fb02 	bl	8000628 <__aeabi_dmul>
 801a024:	4b82      	ldr	r3, [pc, #520]	; (801a230 <_dtoa_r+0x628>)
 801a026:	2200      	movs	r2, #0
 801a028:	f7e6 f948 	bl	80002bc <__adddf3>
 801a02c:	46d0      	mov	r8, sl
 801a02e:	46d9      	mov	r9, fp
 801a030:	4682      	mov	sl, r0
 801a032:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801a036:	2e00      	cmp	r6, #0
 801a038:	d158      	bne.n	801a0ec <_dtoa_r+0x4e4>
 801a03a:	4b7e      	ldr	r3, [pc, #504]	; (801a234 <_dtoa_r+0x62c>)
 801a03c:	2200      	movs	r2, #0
 801a03e:	4640      	mov	r0, r8
 801a040:	4649      	mov	r1, r9
 801a042:	f7e6 f939 	bl	80002b8 <__aeabi_dsub>
 801a046:	4652      	mov	r2, sl
 801a048:	465b      	mov	r3, fp
 801a04a:	4680      	mov	r8, r0
 801a04c:	4689      	mov	r9, r1
 801a04e:	f7e6 fd7b 	bl	8000b48 <__aeabi_dcmpgt>
 801a052:	2800      	cmp	r0, #0
 801a054:	f040 8295 	bne.w	801a582 <_dtoa_r+0x97a>
 801a058:	4652      	mov	r2, sl
 801a05a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801a05e:	4640      	mov	r0, r8
 801a060:	4649      	mov	r1, r9
 801a062:	f7e6 fd53 	bl	8000b0c <__aeabi_dcmplt>
 801a066:	2800      	cmp	r0, #0
 801a068:	f040 8289 	bne.w	801a57e <_dtoa_r+0x976>
 801a06c:	ec5b ab19 	vmov	sl, fp, d9
 801a070:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a072:	2b00      	cmp	r3, #0
 801a074:	f2c0 8148 	blt.w	801a308 <_dtoa_r+0x700>
 801a078:	9a00      	ldr	r2, [sp, #0]
 801a07a:	2a0e      	cmp	r2, #14
 801a07c:	f300 8144 	bgt.w	801a308 <_dtoa_r+0x700>
 801a080:	4b67      	ldr	r3, [pc, #412]	; (801a220 <_dtoa_r+0x618>)
 801a082:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a086:	e9d3 8900 	ldrd	r8, r9, [r3]
 801a08a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a08c:	2b00      	cmp	r3, #0
 801a08e:	f280 80d5 	bge.w	801a23c <_dtoa_r+0x634>
 801a092:	9b03      	ldr	r3, [sp, #12]
 801a094:	2b00      	cmp	r3, #0
 801a096:	f300 80d1 	bgt.w	801a23c <_dtoa_r+0x634>
 801a09a:	f040 826f 	bne.w	801a57c <_dtoa_r+0x974>
 801a09e:	4b65      	ldr	r3, [pc, #404]	; (801a234 <_dtoa_r+0x62c>)
 801a0a0:	2200      	movs	r2, #0
 801a0a2:	4640      	mov	r0, r8
 801a0a4:	4649      	mov	r1, r9
 801a0a6:	f7e6 fabf 	bl	8000628 <__aeabi_dmul>
 801a0aa:	4652      	mov	r2, sl
 801a0ac:	465b      	mov	r3, fp
 801a0ae:	f7e6 fd41 	bl	8000b34 <__aeabi_dcmpge>
 801a0b2:	9e03      	ldr	r6, [sp, #12]
 801a0b4:	4637      	mov	r7, r6
 801a0b6:	2800      	cmp	r0, #0
 801a0b8:	f040 8245 	bne.w	801a546 <_dtoa_r+0x93e>
 801a0bc:	9d01      	ldr	r5, [sp, #4]
 801a0be:	2331      	movs	r3, #49	; 0x31
 801a0c0:	f805 3b01 	strb.w	r3, [r5], #1
 801a0c4:	9b00      	ldr	r3, [sp, #0]
 801a0c6:	3301      	adds	r3, #1
 801a0c8:	9300      	str	r3, [sp, #0]
 801a0ca:	e240      	b.n	801a54e <_dtoa_r+0x946>
 801a0cc:	07f2      	lsls	r2, r6, #31
 801a0ce:	d505      	bpl.n	801a0dc <_dtoa_r+0x4d4>
 801a0d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 801a0d4:	f7e6 faa8 	bl	8000628 <__aeabi_dmul>
 801a0d8:	3501      	adds	r5, #1
 801a0da:	2301      	movs	r3, #1
 801a0dc:	1076      	asrs	r6, r6, #1
 801a0de:	3708      	adds	r7, #8
 801a0e0:	e777      	b.n	8019fd2 <_dtoa_r+0x3ca>
 801a0e2:	2502      	movs	r5, #2
 801a0e4:	e779      	b.n	8019fda <_dtoa_r+0x3d2>
 801a0e6:	9f00      	ldr	r7, [sp, #0]
 801a0e8:	9e03      	ldr	r6, [sp, #12]
 801a0ea:	e794      	b.n	801a016 <_dtoa_r+0x40e>
 801a0ec:	9901      	ldr	r1, [sp, #4]
 801a0ee:	4b4c      	ldr	r3, [pc, #304]	; (801a220 <_dtoa_r+0x618>)
 801a0f0:	4431      	add	r1, r6
 801a0f2:	910d      	str	r1, [sp, #52]	; 0x34
 801a0f4:	9908      	ldr	r1, [sp, #32]
 801a0f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801a0fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801a0fe:	2900      	cmp	r1, #0
 801a100:	d043      	beq.n	801a18a <_dtoa_r+0x582>
 801a102:	494d      	ldr	r1, [pc, #308]	; (801a238 <_dtoa_r+0x630>)
 801a104:	2000      	movs	r0, #0
 801a106:	f7e6 fbb9 	bl	800087c <__aeabi_ddiv>
 801a10a:	4652      	mov	r2, sl
 801a10c:	465b      	mov	r3, fp
 801a10e:	f7e6 f8d3 	bl	80002b8 <__aeabi_dsub>
 801a112:	9d01      	ldr	r5, [sp, #4]
 801a114:	4682      	mov	sl, r0
 801a116:	468b      	mov	fp, r1
 801a118:	4649      	mov	r1, r9
 801a11a:	4640      	mov	r0, r8
 801a11c:	f7e6 fd34 	bl	8000b88 <__aeabi_d2iz>
 801a120:	4606      	mov	r6, r0
 801a122:	f7e6 fa17 	bl	8000554 <__aeabi_i2d>
 801a126:	4602      	mov	r2, r0
 801a128:	460b      	mov	r3, r1
 801a12a:	4640      	mov	r0, r8
 801a12c:	4649      	mov	r1, r9
 801a12e:	f7e6 f8c3 	bl	80002b8 <__aeabi_dsub>
 801a132:	3630      	adds	r6, #48	; 0x30
 801a134:	f805 6b01 	strb.w	r6, [r5], #1
 801a138:	4652      	mov	r2, sl
 801a13a:	465b      	mov	r3, fp
 801a13c:	4680      	mov	r8, r0
 801a13e:	4689      	mov	r9, r1
 801a140:	f7e6 fce4 	bl	8000b0c <__aeabi_dcmplt>
 801a144:	2800      	cmp	r0, #0
 801a146:	d163      	bne.n	801a210 <_dtoa_r+0x608>
 801a148:	4642      	mov	r2, r8
 801a14a:	464b      	mov	r3, r9
 801a14c:	4936      	ldr	r1, [pc, #216]	; (801a228 <_dtoa_r+0x620>)
 801a14e:	2000      	movs	r0, #0
 801a150:	f7e6 f8b2 	bl	80002b8 <__aeabi_dsub>
 801a154:	4652      	mov	r2, sl
 801a156:	465b      	mov	r3, fp
 801a158:	f7e6 fcd8 	bl	8000b0c <__aeabi_dcmplt>
 801a15c:	2800      	cmp	r0, #0
 801a15e:	f040 80b5 	bne.w	801a2cc <_dtoa_r+0x6c4>
 801a162:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a164:	429d      	cmp	r5, r3
 801a166:	d081      	beq.n	801a06c <_dtoa_r+0x464>
 801a168:	4b30      	ldr	r3, [pc, #192]	; (801a22c <_dtoa_r+0x624>)
 801a16a:	2200      	movs	r2, #0
 801a16c:	4650      	mov	r0, sl
 801a16e:	4659      	mov	r1, fp
 801a170:	f7e6 fa5a 	bl	8000628 <__aeabi_dmul>
 801a174:	4b2d      	ldr	r3, [pc, #180]	; (801a22c <_dtoa_r+0x624>)
 801a176:	4682      	mov	sl, r0
 801a178:	468b      	mov	fp, r1
 801a17a:	4640      	mov	r0, r8
 801a17c:	4649      	mov	r1, r9
 801a17e:	2200      	movs	r2, #0
 801a180:	f7e6 fa52 	bl	8000628 <__aeabi_dmul>
 801a184:	4680      	mov	r8, r0
 801a186:	4689      	mov	r9, r1
 801a188:	e7c6      	b.n	801a118 <_dtoa_r+0x510>
 801a18a:	4650      	mov	r0, sl
 801a18c:	4659      	mov	r1, fp
 801a18e:	f7e6 fa4b 	bl	8000628 <__aeabi_dmul>
 801a192:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a194:	9d01      	ldr	r5, [sp, #4]
 801a196:	930f      	str	r3, [sp, #60]	; 0x3c
 801a198:	4682      	mov	sl, r0
 801a19a:	468b      	mov	fp, r1
 801a19c:	4649      	mov	r1, r9
 801a19e:	4640      	mov	r0, r8
 801a1a0:	f7e6 fcf2 	bl	8000b88 <__aeabi_d2iz>
 801a1a4:	4606      	mov	r6, r0
 801a1a6:	f7e6 f9d5 	bl	8000554 <__aeabi_i2d>
 801a1aa:	3630      	adds	r6, #48	; 0x30
 801a1ac:	4602      	mov	r2, r0
 801a1ae:	460b      	mov	r3, r1
 801a1b0:	4640      	mov	r0, r8
 801a1b2:	4649      	mov	r1, r9
 801a1b4:	f7e6 f880 	bl	80002b8 <__aeabi_dsub>
 801a1b8:	f805 6b01 	strb.w	r6, [r5], #1
 801a1bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a1be:	429d      	cmp	r5, r3
 801a1c0:	4680      	mov	r8, r0
 801a1c2:	4689      	mov	r9, r1
 801a1c4:	f04f 0200 	mov.w	r2, #0
 801a1c8:	d124      	bne.n	801a214 <_dtoa_r+0x60c>
 801a1ca:	4b1b      	ldr	r3, [pc, #108]	; (801a238 <_dtoa_r+0x630>)
 801a1cc:	4650      	mov	r0, sl
 801a1ce:	4659      	mov	r1, fp
 801a1d0:	f7e6 f874 	bl	80002bc <__adddf3>
 801a1d4:	4602      	mov	r2, r0
 801a1d6:	460b      	mov	r3, r1
 801a1d8:	4640      	mov	r0, r8
 801a1da:	4649      	mov	r1, r9
 801a1dc:	f7e6 fcb4 	bl	8000b48 <__aeabi_dcmpgt>
 801a1e0:	2800      	cmp	r0, #0
 801a1e2:	d173      	bne.n	801a2cc <_dtoa_r+0x6c4>
 801a1e4:	4652      	mov	r2, sl
 801a1e6:	465b      	mov	r3, fp
 801a1e8:	4913      	ldr	r1, [pc, #76]	; (801a238 <_dtoa_r+0x630>)
 801a1ea:	2000      	movs	r0, #0
 801a1ec:	f7e6 f864 	bl	80002b8 <__aeabi_dsub>
 801a1f0:	4602      	mov	r2, r0
 801a1f2:	460b      	mov	r3, r1
 801a1f4:	4640      	mov	r0, r8
 801a1f6:	4649      	mov	r1, r9
 801a1f8:	f7e6 fc88 	bl	8000b0c <__aeabi_dcmplt>
 801a1fc:	2800      	cmp	r0, #0
 801a1fe:	f43f af35 	beq.w	801a06c <_dtoa_r+0x464>
 801a202:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801a204:	1e6b      	subs	r3, r5, #1
 801a206:	930f      	str	r3, [sp, #60]	; 0x3c
 801a208:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801a20c:	2b30      	cmp	r3, #48	; 0x30
 801a20e:	d0f8      	beq.n	801a202 <_dtoa_r+0x5fa>
 801a210:	9700      	str	r7, [sp, #0]
 801a212:	e049      	b.n	801a2a8 <_dtoa_r+0x6a0>
 801a214:	4b05      	ldr	r3, [pc, #20]	; (801a22c <_dtoa_r+0x624>)
 801a216:	f7e6 fa07 	bl	8000628 <__aeabi_dmul>
 801a21a:	4680      	mov	r8, r0
 801a21c:	4689      	mov	r9, r1
 801a21e:	e7bd      	b.n	801a19c <_dtoa_r+0x594>
 801a220:	0801c638 	.word	0x0801c638
 801a224:	0801c610 	.word	0x0801c610
 801a228:	3ff00000 	.word	0x3ff00000
 801a22c:	40240000 	.word	0x40240000
 801a230:	401c0000 	.word	0x401c0000
 801a234:	40140000 	.word	0x40140000
 801a238:	3fe00000 	.word	0x3fe00000
 801a23c:	9d01      	ldr	r5, [sp, #4]
 801a23e:	4656      	mov	r6, sl
 801a240:	465f      	mov	r7, fp
 801a242:	4642      	mov	r2, r8
 801a244:	464b      	mov	r3, r9
 801a246:	4630      	mov	r0, r6
 801a248:	4639      	mov	r1, r7
 801a24a:	f7e6 fb17 	bl	800087c <__aeabi_ddiv>
 801a24e:	f7e6 fc9b 	bl	8000b88 <__aeabi_d2iz>
 801a252:	4682      	mov	sl, r0
 801a254:	f7e6 f97e 	bl	8000554 <__aeabi_i2d>
 801a258:	4642      	mov	r2, r8
 801a25a:	464b      	mov	r3, r9
 801a25c:	f7e6 f9e4 	bl	8000628 <__aeabi_dmul>
 801a260:	4602      	mov	r2, r0
 801a262:	460b      	mov	r3, r1
 801a264:	4630      	mov	r0, r6
 801a266:	4639      	mov	r1, r7
 801a268:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801a26c:	f7e6 f824 	bl	80002b8 <__aeabi_dsub>
 801a270:	f805 6b01 	strb.w	r6, [r5], #1
 801a274:	9e01      	ldr	r6, [sp, #4]
 801a276:	9f03      	ldr	r7, [sp, #12]
 801a278:	1bae      	subs	r6, r5, r6
 801a27a:	42b7      	cmp	r7, r6
 801a27c:	4602      	mov	r2, r0
 801a27e:	460b      	mov	r3, r1
 801a280:	d135      	bne.n	801a2ee <_dtoa_r+0x6e6>
 801a282:	f7e6 f81b 	bl	80002bc <__adddf3>
 801a286:	4642      	mov	r2, r8
 801a288:	464b      	mov	r3, r9
 801a28a:	4606      	mov	r6, r0
 801a28c:	460f      	mov	r7, r1
 801a28e:	f7e6 fc5b 	bl	8000b48 <__aeabi_dcmpgt>
 801a292:	b9d0      	cbnz	r0, 801a2ca <_dtoa_r+0x6c2>
 801a294:	4642      	mov	r2, r8
 801a296:	464b      	mov	r3, r9
 801a298:	4630      	mov	r0, r6
 801a29a:	4639      	mov	r1, r7
 801a29c:	f7e6 fc2c 	bl	8000af8 <__aeabi_dcmpeq>
 801a2a0:	b110      	cbz	r0, 801a2a8 <_dtoa_r+0x6a0>
 801a2a2:	f01a 0f01 	tst.w	sl, #1
 801a2a6:	d110      	bne.n	801a2ca <_dtoa_r+0x6c2>
 801a2a8:	4620      	mov	r0, r4
 801a2aa:	ee18 1a10 	vmov	r1, s16
 801a2ae:	f000 fc07 	bl	801aac0 <_Bfree>
 801a2b2:	2300      	movs	r3, #0
 801a2b4:	9800      	ldr	r0, [sp, #0]
 801a2b6:	702b      	strb	r3, [r5, #0]
 801a2b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a2ba:	3001      	adds	r0, #1
 801a2bc:	6018      	str	r0, [r3, #0]
 801a2be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a2c0:	2b00      	cmp	r3, #0
 801a2c2:	f43f acf1 	beq.w	8019ca8 <_dtoa_r+0xa0>
 801a2c6:	601d      	str	r5, [r3, #0]
 801a2c8:	e4ee      	b.n	8019ca8 <_dtoa_r+0xa0>
 801a2ca:	9f00      	ldr	r7, [sp, #0]
 801a2cc:	462b      	mov	r3, r5
 801a2ce:	461d      	mov	r5, r3
 801a2d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a2d4:	2a39      	cmp	r2, #57	; 0x39
 801a2d6:	d106      	bne.n	801a2e6 <_dtoa_r+0x6de>
 801a2d8:	9a01      	ldr	r2, [sp, #4]
 801a2da:	429a      	cmp	r2, r3
 801a2dc:	d1f7      	bne.n	801a2ce <_dtoa_r+0x6c6>
 801a2de:	9901      	ldr	r1, [sp, #4]
 801a2e0:	2230      	movs	r2, #48	; 0x30
 801a2e2:	3701      	adds	r7, #1
 801a2e4:	700a      	strb	r2, [r1, #0]
 801a2e6:	781a      	ldrb	r2, [r3, #0]
 801a2e8:	3201      	adds	r2, #1
 801a2ea:	701a      	strb	r2, [r3, #0]
 801a2ec:	e790      	b.n	801a210 <_dtoa_r+0x608>
 801a2ee:	4ba6      	ldr	r3, [pc, #664]	; (801a588 <_dtoa_r+0x980>)
 801a2f0:	2200      	movs	r2, #0
 801a2f2:	f7e6 f999 	bl	8000628 <__aeabi_dmul>
 801a2f6:	2200      	movs	r2, #0
 801a2f8:	2300      	movs	r3, #0
 801a2fa:	4606      	mov	r6, r0
 801a2fc:	460f      	mov	r7, r1
 801a2fe:	f7e6 fbfb 	bl	8000af8 <__aeabi_dcmpeq>
 801a302:	2800      	cmp	r0, #0
 801a304:	d09d      	beq.n	801a242 <_dtoa_r+0x63a>
 801a306:	e7cf      	b.n	801a2a8 <_dtoa_r+0x6a0>
 801a308:	9a08      	ldr	r2, [sp, #32]
 801a30a:	2a00      	cmp	r2, #0
 801a30c:	f000 80d7 	beq.w	801a4be <_dtoa_r+0x8b6>
 801a310:	9a06      	ldr	r2, [sp, #24]
 801a312:	2a01      	cmp	r2, #1
 801a314:	f300 80ba 	bgt.w	801a48c <_dtoa_r+0x884>
 801a318:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a31a:	2a00      	cmp	r2, #0
 801a31c:	f000 80b2 	beq.w	801a484 <_dtoa_r+0x87c>
 801a320:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801a324:	9e07      	ldr	r6, [sp, #28]
 801a326:	9d04      	ldr	r5, [sp, #16]
 801a328:	9a04      	ldr	r2, [sp, #16]
 801a32a:	441a      	add	r2, r3
 801a32c:	9204      	str	r2, [sp, #16]
 801a32e:	9a05      	ldr	r2, [sp, #20]
 801a330:	2101      	movs	r1, #1
 801a332:	441a      	add	r2, r3
 801a334:	4620      	mov	r0, r4
 801a336:	9205      	str	r2, [sp, #20]
 801a338:	f000 fc7a 	bl	801ac30 <__i2b>
 801a33c:	4607      	mov	r7, r0
 801a33e:	2d00      	cmp	r5, #0
 801a340:	dd0c      	ble.n	801a35c <_dtoa_r+0x754>
 801a342:	9b05      	ldr	r3, [sp, #20]
 801a344:	2b00      	cmp	r3, #0
 801a346:	dd09      	ble.n	801a35c <_dtoa_r+0x754>
 801a348:	42ab      	cmp	r3, r5
 801a34a:	9a04      	ldr	r2, [sp, #16]
 801a34c:	bfa8      	it	ge
 801a34e:	462b      	movge	r3, r5
 801a350:	1ad2      	subs	r2, r2, r3
 801a352:	9204      	str	r2, [sp, #16]
 801a354:	9a05      	ldr	r2, [sp, #20]
 801a356:	1aed      	subs	r5, r5, r3
 801a358:	1ad3      	subs	r3, r2, r3
 801a35a:	9305      	str	r3, [sp, #20]
 801a35c:	9b07      	ldr	r3, [sp, #28]
 801a35e:	b31b      	cbz	r3, 801a3a8 <_dtoa_r+0x7a0>
 801a360:	9b08      	ldr	r3, [sp, #32]
 801a362:	2b00      	cmp	r3, #0
 801a364:	f000 80af 	beq.w	801a4c6 <_dtoa_r+0x8be>
 801a368:	2e00      	cmp	r6, #0
 801a36a:	dd13      	ble.n	801a394 <_dtoa_r+0x78c>
 801a36c:	4639      	mov	r1, r7
 801a36e:	4632      	mov	r2, r6
 801a370:	4620      	mov	r0, r4
 801a372:	f000 fd1d 	bl	801adb0 <__pow5mult>
 801a376:	ee18 2a10 	vmov	r2, s16
 801a37a:	4601      	mov	r1, r0
 801a37c:	4607      	mov	r7, r0
 801a37e:	4620      	mov	r0, r4
 801a380:	f000 fc6c 	bl	801ac5c <__multiply>
 801a384:	ee18 1a10 	vmov	r1, s16
 801a388:	4680      	mov	r8, r0
 801a38a:	4620      	mov	r0, r4
 801a38c:	f000 fb98 	bl	801aac0 <_Bfree>
 801a390:	ee08 8a10 	vmov	s16, r8
 801a394:	9b07      	ldr	r3, [sp, #28]
 801a396:	1b9a      	subs	r2, r3, r6
 801a398:	d006      	beq.n	801a3a8 <_dtoa_r+0x7a0>
 801a39a:	ee18 1a10 	vmov	r1, s16
 801a39e:	4620      	mov	r0, r4
 801a3a0:	f000 fd06 	bl	801adb0 <__pow5mult>
 801a3a4:	ee08 0a10 	vmov	s16, r0
 801a3a8:	2101      	movs	r1, #1
 801a3aa:	4620      	mov	r0, r4
 801a3ac:	f000 fc40 	bl	801ac30 <__i2b>
 801a3b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a3b2:	2b00      	cmp	r3, #0
 801a3b4:	4606      	mov	r6, r0
 801a3b6:	f340 8088 	ble.w	801a4ca <_dtoa_r+0x8c2>
 801a3ba:	461a      	mov	r2, r3
 801a3bc:	4601      	mov	r1, r0
 801a3be:	4620      	mov	r0, r4
 801a3c0:	f000 fcf6 	bl	801adb0 <__pow5mult>
 801a3c4:	9b06      	ldr	r3, [sp, #24]
 801a3c6:	2b01      	cmp	r3, #1
 801a3c8:	4606      	mov	r6, r0
 801a3ca:	f340 8081 	ble.w	801a4d0 <_dtoa_r+0x8c8>
 801a3ce:	f04f 0800 	mov.w	r8, #0
 801a3d2:	6933      	ldr	r3, [r6, #16]
 801a3d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801a3d8:	6918      	ldr	r0, [r3, #16]
 801a3da:	f000 fbd9 	bl	801ab90 <__hi0bits>
 801a3de:	f1c0 0020 	rsb	r0, r0, #32
 801a3e2:	9b05      	ldr	r3, [sp, #20]
 801a3e4:	4418      	add	r0, r3
 801a3e6:	f010 001f 	ands.w	r0, r0, #31
 801a3ea:	f000 8092 	beq.w	801a512 <_dtoa_r+0x90a>
 801a3ee:	f1c0 0320 	rsb	r3, r0, #32
 801a3f2:	2b04      	cmp	r3, #4
 801a3f4:	f340 808a 	ble.w	801a50c <_dtoa_r+0x904>
 801a3f8:	f1c0 001c 	rsb	r0, r0, #28
 801a3fc:	9b04      	ldr	r3, [sp, #16]
 801a3fe:	4403      	add	r3, r0
 801a400:	9304      	str	r3, [sp, #16]
 801a402:	9b05      	ldr	r3, [sp, #20]
 801a404:	4403      	add	r3, r0
 801a406:	4405      	add	r5, r0
 801a408:	9305      	str	r3, [sp, #20]
 801a40a:	9b04      	ldr	r3, [sp, #16]
 801a40c:	2b00      	cmp	r3, #0
 801a40e:	dd07      	ble.n	801a420 <_dtoa_r+0x818>
 801a410:	ee18 1a10 	vmov	r1, s16
 801a414:	461a      	mov	r2, r3
 801a416:	4620      	mov	r0, r4
 801a418:	f000 fd24 	bl	801ae64 <__lshift>
 801a41c:	ee08 0a10 	vmov	s16, r0
 801a420:	9b05      	ldr	r3, [sp, #20]
 801a422:	2b00      	cmp	r3, #0
 801a424:	dd05      	ble.n	801a432 <_dtoa_r+0x82a>
 801a426:	4631      	mov	r1, r6
 801a428:	461a      	mov	r2, r3
 801a42a:	4620      	mov	r0, r4
 801a42c:	f000 fd1a 	bl	801ae64 <__lshift>
 801a430:	4606      	mov	r6, r0
 801a432:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a434:	2b00      	cmp	r3, #0
 801a436:	d06e      	beq.n	801a516 <_dtoa_r+0x90e>
 801a438:	ee18 0a10 	vmov	r0, s16
 801a43c:	4631      	mov	r1, r6
 801a43e:	f000 fd81 	bl	801af44 <__mcmp>
 801a442:	2800      	cmp	r0, #0
 801a444:	da67      	bge.n	801a516 <_dtoa_r+0x90e>
 801a446:	9b00      	ldr	r3, [sp, #0]
 801a448:	3b01      	subs	r3, #1
 801a44a:	ee18 1a10 	vmov	r1, s16
 801a44e:	9300      	str	r3, [sp, #0]
 801a450:	220a      	movs	r2, #10
 801a452:	2300      	movs	r3, #0
 801a454:	4620      	mov	r0, r4
 801a456:	f000 fb55 	bl	801ab04 <__multadd>
 801a45a:	9b08      	ldr	r3, [sp, #32]
 801a45c:	ee08 0a10 	vmov	s16, r0
 801a460:	2b00      	cmp	r3, #0
 801a462:	f000 81b1 	beq.w	801a7c8 <_dtoa_r+0xbc0>
 801a466:	2300      	movs	r3, #0
 801a468:	4639      	mov	r1, r7
 801a46a:	220a      	movs	r2, #10
 801a46c:	4620      	mov	r0, r4
 801a46e:	f000 fb49 	bl	801ab04 <__multadd>
 801a472:	9b02      	ldr	r3, [sp, #8]
 801a474:	2b00      	cmp	r3, #0
 801a476:	4607      	mov	r7, r0
 801a478:	f300 808e 	bgt.w	801a598 <_dtoa_r+0x990>
 801a47c:	9b06      	ldr	r3, [sp, #24]
 801a47e:	2b02      	cmp	r3, #2
 801a480:	dc51      	bgt.n	801a526 <_dtoa_r+0x91e>
 801a482:	e089      	b.n	801a598 <_dtoa_r+0x990>
 801a484:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801a486:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801a48a:	e74b      	b.n	801a324 <_dtoa_r+0x71c>
 801a48c:	9b03      	ldr	r3, [sp, #12]
 801a48e:	1e5e      	subs	r6, r3, #1
 801a490:	9b07      	ldr	r3, [sp, #28]
 801a492:	42b3      	cmp	r3, r6
 801a494:	bfbf      	itttt	lt
 801a496:	9b07      	ldrlt	r3, [sp, #28]
 801a498:	9607      	strlt	r6, [sp, #28]
 801a49a:	1af2      	sublt	r2, r6, r3
 801a49c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801a49e:	bfb6      	itet	lt
 801a4a0:	189b      	addlt	r3, r3, r2
 801a4a2:	1b9e      	subge	r6, r3, r6
 801a4a4:	930a      	strlt	r3, [sp, #40]	; 0x28
 801a4a6:	9b03      	ldr	r3, [sp, #12]
 801a4a8:	bfb8      	it	lt
 801a4aa:	2600      	movlt	r6, #0
 801a4ac:	2b00      	cmp	r3, #0
 801a4ae:	bfb7      	itett	lt
 801a4b0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801a4b4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 801a4b8:	1a9d      	sublt	r5, r3, r2
 801a4ba:	2300      	movlt	r3, #0
 801a4bc:	e734      	b.n	801a328 <_dtoa_r+0x720>
 801a4be:	9e07      	ldr	r6, [sp, #28]
 801a4c0:	9d04      	ldr	r5, [sp, #16]
 801a4c2:	9f08      	ldr	r7, [sp, #32]
 801a4c4:	e73b      	b.n	801a33e <_dtoa_r+0x736>
 801a4c6:	9a07      	ldr	r2, [sp, #28]
 801a4c8:	e767      	b.n	801a39a <_dtoa_r+0x792>
 801a4ca:	9b06      	ldr	r3, [sp, #24]
 801a4cc:	2b01      	cmp	r3, #1
 801a4ce:	dc18      	bgt.n	801a502 <_dtoa_r+0x8fa>
 801a4d0:	f1ba 0f00 	cmp.w	sl, #0
 801a4d4:	d115      	bne.n	801a502 <_dtoa_r+0x8fa>
 801a4d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801a4da:	b993      	cbnz	r3, 801a502 <_dtoa_r+0x8fa>
 801a4dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801a4e0:	0d1b      	lsrs	r3, r3, #20
 801a4e2:	051b      	lsls	r3, r3, #20
 801a4e4:	b183      	cbz	r3, 801a508 <_dtoa_r+0x900>
 801a4e6:	9b04      	ldr	r3, [sp, #16]
 801a4e8:	3301      	adds	r3, #1
 801a4ea:	9304      	str	r3, [sp, #16]
 801a4ec:	9b05      	ldr	r3, [sp, #20]
 801a4ee:	3301      	adds	r3, #1
 801a4f0:	9305      	str	r3, [sp, #20]
 801a4f2:	f04f 0801 	mov.w	r8, #1
 801a4f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a4f8:	2b00      	cmp	r3, #0
 801a4fa:	f47f af6a 	bne.w	801a3d2 <_dtoa_r+0x7ca>
 801a4fe:	2001      	movs	r0, #1
 801a500:	e76f      	b.n	801a3e2 <_dtoa_r+0x7da>
 801a502:	f04f 0800 	mov.w	r8, #0
 801a506:	e7f6      	b.n	801a4f6 <_dtoa_r+0x8ee>
 801a508:	4698      	mov	r8, r3
 801a50a:	e7f4      	b.n	801a4f6 <_dtoa_r+0x8ee>
 801a50c:	f43f af7d 	beq.w	801a40a <_dtoa_r+0x802>
 801a510:	4618      	mov	r0, r3
 801a512:	301c      	adds	r0, #28
 801a514:	e772      	b.n	801a3fc <_dtoa_r+0x7f4>
 801a516:	9b03      	ldr	r3, [sp, #12]
 801a518:	2b00      	cmp	r3, #0
 801a51a:	dc37      	bgt.n	801a58c <_dtoa_r+0x984>
 801a51c:	9b06      	ldr	r3, [sp, #24]
 801a51e:	2b02      	cmp	r3, #2
 801a520:	dd34      	ble.n	801a58c <_dtoa_r+0x984>
 801a522:	9b03      	ldr	r3, [sp, #12]
 801a524:	9302      	str	r3, [sp, #8]
 801a526:	9b02      	ldr	r3, [sp, #8]
 801a528:	b96b      	cbnz	r3, 801a546 <_dtoa_r+0x93e>
 801a52a:	4631      	mov	r1, r6
 801a52c:	2205      	movs	r2, #5
 801a52e:	4620      	mov	r0, r4
 801a530:	f000 fae8 	bl	801ab04 <__multadd>
 801a534:	4601      	mov	r1, r0
 801a536:	4606      	mov	r6, r0
 801a538:	ee18 0a10 	vmov	r0, s16
 801a53c:	f000 fd02 	bl	801af44 <__mcmp>
 801a540:	2800      	cmp	r0, #0
 801a542:	f73f adbb 	bgt.w	801a0bc <_dtoa_r+0x4b4>
 801a546:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a548:	9d01      	ldr	r5, [sp, #4]
 801a54a:	43db      	mvns	r3, r3
 801a54c:	9300      	str	r3, [sp, #0]
 801a54e:	f04f 0800 	mov.w	r8, #0
 801a552:	4631      	mov	r1, r6
 801a554:	4620      	mov	r0, r4
 801a556:	f000 fab3 	bl	801aac0 <_Bfree>
 801a55a:	2f00      	cmp	r7, #0
 801a55c:	f43f aea4 	beq.w	801a2a8 <_dtoa_r+0x6a0>
 801a560:	f1b8 0f00 	cmp.w	r8, #0
 801a564:	d005      	beq.n	801a572 <_dtoa_r+0x96a>
 801a566:	45b8      	cmp	r8, r7
 801a568:	d003      	beq.n	801a572 <_dtoa_r+0x96a>
 801a56a:	4641      	mov	r1, r8
 801a56c:	4620      	mov	r0, r4
 801a56e:	f000 faa7 	bl	801aac0 <_Bfree>
 801a572:	4639      	mov	r1, r7
 801a574:	4620      	mov	r0, r4
 801a576:	f000 faa3 	bl	801aac0 <_Bfree>
 801a57a:	e695      	b.n	801a2a8 <_dtoa_r+0x6a0>
 801a57c:	2600      	movs	r6, #0
 801a57e:	4637      	mov	r7, r6
 801a580:	e7e1      	b.n	801a546 <_dtoa_r+0x93e>
 801a582:	9700      	str	r7, [sp, #0]
 801a584:	4637      	mov	r7, r6
 801a586:	e599      	b.n	801a0bc <_dtoa_r+0x4b4>
 801a588:	40240000 	.word	0x40240000
 801a58c:	9b08      	ldr	r3, [sp, #32]
 801a58e:	2b00      	cmp	r3, #0
 801a590:	f000 80ca 	beq.w	801a728 <_dtoa_r+0xb20>
 801a594:	9b03      	ldr	r3, [sp, #12]
 801a596:	9302      	str	r3, [sp, #8]
 801a598:	2d00      	cmp	r5, #0
 801a59a:	dd05      	ble.n	801a5a8 <_dtoa_r+0x9a0>
 801a59c:	4639      	mov	r1, r7
 801a59e:	462a      	mov	r2, r5
 801a5a0:	4620      	mov	r0, r4
 801a5a2:	f000 fc5f 	bl	801ae64 <__lshift>
 801a5a6:	4607      	mov	r7, r0
 801a5a8:	f1b8 0f00 	cmp.w	r8, #0
 801a5ac:	d05b      	beq.n	801a666 <_dtoa_r+0xa5e>
 801a5ae:	6879      	ldr	r1, [r7, #4]
 801a5b0:	4620      	mov	r0, r4
 801a5b2:	f000 fa45 	bl	801aa40 <_Balloc>
 801a5b6:	4605      	mov	r5, r0
 801a5b8:	b928      	cbnz	r0, 801a5c6 <_dtoa_r+0x9be>
 801a5ba:	4b87      	ldr	r3, [pc, #540]	; (801a7d8 <_dtoa_r+0xbd0>)
 801a5bc:	4602      	mov	r2, r0
 801a5be:	f240 21ea 	movw	r1, #746	; 0x2ea
 801a5c2:	f7ff bb3b 	b.w	8019c3c <_dtoa_r+0x34>
 801a5c6:	693a      	ldr	r2, [r7, #16]
 801a5c8:	3202      	adds	r2, #2
 801a5ca:	0092      	lsls	r2, r2, #2
 801a5cc:	f107 010c 	add.w	r1, r7, #12
 801a5d0:	300c      	adds	r0, #12
 801a5d2:	f7fe fcc7 	bl	8018f64 <memcpy>
 801a5d6:	2201      	movs	r2, #1
 801a5d8:	4629      	mov	r1, r5
 801a5da:	4620      	mov	r0, r4
 801a5dc:	f000 fc42 	bl	801ae64 <__lshift>
 801a5e0:	9b01      	ldr	r3, [sp, #4]
 801a5e2:	f103 0901 	add.w	r9, r3, #1
 801a5e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801a5ea:	4413      	add	r3, r2
 801a5ec:	9305      	str	r3, [sp, #20]
 801a5ee:	f00a 0301 	and.w	r3, sl, #1
 801a5f2:	46b8      	mov	r8, r7
 801a5f4:	9304      	str	r3, [sp, #16]
 801a5f6:	4607      	mov	r7, r0
 801a5f8:	4631      	mov	r1, r6
 801a5fa:	ee18 0a10 	vmov	r0, s16
 801a5fe:	f7ff fa77 	bl	8019af0 <quorem>
 801a602:	4641      	mov	r1, r8
 801a604:	9002      	str	r0, [sp, #8]
 801a606:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801a60a:	ee18 0a10 	vmov	r0, s16
 801a60e:	f000 fc99 	bl	801af44 <__mcmp>
 801a612:	463a      	mov	r2, r7
 801a614:	9003      	str	r0, [sp, #12]
 801a616:	4631      	mov	r1, r6
 801a618:	4620      	mov	r0, r4
 801a61a:	f000 fcaf 	bl	801af7c <__mdiff>
 801a61e:	68c2      	ldr	r2, [r0, #12]
 801a620:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 801a624:	4605      	mov	r5, r0
 801a626:	bb02      	cbnz	r2, 801a66a <_dtoa_r+0xa62>
 801a628:	4601      	mov	r1, r0
 801a62a:	ee18 0a10 	vmov	r0, s16
 801a62e:	f000 fc89 	bl	801af44 <__mcmp>
 801a632:	4602      	mov	r2, r0
 801a634:	4629      	mov	r1, r5
 801a636:	4620      	mov	r0, r4
 801a638:	9207      	str	r2, [sp, #28]
 801a63a:	f000 fa41 	bl	801aac0 <_Bfree>
 801a63e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801a642:	ea43 0102 	orr.w	r1, r3, r2
 801a646:	9b04      	ldr	r3, [sp, #16]
 801a648:	430b      	orrs	r3, r1
 801a64a:	464d      	mov	r5, r9
 801a64c:	d10f      	bne.n	801a66e <_dtoa_r+0xa66>
 801a64e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a652:	d02a      	beq.n	801a6aa <_dtoa_r+0xaa2>
 801a654:	9b03      	ldr	r3, [sp, #12]
 801a656:	2b00      	cmp	r3, #0
 801a658:	dd02      	ble.n	801a660 <_dtoa_r+0xa58>
 801a65a:	9b02      	ldr	r3, [sp, #8]
 801a65c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 801a660:	f88b a000 	strb.w	sl, [fp]
 801a664:	e775      	b.n	801a552 <_dtoa_r+0x94a>
 801a666:	4638      	mov	r0, r7
 801a668:	e7ba      	b.n	801a5e0 <_dtoa_r+0x9d8>
 801a66a:	2201      	movs	r2, #1
 801a66c:	e7e2      	b.n	801a634 <_dtoa_r+0xa2c>
 801a66e:	9b03      	ldr	r3, [sp, #12]
 801a670:	2b00      	cmp	r3, #0
 801a672:	db04      	blt.n	801a67e <_dtoa_r+0xa76>
 801a674:	9906      	ldr	r1, [sp, #24]
 801a676:	430b      	orrs	r3, r1
 801a678:	9904      	ldr	r1, [sp, #16]
 801a67a:	430b      	orrs	r3, r1
 801a67c:	d122      	bne.n	801a6c4 <_dtoa_r+0xabc>
 801a67e:	2a00      	cmp	r2, #0
 801a680:	ddee      	ble.n	801a660 <_dtoa_r+0xa58>
 801a682:	ee18 1a10 	vmov	r1, s16
 801a686:	2201      	movs	r2, #1
 801a688:	4620      	mov	r0, r4
 801a68a:	f000 fbeb 	bl	801ae64 <__lshift>
 801a68e:	4631      	mov	r1, r6
 801a690:	ee08 0a10 	vmov	s16, r0
 801a694:	f000 fc56 	bl	801af44 <__mcmp>
 801a698:	2800      	cmp	r0, #0
 801a69a:	dc03      	bgt.n	801a6a4 <_dtoa_r+0xa9c>
 801a69c:	d1e0      	bne.n	801a660 <_dtoa_r+0xa58>
 801a69e:	f01a 0f01 	tst.w	sl, #1
 801a6a2:	d0dd      	beq.n	801a660 <_dtoa_r+0xa58>
 801a6a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a6a8:	d1d7      	bne.n	801a65a <_dtoa_r+0xa52>
 801a6aa:	2339      	movs	r3, #57	; 0x39
 801a6ac:	f88b 3000 	strb.w	r3, [fp]
 801a6b0:	462b      	mov	r3, r5
 801a6b2:	461d      	mov	r5, r3
 801a6b4:	3b01      	subs	r3, #1
 801a6b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801a6ba:	2a39      	cmp	r2, #57	; 0x39
 801a6bc:	d071      	beq.n	801a7a2 <_dtoa_r+0xb9a>
 801a6be:	3201      	adds	r2, #1
 801a6c0:	701a      	strb	r2, [r3, #0]
 801a6c2:	e746      	b.n	801a552 <_dtoa_r+0x94a>
 801a6c4:	2a00      	cmp	r2, #0
 801a6c6:	dd07      	ble.n	801a6d8 <_dtoa_r+0xad0>
 801a6c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a6cc:	d0ed      	beq.n	801a6aa <_dtoa_r+0xaa2>
 801a6ce:	f10a 0301 	add.w	r3, sl, #1
 801a6d2:	f88b 3000 	strb.w	r3, [fp]
 801a6d6:	e73c      	b.n	801a552 <_dtoa_r+0x94a>
 801a6d8:	9b05      	ldr	r3, [sp, #20]
 801a6da:	f809 ac01 	strb.w	sl, [r9, #-1]
 801a6de:	4599      	cmp	r9, r3
 801a6e0:	d047      	beq.n	801a772 <_dtoa_r+0xb6a>
 801a6e2:	ee18 1a10 	vmov	r1, s16
 801a6e6:	2300      	movs	r3, #0
 801a6e8:	220a      	movs	r2, #10
 801a6ea:	4620      	mov	r0, r4
 801a6ec:	f000 fa0a 	bl	801ab04 <__multadd>
 801a6f0:	45b8      	cmp	r8, r7
 801a6f2:	ee08 0a10 	vmov	s16, r0
 801a6f6:	f04f 0300 	mov.w	r3, #0
 801a6fa:	f04f 020a 	mov.w	r2, #10
 801a6fe:	4641      	mov	r1, r8
 801a700:	4620      	mov	r0, r4
 801a702:	d106      	bne.n	801a712 <_dtoa_r+0xb0a>
 801a704:	f000 f9fe 	bl	801ab04 <__multadd>
 801a708:	4680      	mov	r8, r0
 801a70a:	4607      	mov	r7, r0
 801a70c:	f109 0901 	add.w	r9, r9, #1
 801a710:	e772      	b.n	801a5f8 <_dtoa_r+0x9f0>
 801a712:	f000 f9f7 	bl	801ab04 <__multadd>
 801a716:	4639      	mov	r1, r7
 801a718:	4680      	mov	r8, r0
 801a71a:	2300      	movs	r3, #0
 801a71c:	220a      	movs	r2, #10
 801a71e:	4620      	mov	r0, r4
 801a720:	f000 f9f0 	bl	801ab04 <__multadd>
 801a724:	4607      	mov	r7, r0
 801a726:	e7f1      	b.n	801a70c <_dtoa_r+0xb04>
 801a728:	9b03      	ldr	r3, [sp, #12]
 801a72a:	9302      	str	r3, [sp, #8]
 801a72c:	9d01      	ldr	r5, [sp, #4]
 801a72e:	ee18 0a10 	vmov	r0, s16
 801a732:	4631      	mov	r1, r6
 801a734:	f7ff f9dc 	bl	8019af0 <quorem>
 801a738:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801a73c:	9b01      	ldr	r3, [sp, #4]
 801a73e:	f805 ab01 	strb.w	sl, [r5], #1
 801a742:	1aea      	subs	r2, r5, r3
 801a744:	9b02      	ldr	r3, [sp, #8]
 801a746:	4293      	cmp	r3, r2
 801a748:	dd09      	ble.n	801a75e <_dtoa_r+0xb56>
 801a74a:	ee18 1a10 	vmov	r1, s16
 801a74e:	2300      	movs	r3, #0
 801a750:	220a      	movs	r2, #10
 801a752:	4620      	mov	r0, r4
 801a754:	f000 f9d6 	bl	801ab04 <__multadd>
 801a758:	ee08 0a10 	vmov	s16, r0
 801a75c:	e7e7      	b.n	801a72e <_dtoa_r+0xb26>
 801a75e:	9b02      	ldr	r3, [sp, #8]
 801a760:	2b00      	cmp	r3, #0
 801a762:	bfc8      	it	gt
 801a764:	461d      	movgt	r5, r3
 801a766:	9b01      	ldr	r3, [sp, #4]
 801a768:	bfd8      	it	le
 801a76a:	2501      	movle	r5, #1
 801a76c:	441d      	add	r5, r3
 801a76e:	f04f 0800 	mov.w	r8, #0
 801a772:	ee18 1a10 	vmov	r1, s16
 801a776:	2201      	movs	r2, #1
 801a778:	4620      	mov	r0, r4
 801a77a:	f000 fb73 	bl	801ae64 <__lshift>
 801a77e:	4631      	mov	r1, r6
 801a780:	ee08 0a10 	vmov	s16, r0
 801a784:	f000 fbde 	bl	801af44 <__mcmp>
 801a788:	2800      	cmp	r0, #0
 801a78a:	dc91      	bgt.n	801a6b0 <_dtoa_r+0xaa8>
 801a78c:	d102      	bne.n	801a794 <_dtoa_r+0xb8c>
 801a78e:	f01a 0f01 	tst.w	sl, #1
 801a792:	d18d      	bne.n	801a6b0 <_dtoa_r+0xaa8>
 801a794:	462b      	mov	r3, r5
 801a796:	461d      	mov	r5, r3
 801a798:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a79c:	2a30      	cmp	r2, #48	; 0x30
 801a79e:	d0fa      	beq.n	801a796 <_dtoa_r+0xb8e>
 801a7a0:	e6d7      	b.n	801a552 <_dtoa_r+0x94a>
 801a7a2:	9a01      	ldr	r2, [sp, #4]
 801a7a4:	429a      	cmp	r2, r3
 801a7a6:	d184      	bne.n	801a6b2 <_dtoa_r+0xaaa>
 801a7a8:	9b00      	ldr	r3, [sp, #0]
 801a7aa:	3301      	adds	r3, #1
 801a7ac:	9300      	str	r3, [sp, #0]
 801a7ae:	2331      	movs	r3, #49	; 0x31
 801a7b0:	7013      	strb	r3, [r2, #0]
 801a7b2:	e6ce      	b.n	801a552 <_dtoa_r+0x94a>
 801a7b4:	4b09      	ldr	r3, [pc, #36]	; (801a7dc <_dtoa_r+0xbd4>)
 801a7b6:	f7ff ba95 	b.w	8019ce4 <_dtoa_r+0xdc>
 801a7ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a7bc:	2b00      	cmp	r3, #0
 801a7be:	f47f aa6e 	bne.w	8019c9e <_dtoa_r+0x96>
 801a7c2:	4b07      	ldr	r3, [pc, #28]	; (801a7e0 <_dtoa_r+0xbd8>)
 801a7c4:	f7ff ba8e 	b.w	8019ce4 <_dtoa_r+0xdc>
 801a7c8:	9b02      	ldr	r3, [sp, #8]
 801a7ca:	2b00      	cmp	r3, #0
 801a7cc:	dcae      	bgt.n	801a72c <_dtoa_r+0xb24>
 801a7ce:	9b06      	ldr	r3, [sp, #24]
 801a7d0:	2b02      	cmp	r3, #2
 801a7d2:	f73f aea8 	bgt.w	801a526 <_dtoa_r+0x91e>
 801a7d6:	e7a9      	b.n	801a72c <_dtoa_r+0xb24>
 801a7d8:	0801c534 	.word	0x0801c534
 801a7dc:	0801c354 	.word	0x0801c354
 801a7e0:	0801c4b5 	.word	0x0801c4b5

0801a7e4 <std>:
 801a7e4:	2300      	movs	r3, #0
 801a7e6:	b510      	push	{r4, lr}
 801a7e8:	4604      	mov	r4, r0
 801a7ea:	e9c0 3300 	strd	r3, r3, [r0]
 801a7ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a7f2:	6083      	str	r3, [r0, #8]
 801a7f4:	8181      	strh	r1, [r0, #12]
 801a7f6:	6643      	str	r3, [r0, #100]	; 0x64
 801a7f8:	81c2      	strh	r2, [r0, #14]
 801a7fa:	6183      	str	r3, [r0, #24]
 801a7fc:	4619      	mov	r1, r3
 801a7fe:	2208      	movs	r2, #8
 801a800:	305c      	adds	r0, #92	; 0x5c
 801a802:	f7fe fbbd 	bl	8018f80 <memset>
 801a806:	4b05      	ldr	r3, [pc, #20]	; (801a81c <std+0x38>)
 801a808:	6263      	str	r3, [r4, #36]	; 0x24
 801a80a:	4b05      	ldr	r3, [pc, #20]	; (801a820 <std+0x3c>)
 801a80c:	62a3      	str	r3, [r4, #40]	; 0x28
 801a80e:	4b05      	ldr	r3, [pc, #20]	; (801a824 <std+0x40>)
 801a810:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a812:	4b05      	ldr	r3, [pc, #20]	; (801a828 <std+0x44>)
 801a814:	6224      	str	r4, [r4, #32]
 801a816:	6323      	str	r3, [r4, #48]	; 0x30
 801a818:	bd10      	pop	{r4, pc}
 801a81a:	bf00      	nop
 801a81c:	0801b6e1 	.word	0x0801b6e1
 801a820:	0801b703 	.word	0x0801b703
 801a824:	0801b73b 	.word	0x0801b73b
 801a828:	0801b75f 	.word	0x0801b75f

0801a82c <_cleanup_r>:
 801a82c:	4901      	ldr	r1, [pc, #4]	; (801a834 <_cleanup_r+0x8>)
 801a82e:	f000 b8c1 	b.w	801a9b4 <_fwalk_reent>
 801a832:	bf00      	nop
 801a834:	0801ba65 	.word	0x0801ba65

0801a838 <__sfmoreglue>:
 801a838:	b570      	push	{r4, r5, r6, lr}
 801a83a:	2268      	movs	r2, #104	; 0x68
 801a83c:	1e4d      	subs	r5, r1, #1
 801a83e:	4355      	muls	r5, r2
 801a840:	460e      	mov	r6, r1
 801a842:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a846:	f7fe fc0f 	bl	8019068 <_malloc_r>
 801a84a:	4604      	mov	r4, r0
 801a84c:	b140      	cbz	r0, 801a860 <__sfmoreglue+0x28>
 801a84e:	2100      	movs	r1, #0
 801a850:	e9c0 1600 	strd	r1, r6, [r0]
 801a854:	300c      	adds	r0, #12
 801a856:	60a0      	str	r0, [r4, #8]
 801a858:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a85c:	f7fe fb90 	bl	8018f80 <memset>
 801a860:	4620      	mov	r0, r4
 801a862:	bd70      	pop	{r4, r5, r6, pc}

0801a864 <__sfp_lock_acquire>:
 801a864:	4801      	ldr	r0, [pc, #4]	; (801a86c <__sfp_lock_acquire+0x8>)
 801a866:	f000 b8ca 	b.w	801a9fe <__retarget_lock_acquire_recursive>
 801a86a:	bf00      	nop
 801a86c:	20003039 	.word	0x20003039

0801a870 <__sfp_lock_release>:
 801a870:	4801      	ldr	r0, [pc, #4]	; (801a878 <__sfp_lock_release+0x8>)
 801a872:	f000 b8c5 	b.w	801aa00 <__retarget_lock_release_recursive>
 801a876:	bf00      	nop
 801a878:	20003039 	.word	0x20003039

0801a87c <__sinit_lock_acquire>:
 801a87c:	4801      	ldr	r0, [pc, #4]	; (801a884 <__sinit_lock_acquire+0x8>)
 801a87e:	f000 b8be 	b.w	801a9fe <__retarget_lock_acquire_recursive>
 801a882:	bf00      	nop
 801a884:	2000303a 	.word	0x2000303a

0801a888 <__sinit_lock_release>:
 801a888:	4801      	ldr	r0, [pc, #4]	; (801a890 <__sinit_lock_release+0x8>)
 801a88a:	f000 b8b9 	b.w	801aa00 <__retarget_lock_release_recursive>
 801a88e:	bf00      	nop
 801a890:	2000303a 	.word	0x2000303a

0801a894 <__sinit>:
 801a894:	b510      	push	{r4, lr}
 801a896:	4604      	mov	r4, r0
 801a898:	f7ff fff0 	bl	801a87c <__sinit_lock_acquire>
 801a89c:	69a3      	ldr	r3, [r4, #24]
 801a89e:	b11b      	cbz	r3, 801a8a8 <__sinit+0x14>
 801a8a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a8a4:	f7ff bff0 	b.w	801a888 <__sinit_lock_release>
 801a8a8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a8ac:	6523      	str	r3, [r4, #80]	; 0x50
 801a8ae:	4b13      	ldr	r3, [pc, #76]	; (801a8fc <__sinit+0x68>)
 801a8b0:	4a13      	ldr	r2, [pc, #76]	; (801a900 <__sinit+0x6c>)
 801a8b2:	681b      	ldr	r3, [r3, #0]
 801a8b4:	62a2      	str	r2, [r4, #40]	; 0x28
 801a8b6:	42a3      	cmp	r3, r4
 801a8b8:	bf04      	itt	eq
 801a8ba:	2301      	moveq	r3, #1
 801a8bc:	61a3      	streq	r3, [r4, #24]
 801a8be:	4620      	mov	r0, r4
 801a8c0:	f000 f820 	bl	801a904 <__sfp>
 801a8c4:	6060      	str	r0, [r4, #4]
 801a8c6:	4620      	mov	r0, r4
 801a8c8:	f000 f81c 	bl	801a904 <__sfp>
 801a8cc:	60a0      	str	r0, [r4, #8]
 801a8ce:	4620      	mov	r0, r4
 801a8d0:	f000 f818 	bl	801a904 <__sfp>
 801a8d4:	2200      	movs	r2, #0
 801a8d6:	60e0      	str	r0, [r4, #12]
 801a8d8:	2104      	movs	r1, #4
 801a8da:	6860      	ldr	r0, [r4, #4]
 801a8dc:	f7ff ff82 	bl	801a7e4 <std>
 801a8e0:	68a0      	ldr	r0, [r4, #8]
 801a8e2:	2201      	movs	r2, #1
 801a8e4:	2109      	movs	r1, #9
 801a8e6:	f7ff ff7d 	bl	801a7e4 <std>
 801a8ea:	68e0      	ldr	r0, [r4, #12]
 801a8ec:	2202      	movs	r2, #2
 801a8ee:	2112      	movs	r1, #18
 801a8f0:	f7ff ff78 	bl	801a7e4 <std>
 801a8f4:	2301      	movs	r3, #1
 801a8f6:	61a3      	str	r3, [r4, #24]
 801a8f8:	e7d2      	b.n	801a8a0 <__sinit+0xc>
 801a8fa:	bf00      	nop
 801a8fc:	0801c340 	.word	0x0801c340
 801a900:	0801a82d 	.word	0x0801a82d

0801a904 <__sfp>:
 801a904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a906:	4607      	mov	r7, r0
 801a908:	f7ff ffac 	bl	801a864 <__sfp_lock_acquire>
 801a90c:	4b1e      	ldr	r3, [pc, #120]	; (801a988 <__sfp+0x84>)
 801a90e:	681e      	ldr	r6, [r3, #0]
 801a910:	69b3      	ldr	r3, [r6, #24]
 801a912:	b913      	cbnz	r3, 801a91a <__sfp+0x16>
 801a914:	4630      	mov	r0, r6
 801a916:	f7ff ffbd 	bl	801a894 <__sinit>
 801a91a:	3648      	adds	r6, #72	; 0x48
 801a91c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a920:	3b01      	subs	r3, #1
 801a922:	d503      	bpl.n	801a92c <__sfp+0x28>
 801a924:	6833      	ldr	r3, [r6, #0]
 801a926:	b30b      	cbz	r3, 801a96c <__sfp+0x68>
 801a928:	6836      	ldr	r6, [r6, #0]
 801a92a:	e7f7      	b.n	801a91c <__sfp+0x18>
 801a92c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a930:	b9d5      	cbnz	r5, 801a968 <__sfp+0x64>
 801a932:	4b16      	ldr	r3, [pc, #88]	; (801a98c <__sfp+0x88>)
 801a934:	60e3      	str	r3, [r4, #12]
 801a936:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a93a:	6665      	str	r5, [r4, #100]	; 0x64
 801a93c:	f000 f85e 	bl	801a9fc <__retarget_lock_init_recursive>
 801a940:	f7ff ff96 	bl	801a870 <__sfp_lock_release>
 801a944:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a948:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a94c:	6025      	str	r5, [r4, #0]
 801a94e:	61a5      	str	r5, [r4, #24]
 801a950:	2208      	movs	r2, #8
 801a952:	4629      	mov	r1, r5
 801a954:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a958:	f7fe fb12 	bl	8018f80 <memset>
 801a95c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a960:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a964:	4620      	mov	r0, r4
 801a966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a968:	3468      	adds	r4, #104	; 0x68
 801a96a:	e7d9      	b.n	801a920 <__sfp+0x1c>
 801a96c:	2104      	movs	r1, #4
 801a96e:	4638      	mov	r0, r7
 801a970:	f7ff ff62 	bl	801a838 <__sfmoreglue>
 801a974:	4604      	mov	r4, r0
 801a976:	6030      	str	r0, [r6, #0]
 801a978:	2800      	cmp	r0, #0
 801a97a:	d1d5      	bne.n	801a928 <__sfp+0x24>
 801a97c:	f7ff ff78 	bl	801a870 <__sfp_lock_release>
 801a980:	230c      	movs	r3, #12
 801a982:	603b      	str	r3, [r7, #0]
 801a984:	e7ee      	b.n	801a964 <__sfp+0x60>
 801a986:	bf00      	nop
 801a988:	0801c340 	.word	0x0801c340
 801a98c:	ffff0001 	.word	0xffff0001

0801a990 <fiprintf>:
 801a990:	b40e      	push	{r1, r2, r3}
 801a992:	b503      	push	{r0, r1, lr}
 801a994:	4601      	mov	r1, r0
 801a996:	ab03      	add	r3, sp, #12
 801a998:	4805      	ldr	r0, [pc, #20]	; (801a9b0 <fiprintf+0x20>)
 801a99a:	f853 2b04 	ldr.w	r2, [r3], #4
 801a99e:	6800      	ldr	r0, [r0, #0]
 801a9a0:	9301      	str	r3, [sp, #4]
 801a9a2:	f000 fd6d 	bl	801b480 <_vfiprintf_r>
 801a9a6:	b002      	add	sp, #8
 801a9a8:	f85d eb04 	ldr.w	lr, [sp], #4
 801a9ac:	b003      	add	sp, #12
 801a9ae:	4770      	bx	lr
 801a9b0:	20000190 	.word	0x20000190

0801a9b4 <_fwalk_reent>:
 801a9b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a9b8:	4606      	mov	r6, r0
 801a9ba:	4688      	mov	r8, r1
 801a9bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a9c0:	2700      	movs	r7, #0
 801a9c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a9c6:	f1b9 0901 	subs.w	r9, r9, #1
 801a9ca:	d505      	bpl.n	801a9d8 <_fwalk_reent+0x24>
 801a9cc:	6824      	ldr	r4, [r4, #0]
 801a9ce:	2c00      	cmp	r4, #0
 801a9d0:	d1f7      	bne.n	801a9c2 <_fwalk_reent+0xe>
 801a9d2:	4638      	mov	r0, r7
 801a9d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a9d8:	89ab      	ldrh	r3, [r5, #12]
 801a9da:	2b01      	cmp	r3, #1
 801a9dc:	d907      	bls.n	801a9ee <_fwalk_reent+0x3a>
 801a9de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a9e2:	3301      	adds	r3, #1
 801a9e4:	d003      	beq.n	801a9ee <_fwalk_reent+0x3a>
 801a9e6:	4629      	mov	r1, r5
 801a9e8:	4630      	mov	r0, r6
 801a9ea:	47c0      	blx	r8
 801a9ec:	4307      	orrs	r7, r0
 801a9ee:	3568      	adds	r5, #104	; 0x68
 801a9f0:	e7e9      	b.n	801a9c6 <_fwalk_reent+0x12>
	...

0801a9f4 <_localeconv_r>:
 801a9f4:	4800      	ldr	r0, [pc, #0]	; (801a9f8 <_localeconv_r+0x4>)
 801a9f6:	4770      	bx	lr
 801a9f8:	200002e4 	.word	0x200002e4

0801a9fc <__retarget_lock_init_recursive>:
 801a9fc:	4770      	bx	lr

0801a9fe <__retarget_lock_acquire_recursive>:
 801a9fe:	4770      	bx	lr

0801aa00 <__retarget_lock_release_recursive>:
 801aa00:	4770      	bx	lr

0801aa02 <__ascii_mbtowc>:
 801aa02:	b082      	sub	sp, #8
 801aa04:	b901      	cbnz	r1, 801aa08 <__ascii_mbtowc+0x6>
 801aa06:	a901      	add	r1, sp, #4
 801aa08:	b142      	cbz	r2, 801aa1c <__ascii_mbtowc+0x1a>
 801aa0a:	b14b      	cbz	r3, 801aa20 <__ascii_mbtowc+0x1e>
 801aa0c:	7813      	ldrb	r3, [r2, #0]
 801aa0e:	600b      	str	r3, [r1, #0]
 801aa10:	7812      	ldrb	r2, [r2, #0]
 801aa12:	1e10      	subs	r0, r2, #0
 801aa14:	bf18      	it	ne
 801aa16:	2001      	movne	r0, #1
 801aa18:	b002      	add	sp, #8
 801aa1a:	4770      	bx	lr
 801aa1c:	4610      	mov	r0, r2
 801aa1e:	e7fb      	b.n	801aa18 <__ascii_mbtowc+0x16>
 801aa20:	f06f 0001 	mvn.w	r0, #1
 801aa24:	e7f8      	b.n	801aa18 <__ascii_mbtowc+0x16>
	...

0801aa28 <__malloc_lock>:
 801aa28:	4801      	ldr	r0, [pc, #4]	; (801aa30 <__malloc_lock+0x8>)
 801aa2a:	f7ff bfe8 	b.w	801a9fe <__retarget_lock_acquire_recursive>
 801aa2e:	bf00      	nop
 801aa30:	20003038 	.word	0x20003038

0801aa34 <__malloc_unlock>:
 801aa34:	4801      	ldr	r0, [pc, #4]	; (801aa3c <__malloc_unlock+0x8>)
 801aa36:	f7ff bfe3 	b.w	801aa00 <__retarget_lock_release_recursive>
 801aa3a:	bf00      	nop
 801aa3c:	20003038 	.word	0x20003038

0801aa40 <_Balloc>:
 801aa40:	b570      	push	{r4, r5, r6, lr}
 801aa42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801aa44:	4604      	mov	r4, r0
 801aa46:	460d      	mov	r5, r1
 801aa48:	b976      	cbnz	r6, 801aa68 <_Balloc+0x28>
 801aa4a:	2010      	movs	r0, #16
 801aa4c:	f7fe fa82 	bl	8018f54 <malloc>
 801aa50:	4602      	mov	r2, r0
 801aa52:	6260      	str	r0, [r4, #36]	; 0x24
 801aa54:	b920      	cbnz	r0, 801aa60 <_Balloc+0x20>
 801aa56:	4b18      	ldr	r3, [pc, #96]	; (801aab8 <_Balloc+0x78>)
 801aa58:	4818      	ldr	r0, [pc, #96]	; (801aabc <_Balloc+0x7c>)
 801aa5a:	2166      	movs	r1, #102	; 0x66
 801aa5c:	f7ff f82a 	bl	8019ab4 <__assert_func>
 801aa60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801aa64:	6006      	str	r6, [r0, #0]
 801aa66:	60c6      	str	r6, [r0, #12]
 801aa68:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801aa6a:	68f3      	ldr	r3, [r6, #12]
 801aa6c:	b183      	cbz	r3, 801aa90 <_Balloc+0x50>
 801aa6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aa70:	68db      	ldr	r3, [r3, #12]
 801aa72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801aa76:	b9b8      	cbnz	r0, 801aaa8 <_Balloc+0x68>
 801aa78:	2101      	movs	r1, #1
 801aa7a:	fa01 f605 	lsl.w	r6, r1, r5
 801aa7e:	1d72      	adds	r2, r6, #5
 801aa80:	0092      	lsls	r2, r2, #2
 801aa82:	4620      	mov	r0, r4
 801aa84:	f000 fb60 	bl	801b148 <_calloc_r>
 801aa88:	b160      	cbz	r0, 801aaa4 <_Balloc+0x64>
 801aa8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801aa8e:	e00e      	b.n	801aaae <_Balloc+0x6e>
 801aa90:	2221      	movs	r2, #33	; 0x21
 801aa92:	2104      	movs	r1, #4
 801aa94:	4620      	mov	r0, r4
 801aa96:	f000 fb57 	bl	801b148 <_calloc_r>
 801aa9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aa9c:	60f0      	str	r0, [r6, #12]
 801aa9e:	68db      	ldr	r3, [r3, #12]
 801aaa0:	2b00      	cmp	r3, #0
 801aaa2:	d1e4      	bne.n	801aa6e <_Balloc+0x2e>
 801aaa4:	2000      	movs	r0, #0
 801aaa6:	bd70      	pop	{r4, r5, r6, pc}
 801aaa8:	6802      	ldr	r2, [r0, #0]
 801aaaa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801aaae:	2300      	movs	r3, #0
 801aab0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801aab4:	e7f7      	b.n	801aaa6 <_Balloc+0x66>
 801aab6:	bf00      	nop
 801aab8:	0801c4c2 	.word	0x0801c4c2
 801aabc:	0801c5b2 	.word	0x0801c5b2

0801aac0 <_Bfree>:
 801aac0:	b570      	push	{r4, r5, r6, lr}
 801aac2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801aac4:	4605      	mov	r5, r0
 801aac6:	460c      	mov	r4, r1
 801aac8:	b976      	cbnz	r6, 801aae8 <_Bfree+0x28>
 801aaca:	2010      	movs	r0, #16
 801aacc:	f7fe fa42 	bl	8018f54 <malloc>
 801aad0:	4602      	mov	r2, r0
 801aad2:	6268      	str	r0, [r5, #36]	; 0x24
 801aad4:	b920      	cbnz	r0, 801aae0 <_Bfree+0x20>
 801aad6:	4b09      	ldr	r3, [pc, #36]	; (801aafc <_Bfree+0x3c>)
 801aad8:	4809      	ldr	r0, [pc, #36]	; (801ab00 <_Bfree+0x40>)
 801aada:	218a      	movs	r1, #138	; 0x8a
 801aadc:	f7fe ffea 	bl	8019ab4 <__assert_func>
 801aae0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801aae4:	6006      	str	r6, [r0, #0]
 801aae6:	60c6      	str	r6, [r0, #12]
 801aae8:	b13c      	cbz	r4, 801aafa <_Bfree+0x3a>
 801aaea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801aaec:	6862      	ldr	r2, [r4, #4]
 801aaee:	68db      	ldr	r3, [r3, #12]
 801aaf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801aaf4:	6021      	str	r1, [r4, #0]
 801aaf6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801aafa:	bd70      	pop	{r4, r5, r6, pc}
 801aafc:	0801c4c2 	.word	0x0801c4c2
 801ab00:	0801c5b2 	.word	0x0801c5b2

0801ab04 <__multadd>:
 801ab04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ab08:	690d      	ldr	r5, [r1, #16]
 801ab0a:	4607      	mov	r7, r0
 801ab0c:	460c      	mov	r4, r1
 801ab0e:	461e      	mov	r6, r3
 801ab10:	f101 0c14 	add.w	ip, r1, #20
 801ab14:	2000      	movs	r0, #0
 801ab16:	f8dc 3000 	ldr.w	r3, [ip]
 801ab1a:	b299      	uxth	r1, r3
 801ab1c:	fb02 6101 	mla	r1, r2, r1, r6
 801ab20:	0c1e      	lsrs	r6, r3, #16
 801ab22:	0c0b      	lsrs	r3, r1, #16
 801ab24:	fb02 3306 	mla	r3, r2, r6, r3
 801ab28:	b289      	uxth	r1, r1
 801ab2a:	3001      	adds	r0, #1
 801ab2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801ab30:	4285      	cmp	r5, r0
 801ab32:	f84c 1b04 	str.w	r1, [ip], #4
 801ab36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801ab3a:	dcec      	bgt.n	801ab16 <__multadd+0x12>
 801ab3c:	b30e      	cbz	r6, 801ab82 <__multadd+0x7e>
 801ab3e:	68a3      	ldr	r3, [r4, #8]
 801ab40:	42ab      	cmp	r3, r5
 801ab42:	dc19      	bgt.n	801ab78 <__multadd+0x74>
 801ab44:	6861      	ldr	r1, [r4, #4]
 801ab46:	4638      	mov	r0, r7
 801ab48:	3101      	adds	r1, #1
 801ab4a:	f7ff ff79 	bl	801aa40 <_Balloc>
 801ab4e:	4680      	mov	r8, r0
 801ab50:	b928      	cbnz	r0, 801ab5e <__multadd+0x5a>
 801ab52:	4602      	mov	r2, r0
 801ab54:	4b0c      	ldr	r3, [pc, #48]	; (801ab88 <__multadd+0x84>)
 801ab56:	480d      	ldr	r0, [pc, #52]	; (801ab8c <__multadd+0x88>)
 801ab58:	21b5      	movs	r1, #181	; 0xb5
 801ab5a:	f7fe ffab 	bl	8019ab4 <__assert_func>
 801ab5e:	6922      	ldr	r2, [r4, #16]
 801ab60:	3202      	adds	r2, #2
 801ab62:	f104 010c 	add.w	r1, r4, #12
 801ab66:	0092      	lsls	r2, r2, #2
 801ab68:	300c      	adds	r0, #12
 801ab6a:	f7fe f9fb 	bl	8018f64 <memcpy>
 801ab6e:	4621      	mov	r1, r4
 801ab70:	4638      	mov	r0, r7
 801ab72:	f7ff ffa5 	bl	801aac0 <_Bfree>
 801ab76:	4644      	mov	r4, r8
 801ab78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801ab7c:	3501      	adds	r5, #1
 801ab7e:	615e      	str	r6, [r3, #20]
 801ab80:	6125      	str	r5, [r4, #16]
 801ab82:	4620      	mov	r0, r4
 801ab84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ab88:	0801c534 	.word	0x0801c534
 801ab8c:	0801c5b2 	.word	0x0801c5b2

0801ab90 <__hi0bits>:
 801ab90:	0c03      	lsrs	r3, r0, #16
 801ab92:	041b      	lsls	r3, r3, #16
 801ab94:	b9d3      	cbnz	r3, 801abcc <__hi0bits+0x3c>
 801ab96:	0400      	lsls	r0, r0, #16
 801ab98:	2310      	movs	r3, #16
 801ab9a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801ab9e:	bf04      	itt	eq
 801aba0:	0200      	lsleq	r0, r0, #8
 801aba2:	3308      	addeq	r3, #8
 801aba4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801aba8:	bf04      	itt	eq
 801abaa:	0100      	lsleq	r0, r0, #4
 801abac:	3304      	addeq	r3, #4
 801abae:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801abb2:	bf04      	itt	eq
 801abb4:	0080      	lsleq	r0, r0, #2
 801abb6:	3302      	addeq	r3, #2
 801abb8:	2800      	cmp	r0, #0
 801abba:	db05      	blt.n	801abc8 <__hi0bits+0x38>
 801abbc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801abc0:	f103 0301 	add.w	r3, r3, #1
 801abc4:	bf08      	it	eq
 801abc6:	2320      	moveq	r3, #32
 801abc8:	4618      	mov	r0, r3
 801abca:	4770      	bx	lr
 801abcc:	2300      	movs	r3, #0
 801abce:	e7e4      	b.n	801ab9a <__hi0bits+0xa>

0801abd0 <__lo0bits>:
 801abd0:	6803      	ldr	r3, [r0, #0]
 801abd2:	f013 0207 	ands.w	r2, r3, #7
 801abd6:	4601      	mov	r1, r0
 801abd8:	d00b      	beq.n	801abf2 <__lo0bits+0x22>
 801abda:	07da      	lsls	r2, r3, #31
 801abdc:	d423      	bmi.n	801ac26 <__lo0bits+0x56>
 801abde:	0798      	lsls	r0, r3, #30
 801abe0:	bf49      	itett	mi
 801abe2:	085b      	lsrmi	r3, r3, #1
 801abe4:	089b      	lsrpl	r3, r3, #2
 801abe6:	2001      	movmi	r0, #1
 801abe8:	600b      	strmi	r3, [r1, #0]
 801abea:	bf5c      	itt	pl
 801abec:	600b      	strpl	r3, [r1, #0]
 801abee:	2002      	movpl	r0, #2
 801abf0:	4770      	bx	lr
 801abf2:	b298      	uxth	r0, r3
 801abf4:	b9a8      	cbnz	r0, 801ac22 <__lo0bits+0x52>
 801abf6:	0c1b      	lsrs	r3, r3, #16
 801abf8:	2010      	movs	r0, #16
 801abfa:	b2da      	uxtb	r2, r3
 801abfc:	b90a      	cbnz	r2, 801ac02 <__lo0bits+0x32>
 801abfe:	3008      	adds	r0, #8
 801ac00:	0a1b      	lsrs	r3, r3, #8
 801ac02:	071a      	lsls	r2, r3, #28
 801ac04:	bf04      	itt	eq
 801ac06:	091b      	lsreq	r3, r3, #4
 801ac08:	3004      	addeq	r0, #4
 801ac0a:	079a      	lsls	r2, r3, #30
 801ac0c:	bf04      	itt	eq
 801ac0e:	089b      	lsreq	r3, r3, #2
 801ac10:	3002      	addeq	r0, #2
 801ac12:	07da      	lsls	r2, r3, #31
 801ac14:	d403      	bmi.n	801ac1e <__lo0bits+0x4e>
 801ac16:	085b      	lsrs	r3, r3, #1
 801ac18:	f100 0001 	add.w	r0, r0, #1
 801ac1c:	d005      	beq.n	801ac2a <__lo0bits+0x5a>
 801ac1e:	600b      	str	r3, [r1, #0]
 801ac20:	4770      	bx	lr
 801ac22:	4610      	mov	r0, r2
 801ac24:	e7e9      	b.n	801abfa <__lo0bits+0x2a>
 801ac26:	2000      	movs	r0, #0
 801ac28:	4770      	bx	lr
 801ac2a:	2020      	movs	r0, #32
 801ac2c:	4770      	bx	lr
	...

0801ac30 <__i2b>:
 801ac30:	b510      	push	{r4, lr}
 801ac32:	460c      	mov	r4, r1
 801ac34:	2101      	movs	r1, #1
 801ac36:	f7ff ff03 	bl	801aa40 <_Balloc>
 801ac3a:	4602      	mov	r2, r0
 801ac3c:	b928      	cbnz	r0, 801ac4a <__i2b+0x1a>
 801ac3e:	4b05      	ldr	r3, [pc, #20]	; (801ac54 <__i2b+0x24>)
 801ac40:	4805      	ldr	r0, [pc, #20]	; (801ac58 <__i2b+0x28>)
 801ac42:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801ac46:	f7fe ff35 	bl	8019ab4 <__assert_func>
 801ac4a:	2301      	movs	r3, #1
 801ac4c:	6144      	str	r4, [r0, #20]
 801ac4e:	6103      	str	r3, [r0, #16]
 801ac50:	bd10      	pop	{r4, pc}
 801ac52:	bf00      	nop
 801ac54:	0801c534 	.word	0x0801c534
 801ac58:	0801c5b2 	.word	0x0801c5b2

0801ac5c <__multiply>:
 801ac5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac60:	4691      	mov	r9, r2
 801ac62:	690a      	ldr	r2, [r1, #16]
 801ac64:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801ac68:	429a      	cmp	r2, r3
 801ac6a:	bfb8      	it	lt
 801ac6c:	460b      	movlt	r3, r1
 801ac6e:	460c      	mov	r4, r1
 801ac70:	bfbc      	itt	lt
 801ac72:	464c      	movlt	r4, r9
 801ac74:	4699      	movlt	r9, r3
 801ac76:	6927      	ldr	r7, [r4, #16]
 801ac78:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801ac7c:	68a3      	ldr	r3, [r4, #8]
 801ac7e:	6861      	ldr	r1, [r4, #4]
 801ac80:	eb07 060a 	add.w	r6, r7, sl
 801ac84:	42b3      	cmp	r3, r6
 801ac86:	b085      	sub	sp, #20
 801ac88:	bfb8      	it	lt
 801ac8a:	3101      	addlt	r1, #1
 801ac8c:	f7ff fed8 	bl	801aa40 <_Balloc>
 801ac90:	b930      	cbnz	r0, 801aca0 <__multiply+0x44>
 801ac92:	4602      	mov	r2, r0
 801ac94:	4b44      	ldr	r3, [pc, #272]	; (801ada8 <__multiply+0x14c>)
 801ac96:	4845      	ldr	r0, [pc, #276]	; (801adac <__multiply+0x150>)
 801ac98:	f240 115d 	movw	r1, #349	; 0x15d
 801ac9c:	f7fe ff0a 	bl	8019ab4 <__assert_func>
 801aca0:	f100 0514 	add.w	r5, r0, #20
 801aca4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801aca8:	462b      	mov	r3, r5
 801acaa:	2200      	movs	r2, #0
 801acac:	4543      	cmp	r3, r8
 801acae:	d321      	bcc.n	801acf4 <__multiply+0x98>
 801acb0:	f104 0314 	add.w	r3, r4, #20
 801acb4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801acb8:	f109 0314 	add.w	r3, r9, #20
 801acbc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801acc0:	9202      	str	r2, [sp, #8]
 801acc2:	1b3a      	subs	r2, r7, r4
 801acc4:	3a15      	subs	r2, #21
 801acc6:	f022 0203 	bic.w	r2, r2, #3
 801acca:	3204      	adds	r2, #4
 801accc:	f104 0115 	add.w	r1, r4, #21
 801acd0:	428f      	cmp	r7, r1
 801acd2:	bf38      	it	cc
 801acd4:	2204      	movcc	r2, #4
 801acd6:	9201      	str	r2, [sp, #4]
 801acd8:	9a02      	ldr	r2, [sp, #8]
 801acda:	9303      	str	r3, [sp, #12]
 801acdc:	429a      	cmp	r2, r3
 801acde:	d80c      	bhi.n	801acfa <__multiply+0x9e>
 801ace0:	2e00      	cmp	r6, #0
 801ace2:	dd03      	ble.n	801acec <__multiply+0x90>
 801ace4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801ace8:	2b00      	cmp	r3, #0
 801acea:	d05a      	beq.n	801ada2 <__multiply+0x146>
 801acec:	6106      	str	r6, [r0, #16]
 801acee:	b005      	add	sp, #20
 801acf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801acf4:	f843 2b04 	str.w	r2, [r3], #4
 801acf8:	e7d8      	b.n	801acac <__multiply+0x50>
 801acfa:	f8b3 a000 	ldrh.w	sl, [r3]
 801acfe:	f1ba 0f00 	cmp.w	sl, #0
 801ad02:	d024      	beq.n	801ad4e <__multiply+0xf2>
 801ad04:	f104 0e14 	add.w	lr, r4, #20
 801ad08:	46a9      	mov	r9, r5
 801ad0a:	f04f 0c00 	mov.w	ip, #0
 801ad0e:	f85e 2b04 	ldr.w	r2, [lr], #4
 801ad12:	f8d9 1000 	ldr.w	r1, [r9]
 801ad16:	fa1f fb82 	uxth.w	fp, r2
 801ad1a:	b289      	uxth	r1, r1
 801ad1c:	fb0a 110b 	mla	r1, sl, fp, r1
 801ad20:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801ad24:	f8d9 2000 	ldr.w	r2, [r9]
 801ad28:	4461      	add	r1, ip
 801ad2a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801ad2e:	fb0a c20b 	mla	r2, sl, fp, ip
 801ad32:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801ad36:	b289      	uxth	r1, r1
 801ad38:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801ad3c:	4577      	cmp	r7, lr
 801ad3e:	f849 1b04 	str.w	r1, [r9], #4
 801ad42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801ad46:	d8e2      	bhi.n	801ad0e <__multiply+0xb2>
 801ad48:	9a01      	ldr	r2, [sp, #4]
 801ad4a:	f845 c002 	str.w	ip, [r5, r2]
 801ad4e:	9a03      	ldr	r2, [sp, #12]
 801ad50:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801ad54:	3304      	adds	r3, #4
 801ad56:	f1b9 0f00 	cmp.w	r9, #0
 801ad5a:	d020      	beq.n	801ad9e <__multiply+0x142>
 801ad5c:	6829      	ldr	r1, [r5, #0]
 801ad5e:	f104 0c14 	add.w	ip, r4, #20
 801ad62:	46ae      	mov	lr, r5
 801ad64:	f04f 0a00 	mov.w	sl, #0
 801ad68:	f8bc b000 	ldrh.w	fp, [ip]
 801ad6c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801ad70:	fb09 220b 	mla	r2, r9, fp, r2
 801ad74:	4492      	add	sl, r2
 801ad76:	b289      	uxth	r1, r1
 801ad78:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801ad7c:	f84e 1b04 	str.w	r1, [lr], #4
 801ad80:	f85c 2b04 	ldr.w	r2, [ip], #4
 801ad84:	f8be 1000 	ldrh.w	r1, [lr]
 801ad88:	0c12      	lsrs	r2, r2, #16
 801ad8a:	fb09 1102 	mla	r1, r9, r2, r1
 801ad8e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801ad92:	4567      	cmp	r7, ip
 801ad94:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801ad98:	d8e6      	bhi.n	801ad68 <__multiply+0x10c>
 801ad9a:	9a01      	ldr	r2, [sp, #4]
 801ad9c:	50a9      	str	r1, [r5, r2]
 801ad9e:	3504      	adds	r5, #4
 801ada0:	e79a      	b.n	801acd8 <__multiply+0x7c>
 801ada2:	3e01      	subs	r6, #1
 801ada4:	e79c      	b.n	801ace0 <__multiply+0x84>
 801ada6:	bf00      	nop
 801ada8:	0801c534 	.word	0x0801c534
 801adac:	0801c5b2 	.word	0x0801c5b2

0801adb0 <__pow5mult>:
 801adb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801adb4:	4615      	mov	r5, r2
 801adb6:	f012 0203 	ands.w	r2, r2, #3
 801adba:	4606      	mov	r6, r0
 801adbc:	460f      	mov	r7, r1
 801adbe:	d007      	beq.n	801add0 <__pow5mult+0x20>
 801adc0:	4c25      	ldr	r4, [pc, #148]	; (801ae58 <__pow5mult+0xa8>)
 801adc2:	3a01      	subs	r2, #1
 801adc4:	2300      	movs	r3, #0
 801adc6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801adca:	f7ff fe9b 	bl	801ab04 <__multadd>
 801adce:	4607      	mov	r7, r0
 801add0:	10ad      	asrs	r5, r5, #2
 801add2:	d03d      	beq.n	801ae50 <__pow5mult+0xa0>
 801add4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801add6:	b97c      	cbnz	r4, 801adf8 <__pow5mult+0x48>
 801add8:	2010      	movs	r0, #16
 801adda:	f7fe f8bb 	bl	8018f54 <malloc>
 801adde:	4602      	mov	r2, r0
 801ade0:	6270      	str	r0, [r6, #36]	; 0x24
 801ade2:	b928      	cbnz	r0, 801adf0 <__pow5mult+0x40>
 801ade4:	4b1d      	ldr	r3, [pc, #116]	; (801ae5c <__pow5mult+0xac>)
 801ade6:	481e      	ldr	r0, [pc, #120]	; (801ae60 <__pow5mult+0xb0>)
 801ade8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801adec:	f7fe fe62 	bl	8019ab4 <__assert_func>
 801adf0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801adf4:	6004      	str	r4, [r0, #0]
 801adf6:	60c4      	str	r4, [r0, #12]
 801adf8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801adfc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ae00:	b94c      	cbnz	r4, 801ae16 <__pow5mult+0x66>
 801ae02:	f240 2171 	movw	r1, #625	; 0x271
 801ae06:	4630      	mov	r0, r6
 801ae08:	f7ff ff12 	bl	801ac30 <__i2b>
 801ae0c:	2300      	movs	r3, #0
 801ae0e:	f8c8 0008 	str.w	r0, [r8, #8]
 801ae12:	4604      	mov	r4, r0
 801ae14:	6003      	str	r3, [r0, #0]
 801ae16:	f04f 0900 	mov.w	r9, #0
 801ae1a:	07eb      	lsls	r3, r5, #31
 801ae1c:	d50a      	bpl.n	801ae34 <__pow5mult+0x84>
 801ae1e:	4639      	mov	r1, r7
 801ae20:	4622      	mov	r2, r4
 801ae22:	4630      	mov	r0, r6
 801ae24:	f7ff ff1a 	bl	801ac5c <__multiply>
 801ae28:	4639      	mov	r1, r7
 801ae2a:	4680      	mov	r8, r0
 801ae2c:	4630      	mov	r0, r6
 801ae2e:	f7ff fe47 	bl	801aac0 <_Bfree>
 801ae32:	4647      	mov	r7, r8
 801ae34:	106d      	asrs	r5, r5, #1
 801ae36:	d00b      	beq.n	801ae50 <__pow5mult+0xa0>
 801ae38:	6820      	ldr	r0, [r4, #0]
 801ae3a:	b938      	cbnz	r0, 801ae4c <__pow5mult+0x9c>
 801ae3c:	4622      	mov	r2, r4
 801ae3e:	4621      	mov	r1, r4
 801ae40:	4630      	mov	r0, r6
 801ae42:	f7ff ff0b 	bl	801ac5c <__multiply>
 801ae46:	6020      	str	r0, [r4, #0]
 801ae48:	f8c0 9000 	str.w	r9, [r0]
 801ae4c:	4604      	mov	r4, r0
 801ae4e:	e7e4      	b.n	801ae1a <__pow5mult+0x6a>
 801ae50:	4638      	mov	r0, r7
 801ae52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ae56:	bf00      	nop
 801ae58:	0801c700 	.word	0x0801c700
 801ae5c:	0801c4c2 	.word	0x0801c4c2
 801ae60:	0801c5b2 	.word	0x0801c5b2

0801ae64 <__lshift>:
 801ae64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ae68:	460c      	mov	r4, r1
 801ae6a:	6849      	ldr	r1, [r1, #4]
 801ae6c:	6923      	ldr	r3, [r4, #16]
 801ae6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801ae72:	68a3      	ldr	r3, [r4, #8]
 801ae74:	4607      	mov	r7, r0
 801ae76:	4691      	mov	r9, r2
 801ae78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801ae7c:	f108 0601 	add.w	r6, r8, #1
 801ae80:	42b3      	cmp	r3, r6
 801ae82:	db0b      	blt.n	801ae9c <__lshift+0x38>
 801ae84:	4638      	mov	r0, r7
 801ae86:	f7ff fddb 	bl	801aa40 <_Balloc>
 801ae8a:	4605      	mov	r5, r0
 801ae8c:	b948      	cbnz	r0, 801aea2 <__lshift+0x3e>
 801ae8e:	4602      	mov	r2, r0
 801ae90:	4b2a      	ldr	r3, [pc, #168]	; (801af3c <__lshift+0xd8>)
 801ae92:	482b      	ldr	r0, [pc, #172]	; (801af40 <__lshift+0xdc>)
 801ae94:	f240 11d9 	movw	r1, #473	; 0x1d9
 801ae98:	f7fe fe0c 	bl	8019ab4 <__assert_func>
 801ae9c:	3101      	adds	r1, #1
 801ae9e:	005b      	lsls	r3, r3, #1
 801aea0:	e7ee      	b.n	801ae80 <__lshift+0x1c>
 801aea2:	2300      	movs	r3, #0
 801aea4:	f100 0114 	add.w	r1, r0, #20
 801aea8:	f100 0210 	add.w	r2, r0, #16
 801aeac:	4618      	mov	r0, r3
 801aeae:	4553      	cmp	r3, sl
 801aeb0:	db37      	blt.n	801af22 <__lshift+0xbe>
 801aeb2:	6920      	ldr	r0, [r4, #16]
 801aeb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801aeb8:	f104 0314 	add.w	r3, r4, #20
 801aebc:	f019 091f 	ands.w	r9, r9, #31
 801aec0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801aec4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801aec8:	d02f      	beq.n	801af2a <__lshift+0xc6>
 801aeca:	f1c9 0e20 	rsb	lr, r9, #32
 801aece:	468a      	mov	sl, r1
 801aed0:	f04f 0c00 	mov.w	ip, #0
 801aed4:	681a      	ldr	r2, [r3, #0]
 801aed6:	fa02 f209 	lsl.w	r2, r2, r9
 801aeda:	ea42 020c 	orr.w	r2, r2, ip
 801aede:	f84a 2b04 	str.w	r2, [sl], #4
 801aee2:	f853 2b04 	ldr.w	r2, [r3], #4
 801aee6:	4298      	cmp	r0, r3
 801aee8:	fa22 fc0e 	lsr.w	ip, r2, lr
 801aeec:	d8f2      	bhi.n	801aed4 <__lshift+0x70>
 801aeee:	1b03      	subs	r3, r0, r4
 801aef0:	3b15      	subs	r3, #21
 801aef2:	f023 0303 	bic.w	r3, r3, #3
 801aef6:	3304      	adds	r3, #4
 801aef8:	f104 0215 	add.w	r2, r4, #21
 801aefc:	4290      	cmp	r0, r2
 801aefe:	bf38      	it	cc
 801af00:	2304      	movcc	r3, #4
 801af02:	f841 c003 	str.w	ip, [r1, r3]
 801af06:	f1bc 0f00 	cmp.w	ip, #0
 801af0a:	d001      	beq.n	801af10 <__lshift+0xac>
 801af0c:	f108 0602 	add.w	r6, r8, #2
 801af10:	3e01      	subs	r6, #1
 801af12:	4638      	mov	r0, r7
 801af14:	612e      	str	r6, [r5, #16]
 801af16:	4621      	mov	r1, r4
 801af18:	f7ff fdd2 	bl	801aac0 <_Bfree>
 801af1c:	4628      	mov	r0, r5
 801af1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801af22:	f842 0f04 	str.w	r0, [r2, #4]!
 801af26:	3301      	adds	r3, #1
 801af28:	e7c1      	b.n	801aeae <__lshift+0x4a>
 801af2a:	3904      	subs	r1, #4
 801af2c:	f853 2b04 	ldr.w	r2, [r3], #4
 801af30:	f841 2f04 	str.w	r2, [r1, #4]!
 801af34:	4298      	cmp	r0, r3
 801af36:	d8f9      	bhi.n	801af2c <__lshift+0xc8>
 801af38:	e7ea      	b.n	801af10 <__lshift+0xac>
 801af3a:	bf00      	nop
 801af3c:	0801c534 	.word	0x0801c534
 801af40:	0801c5b2 	.word	0x0801c5b2

0801af44 <__mcmp>:
 801af44:	b530      	push	{r4, r5, lr}
 801af46:	6902      	ldr	r2, [r0, #16]
 801af48:	690c      	ldr	r4, [r1, #16]
 801af4a:	1b12      	subs	r2, r2, r4
 801af4c:	d10e      	bne.n	801af6c <__mcmp+0x28>
 801af4e:	f100 0314 	add.w	r3, r0, #20
 801af52:	3114      	adds	r1, #20
 801af54:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801af58:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801af5c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801af60:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801af64:	42a5      	cmp	r5, r4
 801af66:	d003      	beq.n	801af70 <__mcmp+0x2c>
 801af68:	d305      	bcc.n	801af76 <__mcmp+0x32>
 801af6a:	2201      	movs	r2, #1
 801af6c:	4610      	mov	r0, r2
 801af6e:	bd30      	pop	{r4, r5, pc}
 801af70:	4283      	cmp	r3, r0
 801af72:	d3f3      	bcc.n	801af5c <__mcmp+0x18>
 801af74:	e7fa      	b.n	801af6c <__mcmp+0x28>
 801af76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801af7a:	e7f7      	b.n	801af6c <__mcmp+0x28>

0801af7c <__mdiff>:
 801af7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af80:	460c      	mov	r4, r1
 801af82:	4606      	mov	r6, r0
 801af84:	4611      	mov	r1, r2
 801af86:	4620      	mov	r0, r4
 801af88:	4690      	mov	r8, r2
 801af8a:	f7ff ffdb 	bl	801af44 <__mcmp>
 801af8e:	1e05      	subs	r5, r0, #0
 801af90:	d110      	bne.n	801afb4 <__mdiff+0x38>
 801af92:	4629      	mov	r1, r5
 801af94:	4630      	mov	r0, r6
 801af96:	f7ff fd53 	bl	801aa40 <_Balloc>
 801af9a:	b930      	cbnz	r0, 801afaa <__mdiff+0x2e>
 801af9c:	4b3a      	ldr	r3, [pc, #232]	; (801b088 <__mdiff+0x10c>)
 801af9e:	4602      	mov	r2, r0
 801afa0:	f240 2132 	movw	r1, #562	; 0x232
 801afa4:	4839      	ldr	r0, [pc, #228]	; (801b08c <__mdiff+0x110>)
 801afa6:	f7fe fd85 	bl	8019ab4 <__assert_func>
 801afaa:	2301      	movs	r3, #1
 801afac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801afb0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801afb4:	bfa4      	itt	ge
 801afb6:	4643      	movge	r3, r8
 801afb8:	46a0      	movge	r8, r4
 801afba:	4630      	mov	r0, r6
 801afbc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801afc0:	bfa6      	itte	ge
 801afc2:	461c      	movge	r4, r3
 801afc4:	2500      	movge	r5, #0
 801afc6:	2501      	movlt	r5, #1
 801afc8:	f7ff fd3a 	bl	801aa40 <_Balloc>
 801afcc:	b920      	cbnz	r0, 801afd8 <__mdiff+0x5c>
 801afce:	4b2e      	ldr	r3, [pc, #184]	; (801b088 <__mdiff+0x10c>)
 801afd0:	4602      	mov	r2, r0
 801afd2:	f44f 7110 	mov.w	r1, #576	; 0x240
 801afd6:	e7e5      	b.n	801afa4 <__mdiff+0x28>
 801afd8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801afdc:	6926      	ldr	r6, [r4, #16]
 801afde:	60c5      	str	r5, [r0, #12]
 801afe0:	f104 0914 	add.w	r9, r4, #20
 801afe4:	f108 0514 	add.w	r5, r8, #20
 801afe8:	f100 0e14 	add.w	lr, r0, #20
 801afec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801aff0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801aff4:	f108 0210 	add.w	r2, r8, #16
 801aff8:	46f2      	mov	sl, lr
 801affa:	2100      	movs	r1, #0
 801affc:	f859 3b04 	ldr.w	r3, [r9], #4
 801b000:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801b004:	fa1f f883 	uxth.w	r8, r3
 801b008:	fa11 f18b 	uxtah	r1, r1, fp
 801b00c:	0c1b      	lsrs	r3, r3, #16
 801b00e:	eba1 0808 	sub.w	r8, r1, r8
 801b012:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801b016:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801b01a:	fa1f f888 	uxth.w	r8, r8
 801b01e:	1419      	asrs	r1, r3, #16
 801b020:	454e      	cmp	r6, r9
 801b022:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801b026:	f84a 3b04 	str.w	r3, [sl], #4
 801b02a:	d8e7      	bhi.n	801affc <__mdiff+0x80>
 801b02c:	1b33      	subs	r3, r6, r4
 801b02e:	3b15      	subs	r3, #21
 801b030:	f023 0303 	bic.w	r3, r3, #3
 801b034:	3304      	adds	r3, #4
 801b036:	3415      	adds	r4, #21
 801b038:	42a6      	cmp	r6, r4
 801b03a:	bf38      	it	cc
 801b03c:	2304      	movcc	r3, #4
 801b03e:	441d      	add	r5, r3
 801b040:	4473      	add	r3, lr
 801b042:	469e      	mov	lr, r3
 801b044:	462e      	mov	r6, r5
 801b046:	4566      	cmp	r6, ip
 801b048:	d30e      	bcc.n	801b068 <__mdiff+0xec>
 801b04a:	f10c 0203 	add.w	r2, ip, #3
 801b04e:	1b52      	subs	r2, r2, r5
 801b050:	f022 0203 	bic.w	r2, r2, #3
 801b054:	3d03      	subs	r5, #3
 801b056:	45ac      	cmp	ip, r5
 801b058:	bf38      	it	cc
 801b05a:	2200      	movcc	r2, #0
 801b05c:	441a      	add	r2, r3
 801b05e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801b062:	b17b      	cbz	r3, 801b084 <__mdiff+0x108>
 801b064:	6107      	str	r7, [r0, #16]
 801b066:	e7a3      	b.n	801afb0 <__mdiff+0x34>
 801b068:	f856 8b04 	ldr.w	r8, [r6], #4
 801b06c:	fa11 f288 	uxtah	r2, r1, r8
 801b070:	1414      	asrs	r4, r2, #16
 801b072:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801b076:	b292      	uxth	r2, r2
 801b078:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801b07c:	f84e 2b04 	str.w	r2, [lr], #4
 801b080:	1421      	asrs	r1, r4, #16
 801b082:	e7e0      	b.n	801b046 <__mdiff+0xca>
 801b084:	3f01      	subs	r7, #1
 801b086:	e7ea      	b.n	801b05e <__mdiff+0xe2>
 801b088:	0801c534 	.word	0x0801c534
 801b08c:	0801c5b2 	.word	0x0801c5b2

0801b090 <__d2b>:
 801b090:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b094:	4689      	mov	r9, r1
 801b096:	2101      	movs	r1, #1
 801b098:	ec57 6b10 	vmov	r6, r7, d0
 801b09c:	4690      	mov	r8, r2
 801b09e:	f7ff fccf 	bl	801aa40 <_Balloc>
 801b0a2:	4604      	mov	r4, r0
 801b0a4:	b930      	cbnz	r0, 801b0b4 <__d2b+0x24>
 801b0a6:	4602      	mov	r2, r0
 801b0a8:	4b25      	ldr	r3, [pc, #148]	; (801b140 <__d2b+0xb0>)
 801b0aa:	4826      	ldr	r0, [pc, #152]	; (801b144 <__d2b+0xb4>)
 801b0ac:	f240 310a 	movw	r1, #778	; 0x30a
 801b0b0:	f7fe fd00 	bl	8019ab4 <__assert_func>
 801b0b4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801b0b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801b0bc:	bb35      	cbnz	r5, 801b10c <__d2b+0x7c>
 801b0be:	2e00      	cmp	r6, #0
 801b0c0:	9301      	str	r3, [sp, #4]
 801b0c2:	d028      	beq.n	801b116 <__d2b+0x86>
 801b0c4:	4668      	mov	r0, sp
 801b0c6:	9600      	str	r6, [sp, #0]
 801b0c8:	f7ff fd82 	bl	801abd0 <__lo0bits>
 801b0cc:	9900      	ldr	r1, [sp, #0]
 801b0ce:	b300      	cbz	r0, 801b112 <__d2b+0x82>
 801b0d0:	9a01      	ldr	r2, [sp, #4]
 801b0d2:	f1c0 0320 	rsb	r3, r0, #32
 801b0d6:	fa02 f303 	lsl.w	r3, r2, r3
 801b0da:	430b      	orrs	r3, r1
 801b0dc:	40c2      	lsrs	r2, r0
 801b0de:	6163      	str	r3, [r4, #20]
 801b0e0:	9201      	str	r2, [sp, #4]
 801b0e2:	9b01      	ldr	r3, [sp, #4]
 801b0e4:	61a3      	str	r3, [r4, #24]
 801b0e6:	2b00      	cmp	r3, #0
 801b0e8:	bf14      	ite	ne
 801b0ea:	2202      	movne	r2, #2
 801b0ec:	2201      	moveq	r2, #1
 801b0ee:	6122      	str	r2, [r4, #16]
 801b0f0:	b1d5      	cbz	r5, 801b128 <__d2b+0x98>
 801b0f2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801b0f6:	4405      	add	r5, r0
 801b0f8:	f8c9 5000 	str.w	r5, [r9]
 801b0fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801b100:	f8c8 0000 	str.w	r0, [r8]
 801b104:	4620      	mov	r0, r4
 801b106:	b003      	add	sp, #12
 801b108:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b10c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801b110:	e7d5      	b.n	801b0be <__d2b+0x2e>
 801b112:	6161      	str	r1, [r4, #20]
 801b114:	e7e5      	b.n	801b0e2 <__d2b+0x52>
 801b116:	a801      	add	r0, sp, #4
 801b118:	f7ff fd5a 	bl	801abd0 <__lo0bits>
 801b11c:	9b01      	ldr	r3, [sp, #4]
 801b11e:	6163      	str	r3, [r4, #20]
 801b120:	2201      	movs	r2, #1
 801b122:	6122      	str	r2, [r4, #16]
 801b124:	3020      	adds	r0, #32
 801b126:	e7e3      	b.n	801b0f0 <__d2b+0x60>
 801b128:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b12c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801b130:	f8c9 0000 	str.w	r0, [r9]
 801b134:	6918      	ldr	r0, [r3, #16]
 801b136:	f7ff fd2b 	bl	801ab90 <__hi0bits>
 801b13a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b13e:	e7df      	b.n	801b100 <__d2b+0x70>
 801b140:	0801c534 	.word	0x0801c534
 801b144:	0801c5b2 	.word	0x0801c5b2

0801b148 <_calloc_r>:
 801b148:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b14a:	fba1 2402 	umull	r2, r4, r1, r2
 801b14e:	b94c      	cbnz	r4, 801b164 <_calloc_r+0x1c>
 801b150:	4611      	mov	r1, r2
 801b152:	9201      	str	r2, [sp, #4]
 801b154:	f7fd ff88 	bl	8019068 <_malloc_r>
 801b158:	9a01      	ldr	r2, [sp, #4]
 801b15a:	4605      	mov	r5, r0
 801b15c:	b930      	cbnz	r0, 801b16c <_calloc_r+0x24>
 801b15e:	4628      	mov	r0, r5
 801b160:	b003      	add	sp, #12
 801b162:	bd30      	pop	{r4, r5, pc}
 801b164:	220c      	movs	r2, #12
 801b166:	6002      	str	r2, [r0, #0]
 801b168:	2500      	movs	r5, #0
 801b16a:	e7f8      	b.n	801b15e <_calloc_r+0x16>
 801b16c:	4621      	mov	r1, r4
 801b16e:	f7fd ff07 	bl	8018f80 <memset>
 801b172:	e7f4      	b.n	801b15e <_calloc_r+0x16>

0801b174 <__ssputs_r>:
 801b174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b178:	688e      	ldr	r6, [r1, #8]
 801b17a:	429e      	cmp	r6, r3
 801b17c:	4682      	mov	sl, r0
 801b17e:	460c      	mov	r4, r1
 801b180:	4690      	mov	r8, r2
 801b182:	461f      	mov	r7, r3
 801b184:	d838      	bhi.n	801b1f8 <__ssputs_r+0x84>
 801b186:	898a      	ldrh	r2, [r1, #12]
 801b188:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801b18c:	d032      	beq.n	801b1f4 <__ssputs_r+0x80>
 801b18e:	6825      	ldr	r5, [r4, #0]
 801b190:	6909      	ldr	r1, [r1, #16]
 801b192:	eba5 0901 	sub.w	r9, r5, r1
 801b196:	6965      	ldr	r5, [r4, #20]
 801b198:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b19c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b1a0:	3301      	adds	r3, #1
 801b1a2:	444b      	add	r3, r9
 801b1a4:	106d      	asrs	r5, r5, #1
 801b1a6:	429d      	cmp	r5, r3
 801b1a8:	bf38      	it	cc
 801b1aa:	461d      	movcc	r5, r3
 801b1ac:	0553      	lsls	r3, r2, #21
 801b1ae:	d531      	bpl.n	801b214 <__ssputs_r+0xa0>
 801b1b0:	4629      	mov	r1, r5
 801b1b2:	f7fd ff59 	bl	8019068 <_malloc_r>
 801b1b6:	4606      	mov	r6, r0
 801b1b8:	b950      	cbnz	r0, 801b1d0 <__ssputs_r+0x5c>
 801b1ba:	230c      	movs	r3, #12
 801b1bc:	f8ca 3000 	str.w	r3, [sl]
 801b1c0:	89a3      	ldrh	r3, [r4, #12]
 801b1c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b1c6:	81a3      	strh	r3, [r4, #12]
 801b1c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b1cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b1d0:	6921      	ldr	r1, [r4, #16]
 801b1d2:	464a      	mov	r2, r9
 801b1d4:	f7fd fec6 	bl	8018f64 <memcpy>
 801b1d8:	89a3      	ldrh	r3, [r4, #12]
 801b1da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801b1de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b1e2:	81a3      	strh	r3, [r4, #12]
 801b1e4:	6126      	str	r6, [r4, #16]
 801b1e6:	6165      	str	r5, [r4, #20]
 801b1e8:	444e      	add	r6, r9
 801b1ea:	eba5 0509 	sub.w	r5, r5, r9
 801b1ee:	6026      	str	r6, [r4, #0]
 801b1f0:	60a5      	str	r5, [r4, #8]
 801b1f2:	463e      	mov	r6, r7
 801b1f4:	42be      	cmp	r6, r7
 801b1f6:	d900      	bls.n	801b1fa <__ssputs_r+0x86>
 801b1f8:	463e      	mov	r6, r7
 801b1fa:	6820      	ldr	r0, [r4, #0]
 801b1fc:	4632      	mov	r2, r6
 801b1fe:	4641      	mov	r1, r8
 801b200:	f000 fce4 	bl	801bbcc <memmove>
 801b204:	68a3      	ldr	r3, [r4, #8]
 801b206:	1b9b      	subs	r3, r3, r6
 801b208:	60a3      	str	r3, [r4, #8]
 801b20a:	6823      	ldr	r3, [r4, #0]
 801b20c:	4433      	add	r3, r6
 801b20e:	6023      	str	r3, [r4, #0]
 801b210:	2000      	movs	r0, #0
 801b212:	e7db      	b.n	801b1cc <__ssputs_r+0x58>
 801b214:	462a      	mov	r2, r5
 801b216:	f000 fcf3 	bl	801bc00 <_realloc_r>
 801b21a:	4606      	mov	r6, r0
 801b21c:	2800      	cmp	r0, #0
 801b21e:	d1e1      	bne.n	801b1e4 <__ssputs_r+0x70>
 801b220:	6921      	ldr	r1, [r4, #16]
 801b222:	4650      	mov	r0, sl
 801b224:	f7fd feb4 	bl	8018f90 <_free_r>
 801b228:	e7c7      	b.n	801b1ba <__ssputs_r+0x46>
	...

0801b22c <_svfiprintf_r>:
 801b22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b230:	4698      	mov	r8, r3
 801b232:	898b      	ldrh	r3, [r1, #12]
 801b234:	061b      	lsls	r3, r3, #24
 801b236:	b09d      	sub	sp, #116	; 0x74
 801b238:	4607      	mov	r7, r0
 801b23a:	460d      	mov	r5, r1
 801b23c:	4614      	mov	r4, r2
 801b23e:	d50e      	bpl.n	801b25e <_svfiprintf_r+0x32>
 801b240:	690b      	ldr	r3, [r1, #16]
 801b242:	b963      	cbnz	r3, 801b25e <_svfiprintf_r+0x32>
 801b244:	2140      	movs	r1, #64	; 0x40
 801b246:	f7fd ff0f 	bl	8019068 <_malloc_r>
 801b24a:	6028      	str	r0, [r5, #0]
 801b24c:	6128      	str	r0, [r5, #16]
 801b24e:	b920      	cbnz	r0, 801b25a <_svfiprintf_r+0x2e>
 801b250:	230c      	movs	r3, #12
 801b252:	603b      	str	r3, [r7, #0]
 801b254:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b258:	e0d1      	b.n	801b3fe <_svfiprintf_r+0x1d2>
 801b25a:	2340      	movs	r3, #64	; 0x40
 801b25c:	616b      	str	r3, [r5, #20]
 801b25e:	2300      	movs	r3, #0
 801b260:	9309      	str	r3, [sp, #36]	; 0x24
 801b262:	2320      	movs	r3, #32
 801b264:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b268:	f8cd 800c 	str.w	r8, [sp, #12]
 801b26c:	2330      	movs	r3, #48	; 0x30
 801b26e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801b418 <_svfiprintf_r+0x1ec>
 801b272:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b276:	f04f 0901 	mov.w	r9, #1
 801b27a:	4623      	mov	r3, r4
 801b27c:	469a      	mov	sl, r3
 801b27e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b282:	b10a      	cbz	r2, 801b288 <_svfiprintf_r+0x5c>
 801b284:	2a25      	cmp	r2, #37	; 0x25
 801b286:	d1f9      	bne.n	801b27c <_svfiprintf_r+0x50>
 801b288:	ebba 0b04 	subs.w	fp, sl, r4
 801b28c:	d00b      	beq.n	801b2a6 <_svfiprintf_r+0x7a>
 801b28e:	465b      	mov	r3, fp
 801b290:	4622      	mov	r2, r4
 801b292:	4629      	mov	r1, r5
 801b294:	4638      	mov	r0, r7
 801b296:	f7ff ff6d 	bl	801b174 <__ssputs_r>
 801b29a:	3001      	adds	r0, #1
 801b29c:	f000 80aa 	beq.w	801b3f4 <_svfiprintf_r+0x1c8>
 801b2a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b2a2:	445a      	add	r2, fp
 801b2a4:	9209      	str	r2, [sp, #36]	; 0x24
 801b2a6:	f89a 3000 	ldrb.w	r3, [sl]
 801b2aa:	2b00      	cmp	r3, #0
 801b2ac:	f000 80a2 	beq.w	801b3f4 <_svfiprintf_r+0x1c8>
 801b2b0:	2300      	movs	r3, #0
 801b2b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801b2b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b2ba:	f10a 0a01 	add.w	sl, sl, #1
 801b2be:	9304      	str	r3, [sp, #16]
 801b2c0:	9307      	str	r3, [sp, #28]
 801b2c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b2c6:	931a      	str	r3, [sp, #104]	; 0x68
 801b2c8:	4654      	mov	r4, sl
 801b2ca:	2205      	movs	r2, #5
 801b2cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b2d0:	4851      	ldr	r0, [pc, #324]	; (801b418 <_svfiprintf_r+0x1ec>)
 801b2d2:	f7e4 ff9d 	bl	8000210 <memchr>
 801b2d6:	9a04      	ldr	r2, [sp, #16]
 801b2d8:	b9d8      	cbnz	r0, 801b312 <_svfiprintf_r+0xe6>
 801b2da:	06d0      	lsls	r0, r2, #27
 801b2dc:	bf44      	itt	mi
 801b2de:	2320      	movmi	r3, #32
 801b2e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b2e4:	0711      	lsls	r1, r2, #28
 801b2e6:	bf44      	itt	mi
 801b2e8:	232b      	movmi	r3, #43	; 0x2b
 801b2ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b2ee:	f89a 3000 	ldrb.w	r3, [sl]
 801b2f2:	2b2a      	cmp	r3, #42	; 0x2a
 801b2f4:	d015      	beq.n	801b322 <_svfiprintf_r+0xf6>
 801b2f6:	9a07      	ldr	r2, [sp, #28]
 801b2f8:	4654      	mov	r4, sl
 801b2fa:	2000      	movs	r0, #0
 801b2fc:	f04f 0c0a 	mov.w	ip, #10
 801b300:	4621      	mov	r1, r4
 801b302:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b306:	3b30      	subs	r3, #48	; 0x30
 801b308:	2b09      	cmp	r3, #9
 801b30a:	d94e      	bls.n	801b3aa <_svfiprintf_r+0x17e>
 801b30c:	b1b0      	cbz	r0, 801b33c <_svfiprintf_r+0x110>
 801b30e:	9207      	str	r2, [sp, #28]
 801b310:	e014      	b.n	801b33c <_svfiprintf_r+0x110>
 801b312:	eba0 0308 	sub.w	r3, r0, r8
 801b316:	fa09 f303 	lsl.w	r3, r9, r3
 801b31a:	4313      	orrs	r3, r2
 801b31c:	9304      	str	r3, [sp, #16]
 801b31e:	46a2      	mov	sl, r4
 801b320:	e7d2      	b.n	801b2c8 <_svfiprintf_r+0x9c>
 801b322:	9b03      	ldr	r3, [sp, #12]
 801b324:	1d19      	adds	r1, r3, #4
 801b326:	681b      	ldr	r3, [r3, #0]
 801b328:	9103      	str	r1, [sp, #12]
 801b32a:	2b00      	cmp	r3, #0
 801b32c:	bfbb      	ittet	lt
 801b32e:	425b      	neglt	r3, r3
 801b330:	f042 0202 	orrlt.w	r2, r2, #2
 801b334:	9307      	strge	r3, [sp, #28]
 801b336:	9307      	strlt	r3, [sp, #28]
 801b338:	bfb8      	it	lt
 801b33a:	9204      	strlt	r2, [sp, #16]
 801b33c:	7823      	ldrb	r3, [r4, #0]
 801b33e:	2b2e      	cmp	r3, #46	; 0x2e
 801b340:	d10c      	bne.n	801b35c <_svfiprintf_r+0x130>
 801b342:	7863      	ldrb	r3, [r4, #1]
 801b344:	2b2a      	cmp	r3, #42	; 0x2a
 801b346:	d135      	bne.n	801b3b4 <_svfiprintf_r+0x188>
 801b348:	9b03      	ldr	r3, [sp, #12]
 801b34a:	1d1a      	adds	r2, r3, #4
 801b34c:	681b      	ldr	r3, [r3, #0]
 801b34e:	9203      	str	r2, [sp, #12]
 801b350:	2b00      	cmp	r3, #0
 801b352:	bfb8      	it	lt
 801b354:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801b358:	3402      	adds	r4, #2
 801b35a:	9305      	str	r3, [sp, #20]
 801b35c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801b428 <_svfiprintf_r+0x1fc>
 801b360:	7821      	ldrb	r1, [r4, #0]
 801b362:	2203      	movs	r2, #3
 801b364:	4650      	mov	r0, sl
 801b366:	f7e4 ff53 	bl	8000210 <memchr>
 801b36a:	b140      	cbz	r0, 801b37e <_svfiprintf_r+0x152>
 801b36c:	2340      	movs	r3, #64	; 0x40
 801b36e:	eba0 000a 	sub.w	r0, r0, sl
 801b372:	fa03 f000 	lsl.w	r0, r3, r0
 801b376:	9b04      	ldr	r3, [sp, #16]
 801b378:	4303      	orrs	r3, r0
 801b37a:	3401      	adds	r4, #1
 801b37c:	9304      	str	r3, [sp, #16]
 801b37e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b382:	4826      	ldr	r0, [pc, #152]	; (801b41c <_svfiprintf_r+0x1f0>)
 801b384:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b388:	2206      	movs	r2, #6
 801b38a:	f7e4 ff41 	bl	8000210 <memchr>
 801b38e:	2800      	cmp	r0, #0
 801b390:	d038      	beq.n	801b404 <_svfiprintf_r+0x1d8>
 801b392:	4b23      	ldr	r3, [pc, #140]	; (801b420 <_svfiprintf_r+0x1f4>)
 801b394:	bb1b      	cbnz	r3, 801b3de <_svfiprintf_r+0x1b2>
 801b396:	9b03      	ldr	r3, [sp, #12]
 801b398:	3307      	adds	r3, #7
 801b39a:	f023 0307 	bic.w	r3, r3, #7
 801b39e:	3308      	adds	r3, #8
 801b3a0:	9303      	str	r3, [sp, #12]
 801b3a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b3a4:	4433      	add	r3, r6
 801b3a6:	9309      	str	r3, [sp, #36]	; 0x24
 801b3a8:	e767      	b.n	801b27a <_svfiprintf_r+0x4e>
 801b3aa:	fb0c 3202 	mla	r2, ip, r2, r3
 801b3ae:	460c      	mov	r4, r1
 801b3b0:	2001      	movs	r0, #1
 801b3b2:	e7a5      	b.n	801b300 <_svfiprintf_r+0xd4>
 801b3b4:	2300      	movs	r3, #0
 801b3b6:	3401      	adds	r4, #1
 801b3b8:	9305      	str	r3, [sp, #20]
 801b3ba:	4619      	mov	r1, r3
 801b3bc:	f04f 0c0a 	mov.w	ip, #10
 801b3c0:	4620      	mov	r0, r4
 801b3c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b3c6:	3a30      	subs	r2, #48	; 0x30
 801b3c8:	2a09      	cmp	r2, #9
 801b3ca:	d903      	bls.n	801b3d4 <_svfiprintf_r+0x1a8>
 801b3cc:	2b00      	cmp	r3, #0
 801b3ce:	d0c5      	beq.n	801b35c <_svfiprintf_r+0x130>
 801b3d0:	9105      	str	r1, [sp, #20]
 801b3d2:	e7c3      	b.n	801b35c <_svfiprintf_r+0x130>
 801b3d4:	fb0c 2101 	mla	r1, ip, r1, r2
 801b3d8:	4604      	mov	r4, r0
 801b3da:	2301      	movs	r3, #1
 801b3dc:	e7f0      	b.n	801b3c0 <_svfiprintf_r+0x194>
 801b3de:	ab03      	add	r3, sp, #12
 801b3e0:	9300      	str	r3, [sp, #0]
 801b3e2:	462a      	mov	r2, r5
 801b3e4:	4b0f      	ldr	r3, [pc, #60]	; (801b424 <_svfiprintf_r+0x1f8>)
 801b3e6:	a904      	add	r1, sp, #16
 801b3e8:	4638      	mov	r0, r7
 801b3ea:	f7fd ff51 	bl	8019290 <_printf_float>
 801b3ee:	1c42      	adds	r2, r0, #1
 801b3f0:	4606      	mov	r6, r0
 801b3f2:	d1d6      	bne.n	801b3a2 <_svfiprintf_r+0x176>
 801b3f4:	89ab      	ldrh	r3, [r5, #12]
 801b3f6:	065b      	lsls	r3, r3, #25
 801b3f8:	f53f af2c 	bmi.w	801b254 <_svfiprintf_r+0x28>
 801b3fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b3fe:	b01d      	add	sp, #116	; 0x74
 801b400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b404:	ab03      	add	r3, sp, #12
 801b406:	9300      	str	r3, [sp, #0]
 801b408:	462a      	mov	r2, r5
 801b40a:	4b06      	ldr	r3, [pc, #24]	; (801b424 <_svfiprintf_r+0x1f8>)
 801b40c:	a904      	add	r1, sp, #16
 801b40e:	4638      	mov	r0, r7
 801b410:	f7fe f9e2 	bl	80197d8 <_printf_i>
 801b414:	e7eb      	b.n	801b3ee <_svfiprintf_r+0x1c2>
 801b416:	bf00      	nop
 801b418:	0801c70c 	.word	0x0801c70c
 801b41c:	0801c716 	.word	0x0801c716
 801b420:	08019291 	.word	0x08019291
 801b424:	0801b175 	.word	0x0801b175
 801b428:	0801c712 	.word	0x0801c712

0801b42c <__sfputc_r>:
 801b42c:	6893      	ldr	r3, [r2, #8]
 801b42e:	3b01      	subs	r3, #1
 801b430:	2b00      	cmp	r3, #0
 801b432:	b410      	push	{r4}
 801b434:	6093      	str	r3, [r2, #8]
 801b436:	da08      	bge.n	801b44a <__sfputc_r+0x1e>
 801b438:	6994      	ldr	r4, [r2, #24]
 801b43a:	42a3      	cmp	r3, r4
 801b43c:	db01      	blt.n	801b442 <__sfputc_r+0x16>
 801b43e:	290a      	cmp	r1, #10
 801b440:	d103      	bne.n	801b44a <__sfputc_r+0x1e>
 801b442:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b446:	f000 b98f 	b.w	801b768 <__swbuf_r>
 801b44a:	6813      	ldr	r3, [r2, #0]
 801b44c:	1c58      	adds	r0, r3, #1
 801b44e:	6010      	str	r0, [r2, #0]
 801b450:	7019      	strb	r1, [r3, #0]
 801b452:	4608      	mov	r0, r1
 801b454:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b458:	4770      	bx	lr

0801b45a <__sfputs_r>:
 801b45a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b45c:	4606      	mov	r6, r0
 801b45e:	460f      	mov	r7, r1
 801b460:	4614      	mov	r4, r2
 801b462:	18d5      	adds	r5, r2, r3
 801b464:	42ac      	cmp	r4, r5
 801b466:	d101      	bne.n	801b46c <__sfputs_r+0x12>
 801b468:	2000      	movs	r0, #0
 801b46a:	e007      	b.n	801b47c <__sfputs_r+0x22>
 801b46c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b470:	463a      	mov	r2, r7
 801b472:	4630      	mov	r0, r6
 801b474:	f7ff ffda 	bl	801b42c <__sfputc_r>
 801b478:	1c43      	adds	r3, r0, #1
 801b47a:	d1f3      	bne.n	801b464 <__sfputs_r+0xa>
 801b47c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b480 <_vfiprintf_r>:
 801b480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b484:	460d      	mov	r5, r1
 801b486:	b09d      	sub	sp, #116	; 0x74
 801b488:	4614      	mov	r4, r2
 801b48a:	4698      	mov	r8, r3
 801b48c:	4606      	mov	r6, r0
 801b48e:	b118      	cbz	r0, 801b498 <_vfiprintf_r+0x18>
 801b490:	6983      	ldr	r3, [r0, #24]
 801b492:	b90b      	cbnz	r3, 801b498 <_vfiprintf_r+0x18>
 801b494:	f7ff f9fe 	bl	801a894 <__sinit>
 801b498:	4b89      	ldr	r3, [pc, #548]	; (801b6c0 <_vfiprintf_r+0x240>)
 801b49a:	429d      	cmp	r5, r3
 801b49c:	d11b      	bne.n	801b4d6 <_vfiprintf_r+0x56>
 801b49e:	6875      	ldr	r5, [r6, #4]
 801b4a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b4a2:	07d9      	lsls	r1, r3, #31
 801b4a4:	d405      	bmi.n	801b4b2 <_vfiprintf_r+0x32>
 801b4a6:	89ab      	ldrh	r3, [r5, #12]
 801b4a8:	059a      	lsls	r2, r3, #22
 801b4aa:	d402      	bmi.n	801b4b2 <_vfiprintf_r+0x32>
 801b4ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b4ae:	f7ff faa6 	bl	801a9fe <__retarget_lock_acquire_recursive>
 801b4b2:	89ab      	ldrh	r3, [r5, #12]
 801b4b4:	071b      	lsls	r3, r3, #28
 801b4b6:	d501      	bpl.n	801b4bc <_vfiprintf_r+0x3c>
 801b4b8:	692b      	ldr	r3, [r5, #16]
 801b4ba:	b9eb      	cbnz	r3, 801b4f8 <_vfiprintf_r+0x78>
 801b4bc:	4629      	mov	r1, r5
 801b4be:	4630      	mov	r0, r6
 801b4c0:	f000 f9c4 	bl	801b84c <__swsetup_r>
 801b4c4:	b1c0      	cbz	r0, 801b4f8 <_vfiprintf_r+0x78>
 801b4c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b4c8:	07dc      	lsls	r4, r3, #31
 801b4ca:	d50e      	bpl.n	801b4ea <_vfiprintf_r+0x6a>
 801b4cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b4d0:	b01d      	add	sp, #116	; 0x74
 801b4d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b4d6:	4b7b      	ldr	r3, [pc, #492]	; (801b6c4 <_vfiprintf_r+0x244>)
 801b4d8:	429d      	cmp	r5, r3
 801b4da:	d101      	bne.n	801b4e0 <_vfiprintf_r+0x60>
 801b4dc:	68b5      	ldr	r5, [r6, #8]
 801b4de:	e7df      	b.n	801b4a0 <_vfiprintf_r+0x20>
 801b4e0:	4b79      	ldr	r3, [pc, #484]	; (801b6c8 <_vfiprintf_r+0x248>)
 801b4e2:	429d      	cmp	r5, r3
 801b4e4:	bf08      	it	eq
 801b4e6:	68f5      	ldreq	r5, [r6, #12]
 801b4e8:	e7da      	b.n	801b4a0 <_vfiprintf_r+0x20>
 801b4ea:	89ab      	ldrh	r3, [r5, #12]
 801b4ec:	0598      	lsls	r0, r3, #22
 801b4ee:	d4ed      	bmi.n	801b4cc <_vfiprintf_r+0x4c>
 801b4f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b4f2:	f7ff fa85 	bl	801aa00 <__retarget_lock_release_recursive>
 801b4f6:	e7e9      	b.n	801b4cc <_vfiprintf_r+0x4c>
 801b4f8:	2300      	movs	r3, #0
 801b4fa:	9309      	str	r3, [sp, #36]	; 0x24
 801b4fc:	2320      	movs	r3, #32
 801b4fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b502:	f8cd 800c 	str.w	r8, [sp, #12]
 801b506:	2330      	movs	r3, #48	; 0x30
 801b508:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801b6cc <_vfiprintf_r+0x24c>
 801b50c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b510:	f04f 0901 	mov.w	r9, #1
 801b514:	4623      	mov	r3, r4
 801b516:	469a      	mov	sl, r3
 801b518:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b51c:	b10a      	cbz	r2, 801b522 <_vfiprintf_r+0xa2>
 801b51e:	2a25      	cmp	r2, #37	; 0x25
 801b520:	d1f9      	bne.n	801b516 <_vfiprintf_r+0x96>
 801b522:	ebba 0b04 	subs.w	fp, sl, r4
 801b526:	d00b      	beq.n	801b540 <_vfiprintf_r+0xc0>
 801b528:	465b      	mov	r3, fp
 801b52a:	4622      	mov	r2, r4
 801b52c:	4629      	mov	r1, r5
 801b52e:	4630      	mov	r0, r6
 801b530:	f7ff ff93 	bl	801b45a <__sfputs_r>
 801b534:	3001      	adds	r0, #1
 801b536:	f000 80aa 	beq.w	801b68e <_vfiprintf_r+0x20e>
 801b53a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b53c:	445a      	add	r2, fp
 801b53e:	9209      	str	r2, [sp, #36]	; 0x24
 801b540:	f89a 3000 	ldrb.w	r3, [sl]
 801b544:	2b00      	cmp	r3, #0
 801b546:	f000 80a2 	beq.w	801b68e <_vfiprintf_r+0x20e>
 801b54a:	2300      	movs	r3, #0
 801b54c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801b550:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b554:	f10a 0a01 	add.w	sl, sl, #1
 801b558:	9304      	str	r3, [sp, #16]
 801b55a:	9307      	str	r3, [sp, #28]
 801b55c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b560:	931a      	str	r3, [sp, #104]	; 0x68
 801b562:	4654      	mov	r4, sl
 801b564:	2205      	movs	r2, #5
 801b566:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b56a:	4858      	ldr	r0, [pc, #352]	; (801b6cc <_vfiprintf_r+0x24c>)
 801b56c:	f7e4 fe50 	bl	8000210 <memchr>
 801b570:	9a04      	ldr	r2, [sp, #16]
 801b572:	b9d8      	cbnz	r0, 801b5ac <_vfiprintf_r+0x12c>
 801b574:	06d1      	lsls	r1, r2, #27
 801b576:	bf44      	itt	mi
 801b578:	2320      	movmi	r3, #32
 801b57a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b57e:	0713      	lsls	r3, r2, #28
 801b580:	bf44      	itt	mi
 801b582:	232b      	movmi	r3, #43	; 0x2b
 801b584:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b588:	f89a 3000 	ldrb.w	r3, [sl]
 801b58c:	2b2a      	cmp	r3, #42	; 0x2a
 801b58e:	d015      	beq.n	801b5bc <_vfiprintf_r+0x13c>
 801b590:	9a07      	ldr	r2, [sp, #28]
 801b592:	4654      	mov	r4, sl
 801b594:	2000      	movs	r0, #0
 801b596:	f04f 0c0a 	mov.w	ip, #10
 801b59a:	4621      	mov	r1, r4
 801b59c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b5a0:	3b30      	subs	r3, #48	; 0x30
 801b5a2:	2b09      	cmp	r3, #9
 801b5a4:	d94e      	bls.n	801b644 <_vfiprintf_r+0x1c4>
 801b5a6:	b1b0      	cbz	r0, 801b5d6 <_vfiprintf_r+0x156>
 801b5a8:	9207      	str	r2, [sp, #28]
 801b5aa:	e014      	b.n	801b5d6 <_vfiprintf_r+0x156>
 801b5ac:	eba0 0308 	sub.w	r3, r0, r8
 801b5b0:	fa09 f303 	lsl.w	r3, r9, r3
 801b5b4:	4313      	orrs	r3, r2
 801b5b6:	9304      	str	r3, [sp, #16]
 801b5b8:	46a2      	mov	sl, r4
 801b5ba:	e7d2      	b.n	801b562 <_vfiprintf_r+0xe2>
 801b5bc:	9b03      	ldr	r3, [sp, #12]
 801b5be:	1d19      	adds	r1, r3, #4
 801b5c0:	681b      	ldr	r3, [r3, #0]
 801b5c2:	9103      	str	r1, [sp, #12]
 801b5c4:	2b00      	cmp	r3, #0
 801b5c6:	bfbb      	ittet	lt
 801b5c8:	425b      	neglt	r3, r3
 801b5ca:	f042 0202 	orrlt.w	r2, r2, #2
 801b5ce:	9307      	strge	r3, [sp, #28]
 801b5d0:	9307      	strlt	r3, [sp, #28]
 801b5d2:	bfb8      	it	lt
 801b5d4:	9204      	strlt	r2, [sp, #16]
 801b5d6:	7823      	ldrb	r3, [r4, #0]
 801b5d8:	2b2e      	cmp	r3, #46	; 0x2e
 801b5da:	d10c      	bne.n	801b5f6 <_vfiprintf_r+0x176>
 801b5dc:	7863      	ldrb	r3, [r4, #1]
 801b5de:	2b2a      	cmp	r3, #42	; 0x2a
 801b5e0:	d135      	bne.n	801b64e <_vfiprintf_r+0x1ce>
 801b5e2:	9b03      	ldr	r3, [sp, #12]
 801b5e4:	1d1a      	adds	r2, r3, #4
 801b5e6:	681b      	ldr	r3, [r3, #0]
 801b5e8:	9203      	str	r2, [sp, #12]
 801b5ea:	2b00      	cmp	r3, #0
 801b5ec:	bfb8      	it	lt
 801b5ee:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801b5f2:	3402      	adds	r4, #2
 801b5f4:	9305      	str	r3, [sp, #20]
 801b5f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801b6dc <_vfiprintf_r+0x25c>
 801b5fa:	7821      	ldrb	r1, [r4, #0]
 801b5fc:	2203      	movs	r2, #3
 801b5fe:	4650      	mov	r0, sl
 801b600:	f7e4 fe06 	bl	8000210 <memchr>
 801b604:	b140      	cbz	r0, 801b618 <_vfiprintf_r+0x198>
 801b606:	2340      	movs	r3, #64	; 0x40
 801b608:	eba0 000a 	sub.w	r0, r0, sl
 801b60c:	fa03 f000 	lsl.w	r0, r3, r0
 801b610:	9b04      	ldr	r3, [sp, #16]
 801b612:	4303      	orrs	r3, r0
 801b614:	3401      	adds	r4, #1
 801b616:	9304      	str	r3, [sp, #16]
 801b618:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b61c:	482c      	ldr	r0, [pc, #176]	; (801b6d0 <_vfiprintf_r+0x250>)
 801b61e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b622:	2206      	movs	r2, #6
 801b624:	f7e4 fdf4 	bl	8000210 <memchr>
 801b628:	2800      	cmp	r0, #0
 801b62a:	d03f      	beq.n	801b6ac <_vfiprintf_r+0x22c>
 801b62c:	4b29      	ldr	r3, [pc, #164]	; (801b6d4 <_vfiprintf_r+0x254>)
 801b62e:	bb1b      	cbnz	r3, 801b678 <_vfiprintf_r+0x1f8>
 801b630:	9b03      	ldr	r3, [sp, #12]
 801b632:	3307      	adds	r3, #7
 801b634:	f023 0307 	bic.w	r3, r3, #7
 801b638:	3308      	adds	r3, #8
 801b63a:	9303      	str	r3, [sp, #12]
 801b63c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b63e:	443b      	add	r3, r7
 801b640:	9309      	str	r3, [sp, #36]	; 0x24
 801b642:	e767      	b.n	801b514 <_vfiprintf_r+0x94>
 801b644:	fb0c 3202 	mla	r2, ip, r2, r3
 801b648:	460c      	mov	r4, r1
 801b64a:	2001      	movs	r0, #1
 801b64c:	e7a5      	b.n	801b59a <_vfiprintf_r+0x11a>
 801b64e:	2300      	movs	r3, #0
 801b650:	3401      	adds	r4, #1
 801b652:	9305      	str	r3, [sp, #20]
 801b654:	4619      	mov	r1, r3
 801b656:	f04f 0c0a 	mov.w	ip, #10
 801b65a:	4620      	mov	r0, r4
 801b65c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b660:	3a30      	subs	r2, #48	; 0x30
 801b662:	2a09      	cmp	r2, #9
 801b664:	d903      	bls.n	801b66e <_vfiprintf_r+0x1ee>
 801b666:	2b00      	cmp	r3, #0
 801b668:	d0c5      	beq.n	801b5f6 <_vfiprintf_r+0x176>
 801b66a:	9105      	str	r1, [sp, #20]
 801b66c:	e7c3      	b.n	801b5f6 <_vfiprintf_r+0x176>
 801b66e:	fb0c 2101 	mla	r1, ip, r1, r2
 801b672:	4604      	mov	r4, r0
 801b674:	2301      	movs	r3, #1
 801b676:	e7f0      	b.n	801b65a <_vfiprintf_r+0x1da>
 801b678:	ab03      	add	r3, sp, #12
 801b67a:	9300      	str	r3, [sp, #0]
 801b67c:	462a      	mov	r2, r5
 801b67e:	4b16      	ldr	r3, [pc, #88]	; (801b6d8 <_vfiprintf_r+0x258>)
 801b680:	a904      	add	r1, sp, #16
 801b682:	4630      	mov	r0, r6
 801b684:	f7fd fe04 	bl	8019290 <_printf_float>
 801b688:	4607      	mov	r7, r0
 801b68a:	1c78      	adds	r0, r7, #1
 801b68c:	d1d6      	bne.n	801b63c <_vfiprintf_r+0x1bc>
 801b68e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b690:	07d9      	lsls	r1, r3, #31
 801b692:	d405      	bmi.n	801b6a0 <_vfiprintf_r+0x220>
 801b694:	89ab      	ldrh	r3, [r5, #12]
 801b696:	059a      	lsls	r2, r3, #22
 801b698:	d402      	bmi.n	801b6a0 <_vfiprintf_r+0x220>
 801b69a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b69c:	f7ff f9b0 	bl	801aa00 <__retarget_lock_release_recursive>
 801b6a0:	89ab      	ldrh	r3, [r5, #12]
 801b6a2:	065b      	lsls	r3, r3, #25
 801b6a4:	f53f af12 	bmi.w	801b4cc <_vfiprintf_r+0x4c>
 801b6a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b6aa:	e711      	b.n	801b4d0 <_vfiprintf_r+0x50>
 801b6ac:	ab03      	add	r3, sp, #12
 801b6ae:	9300      	str	r3, [sp, #0]
 801b6b0:	462a      	mov	r2, r5
 801b6b2:	4b09      	ldr	r3, [pc, #36]	; (801b6d8 <_vfiprintf_r+0x258>)
 801b6b4:	a904      	add	r1, sp, #16
 801b6b6:	4630      	mov	r0, r6
 801b6b8:	f7fe f88e 	bl	80197d8 <_printf_i>
 801b6bc:	e7e4      	b.n	801b688 <_vfiprintf_r+0x208>
 801b6be:	bf00      	nop
 801b6c0:	0801c568 	.word	0x0801c568
 801b6c4:	0801c588 	.word	0x0801c588
 801b6c8:	0801c548 	.word	0x0801c548
 801b6cc:	0801c70c 	.word	0x0801c70c
 801b6d0:	0801c716 	.word	0x0801c716
 801b6d4:	08019291 	.word	0x08019291
 801b6d8:	0801b45b 	.word	0x0801b45b
 801b6dc:	0801c712 	.word	0x0801c712

0801b6e0 <__sread>:
 801b6e0:	b510      	push	{r4, lr}
 801b6e2:	460c      	mov	r4, r1
 801b6e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b6e8:	f000 faba 	bl	801bc60 <_read_r>
 801b6ec:	2800      	cmp	r0, #0
 801b6ee:	bfab      	itete	ge
 801b6f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801b6f2:	89a3      	ldrhlt	r3, [r4, #12]
 801b6f4:	181b      	addge	r3, r3, r0
 801b6f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b6fa:	bfac      	ite	ge
 801b6fc:	6563      	strge	r3, [r4, #84]	; 0x54
 801b6fe:	81a3      	strhlt	r3, [r4, #12]
 801b700:	bd10      	pop	{r4, pc}

0801b702 <__swrite>:
 801b702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b706:	461f      	mov	r7, r3
 801b708:	898b      	ldrh	r3, [r1, #12]
 801b70a:	05db      	lsls	r3, r3, #23
 801b70c:	4605      	mov	r5, r0
 801b70e:	460c      	mov	r4, r1
 801b710:	4616      	mov	r6, r2
 801b712:	d505      	bpl.n	801b720 <__swrite+0x1e>
 801b714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b718:	2302      	movs	r3, #2
 801b71a:	2200      	movs	r2, #0
 801b71c:	f000 f9de 	bl	801badc <_lseek_r>
 801b720:	89a3      	ldrh	r3, [r4, #12]
 801b722:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b726:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801b72a:	81a3      	strh	r3, [r4, #12]
 801b72c:	4632      	mov	r2, r6
 801b72e:	463b      	mov	r3, r7
 801b730:	4628      	mov	r0, r5
 801b732:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b736:	f000 b877 	b.w	801b828 <_write_r>

0801b73a <__sseek>:
 801b73a:	b510      	push	{r4, lr}
 801b73c:	460c      	mov	r4, r1
 801b73e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b742:	f000 f9cb 	bl	801badc <_lseek_r>
 801b746:	1c43      	adds	r3, r0, #1
 801b748:	89a3      	ldrh	r3, [r4, #12]
 801b74a:	bf15      	itete	ne
 801b74c:	6560      	strne	r0, [r4, #84]	; 0x54
 801b74e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801b752:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801b756:	81a3      	strheq	r3, [r4, #12]
 801b758:	bf18      	it	ne
 801b75a:	81a3      	strhne	r3, [r4, #12]
 801b75c:	bd10      	pop	{r4, pc}

0801b75e <__sclose>:
 801b75e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b762:	f000 b8e9 	b.w	801b938 <_close_r>
	...

0801b768 <__swbuf_r>:
 801b768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b76a:	460e      	mov	r6, r1
 801b76c:	4614      	mov	r4, r2
 801b76e:	4605      	mov	r5, r0
 801b770:	b118      	cbz	r0, 801b77a <__swbuf_r+0x12>
 801b772:	6983      	ldr	r3, [r0, #24]
 801b774:	b90b      	cbnz	r3, 801b77a <__swbuf_r+0x12>
 801b776:	f7ff f88d 	bl	801a894 <__sinit>
 801b77a:	4b21      	ldr	r3, [pc, #132]	; (801b800 <__swbuf_r+0x98>)
 801b77c:	429c      	cmp	r4, r3
 801b77e:	d12b      	bne.n	801b7d8 <__swbuf_r+0x70>
 801b780:	686c      	ldr	r4, [r5, #4]
 801b782:	69a3      	ldr	r3, [r4, #24]
 801b784:	60a3      	str	r3, [r4, #8]
 801b786:	89a3      	ldrh	r3, [r4, #12]
 801b788:	071a      	lsls	r2, r3, #28
 801b78a:	d52f      	bpl.n	801b7ec <__swbuf_r+0x84>
 801b78c:	6923      	ldr	r3, [r4, #16]
 801b78e:	b36b      	cbz	r3, 801b7ec <__swbuf_r+0x84>
 801b790:	6923      	ldr	r3, [r4, #16]
 801b792:	6820      	ldr	r0, [r4, #0]
 801b794:	1ac0      	subs	r0, r0, r3
 801b796:	6963      	ldr	r3, [r4, #20]
 801b798:	b2f6      	uxtb	r6, r6
 801b79a:	4283      	cmp	r3, r0
 801b79c:	4637      	mov	r7, r6
 801b79e:	dc04      	bgt.n	801b7aa <__swbuf_r+0x42>
 801b7a0:	4621      	mov	r1, r4
 801b7a2:	4628      	mov	r0, r5
 801b7a4:	f000 f95e 	bl	801ba64 <_fflush_r>
 801b7a8:	bb30      	cbnz	r0, 801b7f8 <__swbuf_r+0x90>
 801b7aa:	68a3      	ldr	r3, [r4, #8]
 801b7ac:	3b01      	subs	r3, #1
 801b7ae:	60a3      	str	r3, [r4, #8]
 801b7b0:	6823      	ldr	r3, [r4, #0]
 801b7b2:	1c5a      	adds	r2, r3, #1
 801b7b4:	6022      	str	r2, [r4, #0]
 801b7b6:	701e      	strb	r6, [r3, #0]
 801b7b8:	6963      	ldr	r3, [r4, #20]
 801b7ba:	3001      	adds	r0, #1
 801b7bc:	4283      	cmp	r3, r0
 801b7be:	d004      	beq.n	801b7ca <__swbuf_r+0x62>
 801b7c0:	89a3      	ldrh	r3, [r4, #12]
 801b7c2:	07db      	lsls	r3, r3, #31
 801b7c4:	d506      	bpl.n	801b7d4 <__swbuf_r+0x6c>
 801b7c6:	2e0a      	cmp	r6, #10
 801b7c8:	d104      	bne.n	801b7d4 <__swbuf_r+0x6c>
 801b7ca:	4621      	mov	r1, r4
 801b7cc:	4628      	mov	r0, r5
 801b7ce:	f000 f949 	bl	801ba64 <_fflush_r>
 801b7d2:	b988      	cbnz	r0, 801b7f8 <__swbuf_r+0x90>
 801b7d4:	4638      	mov	r0, r7
 801b7d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b7d8:	4b0a      	ldr	r3, [pc, #40]	; (801b804 <__swbuf_r+0x9c>)
 801b7da:	429c      	cmp	r4, r3
 801b7dc:	d101      	bne.n	801b7e2 <__swbuf_r+0x7a>
 801b7de:	68ac      	ldr	r4, [r5, #8]
 801b7e0:	e7cf      	b.n	801b782 <__swbuf_r+0x1a>
 801b7e2:	4b09      	ldr	r3, [pc, #36]	; (801b808 <__swbuf_r+0xa0>)
 801b7e4:	429c      	cmp	r4, r3
 801b7e6:	bf08      	it	eq
 801b7e8:	68ec      	ldreq	r4, [r5, #12]
 801b7ea:	e7ca      	b.n	801b782 <__swbuf_r+0x1a>
 801b7ec:	4621      	mov	r1, r4
 801b7ee:	4628      	mov	r0, r5
 801b7f0:	f000 f82c 	bl	801b84c <__swsetup_r>
 801b7f4:	2800      	cmp	r0, #0
 801b7f6:	d0cb      	beq.n	801b790 <__swbuf_r+0x28>
 801b7f8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801b7fc:	e7ea      	b.n	801b7d4 <__swbuf_r+0x6c>
 801b7fe:	bf00      	nop
 801b800:	0801c568 	.word	0x0801c568
 801b804:	0801c588 	.word	0x0801c588
 801b808:	0801c548 	.word	0x0801c548

0801b80c <__ascii_wctomb>:
 801b80c:	b149      	cbz	r1, 801b822 <__ascii_wctomb+0x16>
 801b80e:	2aff      	cmp	r2, #255	; 0xff
 801b810:	bf85      	ittet	hi
 801b812:	238a      	movhi	r3, #138	; 0x8a
 801b814:	6003      	strhi	r3, [r0, #0]
 801b816:	700a      	strbls	r2, [r1, #0]
 801b818:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 801b81c:	bf98      	it	ls
 801b81e:	2001      	movls	r0, #1
 801b820:	4770      	bx	lr
 801b822:	4608      	mov	r0, r1
 801b824:	4770      	bx	lr
	...

0801b828 <_write_r>:
 801b828:	b538      	push	{r3, r4, r5, lr}
 801b82a:	4d07      	ldr	r5, [pc, #28]	; (801b848 <_write_r+0x20>)
 801b82c:	4604      	mov	r4, r0
 801b82e:	4608      	mov	r0, r1
 801b830:	4611      	mov	r1, r2
 801b832:	2200      	movs	r2, #0
 801b834:	602a      	str	r2, [r5, #0]
 801b836:	461a      	mov	r2, r3
 801b838:	f000 fad8 	bl	801bdec <_write>
 801b83c:	1c43      	adds	r3, r0, #1
 801b83e:	d102      	bne.n	801b846 <_write_r+0x1e>
 801b840:	682b      	ldr	r3, [r5, #0]
 801b842:	b103      	cbz	r3, 801b846 <_write_r+0x1e>
 801b844:	6023      	str	r3, [r4, #0]
 801b846:	bd38      	pop	{r3, r4, r5, pc}
 801b848:	2000303c 	.word	0x2000303c

0801b84c <__swsetup_r>:
 801b84c:	4b32      	ldr	r3, [pc, #200]	; (801b918 <__swsetup_r+0xcc>)
 801b84e:	b570      	push	{r4, r5, r6, lr}
 801b850:	681d      	ldr	r5, [r3, #0]
 801b852:	4606      	mov	r6, r0
 801b854:	460c      	mov	r4, r1
 801b856:	b125      	cbz	r5, 801b862 <__swsetup_r+0x16>
 801b858:	69ab      	ldr	r3, [r5, #24]
 801b85a:	b913      	cbnz	r3, 801b862 <__swsetup_r+0x16>
 801b85c:	4628      	mov	r0, r5
 801b85e:	f7ff f819 	bl	801a894 <__sinit>
 801b862:	4b2e      	ldr	r3, [pc, #184]	; (801b91c <__swsetup_r+0xd0>)
 801b864:	429c      	cmp	r4, r3
 801b866:	d10f      	bne.n	801b888 <__swsetup_r+0x3c>
 801b868:	686c      	ldr	r4, [r5, #4]
 801b86a:	89a3      	ldrh	r3, [r4, #12]
 801b86c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b870:	0719      	lsls	r1, r3, #28
 801b872:	d42c      	bmi.n	801b8ce <__swsetup_r+0x82>
 801b874:	06dd      	lsls	r5, r3, #27
 801b876:	d411      	bmi.n	801b89c <__swsetup_r+0x50>
 801b878:	2309      	movs	r3, #9
 801b87a:	6033      	str	r3, [r6, #0]
 801b87c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801b880:	81a3      	strh	r3, [r4, #12]
 801b882:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b886:	e03e      	b.n	801b906 <__swsetup_r+0xba>
 801b888:	4b25      	ldr	r3, [pc, #148]	; (801b920 <__swsetup_r+0xd4>)
 801b88a:	429c      	cmp	r4, r3
 801b88c:	d101      	bne.n	801b892 <__swsetup_r+0x46>
 801b88e:	68ac      	ldr	r4, [r5, #8]
 801b890:	e7eb      	b.n	801b86a <__swsetup_r+0x1e>
 801b892:	4b24      	ldr	r3, [pc, #144]	; (801b924 <__swsetup_r+0xd8>)
 801b894:	429c      	cmp	r4, r3
 801b896:	bf08      	it	eq
 801b898:	68ec      	ldreq	r4, [r5, #12]
 801b89a:	e7e6      	b.n	801b86a <__swsetup_r+0x1e>
 801b89c:	0758      	lsls	r0, r3, #29
 801b89e:	d512      	bpl.n	801b8c6 <__swsetup_r+0x7a>
 801b8a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b8a2:	b141      	cbz	r1, 801b8b6 <__swsetup_r+0x6a>
 801b8a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b8a8:	4299      	cmp	r1, r3
 801b8aa:	d002      	beq.n	801b8b2 <__swsetup_r+0x66>
 801b8ac:	4630      	mov	r0, r6
 801b8ae:	f7fd fb6f 	bl	8018f90 <_free_r>
 801b8b2:	2300      	movs	r3, #0
 801b8b4:	6363      	str	r3, [r4, #52]	; 0x34
 801b8b6:	89a3      	ldrh	r3, [r4, #12]
 801b8b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801b8bc:	81a3      	strh	r3, [r4, #12]
 801b8be:	2300      	movs	r3, #0
 801b8c0:	6063      	str	r3, [r4, #4]
 801b8c2:	6923      	ldr	r3, [r4, #16]
 801b8c4:	6023      	str	r3, [r4, #0]
 801b8c6:	89a3      	ldrh	r3, [r4, #12]
 801b8c8:	f043 0308 	orr.w	r3, r3, #8
 801b8cc:	81a3      	strh	r3, [r4, #12]
 801b8ce:	6923      	ldr	r3, [r4, #16]
 801b8d0:	b94b      	cbnz	r3, 801b8e6 <__swsetup_r+0x9a>
 801b8d2:	89a3      	ldrh	r3, [r4, #12]
 801b8d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801b8d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801b8dc:	d003      	beq.n	801b8e6 <__swsetup_r+0x9a>
 801b8de:	4621      	mov	r1, r4
 801b8e0:	4630      	mov	r0, r6
 801b8e2:	f000 f933 	bl	801bb4c <__smakebuf_r>
 801b8e6:	89a0      	ldrh	r0, [r4, #12]
 801b8e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b8ec:	f010 0301 	ands.w	r3, r0, #1
 801b8f0:	d00a      	beq.n	801b908 <__swsetup_r+0xbc>
 801b8f2:	2300      	movs	r3, #0
 801b8f4:	60a3      	str	r3, [r4, #8]
 801b8f6:	6963      	ldr	r3, [r4, #20]
 801b8f8:	425b      	negs	r3, r3
 801b8fa:	61a3      	str	r3, [r4, #24]
 801b8fc:	6923      	ldr	r3, [r4, #16]
 801b8fe:	b943      	cbnz	r3, 801b912 <__swsetup_r+0xc6>
 801b900:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801b904:	d1ba      	bne.n	801b87c <__swsetup_r+0x30>
 801b906:	bd70      	pop	{r4, r5, r6, pc}
 801b908:	0781      	lsls	r1, r0, #30
 801b90a:	bf58      	it	pl
 801b90c:	6963      	ldrpl	r3, [r4, #20]
 801b90e:	60a3      	str	r3, [r4, #8]
 801b910:	e7f4      	b.n	801b8fc <__swsetup_r+0xb0>
 801b912:	2000      	movs	r0, #0
 801b914:	e7f7      	b.n	801b906 <__swsetup_r+0xba>
 801b916:	bf00      	nop
 801b918:	20000190 	.word	0x20000190
 801b91c:	0801c568 	.word	0x0801c568
 801b920:	0801c588 	.word	0x0801c588
 801b924:	0801c548 	.word	0x0801c548

0801b928 <abort>:
 801b928:	b508      	push	{r3, lr}
 801b92a:	2006      	movs	r0, #6
 801b92c:	f000 f9d2 	bl	801bcd4 <raise>
 801b930:	2001      	movs	r0, #1
 801b932:	f000 fa63 	bl	801bdfc <_exit>
	...

0801b938 <_close_r>:
 801b938:	b538      	push	{r3, r4, r5, lr}
 801b93a:	4d06      	ldr	r5, [pc, #24]	; (801b954 <_close_r+0x1c>)
 801b93c:	2300      	movs	r3, #0
 801b93e:	4604      	mov	r4, r0
 801b940:	4608      	mov	r0, r1
 801b942:	602b      	str	r3, [r5, #0]
 801b944:	f000 fa0c 	bl	801bd60 <_close>
 801b948:	1c43      	adds	r3, r0, #1
 801b94a:	d102      	bne.n	801b952 <_close_r+0x1a>
 801b94c:	682b      	ldr	r3, [r5, #0]
 801b94e:	b103      	cbz	r3, 801b952 <_close_r+0x1a>
 801b950:	6023      	str	r3, [r4, #0]
 801b952:	bd38      	pop	{r3, r4, r5, pc}
 801b954:	2000303c 	.word	0x2000303c

0801b958 <__sflush_r>:
 801b958:	898a      	ldrh	r2, [r1, #12]
 801b95a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b95e:	4605      	mov	r5, r0
 801b960:	0710      	lsls	r0, r2, #28
 801b962:	460c      	mov	r4, r1
 801b964:	d458      	bmi.n	801ba18 <__sflush_r+0xc0>
 801b966:	684b      	ldr	r3, [r1, #4]
 801b968:	2b00      	cmp	r3, #0
 801b96a:	dc05      	bgt.n	801b978 <__sflush_r+0x20>
 801b96c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b96e:	2b00      	cmp	r3, #0
 801b970:	dc02      	bgt.n	801b978 <__sflush_r+0x20>
 801b972:	2000      	movs	r0, #0
 801b974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b978:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b97a:	2e00      	cmp	r6, #0
 801b97c:	d0f9      	beq.n	801b972 <__sflush_r+0x1a>
 801b97e:	2300      	movs	r3, #0
 801b980:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801b984:	682f      	ldr	r7, [r5, #0]
 801b986:	602b      	str	r3, [r5, #0]
 801b988:	d032      	beq.n	801b9f0 <__sflush_r+0x98>
 801b98a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801b98c:	89a3      	ldrh	r3, [r4, #12]
 801b98e:	075a      	lsls	r2, r3, #29
 801b990:	d505      	bpl.n	801b99e <__sflush_r+0x46>
 801b992:	6863      	ldr	r3, [r4, #4]
 801b994:	1ac0      	subs	r0, r0, r3
 801b996:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b998:	b10b      	cbz	r3, 801b99e <__sflush_r+0x46>
 801b99a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b99c:	1ac0      	subs	r0, r0, r3
 801b99e:	2300      	movs	r3, #0
 801b9a0:	4602      	mov	r2, r0
 801b9a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b9a4:	6a21      	ldr	r1, [r4, #32]
 801b9a6:	4628      	mov	r0, r5
 801b9a8:	47b0      	blx	r6
 801b9aa:	1c43      	adds	r3, r0, #1
 801b9ac:	89a3      	ldrh	r3, [r4, #12]
 801b9ae:	d106      	bne.n	801b9be <__sflush_r+0x66>
 801b9b0:	6829      	ldr	r1, [r5, #0]
 801b9b2:	291d      	cmp	r1, #29
 801b9b4:	d82c      	bhi.n	801ba10 <__sflush_r+0xb8>
 801b9b6:	4a2a      	ldr	r2, [pc, #168]	; (801ba60 <__sflush_r+0x108>)
 801b9b8:	40ca      	lsrs	r2, r1
 801b9ba:	07d6      	lsls	r6, r2, #31
 801b9bc:	d528      	bpl.n	801ba10 <__sflush_r+0xb8>
 801b9be:	2200      	movs	r2, #0
 801b9c0:	6062      	str	r2, [r4, #4]
 801b9c2:	04d9      	lsls	r1, r3, #19
 801b9c4:	6922      	ldr	r2, [r4, #16]
 801b9c6:	6022      	str	r2, [r4, #0]
 801b9c8:	d504      	bpl.n	801b9d4 <__sflush_r+0x7c>
 801b9ca:	1c42      	adds	r2, r0, #1
 801b9cc:	d101      	bne.n	801b9d2 <__sflush_r+0x7a>
 801b9ce:	682b      	ldr	r3, [r5, #0]
 801b9d0:	b903      	cbnz	r3, 801b9d4 <__sflush_r+0x7c>
 801b9d2:	6560      	str	r0, [r4, #84]	; 0x54
 801b9d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b9d6:	602f      	str	r7, [r5, #0]
 801b9d8:	2900      	cmp	r1, #0
 801b9da:	d0ca      	beq.n	801b972 <__sflush_r+0x1a>
 801b9dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b9e0:	4299      	cmp	r1, r3
 801b9e2:	d002      	beq.n	801b9ea <__sflush_r+0x92>
 801b9e4:	4628      	mov	r0, r5
 801b9e6:	f7fd fad3 	bl	8018f90 <_free_r>
 801b9ea:	2000      	movs	r0, #0
 801b9ec:	6360      	str	r0, [r4, #52]	; 0x34
 801b9ee:	e7c1      	b.n	801b974 <__sflush_r+0x1c>
 801b9f0:	6a21      	ldr	r1, [r4, #32]
 801b9f2:	2301      	movs	r3, #1
 801b9f4:	4628      	mov	r0, r5
 801b9f6:	47b0      	blx	r6
 801b9f8:	1c41      	adds	r1, r0, #1
 801b9fa:	d1c7      	bne.n	801b98c <__sflush_r+0x34>
 801b9fc:	682b      	ldr	r3, [r5, #0]
 801b9fe:	2b00      	cmp	r3, #0
 801ba00:	d0c4      	beq.n	801b98c <__sflush_r+0x34>
 801ba02:	2b1d      	cmp	r3, #29
 801ba04:	d001      	beq.n	801ba0a <__sflush_r+0xb2>
 801ba06:	2b16      	cmp	r3, #22
 801ba08:	d101      	bne.n	801ba0e <__sflush_r+0xb6>
 801ba0a:	602f      	str	r7, [r5, #0]
 801ba0c:	e7b1      	b.n	801b972 <__sflush_r+0x1a>
 801ba0e:	89a3      	ldrh	r3, [r4, #12]
 801ba10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ba14:	81a3      	strh	r3, [r4, #12]
 801ba16:	e7ad      	b.n	801b974 <__sflush_r+0x1c>
 801ba18:	690f      	ldr	r7, [r1, #16]
 801ba1a:	2f00      	cmp	r7, #0
 801ba1c:	d0a9      	beq.n	801b972 <__sflush_r+0x1a>
 801ba1e:	0793      	lsls	r3, r2, #30
 801ba20:	680e      	ldr	r6, [r1, #0]
 801ba22:	bf08      	it	eq
 801ba24:	694b      	ldreq	r3, [r1, #20]
 801ba26:	600f      	str	r7, [r1, #0]
 801ba28:	bf18      	it	ne
 801ba2a:	2300      	movne	r3, #0
 801ba2c:	eba6 0807 	sub.w	r8, r6, r7
 801ba30:	608b      	str	r3, [r1, #8]
 801ba32:	f1b8 0f00 	cmp.w	r8, #0
 801ba36:	dd9c      	ble.n	801b972 <__sflush_r+0x1a>
 801ba38:	6a21      	ldr	r1, [r4, #32]
 801ba3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801ba3c:	4643      	mov	r3, r8
 801ba3e:	463a      	mov	r2, r7
 801ba40:	4628      	mov	r0, r5
 801ba42:	47b0      	blx	r6
 801ba44:	2800      	cmp	r0, #0
 801ba46:	dc06      	bgt.n	801ba56 <__sflush_r+0xfe>
 801ba48:	89a3      	ldrh	r3, [r4, #12]
 801ba4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ba4e:	81a3      	strh	r3, [r4, #12]
 801ba50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801ba54:	e78e      	b.n	801b974 <__sflush_r+0x1c>
 801ba56:	4407      	add	r7, r0
 801ba58:	eba8 0800 	sub.w	r8, r8, r0
 801ba5c:	e7e9      	b.n	801ba32 <__sflush_r+0xda>
 801ba5e:	bf00      	nop
 801ba60:	20400001 	.word	0x20400001

0801ba64 <_fflush_r>:
 801ba64:	b538      	push	{r3, r4, r5, lr}
 801ba66:	690b      	ldr	r3, [r1, #16]
 801ba68:	4605      	mov	r5, r0
 801ba6a:	460c      	mov	r4, r1
 801ba6c:	b913      	cbnz	r3, 801ba74 <_fflush_r+0x10>
 801ba6e:	2500      	movs	r5, #0
 801ba70:	4628      	mov	r0, r5
 801ba72:	bd38      	pop	{r3, r4, r5, pc}
 801ba74:	b118      	cbz	r0, 801ba7e <_fflush_r+0x1a>
 801ba76:	6983      	ldr	r3, [r0, #24]
 801ba78:	b90b      	cbnz	r3, 801ba7e <_fflush_r+0x1a>
 801ba7a:	f7fe ff0b 	bl	801a894 <__sinit>
 801ba7e:	4b14      	ldr	r3, [pc, #80]	; (801bad0 <_fflush_r+0x6c>)
 801ba80:	429c      	cmp	r4, r3
 801ba82:	d11b      	bne.n	801babc <_fflush_r+0x58>
 801ba84:	686c      	ldr	r4, [r5, #4]
 801ba86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ba8a:	2b00      	cmp	r3, #0
 801ba8c:	d0ef      	beq.n	801ba6e <_fflush_r+0xa>
 801ba8e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801ba90:	07d0      	lsls	r0, r2, #31
 801ba92:	d404      	bmi.n	801ba9e <_fflush_r+0x3a>
 801ba94:	0599      	lsls	r1, r3, #22
 801ba96:	d402      	bmi.n	801ba9e <_fflush_r+0x3a>
 801ba98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ba9a:	f7fe ffb0 	bl	801a9fe <__retarget_lock_acquire_recursive>
 801ba9e:	4628      	mov	r0, r5
 801baa0:	4621      	mov	r1, r4
 801baa2:	f7ff ff59 	bl	801b958 <__sflush_r>
 801baa6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801baa8:	07da      	lsls	r2, r3, #31
 801baaa:	4605      	mov	r5, r0
 801baac:	d4e0      	bmi.n	801ba70 <_fflush_r+0xc>
 801baae:	89a3      	ldrh	r3, [r4, #12]
 801bab0:	059b      	lsls	r3, r3, #22
 801bab2:	d4dd      	bmi.n	801ba70 <_fflush_r+0xc>
 801bab4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bab6:	f7fe ffa3 	bl	801aa00 <__retarget_lock_release_recursive>
 801baba:	e7d9      	b.n	801ba70 <_fflush_r+0xc>
 801babc:	4b05      	ldr	r3, [pc, #20]	; (801bad4 <_fflush_r+0x70>)
 801babe:	429c      	cmp	r4, r3
 801bac0:	d101      	bne.n	801bac6 <_fflush_r+0x62>
 801bac2:	68ac      	ldr	r4, [r5, #8]
 801bac4:	e7df      	b.n	801ba86 <_fflush_r+0x22>
 801bac6:	4b04      	ldr	r3, [pc, #16]	; (801bad8 <_fflush_r+0x74>)
 801bac8:	429c      	cmp	r4, r3
 801baca:	bf08      	it	eq
 801bacc:	68ec      	ldreq	r4, [r5, #12]
 801bace:	e7da      	b.n	801ba86 <_fflush_r+0x22>
 801bad0:	0801c568 	.word	0x0801c568
 801bad4:	0801c588 	.word	0x0801c588
 801bad8:	0801c548 	.word	0x0801c548

0801badc <_lseek_r>:
 801badc:	b538      	push	{r3, r4, r5, lr}
 801bade:	4d07      	ldr	r5, [pc, #28]	; (801bafc <_lseek_r+0x20>)
 801bae0:	4604      	mov	r4, r0
 801bae2:	4608      	mov	r0, r1
 801bae4:	4611      	mov	r1, r2
 801bae6:	2200      	movs	r2, #0
 801bae8:	602a      	str	r2, [r5, #0]
 801baea:	461a      	mov	r2, r3
 801baec:	f000 f960 	bl	801bdb0 <_lseek>
 801baf0:	1c43      	adds	r3, r0, #1
 801baf2:	d102      	bne.n	801bafa <_lseek_r+0x1e>
 801baf4:	682b      	ldr	r3, [r5, #0]
 801baf6:	b103      	cbz	r3, 801bafa <_lseek_r+0x1e>
 801baf8:	6023      	str	r3, [r4, #0]
 801bafa:	bd38      	pop	{r3, r4, r5, pc}
 801bafc:	2000303c 	.word	0x2000303c

0801bb00 <__swhatbuf_r>:
 801bb00:	b570      	push	{r4, r5, r6, lr}
 801bb02:	460e      	mov	r6, r1
 801bb04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bb08:	2900      	cmp	r1, #0
 801bb0a:	b096      	sub	sp, #88	; 0x58
 801bb0c:	4614      	mov	r4, r2
 801bb0e:	461d      	mov	r5, r3
 801bb10:	da08      	bge.n	801bb24 <__swhatbuf_r+0x24>
 801bb12:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801bb16:	2200      	movs	r2, #0
 801bb18:	602a      	str	r2, [r5, #0]
 801bb1a:	061a      	lsls	r2, r3, #24
 801bb1c:	d410      	bmi.n	801bb40 <__swhatbuf_r+0x40>
 801bb1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bb22:	e00e      	b.n	801bb42 <__swhatbuf_r+0x42>
 801bb24:	466a      	mov	r2, sp
 801bb26:	f000 f8f1 	bl	801bd0c <_fstat_r>
 801bb2a:	2800      	cmp	r0, #0
 801bb2c:	dbf1      	blt.n	801bb12 <__swhatbuf_r+0x12>
 801bb2e:	9a01      	ldr	r2, [sp, #4]
 801bb30:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801bb34:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801bb38:	425a      	negs	r2, r3
 801bb3a:	415a      	adcs	r2, r3
 801bb3c:	602a      	str	r2, [r5, #0]
 801bb3e:	e7ee      	b.n	801bb1e <__swhatbuf_r+0x1e>
 801bb40:	2340      	movs	r3, #64	; 0x40
 801bb42:	2000      	movs	r0, #0
 801bb44:	6023      	str	r3, [r4, #0]
 801bb46:	b016      	add	sp, #88	; 0x58
 801bb48:	bd70      	pop	{r4, r5, r6, pc}
	...

0801bb4c <__smakebuf_r>:
 801bb4c:	898b      	ldrh	r3, [r1, #12]
 801bb4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801bb50:	079d      	lsls	r5, r3, #30
 801bb52:	4606      	mov	r6, r0
 801bb54:	460c      	mov	r4, r1
 801bb56:	d507      	bpl.n	801bb68 <__smakebuf_r+0x1c>
 801bb58:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801bb5c:	6023      	str	r3, [r4, #0]
 801bb5e:	6123      	str	r3, [r4, #16]
 801bb60:	2301      	movs	r3, #1
 801bb62:	6163      	str	r3, [r4, #20]
 801bb64:	b002      	add	sp, #8
 801bb66:	bd70      	pop	{r4, r5, r6, pc}
 801bb68:	ab01      	add	r3, sp, #4
 801bb6a:	466a      	mov	r2, sp
 801bb6c:	f7ff ffc8 	bl	801bb00 <__swhatbuf_r>
 801bb70:	9900      	ldr	r1, [sp, #0]
 801bb72:	4605      	mov	r5, r0
 801bb74:	4630      	mov	r0, r6
 801bb76:	f7fd fa77 	bl	8019068 <_malloc_r>
 801bb7a:	b948      	cbnz	r0, 801bb90 <__smakebuf_r+0x44>
 801bb7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bb80:	059a      	lsls	r2, r3, #22
 801bb82:	d4ef      	bmi.n	801bb64 <__smakebuf_r+0x18>
 801bb84:	f023 0303 	bic.w	r3, r3, #3
 801bb88:	f043 0302 	orr.w	r3, r3, #2
 801bb8c:	81a3      	strh	r3, [r4, #12]
 801bb8e:	e7e3      	b.n	801bb58 <__smakebuf_r+0xc>
 801bb90:	4b0d      	ldr	r3, [pc, #52]	; (801bbc8 <__smakebuf_r+0x7c>)
 801bb92:	62b3      	str	r3, [r6, #40]	; 0x28
 801bb94:	89a3      	ldrh	r3, [r4, #12]
 801bb96:	6020      	str	r0, [r4, #0]
 801bb98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bb9c:	81a3      	strh	r3, [r4, #12]
 801bb9e:	9b00      	ldr	r3, [sp, #0]
 801bba0:	6163      	str	r3, [r4, #20]
 801bba2:	9b01      	ldr	r3, [sp, #4]
 801bba4:	6120      	str	r0, [r4, #16]
 801bba6:	b15b      	cbz	r3, 801bbc0 <__smakebuf_r+0x74>
 801bba8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bbac:	4630      	mov	r0, r6
 801bbae:	f000 f8bf 	bl	801bd30 <_isatty_r>
 801bbb2:	b128      	cbz	r0, 801bbc0 <__smakebuf_r+0x74>
 801bbb4:	89a3      	ldrh	r3, [r4, #12]
 801bbb6:	f023 0303 	bic.w	r3, r3, #3
 801bbba:	f043 0301 	orr.w	r3, r3, #1
 801bbbe:	81a3      	strh	r3, [r4, #12]
 801bbc0:	89a0      	ldrh	r0, [r4, #12]
 801bbc2:	4305      	orrs	r5, r0
 801bbc4:	81a5      	strh	r5, [r4, #12]
 801bbc6:	e7cd      	b.n	801bb64 <__smakebuf_r+0x18>
 801bbc8:	0801a82d 	.word	0x0801a82d

0801bbcc <memmove>:
 801bbcc:	4288      	cmp	r0, r1
 801bbce:	b510      	push	{r4, lr}
 801bbd0:	eb01 0402 	add.w	r4, r1, r2
 801bbd4:	d902      	bls.n	801bbdc <memmove+0x10>
 801bbd6:	4284      	cmp	r4, r0
 801bbd8:	4623      	mov	r3, r4
 801bbda:	d807      	bhi.n	801bbec <memmove+0x20>
 801bbdc:	1e43      	subs	r3, r0, #1
 801bbde:	42a1      	cmp	r1, r4
 801bbe0:	d008      	beq.n	801bbf4 <memmove+0x28>
 801bbe2:	f811 2b01 	ldrb.w	r2, [r1], #1
 801bbe6:	f803 2f01 	strb.w	r2, [r3, #1]!
 801bbea:	e7f8      	b.n	801bbde <memmove+0x12>
 801bbec:	4402      	add	r2, r0
 801bbee:	4601      	mov	r1, r0
 801bbf0:	428a      	cmp	r2, r1
 801bbf2:	d100      	bne.n	801bbf6 <memmove+0x2a>
 801bbf4:	bd10      	pop	{r4, pc}
 801bbf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801bbfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801bbfe:	e7f7      	b.n	801bbf0 <memmove+0x24>

0801bc00 <_realloc_r>:
 801bc00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bc04:	4680      	mov	r8, r0
 801bc06:	4614      	mov	r4, r2
 801bc08:	460e      	mov	r6, r1
 801bc0a:	b921      	cbnz	r1, 801bc16 <_realloc_r+0x16>
 801bc0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bc10:	4611      	mov	r1, r2
 801bc12:	f7fd ba29 	b.w	8019068 <_malloc_r>
 801bc16:	b92a      	cbnz	r2, 801bc24 <_realloc_r+0x24>
 801bc18:	f7fd f9ba 	bl	8018f90 <_free_r>
 801bc1c:	4625      	mov	r5, r4
 801bc1e:	4628      	mov	r0, r5
 801bc20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bc24:	f000 f894 	bl	801bd50 <_malloc_usable_size_r>
 801bc28:	4284      	cmp	r4, r0
 801bc2a:	4607      	mov	r7, r0
 801bc2c:	d802      	bhi.n	801bc34 <_realloc_r+0x34>
 801bc2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801bc32:	d812      	bhi.n	801bc5a <_realloc_r+0x5a>
 801bc34:	4621      	mov	r1, r4
 801bc36:	4640      	mov	r0, r8
 801bc38:	f7fd fa16 	bl	8019068 <_malloc_r>
 801bc3c:	4605      	mov	r5, r0
 801bc3e:	2800      	cmp	r0, #0
 801bc40:	d0ed      	beq.n	801bc1e <_realloc_r+0x1e>
 801bc42:	42bc      	cmp	r4, r7
 801bc44:	4622      	mov	r2, r4
 801bc46:	4631      	mov	r1, r6
 801bc48:	bf28      	it	cs
 801bc4a:	463a      	movcs	r2, r7
 801bc4c:	f7fd f98a 	bl	8018f64 <memcpy>
 801bc50:	4631      	mov	r1, r6
 801bc52:	4640      	mov	r0, r8
 801bc54:	f7fd f99c 	bl	8018f90 <_free_r>
 801bc58:	e7e1      	b.n	801bc1e <_realloc_r+0x1e>
 801bc5a:	4635      	mov	r5, r6
 801bc5c:	e7df      	b.n	801bc1e <_realloc_r+0x1e>
	...

0801bc60 <_read_r>:
 801bc60:	b538      	push	{r3, r4, r5, lr}
 801bc62:	4d07      	ldr	r5, [pc, #28]	; (801bc80 <_read_r+0x20>)
 801bc64:	4604      	mov	r4, r0
 801bc66:	4608      	mov	r0, r1
 801bc68:	4611      	mov	r1, r2
 801bc6a:	2200      	movs	r2, #0
 801bc6c:	602a      	str	r2, [r5, #0]
 801bc6e:	461a      	mov	r2, r3
 801bc70:	f000 f8a6 	bl	801bdc0 <_read>
 801bc74:	1c43      	adds	r3, r0, #1
 801bc76:	d102      	bne.n	801bc7e <_read_r+0x1e>
 801bc78:	682b      	ldr	r3, [r5, #0]
 801bc7a:	b103      	cbz	r3, 801bc7e <_read_r+0x1e>
 801bc7c:	6023      	str	r3, [r4, #0]
 801bc7e:	bd38      	pop	{r3, r4, r5, pc}
 801bc80:	2000303c 	.word	0x2000303c

0801bc84 <_raise_r>:
 801bc84:	291f      	cmp	r1, #31
 801bc86:	b538      	push	{r3, r4, r5, lr}
 801bc88:	4604      	mov	r4, r0
 801bc8a:	460d      	mov	r5, r1
 801bc8c:	d904      	bls.n	801bc98 <_raise_r+0x14>
 801bc8e:	2316      	movs	r3, #22
 801bc90:	6003      	str	r3, [r0, #0]
 801bc92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bc96:	bd38      	pop	{r3, r4, r5, pc}
 801bc98:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801bc9a:	b112      	cbz	r2, 801bca2 <_raise_r+0x1e>
 801bc9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bca0:	b94b      	cbnz	r3, 801bcb6 <_raise_r+0x32>
 801bca2:	4620      	mov	r0, r4
 801bca4:	f000 f830 	bl	801bd08 <_getpid_r>
 801bca8:	462a      	mov	r2, r5
 801bcaa:	4601      	mov	r1, r0
 801bcac:	4620      	mov	r0, r4
 801bcae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bcb2:	f000 b817 	b.w	801bce4 <_kill_r>
 801bcb6:	2b01      	cmp	r3, #1
 801bcb8:	d00a      	beq.n	801bcd0 <_raise_r+0x4c>
 801bcba:	1c59      	adds	r1, r3, #1
 801bcbc:	d103      	bne.n	801bcc6 <_raise_r+0x42>
 801bcbe:	2316      	movs	r3, #22
 801bcc0:	6003      	str	r3, [r0, #0]
 801bcc2:	2001      	movs	r0, #1
 801bcc4:	e7e7      	b.n	801bc96 <_raise_r+0x12>
 801bcc6:	2400      	movs	r4, #0
 801bcc8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801bccc:	4628      	mov	r0, r5
 801bcce:	4798      	blx	r3
 801bcd0:	2000      	movs	r0, #0
 801bcd2:	e7e0      	b.n	801bc96 <_raise_r+0x12>

0801bcd4 <raise>:
 801bcd4:	4b02      	ldr	r3, [pc, #8]	; (801bce0 <raise+0xc>)
 801bcd6:	4601      	mov	r1, r0
 801bcd8:	6818      	ldr	r0, [r3, #0]
 801bcda:	f7ff bfd3 	b.w	801bc84 <_raise_r>
 801bcde:	bf00      	nop
 801bce0:	20000190 	.word	0x20000190

0801bce4 <_kill_r>:
 801bce4:	b538      	push	{r3, r4, r5, lr}
 801bce6:	4d07      	ldr	r5, [pc, #28]	; (801bd04 <_kill_r+0x20>)
 801bce8:	2300      	movs	r3, #0
 801bcea:	4604      	mov	r4, r0
 801bcec:	4608      	mov	r0, r1
 801bcee:	4611      	mov	r1, r2
 801bcf0:	602b      	str	r3, [r5, #0]
 801bcf2:	f000 f855 	bl	801bda0 <_kill>
 801bcf6:	1c43      	adds	r3, r0, #1
 801bcf8:	d102      	bne.n	801bd00 <_kill_r+0x1c>
 801bcfa:	682b      	ldr	r3, [r5, #0]
 801bcfc:	b103      	cbz	r3, 801bd00 <_kill_r+0x1c>
 801bcfe:	6023      	str	r3, [r4, #0]
 801bd00:	bd38      	pop	{r3, r4, r5, pc}
 801bd02:	bf00      	nop
 801bd04:	2000303c 	.word	0x2000303c

0801bd08 <_getpid_r>:
 801bd08:	f000 b83a 	b.w	801bd80 <_getpid>

0801bd0c <_fstat_r>:
 801bd0c:	b538      	push	{r3, r4, r5, lr}
 801bd0e:	4d07      	ldr	r5, [pc, #28]	; (801bd2c <_fstat_r+0x20>)
 801bd10:	2300      	movs	r3, #0
 801bd12:	4604      	mov	r4, r0
 801bd14:	4608      	mov	r0, r1
 801bd16:	4611      	mov	r1, r2
 801bd18:	602b      	str	r3, [r5, #0]
 801bd1a:	f000 f829 	bl	801bd70 <_fstat>
 801bd1e:	1c43      	adds	r3, r0, #1
 801bd20:	d102      	bne.n	801bd28 <_fstat_r+0x1c>
 801bd22:	682b      	ldr	r3, [r5, #0]
 801bd24:	b103      	cbz	r3, 801bd28 <_fstat_r+0x1c>
 801bd26:	6023      	str	r3, [r4, #0]
 801bd28:	bd38      	pop	{r3, r4, r5, pc}
 801bd2a:	bf00      	nop
 801bd2c:	2000303c 	.word	0x2000303c

0801bd30 <_isatty_r>:
 801bd30:	b538      	push	{r3, r4, r5, lr}
 801bd32:	4d06      	ldr	r5, [pc, #24]	; (801bd4c <_isatty_r+0x1c>)
 801bd34:	2300      	movs	r3, #0
 801bd36:	4604      	mov	r4, r0
 801bd38:	4608      	mov	r0, r1
 801bd3a:	602b      	str	r3, [r5, #0]
 801bd3c:	f000 f828 	bl	801bd90 <_isatty>
 801bd40:	1c43      	adds	r3, r0, #1
 801bd42:	d102      	bne.n	801bd4a <_isatty_r+0x1a>
 801bd44:	682b      	ldr	r3, [r5, #0]
 801bd46:	b103      	cbz	r3, 801bd4a <_isatty_r+0x1a>
 801bd48:	6023      	str	r3, [r4, #0]
 801bd4a:	bd38      	pop	{r3, r4, r5, pc}
 801bd4c:	2000303c 	.word	0x2000303c

0801bd50 <_malloc_usable_size_r>:
 801bd50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bd54:	1f18      	subs	r0, r3, #4
 801bd56:	2b00      	cmp	r3, #0
 801bd58:	bfbc      	itt	lt
 801bd5a:	580b      	ldrlt	r3, [r1, r0]
 801bd5c:	18c0      	addlt	r0, r0, r3
 801bd5e:	4770      	bx	lr

0801bd60 <_close>:
 801bd60:	4b02      	ldr	r3, [pc, #8]	; (801bd6c <_close+0xc>)
 801bd62:	2258      	movs	r2, #88	; 0x58
 801bd64:	601a      	str	r2, [r3, #0]
 801bd66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bd6a:	4770      	bx	lr
 801bd6c:	2000303c 	.word	0x2000303c

0801bd70 <_fstat>:
 801bd70:	4b02      	ldr	r3, [pc, #8]	; (801bd7c <_fstat+0xc>)
 801bd72:	2258      	movs	r2, #88	; 0x58
 801bd74:	601a      	str	r2, [r3, #0]
 801bd76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bd7a:	4770      	bx	lr
 801bd7c:	2000303c 	.word	0x2000303c

0801bd80 <_getpid>:
 801bd80:	4b02      	ldr	r3, [pc, #8]	; (801bd8c <_getpid+0xc>)
 801bd82:	2258      	movs	r2, #88	; 0x58
 801bd84:	601a      	str	r2, [r3, #0]
 801bd86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bd8a:	4770      	bx	lr
 801bd8c:	2000303c 	.word	0x2000303c

0801bd90 <_isatty>:
 801bd90:	4b02      	ldr	r3, [pc, #8]	; (801bd9c <_isatty+0xc>)
 801bd92:	2258      	movs	r2, #88	; 0x58
 801bd94:	601a      	str	r2, [r3, #0]
 801bd96:	2000      	movs	r0, #0
 801bd98:	4770      	bx	lr
 801bd9a:	bf00      	nop
 801bd9c:	2000303c 	.word	0x2000303c

0801bda0 <_kill>:
 801bda0:	4b02      	ldr	r3, [pc, #8]	; (801bdac <_kill+0xc>)
 801bda2:	2258      	movs	r2, #88	; 0x58
 801bda4:	601a      	str	r2, [r3, #0]
 801bda6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bdaa:	4770      	bx	lr
 801bdac:	2000303c 	.word	0x2000303c

0801bdb0 <_lseek>:
 801bdb0:	4b02      	ldr	r3, [pc, #8]	; (801bdbc <_lseek+0xc>)
 801bdb2:	2258      	movs	r2, #88	; 0x58
 801bdb4:	601a      	str	r2, [r3, #0]
 801bdb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bdba:	4770      	bx	lr
 801bdbc:	2000303c 	.word	0x2000303c

0801bdc0 <_read>:
 801bdc0:	4b02      	ldr	r3, [pc, #8]	; (801bdcc <_read+0xc>)
 801bdc2:	2258      	movs	r2, #88	; 0x58
 801bdc4:	601a      	str	r2, [r3, #0]
 801bdc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bdca:	4770      	bx	lr
 801bdcc:	2000303c 	.word	0x2000303c

0801bdd0 <_sbrk>:
 801bdd0:	4a04      	ldr	r2, [pc, #16]	; (801bde4 <_sbrk+0x14>)
 801bdd2:	6811      	ldr	r1, [r2, #0]
 801bdd4:	4603      	mov	r3, r0
 801bdd6:	b909      	cbnz	r1, 801bddc <_sbrk+0xc>
 801bdd8:	4903      	ldr	r1, [pc, #12]	; (801bde8 <_sbrk+0x18>)
 801bdda:	6011      	str	r1, [r2, #0]
 801bddc:	6810      	ldr	r0, [r2, #0]
 801bdde:	4403      	add	r3, r0
 801bde0:	6013      	str	r3, [r2, #0]
 801bde2:	4770      	bx	lr
 801bde4:	20003040 	.word	0x20003040
 801bde8:	20003048 	.word	0x20003048

0801bdec <_write>:
 801bdec:	4b02      	ldr	r3, [pc, #8]	; (801bdf8 <_write+0xc>)
 801bdee:	2258      	movs	r2, #88	; 0x58
 801bdf0:	601a      	str	r2, [r3, #0]
 801bdf2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bdf6:	4770      	bx	lr
 801bdf8:	2000303c 	.word	0x2000303c

0801bdfc <_exit>:
 801bdfc:	e7fe      	b.n	801bdfc <_exit>
	...

0801be00 <_init>:
 801be00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801be02:	bf00      	nop
 801be04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801be06:	bc08      	pop	{r3}
 801be08:	469e      	mov	lr, r3
 801be0a:	4770      	bx	lr

0801be0c <_fini>:
 801be0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801be0e:	bf00      	nop
 801be10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801be12:	bc08      	pop	{r3}
 801be14:	469e      	mov	lr, r3
 801be16:	4770      	bx	lr
