Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar  5 23:13:54 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.212        0.000                      0                  733        2.850        0.000                       0                  1430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.212        0.000                      0                  733        2.850        0.000                       0                   942  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.212ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_8.pt_ret_52[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.200ns (31.389%)  route 2.623ns (68.611%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.008 - 6.250 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.237ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.130ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=941, routed)         2.242     3.383    dut_inst/clk_c
    SLICE_X102Y483       FDRE                                         r  dut_inst/ret_array_1_8.pt_ret_52[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y483       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.478 f  dut_inst/ret_array_1_8.pt_ret_52[1]/Q
                         net (fo=5, routed)           0.541     4.019    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_o_26[1]
    SLICE_X109Y481       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     4.212 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.210     4.422    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_lut6_2_o6_3
    SLICE_X109Y478       LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     4.617 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=14, routed)          0.292     4.909    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_12
    SLICE_X107Y481       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.126     5.035 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=6, routed)           0.344     5.379    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/pt_84_0
    SLICE_X105Y480       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     5.527 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c2/O
                         net (fo=1, routed)           0.149     5.676    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c2_2
    SLICE_X106Y480       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     5.791 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c4/O
                         net (fo=1, routed)           0.164     5.955    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c4_2
    SLICE_X105Y480       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.103 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_m_3/O
                         net (fo=9, routed)           0.385     6.488    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_36
    SLICE_X108Y479       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082     6.570 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=3, routed)           0.456     7.026    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_5[2]
    SLICE_X104Y471       LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     7.124 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0_RNO/O
                         net (fo=1, routed)           0.082     7.206    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_ret_12_ret_0_RNO
    SLICE_X104Y471       FDRE                                         r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=941, routed)         1.928     9.008    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/clk_c
    SLICE_X104Y471       FDRE                                         r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/C
                         clock pessimism              0.418     9.426    
                         clock uncertainty           -0.035     9.391    
    SLICE_X104Y471       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     9.418    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_8.pt_ret_52[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.200ns (31.389%)  route 2.623ns (68.611%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.008 - 6.250 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.237ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.130ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=941, routed)         2.242     3.383    dut_inst/clk_c
    SLICE_X102Y483       FDRE                                         r  dut_inst/ret_array_1_8.pt_ret_52[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y483       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.478 r  dut_inst/ret_array_1_8.pt_ret_52[1]/Q
                         net (fo=5, routed)           0.541     4.019    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_o_26[1]
    SLICE_X109Y481       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     4.212 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.210     4.422    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_lut6_2_o6_3
    SLICE_X109Y478       LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     4.617 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=14, routed)          0.292     4.909    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_12
    SLICE_X107Y481       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.126     5.035 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=6, routed)           0.344     5.379    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/pt_84_0
    SLICE_X105Y480       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     5.527 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c2/O
                         net (fo=1, routed)           0.149     5.676    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c2_2
    SLICE_X106Y480       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     5.791 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c4/O
                         net (fo=1, routed)           0.164     5.955    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c4_2
    SLICE_X105Y480       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.103 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_m_3/O
                         net (fo=9, routed)           0.385     6.488    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_36
    SLICE_X108Y479       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082     6.570 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=3, routed)           0.456     7.026    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_5[2]
    SLICE_X104Y471       LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     7.124 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0_RNO/O
                         net (fo=1, routed)           0.082     7.206    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_ret_12_ret_0_RNO
    SLICE_X104Y471       FDRE                                         r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=941, routed)         1.928     9.008    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/clk_c
    SLICE_X104Y471       FDRE                                         r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/C
                         clock pessimism              0.418     9.426    
                         clock uncertainty           -0.035     9.391    
    SLICE_X104Y471       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     9.418    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_8.pt_ret_52[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.200ns (31.389%)  route 2.623ns (68.611%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.008 - 6.250 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.237ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.130ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=941, routed)         2.242     3.383    dut_inst/clk_c
    SLICE_X102Y483       FDRE                                         r  dut_inst/ret_array_1_8.pt_ret_52[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y483       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.478 f  dut_inst/ret_array_1_8.pt_ret_52[1]/Q
                         net (fo=5, routed)           0.541     4.019    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_o_26[1]
    SLICE_X109Y481       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     4.212 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.210     4.422    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_lut6_2_o6_3
    SLICE_X109Y478       LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     4.617 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=14, routed)          0.292     4.909    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_12
    SLICE_X107Y481       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.126     5.035 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=6, routed)           0.344     5.379    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/pt_84_0
    SLICE_X105Y480       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     5.527 f  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c2/O
                         net (fo=1, routed)           0.149     5.676    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c2_2
    SLICE_X106Y480       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     5.791 f  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c4/O
                         net (fo=1, routed)           0.164     5.955    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c4_2
    SLICE_X105Y480       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.103 f  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_m_3/O
                         net (fo=9, routed)           0.385     6.488    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_36
    SLICE_X108Y479       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082     6.570 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=3, routed)           0.456     7.026    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_5[2]
    SLICE_X104Y471       LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     7.124 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0_RNO/O
                         net (fo=1, routed)           0.082     7.206    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_ret_12_ret_0_RNO
    SLICE_X104Y471       FDRE                                         r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=941, routed)         1.928     9.008    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/clk_c
    SLICE_X104Y471       FDRE                                         r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/C
                         clock pessimism              0.418     9.426    
                         clock uncertainty           -0.035     9.391    
    SLICE_X104Y471       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     9.418    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_8.pt_ret_52[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.200ns (31.389%)  route 2.623ns (68.611%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.008 - 6.250 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.237ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.130ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=941, routed)         2.242     3.383    dut_inst/clk_c
    SLICE_X102Y483       FDRE                                         r  dut_inst/ret_array_1_8.pt_ret_52[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y483       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.478 r  dut_inst/ret_array_1_8.pt_ret_52[1]/Q
                         net (fo=5, routed)           0.541     4.019    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_o_26[1]
    SLICE_X109Y481       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     4.212 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.210     4.422    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_lut6_2_o6_3
    SLICE_X109Y478       LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     4.617 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=14, routed)          0.292     4.909    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_12
    SLICE_X107Y481       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.126     5.035 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=6, routed)           0.344     5.379    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/pt_84_0
    SLICE_X105Y480       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     5.527 f  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c2/O
                         net (fo=1, routed)           0.149     5.676    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c2_2
    SLICE_X106Y480       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     5.791 f  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c4/O
                         net (fo=1, routed)           0.164     5.955    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c4_2
    SLICE_X105Y480       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.103 f  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_m_3/O
                         net (fo=9, routed)           0.385     6.488    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_36
    SLICE_X108Y479       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082     6.570 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=3, routed)           0.456     7.026    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_5[2]
    SLICE_X104Y471       LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     7.124 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0_RNO/O
                         net (fo=1, routed)           0.082     7.206    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_ret_12_ret_0_RNO
    SLICE_X104Y471       FDRE                                         r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=941, routed)         1.928     9.008    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/clk_c
    SLICE_X104Y471       FDRE                                         r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/C
                         clock pessimism              0.418     9.426    
                         clock uncertainty           -0.035     9.391    
    SLICE_X104Y471       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     9.418    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_8.pt_ret_52[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.200ns (31.389%)  route 2.623ns (68.611%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 9.008 - 6.250 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.237ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.130ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=941, routed)         2.242     3.383    dut_inst/clk_c
    SLICE_X102Y483       FDRE                                         r  dut_inst/ret_array_1_8.pt_ret_52[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y483       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.478 f  dut_inst/ret_array_1_8.pt_ret_52[1]/Q
                         net (fo=5, routed)           0.541     4.019    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/pt_o_26[1]
    SLICE_X109Y481       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     4.212 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.210     4.422    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_lut6_2_o6_3
    SLICE_X109Y478       LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.195     4.617 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=14, routed)          0.292     4.909    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_12
    SLICE_X107Y481       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.126     5.035 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=6, routed)           0.344     5.379    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/pt_84_0
    SLICE_X105Y480       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     5.527 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c2/O
                         net (fo=1, routed)           0.149     5.676    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c2_2
    SLICE_X106Y480       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     5.791 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c4/O
                         net (fo=1, routed)           0.164     5.955    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_3_c4_2
    SLICE_X105Y480       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.103 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_m_3/O
                         net (fo=9, routed)           0.385     6.488    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_36
    SLICE_X108Y479       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082     6.570 f  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=3, routed)           0.456     7.026    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_5[2]
    SLICE_X104Y471       LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     7.124 f  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0_RNO/O
                         net (fo=1, routed)           0.082     7.206    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/pt_ret_12_ret_0_RNO
    SLICE_X104Y471       FDRE                                         f  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=941, routed)         1.928     9.008    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/clk_c
    SLICE_X104Y471       FDRE                                         r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0/C
                         clock pessimism              0.418     9.426    
                         clock uncertainty           -0.035     9.391    
    SLICE_X104Y471       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     9.418    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/ret_array_2_3.pt_ret_12_ret_0
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  2.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X102Y483  dut_inst/ret_array_1_0.pt_ret[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X99Y483   dut_inst/ret_array_1_0.pt_ret[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X104Y483  dut_inst/ret_array_1_0.pt_ret[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X104Y484  dut_inst/ret_array_1_0.pt_ret[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X110Y483  dut_inst/ret_array_1_4.idx_ret_6[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X110Y483  shift_reg_tap_i/sr_p.sr_1[28]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X110Y483  shift_reg_tap_i/sr_p.sr_1[29]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X110Y483  shift_reg_tap_i/sr_p.sr_1[37]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X102Y480  dut_inst/ret_array_2_4.idx_ret_10[5]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X104Y483  dut_inst/ret_array_1_0.pt_ret[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X107Y483  dut_inst/ret_array_1_15.pt_ret[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X105Y484  dut_inst/ret_array_1_15.pt_ret_3[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X106Y483  dut_inst/ret_array_1_4.idx_ret_70/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X105Y479  dut_inst/ret_array_1_4.idx_ret_78/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X100Y484         lsfr_1/shiftreg_vector[129]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X107Y471         lsfr_1/shiftreg_vector[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X100Y484         lsfr_1/shiftreg_vector[130]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X105Y481         lsfr_1/shiftreg_vector[96]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X109Y469         reducer_1/delay_block[0][181]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X109Y469         reducer_1/delay_block[0][182]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X100Y484         lsfr_1/shiftreg_vector[129]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X107Y471         lsfr_1/shiftreg_vector[12]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X100Y484         lsfr_1/shiftreg_vector[130]/C



