@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\work\hard_mult_addsub_c1\hard_mult_addsub_c1_0\hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.vhd":107:4:107:5|Found inferred clock Alpha_Max_plus_Beta_Min|PCLK which controls 64 sequential elements including HARD_MULT_ADDSUB_C1_0.HARD_MULT_ADDSUB_C1_0.U0. This clock has no specified timing constraint which may adversely impact design performance. 
