

================================================================
== Vitis HLS Report for 'A_IO_L2_in_0_x0'
================================================================
* Date:           Fri Jul 15 00:27:46 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+-----------+-----------+-----------+----------+-----------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |       Interval       | Pipeline|
    |    min   |    max    |    min    |    max    |    min   |    max    |   Type  |
    +----------+-----------+-----------+-----------+----------+-----------+---------+
    |  13846718|  168392894|  46.151 ms|  0.561 sec|  13846718|  168392894|     none|
    +----------+-----------+-----------+-----------+----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+----------+-----------+--------------------+-----------+-----------+------+----------+
        |                                        |   Latency (cycles)   |      Iteration     |  Initiation Interval  | Trip |          |
        |                Loop Name               |    min   |    max    |       Latency      |  achieved |   target  | Count| Pipelined|
        +----------------------------------------+----------+-----------+--------------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_0_x0_loop_1                |  13796408|  168342584|  3449102 ~ 42085646|          -|          -|     4|        no|
        | + A_IO_L2_in_0_x0_loop_2               |   3449100|   42085644|    574850 ~ 7014274|          -|          -|     6|        no|
        |  ++ A_IO_L2_in_0_x0_loop_3             |    574848|    7014272|        4491 ~ 54799|          -|          -|   128|        no|
        |   +++ A_IO_L2_in_0_x0_loop_4           |      4488|       4488|                1122|          -|          -|     4|        no|
        |    ++++ A_IO_L2_in_0_x0_loop_5         |      1120|       1120|                  70|          -|          -|    16|        no|
        |     +++++ A_IO_L2_in_0_x0_loop_6       |        68|         68|                  34|          -|          -|     2|        no|
        |      ++++++ A_IO_L2_in_0_x0_loop_7     |        32|         32|                   2|          -|          -|    16|        no|
        |    ++++ A_IO_L2_in_0_x0_loop_8         |      1120|       1120|                  70|          -|          -|    16|        no|
        |     +++++ A_IO_L2_in_0_x0_loop_9       |        68|         68|                  34|          -|          -|     2|        no|
        |      ++++++ A_IO_L2_in_0_x0_loop_10    |        32|         32|                   2|          -|          -|    16|        no|
        |   +++ A_IO_L2_in_0_x0_loop_11          |     50308|      50308|               25154|          -|          -|     2|        no|
        |    ++++ A_IO_L2_in_0_x0_loop_12        |     25152|      25152|                 786|          -|          -|    32|        no|
        |     +++++ A_IO_L2_in_0_x0_loop_13      |       784|        784|                  98|          -|          -|     8|        no|
        |      ++++++ A_IO_L2_in_0_x0_loop_14    |        96|         96|                   6|          -|          -|    16|        no|
        |       +++++++ A_IO_L2_in_0_x0_loop_15  |         2|          2|                   1|          -|          -|     2|        no|
        |   +++ A_IO_L2_in_0_x0_loop_16          |      4488|       4488|                1122|          -|          -|     4|        no|
        |    ++++ A_IO_L2_in_0_x0_loop_17        |      1120|       1120|                  70|          -|          -|    16|        no|
        |     +++++ A_IO_L2_in_0_x0_loop_18      |        68|         68|                  34|          -|          -|     2|        no|
        |      ++++++ A_IO_L2_in_0_x0_loop_19    |        32|         32|                   2|          -|          -|    16|        no|
        |    ++++ A_IO_L2_in_0_x0_loop_20        |      1120|       1120|                  70|          -|          -|    16|        no|
        |     +++++ A_IO_L2_in_0_x0_loop_21      |        68|         68|                  34|          -|          -|     2|        no|
        |      ++++++ A_IO_L2_in_0_x0_loop_22    |        32|         32|                   2|          -|          -|    16|        no|
        |   +++ A_IO_L2_in_0_x0_loop_23          |     50308|      50308|               25154|          -|          -|     2|        no|
        |    ++++ A_IO_L2_in_0_x0_loop_24        |     25152|      25152|                 786|          -|          -|    32|        no|
        |     +++++ A_IO_L2_in_0_x0_loop_25      |       784|        784|                  98|          -|          -|     8|        no|
        |      ++++++ A_IO_L2_in_0_x0_loop_26    |        96|         96|                   6|          -|          -|    16|        no|
        |       +++++++ A_IO_L2_in_0_x0_loop_27  |         2|          2|                   1|          -|          -|     2|        no|
        |- A_IO_L2_in_0_x0_loop_28               |     50308|      50308|               25154|          -|          -|     2|        no|
        | + A_IO_L2_in_0_x0_loop_29              |     25152|      25152|                 786|          -|          -|    32|        no|
        |  ++ A_IO_L2_in_0_x0_loop_30            |       784|        784|                  98|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_0_x0_loop_31          |        96|         96|                   6|          -|          -|    16|        no|
        |    ++++ A_IO_L2_in_0_x0_loop_32        |         2|          2|                   1|          -|          -|     2|        no|
        +----------------------------------------+----------+-----------+--------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 34 
3 --> 4 2 
4 --> 5 20 3 
5 --> 6 13 
6 --> 7 10 5 
7 --> 8 6 
8 --> 9 7 
9 --> 8 
10 --> 11 6 
11 --> 12 10 
12 --> 11 
13 --> 14 28 4 
14 --> 15 13 
15 --> 16 14 
16 --> 17 15 
17 --> 18 
18 --> 19 18 
19 --> 16 
20 --> 21 13 
21 --> 22 25 20 
22 --> 23 21 
23 --> 24 22 
24 --> 23 
25 --> 26 21 
26 --> 27 25 
27 --> 26 
28 --> 29 13 
29 --> 30 28 
30 --> 31 29 
31 --> 32 
32 --> 33 32 
33 --> 30 
34 --> 35 
35 --> 36 34 
36 --> 37 35 
37 --> 38 36 
38 --> 39 
39 --> 40 39 
40 --> 37 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_0_x025, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1_x06, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0_x05, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_0_x025, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1_x06, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0_x05, void @empty_808, i32 0, i32 0, void @empty_728, i32 0, i32 0, void @empty_728, void @empty_728, void @empty_728, i32 0, i32 0, i32 0, i32 0, void @empty_728, void @empty_728"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:157]   --->   Operation 47 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:158]   --->   Operation 48 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_split_V_80 = alloca i64 1" [./dut.cpp:211]   --->   Operation 49 'alloca' 'data_split_V_80' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_split_V_79 = alloca i64 1" [./dut.cpp:277]   --->   Operation 50 'alloca' 'data_split_V_79' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:314]   --->   Operation 51 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln167 = br void" [./dut.cpp:167]   --->   Operation 52 'br' 'br_ln167' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 53 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 54 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 55 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 56 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln890, void %.split80, void %.preheader.preheader" [./dut.cpp:167]   --->   Operation 58 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_797" [./dut.cpp:167]   --->   Operation 59 'specloopname' 'specloopname_ln167' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln168 = br void" [./dut.cpp:168]   --->   Operation 60 'br' 'br_ln168' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 61 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.57>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln691_2569, void, i3 0, void %.split80"   --->   Operation 62 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%intra_trans_en_63 = phi i1 1, void, i1 %intra_trans_en, void %.split80"   --->   Operation 63 'phi' 'intra_trans_en_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.57ns)   --->   "%add_ln691_2569 = add i3 %c1_V, i3 1"   --->   Operation 64 'add' 'add_ln691_2569' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.49ns)   --->   "%icmp_ln890_2209 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 65 'icmp' 'icmp_ln890_2209' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln890_2209, void %.split78, void" [./dut.cpp:168]   --->   Operation 67 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_916" [./dut.cpp:168]   --->   Operation 68 'specloopname' 'specloopname_ln168' <Predicate = (!icmp_ln890_2209)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln169 = br void" [./dut.cpp:169]   --->   Operation 69 'br' 'br_ln169' <Predicate = (!icmp_ln890_2209)> <Delay = 0.38>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln890_2209)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%intra_trans_en_64 = phi i1 %intra_trans_en_63, void %.split78, i1 1, void %.loopexit1242"   --->   Operation 71 'phi' 'intra_trans_en_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%arb_40 = phi i1 0, void %.split78, i1 %arb, void %.loopexit1242"   --->   Operation 72 'phi' 'arb_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void %.split78, i8 %c2_V_212, void %.loopexit1242"   --->   Operation 73 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.70ns)   --->   "%c2_V_212 = add i8 %c2_V, i8 1"   --->   Operation 74 'add' 'c2_V_212' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:169]   --->   Operation 75 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split75, void" [./dut.cpp:169]   --->   Operation 77 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_925" [./dut.cpp:169]   --->   Operation 78 'specloopname' 'specloopname_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %arb_40, void %.preheader15.preheader, void %.preheader9.preheader" [./dut.cpp:173]   --->   Operation 79 'br' 'br_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader15"   --->   Operation 80 'br' 'br_ln890' <Predicate = (!icmp_ln169 & !arb_40)> <Delay = 0.38>
ST_4 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader9"   --->   Operation 81 'br' 'br_ln890' <Predicate = (!icmp_ln169 & arb_40)> <Delay = 0.38>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 82 'br' 'br_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.62>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%c3_V_6 = phi i3 %add_ln691_2576, void %.loopexit1238, i3 0, void %.preheader15.preheader"   --->   Operation 83 'phi' 'c3_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.57ns)   --->   "%add_ln691_2576 = add i3 %c3_V_6, i3 1"   --->   Operation 84 'add' 'add_ln691_2576' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.49ns)   --->   "%icmp_ln890_2213 = icmp_eq  i3 %c3_V_6, i3 4"   --->   Operation 85 'icmp' 'icmp_ln890_2213' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln890_2213, void %.split63, void" [./dut.cpp:175]   --->   Operation 87 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_810"   --->   Operation 88 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_2213)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.49ns)   --->   "%icmp_ln870_6 = icmp_eq  i3 %c3_V_6, i3 0"   --->   Operation 89 'icmp' 'icmp_ln870_6' <Predicate = (!icmp_ln890_2213)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln870_6, void %.preheader12.preheader, void %.preheader13.preheader" [./dut.cpp:178]   --->   Operation 90 'br' 'br_ln178' <Predicate = (!icmp_ln890_2213)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader12"   --->   Operation 91 'br' 'br_ln890' <Predicate = (!icmp_ln890_2213 & !icmp_ln870_6)> <Delay = 0.38>
ST_5 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln189 = br void %.preheader13" [./dut.cpp:189]   --->   Operation 92 'br' 'br_ln189' <Predicate = (!icmp_ln890_2213 & icmp_ln870_6)> <Delay = 0.38>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %intra_trans_en_64, void %.loopexit1242, void %.preheader10.preheader" [./dut.cpp:214]   --->   Operation 93 'br' 'br_ln214' <Predicate = (icmp_ln890_2213)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader10"   --->   Operation 94 'br' 'br_ln890' <Predicate = (icmp_ln890_2213 & intra_trans_en_64)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%c4_V_122 = phi i5 %add_ln691_2582, void, i5 0, void %.preheader12.preheader"   --->   Operation 95 'phi' 'c4_V_122' <Predicate = (!icmp_ln870_6)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln691_2582 = add i5 %c4_V_122, i5 1"   --->   Operation 96 'add' 'add_ln691_2582' <Predicate = (!icmp_ln870_6)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.63ns)   --->   "%icmp_ln890_2220 = icmp_eq  i5 %c4_V_122, i5 16"   --->   Operation 97 'icmp' 'icmp_ln890_2220' <Predicate = (!icmp_ln870_6)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln870_6)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln890_2220, void %.split55, void %.loopexit1238.loopexit" [./dut.cpp:194]   --->   Operation 99 'br' 'br_ln194' <Predicate = (!icmp_ln870_6)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_818" [./dut.cpp:194]   --->   Operation 100 'specloopname' 'specloopname_ln194' <Predicate = (!icmp_ln870_6 & !icmp_ln890_2220)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.38ns)   --->   "%br_ln195 = br void" [./dut.cpp:195]   --->   Operation 101 'br' 'br_ln195' <Predicate = (!icmp_ln870_6 & !icmp_ln890_2220)> <Delay = 0.38>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1238"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln870_6 & icmp_ln890_2220)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%c4_V_121 = phi i5 %add_ln691_2581, void, i5 0, void %.preheader13.preheader"   --->   Operation 103 'phi' 'c4_V_121' <Predicate = (icmp_ln870_6)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.70ns)   --->   "%add_ln691_2581 = add i5 %c4_V_121, i5 1"   --->   Operation 104 'add' 'add_ln691_2581' <Predicate = (icmp_ln870_6)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln189 = shl i5 %c4_V_121, i5 1" [./dut.cpp:189]   --->   Operation 105 'shl' 'shl_ln189' <Predicate = (icmp_ln870_6)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.63ns)   --->   "%icmp_ln890_2219 = icmp_eq  i5 %c4_V_121, i5 16"   --->   Operation 106 'icmp' 'icmp_ln890_2219' <Predicate = (icmp_ln870_6)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870_6)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln890_2219, void %.split61, void %.loopexit1238.loopexit102" [./dut.cpp:179]   --->   Operation 108 'br' 'br_ln179' <Predicate = (icmp_ln870_6)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln179 = specloopname void @_ssdm_op_SpecLoopName, void @empty_816" [./dut.cpp:179]   --->   Operation 109 'specloopname' 'specloopname_ln179' <Predicate = (icmp_ln870_6 & !icmp_ln890_2219)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.38ns)   --->   "%br_ln180 = br void" [./dut.cpp:180]   --->   Operation 110 'br' 'br_ln180' <Predicate = (icmp_ln870_6 & !icmp_ln890_2219)> <Delay = 0.38>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1238"   --->   Operation 111 'br' 'br_ln0' <Predicate = (icmp_ln870_6 & icmp_ln890_2219)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader15"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln870_6 & icmp_ln890_2219) | (!icmp_ln870_6 & icmp_ln890_2220)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.43>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%c5_V_230 = phi i2 %add_ln691_2591, void, i2 0, void %.split55"   --->   Operation 113 'phi' 'c5_V_230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.43ns)   --->   "%add_ln691_2591 = add i2 %c5_V_230, i2 1"   --->   Operation 114 'add' 'add_ln691_2591' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.34ns)   --->   "%icmp_ln890_2226 = icmp_eq  i2 %c5_V_230, i2 2"   --->   Operation 115 'icmp' 'icmp_ln890_2226' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln890_2226, void %.split53, void" [./dut.cpp:195]   --->   Operation 117 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_817" [./dut.cpp:195]   --->   Operation 118 'specloopname' 'specloopname_ln195' <Predicate = (!icmp_ln890_2226)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln197 = br void" [./dut.cpp:197]   --->   Operation 119 'br' 'br_ln197' <Predicate = (!icmp_ln890_2226)> <Delay = 0.38>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader12"   --->   Operation 120 'br' 'br_ln0' <Predicate = (icmp_ln890_2226)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.70>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%c6_V_234 = phi i5 %add_ln691_2592, void %.split51, i5 0, void %.split53"   --->   Operation 121 'phi' 'c6_V_234' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.70ns)   --->   "%add_ln691_2592 = add i5 %c6_V_234, i5 1"   --->   Operation 122 'add' 'add_ln691_2592' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.63ns)   --->   "%icmp_ln890_2232 = icmp_eq  i5 %c6_V_234, i5 16"   --->   Operation 123 'icmp' 'icmp_ln890_2232' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln890_2232, void %.split51, void" [./dut.cpp:197]   --->   Operation 125 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 126 'br' 'br_ln0' <Predicate = (icmp_ln890_2232)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_826" [./dut.cpp:197]   --->   Operation 127 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.21ns)   --->   "%tmp_783 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'read' 'tmp_783' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 129 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x06, i512 %tmp_783" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 129 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 130 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.70>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%c5_V_229 = phi i2 %add_ln691_2589, void, i2 0, void %.split61"   --->   Operation 131 'phi' 'c5_V_229' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.43ns)   --->   "%add_ln691_2589 = add i2 %c5_V_229, i2 1"   --->   Operation 132 'add' 'add_ln691_2589' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i2 %c5_V_229" [./dut.cpp:189]   --->   Operation 133 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.70ns)   --->   "%add_ln189 = add i5 %shl_ln189, i5 %zext_ln189" [./dut.cpp:189]   --->   Operation 134 'add' 'add_ln189' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_793_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln189, i4 0"   --->   Operation 135 'bitconcatenate' 'tmp_793_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.34ns)   --->   "%icmp_ln890_2225 = icmp_eq  i2 %c5_V_229, i2 2"   --->   Operation 136 'icmp' 'icmp_ln890_2225' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln890_2225, void %.split59, void" [./dut.cpp:180]   --->   Operation 138 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_742" [./dut.cpp:180]   --->   Operation 139 'specloopname' 'specloopname_ln180' <Predicate = (!icmp_ln890_2225)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.38ns)   --->   "%br_ln182 = br void" [./dut.cpp:182]   --->   Operation 140 'br' 'br_ln182' <Predicate = (!icmp_ln890_2225)> <Delay = 0.38>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader13"   --->   Operation 141 'br' 'br_ln0' <Predicate = (icmp_ln890_2225)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.71>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%c6_V_233 = phi i5 %add_ln691_2590, void %.split57, i5 0, void %.split59"   --->   Operation 142 'phi' 'c6_V_233' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln691_2590 = add i5 %c6_V_233, i5 1"   --->   Operation 143 'add' 'add_ln691_2590' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i5 %c6_V_233" [./dut.cpp:189]   --->   Operation 144 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.71ns)   --->   "%add_ln189_1 = add i9 %tmp_793_cast, i9 %zext_ln189_1" [./dut.cpp:189]   --->   Operation 145 'add' 'add_ln189_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln189_2 = zext i9 %add_ln189_1" [./dut.cpp:189]   --->   Operation 146 'zext' 'zext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln189_2" [./dut.cpp:189]   --->   Operation 147 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.63ns)   --->   "%icmp_ln890_2231 = icmp_eq  i5 %c6_V_233, i5 16"   --->   Operation 148 'icmp' 'icmp_ln890_2231' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %icmp_ln890_2231, void %.split57, void" [./dut.cpp:182]   --->   Operation 150 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 151 'br' 'br_ln0' <Predicate = (icmp_ln890_2231)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 2.41>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln182 = specloopname void @_ssdm_op_SpecLoopName, void @empty_823" [./dut.cpp:182]   --->   Operation 152 'specloopname' 'specloopname_ln182' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (1.21ns)   --->   "%tmp_782 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 153 'read' 'tmp_782' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_12 : Operation 154 [1/1] (1.20ns)   --->   "%store_ln189 = store i512 %tmp_782, i9 %local_A_pong_V_addr" [./dut.cpp:189]   --->   Operation 154 'store' 'store_ln189' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 155 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.43>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%c5_V_226 = phi i2 %add_ln691_2580, void, i2 0, void %.preheader10.preheader"   --->   Operation 156 'phi' 'c5_V_226' <Predicate = (!arb_40 & intra_trans_en_64)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.43ns)   --->   "%add_ln691_2580 = add i2 %c5_V_226, i2 1"   --->   Operation 157 'add' 'add_ln691_2580' <Predicate = (!arb_40 & intra_trans_en_64)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln890_208 = zext i2 %c5_V_226"   --->   Operation 158 'zext' 'zext_ln890_208' <Predicate = (!arb_40 & intra_trans_en_64)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.34ns)   --->   "%icmp_ln890_2218 = icmp_eq  i2 %c5_V_226, i2 2"   --->   Operation 159 'icmp' 'icmp_ln890_2218' <Predicate = (!arb_40 & intra_trans_en_64)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_40 & intra_trans_en_64)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln890_2218, void %.split73, void %.loopexit1242.loopexit101" [./dut.cpp:215]   --->   Operation 161 'br' 'br_ln215' <Predicate = (!arb_40 & intra_trans_en_64)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2486" [./dut.cpp:215]   --->   Operation 162 'specloopname' 'specloopname_ln215' <Predicate = (!arb_40 & intra_trans_en_64 & !icmp_ln890_2218)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.38ns)   --->   "%br_ln216 = br void" [./dut.cpp:216]   --->   Operation 163 'br' 'br_ln216' <Predicate = (!arb_40 & intra_trans_en_64 & !icmp_ln890_2218)> <Delay = 0.38>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1242"   --->   Operation 164 'br' 'br_ln0' <Predicate = (!arb_40 & intra_trans_en_64 & icmp_ln890_2218)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%c5_V_225 = phi i2 %add_ln691_2577, void, i2 0, void %.preheader5.preheader"   --->   Operation 165 'phi' 'c5_V_225' <Predicate = (arb_40 & intra_trans_en_64)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.43ns)   --->   "%add_ln691_2577 = add i2 %c5_V_225, i2 1"   --->   Operation 166 'add' 'add_ln691_2577' <Predicate = (arb_40 & intra_trans_en_64)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln890_207 = zext i2 %c5_V_225"   --->   Operation 167 'zext' 'zext_ln890_207' <Predicate = (arb_40 & intra_trans_en_64)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.34ns)   --->   "%icmp_ln890_2215 = icmp_eq  i2 %c5_V_225, i2 2"   --->   Operation 168 'icmp' 'icmp_ln890_2215' <Predicate = (arb_40 & intra_trans_en_64)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 169 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_40 & intra_trans_en_64)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln890_2215, void %.split49, void %.loopexit1242.loopexit" [./dut.cpp:281]   --->   Operation 170 'br' 'br_ln281' <Predicate = (arb_40 & intra_trans_en_64)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln281 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2483" [./dut.cpp:281]   --->   Operation 171 'specloopname' 'specloopname_ln281' <Predicate = (arb_40 & intra_trans_en_64 & !icmp_ln890_2215)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.38ns)   --->   "%br_ln282 = br void" [./dut.cpp:282]   --->   Operation 172 'br' 'br_ln282' <Predicate = (arb_40 & intra_trans_en_64 & !icmp_ln890_2215)> <Delay = 0.38>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1242"   --->   Operation 173 'br' 'br_ln0' <Predicate = (arb_40 & intra_trans_en_64 & icmp_ln890_2215)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_40, i1 1" [./dut.cpp:307]   --->   Operation 174 'xor' 'arb' <Predicate = (!intra_trans_en_64) | (arb_40 & icmp_ln890_2215) | (!arb_40 & icmp_ln890_2218)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!intra_trans_en_64) | (arb_40 & icmp_ln890_2215) | (!arb_40 & icmp_ln890_2218)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 0.70>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%c6_V_230 = phi i6 %add_ln691_2588, void, i6 0, void %.split73"   --->   Operation 176 'phi' 'c6_V_230' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.70ns)   --->   "%add_ln691_2588 = add i6 %c6_V_230, i6 1"   --->   Operation 177 'add' 'add_ln691_2588' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.61ns)   --->   "%icmp_ln890_2224 = icmp_eq  i6 %c6_V_230, i6 32"   --->   Operation 178 'icmp' 'icmp_ln890_2224' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln890_2224, void %.split71, void" [./dut.cpp:216]   --->   Operation 180 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_923" [./dut.cpp:216]   --->   Operation 181 'specloopname' 'specloopname_ln216' <Predicate = (!icmp_ln890_2224)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%div_i_i39 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_230, i32 1, i32 4"   --->   Operation 182 'partselect' 'div_i_i39' <Predicate = (!icmp_ln890_2224)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_230"   --->   Operation 183 'trunc' 'empty' <Predicate = (!icmp_ln890_2224)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%idxprom = zext i1 %empty"   --->   Operation 184 'zext' 'idxprom' <Predicate = (!icmp_ln890_2224)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%data_split_V_80_addr = getelementptr i256 %data_split_V_80, i64 0, i64 %idxprom"   --->   Operation 185 'getelementptr' 'data_split_V_80_addr' <Predicate = (!icmp_ln890_2224)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.38ns)   --->   "%br_ln218 = br void" [./dut.cpp:218]   --->   Operation 186 'br' 'br_ln218' <Predicate = (!icmp_ln890_2224)> <Delay = 0.38>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 187 'br' 'br_ln0' <Predicate = (icmp_ln890_2224)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 0.70>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%c7_V_144 = phi i4 %add_ln691_2594, void, i4 0, void %.split71"   --->   Operation 188 'phi' 'c7_V_144' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.70ns)   --->   "%add_ln691_2594 = add i4 %c7_V_144, i4 1"   --->   Operation 189 'add' 'add_ln691_2594' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.65ns)   --->   "%icmp_ln890_2230 = icmp_eq  i4 %c7_V_144, i4 8"   --->   Operation 190 'icmp' 'icmp_ln890_2230' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 191 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %icmp_ln890_2230, void %.split69, void" [./dut.cpp:218]   --->   Operation 192 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_819" [./dut.cpp:218]   --->   Operation 193 'specloopname' 'specloopname_ln218' <Predicate = (!icmp_ln890_2230)> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.38ns)   --->   "%br_ln220 = br void" [./dut.cpp:220]   --->   Operation 194 'br' 'br_ln220' <Predicate = (!icmp_ln890_2230)> <Delay = 0.38>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 195 'br' 'br_ln0' <Predicate = (icmp_ln890_2230)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 1.90>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%c8_V_80 = phi i5 %add_ln691_2597, void, i5 0, void %.split69"   --->   Operation 196 'phi' 'c8_V_80' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.70ns)   --->   "%add_ln691_2597 = add i5 %c8_V_80, i5 1"   --->   Operation 197 'add' 'add_ln691_2597' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V_80, i1 0" [./dut.cpp:226]   --->   Operation 198 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i6 %tmp_58" [./dut.cpp:226]   --->   Operation 199 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.70ns)   --->   "%add_ln226 = add i7 %zext_ln226, i7 %zext_ln890_208" [./dut.cpp:226]   --->   Operation 200 'add' 'add_ln226' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_781 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln226, i4 %div_i_i39" [./dut.cpp:226]   --->   Operation 201 'bitconcatenate' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln226_1 = zext i11 %tmp_781" [./dut.cpp:226]   --->   Operation 202 'zext' 'zext_ln226_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_16 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln226_1" [./dut.cpp:226]   --->   Operation 203 'getelementptr' 'local_A_ping_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.63ns)   --->   "%icmp_ln890_2234 = icmp_eq  i5 %c8_V_80, i5 16"   --->   Operation 204 'icmp' 'icmp_ln890_2234' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 205 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %icmp_ln890_2234, void %.split67, void" [./dut.cpp:220]   --->   Operation 206 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [2/2] (1.20ns)   --->   "%in_data_V_316 = load i9 %local_A_ping_V_addr_16" [./dut.cpp:226]   --->   Operation 207 'load' 'in_data_V_316' <Predicate = (!icmp_ln890_2234)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 208 'br' 'br_ln0' <Predicate = (icmp_ln890_2234)> <Delay = 0.00>

State 17 <SV = 9> <Delay = 1.20>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_791" [./dut.cpp:220]   --->   Operation 209 'specloopname' 'specloopname_ln220' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/2] (1.20ns)   --->   "%in_data_V_316 = load i9 %local_A_ping_V_addr_16" [./dut.cpp:226]   --->   Operation 210 'load' 'in_data_V_316' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_17 : Operation 211 [1/1] (0.38ns)   --->   "%br_ln227 = br void" [./dut.cpp:227]   --->   Operation 211 'br' 'br_ln227' <Predicate = true> <Delay = 0.38>

State 18 <SV = 10> <Delay = 1.08>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%n_V_144 = phi i2 %add_ln691_2598, void %.split65, i2 0, void %.split67"   --->   Operation 212 'phi' 'n_V_144' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %zext_ln1497_144, void %.split65, i512 %in_data_V_316, void %.split67"   --->   Operation 213 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.43ns)   --->   "%add_ln691_2598 = add i2 %n_V_144, i2 1"   --->   Operation 214 'add' 'add_ln691_2598' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln878_144 = zext i2 %n_V_144"   --->   Operation 215 'zext' 'zext_ln878_144' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.34ns)   --->   "%icmp_ln878_148 = icmp_eq  i2 %n_V_144, i2 2"   --->   Operation 216 'icmp' 'icmp_ln878_148' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln878_148, void %.split65, void" [./dut.cpp:227]   --->   Operation 218 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_790"   --->   Operation 219 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_148)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln674_80 = trunc i512 %p_Val2_s"   --->   Operation 220 'trunc' 'trunc_ln674_80' <Predicate = (!icmp_ln878_148)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%data_split_V_80_addr_1 = getelementptr i256 %data_split_V_80, i64 0, i64 %zext_ln878_144" [./dut.cpp:228]   --->   Operation 221 'getelementptr' 'data_split_V_80_addr_1' <Predicate = (!icmp_ln878_148)> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.74ns)   --->   "%store_ln228 = store i256 %trunc_ln674_80, i1 %data_split_V_80_addr_1" [./dut.cpp:228]   --->   Operation 222 'store' 'store_ln228' <Predicate = (!icmp_ln878_148)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 223 'partselect' 'r' <Predicate = (!icmp_ln878_148)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1497_144 = zext i256 %r"   --->   Operation 224 'zext' 'zext_ln1497_144' <Predicate = (!icmp_ln878_148)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 225 'br' 'br_ln0' <Predicate = (!icmp_ln878_148)> <Delay = 0.00>
ST_18 : Operation 226 [2/2] (0.74ns)   --->   "%data_split_V_80_load = load i1 %data_split_V_80_addr" [./dut.cpp:232]   --->   Operation 226 'load' 'data_split_V_80_load' <Predicate = (icmp_ln878_148)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 19 <SV = 11> <Delay = 1.96>
ST_19 : Operation 227 [1/2] (0.74ns)   --->   "%data_split_V_80_load = load i1 %data_split_V_80_addr" [./dut.cpp:232]   --->   Operation 227 'load' 'data_split_V_80_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_19 : Operation 228 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x025, i256 %data_split_V_80_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 228 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 229 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 0.62>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%c3_V = phi i3 %add_ln691_2575, void %.loopexit1240, i3 0, void %.preheader9.preheader"   --->   Operation 230 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.57ns)   --->   "%add_ln691_2575 = add i3 %c3_V, i3 1"   --->   Operation 231 'add' 'add_ln691_2575' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 232 [1/1] (0.49ns)   --->   "%icmp_ln890_2212 = icmp_eq  i3 %c3_V, i3 4"   --->   Operation 232 'icmp' 'icmp_ln890_2212' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 233 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln890_2212, void %.split39, void" [./dut.cpp:241]   --->   Operation 234 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2508"   --->   Operation 235 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_2212)> <Delay = 0.00>
ST_20 : Operation 236 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c3_V, i3 0"   --->   Operation 236 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_2212)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %icmp_ln870, void %.preheader6.preheader, void %.preheader7.preheader" [./dut.cpp:244]   --->   Operation 237 'br' 'br_ln244' <Predicate = (!icmp_ln890_2212)> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 238 'br' 'br_ln890' <Predicate = (!icmp_ln890_2212 & !icmp_ln870)> <Delay = 0.38>
ST_20 : Operation 239 [1/1] (0.38ns)   --->   "%br_ln255 = br void %.preheader7" [./dut.cpp:255]   --->   Operation 239 'br' 'br_ln255' <Predicate = (!icmp_ln890_2212 & icmp_ln870)> <Delay = 0.38>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %intra_trans_en_64, void %.loopexit1242, void %.preheader5.preheader" [./dut.cpp:280]   --->   Operation 240 'br' 'br_ln280' <Predicate = (icmp_ln890_2212)> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 241 'br' 'br_ln890' <Predicate = (intra_trans_en_64 & icmp_ln890_2212)> <Delay = 0.38>

State 21 <SV = 5> <Delay = 0.70>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%c4_V_120 = phi i5 %add_ln691_2579, void, i5 0, void %.preheader6.preheader"   --->   Operation 242 'phi' 'c4_V_120' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_21 : Operation 243 [1/1] (0.70ns)   --->   "%add_ln691_2579 = add i5 %c4_V_120, i5 1"   --->   Operation 243 'add' 'add_ln691_2579' <Predicate = (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 244 [1/1] (0.63ns)   --->   "%icmp_ln890_2217 = icmp_eq  i5 %c4_V_120, i5 16"   --->   Operation 244 'icmp' 'icmp_ln890_2217' <Predicate = (!icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 245 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln890_2217, void %.split31, void %.loopexit1240.loopexit" [./dut.cpp:260]   --->   Operation 246 'br' 'br_ln260' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_917" [./dut.cpp:260]   --->   Operation 247 'specloopname' 'specloopname_ln260' <Predicate = (!icmp_ln870 & !icmp_ln890_2217)> <Delay = 0.00>
ST_21 : Operation 248 [1/1] (0.38ns)   --->   "%br_ln261 = br void" [./dut.cpp:261]   --->   Operation 248 'br' 'br_ln261' <Predicate = (!icmp_ln870 & !icmp_ln890_2217)> <Delay = 0.38>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1240"   --->   Operation 249 'br' 'br_ln0' <Predicate = (!icmp_ln870 & icmp_ln890_2217)> <Delay = 0.00>
ST_21 : Operation 250 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %add_ln691_2578, void, i5 0, void %.preheader7.preheader"   --->   Operation 250 'phi' 'c4_V' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_21 : Operation 251 [1/1] (0.70ns)   --->   "%add_ln691_2578 = add i5 %c4_V, i5 1"   --->   Operation 251 'add' 'add_ln691_2578' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln255 = shl i5 %c4_V, i5 1" [./dut.cpp:255]   --->   Operation 252 'shl' 'shl_ln255' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_21 : Operation 253 [1/1] (0.63ns)   --->   "%icmp_ln890_2216 = icmp_eq  i5 %c4_V, i5 16"   --->   Operation 253 'icmp' 'icmp_ln890_2216' <Predicate = (icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 254 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 254 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %icmp_ln890_2216, void %.split37, void %.loopexit1240.loopexit100" [./dut.cpp:245]   --->   Operation 255 'br' 'br_ln245' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2511" [./dut.cpp:245]   --->   Operation 256 'specloopname' 'specloopname_ln245' <Predicate = (icmp_ln870 & !icmp_ln890_2216)> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (0.38ns)   --->   "%br_ln246 = br void" [./dut.cpp:246]   --->   Operation 257 'br' 'br_ln246' <Predicate = (icmp_ln870 & !icmp_ln890_2216)> <Delay = 0.38>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1240"   --->   Operation 258 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_2216)> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 259 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_2216) | (!icmp_ln870 & icmp_ln890_2217)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 0.43>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%c5_V_228 = phi i2 %add_ln691_2586, void, i2 0, void %.split31"   --->   Operation 260 'phi' 'c5_V_228' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (0.43ns)   --->   "%add_ln691_2586 = add i2 %c5_V_228, i2 1"   --->   Operation 261 'add' 'add_ln691_2586' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 262 [1/1] (0.34ns)   --->   "%icmp_ln890_2223 = icmp_eq  i2 %c5_V_228, i2 2"   --->   Operation 262 'icmp' 'icmp_ln890_2223' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 263 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %icmp_ln890_2223, void %.split29, void" [./dut.cpp:261]   --->   Operation 264 'br' 'br_ln261' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln261 = specloopname void @_ssdm_op_SpecLoopName, void @empty_924" [./dut.cpp:261]   --->   Operation 265 'specloopname' 'specloopname_ln261' <Predicate = (!icmp_ln890_2223)> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (0.38ns)   --->   "%br_ln263 = br void" [./dut.cpp:263]   --->   Operation 266 'br' 'br_ln263' <Predicate = (!icmp_ln890_2223)> <Delay = 0.38>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 267 'br' 'br_ln0' <Predicate = (icmp_ln890_2223)> <Delay = 0.00>

State 23 <SV = 7> <Delay = 0.70>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%c6_V_232 = phi i5 %add_ln691_2587, void %.split27, i5 0, void %.split29"   --->   Operation 268 'phi' 'c6_V_232' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.70ns)   --->   "%add_ln691_2587 = add i5 %c6_V_232, i5 1"   --->   Operation 269 'add' 'add_ln691_2587' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 270 [1/1] (0.63ns)   --->   "%icmp_ln890_2229 = icmp_eq  i5 %c6_V_232, i5 16"   --->   Operation 270 'icmp' 'icmp_ln890_2229' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 271 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 271 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln890_2229, void %.split27, void" [./dut.cpp:263]   --->   Operation 272 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 273 'br' 'br_ln0' <Predicate = (icmp_ln890_2229)> <Delay = 0.00>

State 24 <SV = 8> <Delay = 2.43>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln263 = specloopname void @_ssdm_op_SpecLoopName, void @empty_793" [./dut.cpp:263]   --->   Operation 274 'specloopname' 'specloopname_ln263' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 275 [1/1] (1.21ns)   --->   "%tmp_785 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 275 'read' 'tmp_785' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 276 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x06, i512 %tmp_785" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 276 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 277 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 6> <Delay = 0.70>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%c5_V_227 = phi i2 %add_ln691_2584, void, i2 0, void %.split37"   --->   Operation 278 'phi' 'c5_V_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (0.43ns)   --->   "%add_ln691_2584 = add i2 %c5_V_227, i2 1"   --->   Operation 279 'add' 'add_ln691_2584' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i2 %c5_V_227" [./dut.cpp:255]   --->   Operation 280 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.70ns)   --->   "%add_ln255 = add i5 %shl_ln255, i5 %zext_ln255" [./dut.cpp:255]   --->   Operation 281 'add' 'add_ln255' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_791_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln255, i4 0"   --->   Operation 282 'bitconcatenate' 'tmp_791_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 283 [1/1] (0.34ns)   --->   "%icmp_ln890_2222 = icmp_eq  i2 %c5_V_227, i2 2"   --->   Operation 283 'icmp' 'icmp_ln890_2222' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 284 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln890_2222, void %.split35, void" [./dut.cpp:246]   --->   Operation 285 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "%specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2492" [./dut.cpp:246]   --->   Operation 286 'specloopname' 'specloopname_ln246' <Predicate = (!icmp_ln890_2222)> <Delay = 0.00>
ST_25 : Operation 287 [1/1] (0.38ns)   --->   "%br_ln248 = br void" [./dut.cpp:248]   --->   Operation 287 'br' 'br_ln248' <Predicate = (!icmp_ln890_2222)> <Delay = 0.38>
ST_25 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 288 'br' 'br_ln0' <Predicate = (icmp_ln890_2222)> <Delay = 0.00>

State 26 <SV = 7> <Delay = 0.71>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%c6_V_231 = phi i5 %add_ln691_2585, void %.split33, i5 0, void %.split35"   --->   Operation 289 'phi' 'c6_V_231' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 290 [1/1] (0.70ns)   --->   "%add_ln691_2585 = add i5 %c6_V_231, i5 1"   --->   Operation 290 'add' 'add_ln691_2585' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i5 %c6_V_231" [./dut.cpp:255]   --->   Operation 291 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 292 [1/1] (0.71ns)   --->   "%add_ln255_1 = add i9 %tmp_791_cast, i9 %zext_ln255_1" [./dut.cpp:255]   --->   Operation 292 'add' 'add_ln255_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i9 %add_ln255_1" [./dut.cpp:255]   --->   Operation 293 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 294 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_15 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln255_2" [./dut.cpp:255]   --->   Operation 294 'getelementptr' 'local_A_ping_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 295 [1/1] (0.63ns)   --->   "%icmp_ln890_2228 = icmp_eq  i5 %c6_V_231, i5 16"   --->   Operation 295 'icmp' 'icmp_ln890_2228' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 296 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln890_2228, void %.split33, void" [./dut.cpp:248]   --->   Operation 297 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 298 'br' 'br_ln0' <Predicate = (icmp_ln890_2228)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 2.41>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2491" [./dut.cpp:248]   --->   Operation 299 'specloopname' 'specloopname_ln248' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (1.21ns)   --->   "%tmp_784 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x05" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 300 'read' 'tmp_784' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 301 [1/1] (1.20ns)   --->   "%store_ln255 = store i512 %tmp_784, i9 %local_A_ping_V_addr_15" [./dut.cpp:255]   --->   Operation 301 'store' 'store_ln255' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 302 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 6> <Delay = 0.70>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%c6_V_229 = phi i6 %add_ln691_2583, void, i6 0, void %.split49"   --->   Operation 303 'phi' 'c6_V_229' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 304 [1/1] (0.70ns)   --->   "%add_ln691_2583 = add i6 %c6_V_229, i6 1"   --->   Operation 304 'add' 'add_ln691_2583' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 305 [1/1] (0.61ns)   --->   "%icmp_ln890_2221 = icmp_eq  i6 %c6_V_229, i6 32"   --->   Operation 305 'icmp' 'icmp_ln890_2221' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 306 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 306 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln282 = br i1 %icmp_ln890_2221, void %.split47, void" [./dut.cpp:282]   --->   Operation 307 'br' 'br_ln282' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2442" [./dut.cpp:282]   --->   Operation 308 'specloopname' 'specloopname_ln282' <Predicate = (!icmp_ln890_2221)> <Delay = 0.00>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%div_i_i38 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_229, i32 1, i32 4"   --->   Operation 309 'partselect' 'div_i_i38' <Predicate = (!icmp_ln890_2221)> <Delay = 0.00>
ST_28 : Operation 310 [1/1] (0.00ns)   --->   "%empty_3733 = trunc i6 %c6_V_229"   --->   Operation 310 'trunc' 'empty_3733' <Predicate = (!icmp_ln890_2221)> <Delay = 0.00>
ST_28 : Operation 311 [1/1] (0.00ns)   --->   "%idxprom166 = zext i1 %empty_3733"   --->   Operation 311 'zext' 'idxprom166' <Predicate = (!icmp_ln890_2221)> <Delay = 0.00>
ST_28 : Operation 312 [1/1] (0.00ns)   --->   "%data_split_V_79_addr = getelementptr i256 %data_split_V_79, i64 0, i64 %idxprom166"   --->   Operation 312 'getelementptr' 'data_split_V_79_addr' <Predicate = (!icmp_ln890_2221)> <Delay = 0.00>
ST_28 : Operation 313 [1/1] (0.38ns)   --->   "%br_ln284 = br void" [./dut.cpp:284]   --->   Operation 313 'br' 'br_ln284' <Predicate = (!icmp_ln890_2221)> <Delay = 0.38>
ST_28 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 314 'br' 'br_ln0' <Predicate = (icmp_ln890_2221)> <Delay = 0.00>

State 29 <SV = 7> <Delay = 0.70>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "%c7_V_143 = phi i4 %add_ln691_2593, void, i4 0, void %.split47"   --->   Operation 315 'phi' 'c7_V_143' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (0.70ns)   --->   "%add_ln691_2593 = add i4 %c7_V_143, i4 1"   --->   Operation 316 'add' 'add_ln691_2593' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 317 [1/1] (0.65ns)   --->   "%icmp_ln890_2227 = icmp_eq  i4 %c7_V_143, i4 8"   --->   Operation 317 'icmp' 'icmp_ln890_2227' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 318 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln890_2227, void %.split45, void" [./dut.cpp:284]   --->   Operation 319 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2487" [./dut.cpp:284]   --->   Operation 320 'specloopname' 'specloopname_ln284' <Predicate = (!icmp_ln890_2227)> <Delay = 0.00>
ST_29 : Operation 321 [1/1] (0.38ns)   --->   "%br_ln286 = br void" [./dut.cpp:286]   --->   Operation 321 'br' 'br_ln286' <Predicate = (!icmp_ln890_2227)> <Delay = 0.38>
ST_29 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 322 'br' 'br_ln0' <Predicate = (icmp_ln890_2227)> <Delay = 0.00>

State 30 <SV = 8> <Delay = 1.90>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%c8_V_79 = phi i5 %add_ln691_2595, void, i5 0, void %.split45"   --->   Operation 323 'phi' 'c8_V_79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 324 [1/1] (0.70ns)   --->   "%add_ln691_2595 = add i5 %c8_V_79, i5 1"   --->   Operation 324 'add' 'add_ln691_2595' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 325 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V_79, i1 0" [./dut.cpp:292]   --->   Operation 325 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i6 %tmp" [./dut.cpp:292]   --->   Operation 326 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 327 [1/1] (0.70ns)   --->   "%add_ln292 = add i7 %zext_ln292, i7 %zext_ln890_207" [./dut.cpp:292]   --->   Operation 327 'add' 'add_ln292' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_780 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln292, i4 %div_i_i38" [./dut.cpp:292]   --->   Operation 328 'bitconcatenate' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln292_1 = zext i11 %tmp_780" [./dut.cpp:292]   --->   Operation 329 'zext' 'zext_ln292_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 330 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_8 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln292_1" [./dut.cpp:292]   --->   Operation 330 'getelementptr' 'local_A_pong_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 331 [1/1] (0.63ns)   --->   "%icmp_ln890_2233 = icmp_eq  i5 %c8_V_79, i5 16"   --->   Operation 331 'icmp' 'icmp_ln890_2233' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 332 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 332 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln890_2233, void %.split43, void" [./dut.cpp:286]   --->   Operation 333 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 334 [2/2] (1.20ns)   --->   "%in_data_V_315 = load i9 %local_A_pong_V_addr_8" [./dut.cpp:292]   --->   Operation 334 'load' 'in_data_V_315' <Predicate = (!icmp_ln890_2233)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_30 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 335 'br' 'br_ln0' <Predicate = (icmp_ln890_2233)> <Delay = 0.00>

State 31 <SV = 9> <Delay = 1.20>
ST_31 : Operation 336 [1/1] (0.00ns)   --->   "%specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2450" [./dut.cpp:286]   --->   Operation 336 'specloopname' 'specloopname_ln286' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 337 [1/2] (1.20ns)   --->   "%in_data_V_315 = load i9 %local_A_pong_V_addr_8" [./dut.cpp:292]   --->   Operation 337 'load' 'in_data_V_315' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_31 : Operation 338 [1/1] (0.38ns)   --->   "%br_ln293 = br void" [./dut.cpp:293]   --->   Operation 338 'br' 'br_ln293' <Predicate = true> <Delay = 0.38>

State 32 <SV = 10> <Delay = 1.08>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "%n_V_143 = phi i2 %add_ln691_2596, void %.split41, i2 0, void %.split43"   --->   Operation 339 'phi' 'n_V_143' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 340 [1/1] (0.00ns)   --->   "%p_Val2_225 = phi i512 %zext_ln1497_143, void %.split41, i512 %in_data_V_315, void %.split43"   --->   Operation 340 'phi' 'p_Val2_225' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 341 [1/1] (0.43ns)   --->   "%add_ln691_2596 = add i2 %n_V_143, i2 1"   --->   Operation 341 'add' 'add_ln691_2596' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln878_143 = zext i2 %n_V_143"   --->   Operation 342 'zext' 'zext_ln878_143' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 343 [1/1] (0.34ns)   --->   "%icmp_ln878_147 = icmp_eq  i2 %n_V_143, i2 2"   --->   Operation 343 'icmp' 'icmp_ln878_147' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 344 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 344 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %icmp_ln878_147, void %.split41, void" [./dut.cpp:293]   --->   Operation 345 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 346 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2515"   --->   Operation 346 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878_147)> <Delay = 0.00>
ST_32 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln674_79 = trunc i512 %p_Val2_225"   --->   Operation 347 'trunc' 'trunc_ln674_79' <Predicate = (!icmp_ln878_147)> <Delay = 0.00>
ST_32 : Operation 348 [1/1] (0.00ns)   --->   "%data_split_V_79_addr_1 = getelementptr i256 %data_split_V_79, i64 0, i64 %zext_ln878_143" [./dut.cpp:294]   --->   Operation 348 'getelementptr' 'data_split_V_79_addr_1' <Predicate = (!icmp_ln878_147)> <Delay = 0.00>
ST_32 : Operation 349 [1/1] (0.74ns)   --->   "%store_ln294 = store i256 %trunc_ln674_79, i1 %data_split_V_79_addr_1" [./dut.cpp:294]   --->   Operation 349 'store' 'store_ln294' <Predicate = (!icmp_ln878_147)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_32 : Operation 350 [1/1] (0.00ns)   --->   "%r_214 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_225, i32 256, i32 511"   --->   Operation 350 'partselect' 'r_214' <Predicate = (!icmp_ln878_147)> <Delay = 0.00>
ST_32 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln1497_143 = zext i256 %r_214"   --->   Operation 351 'zext' 'zext_ln1497_143' <Predicate = (!icmp_ln878_147)> <Delay = 0.00>
ST_32 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 352 'br' 'br_ln0' <Predicate = (!icmp_ln878_147)> <Delay = 0.00>
ST_32 : Operation 353 [2/2] (0.74ns)   --->   "%data_split_V_79_load = load i1 %data_split_V_79_addr" [./dut.cpp:298]   --->   Operation 353 'load' 'data_split_V_79_load' <Predicate = (icmp_ln878_147)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 33 <SV = 11> <Delay = 1.96>
ST_33 : Operation 354 [1/2] (0.74ns)   --->   "%data_split_V_79_load = load i1 %data_split_V_79_addr" [./dut.cpp:298]   --->   Operation 354 'load' 'data_split_V_79_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_33 : Operation 355 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x025, i256 %data_split_V_79_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 355 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_33 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 356 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 34 <SV = 2> <Delay = 0.43>
ST_34 : Operation 357 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %add_ln691_2568, void, i2 0, void %.preheader.preheader"   --->   Operation 357 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 358 [1/1] (0.43ns)   --->   "%add_ln691_2568 = add i2 %c5_V, i2 1"   --->   Operation 358 'add' 'add_ln691_2568' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %c5_V"   --->   Operation 359 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 360 [1/1] (0.34ns)   --->   "%icmp_ln890_2208 = icmp_eq  i2 %c5_V, i2 2"   --->   Operation 360 'icmp' 'icmp_ln890_2208' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 361 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 361 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %icmp_ln890_2208, void %.split15, void %.loopexit" [./dut.cpp:318]   --->   Operation 362 'br' 'br_ln318' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 363 [1/1] (0.00ns)   --->   "%specloopname_ln318 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2528" [./dut.cpp:318]   --->   Operation 363 'specloopname' 'specloopname_ln318' <Predicate = (!icmp_ln890_2208)> <Delay = 0.00>
ST_34 : Operation 364 [1/1] (0.38ns)   --->   "%br_ln319 = br void" [./dut.cpp:319]   --->   Operation 364 'br' 'br_ln319' <Predicate = (!icmp_ln890_2208)> <Delay = 0.38>
ST_34 : Operation 365 [1/1] (0.00ns)   --->   "%ret_ln372 = ret" [./dut.cpp:372]   --->   Operation 365 'ret' 'ret_ln372' <Predicate = (icmp_ln890_2208)> <Delay = 0.00>

State 35 <SV = 3> <Delay = 0.70>
ST_35 : Operation 366 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %add_ln691_2570, void, i6 0, void %.split15"   --->   Operation 366 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 367 [1/1] (0.70ns)   --->   "%add_ln691_2570 = add i6 %c6_V, i6 1"   --->   Operation 367 'add' 'add_ln691_2570' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 368 [1/1] (0.61ns)   --->   "%icmp_ln890_2210 = icmp_eq  i6 %c6_V, i6 32"   --->   Operation 368 'icmp' 'icmp_ln890_2210' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 369 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 369 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %icmp_ln890_2210, void %.split13, void" [./dut.cpp:319]   --->   Operation 370 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 371 [1/1] (0.00ns)   --->   "%specloopname_ln319 = specloopname void @_ssdm_op_SpecLoopName, void @empty_850" [./dut.cpp:319]   --->   Operation 371 'specloopname' 'specloopname_ln319' <Predicate = (!icmp_ln890_2210)> <Delay = 0.00>
ST_35 : Operation 372 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 372 'partselect' 'div_i_i' <Predicate = (!icmp_ln890_2210)> <Delay = 0.00>
ST_35 : Operation 373 [1/1] (0.00ns)   --->   "%empty_3734 = trunc i6 %c6_V"   --->   Operation 373 'trunc' 'empty_3734' <Predicate = (!icmp_ln890_2210)> <Delay = 0.00>
ST_35 : Operation 374 [1/1] (0.00ns)   --->   "%idxprom219 = zext i1 %empty_3734"   --->   Operation 374 'zext' 'idxprom219' <Predicate = (!icmp_ln890_2210)> <Delay = 0.00>
ST_35 : Operation 375 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 %idxprom219"   --->   Operation 375 'getelementptr' 'data_split_V_addr' <Predicate = (!icmp_ln890_2210)> <Delay = 0.00>
ST_35 : Operation 376 [1/1] (0.38ns)   --->   "%br_ln321 = br void" [./dut.cpp:321]   --->   Operation 376 'br' 'br_ln321' <Predicate = (!icmp_ln890_2210)> <Delay = 0.38>
ST_35 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 377 'br' 'br_ln0' <Predicate = (icmp_ln890_2210)> <Delay = 0.00>

State 36 <SV = 4> <Delay = 0.70>
ST_36 : Operation 378 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_2571, void, i4 0, void %.split13"   --->   Operation 378 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 379 [1/1] (0.70ns)   --->   "%add_ln691_2571 = add i4 %c7_V, i4 1"   --->   Operation 379 'add' 'add_ln691_2571' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 380 [1/1] (0.65ns)   --->   "%icmp_ln890_2211 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 380 'icmp' 'icmp_ln890_2211' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 381 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 381 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %icmp_ln890_2211, void %.split11, void" [./dut.cpp:321]   --->   Operation 382 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 383 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2485" [./dut.cpp:321]   --->   Operation 383 'specloopname' 'specloopname_ln321' <Predicate = (!icmp_ln890_2211)> <Delay = 0.00>
ST_36 : Operation 384 [1/1] (0.38ns)   --->   "%br_ln323 = br void" [./dut.cpp:323]   --->   Operation 384 'br' 'br_ln323' <Predicate = (!icmp_ln890_2211)> <Delay = 0.38>
ST_36 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 385 'br' 'br_ln0' <Predicate = (icmp_ln890_2211)> <Delay = 0.00>

State 37 <SV = 5> <Delay = 1.90>
ST_37 : Operation 386 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_2572, void, i5 0, void %.split11"   --->   Operation 386 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 387 [1/1] (0.70ns)   --->   "%add_ln691_2572 = add i5 %c8_V, i5 1"   --->   Operation 387 'add' 'add_ln691_2572' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 0" [./dut.cpp:329]   --->   Operation 388 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i6 %tmp_s" [./dut.cpp:329]   --->   Operation 389 'zext' 'zext_ln329' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 390 [1/1] (0.70ns)   --->   "%add_ln329 = add i7 %zext_ln329, i7 %zext_ln890" [./dut.cpp:329]   --->   Operation 390 'add' 'add_ln329' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_775 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln329, i4 %div_i_i" [./dut.cpp:329]   --->   Operation 391 'bitconcatenate' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln329_3 = zext i11 %tmp_775" [./dut.cpp:329]   --->   Operation 392 'zext' 'zext_ln329_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 393 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln329_3" [./dut.cpp:329]   --->   Operation 393 'getelementptr' 'local_A_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 394 [1/1] (0.63ns)   --->   "%icmp_ln890_2214 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 394 'icmp' 'icmp_ln890_2214' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 395 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 395 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln323 = br i1 %icmp_ln890_2214, void %.split9, void" [./dut.cpp:323]   --->   Operation 396 'br' 'br_ln323' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 397 [2/2] (1.20ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:329]   --->   Operation 397 'load' 'in_data_V' <Predicate = (!icmp_ln890_2214)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_37 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 398 'br' 'br_ln0' <Predicate = (icmp_ln890_2214)> <Delay = 0.00>

State 38 <SV = 6> <Delay = 1.20>
ST_38 : Operation 399 [1/1] (0.00ns)   --->   "%specloopname_ln323 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2526" [./dut.cpp:323]   --->   Operation 399 'specloopname' 'specloopname_ln323' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 400 [1/2] (1.20ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:329]   --->   Operation 400 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_38 : Operation 401 [1/1] (0.38ns)   --->   "%br_ln330 = br void" [./dut.cpp:330]   --->   Operation 401 'br' 'br_ln330' <Predicate = true> <Delay = 0.38>

State 39 <SV = 7> <Delay = 1.08>
ST_39 : Operation 402 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_2573, void %.split, i2 0, void %.split9"   --->   Operation 402 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 403 [1/1] (0.00ns)   --->   "%p_Val2_226 = phi i512 %zext_ln1497, void %.split, i512 %in_data_V, void %.split9"   --->   Operation 403 'phi' 'p_Val2_226' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 404 [1/1] (0.43ns)   --->   "%add_ln691_2573 = add i2 %n_V, i2 1"   --->   Operation 404 'add' 'add_ln691_2573' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 405 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 406 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 406 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 407 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 407 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln330 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:330]   --->   Operation 408 'br' 'br_ln330' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 409 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_448"   --->   Operation 409 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_39 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %p_Val2_226"   --->   Operation 410 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_39 : Operation 411 [1/1] (0.00ns)   --->   "%data_split_V_addr_360 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:331]   --->   Operation 411 'getelementptr' 'data_split_V_addr_360' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_39 : Operation 412 [1/1] (0.74ns)   --->   "%store_ln331 = store i256 %trunc_ln674, i1 %data_split_V_addr_360" [./dut.cpp:331]   --->   Operation 412 'store' 'store_ln331' <Predicate = (!icmp_ln878)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_39 : Operation 413 [1/1] (0.00ns)   --->   "%r_215 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_226, i32 256, i32 511"   --->   Operation 413 'partselect' 'r_215' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_39 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r_215"   --->   Operation 414 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_39 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 415 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_39 : Operation 416 [2/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr" [./dut.cpp:335]   --->   Operation 416 'load' 'data_split_V_load' <Predicate = (icmp_ln878)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 40 <SV = 8> <Delay = 1.96>
ST_40 : Operation 417 [1/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr" [./dut.cpp:335]   --->   Operation 417 'load' 'data_split_V_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_40 : Operation 418 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x025, i256 %data_split_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 418 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_40 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 419 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [17]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [17]  (0 ns)
	'add' operation ('add_ln691') [19]  (0.572 ns)

 <State 3>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_2569') [27]  (0 ns)
	'add' operation ('add_ln691_2569') [29]  (0.572 ns)

 <State 4>: 0.705ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V') [39]  (0 ns)
	'add' operation ('c2.V') [40]  (0.705 ns)

 <State 5>: 0.622ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691_2576') [50]  (0 ns)
	'add' operation ('add_ln691_2576') [51]  (0.572 ns)
	blocking operation 0.0495 ns on control path)

 <State 6>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_2581') [99]  (0 ns)
	'add' operation ('add_ln691_2581') [100]  (0.707 ns)

 <State 7>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_2591') [71]  (0 ns)
	'add' operation ('add_ln691_2591') [72]  (0.436 ns)

 <State 8>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2592') [80]  (0 ns)
	'add' operation ('add_ln691_2592') [81]  (0.707 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_0_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [87]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_1_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [88]  (1.22 ns)

 <State 10>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_2589') [109]  (0 ns)
	'add' operation ('add_ln189', ./dut.cpp:189) [112]  (0.707 ns)

 <State 11>: 0.715ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2590') [121]  (0 ns)
	'add' operation ('add_ln189_1', ./dut.cpp:189) [124]  (0.715 ns)

 <State 12>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_0_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [132]  (1.22 ns)
	'store' operation ('store_ln189', ./dut.cpp:189) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:158 [133]  (1.2 ns)

 <State 13>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_2577') [324]  (0 ns)
	'add' operation ('add_ln691_2577') [325]  (0.436 ns)

 <State 14>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2588') [158]  (0 ns)
	'add' operation ('add_ln691_2588') [159]  (0.706 ns)

 <State 15>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_2594') [171]  (0 ns)
	'add' operation ('add_ln691_2594') [172]  (0.708 ns)

 <State 16>: 1.91ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_2597') [180]  (0 ns)
	'add' operation ('add_ln226', ./dut.cpp:226) [184]  (0.706 ns)
	'getelementptr' operation ('local_A_ping_V_addr_16', ./dut.cpp:226) [187]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:226) on array 'local_A_ping.V', ./dut.cpp:157 [193]  (1.2 ns)

 <State 17>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:226) on array 'local_A_ping.V', ./dut.cpp:157 [193]  (1.2 ns)

 <State 18>: 1.09ns
The critical path consists of the following:
	'load' operation ('data_split_V_80_load', ./dut.cpp:232) on array 'data_split.V', ./dut.cpp:211 [212]  (0.746 ns)
	blocking operation 0.343 ns on control path)

 <State 19>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_80_load', ./dut.cpp:232) on array 'data_split.V', ./dut.cpp:211 [212]  (0.746 ns)
	fifo write on port 'fifo_A_PE_0_0_x025' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [213]  (1.22 ns)

 <State 20>: 0.622ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691_2575') [226]  (0 ns)
	'add' operation ('add_ln691_2575') [227]  (0.572 ns)
	blocking operation 0.0495 ns on control path)

 <State 21>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_2578') [275]  (0 ns)
	'add' operation ('add_ln691_2578') [276]  (0.707 ns)

 <State 22>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_2586') [247]  (0 ns)
	'add' operation ('add_ln691_2586') [248]  (0.436 ns)

 <State 23>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2587') [256]  (0 ns)
	'add' operation ('add_ln691_2587') [257]  (0.707 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_0_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [263]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_1_x06' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [264]  (1.22 ns)

 <State 25>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_2584') [285]  (0 ns)
	'add' operation ('add_ln255', ./dut.cpp:255) [288]  (0.707 ns)

 <State 26>: 0.715ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2585') [297]  (0 ns)
	'add' operation ('add_ln255_1', ./dut.cpp:255) [300]  (0.715 ns)

 <State 27>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_0_x05' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [308]  (1.22 ns)
	'store' operation ('store_ln255', ./dut.cpp:255) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:157 [309]  (1.2 ns)

 <State 28>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2583') [334]  (0 ns)
	'add' operation ('add_ln691_2583') [335]  (0.706 ns)

 <State 29>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_2593') [347]  (0 ns)
	'add' operation ('add_ln691_2593') [348]  (0.708 ns)

 <State 30>: 1.91ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_2595') [356]  (0 ns)
	'add' operation ('add_ln292', ./dut.cpp:292) [360]  (0.706 ns)
	'getelementptr' operation ('local_A_pong_V_addr_8', ./dut.cpp:292) [363]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:292) on array 'local_A_pong.V', ./dut.cpp:158 [369]  (1.2 ns)

 <State 31>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:292) on array 'local_A_pong.V', ./dut.cpp:158 [369]  (1.2 ns)

 <State 32>: 1.09ns
The critical path consists of the following:
	'load' operation ('data_split_V_79_load', ./dut.cpp:298) on array 'data_split.V', ./dut.cpp:277 [388]  (0.746 ns)
	blocking operation 0.343 ns on control path)

 <State 33>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_79_load', ./dut.cpp:298) on array 'data_split.V', ./dut.cpp:277 [388]  (0.746 ns)
	fifo write on port 'fifo_A_PE_0_0_x025' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [389]  (1.22 ns)

 <State 34>: 0.436ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_2568') [409]  (0 ns)
	'add' operation ('add_ln691_2568') [410]  (0.436 ns)

 <State 35>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_2570') [419]  (0 ns)
	'add' operation ('add_ln691_2570') [420]  (0.706 ns)

 <State 36>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_2571') [432]  (0 ns)
	'add' operation ('add_ln691_2571') [433]  (0.708 ns)

 <State 37>: 1.91ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_2572') [441]  (0 ns)
	'add' operation ('add_ln329', ./dut.cpp:329) [445]  (0.706 ns)
	'getelementptr' operation ('local_A_ping_V_addr', ./dut.cpp:329) [448]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:329) on array 'local_A_ping.V', ./dut.cpp:157 [454]  (1.2 ns)

 <State 38>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:329) on array 'local_A_ping.V', ./dut.cpp:157 [454]  (1.2 ns)

 <State 39>: 1.09ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:335) on array 'data_split.V', ./dut.cpp:314 [473]  (0.746 ns)
	blocking operation 0.343 ns on control path)

 <State 40>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:335) on array 'data_split.V', ./dut.cpp:314 [473]  (0.746 ns)
	fifo write on port 'fifo_A_PE_0_0_x025' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [474]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
