// Seed: 1738112470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output tri id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  assign module_1.id_0 = 0;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [-1 'b0 : 1] id_19;
  assign id_7 = id_12;
  if (1 ==? id_13++) logic id_20;
  logic id_21 = -1'b0;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  wand  id_2
);
  assign id_1 = id_2;
  logic id_4;
  ;
  id_5 :
  assert property (@(posedge id_2) 1)
  else id_1 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
