// PTX CompilerJob of MethodInstance for frb(::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 7.1
.target sm_86
.address_size 64

	// .globl	_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE // -- Begin function _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE
.visible .entry _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE(
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_5[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<142>;
	.reg .b16 	%rs<289>;
	.reg .b32 	%r<3554>;
	.reg .f32 	%f<402>;
	.reg .b64 	%rd<283>;

// %bb.0:                               // %conversion
	// begin inline asm
	mov.u32 %r294, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r294, 76895;
	@%p1 bra 	LBB0_94;
	bra.uni 	LBB0_1;
LBB0_94:                                // %L10
	ld.param.u64 	%rd14, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_5];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	or.b32  	%r295, %r3, %r1;
	mad.lo.s32 	%r296, %r4, 768, %r295;
	mul.wide.u32 	%rd20, %r296, 4;
	add.s64 	%rd5, %rd14, %rd20;
	mov.u32 	%r297, 1;
	st.global.u32 	[%rd5], %r297;
	and.b32  	%r5, %r1, 3;
	shr.u32 	%r6, %r1, 2;
	mul.lo.s32 	%r298, %r5, %r6;
	and.b32  	%r299, %r298, 7;
	cvt.rn.f32.u32 	%f102, %r299;
	mov.f32 	%f103, 0f40800000;
	div.approx.f32 	%f1, %f102, %f103;
	abs.f32 	%f400, %f1;
	setp.lt.f32 	%p2, %f400, 0f40000000;
	@%p2 bra 	LBB0_106;
// %bb.95:
	setp.gtu.f32 	%p3, %f400, 0f4B800000;
	@%p3 bra 	LBB0_102;
	bra.uni 	LBB0_96;
LBB0_102:
	mov.b32 	%r225, %f400;
	and.b32  	%r300, %r225, 8388607;
	or.b32  	%r3552, %r300, 1065353216;
	mov.b32 	%f399, %r3552;
	add.s32 	%r301, %r225, -1073741824;
	and.b32  	%r3553, %r301, -8388608;
	setp.eq.s32 	%p9, %r3553, 0;
	@%p9 bra 	LBB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i1286.preheader
	mov.f32 	%f113, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f112,%f113;
	// end inline asm
LBB0_104:                               // %__nv_fmaf_rn.exit4.i.i.i1286
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r302, %r3553, 192937984;
	add.s32 	%r303, %r302, %r3552;
	mov.b32 	%f114, %r303;
	mul.f32 	%f115, %f112, %f114;
	sub.f32 	%f116, %f114, %f115;
	fma.rn.f32 	%f117, %f116, %f112, %f115;
	sub.f32 	%f118, %f114, %f117;
	fma.rz.f32 	%f119, %f118, %f112, %f117;
	cvt.rzi.f32.f32 	%f120, %f119;
	sub.f32 	%f399, %f114, %f120;
	sub.s32 	%r3553, %r3553, %r302;
	mov.b32 	%r3552, %f399;
	setp.ne.s32 	%p10, %r3553, 0;
	setp.ne.s32 	%p11, %r3552, 0;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	LBB0_104;
LBB0_105:                               // %__internal_fmodf_slowpath_mod.exit.i.i1288
	setp.gt.u32 	%p13, %r225, 2139095039;
	selp.f32 	%f121, 0f7FFFFFFF, 0f4B800000, %p13;
	mul.f32 	%f122, %f399, 0f34000000;
	mul.f32 	%f400, %f121, %f122;
	bra.uni 	LBB0_106;
LBB0_96:                                // %__nv_fast_fdividef.exit.i.i.i1258
	mov.f32 	%f104, 0f40000000;
	div.approx.f32 	%f105, %f400, %f104;
	cvt.rzi.f32.f32 	%f398, %f105;
	fma.rn.f32 	%f88, %f398, 0fC0000000, %f400;
	mov.b32 	%r224, %f88;
	setp.lt.u32 	%p4, %r224, 1073741824;
	@%p4 bra 	LBB0_101;
// %bb.97:
	setp.lt.u32 	%p5, %r224, -2147483647;
	@%p5 bra 	LBB0_99;
// %bb.98:
	add.f32 	%f110, %f398, 0fBF800000;
	setp.lt.f32 	%p8, %f88, 0fC0000000;
	add.f32 	%f111, %f110, 0fBF800000;
	selp.f32 	%f398, %f111, %f110, %p8;
	bra.uni 	LBB0_101;
LBB0_99:
	add.f32 	%f398, %f398, 0f3F800000;
	setp.ltu.f32 	%p6, %f88, 0f40800000;
	@%p6 bra 	LBB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i1263
	add.f32 	%f106, %f398, 0f3F800000;
	fma.rn.f32 	%f108, %f104, 0fC0400000, %f88;
	setp.ge.f32 	%p7, %f108, 0f00000000;
	add.f32 	%f109, %f106, 0f3F800000;
	selp.f32 	%f398, %f109, %f106, %p7;
LBB0_101:                               // %__internal_fmodf_fastpath_quot.exit.i.i1267
	fma.rn.f32 	%f400, %f398, 0fC0000000, %f400;
LBB0_106:                               // %__internal_fmodf_kernel.exit.i1292
	abs.f32 	%f123, %f400;
	setp.gtu.f32 	%p14, %f123, 0f7F800000;
	@%p14 bra 	LBB0_108;
// %bb.107:
	mov.b32 	%r304, %f1;
	and.b32  	%r305, %r304, -2147483648;
	mov.b32 	%r306, %f400;
	or.b32  	%r307, %r305, %r306;
	mov.b32 	%f400, %r307;
LBB0_108:                               // %__nv_fmodf.exit1293
	add.f32 	%f125, %f400, %f400;
	mov.b32 	%r314, %f125;
	and.b32  	%r315, %r314, -2147483648;
	or.b32  	%r316, %r315, 1056964608;
	mov.b32 	%f126, %r316;
	add.f32 	%f127, %f125, %f126;
	cvt.rzi.f32.f32 	%f128, %f127;
	abs.f32 	%f129, %f125;
	setp.gt.f32 	%p15, %f129, 0f4B000000;
	selp.f32 	%f130, %f125, %f128, %p15;
	cvt.rzi.f32.f32 	%f131, %f125;
	setp.lt.f32 	%p16, %f129, 0f3F000000;
	selp.f32 	%f132, %f131, %f130, %p16;
	cvt.rzi.s32.f32 	%r317, %f132;
	fma.rn.f32 	%f133, %f132, 0fBF000000, %f400;
	mul.f32 	%f134, %f133, 0f34222169;
	fma.rn.f32 	%f135, %f133, 0f40490FDA, %f134;
	mul.f32 	%f136, %f135, %f135;
	fma.rn.f32 	%f137, %f136, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f138, %f137, %f136, 0f3D2AAABB;
	fma.rn.f32 	%f139, %f138, %f136, 0fBEFFFFFF;
	fma.rn.f32 	%f140, %f139, %f136, 0f3F800000;
	fma.rn.f32 	%f141, %f136, %f135, 0f00000000;
	fma.rn.f32 	%f142, %f136, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f143, %f142, %f136, 0fBE2AAAA8;
	fma.rn.f32 	%f144, %f143, %f141, %f135;
	and.b32  	%r318, %r317, 1;
	setp.eq.b32 	%p17, %r318, 1;
	selp.f32 	%f145, %f140, %f144, %p17;
	selp.f32 	%f146, %f144, %f140, %p17;
	and.b32  	%r319, %r317, 2;
	setp.eq.s32 	%p18, %r319, 0;
	neg.f32 	%f147, %f145;
	selp.f32 	%f148, %f145, %f147, %p18;
	add.s32 	%r320, %r317, 1;
	and.b32  	%r321, %r320, 2;
	mov.f32 	%f396, 0f00000000;
	cvt.rzi.f32.f32 	%f151, %f400;
	setp.eq.f32 	%p20, %f151, %f400;
	mul.f32 	%f152, %f400, 0f00000000;
	shl.b32 	%r234, %r1, 1;
	and.b32  	%r235, %r234, 6;
	or.b32  	%r236, %r235, 1;
	setp.eq.s32 	%p22, %r235, 6;
	mov.f32 	%f372, 0f41C00000;
	mul.lo.s32 	%r3453, %r235, %r6;
	mov.f32 	%f378, %f396;
	mov.f32 	%f379, %f396;
	@%p22 bra 	LBB0_17;
// %bb.2:                               // %L186
	cvt.u16.u32 	%rs2, %r3453;
	and.b16  	%rs3, %rs2, 255;
	mul.lo.s16 	%rs4, %rs3, 171;
	shr.u16 	%rs5, %rs4, 13;
	mul.lo.s16 	%rs6, %rs5, 48;
	sub.s16 	%rs7, %rs2, %rs6;
	and.b16  	%rs8, %rs7, 255;
	cvt.rn.f32.u16 	%f157, %rs8;
	div.approx.f32 	%f3, %f157, %f372;
	abs.f32 	%f376, %f3;
	setp.lt.f32 	%p23, %f376, 0f40000000;
	@%p23 bra 	LBB0_14;
// %bb.3:
	setp.gtu.f32 	%p24, %f376, 0f4B800000;
	@%p24 bra 	LBB0_10;
	bra.uni 	LBB0_4;
LBB0_10:
	mov.b32 	%r8, %f376;
	and.b32  	%r323, %r8, 8388607;
	or.b32  	%r3456, %r323, 1065353216;
	mov.b32 	%f375, %r3456;
	add.s32 	%r324, %r8, -1073741824;
	and.b32  	%r3457, %r324, -8388608;
	setp.eq.s32 	%p30, %r3457, 0;
	@%p30 bra 	LBB0_13;
// %bb.11:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f168, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f167,%f168;
	// end inline asm
LBB0_12:                                // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r325, %r3457, 192937984;
	add.s32 	%r326, %r325, %r3456;
	mov.b32 	%f169, %r326;
	mul.f32 	%f170, %f167, %f169;
	sub.f32 	%f171, %f169, %f170;
	fma.rn.f32 	%f172, %f171, %f167, %f170;
	sub.f32 	%f173, %f169, %f172;
	fma.rz.f32 	%f174, %f173, %f167, %f172;
	cvt.rzi.f32.f32 	%f175, %f174;
	sub.f32 	%f375, %f169, %f175;
	sub.s32 	%r3457, %r3457, %r325;
	mov.b32 	%r3456, %f375;
	setp.ne.s32 	%p31, %r3457, 0;
	setp.ne.s32 	%p32, %r3456, 0;
	and.pred  	%p33, %p31, %p32;
	@%p33 bra 	LBB0_12;
LBB0_13:                                // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p34, %r8, 2139095039;
	selp.f32 	%f176, 0f7FFFFFFF, 0f4B800000, %p34;
	mul.f32 	%f177, %f375, 0f34000000;
	mul.f32 	%f376, %f176, %f177;
	bra.uni 	LBB0_14;
LBB0_4:                                 // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f159, 0f40000000;
	div.approx.f32 	%f160, %f376, %f159;
	cvt.rzi.f32.f32 	%f374, %f160;
	fma.rn.f32 	%f6, %f374, 0fC0000000, %f376;
	mov.b32 	%r7, %f6;
	setp.lt.u32 	%p25, %r7, 1073741824;
	@%p25 bra 	LBB0_9;
// %bb.5:
	setp.lt.u32 	%p26, %r7, -2147483647;
	@%p26 bra 	LBB0_7;
// %bb.6:
	add.f32 	%f165, %f374, 0fBF800000;
	setp.lt.f32 	%p29, %f6, 0fC0000000;
	add.f32 	%f166, %f165, 0fBF800000;
	selp.f32 	%f374, %f166, %f165, %p29;
	bra.uni 	LBB0_9;
LBB0_7:
	add.f32 	%f374, %f374, 0f3F800000;
	setp.ltu.f32 	%p27, %f6, 0f40800000;
	@%p27 bra 	LBB0_9;
// %bb.8:                               // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f161, %f374, 0f3F800000;
	fma.rn.f32 	%f163, %f159, 0fC0400000, %f6;
	setp.ge.f32 	%p28, %f163, 0f00000000;
	add.f32 	%f164, %f161, 0f3F800000;
	selp.f32 	%f374, %f164, %f161, %p28;
LBB0_9:                                 // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f376, %f374, 0fC0000000, %f376;
LBB0_14:                                // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f178, %f376;
	setp.gtu.f32 	%p35, %f178, 0f7F800000;
	@%p35 bra 	LBB0_16;
// %bb.15:
	mov.b32 	%r327, %f3;
	and.b32  	%r328, %r327, -2147483648;
	mov.b32 	%r329, %f376;
	or.b32  	%r330, %r328, %r329;
	mov.b32 	%f376, %r330;
LBB0_16:                                // %__nv_fmodf.exit
	add.f32 	%f179, %f376, %f376;
	mov.b32 	%r331, %f179;
	and.b32  	%r332, %r331, -2147483648;
	or.b32  	%r333, %r332, 1056964608;
	mov.b32 	%f180, %r333;
	add.f32 	%f181, %f179, %f180;
	cvt.rzi.f32.f32 	%f182, %f181;
	abs.f32 	%f183, %f179;
	setp.gt.f32 	%p36, %f183, 0f4B000000;
	selp.f32 	%f184, %f179, %f182, %p36;
	cvt.rzi.f32.f32 	%f185, %f179;
	setp.lt.f32 	%p37, %f183, 0f3F000000;
	selp.f32 	%f186, %f185, %f184, %p37;
	cvt.rzi.s32.f32 	%r334, %f186;
	fma.rn.f32 	%f187, %f186, 0fBF000000, %f376;
	mul.f32 	%f188, %f187, 0f34222169;
	fma.rn.f32 	%f189, %f187, 0f40490FDA, %f188;
	mul.f32 	%f190, %f189, %f189;
	fma.rn.f32 	%f191, %f190, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f192, %f191, %f190, 0f3D2AAABB;
	fma.rn.f32 	%f193, %f192, %f190, 0fBEFFFFFF;
	fma.rn.f32 	%f194, %f193, %f190, 0f3F800000;
	fma.rn.f32 	%f195, %f190, %f189, 0f00000000;
	fma.rn.f32 	%f196, %f190, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f197, %f196, %f190, 0fBE2AAAA8;
	fma.rn.f32 	%f198, %f197, %f195, %f189;
	and.b32  	%r335, %r334, 1;
	setp.eq.b32 	%p38, %r335, 1;
	selp.f32 	%f199, %f194, %f198, %p38;
	selp.f32 	%f200, %f198, %f194, %p38;
	and.b32  	%r336, %r334, 2;
	setp.eq.s32 	%p39, %r336, 0;
	neg.f32 	%f201, %f199;
	selp.f32 	%f202, %f199, %f201, %p39;
	add.s32 	%r337, %r334, 1;
	and.b32  	%r338, %r337, 2;
	setp.eq.s32 	%p40, %r338, 0;
	mov.f32 	%f203, 0f00000000;
	sub.f32 	%f204, %f203, %f200;
	selp.f32 	%f205, %f200, %f204, %p40;
	cvt.rzi.f32.f32 	%f206, %f376;
	setp.eq.f32 	%p41, %f206, %f376;
	mul.f32 	%f207, %f376, 0f00000000;
	selp.f32 	%f379, %f207, %f202, %p41;
	abs.f32 	%f208, %f376;
	setp.gt.f32 	%p42, %f208, 0f4B800000;
	add.f32 	%f209, %f379, 0f3F800000;
	selp.f32 	%f378, %f209, %f205, %p42;
LBB0_17:                                // %L202
	setp.eq.s32 	%p19, %r321, 0;
	sub.f32 	%f149, %f396, %f146;
	selp.f32 	%f153, %f152, %f148, %p20;
	abs.f32 	%f154, %f400;
	setp.gt.u32 	%p43, %r236, 5;
	mul.lo.s32 	%r3454, %r236, %r6;
	mov.f32 	%f384, %f396;
	mov.f32 	%f385, %f396;
	@%p43 bra 	LBB0_33;
// %bb.18:                              // %L206
	mul.hi.u32 	%r340, %r3454, -1431655765;
	shr.u32 	%r341, %r340, 5;
	mul.lo.s32 	%r342, %r341, 48;
	sub.s32 	%r343, %r3454, %r342;
	cvt.rn.f32.s32 	%f211, %r343;
	div.approx.f32 	%f24, %f211, %f372;
	abs.f32 	%f382, %f24;
	setp.lt.f32 	%p44, %f382, 0f40000000;
	@%p44 bra 	LBB0_30;
// %bb.19:
	setp.gtu.f32 	%p45, %f382, 0f4B800000;
	@%p45 bra 	LBB0_26;
	bra.uni 	LBB0_20;
LBB0_26:
	mov.b32 	%r16, %f382;
	and.b32  	%r344, %r16, 8388607;
	or.b32  	%r3458, %r344, 1065353216;
	mov.b32 	%f381, %r3458;
	add.s32 	%r345, %r16, -1073741824;
	and.b32  	%r3459, %r345, -8388608;
	setp.eq.s32 	%p51, %r3459, 0;
	@%p51 bra 	LBB0_29;
// %bb.27:                              // %__nv_fmaf_rn.exit4.i.i.i1148.preheader
	mov.f32 	%f222, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f221,%f222;
	// end inline asm
LBB0_28:                                // %__nv_fmaf_rn.exit4.i.i.i1148
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r346, %r3459, 192937984;
	add.s32 	%r347, %r346, %r3458;
	mov.b32 	%f223, %r347;
	mul.f32 	%f224, %f221, %f223;
	sub.f32 	%f225, %f223, %f224;
	fma.rn.f32 	%f226, %f225, %f221, %f224;
	sub.f32 	%f227, %f223, %f226;
	fma.rz.f32 	%f228, %f227, %f221, %f226;
	cvt.rzi.f32.f32 	%f229, %f228;
	sub.f32 	%f381, %f223, %f229;
	sub.s32 	%r3459, %r3459, %r346;
	mov.b32 	%r3458, %f381;
	setp.ne.s32 	%p52, %r3459, 0;
	setp.ne.s32 	%p53, %r3458, 0;
	and.pred  	%p54, %p52, %p53;
	@%p54 bra 	LBB0_28;
LBB0_29:                                // %__internal_fmodf_slowpath_mod.exit.i.i1150
	setp.gt.u32 	%p55, %r16, 2139095039;
	selp.f32 	%f230, 0f7FFFFFFF, 0f4B800000, %p55;
	mul.f32 	%f231, %f381, 0f34000000;
	mul.f32 	%f382, %f230, %f231;
	bra.uni 	LBB0_30;
LBB0_20:                                // %__nv_fast_fdividef.exit.i.i.i1120
	mov.f32 	%f213, 0f40000000;
	div.approx.f32 	%f214, %f382, %f213;
	cvt.rzi.f32.f32 	%f380, %f214;
	fma.rn.f32 	%f27, %f380, 0fC0000000, %f382;
	mov.b32 	%r15, %f27;
	setp.lt.u32 	%p46, %r15, 1073741824;
	@%p46 bra 	LBB0_25;
// %bb.21:
	setp.lt.u32 	%p47, %r15, -2147483647;
	@%p47 bra 	LBB0_23;
// %bb.22:
	add.f32 	%f219, %f380, 0fBF800000;
	setp.lt.f32 	%p50, %f27, 0fC0000000;
	add.f32 	%f220, %f219, 0fBF800000;
	selp.f32 	%f380, %f220, %f219, %p50;
	bra.uni 	LBB0_25;
LBB0_23:
	add.f32 	%f380, %f380, 0f3F800000;
	setp.ltu.f32 	%p48, %f27, 0f40800000;
	@%p48 bra 	LBB0_25;
// %bb.24:                              // %__nv_fmaf_rn.exit.i.i.i1125
	add.f32 	%f215, %f380, 0f3F800000;
	fma.rn.f32 	%f217, %f213, 0fC0400000, %f27;
	setp.ge.f32 	%p49, %f217, 0f00000000;
	add.f32 	%f218, %f215, 0f3F800000;
	selp.f32 	%f380, %f218, %f215, %p49;
LBB0_25:                                // %__internal_fmodf_fastpath_quot.exit.i.i1129
	fma.rn.f32 	%f382, %f380, 0fC0000000, %f382;
LBB0_30:                                // %__internal_fmodf_kernel.exit.i1154
	abs.f32 	%f232, %f382;
	setp.gtu.f32 	%p56, %f232, 0f7F800000;
	@%p56 bra 	LBB0_32;
// %bb.31:
	mov.b32 	%r348, %f24;
	and.b32  	%r349, %r348, -2147483648;
	mov.b32 	%r350, %f382;
	or.b32  	%r351, %r349, %r350;
	mov.b32 	%f382, %r351;
LBB0_32:                                // %__nv_fmodf.exit1155
	add.f32 	%f233, %f382, %f382;
	mov.b32 	%r352, %f233;
	and.b32  	%r353, %r352, -2147483648;
	or.b32  	%r354, %r353, 1056964608;
	mov.b32 	%f234, %r354;
	add.f32 	%f235, %f233, %f234;
	cvt.rzi.f32.f32 	%f236, %f235;
	abs.f32 	%f237, %f233;
	setp.gt.f32 	%p57, %f237, 0f4B000000;
	selp.f32 	%f238, %f233, %f236, %p57;
	cvt.rzi.f32.f32 	%f239, %f233;
	setp.lt.f32 	%p58, %f237, 0f3F000000;
	selp.f32 	%f240, %f239, %f238, %p58;
	cvt.rzi.s32.f32 	%r355, %f240;
	fma.rn.f32 	%f241, %f240, 0fBF000000, %f382;
	mul.f32 	%f242, %f241, 0f34222169;
	fma.rn.f32 	%f243, %f241, 0f40490FDA, %f242;
	mul.f32 	%f244, %f243, %f243;
	fma.rn.f32 	%f245, %f244, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f246, %f245, %f244, 0f3D2AAABB;
	fma.rn.f32 	%f247, %f246, %f244, 0fBEFFFFFF;
	fma.rn.f32 	%f248, %f247, %f244, 0f3F800000;
	fma.rn.f32 	%f249, %f244, %f243, 0f00000000;
	fma.rn.f32 	%f250, %f244, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f251, %f250, %f244, 0fBE2AAAA8;
	fma.rn.f32 	%f252, %f251, %f249, %f243;
	and.b32  	%r356, %r355, 1;
	setp.eq.b32 	%p59, %r356, 1;
	selp.f32 	%f253, %f248, %f252, %p59;
	selp.f32 	%f254, %f252, %f248, %p59;
	and.b32  	%r357, %r355, 2;
	setp.eq.s32 	%p60, %r357, 0;
	neg.f32 	%f255, %f253;
	selp.f32 	%f256, %f253, %f255, %p60;
	add.s32 	%r358, %r355, 1;
	and.b32  	%r359, %r358, 2;
	setp.eq.s32 	%p61, %r359, 0;
	mov.f32 	%f257, 0f00000000;
	sub.f32 	%f258, %f257, %f254;
	selp.f32 	%f259, %f254, %f258, %p61;
	cvt.rzi.f32.f32 	%f260, %f382;
	setp.eq.f32 	%p62, %f260, %f382;
	mul.f32 	%f261, %f382, 0f00000000;
	selp.f32 	%f385, %f261, %f256, %p62;
	abs.f32 	%f262, %f382;
	setp.gt.f32 	%p63, %f262, 0f4B800000;
	add.f32 	%f263, %f385, 0f3F800000;
	selp.f32 	%f384, %f263, %f259, %p63;
LBB0_33:                                // %L222
	selp.f32 	%f150, %f146, %f149, %p19;
	setp.gt.f32 	%p21, %f154, 0f4B800000;
	add.f32 	%f155, %f153, 0f3F800000;
	setp.gt.u32 	%p65, %r1, 23;
	or.pred  	%p66, %p22, %p65;
	mov.f32 	%f373, 0f40400000;
	mov.f32 	%f390, %f396;
	mov.f32 	%f391, %f396;
	@%p66 bra 	LBB0_49;
// %bb.34:                              // %L259
	cvt.u16.u32 	%rs9, %r3453;
	and.b16  	%rs10, %rs9, 255;
	mul.lo.s16 	%rs11, %rs10, 171;
	shr.u16 	%rs12, %rs11, 10;
	mul.lo.s16 	%rs13, %rs12, 6;
	sub.s16 	%rs14, %rs9, %rs13;
	and.b16  	%rs15, %rs14, 255;
	cvt.rn.f32.u16 	%f265, %rs15;
	div.approx.f32 	%f45, %f265, %f373;
	abs.f32 	%f388, %f45;
	setp.lt.f32 	%p67, %f388, 0f40000000;
	@%p67 bra 	LBB0_46;
// %bb.35:
	setp.gtu.f32 	%p68, %f388, 0f4B800000;
	@%p68 bra 	LBB0_42;
	bra.uni 	LBB0_36;
LBB0_42:
	mov.b32 	%r26, %f388;
	and.b32  	%r367, %r26, 8388607;
	or.b32  	%r3460, %r367, 1065353216;
	mov.b32 	%f387, %r3460;
	add.s32 	%r368, %r26, -1073741824;
	and.b32  	%r3461, %r368, -8388608;
	setp.eq.s32 	%p74, %r3461, 0;
	@%p74 bra 	LBB0_45;
// %bb.43:                              // %__nv_fmaf_rn.exit4.i.i.i1194.preheader
	mov.f32 	%f276, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f275,%f276;
	// end inline asm
LBB0_44:                                // %__nv_fmaf_rn.exit4.i.i.i1194
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r369, %r3461, 192937984;
	add.s32 	%r370, %r369, %r3460;
	mov.b32 	%f277, %r370;
	mul.f32 	%f278, %f275, %f277;
	sub.f32 	%f279, %f277, %f278;
	fma.rn.f32 	%f280, %f279, %f275, %f278;
	sub.f32 	%f281, %f277, %f280;
	fma.rz.f32 	%f282, %f281, %f275, %f280;
	cvt.rzi.f32.f32 	%f283, %f282;
	sub.f32 	%f387, %f277, %f283;
	sub.s32 	%r3461, %r3461, %r369;
	mov.b32 	%r3460, %f387;
	setp.ne.s32 	%p75, %r3461, 0;
	setp.ne.s32 	%p76, %r3460, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	LBB0_44;
LBB0_45:                                // %__internal_fmodf_slowpath_mod.exit.i.i1196
	setp.gt.u32 	%p78, %r26, 2139095039;
	selp.f32 	%f284, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f285, %f387, 0f34000000;
	mul.f32 	%f388, %f284, %f285;
	bra.uni 	LBB0_46;
LBB0_36:                                // %__nv_fast_fdividef.exit.i.i.i1166
	mov.f32 	%f267, 0f40000000;
	div.approx.f32 	%f268, %f388, %f267;
	cvt.rzi.f32.f32 	%f386, %f268;
	fma.rn.f32 	%f48, %f386, 0fC0000000, %f388;
	mov.b32 	%r25, %f48;
	setp.lt.u32 	%p69, %r25, 1073741824;
	@%p69 bra 	LBB0_41;
// %bb.37:
	setp.lt.u32 	%p70, %r25, -2147483647;
	@%p70 bra 	LBB0_39;
// %bb.38:
	add.f32 	%f273, %f386, 0fBF800000;
	setp.lt.f32 	%p73, %f48, 0fC0000000;
	add.f32 	%f274, %f273, 0fBF800000;
	selp.f32 	%f386, %f274, %f273, %p73;
	bra.uni 	LBB0_41;
LBB0_39:
	add.f32 	%f386, %f386, 0f3F800000;
	setp.ltu.f32 	%p71, %f48, 0f40800000;
	@%p71 bra 	LBB0_41;
// %bb.40:                              // %__nv_fmaf_rn.exit.i.i.i1171
	add.f32 	%f269, %f386, 0f3F800000;
	fma.rn.f32 	%f271, %f267, 0fC0400000, %f48;
	setp.ge.f32 	%p72, %f271, 0f00000000;
	add.f32 	%f272, %f269, 0f3F800000;
	selp.f32 	%f386, %f272, %f269, %p72;
LBB0_41:                                // %__internal_fmodf_fastpath_quot.exit.i.i1175
	fma.rn.f32 	%f388, %f386, 0fC0000000, %f388;
LBB0_46:                                // %__internal_fmodf_kernel.exit.i1200
	abs.f32 	%f286, %f388;
	setp.gtu.f32 	%p79, %f286, 0f7F800000;
	@%p79 bra 	LBB0_48;
// %bb.47:
	mov.b32 	%r371, %f45;
	and.b32  	%r372, %r371, -2147483648;
	mov.b32 	%r373, %f388;
	or.b32  	%r374, %r372, %r373;
	mov.b32 	%f388, %r374;
LBB0_48:                                // %__nv_fmodf.exit1201
	add.f32 	%f287, %f388, %f388;
	mov.b32 	%r375, %f287;
	and.b32  	%r376, %r375, -2147483648;
	or.b32  	%r377, %r376, 1056964608;
	mov.b32 	%f288, %r377;
	add.f32 	%f289, %f287, %f288;
	cvt.rzi.f32.f32 	%f290, %f289;
	abs.f32 	%f291, %f287;
	setp.gt.f32 	%p80, %f291, 0f4B000000;
	selp.f32 	%f292, %f287, %f290, %p80;
	cvt.rzi.f32.f32 	%f293, %f287;
	setp.lt.f32 	%p81, %f291, 0f3F000000;
	selp.f32 	%f294, %f293, %f292, %p81;
	cvt.rzi.s32.f32 	%r378, %f294;
	fma.rn.f32 	%f295, %f294, 0fBF000000, %f388;
	mul.f32 	%f296, %f295, 0f34222169;
	fma.rn.f32 	%f297, %f295, 0f40490FDA, %f296;
	mul.f32 	%f298, %f297, %f297;
	fma.rn.f32 	%f299, %f298, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f300, %f299, %f298, 0f3D2AAABB;
	fma.rn.f32 	%f301, %f300, %f298, 0fBEFFFFFF;
	fma.rn.f32 	%f302, %f301, %f298, 0f3F800000;
	fma.rn.f32 	%f303, %f298, %f297, 0f00000000;
	fma.rn.f32 	%f304, %f298, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f305, %f304, %f298, 0fBE2AAAA8;
	fma.rn.f32 	%f306, %f305, %f303, %f297;
	and.b32  	%r379, %r378, 1;
	setp.eq.b32 	%p82, %r379, 1;
	selp.f32 	%f307, %f302, %f306, %p82;
	selp.f32 	%f308, %f306, %f302, %p82;
	and.b32  	%r380, %r378, 2;
	setp.eq.s32 	%p83, %r380, 0;
	neg.f32 	%f309, %f307;
	selp.f32 	%f310, %f307, %f309, %p83;
	add.s32 	%r381, %r378, 1;
	and.b32  	%r382, %r381, 2;
	setp.eq.s32 	%p84, %r382, 0;
	mov.f32 	%f311, 0f00000000;
	sub.f32 	%f312, %f311, %f308;
	selp.f32 	%f313, %f308, %f312, %p84;
	cvt.rzi.f32.f32 	%f314, %f388;
	setp.eq.f32 	%p85, %f314, %f388;
	mul.f32 	%f315, %f388, 0f00000000;
	selp.f32 	%f391, %f315, %f310, %p85;
	abs.f32 	%f316, %f388;
	setp.gt.f32 	%p86, %f316, 0f4B800000;
	add.f32 	%f317, %f391, 0f3F800000;
	selp.f32 	%f390, %f317, %f313, %p86;
LBB0_49:                                // %L275
	selp.f32 	%f156, %f155, %f150, %p21;
	or.pred  	%p89, %p43, %p65;
	mov.f32 	%f397, %f396;
	@%p89 bra 	LBB0_65;
// %bb.50:                              // %L283
	mul.hi.u32 	%r384, %r3454, -1431655765;
	shr.u32 	%r385, %r384, 2;
	mul.lo.s32 	%r386, %r385, 6;
	sub.s32 	%r387, %r3454, %r386;
	cvt.rn.f32.s32 	%f319, %r387;
	div.approx.f32 	%f66, %f319, %f373;
	abs.f32 	%f394, %f66;
	setp.lt.f32 	%p90, %f394, 0f40000000;
	@%p90 bra 	LBB0_62;
// %bb.51:
	setp.gtu.f32 	%p91, %f394, 0f4B800000;
	@%p91 bra 	LBB0_58;
	bra.uni 	LBB0_52;
LBB0_58:
	mov.b32 	%r34, %f394;
	and.b32  	%r388, %r34, 8388607;
	or.b32  	%r3462, %r388, 1065353216;
	mov.b32 	%f393, %r3462;
	add.s32 	%r389, %r34, -1073741824;
	and.b32  	%r3463, %r389, -8388608;
	setp.eq.s32 	%p97, %r3463, 0;
	@%p97 bra 	LBB0_61;
// %bb.59:                              // %__nv_fmaf_rn.exit4.i.i.i1240.preheader
	mov.f32 	%f330, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f329,%f330;
	// end inline asm
LBB0_60:                                // %__nv_fmaf_rn.exit4.i.i.i1240
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r390, %r3463, 192937984;
	add.s32 	%r391, %r390, %r3462;
	mov.b32 	%f331, %r391;
	mul.f32 	%f332, %f329, %f331;
	sub.f32 	%f333, %f331, %f332;
	fma.rn.f32 	%f334, %f333, %f329, %f332;
	sub.f32 	%f335, %f331, %f334;
	fma.rz.f32 	%f336, %f335, %f329, %f334;
	cvt.rzi.f32.f32 	%f337, %f336;
	sub.f32 	%f393, %f331, %f337;
	sub.s32 	%r3463, %r3463, %r390;
	mov.b32 	%r3462, %f393;
	setp.ne.s32 	%p98, %r3463, 0;
	setp.ne.s32 	%p99, %r3462, 0;
	and.pred  	%p100, %p98, %p99;
	@%p100 bra 	LBB0_60;
LBB0_61:                                // %__internal_fmodf_slowpath_mod.exit.i.i1242
	setp.gt.u32 	%p101, %r34, 2139095039;
	selp.f32 	%f338, 0f7FFFFFFF, 0f4B800000, %p101;
	mul.f32 	%f339, %f393, 0f34000000;
	mul.f32 	%f394, %f338, %f339;
	bra.uni 	LBB0_62;
LBB0_52:                                // %__nv_fast_fdividef.exit.i.i.i1212
	mov.f32 	%f321, 0f40000000;
	div.approx.f32 	%f322, %f394, %f321;
	cvt.rzi.f32.f32 	%f392, %f322;
	fma.rn.f32 	%f69, %f392, 0fC0000000, %f394;
	mov.b32 	%r33, %f69;
	setp.lt.u32 	%p92, %r33, 1073741824;
	@%p92 bra 	LBB0_57;
// %bb.53:
	setp.lt.u32 	%p93, %r33, -2147483647;
	@%p93 bra 	LBB0_55;
// %bb.54:
	add.f32 	%f327, %f392, 0fBF800000;
	setp.lt.f32 	%p96, %f69, 0fC0000000;
	add.f32 	%f328, %f327, 0fBF800000;
	selp.f32 	%f392, %f328, %f327, %p96;
	bra.uni 	LBB0_57;
LBB0_55:
	add.f32 	%f392, %f392, 0f3F800000;
	setp.ltu.f32 	%p94, %f69, 0f40800000;
	@%p94 bra 	LBB0_57;
// %bb.56:                              // %__nv_fmaf_rn.exit.i.i.i1217
	add.f32 	%f323, %f392, 0f3F800000;
	fma.rn.f32 	%f325, %f321, 0fC0400000, %f69;
	setp.ge.f32 	%p95, %f325, 0f00000000;
	add.f32 	%f326, %f323, 0f3F800000;
	selp.f32 	%f392, %f326, %f323, %p95;
LBB0_57:                                // %__internal_fmodf_fastpath_quot.exit.i.i1221
	fma.rn.f32 	%f394, %f392, 0fC0000000, %f394;
LBB0_62:                                // %__internal_fmodf_kernel.exit.i1246
	abs.f32 	%f340, %f394;
	setp.gtu.f32 	%p102, %f340, 0f7F800000;
	@%p102 bra 	LBB0_64;
// %bb.63:
	mov.b32 	%r392, %f66;
	and.b32  	%r393, %r392, -2147483648;
	mov.b32 	%r394, %f394;
	or.b32  	%r395, %r393, %r394;
	mov.b32 	%f394, %r395;
LBB0_64:                                // %__nv_fmodf.exit1247
	add.f32 	%f341, %f394, %f394;
	mov.b32 	%r396, %f341;
	and.b32  	%r397, %r396, -2147483648;
	or.b32  	%r398, %r397, 1056964608;
	mov.b32 	%f342, %r398;
	add.f32 	%f343, %f341, %f342;
	cvt.rzi.f32.f32 	%f344, %f343;
	abs.f32 	%f345, %f341;
	setp.gt.f32 	%p103, %f345, 0f4B000000;
	selp.f32 	%f346, %f341, %f344, %p103;
	cvt.rzi.f32.f32 	%f347, %f341;
	setp.lt.f32 	%p104, %f345, 0f3F000000;
	selp.f32 	%f348, %f347, %f346, %p104;
	cvt.rzi.s32.f32 	%r399, %f348;
	fma.rn.f32 	%f349, %f348, 0fBF000000, %f394;
	mul.f32 	%f350, %f349, 0f34222169;
	fma.rn.f32 	%f351, %f349, 0f40490FDA, %f350;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f353, %f352, 0f37CBAC00, 0fBAB607ED;
	fma.rn.f32 	%f354, %f353, %f352, 0f3D2AAABB;
	fma.rn.f32 	%f355, %f354, %f352, 0fBEFFFFFF;
	fma.rn.f32 	%f356, %f355, %f352, 0f3F800000;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	fma.rn.f32 	%f358, %f352, 0fB94D4153, 0f3C0885E4;
	fma.rn.f32 	%f359, %f358, %f352, 0fBE2AAAA8;
	fma.rn.f32 	%f360, %f359, %f357, %f351;
	and.b32  	%r400, %r399, 1;
	setp.eq.b32 	%p105, %r400, 1;
	selp.f32 	%f361, %f356, %f360, %p105;
	selp.f32 	%f362, %f360, %f356, %p105;
	and.b32  	%r401, %r399, 2;
	setp.eq.s32 	%p106, %r401, 0;
	neg.f32 	%f363, %f361;
	selp.f32 	%f364, %f361, %f363, %p106;
	add.s32 	%r402, %r399, 1;
	and.b32  	%r403, %r402, 2;
	setp.eq.s32 	%p107, %r403, 0;
	mov.f32 	%f365, 0f00000000;
	sub.f32 	%f366, %f365, %f362;
	selp.f32 	%f367, %f362, %f366, %p107;
	cvt.rzi.f32.f32 	%f368, %f394;
	setp.eq.f32 	%p108, %f368, %f394;
	mul.f32 	%f369, %f394, 0f00000000;
	selp.f32 	%f397, %f369, %f364, %p108;
	abs.f32 	%f370, %f394;
	setp.gt.f32 	%p109, %f370, 0f4B800000;
	add.f32 	%f371, %f397, 0f3F800000;
	selp.f32 	%f396, %f371, %f367, %p109;
LBB0_65:                                // %L299
	mov.b32 	%r310, %f156;
	mov.b32 	%r313, %f153;
	mov.b32 	%r405, %f390;
	mov.b32 	%r406, %f396;
	mov.b32 	%r411, %f391;
	mov.b32 	%r412, %f397;
	mov.u32 	%r3464, 999999999;
	cvt.u16.u32 	%rs287, %r1;
	@%p65 bra 	LBB0_67;
// %bb.66:                              // %L335
	ld.param.u64 	%rd1, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_1];
	and.b16  	%rs17, %rs287, 255;
	mul.lo.s16 	%rs18, %rs17, 171;
	shr.u16 	%rs19, %rs18, 12;
	mul.lo.s16 	%rs20, %rs19, 24;
	sub.s16 	%rs21, %rs287, %rs20;
	cvt.u32.u16 	%r417, %rs21;
	and.b32  	%r418, %r417, 255;
	mad.lo.s32 	%r419, %r418, 24, %r2;
	cvt.u16.u32 	%rs22, %r419;
	mul.hi.u16 	%rs23, %rs22, -7281;
	shr.u16 	%rs24, %rs23, 9;
	mul.lo.s16 	%rs25, %rs24, 576;
	sub.s16 	%rs26, %rs22, %rs25;
	cvt.u32.u16 	%r420, %rs26;
	mul.wide.u32 	%rd21, %r420, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r421, [%rd22];
	cvt.s32.s16 	%r422, %r421;
	shr.s32 	%r423, %r421, 16;
	mul.lo.s32 	%r424, %r423, 801;
	mad.lo.s32 	%r3464, %r422, 33, %r424;
LBB0_67:                                // %L412
	xor.b32  	%r309, %r313, -2147483648;
	mov.b32 	%r361, %f378;
	mov.b32 	%r362, %f384;
	mov.b32 	%r364, %f379;
	mov.b32 	%r365, %f385;
	xor.b32  	%r408, %r411, -2147483648;
	xor.b32  	%r409, %r412, -2147483648;
	and.b32  	%r47, %r1, 24;
	setp.ne.s32 	%p111, %r47, 24;
	cvt.u16.u32 	%rs288, %r6;
	@%p111 bra 	LBB0_69;
// %bb.68:                              // %L412.L717_crit_edge
	mul.lo.s16 	%rs40, %rs288, 171;
	shr.u16 	%rs41, %rs40, 10;
	mul.lo.s16 	%rs42, %rs41, 6;
	sub.s16 	%rs43, %rs288, %rs42;
	cvt.u32.u16 	%r440, %rs43;
	and.b32  	%r3468, %r440, 255;
	cvt.u16.u32 	%rs44, %r2;
	and.b16  	%rs45, %rs44, 255;
	mul.lo.s16 	%rs46, %rs45, 171;
	shr.u16 	%rs47, %rs46, 10;
	cvt.u32.u16 	%r3467, %rs47;
	mul.lo.s16 	%rs48, %rs47, -6;
	add.s16 	%rs49, %rs48, %rs44;
	cvt.u32.u16 	%r442, %rs49;
	and.b32  	%r3466, %r442, 255;
	mul.wide.u16 	%r3465, %rs47, 6;
	mov.u32 	%r3469, 0;
	mov.u32 	%r3470, %r3469;
	bra.uni 	LBB0_70;
LBB0_69:                                // %L438
	ld.param.u64 	%rd2, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_2];
	mul.lo.s32 	%r425, %r4, 1152;
	cvt.u16.u32 	%rs27, %r2;
	and.b16  	%rs28, %rs27, 255;
	mul.lo.s16 	%rs29, %rs28, 171;
	shr.u16 	%rs30, %rs29, 10;
	cvt.u32.u16 	%r3467, %rs30;
	mul.wide.u16 	%r3465, %rs30, 6;
	mul.lo.s16 	%rs32, %rs288, 171;
	shr.u16 	%rs33, %rs32, 10;
	mul.lo.s16 	%rs34, %rs33, 6;
	sub.s16 	%rs35, %rs288, %rs34;
	cvt.u32.u16 	%r427, %rs35;
	and.b32  	%r3468, %r427, 255;
	and.b16  	%rs36, %rs35, 255;
	mul.wide.u16 	%r428, %rs36, 24;
	mul.lo.s16 	%rs37, %rs30, -6;
	add.s16 	%rs38, %rs37, %rs27;
	cvt.u32.u16 	%r429, %rs38;
	and.b32  	%r3466, %r429, 255;
	mul.lo.s32 	%r430, %r5, 144;
	or.b32  	%r431, %r3465, %r425;
	or.b32  	%r432, %r430, %r3466;
	add.s32 	%r433, %r432, %r428;
	add.s32 	%r434, %r433, %r431;
	mul.wide.u32 	%rd23, %r434, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.u32 	%r3469, [%rd24];
	add.s32 	%r435, %r430, 576;
	or.b32  	%r436, %r435, %r3466;
	add.s32 	%r437, %r436, %r431;
	add.s32 	%r438, %r437, %r428;
	mul.wide.u32 	%rd25, %r438, 4;
	add.s64 	%rd26, %rd2, %rd25;
	ld.global.u32 	%r3470, [%rd26];
LBB0_70:                                // %L717
	ld.param.u64 	%rd3, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_3];
	ld.param.u64 	%rd4, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_4];
	// begin inline asm
	cvt.rn.f16x2.f32 %r308, %r310, %r309;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r311, %r313, %r310;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r360, %r362, %r361;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r363, %r365, %r364;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r404, %r406, %r405;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r407, %r409, %r408;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r410, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r413, %r406, %r405;
	// end inline asm
	mov.u32 	%r3455, 0;
	shl.b32 	%r444, %r1, 2;
	and.b32  	%r64, %r444, 60;
	shl.b32 	%r445, %r1, 3;
	and.b32  	%r65, %r445, 128;
	shl.b32 	%r66, %r4, 8;
	or.b32  	%r67, %r444, 64;
	or.b32  	%r68, %r65, %r66;
	add.s32 	%r69, %r2, 24;
	and.b16  	%rs1, %rs287, 16;
	and.b32  	%r446, %r234, 30;
	shr.u32 	%r447, %r1, 4;
	or.b32  	%r448, %r446, %r447;
	mul.lo.s32 	%r70, %r448, 257;
	or.b32  	%r449, %r447, %r234;
	or.b32  	%r450, %r449, 32;
	mul.lo.s32 	%r71, %r450, 257;
	and.b32  	%r451, %r3, 224;
	and.b16  	%rs51, %rs287, 255;
	mul.lo.s16 	%rs52, %rs51, 171;
	shr.u16 	%rs53, %rs52, 12;
	mul.lo.s16 	%rs54, %rs53, 24;
	sub.s16 	%rs55, %rs287, %rs54;
	cvt.u32.u16 	%r452, %rs55;
	and.b32  	%r72, %r452, 255;
	shr.u32 	%r453, %r2, 3;
	mad.lo.s32 	%r73, %r453, 257, %r451;
	shr.u32 	%r454, %r69, 3;
	mad.lo.s32 	%r74, %r454, 257, %r451;
	add.s32 	%r455, %r2, 48;
	shr.u32 	%r456, %r455, 3;
	mad.lo.s32 	%r75, %r456, 257, %r451;
	add.s32 	%r457, %r2, 72;
	shr.u32 	%r458, %r457, 3;
	mad.lo.s32 	%r76, %r458, 257, %r451;
	or.b32  	%r459, %r453, 12;
	mad.lo.s32 	%r77, %r459, 257, %r451;
	add.s32 	%r460, %r2, 120;
	shr.u32 	%r461, %r460, 3;
	mad.lo.s32 	%r78, %r461, 257, %r451;
	add.s32 	%r462, %r2, 144;
	shr.u32 	%r463, %r462, 3;
	mad.lo.s32 	%r79, %r463, 257, %r451;
	add.s32 	%r464, %r2, 168;
	shr.u32 	%r465, %r464, 3;
	mad.lo.s32 	%r80, %r465, 257, %r451;
	or.b32  	%r466, %r453, 24;
	mad.lo.s32 	%r81, %r466, 257, %r451;
	add.s32 	%r467, %r2, 216;
	shr.u32 	%r468, %r467, 3;
	mad.lo.s32 	%r82, %r468, 257, %r451;
	add.s32 	%r469, %r2, 240;
	shr.u32 	%r470, %r469, 3;
	mad.lo.s32 	%r83, %r470, 257, %r451;
	add.s32 	%r471, %r2, 264;
	shr.u32 	%r472, %r471, 3;
	mad.lo.s32 	%r84, %r472, 257, %r451;
	or.b32  	%r473, %r453, 36;
	mad.lo.s32 	%r85, %r473, 257, %r451;
	add.s32 	%r474, %r2, 312;
	shr.u32 	%r475, %r474, 3;
	mad.lo.s32 	%r86, %r475, 257, %r451;
	add.s32 	%r476, %r2, 336;
	shr.u32 	%r477, %r476, 3;
	mad.lo.s32 	%r87, %r477, 257, %r451;
	add.s32 	%r478, %r2, 360;
	shr.u32 	%r479, %r478, 3;
	mad.lo.s32 	%r88, %r479, 257, %r451;
	or.b32  	%r480, %r453, 48;
	mad.lo.s32 	%r89, %r480, 257, %r451;
	add.s32 	%r481, %r2, 408;
	shr.u32 	%r482, %r481, 3;
	mad.lo.s32 	%r90, %r482, 257, %r451;
	add.s32 	%r483, %r2, 432;
	shr.u32 	%r484, %r483, 3;
	mad.lo.s32 	%r91, %r484, 257, %r451;
	add.s32 	%r485, %r2, 456;
	shr.u32 	%r486, %r485, 3;
	mad.lo.s32 	%r92, %r486, 257, %r451;
	or.b32  	%r487, %r453, 60;
	mad.lo.s32 	%r93, %r487, 257, %r451;
	add.s32 	%r488, %r2, 504;
	bfe.u32 	%r489, %r488, 3, 6;
	mad.lo.s32 	%r94, %r489, 257, %r451;
	mul.lo.s32 	%r490, %r5, 4806;
	mad.lo.s32 	%r491, %r3467, 198, %r490;
	mad.lo.s32 	%r492, %r3466, 33, %r491;
	mad.lo.s32 	%r493, %r3468, 801, %r492;
	and.b32  	%r494, %r1, 1;
	mul.lo.s32 	%r495, %r494, 4112;
	mul.lo.s32 	%r496, %r447, 257;
	and.b32  	%r497, %r6, 1;
	mul.lo.s32 	%r498, %r497, 1028;
	bfe.u32 	%r499, %r1, 1, 1;
	mul.lo.s32 	%r500, %r499, 2056;
	bfe.u32 	%r501, %r1, 3, 1;
	mul.lo.s32 	%r502, %r501, 514;
	add.s32 	%r503, %r496, %r495;
	add.s32 	%r504, %r503, %r498;
	add.s32 	%r505, %r504, %r500;
	add.s32 	%r506, %r505, %r502;
	add.s32 	%r507, %r506, %r3466;
	add.s32 	%r95, %r507, %r3465;
	mul.wide.u32 	%rd27, %r95, 4;
	mov.u64 	%rd28, shmem;
	add.s64 	%rd6, %rd28, %rd27;
	add.s32 	%r96, %r95, 8256;
	cvt.u64.u32 	%rd29, %r3465;
	cvt.u64.u32 	%rd30, %r3466;
	cvt.u64.u32 	%rd31, %r502;
	cvt.u64.u32 	%rd32, %r500;
	cvt.u64.u32 	%rd33, %r498;
	cvt.u64.u32 	%rd34, %r496;
	cvt.u64.u32 	%rd35, %r495;
	add.s64 	%rd36, %rd35, %rd34;
	add.s64 	%rd37, %rd36, %rd33;
	add.s64 	%rd38, %rd37, %rd32;
	add.s64 	%rd39, %rd38, %rd31;
	add.s64 	%rd40, %rd39, %rd30;
	add.s64 	%rd41, %rd40, %rd29;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd7, %rd28, %rd42;
	add.s32 	%r97, %r95, 32;
	add.s32 	%r98, %r95, 8288;
	and.b32  	%r508, %r2, 1;
	mul.lo.s32 	%r509, %r5, 6;
	shr.u32 	%r510, %r2, 4;
	bfe.u32 	%r511, %r2, 2, 1;
	bfe.u32 	%r512, %r2, 1, 1;
	bfe.u32 	%r513, %r2, 3, 1;
	mad.lo.s32 	%r514, %r508, 4112, %r509;
	mad.lo.s32 	%r515, %r510, 257, %r514;
	mad.lo.s32 	%r516, %r511, 1028, %r515;
	mad.lo.s32 	%r517, %r512, 2056, %r516;
	mad.lo.s32 	%r518, %r513, 514, %r517;
	add.s32 	%r99, %r518, %r3468;
	mul.wide.u32 	%rd43, %r99, 4;
	add.s64 	%rd8, %rd28, %rd43;
	add.s32 	%r100, %r99, 8256;
	mul.wide.u32 	%rd44, %r100, 4;
	add.s64 	%rd9, %rd28, %rd44;
	add.s32 	%r101, %r99, 32;
	mul.wide.u32 	%rd45, %r101, 4;
	add.s64 	%rd10, %rd28, %rd45;
	add.s32 	%r102, %r99, 8288;
	mul.wide.u32 	%rd46, %r102, 4;
	add.s64 	%rd11, %rd28, %rd46;
	mul.lo.s32 	%r519, %r4, 58752;
	cvt.u16.u32 	%rs56, %r2;
	shl.b16 	%rs57, %rs56, 1;
	and.b16  	%rs58, %rs57, 254;
	mul.lo.s16 	%rs59, %rs58, 171;
	shr.u16 	%rs60, %rs59, 13;
	mul.lo.s16 	%rs61, %rs60, 48;
	sub.s16 	%rs62, %rs57, %rs61;
	cvt.u32.u16 	%r520, %rs62;
	and.b32  	%r521, %r520, 254;
	or.b32  	%r522, %r519, %r72;
	mad.lo.s32 	%r103, %r521, 24, %r522;
	or.b16  	%rs63, %rs57, 1;
	and.b16  	%rs64, %rs63, 255;
	mul.lo.s16 	%rs65, %rs64, 171;
	shr.u16 	%rs66, %rs65, 13;
	mul.lo.s16 	%rs67, %rs66, 48;
	sub.s16 	%rs68, %rs63, %rs67;
	cvt.u32.u16 	%r523, %rs68;
	and.b32  	%r524, %r523, 255;
	mad.lo.s32 	%r104, %r524, 24, %r522;
	mul.wide.u32 	%rd47, %r493, 4;
	add.s64 	%rd12, %rd28, %rd47;
	setp.gt.u32 	%p112, %r2, 7;
	setp.eq.s16 	%p113, %rs1, 0;
	setp.lt.u32 	%p115, %r1, 24;
	mov.u32 	%r3471, %r3455;
	mov.u32 	%r3502, %r3455;
	mov.u32 	%r3503, %r3455;
	mov.u32 	%r3504, %r3455;
	mov.u32 	%r3505, %r3455;
	bra.uni 	LBB0_71;
LBB0_92:                                // %L31358
                                        //   in Loop: Header=BB0_71 Depth=1
	add.s32 	%r223, %r3471, 48;
	setp.ne.s32 	%p141, %r3471, 2016;
	mov.u32 	%r3471, %r223;
	@%p141 bra 	LBB0_71;
	bra.uni 	LBB0_93;
LBB0_71:                                // %L720
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_73 Depth 2
                                        //     Child Loop BB0_83 Depth 2
	mul.hi.u32 	%r718, %r3471, -1431655765;
	shr.u32 	%r719, %r718, 5;
	mul.lo.s32 	%r110, %r719, 48;
	add.s32 	%r720, %r110, %r2;
	cvt.u16.u32 	%rs69, %r720;
	mul.hi.s16 	%rs70, %rs69, 16257;
	shr.u16 	%rs71, %rs70, 15;
	shr.s16 	%rs72, %rs70, 9;
	add.s16 	%rs73, %rs72, %rs71;
	mul.lo.s16 	%rs74, %rs73, 2064;
	sub.s16 	%rs75, %rs69, %rs74;
	cvt.u32.u16 	%r721, %rs75;
	shl.b32 	%r722, %r721, 16;
	or.b32  	%r723, %r722, %r64;
	or.b32  	%r724, %r723, %r65;
	or.b32  	%r725, %r724, %r66;
	mul.wide.s32 	%rd48, %r725, 4;
	add.s64 	%rd49, %rd3, %rd48;
	ld.global.v4.u32 	{%r726, %r727, %r728, %r729}, [%rd49];
	or.b32  	%r730, %r722, %r67;
	or.b32  	%r731, %r68, %r730;
	mul.wide.s32 	%rd50, %r731, 4;
	add.s64 	%rd51, %rd3, %rd50;
	ld.global.v4.u32 	{%r732, %r733, %r734, %r735}, [%rd51];
	add.s32 	%r736, %r69, %r110;
	cvt.u16.u32 	%rs76, %r736;
	mul.hi.s16 	%rs77, %rs76, 16257;
	shr.u16 	%rs78, %rs77, 15;
	shr.s16 	%rs79, %rs77, 9;
	add.s16 	%rs80, %rs79, %rs78;
	mul.lo.s16 	%rs81, %rs80, 2064;
	sub.s16 	%rs82, %rs76, %rs81;
	cvt.u32.u16 	%r737, %rs82;
	shl.b32 	%r738, %r737, 16;
	or.b32  	%r739, %r738, %r64;
	or.b32  	%r740, %r739, %r65;
	or.b32  	%r741, %r740, %r66;
	mul.wide.s32 	%rd52, %r741, 4;
	add.s64 	%rd53, %rd3, %rd52;
	ld.global.v4.u32 	{%r742, %r743, %r744, %r745}, [%rd53];
	or.b32  	%r746, %r738, %r67;
	or.b32  	%r747, %r68, %r746;
	mul.wide.s32 	%rd54, %r747, 4;
	add.s64 	%rd55, %rd3, %rd54;
	ld.global.v4.u32 	{%r748, %r749, %r750, %r751}, [%rd55];
	selp.b32 	%r752, %r728, %r726, %p113;
	shfl.sync.bfly.b32	%r753, %r752, 16, 31, -1;
	selp.b32 	%r527, %r726, %r753, %p113;
	selp.b32 	%r532, %r753, %r728, %p113;
	selp.b32 	%r754, %r729, %r727, %p113;
	shfl.sync.bfly.b32	%r755, %r754, 16, 31, -1;
	selp.b32 	%r535, %r727, %r755, %p113;
	selp.b32 	%r540, %r755, %r729, %p113;
	selp.b32 	%r756, %r734, %r732, %p113;
	shfl.sync.bfly.b32	%r757, %r756, 16, 31, -1;
	selp.b32 	%r543, %r732, %r757, %p113;
	selp.b32 	%r548, %r757, %r734, %p113;
	selp.b32 	%r758, %r735, %r733, %p113;
	shfl.sync.bfly.b32	%r759, %r758, 16, 31, -1;
	selp.b32 	%r551, %r733, %r759, %p113;
	selp.b32 	%r556, %r759, %r735, %p113;
	selp.b32 	%r760, %r744, %r742, %p113;
	shfl.sync.bfly.b32	%r761, %r760, 16, 31, -1;
	selp.b32 	%r559, %r742, %r761, %p113;
	selp.b32 	%r564, %r761, %r744, %p113;
	selp.b32 	%r762, %r745, %r743, %p113;
	shfl.sync.bfly.b32	%r763, %r762, 16, 31, -1;
	selp.b32 	%r567, %r743, %r763, %p113;
	selp.b32 	%r572, %r763, %r745, %p113;
	selp.b32 	%r764, %r750, %r748, %p113;
	shfl.sync.bfly.b32	%r765, %r764, 16, 31, -1;
	selp.b32 	%r575, %r748, %r765, %p113;
	selp.b32 	%r580, %r765, %r750, %p113;
	selp.b32 	%r766, %r751, %r749, %p113;
	shfl.sync.bfly.b32	%r767, %r766, 16, 31, -1;
	selp.b32 	%r583, %r749, %r767, %p113;
	selp.b32 	%r588, %r767, %r751, %p113;
	shl.b32 	%r528, %r532, 4;
	mov.u32 	%r526, 252645135;
	// begin inline asm
	lop3.b32 %r590, %r526, %r527, %r528, 202;
	// end inline asm
	shr.u32 	%r531, %r527, 4;
	// begin inline asm
	lop3.b32 %r606, %r526, %r531, %r532, 202;
	// end inline asm
	shl.b32 	%r536, %r540, 4;
	// begin inline asm
	lop3.b32 %r598, %r526, %r535, %r536, 202;
	// end inline asm
	shr.u32 	%r539, %r535, 4;
	// begin inline asm
	lop3.b32 %r614, %r526, %r539, %r540, 202;
	// end inline asm
	shl.b32 	%r544, %r548, 4;
	// begin inline asm
	lop3.b32 %r622, %r526, %r543, %r544, 202;
	// end inline asm
	shr.u32 	%r547, %r543, 4;
	// begin inline asm
	lop3.b32 %r638, %r526, %r547, %r548, 202;
	// end inline asm
	shl.b32 	%r552, %r556, 4;
	// begin inline asm
	lop3.b32 %r630, %r526, %r551, %r552, 202;
	// end inline asm
	shr.u32 	%r555, %r551, 4;
	// begin inline asm
	lop3.b32 %r646, %r526, %r555, %r556, 202;
	// end inline asm
	shl.b32 	%r560, %r564, 4;
	// begin inline asm
	lop3.b32 %r591, %r526, %r559, %r560, 202;
	// end inline asm
	shr.u32 	%r563, %r559, 4;
	// begin inline asm
	lop3.b32 %r607, %r526, %r563, %r564, 202;
	// end inline asm
	shl.b32 	%r568, %r572, 4;
	// begin inline asm
	lop3.b32 %r599, %r526, %r567, %r568, 202;
	// end inline asm
	shr.u32 	%r571, %r567, 4;
	// begin inline asm
	lop3.b32 %r615, %r526, %r571, %r572, 202;
	// end inline asm
	shl.b32 	%r576, %r580, 4;
	// begin inline asm
	lop3.b32 %r623, %r526, %r575, %r576, 202;
	// end inline asm
	shr.u32 	%r579, %r575, 4;
	// begin inline asm
	lop3.b32 %r639, %r526, %r579, %r580, 202;
	// end inline asm
	shl.b32 	%r584, %r588, 4;
	// begin inline asm
	lop3.b32 %r631, %r526, %r583, %r584, 202;
	// end inline asm
	shr.u32 	%r587, %r583, 4;
	// begin inline asm
	lop3.b32 %r647, %r526, %r587, %r588, 202;
	// end inline asm
	mov.u32 	%r592, 25152;
	// begin inline asm
	prmt.b32 %r654, %r590, %r591, %r592;
	// end inline asm
	mov.u32 	%r596, 29521;
	// begin inline asm
	prmt.b32 %r686, %r590, %r591, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r662, %r598, %r599, %r592;
	// end inline asm
	// begin inline asm
	prmt.b32 %r694, %r598, %r599, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r655, %r606, %r607, %r592;
	// end inline asm
	// begin inline asm
	prmt.b32 %r687, %r606, %r607, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r663, %r614, %r615, %r592;
	// end inline asm
	// begin inline asm
	prmt.b32 %r695, %r614, %r615, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r670, %r622, %r623, %r592;
	// end inline asm
	// begin inline asm
	prmt.b32 %r702, %r622, %r623, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r678, %r630, %r631, %r592;
	// end inline asm
	// begin inline asm
	prmt.b32 %r710, %r630, %r631, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r671, %r638, %r639, %r592;
	// end inline asm
	// begin inline asm
	prmt.b32 %r703, %r638, %r639, %r596;
	// end inline asm
	// begin inline asm
	prmt.b32 %r679, %r646, %r647, %r592;
	// end inline asm
	// begin inline asm
	prmt.b32 %r711, %r646, %r647, %r596;
	// end inline asm
	mov.u32 	%r712, 21520;
	// begin inline asm
	prmt.b32 %r653, %r654, %r655, %r712;
	// end inline asm
	mov.u32 	%r716, 30258;
	// begin inline asm
	prmt.b32 %r657, %r654, %r655, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r661, %r662, %r663, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r665, %r662, %r663, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r669, %r670, %r671, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r673, %r670, %r671, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r677, %r678, %r679, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r681, %r678, %r679, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r685, %r686, %r687, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r689, %r686, %r687, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r693, %r694, %r695, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r697, %r694, %r695, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r701, %r702, %r703, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r705, %r702, %r703, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r709, %r710, %r711, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r713, %r710, %r711, %r716;
	// end inline asm
	mul.hi.s16 	%rs83, %rs69, 10923;
	shr.u16 	%rs84, %rs83, 15;
	shr.s16 	%rs85, %rs83, 2;
	add.s16 	%rs86, %rs85, %rs84;
	mul.lo.s16 	%rs87, %rs86, 24;
	sub.s16 	%rs88, %rs69, %rs87;
	cvt.s32.s16 	%r768, %rs88;
	add.s32 	%r769, %r70, %r768;
	mul.wide.s32 	%rd56, %r769, 4;
	add.s64 	%rd58, %rd28, %rd56;
	st.shared.u32 	[%rd58], %r653;
	st.shared.u32 	[%rd58+512], %r661;
	st.shared.u32 	[%rd58+256], %r657;
	st.shared.u32 	[%rd58+768], %r665;
	add.s32 	%r770, %r71, %r768;
	mul.wide.s32 	%rd59, %r770, 4;
	add.s64 	%rd60, %rd28, %rd59;
	st.shared.u32 	[%rd60], %r669;
	st.shared.u32 	[%rd60+512], %r677;
	st.shared.u32 	[%rd60+256], %r673;
	st.shared.u32 	[%rd60+768], %r681;
	st.shared.u32 	[%rd58+128], %r685;
	st.shared.u32 	[%rd58+640], %r693;
	st.shared.u32 	[%rd58+384], %r689;
	st.shared.u32 	[%rd58+896], %r697;
	st.shared.u32 	[%rd60+128], %r701;
	st.shared.u32 	[%rd60+640], %r709;
	st.shared.u32 	[%rd60+384], %r705;
	st.shared.u32 	[%rd60+896], %r713;
	bar.sync 	0;
	add.s32 	%r771, %r110, %r72;
	cvt.u16.u32 	%rs89, %r771;
	mul.hi.s16 	%rs90, %rs89, 10923;
	shr.u16 	%rs91, %rs90, 15;
	shr.s16 	%rs92, %rs90, 2;
	add.s16 	%rs93, %rs92, %rs91;
	mul.lo.s16 	%rs94, %rs93, 24;
	sub.s16 	%rs95, %rs89, %rs94;
	cvt.s32.s16 	%r772, %rs95;
	add.s32 	%r773, %r73, %r772;
	mul.wide.s32 	%rd61, %r773, 4;
	add.s64 	%rd62, %rd28, %rd61;
	ld.shared.u32 	%r774, [%rd62];
	add.s32 	%r775, %r74, %r772;
	mul.wide.u32 	%rd63, %r775, 4;
	add.s64 	%rd64, %rd28, %rd63;
	ld.shared.u32 	%r776, [%rd64];
	add.s32 	%r777, %r75, %r772;
	mul.wide.u32 	%rd65, %r777, 4;
	add.s64 	%rd66, %rd28, %rd65;
	ld.shared.u32 	%r778, [%rd66];
	add.s32 	%r779, %r76, %r772;
	mul.wide.u32 	%rd67, %r779, 4;
	add.s64 	%rd68, %rd28, %rd67;
	ld.shared.u32 	%r780, [%rd68];
	add.s32 	%r781, %r77, %r772;
	mul.wide.s32 	%rd69, %r781, 4;
	add.s64 	%rd70, %rd28, %rd69;
	ld.shared.u32 	%r782, [%rd70];
	add.s32 	%r783, %r78, %r772;
	mul.wide.u32 	%rd71, %r783, 4;
	add.s64 	%rd72, %rd28, %rd71;
	ld.shared.u32 	%r784, [%rd72];
	add.s32 	%r785, %r79, %r772;
	mul.wide.u32 	%rd73, %r785, 4;
	add.s64 	%rd74, %rd28, %rd73;
	ld.shared.u32 	%r786, [%rd74];
	add.s32 	%r787, %r80, %r772;
	mul.wide.u32 	%rd75, %r787, 4;
	add.s64 	%rd76, %rd28, %rd75;
	ld.shared.u32 	%r788, [%rd76];
	add.s32 	%r789, %r81, %r772;
	mul.wide.s32 	%rd77, %r789, 4;
	add.s64 	%rd78, %rd28, %rd77;
	ld.shared.u32 	%r790, [%rd78];
	add.s32 	%r791, %r82, %r772;
	mul.wide.u32 	%rd79, %r791, 4;
	add.s64 	%rd80, %rd28, %rd79;
	ld.shared.u32 	%r792, [%rd80];
	add.s32 	%r793, %r83, %r772;
	mul.wide.u32 	%rd81, %r793, 4;
	add.s64 	%rd82, %rd28, %rd81;
	ld.shared.u32 	%r794, [%rd82];
	add.s32 	%r795, %r84, %r772;
	mul.wide.u32 	%rd83, %r795, 4;
	add.s64 	%rd84, %rd28, %rd83;
	ld.shared.u32 	%r796, [%rd84];
	add.s32 	%r797, %r85, %r772;
	mul.wide.s32 	%rd85, %r797, 4;
	add.s64 	%rd86, %rd28, %rd85;
	ld.shared.u32 	%r798, [%rd86];
	add.s32 	%r799, %r86, %r772;
	mul.wide.u32 	%rd87, %r799, 4;
	add.s64 	%rd88, %rd28, %rd87;
	ld.shared.u32 	%r800, [%rd88];
	add.s32 	%r801, %r87, %r772;
	mul.wide.u32 	%rd89, %r801, 4;
	add.s64 	%rd90, %rd28, %rd89;
	ld.shared.u32 	%r802, [%rd90];
	add.s32 	%r803, %r88, %r772;
	mul.wide.u32 	%rd91, %r803, 4;
	add.s64 	%rd92, %rd28, %rd91;
	ld.shared.u32 	%r804, [%rd92];
	add.s32 	%r805, %r89, %r772;
	mul.wide.s32 	%rd93, %r805, 4;
	add.s64 	%rd94, %rd28, %rd93;
	ld.shared.u32 	%r806, [%rd94];
	add.s32 	%r807, %r90, %r772;
	mul.wide.u32 	%rd95, %r807, 4;
	add.s64 	%rd96, %rd28, %rd95;
	ld.shared.u32 	%r808, [%rd96];
	add.s32 	%r809, %r91, %r772;
	mul.wide.u32 	%rd97, %r809, 4;
	add.s64 	%rd98, %rd28, %rd97;
	ld.shared.u32 	%r810, [%rd98];
	add.s32 	%r811, %r92, %r772;
	mul.wide.u32 	%rd99, %r811, 4;
	add.s64 	%rd100, %rd28, %rd99;
	ld.shared.u32 	%r812, [%rd100];
	add.s32 	%r813, %r93, %r772;
	mul.wide.s32 	%rd101, %r813, 4;
	add.s64 	%rd102, %rd28, %rd101;
	ld.shared.u32 	%r814, [%rd102];
	add.s32 	%r815, %r94, %r772;
	mul.wide.s32 	%rd103, %r815, 4;
	add.s64 	%rd104, %rd28, %rd103;
	ld.shared.u32 	%r816, [%rd104];
	bar.sync 	0;
	shfl.sync.idx.b32	%r817, %r3464, 0, 31, -1;
	shfl.sync.idx.b32	%r818, %r3464, 1, 31, -1;
	shfl.sync.idx.b32	%r819, %r3464, 2, 31, -1;
	shfl.sync.idx.b32	%r820, %r3464, 3, 31, -1;
	shfl.sync.idx.b32	%r821, %r3464, 4, 31, -1;
	shfl.sync.idx.b32	%r822, %r3464, 5, 31, -1;
	shfl.sync.idx.b32	%r823, %r3464, 6, 31, -1;
	shfl.sync.idx.b32	%r824, %r3464, 7, 31, -1;
	shfl.sync.idx.b32	%r825, %r3464, 8, 31, -1;
	shfl.sync.idx.b32	%r826, %r3464, 9, 31, -1;
	shfl.sync.idx.b32	%r827, %r3464, 10, 31, -1;
	shfl.sync.idx.b32	%r828, %r3464, 11, 31, -1;
	shfl.sync.idx.b32	%r829, %r3464, 12, 31, -1;
	shfl.sync.idx.b32	%r830, %r3464, 13, 31, -1;
	shfl.sync.idx.b32	%r831, %r3464, 14, 31, -1;
	shfl.sync.idx.b32	%r832, %r3464, 15, 31, -1;
	shfl.sync.idx.b32	%r833, %r3464, 16, 31, -1;
	shfl.sync.idx.b32	%r834, %r3464, 17, 31, -1;
	shfl.sync.idx.b32	%r835, %r3464, 18, 31, -1;
	shfl.sync.idx.b32	%r836, %r3464, 19, 31, -1;
	shfl.sync.idx.b32	%r837, %r3464, 20, 31, -1;
	shfl.sync.idx.b32	%r838, %r3464, 21, 31, -1;
	shfl.sync.idx.b32	%r839, %r3464, 22, 31, -1;
	shfl.sync.idx.b32	%r840, %r3464, 23, 31, -1;
	add.s32 	%r841, %r817, %r772;
	mul.wide.s32 	%rd105, %r841, 4;
	add.s64 	%rd106, %rd28, %rd105;
	st.shared.u32 	[%rd106], %r774;
	add.s32 	%r842, %r818, %r772;
	mul.wide.s32 	%rd107, %r842, 4;
	add.s64 	%rd108, %rd28, %rd107;
	st.shared.u32 	[%rd108], %r776;
	add.s32 	%r843, %r819, %r772;
	mul.wide.s32 	%rd109, %r843, 4;
	add.s64 	%rd110, %rd28, %rd109;
	st.shared.u32 	[%rd110], %r778;
	add.s32 	%r844, %r820, %r772;
	mul.wide.s32 	%rd111, %r844, 4;
	add.s64 	%rd112, %rd28, %rd111;
	st.shared.u32 	[%rd112], %r780;
	add.s32 	%r845, %r821, %r772;
	mul.wide.s32 	%rd113, %r845, 4;
	add.s64 	%rd114, %rd28, %rd113;
	st.shared.u32 	[%rd114], %r782;
	add.s32 	%r846, %r822, %r772;
	mul.wide.s32 	%rd115, %r846, 4;
	add.s64 	%rd116, %rd28, %rd115;
	st.shared.u32 	[%rd116], %r784;
	add.s32 	%r847, %r823, %r772;
	mul.wide.s32 	%rd117, %r847, 4;
	add.s64 	%rd118, %rd28, %rd117;
	st.shared.u32 	[%rd118], %r786;
	add.s32 	%r848, %r824, %r772;
	mul.wide.s32 	%rd119, %r848, 4;
	add.s64 	%rd120, %rd28, %rd119;
	st.shared.u32 	[%rd120], %r788;
	add.s32 	%r849, %r825, %r772;
	mul.wide.s32 	%rd121, %r849, 4;
	add.s64 	%rd122, %rd28, %rd121;
	st.shared.u32 	[%rd122], %r790;
	add.s32 	%r850, %r826, %r772;
	mul.wide.s32 	%rd123, %r850, 4;
	add.s64 	%rd124, %rd28, %rd123;
	st.shared.u32 	[%rd124], %r792;
	add.s32 	%r851, %r827, %r772;
	mul.wide.s32 	%rd125, %r851, 4;
	add.s64 	%rd126, %rd28, %rd125;
	st.shared.u32 	[%rd126], %r794;
	add.s32 	%r852, %r828, %r772;
	mul.wide.s32 	%rd127, %r852, 4;
	add.s64 	%rd128, %rd28, %rd127;
	st.shared.u32 	[%rd128], %r796;
	add.s32 	%r853, %r829, %r772;
	mul.wide.s32 	%rd129, %r853, 4;
	add.s64 	%rd130, %rd28, %rd129;
	st.shared.u32 	[%rd130], %r798;
	add.s32 	%r854, %r830, %r772;
	mul.wide.s32 	%rd131, %r854, 4;
	add.s64 	%rd132, %rd28, %rd131;
	st.shared.u32 	[%rd132], %r800;
	add.s32 	%r855, %r831, %r772;
	mul.wide.s32 	%rd133, %r855, 4;
	add.s64 	%rd134, %rd28, %rd133;
	st.shared.u32 	[%rd134], %r802;
	add.s32 	%r856, %r832, %r772;
	mul.wide.s32 	%rd135, %r856, 4;
	add.s64 	%rd136, %rd28, %rd135;
	st.shared.u32 	[%rd136], %r804;
	add.s32 	%r857, %r833, %r772;
	mul.wide.s32 	%rd137, %r857, 4;
	add.s64 	%rd138, %rd28, %rd137;
	st.shared.u32 	[%rd138], %r806;
	add.s32 	%r858, %r834, %r772;
	mul.wide.s32 	%rd139, %r858, 4;
	add.s64 	%rd140, %rd28, %rd139;
	st.shared.u32 	[%rd140], %r808;
	add.s32 	%r859, %r835, %r772;
	mul.wide.s32 	%rd141, %r859, 4;
	add.s64 	%rd142, %rd28, %rd141;
	st.shared.u32 	[%rd142], %r810;
	add.s32 	%r860, %r836, %r772;
	mul.wide.s32 	%rd143, %r860, 4;
	add.s64 	%rd144, %rd28, %rd143;
	st.shared.u32 	[%rd144], %r812;
	add.s32 	%r861, %r837, %r772;
	mul.wide.s32 	%rd145, %r861, 4;
	add.s64 	%rd146, %rd28, %rd145;
	st.shared.u32 	[%rd146], %r814;
	selp.b32 	%r862, 0, %r816, %p112;
	add.s32 	%r863, %r838, %r772;
	mul.wide.s32 	%rd147, %r863, 4;
	add.s64 	%rd148, %rd28, %rd147;
	st.shared.u32 	[%rd148], %r862;
	add.s32 	%r864, %r839, %r772;
	mul.wide.s32 	%rd149, %r864, 4;
	add.s64 	%rd150, %rd28, %rd149;
	st.shared.u32 	[%rd150], %r3455;
	add.s32 	%r865, %r840, %r772;
	mul.wide.s32 	%rd151, %r865, 4;
	add.s64 	%rd152, %rd28, %rd151;
	st.shared.u32 	[%rd152], %r3455;
	bar.sync 	0;
	mov.u32 	%r3476, %r3455;
	mov.u32 	%r3477, %r3455;
	mov.u32 	%r3478, %r3455;
	mov.u32 	%r3479, %r3455;
	mov.u32 	%r3480, %r3455;
	mov.u32 	%r3481, %r3455;
	mov.u32 	%r3482, %r3455;
	mov.u32 	%r3483, %r3455;
	mov.u32 	%r3484, %r3455;
	mov.u32 	%r3485, %r3455;
	mov.u32 	%r3486, %r3455;
	mov.u32 	%r3487, %r3455;
	mov.u32 	%r3488, %r3455;
	mov.u32 	%r3489, %r3455;
	mov.u32 	%r3490, %r3455;
	mov.u32 	%r3491, %r3455;
	mov.u32 	%r3492, %r3455;
	mov.u32 	%r3493, %r3455;
	mov.u32 	%r3494, %r3455;
	mov.u32 	%r3495, %r3455;
	mov.u32 	%r3496, %r3455;
	mov.u32 	%r3497, %r3455;
	mov.u32 	%r3498, %r3455;
	mov.u32 	%r3499, %r3455;
	@%p111 bra 	LBB0_109;
	bra.uni 	LBB0_72;
LBB0_109:                               // %oksrem3308
                                        //   in Loop: Header=BB0_71 Depth=1
	cvt.u16.u32 	%rs96, %r110;
	mul.hi.s16 	%rs97, %rs96, 10923;
	shr.u16 	%rs98, %rs97, 15;
	shr.s16 	%rs99, %rs97, 2;
	add.s16 	%rs100, %rs99, %rs98;
	mul.lo.s16 	%rs101, %rs100, 24;
	sub.s16 	%rs102, %rs96, %rs101;
	cvt.s32.s16 	%r866, %rs102;
	mul.wide.s32 	%rd153, %r866, 4;
	add.s64 	%rd154, %rd12, %rd153;
	ld.shared.u32 	%r3476, [%rd154];
	ld.shared.u32 	%r3477, [%rd12+4];
	ld.shared.u32 	%r3478, [%rd12+8];
	ld.shared.u32 	%r3479, [%rd12+12];
	ld.shared.u32 	%r3480, [%rd12+16];
	ld.shared.u32 	%r3481, [%rd12+20];
	ld.shared.u32 	%r3482, [%rd12+24];
	ld.shared.u32 	%r3483, [%rd12+28];
	ld.shared.u32 	%r3484, [%rd12+32];
	ld.shared.u32 	%r3485, [%rd12+36];
	ld.shared.u32 	%r3486, [%rd12+40];
	ld.shared.u32 	%r3487, [%rd12+44];
	ld.shared.u32 	%r3488, [%rd12+48];
	ld.shared.u32 	%r3489, [%rd12+52];
	ld.shared.u32 	%r3490, [%rd12+56];
	ld.shared.u32 	%r3491, [%rd12+60];
	add.s16 	%rs103, %rs96, 16;
	mul.hi.s16 	%rs104, %rs103, 10923;
	shr.u16 	%rs105, %rs104, 15;
	shr.s16 	%rs106, %rs104, 2;
	add.s16 	%rs107, %rs106, %rs105;
	mul.lo.s16 	%rs108, %rs107, 24;
	sub.s16 	%rs109, %rs103, %rs108;
	cvt.s32.s16 	%r867, %rs109;
	mul.wide.s32 	%rd155, %r867, 4;
	add.s64 	%rd156, %rd12, %rd155;
	ld.shared.u32 	%r3492, [%rd156];
	add.s16 	%rs110, %rs96, 17;
	mul.hi.s16 	%rs111, %rs110, 10923;
	shr.u16 	%rs112, %rs111, 15;
	shr.s16 	%rs113, %rs111, 2;
	add.s16 	%rs114, %rs113, %rs112;
	mul.lo.s16 	%rs115, %rs114, 24;
	sub.s16 	%rs116, %rs110, %rs115;
	cvt.s32.s16 	%r868, %rs116;
	mul.wide.s32 	%rd157, %r868, 4;
	add.s64 	%rd158, %rd12, %rd157;
	ld.shared.u32 	%r3493, [%rd158];
	add.s16 	%rs117, %rs96, 18;
	mul.hi.s16 	%rs118, %rs117, 10923;
	shr.u16 	%rs119, %rs118, 15;
	shr.s16 	%rs120, %rs118, 2;
	add.s16 	%rs121, %rs120, %rs119;
	mul.lo.s16 	%rs122, %rs121, 24;
	sub.s16 	%rs123, %rs117, %rs122;
	cvt.s32.s16 	%r869, %rs123;
	mul.wide.s32 	%rd159, %r869, 4;
	add.s64 	%rd160, %rd12, %rd159;
	ld.shared.u32 	%r3494, [%rd160];
	add.s16 	%rs124, %rs96, 19;
	mul.hi.s16 	%rs125, %rs124, 10923;
	shr.u16 	%rs126, %rs125, 15;
	shr.s16 	%rs127, %rs125, 2;
	add.s16 	%rs128, %rs127, %rs126;
	mul.lo.s16 	%rs129, %rs128, 24;
	sub.s16 	%rs130, %rs124, %rs129;
	cvt.s32.s16 	%r870, %rs130;
	mul.wide.s32 	%rd161, %r870, 4;
	add.s64 	%rd162, %rd12, %rd161;
	ld.shared.u32 	%r3495, [%rd162];
	add.s16 	%rs131, %rs96, 20;
	mul.hi.s16 	%rs132, %rs131, 10923;
	shr.u16 	%rs133, %rs132, 15;
	shr.s16 	%rs134, %rs132, 2;
	add.s16 	%rs135, %rs134, %rs133;
	mul.lo.s16 	%rs136, %rs135, 24;
	sub.s16 	%rs137, %rs131, %rs136;
	cvt.s32.s16 	%r871, %rs137;
	mul.wide.s32 	%rd163, %r871, 4;
	add.s64 	%rd164, %rd12, %rd163;
	ld.shared.u32 	%r3496, [%rd164];
	add.s16 	%rs138, %rs96, 21;
	mul.hi.s16 	%rs139, %rs138, 10923;
	shr.u16 	%rs140, %rs139, 15;
	shr.s16 	%rs141, %rs139, 2;
	add.s16 	%rs142, %rs141, %rs140;
	mul.lo.s16 	%rs143, %rs142, 24;
	sub.s16 	%rs144, %rs138, %rs143;
	cvt.s32.s16 	%r872, %rs144;
	mul.wide.s32 	%rd165, %r872, 4;
	add.s64 	%rd166, %rd12, %rd165;
	ld.shared.u32 	%r3497, [%rd166];
	add.s16 	%rs145, %rs96, 22;
	mul.hi.s16 	%rs146, %rs145, 10923;
	shr.u16 	%rs147, %rs146, 15;
	shr.s16 	%rs148, %rs146, 2;
	add.s16 	%rs149, %rs148, %rs147;
	mul.lo.s16 	%rs150, %rs149, 24;
	sub.s16 	%rs151, %rs145, %rs150;
	cvt.s32.s16 	%r873, %rs151;
	mul.wide.s32 	%rd167, %r873, 4;
	add.s64 	%rd168, %rd12, %rd167;
	ld.shared.u32 	%r3498, [%rd168];
	add.s16 	%rs152, %rs96, 23;
	mul.hi.s16 	%rs153, %rs152, 10923;
	shr.u16 	%rs154, %rs153, 15;
	shr.s16 	%rs155, %rs153, 2;
	add.s16 	%rs156, %rs155, %rs154;
	mul.lo.s16 	%rs157, %rs156, 24;
	sub.s16 	%rs158, %rs152, %rs157;
	cvt.s32.s16 	%r874, %rs158;
	mul.wide.s32 	%rd169, %r874, 4;
	add.s64 	%rd170, %rd12, %rd169;
	ld.shared.u32 	%r3499, [%rd170];
LBB0_72:                                // %L11301
                                        //   in Loop: Header=BB0_71 Depth=1
	bar.sync 	0;
	add.s32 	%r135, %r110, 1;
	add.s32 	%r136, %r110, 2;
	add.s32 	%r137, %r110, 3;
	mov.u32 	%r3500, 12;
	mov.u32 	%r3501, %r3455;
	bra.uni 	LBB0_73;
LBB0_80:                                // %L21320
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r3503, %r3503, 1;
	mov.u32 	%r3502, 0;
	mov.u32 	%r3504, %r3502;
	mov.u32 	%r3505, %r3502;
LBB0_81:                                // %L21321
                                        //   in Loop: Header=BB0_73 Depth=2
	bar.sync 	0;
	add.s32 	%r3501, %r3501, 1;
	add.s32 	%r3500, %r3500, -4;
	setp.ne.s32 	%p127, %r3500, -12;
	@%p127 bra 	LBB0_73;
	bra.uni 	LBB0_82;
LBB0_73:                                // %L11327
                                        //   Parent Loop BB0_71 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p116, %r3500, 12;
	selp.b32 	%r1414, %r3476, 0, %p116;
	setp.eq.s32 	%p117, %r3500, 8;
	selp.b32 	%r1415, %r3480, %r1414, %p117;
	setp.eq.s32 	%p118, %r3500, 4;
	selp.b32 	%r1416, %r3484, %r1415, %p118;
	setp.eq.s32 	%p119, %r3500, 0;
	selp.b32 	%r1417, %r3488, %r1416, %p119;
	setp.eq.s32 	%p120, %r3500, -4;
	selp.b32 	%r1418, %r3492, %r1417, %p120;
	setp.eq.s32 	%p121, %r3500, -8;
	selp.b32 	%r1419, %r3496, %r1418, %p121;
	selp.b32 	%r1420, %r3477, 0, %p116;
	selp.b32 	%r1421, %r3481, %r1420, %p117;
	selp.b32 	%r1422, %r3485, %r1421, %p118;
	selp.b32 	%r1423, %r3489, %r1422, %p119;
	selp.b32 	%r1424, %r3493, %r1423, %p120;
	selp.b32 	%r1425, %r3497, %r1424, %p121;
	selp.b32 	%r1426, %r3478, 0, %p116;
	selp.b32 	%r1427, %r3482, %r1426, %p117;
	selp.b32 	%r1428, %r3486, %r1427, %p118;
	selp.b32 	%r1429, %r3490, %r1428, %p119;
	selp.b32 	%r1430, %r3494, %r1429, %p120;
	selp.b32 	%r1431, %r3498, %r1430, %p121;
	selp.b32 	%r1432, %r3479, 0, %p116;
	selp.b32 	%r1433, %r3483, %r1432, %p117;
	selp.b32 	%r1434, %r3487, %r1433, %p118;
	selp.b32 	%r1435, %r3491, %r1434, %p119;
	selp.b32 	%r1436, %r3495, %r1435, %p120;
	selp.b32 	%r1437, %r3499, %r1436, %p121;
	mov.u16 	%rs196, 25600;
	// begin inline asm
	mov.b32 %r882, {%rs196, %rs196};
	// end inline asm
	mov.u16 	%rs198, 21504;
	// begin inline asm
	mov.b32 %r893, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r881, %r1419, -2004318072;
	mov.u32 	%r1018, 983055;
	// begin inline asm
	lop3.b32 %r879, %r1018, %r881, %r882, 202;
	// end inline asm
	mov.u16 	%rs202, 18432;
	// begin inline asm
	mov.b32 %r883, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r884, %r882, %r883;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r887, %r879, %r884;
	// end inline asm
	mov.u32 	%r1029, 15728880;
	// begin inline asm
	lop3.b32 %r890, %r1029, %r881, %r893, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r894, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r895, %r893, %r894;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r898, %r890, %r895;
	// end inline asm
	// begin inline asm
	mov.b32 %r928, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r939, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r927, %r1425, -2004318072;
	// begin inline asm
	lop3.b32 %r925, %r1018, %r927, %r928, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r929, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r930, %r928, %r929;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r933, %r925, %r930;
	// end inline asm
	// begin inline asm
	lop3.b32 %r936, %r1029, %r927, %r939, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r940, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r941, %r939, %r940;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r944, %r936, %r941;
	// end inline asm
	// begin inline asm
	mov.b32 %r974, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r985, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r973, %r1431, -2004318072;
	// begin inline asm
	lop3.b32 %r971, %r1018, %r973, %r974, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r975, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r976, %r974, %r975;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r979, %r971, %r976;
	// end inline asm
	// begin inline asm
	lop3.b32 %r982, %r1029, %r973, %r985, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r986, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r987, %r985, %r986;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r990, %r982, %r987;
	// end inline asm
	// begin inline asm
	mov.b32 %r1020, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r1031, {%rs198, %rs198};
	// end inline asm
	xor.b32  	%r1019, %r1437, -2004318072;
	// begin inline asm
	lop3.b32 %r1017, %r1018, %r1019, %r1020, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1021, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1022, %r1020, %r1021;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1025, %r1017, %r1022;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1028, %r1029, %r1019, %r1031, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1032, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1033, %r1031, %r1032;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1036, %r1028, %r1033;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3469;
    mov.b32 {%r2re, %r2im}, %r887;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1061, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3470;
    mov.b32 {%r2re, %r2im}, %r898;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1064, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3469;
    mov.b32 {%r2re, %r2im}, %r933;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1067, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3470;
    mov.b32 {%r2re, %r2im}, %r944;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1070, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3469;
    mov.b32 {%r2re, %r2im}, %r979;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1073, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3470;
    mov.b32 {%r2re, %r2im}, %r990;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1076, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3469;
    mov.b32 {%r2re, %r2im}, %r1025;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1079, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3470;
    mov.b32 {%r2re, %r2im}, %r1036;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1082, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1148, %r1145}, {%r308, %r311}, {%r1061}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1157, %r1154}, {%r308, %r311}, {%r1064}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1166, %r1163}, {%r308, %r311}, {%r1067}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1175, %r1172}, {%r308, %r311}, {%r1070}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1184, %r1181}, {%r308, %r311}, {%r1073}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1193, %r1190}, {%r308, %r311}, {%r1076}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1202, %r1199}, {%r308, %r311}, {%r1079}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1211, %r1208}, {%r308, %r311}, {%r1082}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1141, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1143, %r1141, %r1145;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1146, %r360, %r1148, %r1143;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1150, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1152, %r1150, %r1154;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1155, %r360, %r1157, %r1152;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1159, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1161, %r1159, %r1163;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1164, %r360, %r1166, %r1161;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1168, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1170, %r1168, %r1172;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1173, %r360, %r1175, %r1170;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1177, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1179, %r1177, %r1181;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1182, %r360, %r1184, %r1179;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1186, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1188, %r1186, %r1190;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1191, %r360, %r1193, %r1188;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1195, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1197, %r1195, %r1199;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1200, %r360, %r1202, %r1197;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1204, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1206, %r1204, %r1208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1209, %r360, %r1211, %r1206;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1213, %r363, %r1148;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1216, %r360, %r1145, %r1213;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1220, %r363, %r1157;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1223, %r360, %r1154, %r1220;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1227, %r363, %r1166;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1230, %r360, %r1163, %r1227;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1234, %r363, %r1175;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1237, %r360, %r1172, %r1234;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1241, %r363, %r1184;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1244, %r360, %r1181, %r1241;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1248, %r363, %r1193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1251, %r360, %r1190, %r1248;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1255, %r363, %r1202;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1258, %r360, %r1199, %r1255;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1262, %r363, %r1211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1265, %r360, %r1208, %r1262;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1350, %r1351}, {%r404, %r410, %r407, %r413}, {%r1146, %r1216}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1358, %r1359}, {%r404, %r410, %r407, %r413}, {%r1155, %r1223}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1366, %r1367}, {%r404, %r410, %r407, %r413}, {%r1164, %r1230}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1374, %r1375}, {%r404, %r410, %r407, %r413}, {%r1173, %r1237}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1382, %r1383}, {%r404, %r410, %r407, %r413}, {%r1182, %r1244}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1390, %r1391}, {%r404, %r410, %r407, %r413}, {%r1191, %r1251}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1398, %r1399}, {%r404, %r410, %r407, %r413}, {%r1200, %r1258}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1406, %r1407}, {%r404, %r410, %r407, %r413}, {%r1209, %r1265}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	prmt.b32 %r1349, %r1350, %r1351, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1353, %r1350, %r1351, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1357, %r1358, %r1359, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1361, %r1358, %r1359, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1365, %r1366, %r1367, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1369, %r1366, %r1367, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1373, %r1374, %r1375, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1377, %r1374, %r1375, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1381, %r1382, %r1383, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1385, %r1382, %r1383, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1389, %r1390, %r1391, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1393, %r1390, %r1391, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1397, %r1398, %r1399, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1401, %r1398, %r1399, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1405, %r1406, %r1407, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1409, %r1406, %r1407, %r716;
	// end inline asm
	st.shared.u32 	[%rd6], %r1349;
	st.shared.u32 	[%rd7+33024], %r1353;
	st.shared.u32 	[%rd7+128], %r1357;
	st.shared.u32 	[%rd7+33152], %r1361;
	cvt.u16.u32 	%rs207, %r3501;
	and.b16  	%rs208, %rs207, 255;
	mul.lo.s16 	%rs209, %rs208, 171;
	shr.u16 	%rs210, %rs209, 10;
	mul.lo.s16 	%rs211, %rs210, 6;
	sub.s16 	%rs212, %rs207, %rs211;
	shl.b16 	%rs213, %rs212, 2;
	cvt.u32.u16 	%r1438, %rs213;
	and.b32  	%r1439, %r1438, 252;
	add.s32 	%r1440, %r135, %r1439;
	shr.s32 	%r1441, %r1440, 31;
	shr.u32 	%r1442, %r1441, 30;
	add.s32 	%r1443, %r1440, %r1442;
	and.b32  	%r1444, %r1443, 67108860;
	sub.s32 	%r1445, %r1440, %r1444;
	shl.b32 	%r144, %r1445, 6;
	add.s32 	%r1446, %r95, %r144;
	mul.wide.s32 	%rd171, %r1446, 4;
	add.s64 	%rd173, %rd28, %rd171;
	st.shared.u32 	[%rd173], %r1365;
	add.s32 	%r1447, %r96, %r144;
	mul.wide.u32 	%rd174, %r1447, 4;
	add.s64 	%rd175, %rd28, %rd174;
	st.shared.u32 	[%rd175], %r1369;
	add.s32 	%r1448, %r97, %r144;
	mul.wide.s32 	%rd176, %r1448, 4;
	add.s64 	%rd177, %rd28, %rd176;
	st.shared.u32 	[%rd177], %r1373;
	add.s32 	%r1449, %r98, %r144;
	mul.wide.u32 	%rd178, %r1449, 4;
	add.s64 	%rd179, %rd28, %rd178;
	st.shared.u32 	[%rd179], %r1377;
	add.s32 	%r1450, %r136, %r1439;
	shr.s32 	%r1451, %r1450, 31;
	shr.u32 	%r1452, %r1451, 30;
	add.s32 	%r1453, %r1450, %r1452;
	and.b32  	%r1454, %r1453, 67108860;
	sub.s32 	%r1455, %r1450, %r1454;
	shl.b32 	%r145, %r1455, 6;
	add.s32 	%r1456, %r95, %r145;
	mul.wide.s32 	%rd180, %r1456, 4;
	add.s64 	%rd181, %rd28, %rd180;
	st.shared.u32 	[%rd181], %r1381;
	add.s32 	%r1457, %r96, %r145;
	mul.wide.u32 	%rd182, %r1457, 4;
	add.s64 	%rd183, %rd28, %rd182;
	st.shared.u32 	[%rd183], %r1385;
	add.s32 	%r1458, %r97, %r145;
	mul.wide.s32 	%rd184, %r1458, 4;
	add.s64 	%rd185, %rd28, %rd184;
	st.shared.u32 	[%rd185], %r1389;
	add.s32 	%r1459, %r98, %r145;
	mul.wide.u32 	%rd186, %r1459, 4;
	add.s64 	%rd187, %rd28, %rd186;
	st.shared.u32 	[%rd187], %r1393;
	add.s32 	%r1460, %r137, %r1439;
	shr.s32 	%r1461, %r1460, 31;
	shr.u32 	%r1462, %r1461, 30;
	add.s32 	%r1463, %r1460, %r1462;
	and.b32  	%r1464, %r1463, 67108860;
	sub.s32 	%r1465, %r1460, %r1464;
	shl.b32 	%r146, %r1465, 6;
	add.s32 	%r1466, %r95, %r146;
	mul.wide.s32 	%rd188, %r1466, 4;
	add.s64 	%rd189, %rd28, %rd188;
	st.shared.u32 	[%rd189], %r1397;
	add.s32 	%r1467, %r96, %r146;
	mul.wide.u32 	%rd190, %r1467, 4;
	add.s64 	%rd191, %rd28, %rd190;
	st.shared.u32 	[%rd191], %r1401;
	add.s32 	%r1468, %r97, %r146;
	mul.wide.s32 	%rd192, %r1468, 4;
	add.s64 	%rd193, %rd28, %rd192;
	st.shared.u32 	[%rd193], %r1405;
	add.s32 	%r1469, %r98, %r146;
	mul.wide.u32 	%rd194, %r1469, 4;
	add.s64 	%rd195, %rd28, %rd194;
	st.shared.u32 	[%rd195], %r1409;
	bar.sync 	0;
	mov.u32 	%r3506, %r3455;
	mov.u32 	%r3507, %r3455;
	mov.u32 	%r3508, %r3455;
	mov.u32 	%r3509, %r3455;
	@%p115 bra 	LBB0_110;
	bra.uni 	LBB0_74;
LBB0_110:                               // %oksrem7016
                                        //   in Loop: Header=BB0_73 Depth=2
	ld.shared.u32 	%r3506, [%rd8];
	ld.shared.u32 	%r3507, [%rd9];
	ld.shared.u32 	%r3508, [%rd10];
	ld.shared.u32 	%r3509, [%rd11];
LBB0_74:                                // %L17202
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1505, %r1502}, {%r308, %r311}, {%r3506}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1514, %r1511}, {%r308, %r311}, {%r3507}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1523, %r1520}, {%r308, %r311}, {%r3508}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1532, %r1529}, {%r308, %r311}, {%r3509}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1498, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1500, %r1498, %r1502;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1503, %r360, %r1505, %r1500;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1507, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1509, %r1507, %r1511;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1512, %r360, %r1514, %r1509;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1516, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1518, %r1516, %r1520;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1521, %r360, %r1523, %r1518;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1525, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1527, %r1525, %r1529;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1530, %r360, %r1532, %r1527;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1534, %r363, %r1505;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1537, %r360, %r1502, %r1534;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1541, %r363, %r1514;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1544, %r360, %r1511, %r1541;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1548, %r363, %r1523;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1551, %r360, %r1520, %r1548;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1555, %r363, %r1532;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1558, %r360, %r1529, %r1555;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1603, %r1606}, {%r404, %r410, %r407, %r413}, {%r1503, %r1537}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1622, %r1625}, {%r404, %r410, %r407, %r413}, {%r1512, %r1544}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1610, %r1614}, {%r404, %r410, %r407, %r413}, {%r1521, %r1551}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1629, %r1633}, {%r404, %r410, %r407, %r413}, {%r1530, %r1558}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1602, %r1603, %r1603;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1605, %r1606, %r1606, %r1602;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1609, %r1610, %r1610, %r1605;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1613, %r1614, %r1614, %r1609;
	// end inline asm
	mov.u32 	%r1637, 442899046;
	// begin inline asm
	fma.rn.f16x2 %r1617, %r1637, %r1613, %r3505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1621, %r1622, %r1622;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1624, %r1625, %r1625, %r1621;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1628, %r1629, %r1629, %r1624;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1632, %r1633, %r1633, %r1628;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1636, %r1637, %r1632, %r3504;
	// end inline asm
	mov.u32 	%r3510, %r3455;
	mov.u32 	%r3511, %r3455;
	mov.u32 	%r3512, %r3455;
	mov.u32 	%r3513, %r3455;
	@%p115 bra 	LBB0_111;
	bra.uni 	LBB0_75;
LBB0_111:                               // %oksrem7551
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r1641, %r99, %r144;
	mul.wide.s32 	%rd196, %r1641, 4;
	add.s64 	%rd198, %rd28, %rd196;
	ld.shared.u32 	%r3510, [%rd198];
	add.s32 	%r1642, %r100, %r144;
	mul.wide.u32 	%rd199, %r1642, 4;
	add.s64 	%rd200, %rd28, %rd199;
	ld.shared.u32 	%r3511, [%rd200];
	add.s32 	%r1643, %r101, %r144;
	mul.wide.s32 	%rd201, %r1643, 4;
	add.s64 	%rd202, %rd28, %rd201;
	ld.shared.u32 	%r3512, [%rd202];
	add.s32 	%r1644, %r102, %r144;
	mul.wide.u32 	%rd203, %r1644, 4;
	add.s64 	%rd204, %rd28, %rd203;
	ld.shared.u32 	%r3513, [%rd204];
LBB0_75:                                // %L18427
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1680, %r1677}, {%r308, %r311}, {%r3510}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1689, %r1686}, {%r308, %r311}, {%r3511}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1698, %r1695}, {%r308, %r311}, {%r3512}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1707, %r1704}, {%r308, %r311}, {%r3513}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1673, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1675, %r1673, %r1677;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1678, %r360, %r1680, %r1675;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1682, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1684, %r1682, %r1686;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1687, %r360, %r1689, %r1684;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1691, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1693, %r1691, %r1695;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1696, %r360, %r1698, %r1693;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1700, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1702, %r1700, %r1704;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1705, %r360, %r1707, %r1702;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1709, %r363, %r1680;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1712, %r360, %r1677, %r1709;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1716, %r363, %r1689;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1719, %r360, %r1686, %r1716;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1723, %r363, %r1698;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1726, %r360, %r1695, %r1723;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1730, %r363, %r1707;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1733, %r360, %r1704, %r1730;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1778, %r1781}, {%r404, %r410, %r407, %r413}, {%r1678, %r1712}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1797, %r1800}, {%r404, %r410, %r407, %r413}, {%r1687, %r1719}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1785, %r1789}, {%r404, %r410, %r407, %r413}, {%r1696, %r1726}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1804, %r1808}, {%r404, %r410, %r407, %r413}, {%r1705, %r1733}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1777, %r1778, %r1778;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1780, %r1781, %r1781, %r1777;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1784, %r1785, %r1785, %r1780;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1788, %r1789, %r1789, %r1784;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1792, %r1637, %r1788, %r1617;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1796, %r1797, %r1797;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1799, %r1800, %r1800, %r1796;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1803, %r1804, %r1804, %r1799;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1807, %r1808, %r1808, %r1803;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1811, %r1637, %r1807, %r1636;
	// end inline asm
	mov.u32 	%r3514, %r3455;
	mov.u32 	%r3515, %r3455;
	mov.u32 	%r3516, %r3455;
	mov.u32 	%r3517, %r3455;
	@%p115 bra 	LBB0_112;
	bra.uni 	LBB0_76;
LBB0_112:                               // %oksrem8086
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r1816, %r99, %r145;
	mul.wide.s32 	%rd205, %r1816, 4;
	add.s64 	%rd207, %rd28, %rd205;
	ld.shared.u32 	%r3514, [%rd207];
	add.s32 	%r1817, %r100, %r145;
	mul.wide.u32 	%rd208, %r1817, 4;
	add.s64 	%rd209, %rd28, %rd208;
	ld.shared.u32 	%r3515, [%rd209];
	add.s32 	%r1818, %r101, %r145;
	mul.wide.s32 	%rd210, %r1818, 4;
	add.s64 	%rd211, %rd28, %rd210;
	ld.shared.u32 	%r3516, [%rd211];
	add.s32 	%r1819, %r102, %r145;
	mul.wide.u32 	%rd212, %r1819, 4;
	add.s64 	%rd213, %rd28, %rd212;
	ld.shared.u32 	%r3517, [%rd213];
LBB0_76:                                // %L19652
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1855, %r1852}, {%r308, %r311}, {%r3514}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1864, %r1861}, {%r308, %r311}, {%r3515}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1873, %r1870}, {%r308, %r311}, {%r3516}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1882, %r1879}, {%r308, %r311}, {%r3517}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1848, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1850, %r1848, %r1852;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1853, %r360, %r1855, %r1850;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1857, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1859, %r1857, %r1861;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1862, %r360, %r1864, %r1859;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1866, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1868, %r1866, %r1870;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1871, %r360, %r1873, %r1868;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1875, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1877, %r1875, %r1879;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1880, %r360, %r1882, %r1877;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1884, %r363, %r1855;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1887, %r360, %r1852, %r1884;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1891, %r363, %r1864;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1894, %r360, %r1861, %r1891;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1898, %r363, %r1873;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1901, %r360, %r1870, %r1898;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1905, %r363, %r1882;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1908, %r360, %r1879, %r1905;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1953, %r1956}, {%r404, %r410, %r407, %r413}, {%r1853, %r1887}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1972, %r1975}, {%r404, %r410, %r407, %r413}, {%r1862, %r1894}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1960, %r1964}, {%r404, %r410, %r407, %r413}, {%r1871, %r1901}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1979, %r1983}, {%r404, %r410, %r407, %r413}, {%r1880, %r1908}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1952, %r1953, %r1953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1955, %r1956, %r1956, %r1952;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1959, %r1960, %r1960, %r1955;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1963, %r1964, %r1964, %r1959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1967, %r1637, %r1963, %r1792;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1971, %r1972, %r1972;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1974, %r1975, %r1975, %r1971;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1978, %r1979, %r1979, %r1974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1982, %r1983, %r1983, %r1978;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1986, %r1637, %r1982, %r1811;
	// end inline asm
	mov.u32 	%r3518, %r3455;
	mov.u32 	%r3519, %r3455;
	mov.u32 	%r3520, %r3455;
	mov.u32 	%r3521, %r3455;
	@%p115 bra 	LBB0_113;
	bra.uni 	LBB0_77;
LBB0_113:                               // %oksrem8621
                                        //   in Loop: Header=BB0_73 Depth=2
	add.s32 	%r1991, %r99, %r146;
	mul.wide.s32 	%rd214, %r1991, 4;
	add.s64 	%rd216, %rd28, %rd214;
	ld.shared.u32 	%r3518, [%rd216];
	add.s32 	%r1992, %r100, %r146;
	mul.wide.u32 	%rd217, %r1992, 4;
	add.s64 	%rd218, %rd28, %rd217;
	ld.shared.u32 	%r3519, [%rd218];
	add.s32 	%r1993, %r101, %r146;
	mul.wide.s32 	%rd219, %r1993, 4;
	add.s64 	%rd220, %rd28, %rd219;
	ld.shared.u32 	%r3520, [%rd220];
	add.s32 	%r1994, %r102, %r146;
	mul.wide.u32 	%rd221, %r1994, 4;
	add.s64 	%rd222, %rd28, %rd221;
	ld.shared.u32 	%r3521, [%rd222];
LBB0_77:                                // %L20877
                                        //   in Loop: Header=BB0_73 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2030, %r2027}, {%r308, %r311}, {%r3518}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2039, %r2036}, {%r308, %r311}, {%r3519}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2048, %r2045}, {%r308, %r311}, {%r3520}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2057, %r2054}, {%r308, %r311}, {%r3521}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2023, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2025, %r2023, %r2027;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2028, %r360, %r2030, %r2025;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2032, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2034, %r2032, %r2036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2037, %r360, %r2039, %r2034;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2041, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2043, %r2041, %r2045;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2046, %r360, %r2048, %r2043;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2050, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2052, %r2050, %r2054;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2055, %r360, %r2057, %r2052;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2059, %r363, %r2030;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2062, %r360, %r2027, %r2059;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2066, %r363, %r2039;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2069, %r360, %r2036, %r2066;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2073, %r363, %r2048;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2076, %r360, %r2045, %r2073;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2080, %r363, %r2057;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2083, %r360, %r2054, %r2080;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2128, %r2131}, {%r404, %r410, %r407, %r413}, {%r2028, %r2062}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2147, %r2150}, {%r404, %r410, %r407, %r413}, {%r2037, %r2069}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2135, %r2139}, {%r404, %r410, %r407, %r413}, {%r2046, %r2076}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2154, %r2158}, {%r404, %r410, %r407, %r413}, {%r2055, %r2083}, {%r3455, %r3455};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2127, %r2128, %r2128;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2130, %r2131, %r2131, %r2127;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2134, %r2135, %r2135, %r2130;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2138, %r2139, %r2139, %r2134;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3505, %r1637, %r2138, %r1967;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2146, %r2147, %r2147;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2149, %r2150, %r2150, %r2146;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2153, %r2154, %r2154, %r2149;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2157, %r2158, %r2158, %r2153;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3504, %r1637, %r2157, %r1986;
	// end inline asm
	add.s32 	%r3502, %r3502, 4;
	setp.ne.s32 	%p125, %r3502, 40;
	@%p125 bra 	LBB0_81;
// %bb.78:                              // %L21027
                                        //   in Loop: Header=BB0_73 Depth=2
	@%p65 bra 	LBB0_80;
// %bb.79:                              // %L21086
                                        //   in Loop: Header=BB0_73 Depth=2
	mul.lo.s32 	%r2165, %r3503, 1152;
	add.s32 	%r2166, %r103, %r2165;
	mul.wide.u32 	%rd223, %r2166, 4;
	add.s64 	%rd224, %rd4, %rd223;
	st.global.u32 	[%rd224], %r3505;
	add.s32 	%r2167, %r104, %r2165;
	mul.wide.u32 	%rd225, %r2167, 4;
	add.s64 	%rd226, %rd4, %rd225;
	st.global.u32 	[%rd226], %r3504;
	bra.uni 	LBB0_80;
LBB0_82:                                // %L21346.preheader
                                        //   in Loop: Header=BB0_71 Depth=1
	add.s32 	%r179, %r110, 25;
	add.s32 	%r180, %r110, 26;
	add.s32 	%r181, %r110, 27;
	mov.u32 	%r2170, 0;
	mov.u32 	%r3526, 12;
	mov.u32 	%r3527, %r2170;
	bra.uni 	LBB0_83;
LBB0_90:                                // %L31339
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r3503, %r3503, 1;
	mov.u32 	%r3502, 0;
	mov.u32 	%r3504, %r3502;
	mov.u32 	%r3505, %r3502;
LBB0_91:                                // %L31340
                                        //   in Loop: Header=BB0_83 Depth=2
	bar.sync 	0;
	add.s32 	%r3527, %r3527, 1;
	add.s32 	%r3526, %r3526, -4;
	setp.ne.s32 	%p140, %r3526, -12;
	@%p140 bra 	LBB0_83;
	bra.uni 	LBB0_92;
LBB0_83:                                // %L21346
                                        //   Parent Loop BB0_71 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p129, %r3526, 12;
	selp.b32 	%r2708, %r3476, 0, %p129;
	setp.eq.s32 	%p130, %r3526, 8;
	selp.b32 	%r2709, %r3480, %r2708, %p130;
	setp.eq.s32 	%p131, %r3526, 4;
	selp.b32 	%r2710, %r3484, %r2709, %p131;
	setp.eq.s32 	%p132, %r3526, 0;
	selp.b32 	%r2711, %r3488, %r2710, %p132;
	setp.eq.s32 	%p133, %r3526, -4;
	selp.b32 	%r2712, %r3492, %r2711, %p133;
	setp.eq.s32 	%p134, %r3526, -8;
	selp.b32 	%r2713, %r3496, %r2712, %p134;
	selp.b32 	%r2714, %r3477, 0, %p129;
	selp.b32 	%r2715, %r3481, %r2714, %p130;
	selp.b32 	%r2716, %r3485, %r2715, %p131;
	selp.b32 	%r2717, %r3489, %r2716, %p132;
	selp.b32 	%r2718, %r3493, %r2717, %p133;
	selp.b32 	%r2719, %r3497, %r2718, %p134;
	selp.b32 	%r2720, %r3478, 0, %p129;
	selp.b32 	%r2721, %r3482, %r2720, %p130;
	selp.b32 	%r2722, %r3486, %r2721, %p131;
	selp.b32 	%r2723, %r3490, %r2722, %p132;
	selp.b32 	%r2724, %r3494, %r2723, %p133;
	selp.b32 	%r2725, %r3498, %r2724, %p134;
	selp.b32 	%r2726, %r3479, 0, %p129;
	selp.b32 	%r2727, %r3483, %r2726, %p130;
	selp.b32 	%r2728, %r3487, %r2727, %p131;
	selp.b32 	%r2729, %r3491, %r2728, %p132;
	selp.b32 	%r2730, %r3495, %r2729, %p133;
	selp.b32 	%r2731, %r3499, %r2730, %p134;
	// begin inline asm
	mov.b32 %r2198, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2209, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2732, %r2713, 8;
	xor.b32  	%r2208, %r2732, 8947848;
	// begin inline asm
	lop3.b32 %r2195, %r1018, %r2208, %r2198, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2199, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2200, %r2198, %r2199;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2203, %r2195, %r2200;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2206, %r1029, %r2208, %r2209, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2210, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2211, %r2209, %r2210;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2214, %r2206, %r2211;
	// end inline asm
	// begin inline asm
	mov.b32 %r2244, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2255, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2733, %r2719, 8;
	xor.b32  	%r2254, %r2733, 8947848;
	// begin inline asm
	lop3.b32 %r2241, %r1018, %r2254, %r2244, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2245, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2246, %r2244, %r2245;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2249, %r2241, %r2246;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2252, %r1029, %r2254, %r2255, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2256, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2257, %r2255, %r2256;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2260, %r2252, %r2257;
	// end inline asm
	// begin inline asm
	mov.b32 %r2290, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2301, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2734, %r2725, 8;
	xor.b32  	%r2300, %r2734, 8947848;
	// begin inline asm
	lop3.b32 %r2287, %r1018, %r2300, %r2290, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2291, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2292, %r2290, %r2291;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2295, %r2287, %r2292;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2298, %r1029, %r2300, %r2301, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2302, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2303, %r2301, %r2302;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2306, %r2298, %r2303;
	// end inline asm
	// begin inline asm
	mov.b32 %r2336, {%rs196, %rs196};
	// end inline asm
	// begin inline asm
	mov.b32 %r2347, {%rs198, %rs198};
	// end inline asm
	shr.u32 	%r2735, %r2731, 8;
	xor.b32  	%r2346, %r2735, 8947848;
	// begin inline asm
	lop3.b32 %r2333, %r1018, %r2346, %r2336, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2337, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2338, %r2336, %r2337;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2341, %r2333, %r2338;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2344, %r1029, %r2346, %r2347, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2348, {%rs202, %rs202};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2349, %r2347, %r2348;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2352, %r2344, %r2349;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3469;
    mov.b32 {%r2re, %r2im}, %r2203;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2355, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3470;
    mov.b32 {%r2re, %r2im}, %r2214;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2358, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3469;
    mov.b32 {%r2re, %r2im}, %r2249;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2361, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3470;
    mov.b32 {%r2re, %r2im}, %r2260;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2364, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3469;
    mov.b32 {%r2re, %r2im}, %r2295;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2367, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3470;
    mov.b32 {%r2re, %r2im}, %r2306;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2370, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3469;
    mov.b32 {%r2re, %r2im}, %r2341;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2373, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3470;
    mov.b32 {%r2re, %r2im}, %r2352;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2376, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2442, %r2439}, {%r308, %r311}, {%r2355}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2451, %r2448}, {%r308, %r311}, {%r2358}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2460, %r2457}, {%r308, %r311}, {%r2361}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2469, %r2466}, {%r308, %r311}, {%r2364}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2478, %r2475}, {%r308, %r311}, {%r2367}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2487, %r2484}, {%r308, %r311}, {%r2370}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2496, %r2493}, {%r308, %r311}, {%r2373}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2505, %r2502}, {%r308, %r311}, {%r2376}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2435, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2437, %r2435, %r2439;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2440, %r360, %r2442, %r2437;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2444, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2446, %r2444, %r2448;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2449, %r360, %r2451, %r2446;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2453, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2455, %r2453, %r2457;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2458, %r360, %r2460, %r2455;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2462, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2464, %r2462, %r2466;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2467, %r360, %r2469, %r2464;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2471, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2473, %r2471, %r2475;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2476, %r360, %r2478, %r2473;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2480, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2482, %r2480, %r2484;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2485, %r360, %r2487, %r2482;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2489, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2491, %r2489, %r2493;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2494, %r360, %r2496, %r2491;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2498, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2500, %r2498, %r2502;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2503, %r360, %r2505, %r2500;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2507, %r363, %r2442;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2510, %r360, %r2439, %r2507;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2514, %r363, %r2451;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2517, %r360, %r2448, %r2514;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2521, %r363, %r2460;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2524, %r360, %r2457, %r2521;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2528, %r363, %r2469;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2531, %r360, %r2466, %r2528;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2535, %r363, %r2478;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2538, %r360, %r2475, %r2535;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2542, %r363, %r2487;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2545, %r360, %r2484, %r2542;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2549, %r363, %r2496;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2552, %r360, %r2493, %r2549;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2556, %r363, %r2505;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2559, %r360, %r2502, %r2556;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2644, %r2645}, {%r404, %r410, %r407, %r413}, {%r2440, %r2510}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2652, %r2653}, {%r404, %r410, %r407, %r413}, {%r2449, %r2517}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2660, %r2661}, {%r404, %r410, %r407, %r413}, {%r2458, %r2524}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2668, %r2669}, {%r404, %r410, %r407, %r413}, {%r2467, %r2531}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2676, %r2677}, {%r404, %r410, %r407, %r413}, {%r2476, %r2538}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2684, %r2685}, {%r404, %r410, %r407, %r413}, {%r2485, %r2545}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2692, %r2693}, {%r404, %r410, %r407, %r413}, {%r2494, %r2552}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2700, %r2701}, {%r404, %r410, %r407, %r413}, {%r2503, %r2559}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	prmt.b32 %r2643, %r2644, %r2645, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2647, %r2644, %r2645, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2651, %r2652, %r2653, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2655, %r2652, %r2653, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2659, %r2660, %r2661, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2663, %r2660, %r2661, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2667, %r2668, %r2669, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2671, %r2668, %r2669, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2675, %r2676, %r2677, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2679, %r2676, %r2677, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2683, %r2684, %r2685, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2687, %r2684, %r2685, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2691, %r2692, %r2693, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2695, %r2692, %r2693, %r716;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2699, %r2700, %r2701, %r712;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2703, %r2700, %r2701, %r716;
	// end inline asm
	st.shared.u32 	[%rd6], %r2643;
	st.shared.u32 	[%rd7+33024], %r2647;
	st.shared.u32 	[%rd7+128], %r2651;
	st.shared.u32 	[%rd7+33152], %r2655;
	cvt.u16.u32 	%rs262, %r3527;
	and.b16  	%rs263, %rs262, 255;
	mul.lo.s16 	%rs264, %rs263, 171;
	shr.u16 	%rs265, %rs264, 10;
	mul.lo.s16 	%rs266, %rs265, 6;
	sub.s16 	%rs267, %rs262, %rs266;
	shl.b16 	%rs268, %rs267, 2;
	cvt.u32.u16 	%r2736, %rs268;
	and.b32  	%r2737, %r2736, 252;
	add.s32 	%r2738, %r179, %r2737;
	cvt.u16.u32 	%rs269, %r2738;
	shr.s16 	%rs270, %rs269, 15;
	shr.u16 	%rs271, %rs270, 14;
	add.s16 	%rs272, %rs269, %rs271;
	and.b16  	%rs273, %rs272, -4;
	sub.s16 	%rs274, %rs269, %rs273;
	mul.wide.s16 	%r188, %rs274, 64;
	add.s32 	%r2739, %r95, %r188;
	mul.wide.s32 	%rd227, %r2739, 4;
	add.s64 	%rd229, %rd28, %rd227;
	st.shared.u32 	[%rd229], %r2659;
	add.s32 	%r2740, %r96, %r188;
	mul.wide.u32 	%rd230, %r2740, 4;
	add.s64 	%rd231, %rd28, %rd230;
	st.shared.u32 	[%rd231], %r2663;
	add.s32 	%r2741, %r97, %r188;
	mul.wide.s32 	%rd232, %r2741, 4;
	add.s64 	%rd233, %rd28, %rd232;
	st.shared.u32 	[%rd233], %r2667;
	add.s32 	%r2742, %r98, %r188;
	mul.wide.u32 	%rd234, %r2742, 4;
	add.s64 	%rd235, %rd28, %rd234;
	st.shared.u32 	[%rd235], %r2671;
	add.s32 	%r2743, %r180, %r2737;
	cvt.u16.u32 	%rs275, %r2743;
	shr.s16 	%rs276, %rs275, 15;
	shr.u16 	%rs277, %rs276, 14;
	add.s16 	%rs278, %rs275, %rs277;
	and.b16  	%rs279, %rs278, -4;
	sub.s16 	%rs280, %rs275, %rs279;
	mul.wide.s16 	%r189, %rs280, 64;
	add.s32 	%r2744, %r95, %r189;
	mul.wide.s32 	%rd236, %r2744, 4;
	add.s64 	%rd237, %rd28, %rd236;
	st.shared.u32 	[%rd237], %r2675;
	add.s32 	%r2745, %r96, %r189;
	mul.wide.u32 	%rd238, %r2745, 4;
	add.s64 	%rd239, %rd28, %rd238;
	st.shared.u32 	[%rd239], %r2679;
	add.s32 	%r2746, %r97, %r189;
	mul.wide.s32 	%rd240, %r2746, 4;
	add.s64 	%rd241, %rd28, %rd240;
	st.shared.u32 	[%rd241], %r2683;
	add.s32 	%r2747, %r98, %r189;
	mul.wide.u32 	%rd242, %r2747, 4;
	add.s64 	%rd243, %rd28, %rd242;
	st.shared.u32 	[%rd243], %r2687;
	add.s32 	%r2748, %r181, %r2737;
	cvt.u16.u32 	%rs281, %r2748;
	shr.s16 	%rs282, %rs281, 15;
	shr.u16 	%rs283, %rs282, 14;
	add.s16 	%rs284, %rs281, %rs283;
	and.b16  	%rs285, %rs284, -4;
	sub.s16 	%rs286, %rs281, %rs285;
	mul.wide.s16 	%r190, %rs286, 64;
	add.s32 	%r2749, %r95, %r190;
	mul.wide.s32 	%rd244, %r2749, 4;
	add.s64 	%rd245, %rd28, %rd244;
	st.shared.u32 	[%rd245], %r2691;
	add.s32 	%r2750, %r96, %r190;
	mul.wide.u32 	%rd246, %r2750, 4;
	add.s64 	%rd247, %rd28, %rd246;
	st.shared.u32 	[%rd247], %r2695;
	add.s32 	%r2751, %r97, %r190;
	mul.wide.s32 	%rd248, %r2751, 4;
	add.s64 	%rd249, %rd28, %rd248;
	st.shared.u32 	[%rd249], %r2699;
	add.s32 	%r2752, %r98, %r190;
	mul.wide.u32 	%rd250, %r2752, 4;
	add.s64 	%rd251, %rd28, %rd250;
	st.shared.u32 	[%rd251], %r2703;
	bar.sync 	0;
	mov.u32 	%r3532, %r2170;
	mov.u32 	%r3533, %r2170;
	mov.u32 	%r3534, %r2170;
	mov.u32 	%r3535, %r2170;
	@%p115 bra 	LBB0_114;
	bra.uni 	LBB0_84;
LBB0_114:                               // %oksrem11414
                                        //   in Loop: Header=BB0_83 Depth=2
	ld.shared.u32 	%r3535, [%rd8];
	ld.shared.u32 	%r3534, [%rd9];
	ld.shared.u32 	%r3533, [%rd10];
	ld.shared.u32 	%r3532, [%rd11];
LBB0_84:                                // %L27221
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2788, %r2785}, {%r308, %r311}, {%r3535}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2797, %r2794}, {%r308, %r311}, {%r3534}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2806, %r2803}, {%r308, %r311}, {%r3533}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2815, %r2812}, {%r308, %r311}, {%r3532}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2781, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2783, %r2781, %r2785;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2786, %r360, %r2788, %r2783;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2790, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2792, %r2790, %r2794;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2795, %r360, %r2797, %r2792;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2799, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2801, %r2799, %r2803;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2804, %r360, %r2806, %r2801;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2808, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2810, %r2808, %r2812;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2813, %r360, %r2815, %r2810;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2817, %r363, %r2788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2820, %r360, %r2785, %r2817;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2824, %r363, %r2797;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2827, %r360, %r2794, %r2824;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2831, %r363, %r2806;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2834, %r360, %r2803, %r2831;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2838, %r363, %r2815;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2841, %r360, %r2812, %r2838;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2886, %r2889}, {%r404, %r410, %r407, %r413}, {%r2786, %r2820}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2905, %r2908}, {%r404, %r410, %r407, %r413}, {%r2795, %r2827}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2893, %r2897}, {%r404, %r410, %r407, %r413}, {%r2804, %r2834}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2912, %r2916}, {%r404, %r410, %r407, %r413}, {%r2813, %r2841}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2885, %r2886, %r2886;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2888, %r2889, %r2889, %r2885;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2892, %r2893, %r2893, %r2888;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2896, %r2897, %r2897, %r2892;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2900, %r1637, %r2896, %r3505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2904, %r2905, %r2905;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2907, %r2908, %r2908, %r2904;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2911, %r2912, %r2912, %r2907;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2915, %r2916, %r2916, %r2911;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2919, %r1637, %r2915, %r3504;
	// end inline asm
	mov.u32 	%r3536, %r2170;
	mov.u32 	%r3537, %r2170;
	mov.u32 	%r3538, %r2170;
	mov.u32 	%r3539, %r2170;
	@%p115 bra 	LBB0_115;
	bra.uni 	LBB0_85;
LBB0_115:                               // %oksrem11949
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r2924, %r99, %r188;
	mul.wide.s32 	%rd252, %r2924, 4;
	add.s64 	%rd254, %rd28, %rd252;
	ld.shared.u32 	%r3539, [%rd254];
	add.s32 	%r2925, %r100, %r188;
	mul.wide.u32 	%rd255, %r2925, 4;
	add.s64 	%rd256, %rd28, %rd255;
	ld.shared.u32 	%r3538, [%rd256];
	add.s32 	%r2926, %r101, %r188;
	mul.wide.s32 	%rd257, %r2926, 4;
	add.s64 	%rd258, %rd28, %rd257;
	ld.shared.u32 	%r3537, [%rd258];
	add.s32 	%r2927, %r102, %r188;
	mul.wide.u32 	%rd259, %r2927, 4;
	add.s64 	%rd260, %rd28, %rd259;
	ld.shared.u32 	%r3536, [%rd260];
LBB0_85:                                // %L28446
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2963, %r2960}, {%r308, %r311}, {%r3539}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2972, %r2969}, {%r308, %r311}, {%r3538}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2981, %r2978}, {%r308, %r311}, {%r3537}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2990, %r2987}, {%r308, %r311}, {%r3536}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2956, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2958, %r2956, %r2960;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2961, %r360, %r2963, %r2958;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2965, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2967, %r2965, %r2969;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2970, %r360, %r2972, %r2967;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2974, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2976, %r2974, %r2978;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2979, %r360, %r2981, %r2976;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2983, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2985, %r2983, %r2987;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2988, %r360, %r2990, %r2985;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2992, %r363, %r2963;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2995, %r360, %r2960, %r2992;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2999, %r363, %r2972;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3002, %r360, %r2969, %r2999;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3006, %r363, %r2981;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3009, %r360, %r2978, %r3006;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3013, %r363, %r2990;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3016, %r360, %r2987, %r3013;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3061, %r3064}, {%r404, %r410, %r407, %r413}, {%r2961, %r2995}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3080, %r3083}, {%r404, %r410, %r407, %r413}, {%r2970, %r3002}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3068, %r3072}, {%r404, %r410, %r407, %r413}, {%r2979, %r3009}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3087, %r3091}, {%r404, %r410, %r407, %r413}, {%r2988, %r3016}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3060, %r3061, %r3061;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3063, %r3064, %r3064, %r3060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3067, %r3068, %r3068, %r3063;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3071, %r3072, %r3072, %r3067;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3075, %r1637, %r3071, %r2900;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3079, %r3080, %r3080;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3082, %r3083, %r3083, %r3079;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3086, %r3087, %r3087, %r3082;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3090, %r3091, %r3091, %r3086;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3094, %r1637, %r3090, %r2919;
	// end inline asm
	mov.u32 	%r3540, %r2170;
	mov.u32 	%r3541, %r2170;
	mov.u32 	%r3542, %r2170;
	mov.u32 	%r3543, %r2170;
	@%p115 bra 	LBB0_116;
	bra.uni 	LBB0_86;
LBB0_116:                               // %oksrem12484
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r3099, %r99, %r189;
	mul.wide.s32 	%rd261, %r3099, 4;
	add.s64 	%rd263, %rd28, %rd261;
	ld.shared.u32 	%r3543, [%rd263];
	add.s32 	%r3100, %r100, %r189;
	mul.wide.u32 	%rd264, %r3100, 4;
	add.s64 	%rd265, %rd28, %rd264;
	ld.shared.u32 	%r3542, [%rd265];
	add.s32 	%r3101, %r101, %r189;
	mul.wide.s32 	%rd266, %r3101, 4;
	add.s64 	%rd267, %rd28, %rd266;
	ld.shared.u32 	%r3541, [%rd267];
	add.s32 	%r3102, %r102, %r189;
	mul.wide.u32 	%rd268, %r3102, 4;
	add.s64 	%rd269, %rd28, %rd268;
	ld.shared.u32 	%r3540, [%rd269];
LBB0_86:                                // %L29671
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3138, %r3135}, {%r308, %r311}, {%r3543}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3147, %r3144}, {%r308, %r311}, {%r3542}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3156, %r3153}, {%r308, %r311}, {%r3541}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3165, %r3162}, {%r308, %r311}, {%r3540}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3131, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3133, %r3131, %r3135;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3136, %r360, %r3138, %r3133;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3140, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3142, %r3140, %r3144;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3145, %r360, %r3147, %r3142;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3149, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3151, %r3149, %r3153;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3154, %r360, %r3156, %r3151;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3158, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3160, %r3158, %r3162;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3163, %r360, %r3165, %r3160;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3167, %r363, %r3138;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3170, %r360, %r3135, %r3167;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3174, %r363, %r3147;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3177, %r360, %r3144, %r3174;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3181, %r363, %r3156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3184, %r360, %r3153, %r3181;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3188, %r363, %r3165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3191, %r360, %r3162, %r3188;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3236, %r3239}, {%r404, %r410, %r407, %r413}, {%r3136, %r3170}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3255, %r3258}, {%r404, %r410, %r407, %r413}, {%r3145, %r3177}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3243, %r3247}, {%r404, %r410, %r407, %r413}, {%r3154, %r3184}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3262, %r3266}, {%r404, %r410, %r407, %r413}, {%r3163, %r3191}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3235, %r3236, %r3236;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3238, %r3239, %r3239, %r3235;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3242, %r3243, %r3243, %r3238;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3246, %r3247, %r3247, %r3242;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3250, %r1637, %r3246, %r3075;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3254, %r3255, %r3255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3257, %r3258, %r3258, %r3254;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3261, %r3262, %r3262, %r3257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3265, %r3266, %r3266, %r3261;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3269, %r1637, %r3265, %r3094;
	// end inline asm
	mov.u32 	%r3544, %r2170;
	mov.u32 	%r3545, %r2170;
	mov.u32 	%r3546, %r2170;
	mov.u32 	%r3547, %r2170;
	@%p115 bra 	LBB0_117;
	bra.uni 	LBB0_87;
LBB0_117:                               // %oksrem13019
                                        //   in Loop: Header=BB0_83 Depth=2
	add.s32 	%r3274, %r99, %r190;
	mul.wide.s32 	%rd270, %r3274, 4;
	add.s64 	%rd272, %rd28, %rd270;
	ld.shared.u32 	%r3547, [%rd272];
	add.s32 	%r3275, %r100, %r190;
	mul.wide.u32 	%rd273, %r3275, 4;
	add.s64 	%rd274, %rd28, %rd273;
	ld.shared.u32 	%r3546, [%rd274];
	add.s32 	%r3276, %r101, %r190;
	mul.wide.s32 	%rd275, %r3276, 4;
	add.s64 	%rd276, %rd28, %rd275;
	ld.shared.u32 	%r3545, [%rd276];
	add.s32 	%r3277, %r102, %r190;
	mul.wide.u32 	%rd277, %r3277, 4;
	add.s64 	%rd278, %rd28, %rd277;
	ld.shared.u32 	%r3544, [%rd278];
LBB0_87:                                // %L30896
                                        //   in Loop: Header=BB0_83 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3313, %r3310}, {%r308, %r311}, {%r3547}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3322, %r3319}, {%r308, %r311}, {%r3546}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3331, %r3328}, {%r308, %r311}, {%r3545}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3340, %r3337}, {%r308, %r311}, {%r3544}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3306, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3308, %r3306, %r3310;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3311, %r360, %r3313, %r3308;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3315, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3317, %r3315, %r3319;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3320, %r360, %r3322, %r3317;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3324, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3326, %r3324, %r3328;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3329, %r360, %r3331, %r3326;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3333, %r363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3335, %r3333, %r3337;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3338, %r360, %r3340, %r3335;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3342, %r363, %r3313;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3345, %r360, %r3310, %r3342;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3349, %r363, %r3322;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3352, %r360, %r3319, %r3349;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3356, %r363, %r3331;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3359, %r360, %r3328, %r3356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3363, %r363, %r3340;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3366, %r360, %r3337, %r3363;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3411, %r3414}, {%r404, %r410, %r407, %r413}, {%r3311, %r3345}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3430, %r3433}, {%r404, %r410, %r407, %r413}, {%r3320, %r3352}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3418, %r3422}, {%r404, %r410, %r407, %r413}, {%r3329, %r3359}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3437, %r3441}, {%r404, %r410, %r407, %r413}, {%r3338, %r3366}, {%r2170, %r2170};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3410, %r3411, %r3411;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3413, %r3414, %r3414, %r3410;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3417, %r3418, %r3418, %r3413;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3421, %r3422, %r3422, %r3417;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3505, %r1637, %r3421, %r3250;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3429, %r3430, %r3430;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3432, %r3433, %r3433, %r3429;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3436, %r3437, %r3437, %r3432;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3440, %r3441, %r3441, %r3436;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3504, %r1637, %r3440, %r3269;
	// end inline asm
	add.s32 	%r3502, %r3502, 4;
	setp.ne.s32 	%p138, %r3502, 40;
	@%p138 bra 	LBB0_91;
// %bb.88:                              // %L31046
                                        //   in Loop: Header=BB0_83 Depth=2
	@%p65 bra 	LBB0_90;
// %bb.89:                              // %L31105
                                        //   in Loop: Header=BB0_83 Depth=2
	mul.lo.s32 	%r3448, %r3503, 1152;
	add.s32 	%r3449, %r103, %r3448;
	mul.wide.u32 	%rd279, %r3449, 4;
	add.s64 	%rd280, %rd4, %rd279;
	st.global.u32 	[%rd280], %r3505;
	add.s32 	%r3450, %r104, %r3448;
	mul.wide.u32 	%rd281, %r3450, 4;
	add.s64 	%rd282, %rd4, %rd281;
	st.global.u32 	[%rd282], %r3504;
	bra.uni 	LBB0_90;
LBB0_93:                                // %L31375
	mov.u32 	%r3452, 0;
	st.global.u32 	[%rd5], %r3452;
	ret;
LBB0_1:                                 // %L8
	ld.param.u32 	%r293, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd13, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0];
	mov.u64 	%rd18, exception1;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd13;
	st.param.b32 	[param0+8], %r293;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	// begin inline asm
	exit;
	// end inline asm
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
