Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot cpu_fetch_testbench_func_synth xil_defaultlib.cpu_fetch_testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'block_ram' remains a black box since it has no binding entity [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:199]
ERROR: [VRFC 10-3146] binding entity 'customcpu_v1_0' does not have generic 'address_dimension' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:46]
ERROR: [VRFC 10-3146] binding entity 'customcpu_v1_0' does not have generic 'data_dimension' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:47]
ERROR: [VRFC 10-3146] binding entity 'customcpu_v1_0' does not have generic 'c_memory_bus_target_slave_base_addr' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:50]
ERROR: [VRFC 10-3146] binding entity 'customcpu_v1_0' does not have generic 'c_memory_bus_burst_len' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:51]
ERROR: [VRFC 10-3146] binding entity 'customcpu_v1_0' does not have generic 'c_memory_bus_id_width' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:52]
ERROR: [VRFC 10-3146] binding entity 'customcpu_v1_0' does not have generic 'c_memory_bus_addr_width' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:53]
ERROR: [VRFC 10-3146] binding entity 'customcpu_v1_0' does not have generic 'c_memory_bus_data_width' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:54]
ERROR: [VRFC 10-3146] binding entity 'customcpu_v1_0' does not have generic 'c_memory_bus_awuser_width' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:55]
ERROR: [VRFC 10-3146] binding entity 'customcpu_v1_0' does not have generic 'c_memory_bus_aruser_width' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:56]
ERROR: [VRFC 10-3146] binding entity 'customcpu_v1_0' does not have generic 'c_memory_bus_wuser_width' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:57]
ERROR: [VRFC 10-3146] binding entity 'customcpu_v1_0' does not have generic 'c_memory_bus_ruser_width' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:58]
ERROR: [VRFC 10-3146] binding entity 'customcpu_v1_0' does not have generic 'c_memory_bus_buser_width' [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:59]
ERROR: [VRFC 10-718] formal port <memory_bus_awuser> does not exist in entity <CustomCPU_v1_0>.  Please compare the definition of block <CustomCPU_v1_0> to its component declaration and its instantion to detect the mismatch. [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:78]
ERROR: [VRFC 10-718] formal port <memory_bus_wuser> does not exist in entity <CustomCPU_v1_0>.  Please compare the definition of block <CustomCPU_v1_0> to its component declaration and its instantion to detect the mismatch. [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:84]
ERROR: [VRFC 10-718] formal port <memory_bus_buser> does not exist in entity <CustomCPU_v1_0>.  Please compare the definition of block <CustomCPU_v1_0> to its component declaration and its instantion to detect the mismatch. [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:89]
ERROR: [VRFC 10-718] formal port <memory_bus_aruser> does not exist in entity <CustomCPU_v1_0>.  Please compare the definition of block <CustomCPU_v1_0> to its component declaration and its instantion to detect the mismatch. [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:101]
ERROR: [VRFC 10-718] formal port <memory_bus_ruser> does not exist in entity <CustomCPU_v1_0>.  Please compare the definition of block <CustomCPU_v1_0> to its component declaration and its instantion to detect the mismatch. [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd:108]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cpu_fetch_testbench in library work failed.
