simulator_composite = ncverilog19.09
TOOL:	xrun(64)	19.09-s009: Started on Mar 28, 2021 at 16:39:46 CDT
xrun(64): 19.09-s009: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
xrun: *W,OPDEPRREN: Command Line Option (-nclibdirpath) is deprecated. Use (-xmlibdirpath) instead.
xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
xrun: *W,REFLIB: -reflib directory bdw_work/sims/BEHAV_DMA32/xcelium.d/worklib does not exist. It will be created.
$CDSROOT = /software/cadence-Mar2020/XCELIUM1909
$TESTDIR = /scratch/projects/yingj4/esp/accelerators/stratus_hls/mac_stratus/hw/hls-work-virtex7

TOOL:	xmsc(64)	19.09-s009
building library run.so

NOTE: Cadence Design Systems Hub Simulation Platform : version 19.22-s100
	Elaborating the design hierarchy:
	Top level design units:
		sc_main
	Building instance specific data structures.
	Design hierarchy summary:
		                 Instances  Unique
		Simulation timescale:  1ps

	SystemC Design Summary:
		                   Instances
		sc_modules:               27
		sc_ports:                130
		sc_signals:               88
		sc_methods:               14
		sc_threads:                1
		sc_cthreads:               6
		sc_events:                 2
	Writing initial simulation snapshot: BEHAV_DMA32.sc_main:sc_module
Loading snapshot BEHAV_DMA32.sc_main:sc_module .................... Done
NOTE: Cadence Design Systems Hub Simulation Platform : version 19.22-s100
xcelium> run
Info: dma-controller: reset done

Info: testbench: reset done

Info: testbench: load memory completed

Info: testbench: config done

Info: testbench: @310 ns BEGIN - mac

Info: testbench: @65420 ns END - mac

Info: testbench: dump memory completed

Error: testbench: validation failed!

SystemC: simulation stopped by user.


SC simulation stopped by user.

SystemC : SystemC stopped at time 65430
xcelium> exit
TOOL:	xrun(64)	19.09-s009: Exiting on Mar 28, 2021 at 16:39:50 CDT  (total: 00:00:04)
