
*** Running vivado
    with args -log design_1_AXI_FIFOIN_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_FIFOIN_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_AXI_FIFOIN_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Doc/Vivado2019_1/FIFO/FIFO.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Doc/Vivado2019_1/AD_Sample/AD_Sample.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Doc/Vivado2019_1/ip_repo/AXI_FIFOIN_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_AXI_FIFOIN_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14116 
WARNING: [Synth 8-2507] parameter declaration becomes local in AXI_FIFOIN_v1_0_M00_AXI with formal parameter declaration list [d:/Doc/Vivado2019_1/ALINX_AXI_WITH_FIFO/ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/7fb6/hdl/AXI_FIFOIN_v1_0_M00_AXI.v:193]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.492 ; gain = 185.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_FIFOIN_0_0' [d:/Doc/Vivado2019_1/ALINX_AXI_WITH_FIFO/ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_AXI_FIFOIN_0_0/synth/design_1_AXI_FIFOIN_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'AXI_FIFOIN_v1_0' [d:/Doc/Vivado2019_1/ALINX_AXI_WITH_FIFO/ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/7fb6/hdl/AXI_FIFOIN_v1_0.v:8]
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 268435456 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 256 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_FIFOIN_v1_0_M00_AXI' [d:/Doc/Vivado2019_1/ALINX_AXI_WITH_FIFO/ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/7fb6/hdl/AXI_FIFOIN_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 268435456 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 256 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 8 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 14 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/Doc/Vivado2019_1/ALINX_AXI_WITH_FIFO/ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/7fb6/hdl/AXI_FIFOIN_v1_0_M00_AXI.v:168]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/Doc/Vivado2019_1/ALINX_AXI_WITH_FIFO/ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/7fb6/hdl/AXI_FIFOIN_v1_0_M00_AXI.v:168]
INFO: [Synth 8-226] default block is never used [d:/Doc/Vivado2019_1/ALINX_AXI_WITH_FIFO/ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/7fb6/hdl/AXI_FIFOIN_v1_0_M00_AXI.v:762]
INFO: [Synth 8-6155] done synthesizing module 'AXI_FIFOIN_v1_0_M00_AXI' (1#1) [d:/Doc/Vivado2019_1/ALINX_AXI_WITH_FIFO/ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/7fb6/hdl/AXI_FIFOIN_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI_FIFOIN_v1_0' (2#1) [d:/Doc/Vivado2019_1/ALINX_AXI_WITH_FIFO/ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ipshared/7fb6/hdl/AXI_FIFOIN_v1_0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_FIFOIN_0_0' (3#1) [d:/Doc/Vivado2019_1/ALINX_AXI_WITH_FIFO/ALINX_AXI_WITH_FIFO.srcs/sources_1/bd/design_1/ip/design_1_AXI_FIFOIN_0_0/synth/design_1_AXI_FIFOIN_0_0.v:57]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_BUSER[-1]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[31]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[30]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[29]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[28]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[27]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[26]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[25]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[24]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[23]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[22]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[21]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[20]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[19]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[18]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[17]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[16]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[15]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[14]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[13]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[12]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[11]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[10]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[9]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[8]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[7]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[6]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[5]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[4]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[3]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[2]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[1]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RDATA[0]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RUSER[-1]
WARNING: [Synth 8-3331] design AXI_FIFOIN_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 881.559 ; gain = 224.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 881.559 ; gain = 224.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 881.559 ; gain = 224.949
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1015.332 ; gain = 1.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.332 ; gain = 358.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.332 ; gain = 358.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.332 ; gain = 358.723
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'AXI_FIFOIN_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
            INIT_COMPARE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'AXI_FIFOIN_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.332 ; gain = 358.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_FIFOIN_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awlen[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awlen[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awlen[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awlen[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awlen[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awlen[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awlen[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awlen[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arlen[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arlen[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arlen[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arlen[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arlen[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arlen[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arlen[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arlen[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI_FIFOIN_0_0 has port m00_axi_arqos[0] driven by constant 0
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[31]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[30]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[29]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[28]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[27]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[26]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[25]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[24]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[23]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[22]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[21]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[20]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[19]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[18]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[17]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[16]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[15]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[14]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[13]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[12]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[11]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[10]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[9]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[8]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[7]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[6]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[5]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[4]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[3]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[2]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[1]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rdata[0]
WARNING: [Synth 8-3331] design design_1_AXI_FIFOIN_0_0 has unconnected port m00_axi_rresp[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_araddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_araddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_araddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_araddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_araddr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_araddr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_araddr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_araddr_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[16]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[17]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[18]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[19]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[20]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[21]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[22]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[23]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[24]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[25]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[26]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[27]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[28]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[29]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[30]' (FDRE) to 'inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_wdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_FIFOIN_v1_0_M00_AXI_inst/read_mismatch_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.332 ; gain = 358.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.332 ; gain = 358.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.332 ; gain = 358.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1017.223 ; gain = 360.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.012 ; gain = 365.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.012 ; gain = 365.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.012 ; gain = 365.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.012 ; gain = 365.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.012 ; gain = 365.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.012 ; gain = 365.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     9|
|3     |LUT2   |    11|
|4     |LUT3   |    13|
|5     |LUT4   |    14|
|6     |LUT5   |     4|
|7     |LUT6   |    14|
|8     |FDRE   |   122|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   204|
|2     |  inst                           |AXI_FIFOIN_v1_0         |   204|
|3     |    AXI_FIFOIN_v1_0_M00_AXI_inst |AXI_FIFOIN_v1_0_M00_AXI |   204|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.012 ; gain = 365.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1022.012 ; gain = 231.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1022.012 ; gain = 365.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1036.168 ; gain = 647.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.168 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Doc/Vivado2019_1/ALINX_AXI_WITH_FIFO/ALINX_AXI_WITH_FIFO.runs/design_1_AXI_FIFOIN_0_0_synth_1/design_1_AXI_FIFOIN_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_FIFOIN_0_0, cache-ID = e5070ccbc9f6648c
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.168 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Doc/Vivado2019_1/ALINX_AXI_WITH_FIFO/ALINX_AXI_WITH_FIFO.runs/design_1_AXI_FIFOIN_0_0_synth_1/design_1_AXI_FIFOIN_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_FIFOIN_0_0_utilization_synth.rpt -pb design_1_AXI_FIFOIN_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 20:03:44 2020...
