// Seed: 1049444064
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    output tri0 id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    input tri0 id_7,
    input wor id_8
);
  parameter integer id_10 = 1;
  assign module_1.id_6 = 0;
  wire id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd90,
    parameter id_6 = 32'd59
) (
    output wand id_0,
    output wor id_1,
    output supply0 _id_2,
    input supply1 id_3,
    output wire id_4,
    output tri id_5,
    input uwire _id_6,
    output uwire id_7,
    input wor id_8,
    output wor id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12
);
  wire id_14;
  assign id_0 = 1'd0 ? 1 : 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_8,
      id_4,
      id_12,
      id_11,
      id_4,
      id_8,
      id_11
  );
  logic [ 1 : id_2] id_15 = (id_3) + -1;
  wire  [-1 : id_6] id_16;
endmodule
