Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  2 23:52:46 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CNN_timing_summary_routed.rpt -pb CNN_timing_summary_routed.pb -rpx CNN_timing_summary_routed.rpx -warn_on_violation
| Design       : CNN
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1572 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1150 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.056        0.000                      0                29591        0.068        0.000                      0                29591        1.732        0.000                       0                  6827  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.056        0.000                      0                29591        0.068        0.000                      0                29591        1.732        0.000                       0                  6827  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 padded_16_V_U/empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.438ns (9.809%)  route 4.027ns (90.191%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.537     0.537    padded_16_V_U/ap_clk
    SLICE_X55Y142        FDRE                                         r  padded_16_V_U/empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y142        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  padded_16_V_U/empty_n_reg/Q
                         net (fo=7, routed)           0.731     1.491    padded_16_V_U/padded_16_V_t_empty_n
    SLICE_X48Y142        LUT6 (Prop_lut6_I0_O)        0.043     1.534 r  padded_16_V_U/ap_enable_reg_pp0_iter0_reg_i_6/O
                         net (fo=1, routed)           0.542     2.076    padded_10_V_U/empty_n_reg_2
    SLICE_X48Y146        LUT5 (Prop_lut5_I3_O)        0.043     2.119 r  padded_10_V_U/ap_enable_reg_pp0_iter0_reg_i_2__0/O
                         net (fo=7, routed)           0.298     2.417    resample_U0/resample_U0_ap_start
    SLICE_X43Y147        LUT4 (Prop_lut4_I0_O)        0.043     2.460 r  resample_U0/ap_enable_reg_pp0_iter0_reg_i_1__1/O
                         net (fo=82, routed)          1.209     3.668    resample_U0/ap_enable_reg_pp0_iter0
    SLICE_X17Y164        LUT5 (Prop_lut5_I0_O)        0.043     3.711 r  resample_U0/ram_reg_i_34__31/O
                         net (fo=12, routed)          0.477     4.189    resample_U0/square_image_9_V_address01
    SLICE_X19Y168        LUT5 (Prop_lut5_I1_O)        0.043     4.232 r  resample_U0/ram_reg_i_6__23/O
                         net (fo=1, routed)           0.771     5.002    padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ADDRARDADDR[1]
    RAMB18_X1Y72         RAMB18E1                                     r  padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.510     5.510    padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ap_clk
    RAMB18_X1Y72         RAMB18E1                                     r  padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    RAMB18_X1Y72         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416     5.059    padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 mean_removed_5_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padded_4_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.646ns (15.287%)  route 3.580ns (84.713%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.537     0.537    mean_removed_5_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ap_clk
    SLICE_X58Y111        FDRE                                         r  mean_removed_5_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  mean_removed_5_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q1_reg[16]/Q
                         net (fo=1, routed)           0.686     1.482    efficient_pad_n_1cha_U0/q1_reg[17]_21[16]
    SLICE_X59Y118        LUT6 (Prop_lut6_I3_O)        0.043     1.525 r  efficient_pad_n_1cha_U0/ram_reg_i_267/O
                         net (fo=1, routed)           0.000     1.525    efficient_pad_n_1cha_U0/mux_2_1[16]
    SLICE_X59Y118        MUXF7 (Prop_muxf7_I1_O)      0.122     1.647 r  efficient_pad_n_1cha_U0/ram_reg_i_194/O
                         net (fo=1, routed)           0.000     1.647    efficient_pad_n_1cha_U0/mux_3_0[16]
    SLICE_X59Y118        MUXF8 (Prop_muxf8_I0_O)      0.045     1.692 r  efficient_pad_n_1cha_U0/ram_reg_i_123/O
                         net (fo=1, routed)           0.589     2.281    efficient_pad_n_1cha_U0/mux_4_0[16]
    SLICE_X57Y135        LUT6 (Prop_lut6_I1_O)        0.126     2.407 r  efficient_pad_n_1cha_U0/ram_reg_i_66__5/O
                         net (fo=56, routed)          1.993     4.400    efficient_pad_n_1cha_U0/efficient_pad_n_1cha_U0_out_image_1_V_d0[16]
    SLICE_X8Y172         LUT2 (Prop_lut2_I0_O)        0.051     4.451 r  efficient_pad_n_1cha_U0/ram_reg_i_30__54/O
                         net (fo=1, routed)           0.312     4.763    padded_4_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/iptr_reg[0]_2[0]
    RAMB18_X0Y68         RAMB18E1                                     r  padded_4_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.510     5.510    padded_4_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ap_clk
    RAMB18_X0Y68         RAMB18E1                                     r  padded_4_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                     -0.634     4.841    padded_4_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          4.841    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 padded_20_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 2.073ns (42.452%)  route 2.810ns (57.548%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.537     0.537    padded_20_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ap_clk
    RAMB18_X1Y56         RAMB18E1                                     r  padded_20_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      1.800     2.337 r  padded_20_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/DOPADOP[1]
                         net (fo=1, routed)           1.035     3.372    padded_20_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/buf_q0[0]_1[17]
    SLICE_X45Y146        LUT3 (Prop_lut3_I1_O)        0.051     3.423 r  padded_20_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362[17]_i_17/O
                         net (fo=6, routed)           0.868     4.291    resample_U0/padded_20_V_t_q0[17]
    SLICE_X44Y156        LUT6 (Prop_lut6_I2_O)        0.136     4.427 r  resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796[17]_i_12/O
                         net (fo=1, routed)           0.462     4.889    resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796[17]_i_12_n_7
    SLICE_X38Y161        LUT5 (Prop_lut5_I2_O)        0.043     4.932 r  resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796[17]_i_4/O
                         net (fo=1, routed)           0.445     5.377    resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796[17]_i_4_n_7
    SLICE_X37Y162        LUT6 (Prop_lut6_I3_O)        0.043     5.420 r  resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796[17]_i_1/O
                         net (fo=1, routed)           0.000     5.420    resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796[17]_i_1_n_7
    SLICE_X37Y162        FDRE                                         r  resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.510     5.510    resample_U0/ap_clk
    SLICE_X37Y162        FDRE                                         r  resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796_reg[17]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X37Y162        FDRE (Setup_fdre_C_D)        0.034     5.509    resample_U0/ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796_reg[17]
  -------------------------------------------------------------------
                         required time                          5.509    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 mean_removed_7_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.649ns (15.433%)  route 3.556ns (84.567%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.537     0.537    mean_removed_7_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ap_clk
    SLICE_X52Y118        FDRE                                         r  mean_removed_7_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  mean_removed_7_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q1_reg[3]/Q
                         net (fo=1, routed)           0.846     1.642    efficient_pad_n_1cha_U0/q1_reg[17]_19[3]
    SLICE_X55Y126        LUT6 (Prop_lut6_I0_O)        0.043     1.685 r  efficient_pad_n_1cha_U0/ram_reg_i_247/O
                         net (fo=1, routed)           0.000     1.685    efficient_pad_n_1cha_U0/mux_2_1[3]
    SLICE_X55Y126        MUXF7 (Prop_muxf7_I1_O)      0.122     1.807 r  efficient_pad_n_1cha_U0/ram_reg_i_174/O
                         net (fo=1, routed)           0.000     1.807    efficient_pad_n_1cha_U0/mux_3_0[3]
    SLICE_X55Y126        MUXF8 (Prop_muxf8_I0_O)      0.045     1.852 r  efficient_pad_n_1cha_U0/ram_reg_i_108__0/O
                         net (fo=1, routed)           0.465     2.317    efficient_pad_n_1cha_U0/mux_4_0[3]
    SLICE_X55Y135        LUT6 (Prop_lut6_I1_O)        0.126     2.443 r  efficient_pad_n_1cha_U0/ram_reg_i_61__5/O
                         net (fo=56, routed)          1.867     4.310    efficient_pad_n_1cha_U0/efficient_pad_n_1cha_U0_out_image_1_V_d0[3]
    SLICE_X23Y180        LUT2 (Prop_lut2_I0_O)        0.054     4.364 r  efficient_pad_n_1cha_U0/ram_reg_i_25__43/O
                         net (fo=1, routed)           0.378     4.742    padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/iptr_reg[0][3]
    RAMB18_X1Y72         RAMB18E1                                     r  padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.510     5.510    padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ap_clk
    RAMB18_X1Y72         RAMB18E1                                     r  padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    RAMB18_X1Y72         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.637     4.838    padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          4.838    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 mean_removed_2_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padded_5_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.636ns (14.796%)  route 3.663ns (85.204%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.537     0.537    mean_removed_2_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ap_clk
    SLICE_X58Y126        FDRE                                         r  mean_removed_2_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  mean_removed_2_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q1_reg[15]/Q
                         net (fo=1, routed)           0.708     1.504    efficient_pad_n_1cha_U0/q1_reg[17]_24[15]
    SLICE_X60Y120        LUT6 (Prop_lut6_I1_O)        0.043     1.547 r  efficient_pad_n_1cha_U0/ram_reg_i_198/O
                         net (fo=1, routed)           0.000     1.547    efficient_pad_n_1cha_U0/mux_2_0[15]
    SLICE_X60Y120        MUXF7 (Prop_muxf7_I0_O)      0.120     1.667 r  efficient_pad_n_1cha_U0/ram_reg_i_126/O
                         net (fo=1, routed)           0.000     1.667    efficient_pad_n_1cha_U0/mux_3_0[15]
    SLICE_X60Y120        MUXF8 (Prop_muxf8_I0_O)      0.045     1.712 r  efficient_pad_n_1cha_U0/ram_reg_i_72__5/O
                         net (fo=1, routed)           0.544     2.256    efficient_pad_n_1cha_U0/mux_4_0[15]
    SLICE_X60Y130        LUT6 (Prop_lut6_I1_O)        0.126     2.382 r  efficient_pad_n_1cha_U0/ram_reg_i_49__6/O
                         net (fo=56, routed)          2.137     4.519    efficient_pad_n_1cha_U0/efficient_pad_n_1cha_U0_out_image_1_V_d0[15]
    SLICE_X8Y177         LUT2 (Prop_lut2_I0_O)        0.043     4.562 r  efficient_pad_n_1cha_U0/ram_reg_i_13__52/O
                         net (fo=1, routed)           0.273     4.836    padded_5_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/iptr_reg[0][15]
    RAMB18_X0Y70         RAMB18E1                                     r  padded_5_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.510     5.510    padded_5_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ap_clk
    RAMB18_X0Y70         RAMB18E1                                     r  padded_5_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[15])
                                                     -0.543     4.932    padded_5_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          4.932    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 padded_16_V_U/empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padded_7_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.438ns (9.745%)  route 4.057ns (90.255%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.537     0.537    padded_16_V_U/ap_clk
    SLICE_X55Y142        FDRE                                         r  padded_16_V_U/empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y142        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  padded_16_V_U/empty_n_reg/Q
                         net (fo=7, routed)           0.731     1.491    padded_16_V_U/padded_16_V_t_empty_n
    SLICE_X48Y142        LUT6 (Prop_lut6_I0_O)        0.043     1.534 r  padded_16_V_U/ap_enable_reg_pp0_iter0_reg_i_6/O
                         net (fo=1, routed)           0.542     2.076    padded_10_V_U/empty_n_reg_2
    SLICE_X48Y146        LUT5 (Prop_lut5_I3_O)        0.043     2.119 r  padded_10_V_U/ap_enable_reg_pp0_iter0_reg_i_2__0/O
                         net (fo=7, routed)           0.298     2.417    resample_U0/resample_U0_ap_start
    SLICE_X43Y147        LUT4 (Prop_lut4_I0_O)        0.043     2.460 r  resample_U0/ap_enable_reg_pp0_iter0_reg_i_1__1/O
                         net (fo=82, routed)          1.366     3.826    resample_U0/ap_enable_reg_pp0_iter0
    SLICE_X16Y162        LUT6 (Prop_lut6_I0_O)        0.043     3.869 r  resample_U0/ram_reg_i_34__15/O
                         net (fo=8, routed)           0.568     4.436    resample_U0/ram_reg_0
    SLICE_X18Y172        LUT6 (Prop_lut6_I5_O)        0.043     4.479 r  resample_U0/ram_reg_i_1__102/O
                         net (fo=1, routed)           0.552     5.032    padded_7_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/buf_ce0[1]_1
    RAMB18_X1Y70         RAMB18E1                                     r  padded_7_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.510     5.510    padded_7_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ap_clk
    RAMB18_X1Y70         RAMB18E1                                     r  padded_7_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    RAMB18_X1Y70         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     5.147    padded_7_V_U/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.147    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 max_pool_1chan_U0/ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.111ns (22.888%)  route 3.743ns (77.112%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.537     0.537    max_pool_1chan_U0/ap_clk
    SLICE_X114Y21        FDRE                                         r  max_pool_1chan_U0/ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y21        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  max_pool_1chan_U0/ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[26]/Q
                         net (fo=5, routed)           0.808     1.604    max_pool_1chan_U0/max_V_4_fu_1473_p4[3]
    SLICE_X103Y25        LUT4 (Prop_lut4_I1_O)        0.043     1.647 r  max_pool_1chan_U0/p_Val2_5_reg_1212[24]_i_28/O
                         net (fo=1, routed)           0.000     1.647    max_pool_1chan_U0/p_Val2_5_reg_1212[24]_i_28_n_7
    SLICE_X103Y25        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.914 r  max_pool_1chan_U0/p_Val2_5_reg_1212_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.914    max_pool_1chan_U0/p_Val2_5_reg_1212_reg[24]_i_12_n_7
    SLICE_X103Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.967 r  max_pool_1chan_U0/p_Val2_5_reg_1212_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    max_pool_1chan_U0/p_Val2_5_reg_1212_reg[24]_i_3_n_7
    SLICE_X103Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.020 r  max_pool_1chan_U0/p_Val2_5_reg_1212_reg[24]_i_2/CO[3]
                         net (fo=51, routed)          0.469     2.488    max_pool_1chan_U0/tmp_6_fu_1492_p2
    SLICE_X102Y26        LUT3 (Prop_lut3_I1_O)        0.043     2.531 f  max_pool_1chan_U0/p_Val2_5_reg_1212[12]_i_1/O
                         net (fo=3, routed)           1.570     4.101    max_pool_1chan_U0/ap_phi_mux_p_Val2_5_phi_fu_1215_p4[12]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.043     4.144 r  max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317[24]_i_15/O
                         net (fo=1, routed)           0.330     4.474    max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317[24]_i_15_n_7
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.727 r  max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.727    max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[24]_i_3_n_7
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.781 r  max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[24]_i_2/CO[3]
                         net (fo=26, routed)          0.567     5.348    max_pool_1chan_U0/tmp_8_fu_1517_p2
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.043     5.391 r  max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317[10]_i_1/O
                         net (fo=1, routed)           0.000     5.391    max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317[10]_i_1_n_7
    SLICE_X35Y41         FDRE                                         r  max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.510     5.510    max_pool_1chan_U0/ap_clk
    SLICE_X35Y41         FDRE                                         r  max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[10]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.034     5.509    max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[10]
  -------------------------------------------------------------------
                         required time                          5.509    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 max_pool_1chan_U0/ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.111ns (22.897%)  route 3.741ns (77.103%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.537     0.537    max_pool_1chan_U0/ap_clk
    SLICE_X114Y21        FDRE                                         r  max_pool_1chan_U0/ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y21        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  max_pool_1chan_U0/ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[26]/Q
                         net (fo=5, routed)           0.808     1.604    max_pool_1chan_U0/max_V_4_fu_1473_p4[3]
    SLICE_X103Y25        LUT4 (Prop_lut4_I1_O)        0.043     1.647 r  max_pool_1chan_U0/p_Val2_5_reg_1212[24]_i_28/O
                         net (fo=1, routed)           0.000     1.647    max_pool_1chan_U0/p_Val2_5_reg_1212[24]_i_28_n_7
    SLICE_X103Y25        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.914 r  max_pool_1chan_U0/p_Val2_5_reg_1212_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.914    max_pool_1chan_U0/p_Val2_5_reg_1212_reg[24]_i_12_n_7
    SLICE_X103Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.967 r  max_pool_1chan_U0/p_Val2_5_reg_1212_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    max_pool_1chan_U0/p_Val2_5_reg_1212_reg[24]_i_3_n_7
    SLICE_X103Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.020 r  max_pool_1chan_U0/p_Val2_5_reg_1212_reg[24]_i_2/CO[3]
                         net (fo=51, routed)          0.469     2.488    max_pool_1chan_U0/tmp_6_fu_1492_p2
    SLICE_X102Y26        LUT3 (Prop_lut3_I1_O)        0.043     2.531 f  max_pool_1chan_U0/p_Val2_5_reg_1212[12]_i_1/O
                         net (fo=3, routed)           1.570     4.101    max_pool_1chan_U0/ap_phi_mux_p_Val2_5_phi_fu_1215_p4[12]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.043     4.144 r  max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317[24]_i_15/O
                         net (fo=1, routed)           0.330     4.474    max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317[24]_i_15_n_7
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.727 r  max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.727    max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[24]_i_3_n_7
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.781 r  max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[24]_i_2/CO[3]
                         net (fo=26, routed)          0.565     5.346    max_pool_1chan_U0/tmp_8_fu_1517_p2
    SLICE_X35Y41         LUT2 (Prop_lut2_I1_O)        0.043     5.389 r  max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317[15]_i_1/O
                         net (fo=1, routed)           0.000     5.389    max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317[15]_i_1_n_7
    SLICE_X35Y41         FDRE                                         r  max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.510     5.510    max_pool_1chan_U0/ap_clk
    SLICE_X35Y41         FDRE                                         r  max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[15]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.033     5.508    max_pool_1chan_U0/ap_phi_reg_pp0_iter3_p_Val2_7_reg_1317_reg[15]
  -------------------------------------------------------------------
                         required time                          5.508    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 mean_removed_9_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padded_7_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.621ns (14.607%)  route 3.630ns (85.393%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.537     0.537    mean_removed_9_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ap_clk
    SLICE_X56Y113        FDRE                                         r  mean_removed_9_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  mean_removed_9_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q1_reg[11]/Q
                         net (fo=1, routed)           0.809     1.605    efficient_pad_n_1cha_U0/q1_reg[17]_17[11]
    SLICE_X57Y124        LUT6 (Prop_lut6_I3_O)        0.043     1.648 r  efficient_pad_n_1cha_U0/ram_reg_i_216/O
                         net (fo=1, routed)           0.000     1.648    efficient_pad_n_1cha_U0/mux_2_2[11]
    SLICE_X57Y124        MUXF7 (Prop_muxf7_I0_O)      0.107     1.755 r  efficient_pad_n_1cha_U0/ram_reg_i_143/O
                         net (fo=1, routed)           0.000     1.755    efficient_pad_n_1cha_U0/mux_3_1[11]
    SLICE_X57Y124        MUXF8 (Prop_muxf8_I1_O)      0.043     1.798 r  efficient_pad_n_1cha_U0/ram_reg_i_84__0/O
                         net (fo=1, routed)           0.593     2.392    efficient_pad_n_1cha_U0/mux_4_0[11]
    SLICE_X57Y131        LUT6 (Prop_lut6_I1_O)        0.126     2.518 r  efficient_pad_n_1cha_U0/ram_reg_i_53__5/O
                         net (fo=56, routed)          1.845     4.362    efficient_pad_n_1cha_U0/efficient_pad_n_1cha_U0_out_image_1_V_d0[11]
    SLICE_X9Y178         LUT2 (Prop_lut2_I0_O)        0.043     4.405 r  efficient_pad_n_1cha_U0/ram_reg_i_17__47/O
                         net (fo=1, routed)           0.383     4.788    padded_7_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/iptr_reg[0][11]
    RAMB18_X0Y71         RAMB18E1                                     r  padded_7_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.510     5.510    padded_7_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ap_clk
    RAMB18_X0Y71         RAMB18E1                                     r  padded_7_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.543     4.932    padded_7_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          4.932    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 padded_16_V_U/empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padded_8_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.481ns (10.988%)  route 3.896ns (89.012%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.537     0.537    padded_16_V_U/ap_clk
    SLICE_X55Y142        FDRE                                         r  padded_16_V_U/empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y142        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  padded_16_V_U/empty_n_reg/Q
                         net (fo=7, routed)           0.731     1.491    padded_16_V_U/padded_16_V_t_empty_n
    SLICE_X48Y142        LUT6 (Prop_lut6_I0_O)        0.043     1.534 r  padded_16_V_U/ap_enable_reg_pp0_iter0_reg_i_6/O
                         net (fo=1, routed)           0.542     2.076    padded_10_V_U/empty_n_reg_2
    SLICE_X48Y146        LUT5 (Prop_lut5_I3_O)        0.043     2.119 r  padded_10_V_U/ap_enable_reg_pp0_iter0_reg_i_2__0/O
                         net (fo=7, routed)           0.298     2.417    resample_U0/resample_U0_ap_start
    SLICE_X43Y147        LUT4 (Prop_lut4_I0_O)        0.043     2.460 r  resample_U0/ap_enable_reg_pp0_iter0_reg_i_1__1/O
                         net (fo=82, routed)          1.139     3.598    resample_U0/ap_enable_reg_pp0_iter0
    SLICE_X16Y165        LUT5 (Prop_lut5_I4_O)        0.043     3.641 r  resample_U0/ram_reg_i_42__10/O
                         net (fo=1, routed)           0.105     3.747    resample_U0/ram_reg_i_42__10_n_7
    SLICE_X16Y165        LUT6 (Prop_lut6_I0_O)        0.043     3.790 r  resample_U0/ram_reg_i_35__21/O
                         net (fo=12, routed)          0.578     4.368    resample_U0/square_image_8_V_address01
    SLICE_X19Y176        LUT5 (Prop_lut5_I1_O)        0.043     4.411 r  resample_U0/ram_reg_i_6__21/O
                         net (fo=1, routed)           0.503     4.914    padded_8_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ADDRARDADDR[1]
    RAMB18_X1Y71         RAMB18E1                                     r  padded_8_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.510     5.510    padded_8_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ap_clk
    RAMB18_X1Y71         RAMB18E1                                     r  padded_8_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    RAMB18_X1Y71         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416     5.059    padded_8_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  0.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter5_reg_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.445%)  route 0.136ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.266     0.266    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X107Y158       FDRE                                         r  conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y158       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter1_reg_reg[7]/Q
                         net (fo=1, routed)           0.136     0.502    conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter1_reg[7]
    SLICE_X106Y156       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter5_reg_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.280     0.280    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X106Y156       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter5_reg_reg[7]_srl4/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X106Y156       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter5_reg_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter1_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter6_reg_reg[15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.248%)  route 0.137ns (57.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.266     0.266    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X107Y151       FDRE                                         r  conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter1_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter1_reg_reg[15]/Q
                         net (fo=1, routed)           0.137     0.503    conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter1_reg[15]
    SLICE_X106Y149       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter6_reg_reg[15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.280     0.280    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X106Y149       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter6_reg_reg[15]_srl5/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X106Y149       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter6_reg_reg[15]_srl5
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter1_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter3_reg_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.266     0.266    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X99Y168        FDRE                                         r  conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter1_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y168        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter1_reg_reg[15]/Q
                         net (fo=1, routed)           0.137     0.503    conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter1_reg[15]
    SLICE_X98Y166        SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter3_reg_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.280     0.280    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X98Y166        SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter3_reg_reg[15]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X98Y166        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter3_reg_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 batchnorm_5_V_U/iptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            batchnorm_5_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.827%)  route 0.158ns (57.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.266     0.266    batchnorm_5_V_U/ap_clk
    SLICE_X122Y77        FDRE                                         r  batchnorm_5_V_U/iptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y77        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  batchnorm_5_V_U/iptr_reg[0]/Q
                         net (fo=2, routed)           0.158     0.542    batchnorm_5_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ADDRBWRADDR[0]
    RAMB36_X4Y15         RAMB36E1                                     r  batchnorm_5_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.280     0.280    batchnorm_5_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ap_clk
    RAMB36_X4Y15         RAMB36E1                                     r  batchnorm_5_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.280    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.463    batchnorm_5_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter3_reg_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.266     0.266    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X97Y166        FDRE                                         r  conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y166        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter1_reg_reg[9]/Q
                         net (fo=1, routed)           0.094     0.460    conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter1_reg[9]
    SLICE_X98Y166        SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter3_reg_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.280     0.280    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X98Y166        SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter3_reg_reg[9]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X98Y166        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.378    conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter3_reg_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 conv2d_3x3_1chan_rev_U0/kernel_6_V_read_reg_1318_pp0_iter1_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv2d_3x3_1chan_rev_U0/kernel_6_V_read_reg_1318_pp0_iter4_reg_reg[11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.266     0.266    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X107Y164       FDRE                                         r  conv2d_3x3_1chan_rev_U0/kernel_6_V_read_reg_1318_pp0_iter1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y164       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  conv2d_3x3_1chan_rev_U0/kernel_6_V_read_reg_1318_pp0_iter1_reg_reg[11]/Q
                         net (fo=1, routed)           0.096     0.462    conv2d_3x3_1chan_rev_U0/kernel_6_V_read_reg_1318_pp0_iter1_reg[11]
    SLICE_X106Y163       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_6_V_read_reg_1318_pp0_iter4_reg_reg[11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.280     0.280    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X106Y163       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_6_V_read_reg_1318_pp0_iter4_reg_reg[11]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X106Y163       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.375    conv2d_3x3_1chan_rev_U0/kernel_6_V_read_reg_1318_pp0_iter4_reg_reg[11]_srl3
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter5_reg_reg[3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.266     0.266    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X107Y157       FDRE                                         r  conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y157       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter1_reg_reg[3]/Q
                         net (fo=1, routed)           0.096     0.462    conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter1_reg[3]
    SLICE_X106Y156       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter5_reg_reg[3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.280     0.280    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X106Y156       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter5_reg_reg[3]_srl4/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X106Y156       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.375    conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter5_reg_reg[3]_srl4
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter1_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter3_reg_reg[13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.651%)  route 0.101ns (50.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.266     0.266    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X100Y166       FDRE                                         r  conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter1_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y166       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter1_reg_reg[13]/Q
                         net (fo=1, routed)           0.101     0.468    conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter1_reg[13]
    SLICE_X98Y166        SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter3_reg_reg[13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.280     0.280    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X98Y166        SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter3_reg_reg[13]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X98Y166        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.379    conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter3_reg_reg[13]_srl2
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter1_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter6_reg_reg[17]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.874%)  route 0.101ns (50.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.266     0.266    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X109Y152       FDRE                                         r  conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter1_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter1_reg_reg[17]/Q
                         net (fo=1, routed)           0.101     0.467    conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter1_reg[17]
    SLICE_X110Y151       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter6_reg_reg[17]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.280     0.280    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X110Y151       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter6_reg_reg[17]_srl5/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X110Y151       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.378    conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter6_reg_reg[17]_srl5
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter1_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter6_reg_reg[16]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.890%)  route 0.097ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.266     0.266    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X109Y152       FDRE                                         r  conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter1_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter1_reg_reg[16]/Q
                         net (fo=1, routed)           0.097     0.463    conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter1_reg[16]
    SLICE_X110Y151       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter6_reg_reg[16]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.280     0.280    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X110Y151       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter6_reg_reg[16]_srl5/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X110Y151       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.372    conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter6_reg_reg[16]_srl5
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y18  batchnorm_0_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y18  batchnorm_0_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X6Y13  batchnorm_10_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X6Y13  batchnorm_10_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X6Y10  batchnorm_11_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X6Y10  batchnorm_11_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X5Y15  batchnorm_12_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X5Y15  batchnorm_12_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X6Y11  batchnorm_13_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X6Y11  batchnorm_13_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMD_D1/CLK



