
---------- Begin Simulation Statistics ----------
final_tick                               2640989110000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57056                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703216                       # Number of bytes of host memory used
host_op_rate                                    57223                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45557.97                       # Real time elapsed on the host
host_tick_rate                               57969864                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599369814                       # Number of instructions simulated
sim_ops                                    2606978749                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.640989                       # Number of seconds simulated
sim_ticks                                2640989110000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.967030                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              320860905                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           373237164                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         25296783                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        499505995                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          49476122                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       49880968                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          404846                       # Number of indirect misses.
system.cpu0.branchPred.lookups              637712175                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4034621                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801876                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16269132                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581781704                       # Number of branches committed
system.cpu0.commit.bw_lim_events             83746737                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419527                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      240189393                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379407329                       # Number of instructions committed
system.cpu0.commit.committedOps            2383214495                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4291244691                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555367                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.386184                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3207503965     74.75%     74.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    627194132     14.62%     89.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    159606595      3.72%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    130969272      3.05%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     54028171      1.26%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16642304      0.39%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6273348      0.15%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5280167      0.12%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     83746737      1.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4291244691                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48959930                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306344295                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725999876                       # Number of loads committed
system.cpu0.commit.membars                    7608904                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608910      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1329996535     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729801744     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290538881     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383214495                       # Class of committed instruction
system.cpu0.commit.refs                    1020340653                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379407329                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383214495                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.216862                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.216862                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            916301530                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9037180                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           315782916                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2655035499                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1537549754                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1846135534                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16298665                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             25790802                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16671103                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  637712175                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                477614732                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2761966254                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             11244501                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2705005256                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 834                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4521                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               50653754                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.120897                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1545658002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         370337027                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.512815                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4332956586                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.625165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871845                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2378007435     54.88%     54.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1462224450     33.75%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               309334672      7.14%     95.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               138685876      3.20%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21131750      0.49%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17916628      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1844435      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3805875      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5465      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4332956586                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       74                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      941860949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16497606                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               610346746                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.491912                       # Inst execution rate
system.cpu0.iew.exec_refs                  1153165510                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 335567440                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              681150753                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            815237080                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810886                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7045576                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           341871812                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2623362389                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            817598070                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12209749                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2594744291                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2829225                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             36290610                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16298665                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             44056047                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1395074                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        56445906                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        19441                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        31987                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15352744                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     89237204                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     47531024                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         31987                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1556047                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14941559                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1129608497                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2569808657                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841876                       # average fanout of values written-back
system.cpu0.iew.wb_producers                950990763                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.487184                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2570000331                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3198252923                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1646048097                       # number of integer regfile writes
system.cpu0.ipc                              0.451088                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.451088                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612439      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1418399909     54.41%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19388303      0.74%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900443      0.23%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             10      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           823194226     31.58%     87.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          332458660     12.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2606954041                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     65                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                126                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           61                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                72                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    9887296                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003793                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1764067     17.84%     17.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 13237      0.13%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1721576     17.41%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5549372     56.13%     91.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               839040      8.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2609228833                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9557461274                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2569808596                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2863540834                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2611942299                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2606954041                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420090                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      240147809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           709437                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           563                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     56749355                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4332956586                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.601657                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843885                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2472366348     57.06%     57.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1291286666     29.80%     86.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          455275106     10.51%     97.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75043917      1.73%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           25424687      0.59%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5228371      0.12%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6639922      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1227275      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             464294      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4332956586                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.494226                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         44482259                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        19436553                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           815237080                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          341871812                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2907                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5274817535                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9890400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              756989474                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525760617                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28670285                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1555934275                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              62283935                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               131233                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3267200917                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2646001944                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1702328855                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1842201680                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              69200334                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16298665                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            161294155                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               176568170                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               74                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3267200843                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        238337                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8928                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 65086765                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8915                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6830864649                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5288578065                       # The number of ROB writes
system.cpu0.timesIdled                       48642695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.885299                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27422415                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            34327236                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2543131                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         41456859                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3049013                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3069999                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           20986                       # Number of indirect misses.
system.cpu1.branchPred.lookups               50334468                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112384                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801585                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1710826                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41146807                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10062834                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405450                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24616935                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219962485                       # Number of instructions committed
system.cpu1.commit.committedOps             223764254                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    887740099                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.252061                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.068991                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    806256441     90.82%     90.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     38053726      4.29%     95.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14343071      1.62%     96.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8107884      0.91%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5246148      0.59%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3434310      0.39%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1607875      0.18%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       627810      0.07%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10062834      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    887740099                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5482291                       # Number of function calls committed.
system.cpu1.commit.int_insts                213872422                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55666750                       # Number of loads committed
system.cpu1.commit.membars                    7603299                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603299      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132576133     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59468335     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21556963      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223764254                       # Class of committed instruction
system.cpu1.commit.refs                      81025310                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219962485                       # Number of Instructions Simulated
system.cpu1.committedOps                    223764254                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.088678                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.088678                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            730344319                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               844757                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25712124                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             257155082                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39299487                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                110733568                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1712464                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2174814                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9940548                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   50334468                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 37081600                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    843858923                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               601655                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     264311320                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5089538                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055967                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45626693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30471428                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.293890                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         892030386                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.300566                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755451                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               721471897     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               110960598     12.44%     93.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                38022964      4.26%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12442004      1.39%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3517096      0.39%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3982475      0.45%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1633103      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     232      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           892030386                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        7325302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1847547                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44363545                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.267471                       # Inst execution rate
system.cpu1.iew.exec_refs                    86210028                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26128875                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              594967576                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60558841                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802256                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1320534                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27073660                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          248366240                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             60081153                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1564167                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            240551910                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2444167                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12897078                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1712464                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             20047022                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       126298                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         3079238                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28421                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2174                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2384                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4892091                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1715100                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2174                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       396220                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1451327                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                139444804                       # num instructions consuming a value
system.cpu1.iew.wb_count                    238693212                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.811960                       # average fanout of values written-back
system.cpu1.iew.wb_producers                113223560                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.265405                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     238785406                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               305742812                       # number of integer regfile reads
system.cpu1.int_regfile_writes              167234884                       # number of integer regfile writes
system.cpu1.ipc                              0.244578                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.244578                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603401      3.14%      3.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            145139701     59.95%     63.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855421      0.35%     63.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704726      0.70%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            64389338     26.59%     90.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22423478      9.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             242116077                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7340707                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030319                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1064318     14.50%     14.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 19544      0.27%     14.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1525807     20.79%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4146235     56.48%     92.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               584799      7.97%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             241853367                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1384050060                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    238693200                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        272970082                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 236960574                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                242116077                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405666                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24601985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           446841                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           216                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12334166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    892030386                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.271421                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.757872                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          742870418     83.28%     83.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           97568349     10.94%     94.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           30925958      3.47%     97.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7799334      0.87%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8696235      0.97%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1724673      0.19%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1474821      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             724205      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             246393      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      892030386                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.269211                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         26207089                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4709563                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60558841                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27073660                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       899355688                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4382605538                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              644942656                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156128426                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27402169                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                43923885                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10868768                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               147023                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            325159107                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             254001900                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          178028656                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                114129871                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              48044632                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1712464                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             87302484                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21900230                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       325159095                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         19026                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               641                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 53632421                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           641                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1126058181                       # The number of ROB reads
system.cpu1.rob.rob_writes                  501075943                       # The number of ROB writes
system.cpu1.timesIdled                         394547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         24291024                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             16093969                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            54984436                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             181231                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7643680                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34276433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      68384371                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4278678                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       477385                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    135759470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25643957                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    271506423                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26121342                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           27593071                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7807027                       # Transaction distribution
system.membus.trans_dist::CleanEvict         26300818                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              376                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            270                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6682081                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6682081                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      27593071                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           726                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    102659521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              102659521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2693259456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2693259456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              543                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34276524                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34276524    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34276524                       # Request fanout histogram
system.membus.respLayer1.occupancy       178845933565                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        107412567211                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       824200500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1030870413.022558                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       160500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2438170500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2636043907000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4945203000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    419156714                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       419156714                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    419156714                       # number of overall hits
system.cpu0.icache.overall_hits::total      419156714                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     58458017                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      58458017                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     58458017                       # number of overall misses
system.cpu0.icache.overall_misses::total     58458017                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1191984605497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1191984605497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1191984605497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1191984605497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    477614731                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    477614731                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    477614731                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    477614731                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.122396                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.122396                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.122396                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.122396                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20390.438586                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20390.438586                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20390.438586                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20390.438586                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2525                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.083333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52612472                       # number of writebacks
system.cpu0.icache.writebacks::total         52612472                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5845512                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5845512                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5845512                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5845512                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52612505                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52612505                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52612505                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52612505                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1047502673997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1047502673997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1047502673997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1047502673997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110157                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110157                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110157                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110157                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19909.766205                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19909.766205                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19909.766205                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19909.766205                       # average overall mshr miss latency
system.cpu0.icache.replacements              52612472                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    419156714                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      419156714                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     58458017                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     58458017                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1191984605497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1191984605497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    477614731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    477614731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.122396                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.122396                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20390.438586                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20390.438586                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5845512                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5845512                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52612505                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52612505                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1047502673997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1047502673997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110157                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110157                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19909.766205                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19909.766205                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999978                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          471769084                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52612472                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.966868                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999978                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1007841966                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1007841966                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    894545073                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       894545073                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    894545073                       # number of overall hits
system.cpu0.dcache.overall_hits::total      894545073                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    138700683                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     138700683                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    138700683                       # number of overall misses
system.cpu0.dcache.overall_misses::total    138700683                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 4290861253283                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4290861253283                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 4290861253283                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4290861253283                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1033245756                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1033245756                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1033245756                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1033245756                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.134238                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.134238                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.134238                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.134238                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30936.122018                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30936.122018                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30936.122018                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30936.122018                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     53013045                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       281167                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2627438                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4726                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    20.176706                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.493652                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     77690406                       # number of writebacks
system.cpu0.dcache.writebacks::total         77690406                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     62475474                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     62475474                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     62475474                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     62475474                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     76225209                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     76225209                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     76225209                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     76225209                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1711355888405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1711355888405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1711355888405                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1711355888405                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073773                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073773                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073773                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073773                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22451.311198                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22451.311198                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22451.311198                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22451.311198                       # average overall mshr miss latency
system.cpu0.dcache.replacements              77690406                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    657563286                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      657563286                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     85149447                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     85149447                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2508244749500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2508244749500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    742712733                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    742712733                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114647                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114647                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29456.970513                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29456.970513                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     28032517                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     28032517                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     57116930                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     57116930                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1229584029000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1229584029000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.076903                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.076903                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21527.488067                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21527.488067                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    236981787                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     236981787                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     53551236                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     53551236                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1782616503783                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1782616503783                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290533023                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290533023                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.184321                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.184321                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33288.055271                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33288.055271                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     34442957                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     34442957                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     19108279                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     19108279                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 481771859405                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 481771859405                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065770                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065770                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25212.728964                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25212.728964                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3168                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3168                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2775                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2775                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16303500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16303500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.466936                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.466936                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5875.135135                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5875.135135                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2763                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2763                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       496000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       496000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002019                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002019                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       706500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       706500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027078                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027078                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4443.396226                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4443.396226                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       547500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       547500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027078                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027078                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3443.396226                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3443.396226                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330097                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330097                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471779                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471779                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 131329192000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 131329192000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801876                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801876                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387119                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387119                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89231.597951                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89231.597951                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471779                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471779                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129857413000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129857413000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387119                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387119                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88231.597951                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88231.597951                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996842                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          974581387                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         77696683                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.543410                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996842                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999901                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999901                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2151815609                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2151815609                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            46848284                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            67171479                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              427740                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              794463                       # number of demand (read+write) hits
system.l2.demand_hits::total                115241966                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           46848284                       # number of overall hits
system.l2.overall_hits::.cpu0.data           67171479                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             427740                       # number of overall hits
system.l2.overall_hits::.cpu1.data             794463                       # number of overall hits
system.l2.overall_hits::total               115241966                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           5764221                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10518048                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             28807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           4182993                       # number of demand (read+write) misses
system.l2.demand_misses::total               20494069                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          5764221                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10518048                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            28807                       # number of overall misses
system.l2.overall_misses::.cpu1.data          4182993                       # number of overall misses
system.l2.overall_misses::total              20494069                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 466201277995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 973023203301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2873438487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 446204757152                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1888302676935                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 466201277995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 973023203301                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2873438487                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 446204757152                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1888302676935                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52612505                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        77689527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          456547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4977456                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            135736035                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52612505                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       77689527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         456547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4977456                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           135736035                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.109560                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.135386                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.063098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.840388                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150985                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.109560                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.135386                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.063098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.840388                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150985                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80878.453133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92509.865262                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99747.925400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106671.169938                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92138.983085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80878.453133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92509.865262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99747.925400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106671.169938                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92138.983085                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1574221                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     50944                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.901009                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  13362317                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7807027                       # number of writebacks
system.l2.writebacks::total                   7807027                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         305898                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          35587                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              341532                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        305898                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         35587                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             341532                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      5764196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     10212150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        28785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      4147406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          20152537                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      5764196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     10212150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        28785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      4147406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     14518713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         34671250                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 408558303995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 849548743108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2584298987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 402397293410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1663088639500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 408558303995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 849548743108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2584298987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 402397293410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1388328918259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3051417557759                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.109559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.131448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.063049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.833238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.148469                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.109559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.131448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.063049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.833238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.255431                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70878.627999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83189.998493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89779.363801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97023.848982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82525.025981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70878.627999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83189.998493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89779.363801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97023.848982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95623.414986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88010.024379                       # average overall mshr miss latency
system.l2.replacements                       59380389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24601285                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24601285                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24601285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24601285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    110574044                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        110574044                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    110574044                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    110574044                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     14518713                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       14518713                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1388328918259                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1388328918259                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95623.414986                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95623.414986                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            83                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 94                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       593000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       652000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.932584                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.930693                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7144.578313                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5363.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6936.170213                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1664500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       221000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1885500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.932584                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.930693                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20054.216867                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20090.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20058.510638                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       119500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       159500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         16340467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           373720                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              16714187                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4247301                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2564665                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6811966                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 399250719160                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 270347761185                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  669598480345                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     20587768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2938385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23526153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.206302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.872814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.289549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94001.041876                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105412.504629                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98297.390261                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       121127                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11070                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           132197                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      4126174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2553595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6679769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 348586946462                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 243929454294                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 592516400756                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.200419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.869047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.283930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84481.882359                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95523.939503                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88703.127422                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      46848284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        427740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47276024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      5764221                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        28807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5793028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 466201277995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2873438487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 469074716482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52612505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       456547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53069052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.109560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.063098                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.109160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80878.453133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99747.925400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80972.285389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      5764196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        28785                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5792981                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 408558303995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2584298987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 411142602982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.109559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.063049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.109159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70878.627999                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89779.363801                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70972.544702                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     50831012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       420743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          51251755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6270747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1618328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7889075                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 573772484141                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 175856995967                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 749629480108                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     57101759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2039071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59140830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.109817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.793659                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91499.861841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108665.855109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95021.213527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       184771                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        24517                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       209288                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6085976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1593811                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7679787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 500961796646                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 158467839116                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 659429635762                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.106581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.781636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.129856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82314.126222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99426.995494                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85865.615252                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          110                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               126                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          707                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          162                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             869                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10256967                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1019993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11276960                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          817                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          178                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           995                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.865361                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.910112                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.873367                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14507.732673                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6296.253086                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12976.939010                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          135                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          149                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          572                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          720                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11513460                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3054476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14567936                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.700122                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.831461                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.723618                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20128.426573                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20638.351351                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20233.244444                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999960                       # Cycle average of tags in use
system.l2.tags.total_refs                   284692632                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  59380658                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.794366                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.859260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.500093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.190539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.040950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.868132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.540985                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.497801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.159227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.289703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.812500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2226680746                       # Number of tag accesses
system.l2.tags.data_accesses               2226680746                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     368908480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     653808256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1842240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     265452672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    903598080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2193609728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    368908480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1842240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     370750720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    499649728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       499649728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        5764195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       10215754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          28785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        4147698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     14118720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            34275152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7807027                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7807027                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        139685726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        247561890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           697557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        100512596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    342143811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             830601580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    139685726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       697557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        140383282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189190378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189190378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189190378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       139685726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       247561890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          697557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       100512596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    342143811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1019791958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7044238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   5764195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9357126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     28785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   4044224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  13881213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019787601750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       429609                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       429609                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            60525255                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6634792                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34275152                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7807027                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34275152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7807027                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1199609                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                762789                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1151140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1146971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1162239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1293744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5776737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3935896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2088506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1253136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1235662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1198050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1188767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2091553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2344111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2793794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1163841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3251396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            401081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            396752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            421576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            413594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            405877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            437009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            460981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            456410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            452953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            428733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           419393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           527482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           566550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           420624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           428070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           407125                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1154813716956                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               165377715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1774980148206                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34914.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53664.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 24831649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4266798                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              34275152                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7807027                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13394188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4604495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1995930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1625531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1346277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1153202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1043800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  957425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  868616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  818772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 996042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1731034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 842525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 546686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 446090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 342306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 233397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 112100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  13231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  52190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  59784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 189444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 354482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 411234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 427662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 429450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 430492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 432893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 434621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 438090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 449889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 438080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 437714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 431783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 425514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 424573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 425791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  26499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  16255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  15603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  14701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  14486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  13777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  13131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11021304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.972667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.691570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.070527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5889888     53.44%     53.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2127444     19.30%     72.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       709197      6.43%     79.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       591977      5.37%     84.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       373594      3.39%     87.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       202732      1.84%     89.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       180778      1.64%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       176624      1.60%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       769070      6.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11021304                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       429609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      76.989835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.467091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    849.057675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       429604    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-557055            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        429609                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       429609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.396793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.368671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           360642     83.95%     83.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7867      1.83%     85.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            36465      8.49%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15339      3.57%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5674      1.32%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2052      0.48%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              877      0.20%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              385      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              165      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               78      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               37      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        429609                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2116834752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                76774976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               450829440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2193609728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            499649728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       801.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    830.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2640989028500                       # Total gap between requests
system.mem_ctrls.avgGap                      62757.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    368908480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    598856064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1842240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    258830336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    888397632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    450829440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 139685725.550000458956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 226754461.702418744564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 697556.833166949335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 98005075.075830206275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 336388222.365672707558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170704770.531976938248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      5764195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     10215754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        28785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      4147698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     14118720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7807027                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 171700730388                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 435424625763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1369484846                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 230995158240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 935490148969                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 64099218505575                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29787.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42622.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47576.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55692.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66258.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8210451.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          35816610480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          19036972350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        109007622360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19057854600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     208477283040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1147004867370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      48240982560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1586642192760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        600.775742                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 114463641620                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  88188360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2438337108380                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          42875514360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          22788876330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        127151754660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17712921600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     208477283040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1158422824080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38625861120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1616055035190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.912798                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88823271390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  88188360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2463977478610                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    27048711709.876545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   123457620613.155777                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     92.59%     92.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.47%     95.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::9e+11-9.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 928585335000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   450043461500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2190945648500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     36617004                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36617004                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     36617004                       # number of overall hits
system.cpu1.icache.overall_hits::total       36617004                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       464596                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        464596                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       464596                       # number of overall misses
system.cpu1.icache.overall_misses::total       464596                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   8981346500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8981346500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   8981346500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8981346500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     37081600                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     37081600                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     37081600                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     37081600                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012529                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012529                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012529                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012529                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19331.519212                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19331.519212                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19331.519212                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19331.519212                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          202                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          101                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       456515                       # number of writebacks
system.cpu1.icache.writebacks::total           456515                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8049                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8049                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8049                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8049                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       456547                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       456547                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       456547                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       456547                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8341405000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8341405000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8341405000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8341405000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012312                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012312                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012312                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012312                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18270.638072                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18270.638072                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18270.638072                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18270.638072                       # average overall mshr miss latency
system.cpu1.icache.replacements                456515                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     36617004                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36617004                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       464596                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       464596                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   8981346500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8981346500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     37081600                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     37081600                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012529                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012529                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19331.519212                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19331.519212                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8049                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8049                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       456547                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       456547                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8341405000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8341405000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012312                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012312                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18270.638072                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18270.638072                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.215742                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36913923                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           456515                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.860263                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        365732500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.215742                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975492                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975492                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         74619747                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        74619747                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62022402                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62022402                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62022402                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62022402                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16048484                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16048484                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16048484                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16048484                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1609716247950                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1609716247950                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1609716247950                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1609716247950                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     78070886                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     78070886                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     78070886                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     78070886                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205563                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205563                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205563                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205563                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100303.321357                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100303.321357                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100303.321357                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100303.321357                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10428762                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       666258                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           130629                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6913                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.834968                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    96.377550                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4977563                       # number of writebacks
system.cpu1.dcache.writebacks::total          4977563                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     12427647                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     12427647                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     12427647                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     12427647                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3620837                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3620837                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3620837                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3620837                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 346818315056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 346818315056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 346818315056                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 346818315056                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046379                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046379                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046379                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046379                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95784.017633                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95784.017633                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95784.017633                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95784.017633                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4977563                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     47439391                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       47439391                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9074984                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9074984                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 780048528000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 780048528000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56514375                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56514375                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160578                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160578                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85955.912209                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85955.912209                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7035592                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7035592                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2039392                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2039392                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 184910501500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 184910501500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036086                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036086                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90669.425741                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90669.425741                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     14583011                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      14583011                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6973500                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6973500                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 829667719950                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 829667719950                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21556511                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21556511                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.323499                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.323499                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 118974.362938                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 118974.362938                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5392055                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5392055                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1581445                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1581445                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 161907813556                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 161907813556                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073363                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073363                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102379.667681                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102379.667681                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7093500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7093500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.328482                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.328482                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44895.569620                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44895.569620                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002079                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002079                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          349                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          349                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       652000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       652000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          464                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          464                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247845                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247845                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5669.565217                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5669.565217                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       538000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       538000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247845                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247845                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4678.260870                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4678.260870                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363277                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363277                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120042867000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120042867000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801585                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801585                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358608                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358608                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88054.641133                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88054.641133                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363277                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363277                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118679590000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118679590000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358608                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358608                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87054.641133                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87054.641133                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.677995                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69443194                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4983989                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.933256                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        365744000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.677995                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927437                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927437                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168730850                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168730850                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2640989110000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112210649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     32408312                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    111135663                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        51573362                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         26218281                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             183                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             382                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            655                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23538140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23538139                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53069052                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59141598                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          995                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          995                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    157837481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    233078098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1369609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14939524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             407224712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6734398464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9944321920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     58435968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    637126144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17374282496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        85612152                       # Total snoops (count)
system.tol2bus.snoopTraffic                 500477824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        221358622                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.139549                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.352687                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              190945699     86.26%     86.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1               29935538     13.52%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 477385      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          221358622                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       271499308988                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      116550378655                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       79818869663                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7479714956                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         685032075                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           275044                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4606480311000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110580                       # Simulator instruction rate (inst/s)
host_mem_usage                                 760124                       # Number of bytes of host memory used
host_op_rate                                   111196                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31087.14                       # Real time elapsed on the host
host_tick_rate                               63225209                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3437612197                       # Number of instructions simulated
sim_ops                                    3456767714                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.965491                       # Number of seconds simulated
sim_ticks                                1965491201000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.609996                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54276665                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            57981698                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8918499                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120198774                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1491090                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1855269                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          364179                       # Number of indirect misses.
system.cpu0.branchPred.lookups              130432165                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       195486                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        294771                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7857106                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  69903061                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25343556                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12416428                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      204606094                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           410962844                       # Number of instructions committed
system.cpu0.commit.committedOps             416911988                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2769936828                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.150513                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.899776                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2643772566     95.45%     95.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     52834068      1.91%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12231207      0.44%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     22372286      0.81%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5169785      0.19%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2252123      0.08%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3918214      0.14%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2043023      0.07%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25343556      0.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2769936828                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     28608                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2622265                       # Number of function calls committed.
system.cpu0.commit.int_insts                403595073                       # Number of committed integer instructions.
system.cpu0.commit.loads                    142844775                       # Number of loads committed
system.cpu0.commit.membars                    9029436                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      9036006      2.17%      2.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       234597514     56.27%     58.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5718787      1.37%     59.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2846515      0.68%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          4380      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         13141      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2190      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2224      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      143135112     34.33%     94.83% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      21549446      5.17%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         4434      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2223      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        416911988                       # Class of committed instruction
system.cpu0.commit.refs                     164691215                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  410962844                       # Number of Instructions Simulated
system.cpu0.committedOps                    416911988                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.054258                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.054258                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2427104453                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1071550                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            43255531                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             670014049                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               153110993                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                189089943                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7907753                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2643994                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             24537958                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  130432165                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 36437964                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2622608037                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1423222                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        13025                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     813648436                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                3599                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        13587                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17942496                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039405                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         170141604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          55767755                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.245815                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2801751100                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.293770                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.850001                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2355875455     84.09%     84.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               272185370      9.71%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                58838825      2.10%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51012451      1.82%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                52966850      1.89%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5890909      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  442712      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  115740      0.00%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4422788      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2801751100                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    24400                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   17697                       # number of floating regfile writes
system.cpu0.idleCycles                      508249622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8312171                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                82711420                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.175854                       # Inst execution rate
system.cpu0.iew.exec_refs                   268922753                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  22783675                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               62977924                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            225926694                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4677139                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1532101                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            24580283                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          615725482                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            246139078                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5147639                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            582076363                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                613754                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            754312228                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7907753                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            753813886                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10999867                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          519356                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         5509                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4595                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     83081919                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2733854                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4595                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3830330                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4481841                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                460940443                       # num instructions consuming a value
system.cpu0.iew.wb_count                    522346522                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.766131                       # average fanout of values written-back
system.cpu0.iew.wb_producers                353140898                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.157809                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     524203769                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               758650056                       # number of integer regfile reads
system.cpu0.int_regfile_writes              414800403                       # number of integer regfile writes
system.cpu0.ipc                              0.124158                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.124158                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          9085874      1.55%      1.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            294764342     50.20%     51.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140432      1.39%     53.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2847140      0.48%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 30      0.00%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               4380      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              13141      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             35      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2190      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2224      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           249758118     42.53%     96.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           22599255      3.85%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4549      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2291      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             587224001                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  28848                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              57689                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        28729                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             29082                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8036851                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013686                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2188398     27.23%     27.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  8800      0.11%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    450      0.01%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                1      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5491692     68.33%     95.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               347503      4.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             586146130                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3985954229                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    522317793                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        814513972                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 599564430                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                587224001                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           16161052                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      198813578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1775964                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3744624                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    120233706                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2801751100                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.209592                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.724592                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2492334869     88.96%     88.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          162586027      5.80%     94.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76205042      2.72%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32990479      1.18%     98.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23512443      0.84%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7807550      0.28%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4734993      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             878603      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             701094      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2801751100                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.177409                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14570911                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1901060                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           225926694                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           24580283                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  80283                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 21951                       # number of misc regfile writes
system.cpu0.numCycles                      3310000722                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   620982340                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              837526636                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            320903814                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12558949                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               169078672                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             597271880                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               981826                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            845180111                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             632387243                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          501877645                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                195381037                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              19102979                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7907753                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            624938532                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               180973899                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            24438                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       845155673                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     966918470                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4392804                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                132688932                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4480065                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3365697083                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1274862026                       # The number of ROB writes
system.cpu0.timesIdled                        5311538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                47330                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.812500                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55560017                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            60514654                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9098246                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        121439298                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2179454                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2620489                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          441035                       # Number of indirect misses.
system.cpu1.branchPred.lookups              132673628                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       324710                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        266299                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8042878                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  73172293                       # Number of branches committed
system.cpu1.commit.bw_lim_events             25498415                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11719340                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      202239282                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           427279539                       # Number of instructions committed
system.cpu1.commit.committedOps             432876977                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2712805228                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.159568                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.916302                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2577592999     95.02%     95.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57915946      2.13%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14712522      0.54%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23034336      0.85%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5710163      0.21%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2442134      0.09%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3896654      0.14%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2002059      0.07%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     25498415      0.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2712805228                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    135716                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3832556                       # Number of function calls committed.
system.cpu1.commit.int_insts                420182695                       # Number of committed integer instructions.
system.cpu1.commit.loads                    144763884                       # Number of loads committed
system.cpu1.commit.membars                    8478781                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8510089      1.97%      1.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       246585555     56.96%     58.93% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5691333      1.31%     60.25% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2756805      0.64%     60.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         20872      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         62616      0.01%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         10436      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        10436      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      145009279     33.50%     94.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      24188200      5.59%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        20904      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        10452      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        432876977                       # Class of committed instruction
system.cpu1.commit.refs                     169228835                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  427279539                       # Number of Instructions Simulated
system.cpu1.committedOps                    432876977                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.063513                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.063513                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2317953966                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1067209                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44682650                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             683381326                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               192665937                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                201581770                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8126663                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2384027                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             24176560                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  132673628                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39433253                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2523164675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1712281                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        28501                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     824173344                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                3705                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        12968                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18368128                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038508                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         212110983                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57739471                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.239212                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2744504896                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.303549                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.860729                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2291101230     83.48%     83.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               278032083     10.13%     93.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                60394163      2.20%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                50968368      1.86%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                53006465      1.93%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5764094      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  593653      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  200481      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4444359      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2744504896                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   114894                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   83538                       # number of floating regfile writes
system.cpu1.idleCycles                      700869210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8489314                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                85793279                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.173016                       # Inst execution rate
system.cpu1.iew.exec_refs                   272495817                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  25391956                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               62869793                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            226975964                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4464214                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1740657                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27128890                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          629392128                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            247103861                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5393850                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            596106085                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                624114                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            743870378                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8126663                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            743392956                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10860221                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          967276                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7242                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         6133                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          502                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     82212080                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2663939                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          6133                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3971226                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4518088                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                460663467                       # num instructions consuming a value
system.cpu1.iew.wb_count                    536682493                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768854                       # average fanout of values written-back
system.cpu1.iew.wb_producers                354183132                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.155769                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     538578592                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               776977396                       # number of integer regfile reads
system.cpu1.int_regfile_writes              424358910                       # number of integer regfile writes
system.cpu1.ipc                              0.124015                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.124015                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8593021      1.43%      1.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            305918634     50.86%     52.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8078188      1.34%     53.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2759429      0.46%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  2      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              20872      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              62616      0.01%     54.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             13      0.00%     54.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              10436      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             10436      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           250766379     41.69%     95.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           25248473      4.20%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          20935      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         10501      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             601499935                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 135817                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             271629                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       135777                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            135930                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8319841                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013832                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2250793     27.05%     27.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 11420      0.14%     27.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   2100      0.03%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5610990     67.44%     94.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               444532      5.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             601090938                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3957313488                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    536546716                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        825775191                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 614151823                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                601499935                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15240305                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      196515151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1760510                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3520965                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    119362934                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2744504896                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.219165                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.739339                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2426075280     88.40%     88.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          169563727      6.18%     94.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           76890029      2.80%     97.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33362236      1.22%     98.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           23953862      0.87%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8149415      0.30%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4814320      0.18%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             947217      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             748810      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2744504896                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.174582                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13740660                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1716212                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           226975964                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27128890                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 237197                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                104360                       # number of misc regfile writes
system.cpu1.numCycles                      3445374106                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   485515375                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              826492656                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            331900880                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12467091                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               208449782                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             583791537                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               964053                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            863175981                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             646398258                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          511295758                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                207745897                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17734029                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8126663                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            609841870                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               179394878                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           114920                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       863061061                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     883848028                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4189549                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                129692902                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4270614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3321650742                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1301941565                       # The number of ROB writes
system.cpu1.timesIdled                        7051698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         25182323                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             10660589                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            49358602                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             136490                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10277287                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     83448192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     163639105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5933521                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3305212                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77693411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     63040572                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155467749                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       66345784                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           76299764                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17323000                       # Transaction distribution
system.membus.trans_dist::WritebackClean          168                       # Transaction distribution
system.membus.trans_dist::CleanEvict         62898371                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           190245                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         106535                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6795190                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6790477                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      76299764                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25809                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    246729323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              246729323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6426458176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6426458176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           228160                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          83417543                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                83417543    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            83417543                       # Request fanout histogram
system.membus.respLayer1.occupancy       441717185424                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        253346454415                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              31266                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15633                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19861765.911853                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   94436502.305298                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15633    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   4090632500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15633                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1654992214500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 310498986500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     31346935                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31346935                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     31346935                       # number of overall hits
system.cpu0.icache.overall_hits::total       31346935                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5091012                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5091012                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5091012                       # number of overall misses
system.cpu0.icache.overall_misses::total      5091012                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 379728640125                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 379728640125                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 379728640125                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 379728640125                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     36437947                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36437947                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     36437947                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36437947                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139717                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139717                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139717                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139717                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74588.046566                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74588.046566                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74588.046566                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74588.046566                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       282676                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             4847                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.319785                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4709213                       # number of writebacks
system.cpu0.icache.writebacks::total          4709213                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       380523                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       380523                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       380523                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       380523                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4710489                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4710489                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4710489                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4710489                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 350542421648                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 350542421648                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 350542421648                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 350542421648                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129274                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129274                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129274                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129274                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74417.416461                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74417.416461                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74417.416461                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74417.416461                       # average overall mshr miss latency
system.cpu0.icache.replacements               4709213                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     31346935                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31346935                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5091012                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5091012                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 379728640125                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 379728640125                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     36437947                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36437947                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139717                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139717                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74588.046566                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74588.046566                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       380523                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       380523                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4710489                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4710489                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 350542421648                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 350542421648                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129274                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129274                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74417.416461                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74417.416461                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.995428                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36057558                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4710521                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.654686                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.995428                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999857                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999857                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         77586383                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        77586383                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    144044379                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       144044379                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    144044379                       # number of overall hits
system.cpu0.dcache.overall_hits::total      144044379                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     71913046                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      71913046                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     71913046                       # number of overall misses
system.cpu0.dcache.overall_misses::total     71913046                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6479302500850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6479302500850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6479302500850                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6479302500850                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    215957425                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    215957425                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    215957425                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    215957425                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.332996                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.332996                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.332996                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.332996                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 90099.124724                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90099.124724                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 90099.124724                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90099.124724                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    782497455                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       269756                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         12196115                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3826                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.159567                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.506012                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33248705                       # number of writebacks
system.cpu0.dcache.writebacks::total         33248705                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38509914                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38509914                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38509914                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38509914                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33403132                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33403132                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33403132                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33403132                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3311051058869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3311051058869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3311051058869                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3311051058869                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154675                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154675                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154675                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154675                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99123.970138                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99123.970138                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99123.970138                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99123.970138                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33248628                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    133719936                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      133719936                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     63724140                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     63724140                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5760583207500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5760583207500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197444076                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197444076                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.322745                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.322745                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90398.759520                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90398.759520                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     34235288                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     34235288                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29488852                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29488852                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2932219639000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2932219639000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149353                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149353                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99434.852160                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99434.852160                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10324443                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10324443                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8188906                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8188906                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 718719293350                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 718719293350                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     18513349                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18513349                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.442324                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.442324                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 87767.437232                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87767.437232                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4274626                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4274626                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3914280                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3914280                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 378831419869                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 378831419869                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.211430                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.211430                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 96781.890889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96781.890889                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2983298                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2983298                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       106773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       106773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   4915699000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4915699000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3090071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3090071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.034554                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.034554                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46038.783213                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46038.783213                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        63889                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        63889                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        42884                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        42884                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data   1283229500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1283229500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013878                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013878                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 29923.269751                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29923.269751                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2982606                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2982606                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        54995                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        54995                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    570300000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    570300000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      3037601                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3037601                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018105                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018105                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10370.033639                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10370.033639                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        54667                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        54667                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    515689000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    515689000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017997                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017997                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9433.277846                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9433.277846                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1550500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1550500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1494500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1494500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       181281                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         181281                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       113490                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       113490                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3841436957                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3841436957                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       294771                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       294771                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385011                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385011                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 33848.241757                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 33848.241757                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       113482                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       113482                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3727726957                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3727726957                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384984                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384984                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 32848.618785                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 32848.618785                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.879887                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          183844030                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33446171                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.496714                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.879887                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996246                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996246                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        478205875                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       478205875                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1100243                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3450591                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1322540                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3715103                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9588477                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1100243                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3450591                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1322540                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3715103                       # number of overall hits
system.l2.overall_hits::total                 9588477                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3609999                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29762009                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           5116070                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          29146351                       # number of demand (read+write) misses
system.l2.demand_misses::total               67634429                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3609999                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29762009                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          5116070                       # number of overall misses
system.l2.overall_misses::.cpu1.data         29146351                       # number of overall misses
system.l2.overall_misses::total              67634429                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 330759988086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3213789319495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 450531596724                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3146796247583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7141877151888                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 330759988086                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3213789319495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 450531596724                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3146796247583                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7141877151888                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4710242                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33212600                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6438610                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        32861454                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77222906                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4710242                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33212600                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6438610                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       32861454                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77222906                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.766415                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.896106                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.794592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.886946                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.875834                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.766415                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.896106                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.794592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.886946                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.875834                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91623.290778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107982.942936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88062.046986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107965.358943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105595.290113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91623.290778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107982.942936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88062.046986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107965.358943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105595.290113                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3893660                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    161077                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.172663                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15528847                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17322955                       # number of writebacks
system.l2.writebacks::total                  17322955                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          16890                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         411043                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          15254                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         389496                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              832683                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         16890                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        411043                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         15254                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        389496                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             832683                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3593109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     29350966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      5100816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     28756855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          66801746                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3593109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     29350966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      5100816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     28756855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16521335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         83323081                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 293677038193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2891668831794                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 398486356328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2832631061151                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6416463287466                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 293677038193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2891668831794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 398486356328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2832631061151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1618432359171                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8034895646637                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.762829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.883730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.792223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.875094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.865051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.762829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.883730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.792223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.875094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.078994                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81733.406416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98520.397311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78122.080139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98502.811283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96052.329043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81733.406416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98520.397311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78122.080139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98502.811283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97960.144212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96430.611425                       # average overall mshr miss latency
system.l2.replacements                      145733235                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     19112686                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         19112686                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           45                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             45                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     19112731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     19112731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           45                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           45                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     53454115                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53454115                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          168                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            168                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     53454283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53454283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          168                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          168                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16521335                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16521335                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1618432359171                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1618432359171                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97960.144212                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97960.144212                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9710                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1890                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11600                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         32069                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         19289                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              51358                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    133854500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    117784500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    251639000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        41779                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        21179                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            62958                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.767587                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.910761                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.815750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4173.953039                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6106.304111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4899.704038                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          149                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           89                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             238                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        31920                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        19200                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         51120                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    654450491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    391292493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1045742984                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.764020                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.906558                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.811970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20502.834931                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20379.817344                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20456.631142                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5551                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1576                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               7127                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data        10135                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data        10746                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            20881                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     42777500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     29690499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     72467999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        15686                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        12322                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          28008                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.646118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.872099                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.745537                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4220.769610                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2762.934953                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3470.523394                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          148                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data          113                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           261                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         9987                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data        10633                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        20620                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    206625428                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    217074972                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    423700400                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.636682                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.862928                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.736218                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20689.439071                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20415.214145                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20548.031038                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           278774                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           325467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                604241                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3589489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3485824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7075313                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 371104469668                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 357149916940                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  728254386608                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3868263                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3811291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7679554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.927933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.914605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.921318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103386.434578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102457.816843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102928.928601                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       150817                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       140789                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           291606                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3438672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3345035                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6783707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 325657384292                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 313553576342                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 639210960634                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.888945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.877665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.883346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94704.404576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93737.009132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94227.383440                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1100243                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1322540                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2422783                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3609999                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      5116070                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          8726069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 330759988086                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 450531596724                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 781291584810                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4710242                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6438610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11148852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.766415                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.794592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.782688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91623.290778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88062.046986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89535.343442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        16890                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        15254                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         32144                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3593109                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      5100816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      8693925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 293677038193                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 398486356328                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 692163394521                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.762829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.792223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.779805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81733.406416                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78122.080139                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79614.603821                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3171817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3389636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6561453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     26172520                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     25660527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51833047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2842684849827                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2789646330643                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5632331180470                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29344337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29050163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58394500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.891910                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.883318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.887636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108613.341391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108713.524498                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108662.938154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       260226                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       248707                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       508933                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     25912294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     25411820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     51324114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2566011447502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2519077484809                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5085088932311                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.883042                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.874757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.878920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99026.795833                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99130.148286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99077.968152                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         5180                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         2150                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              7330                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        13395                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        13738                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           27133                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     53299412                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     46815954                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    100115366                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        18575                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        15888                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         34463                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.721131                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.864678                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.787308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3979.052781                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3407.770709                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  3689.800833                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          706                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          642                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1348                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data        12689                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        13096                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        25785                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    246527418                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    256432420                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    502959838                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.683122                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.824270                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.748194                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19428.435495                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19580.972816                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19505.908009                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999027                       # Cycle average of tags in use
system.l2.tags.total_refs                   165282602                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 145741960                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.134077                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.125595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.208335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.491058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.746944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.266815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.160280                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.533212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.034505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.132673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.042921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.129169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.127504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999985                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1345066328                       # Number of tag accesses
system.l2.tags.data_accesses               1345066328                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     229959040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1879132544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     326452224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1841107392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1041124224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5317775424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    229959040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    326452224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     556411264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1108672000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1108672000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3593110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       29361446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        5100816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       28767303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16267566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            83090241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17323000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17323000                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        116998255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        956062557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        166091928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        936716171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    529701798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2705570710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    116998255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    166091928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        283090183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      564068666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            564068666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      564068666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       116998255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       956062557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       166091928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       936716171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    529701798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3269639376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  16958729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3593065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  28799361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   5100782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  28231601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16226318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000336105250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1050020                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1050020                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           139500672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           15962929                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    83090241                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17323168                       # Number of write requests accepted
system.mem_ctrls.readBursts                  83090241                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17323168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1139114                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                364439                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3073747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3154374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4833973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3483038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3541124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7447219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6073741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6506250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6012399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5429917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5100990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          7330022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4830306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4177063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          7454050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3502914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            880037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            898834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1317551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            768382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            723724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            927162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            860120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            808997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           1527216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            995881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           903718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1356817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1433573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1129163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1592909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           834655                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3207269906597                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               409755635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4743853537847                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39136.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57886.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 40031708                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9155000                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              83090241                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17323168                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                15416695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                15071984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13541034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10976285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7609152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4790709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3025959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2074804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1517795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1302782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1385571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2084428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1073014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 663914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 534008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 420286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 288396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 144072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  22441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  36200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  49348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 457774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 793978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 978455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1059889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1090753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1099411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1102949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1107678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1116889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1143516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1110180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1101525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1092091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1082845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1075047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1075407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  86296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  45367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  30462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  23466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  19518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  17012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  15329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     52                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     49723151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.309556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.122409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   163.381922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     34427321     69.24%     69.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10154607     20.42%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1997674      4.02%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1018535      2.05%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       590732      1.19%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       354640      0.71%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       228189      0.46%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       156499      0.31%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       794954      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     49723151                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1050020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.047212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.630038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.889941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         119121     11.34%     11.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        402382     38.32%     49.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95        262731     25.02%     74.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127       125593     11.96%     86.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        60871      5.80%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        33134      3.16%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        19966      1.90%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255        11591      1.10%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         6570      0.63%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         3594      0.34%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1975      0.19%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1098      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          589      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          315      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          184      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          132      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           68      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           49      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           20      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           14      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1050020                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1050020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.643587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           982536     93.57%     93.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            15184      1.45%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27635      2.63%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15064      1.43%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6755      0.64%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1845      0.18%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              638      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              252      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               83      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1050020                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5244872128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                72903296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1085359296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5317775424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1108682752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2668.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       552.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2705.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    564.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1965491206000                       # Total gap between requests
system.mem_ctrls.avgGap                      19573.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    229956160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1843159104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    326450048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1806822464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1038484352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1085359296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 116996789.343550965190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 937760038.336594939232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 166090821.385468006134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 919272730.949254393578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 528358687.879976928234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 552207659.565096139908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3593110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     29361446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      5100816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     28767303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16267566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17323168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 144480015800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1674047143278                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 187057580225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1639656991292                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1098611807252                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49259933706309                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40210.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57015.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36672.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56997.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67533.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2843586.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         191522981580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         101796875070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        313000899540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        51019925040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     155154189840.005585                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     886684210950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8067180480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1707246262500.071533                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        868.610484                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13641685763                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65632060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1886217455237                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         163500366540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          86902482975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        272130147240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        37504692540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155154189840.005585                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     888095416950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6878796480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1610166092565.071533                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        819.218164                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10480179844                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65632060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1889378961156                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              42574                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        21288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11406183.648065                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   112947730.043448                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        21288    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   7022791000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          21288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1722676363500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 242814837500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32540039                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32540039                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32540039                       # number of overall hits
system.cpu1.icache.overall_hits::total       32540039                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6893208                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6893208                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6893208                       # number of overall misses
system.cpu1.icache.overall_misses::total      6893208                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 511608762930                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 511608762930                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 511608762930                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 511608762930                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39433247                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39433247                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39433247                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39433247                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.174807                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.174807                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.174807                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.174807                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74219.255088                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74219.255088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74219.255088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74219.255088                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       774895                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             8320                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    93.136418                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6437854                       # number of writebacks
system.cpu1.icache.writebacks::total          6437854                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       454454                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       454454                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       454454                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       454454                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6438754                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6438754                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6438754                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6438754                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 475658767942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 475658767942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 475658767942                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 475658767942                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.163282                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.163282                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.163282                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.163282                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73874.350215                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73874.350215                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73874.350215                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73874.350215                       # average overall mshr miss latency
system.cpu1.icache.replacements               6437854                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32540039                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32540039                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6893208                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6893208                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 511608762930                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 511608762930                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39433247                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39433247                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.174807                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.174807                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74219.255088                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74219.255088                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       454454                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       454454                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6438754                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6438754                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 475658767942                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 475658767942                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.163282                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.163282                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73874.350215                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73874.350215                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994877                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           39138421                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6438786                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.078540                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994877                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         85305248                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        85305248                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    148012011                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       148012011                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    148012011                       # number of overall hits
system.cpu1.dcache.overall_hits::total      148012011                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     71691321                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      71691321                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     71691321                       # number of overall misses
system.cpu1.dcache.overall_misses::total     71691321                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6372673534570                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6372673534570                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6372673534570                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6372673534570                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    219703332                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    219703332                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    219703332                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    219703332                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.326310                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.326310                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.326310                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.326310                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88890.446510                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88890.446510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88890.446510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88890.446510                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    770275936                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       271112                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12017681                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3831                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.095222                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.767946                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     32947553                       # number of writebacks
system.cpu1.dcache.writebacks::total         32947553                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     38646279                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     38646279                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     38646279                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     38646279                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     33045042                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     33045042                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     33045042                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     33045042                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3243270134422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3243270134422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3243270134422                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3243270134422                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150408                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150408                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150408                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150408                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98146.951498                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98146.951498                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98146.951498                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98146.951498                       # average overall mshr miss latency
system.cpu1.dcache.replacements              32947545                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    135027732                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      135027732                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     63339251                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     63339251                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5669396870500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5669396870500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    198366983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    198366983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.319303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.319303                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89508.429307                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89508.429307                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     34160434                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     34160434                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29178817                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29178817                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 2877170837500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2877170837500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147095                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147095                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98604.780225                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98604.780225                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12984279                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12984279                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8352070                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8352070                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 703276664070                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 703276664070                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21336349                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21336349                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.391448                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.391448                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 84203.875694                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84203.875694                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4485845                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4485845                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3866225                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3866225                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 366099296922                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 366099296922                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.181204                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.181204                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94691.668726                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94691.668726                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2788789                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2788789                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       137372                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       137372                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   7563652000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   7563652000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2926161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2926161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.046946                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.046946                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 55059.633695                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55059.633695                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        52539                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        52539                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        84833                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        84833                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   5113575500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5113575500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028991                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028991                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 60278.140582                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60278.140582                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2800264                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2800264                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        59355                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        59355                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    564291500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    564291500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2859619                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2859619                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.020756                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020756                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9507.059220                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9507.059220                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        59303                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        59303                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    505166500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    505166500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020738                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020738                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8518.397046                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8518.397046                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2755500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2755500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2577500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2577500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       168196                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         168196                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        98103                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        98103                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3265727982                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3265727982                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       266299                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       266299                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368394                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368394                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 33288.767744                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 33288.767744                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          500                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          500                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        97603                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        97603                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3150364482                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3150364482                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.366517                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.366517                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 32277.332480                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 32277.332480                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.886636                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          187089640                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33140502                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.645347                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.886636                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996457                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996457                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        484651295                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       484651295                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1965491201000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          69944416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36435686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58230530                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       128410312                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         29418071                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              43                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          200677                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        113736                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         314413                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          234                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          234                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7756832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7756833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11149242                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58795173                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        34464                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        34464                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     14129944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    100151598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19315217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     99145240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232741999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    602845184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4253523840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    824093632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4211774912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9892237568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       175853404                       # Total snoops (count)
system.tol2bus.snoopTraffic                1139300672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        253243097                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.299665                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.485789                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              180662616     71.34%     71.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1               69273343     27.35%     98.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3306697      1.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    441      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          253243097                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155113444740                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50259768448                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7077056291                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       49793235237                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9668676843                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            64603                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
