#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x10351aff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10351f7f0 .scope module, "tb_viterbi_levels" "tb_viterbi_levels" 3 8;
 .timescale -9 -12;
P_0x10351e630 .param/l "CLOCK_PERIOD" 0 3 20, +C4<00000000000000000000000000001010>;
P_0x10351e670 .param/l "D" 0 3 16, +C4<00000000000000000000000000001000>;
P_0x10351e6b0 .param/l "G0_OCT" 0 3 18, C4<00000111>;
P_0x10351e6f0 .param/l "G1_OCT" 0 3 19, C4<00000101>;
P_0x10351e730 .param/l "K" 0 3 13, +C4<00000000000000000000000000000011>;
P_0x10351e770 .param/l "M" 0 3 14, +C4<000000000000000000000000000000010>;
P_0x10351e7b0 .param/l "S" 0 3 15, +C4<0000000000000000000000000000000100>;
P_0x10351e7f0 .param/l "WM" 0 3 17, +C4<00000000000000000000000000000100>;
v0x9face7700_0 .var/i "all_pass", 31 0;
v0x9face77a0_0 .var "clk", 0 0;
v0x9face7840_0 .net "dec_bit", 0 0, L_0x9fac1bcd0;  1 drivers
v0x9face78e0_0 .net "dec_bit_valid", 0 0, L_0x9fac1bc60;  1 drivers
v0x9face7980_0 .var/i "errors", 31 0;
v0x9face7a20_0 .var "force_state0", 0 0;
v0x9face7ac0_0 .var "rst", 0 0;
v0x9face7b60_0 .var "rx_sym", 1 0;
v0x9face7c00_0 .net "rx_sym_ready", 0 0, L_0x9face7f20;  1 drivers
v0x9face7ca0_0 .var "rx_sym_valid", 0 0;
v0x9face7d40_0 .var/i "test_num", 31 0;
v0x9face7de0_0 .var/i "test_pass", 31 0;
v0x9face7e80_0 .var/i "total_bits", 31 0;
S_0x103510ea0 .scope task, "collect_bits" "collect_bits" 3 197, 3 197 0, S_0x10351f7f0;
 .timescale -9 -12;
v0x9fac7ac60_0 .var/i "actual_count", 31 0;
v0x9fac7aa80_0 .var "dec_bits", 0 1023;
v0x9fac7a8a0_0 .var/i "expected_count", 31 0;
v0x9fac7ad00_0 .var/i "max_cycles", 31 0;
v0x9fac7ada0_0 .var/i "timeout", 31 0;
E_0x9facd5680 .event posedge, v0x9facdd540_0;
TD_tb_viterbi_levels.collect_bits ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9fac7ac60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9fac7ada0_0, 0, 32;
    %load/vec4 v0x9fac7a8a0_0;
    %muli 50, 0, 32;
    %addi 1000, 0, 32;
    %store/vec4 v0x9fac7ad00_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x9fac7ac60_0;
    %load/vec4 v0x9fac7a8a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_0.2, 5;
    %load/vec4 v0x9fac7ada0_0;
    %load/vec4 v0x9fac7ad00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x9facd5680;
    %load/vec4 v0x9face78e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %load/vec4 v0x9face7840_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9fac7ac60_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9fac7aa80_0, 4, 1;
    %load/vec4 v0x9fac7ac60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9fac7ac60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9fac7ada0_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x9fac7ada0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9fac7ada0_0, 0, 32;
T_0.4 ;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x9fac7ad00_0;
    %load/vec4 v0x9fac7ada0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_0.5, 5;
    %vpi_call/w 3 222 "$display", "  ! Timeout after %0d cycles, got %0d/%0d bits", v0x9fac7ada0_0, v0x9fac7ac60_0, v0x9fac7a8a0_0 {0 0 0};
T_0.5 ;
    %end;
S_0x103511020 .scope function.vec4.u32, "compare_bits" "compare_bits" 3 229, 3 229 0, S_0x10351f7f0;
 .timescale -9 -12;
v0x9fac7ae40_0 .var "actual", 0 1023;
; Variable compare_bits is vec4 return value of scope S_0x103511020
v0x9fac7af80_0 .var/i "count", 31 0;
v0x9fac7b020_0 .var/i "err_count", 31 0;
v0x9fac7b0c0_0 .var "expected", 0 1023;
v0x9fac7b160_0 .var/i "i", 31 0;
v0x9fac7b200_0 .var/i "start_idx", 31 0;
v0x9fac7b2a0_0 .var/i "verbose", 31 0;
TD_tb_viterbi_levels.compare_bits ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9fac7b020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9fac7b160_0, 0, 32;
T_1.7 ;
    %load/vec4 v0x9fac7b160_0;
    %load/vec4 v0x9fac7af80_0;
    %cmp/s;
    %jmp/0xz T_1.8, 5;
    %load/vec4 v0x9fac7ae40_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9fac7b200_0;
    %load/vec4 v0x9fac7b160_0;
    %add;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0x9fac7b0c0_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9fac7b200_0;
    %load/vec4 v0x9fac7b160_0;
    %add;
    %pad/s 34;
    %sub;
    %part/s 1;
    %cmp/ne;
    %jmp/0xz  T_1.9, 6;
    %load/vec4 v0x9fac7b020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9fac7b020_0, 0, 32;
    %load/vec4 v0x9fac7b2a0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.13, 4;
    %load/vec4 v0x9fac7b020_0;
    %cmpi/s 10, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v0x9fac7b200_0;
    %load/vec4 v0x9fac7b160_0;
    %add;
    %load/vec4 v0x9fac7ae40_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9fac7b200_0;
    %load/vec4 v0x9fac7b160_0;
    %add;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0x9fac7b0c0_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9fac7b200_0;
    %load/vec4 v0x9fac7b160_0;
    %add;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call/w 3 243 "$display", "    Bit %0d: got %b, expected %b", S<2,vec4,s32>, S<1,vec4,u1>, S<0,vec4,u1> {3 0 0};
T_1.11 ;
T_1.9 ;
    %load/vec4 v0x9fac7b160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9fac7b160_0, 0, 32;
    %jmp T_1.7;
T_1.8 ;
    %load/vec4 v0x9fac7b020_0;
    %ret/vec4 0, 0, 32;  Assign to compare_bits (store_vec4_to_lval)
    %end;
S_0x103510810 .scope module, "dut" "tt_um_viterbi_core" 3 52, 4 3 0, S_0x10351f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_sym_valid";
    .port_info 3 /OUTPUT 1 "rx_sym_ready";
    .port_info 4 /INPUT 2 "rx_sym";
    .port_info 5 /OUTPUT 1 "dec_bit_valid";
    .port_info 6 /OUTPUT 1 "dec_bit";
    .port_info 7 /INPUT 1 "force_state0";
P_0x9fb094000 .param/l "D" 0 4 5, +C4<00000000000000000000000000001000>;
P_0x9fb094040 .param/l "G0_OCT" 0 4 7, +C4<00000000000000000000000000000111>;
P_0x9fb094080 .param/l "G1_OCT" 0 4 8, +C4<00000000000000000000000000000101>;
P_0x9fb0940c0 .param/l "K" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x9fb094100 .param/l "M" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x9fb094140 .param/l "MSB_MASK" 1 4 204, C4<10>;
P_0x9fb094180 .param/l "S" 1 4 27, +C4<00000000000000000000000000000100>;
P_0x9fb0941c0 .param/l "TRACE_ADDR_W" 1 4 29, +C4<00000000000000000000000000000011>;
P_0x9fb094200 .param/l "Wb" 1 4 28, +C4<00000000000000000000000000000010>;
P_0x9fb094240 .param/l "Wm" 0 4 6, +C4<00000000000000000000000000000100>;
enum0x9fb078180 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SWEEP" 2'b01,
   "ST_COMMIT" 2'b10,
   "ST_TRACE" 2'b11
 ;
L_0x9fb0581c0 .functor AND 1, v0x9face7ca0_0, L_0x9face7f20, C4<1>, C4<1>;
L_0x9fac1bb10 .functor BUFZ 2, L_0x9face83c0, C4<00>, C4<00>, C4<00>;
L_0x9fa878208 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
L_0x9fb058230 .functor OR 2, L_0x9face83c0, L_0x9fa878208, C4<00>, C4<00>;
L_0x9fac1bc60 .functor BUFZ 1, v0x9facde8a0_0, C4<0>, C4<0>, C4<0>;
L_0x9fac1bcd0 .functor BUFZ 1, v0x9facde800_0, C4<0>, C4<0>, C4<0>;
L_0x9fa878010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x9facdf200_0 .net/2u *"_ivl_0", 1 0, L_0x9fa878010;  1 drivers
L_0x9fa8780a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x9facdf2a0_0 .net/2u *"_ivl_10", 31 0, L_0x9fa8780a0;  1 drivers
L_0x9fa8780e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x9facdf340_0 .net/2u *"_ivl_14", 1 0, L_0x9fa8780e8;  1 drivers
L_0x9fa878130 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x9facdf3e0_0 .net/2u *"_ivl_18", 1 0, L_0x9fa878130;  1 drivers
L_0x9fa878178 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x9facdf480_0 .net/2u *"_ivl_22", 1 0, L_0x9fa878178;  1 drivers
v0x9facdf520_0 .net *"_ivl_28", 0 0, L_0x9face8320;  1 drivers
L_0x9fa8781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9facdf5c0_0 .net *"_ivl_30", 0 0, L_0x9fa8781c0;  1 drivers
v0x9facdf660_0 .net/2u *"_ivl_34", 1 0, L_0x9fa878208;  1 drivers
L_0x9fa8784d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x9facdf700_0 .net/2u *"_ivl_40", 1 0, L_0x9fa8784d8;  1 drivers
v0x9facdf7a0_0 .net *"_ivl_6", 31 0, L_0x9face8000;  1 drivers
L_0x9fa878058 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9facdf840_0 .net *"_ivl_9", 29 0, L_0x9fa878058;  1 drivers
v0x9facdf8e0_0 .net "accept_sym", 0 0, L_0x9fb0581c0;  1 drivers
v0x9facdf980_0 .net "base_pred", 1 0, L_0x9face83c0;  1 drivers
v0x9facdfa20_0 .var "best_metric", 3 0;
v0x9facdfac0_0 .var "best_state", 1 0;
v0x9facdfb60_0 .net "bit_in", 0 0, L_0x9face8460;  1 drivers
v0x9facdfc00_0 .net "bm0", 1 0, L_0x9fac1bb80;  1 drivers
v0x9facdfca0_0 .net "bm1", 1 0, L_0x9fac1bbf0;  1 drivers
v0x9facdfd40_0 .net "clk", 0 0, v0x9face77a0_0;  1 drivers
v0x9facdfde0_0 .net "dec_bit", 0 0, L_0x9fac1bcd0;  alias, 1 drivers
v0x9facdfe80_0 .net "dec_bit_valid", 0 0, L_0x9fac1bc60;  alias, 1 drivers
v0x9facdff20_0 .net "exp0", 1 0, v0x9facdcfa0_0;  1 drivers
v0x9face4000_0 .net "exp1", 1 0, v0x9facdd220_0;  1 drivers
v0x9face40a0_0 .net "force_state0", 0 0, v0x9face7a20_0;  1 drivers
v0x9face4140_0 .var "init_frame_pulse", 0 0;
v0x9face41e0_0 .var "init_pending", 0 0;
v0x9face4280_0 .net "last_idx", 0 0, L_0x9face80a0;  1 drivers
v0x9face4320_0 .net "p0", 1 0, L_0x9fac1bb10;  1 drivers
v0x9face43c0_0 .net "p1", 1 0, L_0x9fb058230;  1 drivers
v0x9face4460_0 .net "pm0", 3 0, v0x9facdd900_0;  1 drivers
v0x9face4500_0 .net "pm1", 3 0, v0x9facdd9a0_0;  1 drivers
v0x9face45a0_0 .net "pm_out", 3 0, L_0x9face8d20;  1 drivers
v0x9face4640_0 .net "pm_wr_en", 0 0, L_0x9face8140;  1 drivers
v0x9face46e0_0 .net "prev_bank_sel", 0 0, v0x9facdd720_0;  1 drivers
v0x9face4780_0 .net "rst", 0 0, v0x9face7ac0_0;  1 drivers
v0x9face4820_0 .net "rx_sym", 1 0, v0x9face7b60_0;  1 drivers
v0x9face48c0_0 .var "rx_sym_q", 1 0;
v0x9face4960_0 .net "rx_sym_ready", 0 0, L_0x9face7f20;  alias, 1 drivers
v0x9face4a00_0 .net "rx_sym_valid", 0 0, v0x9face7ca0_0;  1 drivers
v0x9face4aa0_0 .net "s_end_mux", 1 0, L_0x9face8f00;  1 drivers
v0x9face4b40_0 .var "s_end_state", 1 0;
v0x9face4be0_0 .var "state", 1 0;
v0x9face4c80_0 .var "state_next", 1 0;
v0x9face4d20_0 .var "surv_row", 3 0;
v0x9face4dc0_0 .net "surv_sel", 0 0, L_0x9face8c80;  1 drivers
v0x9face4e60_0 .net "surv_wr_en", 0 0, L_0x9face81e0;  1 drivers
v0x9face4f00_0 .net "surv_wr_ptr", 2 0, v0x9facde4e0_0;  1 drivers
v0x9face4fa0_0 .net "swap_banks", 0 0, L_0x9face8280;  1 drivers
v0x9face5040_0 .var "sweep_idx", 1 0;
v0x9face50e0_0 .net "tb_dec_bit", 0 0, v0x9facde800_0;  1 drivers
v0x9face5180_0 .net "tb_dec_valid", 0 0, v0x9facde8a0_0;  1 drivers
v0x9face5220_0 .net "tb_state", 1 0, v0x9facded00_0;  1 drivers
v0x9face52c0_0 .net "tb_time", 2 0, v0x9facdeee0_0;  1 drivers
v0x9face5360_0 .net "trace_surv_bit", 0 0, L_0x9face8e60;  1 drivers
E_0x9facd5700 .event posedge, v0x9facdda40_0, v0x9facdd540_0;
E_0x9facd5740 .event anyedge, v0x9face4be0_0, v0x9facdf8e0_0, v0x9face4280_0;
L_0x9face7f20 .cmp/eq 2, v0x9face4be0_0, L_0x9fa878010;
L_0x9face8000 .concat [ 2 30 0 0], v0x9face5040_0, L_0x9fa878058;
L_0x9face80a0 .cmp/eq 32, L_0x9face8000, L_0x9fa8780a0;
L_0x9face8140 .cmp/eq 2, v0x9face4be0_0, L_0x9fa8780e8;
L_0x9face81e0 .cmp/eq 2, v0x9face4be0_0, L_0x9fa878130;
L_0x9face8280 .cmp/eq 2, v0x9face4be0_0, L_0x9fa878178;
L_0x9face8320 .part v0x9face5040_0, 1, 1;
L_0x9face83c0 .concat [ 1 1 0 0], L_0x9face8320, L_0x9fa8781c0;
L_0x9face8460 .part v0x9face5040_0, 0, 1;
L_0x9face8f00 .functor MUXZ 2, v0x9face4b40_0, L_0x9fa8784d8, v0x9face7a20_0, C4<>;
S_0x103510990 .scope module, "acs" "acs_core" 4 246, 5 1 0, S_0x103510810;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "pm0";
    .port_info 1 /INPUT 4 "pm1";
    .port_info 2 /INPUT 2 "bm0";
    .port_info 3 /INPUT 2 "bm1";
    .port_info 4 /OUTPUT 4 "pm_out";
    .port_info 5 /OUTPUT 1 "surv";
P_0x9fb07c100 .param/l "Wb" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x9fb07c140 .param/l "Wm" 0 5 2, +C4<00000000000000000000000000000100>;
L_0x9fa878370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9fac7b3e0_0 .net/2u *"_ivl_0", 0 0, L_0x9fa878370;  1 drivers
L_0x9fa878400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9fac7b480_0 .net/2u *"_ivl_10", 0 0, L_0x9fa878400;  1 drivers
v0x9fac7b520_0 .net *"_ivl_12", 2 0, L_0x9face8b40;  1 drivers
v0x9fac7b5c0_0 .net *"_ivl_14", 3 0, L_0x9face8be0;  1 drivers
L_0x9fa878448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9fac7b660_0 .net *"_ivl_17", 0 0, L_0x9fa878448;  1 drivers
v0x9fac7b700_0 .net *"_ivl_2", 2 0, L_0x9face8a00;  1 drivers
v0x9fac7b7a0_0 .net *"_ivl_4", 3 0, L_0x9face8aa0;  1 drivers
L_0x9fa8783b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9fac7b840_0 .net *"_ivl_7", 0 0, L_0x9fa8783b8;  1 drivers
v0x9fac7b8e0_0 .net "bm0", 1 0, L_0x9fac1bb80;  alias, 1 drivers
v0x9fac7b980_0 .net "bm1", 1 0, L_0x9fac1bbf0;  alias, 1 drivers
v0x9fac7ba20_0 .net "metric0", 3 0, L_0x9fb0b8000;  1 drivers
v0x9fac7bac0_0 .net "metric1", 3 0, L_0x9fb0b90e0;  1 drivers
v0x9fac7bb60_0 .net "pm0", 3 0, v0x9facdd900_0;  alias, 1 drivers
v0x9fac7bc00_0 .net "pm1", 3 0, v0x9facdd9a0_0;  alias, 1 drivers
v0x9fac7bca0_0 .net "pm_out", 3 0, L_0x9face8d20;  alias, 1 drivers
v0x9fac7bd40_0 .net "surv", 0 0, L_0x9face8c80;  alias, 1 drivers
L_0x9face8a00 .concat [ 2 1 0 0], L_0x9fac1bb80, L_0x9fa878370;
L_0x9face8aa0 .concat [ 3 1 0 0], L_0x9face8a00, L_0x9fa8783b8;
L_0x9fb0b8000 .arith/sum 4, v0x9facdd900_0, L_0x9face8aa0;
L_0x9face8b40 .concat [ 2 1 0 0], L_0x9fac1bbf0, L_0x9fa878400;
L_0x9face8be0 .concat [ 3 1 0 0], L_0x9face8b40, L_0x9fa878448;
L_0x9fb0b90e0 .arith/sum 4, v0x9facdd9a0_0, L_0x9face8be0;
L_0x9face8c80 .cmp/gt 4, L_0x9fb0b8000, L_0x9fb0b90e0;
L_0x9face8d20 .functor MUXZ 4, L_0x9fb0b8000, L_0x9fb0b90e0, L_0x9face8c80, C4<>;
S_0x103503ff0 .scope module, "branch_metric_hd" "branch_metric" 4 235, 6 3 0, S_0x103510810;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "rx_sym";
    .port_info 1 /INPUT 2 "exp_sym0";
    .port_info 2 /INPUT 2 "exp_sym1";
    .port_info 3 /OUTPUT 2 "bm0";
    .port_info 4 /OUTPUT 2 "bm1";
P_0x9fac8fb00 .param/l "Wb" 0 6 4, +C4<00000000000000000000000000000010>;
L_0x9fac1bb80 .functor BUFZ 2, L_0x9fb0b99a0, C4<00>, C4<00>, C4<00>;
L_0x9fac1bbf0 .functor BUFZ 2, L_0x9fb0b9a40, C4<00>, C4<00>, C4<00>;
v0x9facdcaa0_0 .net "bm0", 1 0, L_0x9fac1bb80;  alias, 1 drivers
v0x9facdcb40_0 .net "bm0_raw", 1 0, L_0x9fb0b99a0;  1 drivers
v0x9facdcbe0_0 .net "bm1", 1 0, L_0x9fac1bbf0;  alias, 1 drivers
v0x9facdcc80_0 .net "bm1_raw", 1 0, L_0x9fb0b9a40;  1 drivers
v0x9facdcd20_0 .net "exp_sym0", 1 0, v0x9facdcfa0_0;  alias, 1 drivers
v0x9facdcdc0_0 .net "exp_sym1", 1 0, v0x9facdd220_0;  alias, 1 drivers
v0x9facdce60_0 .net "rx_sym", 1 0, v0x9face48c0_0;  1 drivers
S_0x103504170 .scope module, "ham0" "ham2" 6 16, 7 1 0, S_0x103503ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x9fb0582a0 .functor XOR 2, v0x9face48c0_0, v0x9facdcfa0_0, C4<00>, C4<00>;
v0x9fac7bde0_0 .net *"_ivl_11", 0 0, L_0x9face8640;  1 drivers
v0x9fac7be80_0 .net *"_ivl_12", 1 0, L_0x9face86e0;  1 drivers
L_0x9fa878250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9fac7bf20_0 .net/2u *"_ivl_2", 0 0, L_0x9fa878250;  1 drivers
v0x9facdc000_0 .net *"_ivl_5", 0 0, L_0x9face8500;  1 drivers
v0x9facdc0a0_0 .net *"_ivl_6", 1 0, L_0x9face85a0;  1 drivers
L_0x9fa878298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9facdc140_0 .net/2u *"_ivl_8", 0 0, L_0x9fa878298;  1 drivers
v0x9facdc1e0_0 .net "a", 1 0, v0x9face48c0_0;  alias, 1 drivers
v0x9facdc280_0 .net "b", 1 0, v0x9facdcfa0_0;  alias, 1 drivers
v0x9facdc320_0 .net "c", 1 0, L_0x9fb0b99a0;  alias, 1 drivers
v0x9facdc3c0_0 .net "x", 1 0, L_0x9fb0582a0;  1 drivers
L_0x9face8500 .part L_0x9fb0582a0, 1, 1;
L_0x9face85a0 .concat [ 1 1 0 0], L_0x9face8500, L_0x9fa878250;
L_0x9face8640 .part L_0x9fb0582a0, 0, 1;
L_0x9face86e0 .concat [ 1 1 0 0], L_0x9face8640, L_0x9fa878298;
L_0x9fb0b99a0 .arith/sum 2, L_0x9face85a0, L_0x9face86e0;
S_0x103510180 .scope module, "ham1" "ham2" 6 22, 7 1 0, S_0x103503ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x9fb058310 .functor XOR 2, v0x9face48c0_0, v0x9facdd220_0, C4<00>, C4<00>;
v0x9facdc460_0 .net *"_ivl_11", 0 0, L_0x9face88c0;  1 drivers
v0x9facdc500_0 .net *"_ivl_12", 1 0, L_0x9face8960;  1 drivers
L_0x9fa8782e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9facdc5a0_0 .net/2u *"_ivl_2", 0 0, L_0x9fa8782e0;  1 drivers
v0x9facdc640_0 .net *"_ivl_5", 0 0, L_0x9face8780;  1 drivers
v0x9facdc6e0_0 .net *"_ivl_6", 1 0, L_0x9face8820;  1 drivers
L_0x9fa878328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9facdc780_0 .net/2u *"_ivl_8", 0 0, L_0x9fa878328;  1 drivers
v0x9facdc820_0 .net "a", 1 0, v0x9face48c0_0;  alias, 1 drivers
v0x9facdc8c0_0 .net "b", 1 0, v0x9facdd220_0;  alias, 1 drivers
v0x9facdc960_0 .net "c", 1 0, L_0x9fb0b9a40;  alias, 1 drivers
v0x9facdca00_0 .net "x", 1 0, L_0x9fb058310;  1 drivers
L_0x9face8780 .part L_0x9fb058310, 1, 1;
L_0x9face8820 .concat [ 1 1 0 0], L_0x9face8780, L_0x9fa8782e0;
L_0x9face88c0 .part L_0x9fb058310, 0, 1;
L_0x9face8960 .concat [ 1 1 0 0], L_0x9face88c0, L_0x9fa878328;
L_0x9fb0b9a40 .arith/sum 2, L_0x9face8820, L_0x9face8960;
S_0x103510300 .scope module, "expect0" "expected_bits" 4 217, 8 16 0, S_0x103510810;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x10350f530 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x10350f570 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x10350f5b0 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x10350f5f0 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x10350f630 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x10350f670 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0x9facdcf00_0 .net "b", 0 0, L_0x9face8460;  alias, 1 drivers
v0x9facdcfa0_0 .var "expected", 1 0;
v0x9facdd040_0 .net "pred", 1 0, L_0x9fac1bb10;  alias, 1 drivers
v0x9facdd0e0_0 .var "reg_vec", 2 0;
E_0x9facd5780 .event anyedge, v0x9facdd040_0, v0x9facdcf00_0, v0x9facdd0e0_0;
S_0x10350f6b0 .scope module, "expect1" "expected_bits" 4 227, 8 16 0, S_0x103510810;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x10350dbc0 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x10350dc00 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x10350dc40 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x10350dc80 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x10350dcc0 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x10350dd00 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0x9facdd180_0 .net "b", 0 0, L_0x9face8460;  alias, 1 drivers
v0x9facdd220_0 .var "expected", 1 0;
v0x9facdd2c0_0 .net "pred", 1 0, L_0x9fb058230;  alias, 1 drivers
v0x9facdd360_0 .var "reg_vec", 2 0;
E_0x9facd57c0 .event anyedge, v0x9facdd2c0_0, v0x9facdcf00_0, v0x9facdd360_0;
S_0x9fb0e4000 .scope module, "pm_buffer" "pm_bank" 4 258, 9 1 0, S_0x103510810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init_frame";
    .port_info 3 /INPUT 2 "rd_idx0";
    .port_info 4 /INPUT 2 "rd_idx1";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 2 "wr_idx";
    .port_info 7 /INPUT 4 "wr_pm";
    .port_info 8 /INPUT 1 "swap_banks";
    .port_info 9 /OUTPUT 4 "rd_pm0";
    .port_info 10 /OUTPUT 4 "rd_pm1";
    .port_info 11 /OUTPUT 1 "prev_A";
P_0x10351e8f0 .param/l "K" 0 9 2, +C4<00000000000000000000000000000011>;
P_0x10351e930 .param/l "M" 0 9 3, +C4<000000000000000000000000000000010>;
P_0x10351e970 .param/l "S" 0 9 4, +C4<0000000000000000000000000000000100>;
P_0x10351e9b0 .param/l "Wm" 0 9 5, +C4<00000000000000000000000000000100>;
v0x9facdd400 .array "bank0", 3 0, 3 0;
v0x9facdd4a0 .array "bank1", 3 0, 3 0;
v0x9facdd540_0 .net "clk", 0 0, v0x9face77a0_0;  alias, 1 drivers
v0x9facdd5e0_0 .var/i "i", 31 0;
v0x9facdd680_0 .net "init_frame", 0 0, v0x9face4140_0;  1 drivers
v0x9facdd720_0 .var "prev_A", 0 0;
v0x9facdd7c0_0 .net "rd_idx0", 1 0, L_0x9fac1bb10;  alias, 1 drivers
v0x9facdd860_0 .net "rd_idx1", 1 0, L_0x9fb058230;  alias, 1 drivers
v0x9facdd900_0 .var "rd_pm0", 3 0;
v0x9facdd9a0_0 .var "rd_pm1", 3 0;
v0x9facdda40_0 .net "rst", 0 0, v0x9face7ac0_0;  alias, 1 drivers
v0x9facddae0_0 .net "swap_banks", 0 0, L_0x9face8280;  alias, 1 drivers
v0x9facddb80_0 .net "wr_en", 0 0, L_0x9face8140;  alias, 1 drivers
v0x9facddc20_0 .net "wr_idx", 1 0, v0x9face5040_0;  1 drivers
v0x9facddcc0_0 .net "wr_pm", 3 0, L_0x9face8d20;  alias, 1 drivers
v0x9facdd400_0 .array/port v0x9facdd400, 0;
v0x9facdd400_1 .array/port v0x9facdd400, 1;
E_0x9facd5800/0 .event anyedge, v0x9facdd720_0, v0x9facdd040_0, v0x9facdd400_0, v0x9facdd400_1;
v0x9facdd400_2 .array/port v0x9facdd400, 2;
v0x9facdd400_3 .array/port v0x9facdd400, 3;
v0x9facdd4a0_0 .array/port v0x9facdd4a0, 0;
E_0x9facd5800/1 .event anyedge, v0x9facdd400_2, v0x9facdd400_3, v0x9facdd2c0_0, v0x9facdd4a0_0;
v0x9facdd4a0_1 .array/port v0x9facdd4a0, 1;
v0x9facdd4a0_2 .array/port v0x9facdd4a0, 2;
v0x9facdd4a0_3 .array/port v0x9facdd4a0, 3;
E_0x9facd5800/2 .event anyedge, v0x9facdd4a0_1, v0x9facdd4a0_2, v0x9facdd4a0_3;
E_0x9facd5800 .event/or E_0x9facd5800/0, E_0x9facd5800/1, E_0x9facd5800/2;
S_0x9fb0e4180 .scope module, "surv_mem" "survivor_mem" 4 277, 10 1 0, S_0x103510810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 4 "surv_row";
    .port_info 4 /OUTPUT 3 "wr_ptr";
    .port_info 5 /INPUT 2 "rd_state";
    .port_info 6 /INPUT 3 "rd_time";
    .port_info 7 /OUTPUT 1 "surv_bit";
P_0x9fb0bcdc0 .param/l "D" 0 10 6, +C4<00000000000000000000000000001000>;
P_0x9fb0bce00 .param/l "K" 0 10 2, +C4<00000000000000000000000000000011>;
P_0x9fb0bce40 .param/l "M" 0 10 3, +C4<000000000000000000000000000000010>;
P_0x9fb0bce80 .param/l "S" 0 10 4, +C4<0000000000000000000000000000000100>;
P_0x9fb0bcec0 .param/l "Wm" 0 10 5, +C4<00000000000000000000000000000100>;
v0x9facddd60_0 .net *"_ivl_0", 3 0, L_0x9fb06ca00;  1 drivers
v0x9facdde00_0 .net *"_ivl_2", 4 0, L_0x9face8dc0;  1 drivers
L_0x9fa878490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x9facddea0_0 .net *"_ivl_5", 1 0, L_0x9fa878490;  1 drivers
v0x9facddf40_0 .net "clk", 0 0, v0x9face77a0_0;  alias, 1 drivers
v0x9facddfe0_0 .var/i "i", 31 0;
v0x9facde080 .array "mem", 7 0, 3 0;
v0x9facde120_0 .net "rd_state", 1 0, v0x9facded00_0;  alias, 1 drivers
v0x9facde1c0_0 .net "rd_time", 2 0, v0x9facdeee0_0;  alias, 1 drivers
v0x9facde260_0 .net "rst", 0 0, v0x9face7ac0_0;  alias, 1 drivers
v0x9facde300_0 .net "surv_bit", 0 0, L_0x9face8e60;  alias, 1 drivers
v0x9facde3a0_0 .net "surv_row", 3 0, v0x9face4d20_0;  1 drivers
v0x9facde440_0 .net "wr_en", 0 0, L_0x9face81e0;  alias, 1 drivers
v0x9facde4e0_0 .var "wr_ptr", 2 0;
L_0x9fb06ca00 .array/port v0x9facde080, L_0x9face8dc0;
L_0x9face8dc0 .concat [ 3 2 0 0], v0x9facdeee0_0, L_0x9fa878490;
L_0x9face8e60 .part/v L_0x9fb06ca00, v0x9facded00_0, 1;
S_0x9fb0e4300 .scope module, "tb_core" "traceback" 4 293, 11 1 0, S_0x103510810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "wr_ptr";
    .port_info 3 /INPUT 2 "s_end";
    .port_info 4 /INPUT 1 "force_state0";
    .port_info 5 /OUTPUT 3 "tb_time";
    .port_info 6 /OUTPUT 2 "tb_state";
    .port_info 7 /INPUT 1 "tb_surv_bit";
    .port_info 8 /OUTPUT 1 "dec_bit_valid";
    .port_info 9 /OUTPUT 1 "dec_bit";
P_0x10351b170 .param/l "D" 0 11 4, +C4<00000000000000000000000000001000>;
P_0x10351b1b0 .param/l "K" 0 11 2, +C4<00000000000000000000000000000011>;
P_0x10351b1f0 .param/l "M" 0 11 3, +C4<000000000000000000000000000000010>;
L_0x9fb058380 .functor AND 1, L_0x9face8fa0, L_0x9fb081360, C4<1>, C4<1>;
v0x9facde580_0 .net *"_ivl_0", 0 0, L_0x9face8fa0;  1 drivers
v0x9facde620_0 .net *"_ivl_3", 0 0, L_0x9fb081360;  1 drivers
v0x9facde6c0_0 .net "clk", 0 0, v0x9face77a0_0;  alias, 1 drivers
v0x9facde760_0 .var "current_state", 1 0;
v0x9facde800_0 .var "dec_bit", 0 0;
v0x9facde8a0_0 .var "dec_bit_valid", 0 0;
v0x9facde940_0 .net "force_state0", 0 0, v0x9face7a20_0;  alias, 1 drivers
v0x9facde9e0_0 .var "pending_start", 0 0;
v0x9facdea80_0 .net "rst", 0 0, v0x9face7ac0_0;  alias, 1 drivers
v0x9facdeb20_0 .net "s_end", 1 0, L_0x9face8f00;  alias, 1 drivers
v0x9facdebc0_0 .var "streaming_mode", 0 0;
v0x9facdec60_0 .var "tb_active", 0 0;
v0x9facded00_0 .var "tb_state", 1 0;
v0x9facdeda0_0 .var "tb_step", 2 0;
v0x9facdee40_0 .net "tb_surv_bit", 0 0, L_0x9face8e60;  alias, 1 drivers
v0x9facdeee0_0 .var "tb_time", 2 0;
v0x9facdef80_0 .var "warmup_count", 2 0;
v0x9facdf020_0 .net "wr_ptr", 2 0, v0x9facde4e0_0;  alias, 1 drivers
v0x9facdf0c0_0 .net "wr_ptr_advanced", 0 0, L_0x9fb058380;  1 drivers
v0x9facdf160_0 .var "wr_ptr_prev", 2 0;
L_0x9face8fa0 .cmp/ne 3, v0x9facde4e0_0, v0x9facdf160_0;
L_0x9fb081360 .reduce/nor v0x9face7ac0_0;
S_0x9fb0e4480 .scope task, "encode_bit" "encode_bit" 3 74, 3 74 0, S_0x10351f7f0;
 .timescale -9 -12;
v0x9face5400_0 .var "in_bit", 0 0;
v0x9face54a0_0 .var "sr", 2 0;
v0x9face5540_0 .var "state_in", 1 0;
v0x9face55e0_0 .var "state_out", 1 0;
v0x9face5680_0 .var "y0", 0 0;
v0x9face5720_0 .var "y1", 0 0;
TD_tb_viterbi_levels.encode_bit ;
    %load/vec4 v0x9face5540_0;
    %load/vec4 v0x9face5400_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9face54a0_0, 0, 3;
    %load/vec4 v0x9face54a0_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %store/vec4 v0x9face5680_0, 0, 1;
    %load/vec4 v0x9face54a0_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %store/vec4 v0x9face5720_0, 0, 1;
    %load/vec4 v0x9face5540_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x9face5400_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9face55e0_0, 0, 2;
    %end;
S_0x9fb0e4600 .scope task, "end_test" "end_test" 3 264, 3 264 0, S_0x10351f7f0;
 .timescale -9 -12;
TD_tb_viterbi_levels.end_test ;
    %load/vec4 v0x9face7de0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v0x9face7d40_0;
    %subi 1, 0, 32;
    %vpi_call/w 3 267 "$display", "\342\234\223 Test %0d PASS", S<0,vec4,s32> {1 0 0};
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x9face7d40_0;
    %subi 1, 0, 32;
    %vpi_call/w 3 269 "$display", "\342\234\227 Test %0d FAIL", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7700_0, 0, 32;
T_3.15 ;
    %end;
S_0x9fb0e4780 .scope task, "level0_noiseless" "level0_noiseless" 3 278, 3 278 0, S_0x10351f7f0;
 .timescale -9 -12;
v0x9face57c0_0 .var/i "L", 31 0;
v0x9face5860_0 .var "dec_bits", 0 1023;
v0x9face5900_0 .var/i "dec_count", 31 0;
v0x9face59a0_0 .var/i "err_count", 31 0;
v0x9face5a40_0 .var/i "frame", 31 0;
v0x9face5ae0_0 .var/i "i", 31 0;
v0x9face5b80_0 .var "info_bits", 0 1023;
v0x9face5c20_0 .var/i "seed", 31 0;
TD_tb_viterbi_levels.level0_noiseless ;
    %vpi_call/w 3 287 "$display", "\012========================================================" {0 0 0};
    %vpi_call/w 3 288 "$display", "LEVEL 0: Noiseless Loopback (Sanity)" {0 0 0};
    %vpi_call/w 3 289 "$display", "========================================================" {0 0 0};
    %vpi_call/w 3 290 "$display", "Goal: Plumbing + latency alignment" {0 0 0};
    %vpi_call/w 3 291 "$display", "Frames: 10 random (L=64 each)" {0 0 0};
    %vpi_call/w 3 292 "$display", "Drop first D=%0d bits, verify rest", P_0x10351e670 {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x9face57c0_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x9face5c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face5a40_0, 0, 32;
T_4.16 ;
    %load/vec4 v0x9face5a40_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.17, 5;
    %vpi_func/s 3 300 "$sformatf", "Noiseless frame %0d", v0x9face5a40_0 {0 0 0};
    %store/str v0x9face7660_0;
    %fork TD_tb_viterbi_levels.start_test, S_0x9fb0e5200;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face5ae0_0, 0, 32;
T_4.18 ;
    %load/vec4 v0x9face5ae0_0;
    %load/vec4 v0x9face57c0_0;
    %cmp/s;
    %jmp/0xz T_4.19, 5;
    %vpi_func 3 304 "$random" 32, v0x9face5c20_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5ae0_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face5b80_0, 4, 1;
    %load/vec4 v0x9face5ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face5ae0_0, 0, 32;
    %jmp T_4.18;
T_4.19 ;
    %fork TD_tb_viterbi_levels.reset_dut, S_0x9fb0e4d80;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9face7a20_0, 0, 1;
    %load/vec4 v0x9face5b80_0;
    %store/vec4 v0x9face7200_0, 0, 1024;
    %load/vec4 v0x9face57c0_0;
    %store/vec4 v0x9face6ee0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x9face72a0_0, 0, 32;
    %fork TD_tb_viterbi_levels.send_and_decode_frame, S_0x9fb0e4f00;
    %join;
    %load/vec4 v0x9face6f80_0;
    %store/vec4 v0x9face5860_0, 0, 1024;
    %load/vec4 v0x9face7020_0;
    %store/vec4 v0x9face5900_0, 0, 32;
    %load/vec4 v0x9face5900_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %vpi_call/w 3 316 "$display", "  \342\234\227 No bits received!" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7de0_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x9face5900_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.22, 5;
    %vpi_call/w 3 322 "$display", "  ! Only got %0d bits, need > D=%0d for valid comparison", v0x9face5900_0, P_0x10351e670 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7de0_0, 0, 32;
    %jmp T_4.23;
T_4.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face59a0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x9face5ae0_0, 0, 32;
T_4.24 ;
    %load/vec4 v0x9face5ae0_0;
    %load/vec4 v0x9face5900_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_4.26, 5;
    %load/vec4 v0x9face5ae0_0;
    %load/vec4 v0x9face57c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_4.26;
    %flag_set/vec4 8;
    %jmp/0xz T_4.25, 8;
    %load/vec4 v0x9face5860_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5ae0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0x9face5b80_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5ae0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %cmp/ne;
    %jmp/0xz  T_4.27, 6;
    %load/vec4 v0x9face59a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face59a0_0, 0, 32;
    %load/vec4 v0x9face59a0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.29, 5;
    %load/vec4 v0x9face5860_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5ae0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0x9face5b80_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5ae0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call/w 3 330 "$display", "    Decoded bit %0d: got %b, expected %b", v0x9face5ae0_0, S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
T_4.29 ;
T_4.27 ;
    %load/vec4 v0x9face5ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face5ae0_0, 0, 32;
    %jmp T_4.24;
T_4.25 ;
    %load/vec4 v0x9face59a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.31, 5;
    %load/vec4 v0x9face5900_0;
    %subi 8, 0, 32;
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x9face59a0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x9face5900_0;
    %subi 8, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 337 "$display", "  \342\234\227 %0d errors in %0d bits (%.2f%%)", v0x9face59a0_0, S<0,vec4,s32>, W<0,r> {1 1 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7de0_0, 0, 32;
    %jmp T_4.32;
T_4.31 ;
    %load/vec4 v0x9face5900_0;
    %subi 8, 0, 32;
    %vpi_call/w 3 341 "$display", "  \342\234\223 All %0d bits correct (skipped first D=%0d bits)", S<0,vec4,s32>, P_0x10351e670 {1 0 0};
T_4.32 ;
    %load/vec4 v0x9face7980_0;
    %load/vec4 v0x9face59a0_0;
    %add;
    %store/vec4 v0x9face7980_0, 0, 32;
    %load/vec4 v0x9face7e80_0;
    %load/vec4 v0x9face5900_0;
    %subi 8, 0, 32;
    %add;
    %store/vec4 v0x9face7e80_0, 0, 32;
T_4.23 ;
T_4.21 ;
    %fork TD_tb_viterbi_levels.end_test, S_0x9fb0e4600;
    %join;
    %load/vec4 v0x9face5a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face5a40_0, 0, 32;
    %jmp T_4.16;
T_4.17 ;
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x9face7980_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x9face7e80_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 353 "$display", "\012Level 0 Summary: %0d errors / %0d bits (%.4f%%)", v0x9face7980_0, v0x9face7e80_0, W<0,r> {0 1 0};
    %end;
S_0x9fb0e4900 .scope task, "level1a_tail_modes" "level1a_tail_modes" 3 361, 3 361 0, S_0x10351f7f0;
 .timescale -9 -12;
v0x9face5cc0_0 .var/i "L", 31 0;
v0x9face5d60_0 .var "dec_bits", 0 1023;
v0x9face5e00_0 .var/i "dec_count", 31 0;
v0x9face5ea0_0 .var "enc_state", 1 0;
v0x9face5f40_0 .var/i "err_count", 31 0;
v0x9face5fe0_0 .var/i "i", 31 0;
v0x9face6080_0 .var "info_bits", 0 1023;
v0x9face6120_0 .var "y0", 0 0;
v0x9face61c0_0 .var "y1", 0 0;
TD_tb_viterbi_levels.level1a_tail_modes ;
    %vpi_call/w 3 369 "$display", "\012========================================================" {0 0 0};
    %vpi_call/w 3 370 "$display", "LEVEL 1A: Tail-Terminated vs Free-Running" {0 0 0};
    %vpi_call/w 3 371 "$display", "========================================================" {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x9face5cc0_0, 0, 32;
    %pushi/str "Tail-terminated (force_state0=1)";
    %store/str v0x9face7660_0;
    %fork TD_tb_viterbi_levels.start_test, S_0x9fb0e5200;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face5fe0_0, 0, 32;
T_5.33 ;
    %load/vec4 v0x9face5fe0_0;
    %load/vec4 v0x9face5cc0_0;
    %cmp/s;
    %jmp/0xz T_5.34, 5;
    %load/vec4 v0x9face5fe0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5fe0_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face6080_0, 4, 1;
    %load/vec4 v0x9face5fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face5fe0_0, 0, 32;
    %jmp T_5.33;
T_5.34 ;
    %fork TD_tb_viterbi_levels.reset_dut, S_0x9fb0e4d80;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9face7a20_0, 0, 1;
    %load/vec4 v0x9face6080_0;
    %store/vec4 v0x9face7200_0, 0, 1024;
    %load/vec4 v0x9face5cc0_0;
    %store/vec4 v0x9face6ee0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x9face72a0_0, 0, 32;
    %fork TD_tb_viterbi_levels.send_and_decode_frame, S_0x9fb0e4f00;
    %join;
    %load/vec4 v0x9face6f80_0;
    %store/vec4 v0x9face5d60_0, 0, 1024;
    %load/vec4 v0x9face7020_0;
    %store/vec4 v0x9face5e00_0, 0, 32;
    %load/vec4 v0x9face5cc0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %vpi_call/w 3 391 "$display", "  Got %0d bits from %0d symbols", v0x9face5e00_0, S<0,vec4,s33> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face5f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face5fe0_0, 0, 32;
T_5.35 ;
    %load/vec4 v0x9face5fe0_0;
    %load/vec4 v0x9face5e00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_5.37, 5;
    %load/vec4 v0x9face5fe0_0;
    %muli 2, 0, 32;
    %load/vec4 v0x9face5cc0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_5.37;
    %flag_set/vec4 8;
    %jmp/0xz T_5.36, 8;
    %load/vec4 v0x9face5d60_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5fe0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0x9face6080_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5fe0_0;
    %muli 2, 0, 32;
    %pad/s 34;
    %sub;
    %part/s 1;
    %cmp/ne;
    %jmp/0xz  T_5.38, 6;
    %load/vec4 v0x9face5f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face5f40_0, 0, 32;
    %load/vec4 v0x9face5f40_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.40, 5;
    %load/vec4 v0x9face5d60_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5fe0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0x9face6080_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5fe0_0;
    %muli 2, 0, 32;
    %pad/s 34;
    %sub;
    %part/s 1;
    %load/vec4 v0x9face5fe0_0;
    %muli 2, 0, 32;
    %vpi_call/w 3 399 "$display", "    Bit %0d: got %b, expected %b (input bit %0d)", v0x9face5fe0_0, S<2,vec4,u1>, S<1,vec4,u1>, S<0,vec4,s32> {3 0 0};
T_5.40 ;
T_5.38 ;
    %load/vec4 v0x9face5fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face5fe0_0, 0, 32;
    %jmp T_5.35;
T_5.36 ;
    %load/vec4 v0x9face5f40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.42, 4;
    %vpi_call/w 3 406 "$display", "  \342\234\223 Perfect match with tail termination (%0d bits)", v0x9face5e00_0 {0 0 0};
    %jmp T_5.43;
T_5.42 ;
    %vpi_call/w 3 408 "$display", "  \342\234\227 %0d errors (tail termination should be perfect)", v0x9face5f40_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7de0_0, 0, 32;
T_5.43 ;
    %fork TD_tb_viterbi_levels.end_test, S_0x9fb0e4600;
    %join;
    %pushi/str "Free-running (force_state0=0)";
    %store/str v0x9face7660_0;
    %fork TD_tb_viterbi_levels.start_test, S_0x9fb0e5200;
    %join;
    %fork TD_tb_viterbi_levels.reset_dut, S_0x9fb0e4d80;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9face7a20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9face5ea0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face5e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face5fe0_0, 0, 32;
T_5.44 ;
    %load/vec4 v0x9face5fe0_0;
    %load/vec4 v0x9face5cc0_0;
    %cmp/s;
    %jmp/0xz T_5.45, 5;
    %load/vec4 v0x9face6080_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5fe0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0x9face5400_0, 0, 1;
    %load/vec4 v0x9face5ea0_0;
    %store/vec4 v0x9face5540_0, 0, 2;
    %fork TD_tb_viterbi_levels.encode_bit, S_0x9fb0e4480;
    %join;
    %load/vec4 v0x9face55e0_0;
    %store/vec4 v0x9face5ea0_0, 0, 2;
    %load/vec4 v0x9face5680_0;
    %store/vec4 v0x9face6120_0, 0, 1;
    %load/vec4 v0x9face5720_0;
    %store/vec4 v0x9face61c0_0, 0, 1;
    %load/vec4 v0x9face6120_0;
    %load/vec4 v0x9face61c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9face7520_0, 0, 2;
    %fork TD_tb_viterbi_levels.send_symbol, S_0x9fb0e5080;
    %join;
    %load/vec4 v0x9face78e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.46, 8;
    %load/vec4 v0x9face7840_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5e00_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face5d60_0, 4, 1;
    %load/vec4 v0x9face5e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face5e00_0, 0, 32;
T_5.46 ;
    %load/vec4 v0x9face5fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face5fe0_0, 0, 32;
    %jmp T_5.44;
T_5.45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face5fe0_0, 0, 32;
T_5.48 ;
    %load/vec4 v0x9face5fe0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_5.49, 5;
    %wait E_0x9facd5680;
    %load/vec4 v0x9face78e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.50, 8;
    %load/vec4 v0x9face7840_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face5e00_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face5d60_0, 4, 1;
    %load/vec4 v0x9face5e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face5e00_0, 0, 32;
T_5.50 ;
    %load/vec4 v0x9face5fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face5fe0_0, 0, 32;
    %jmp T_5.48;
T_5.49 ;
    %load/vec4 v0x9face5e00_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.52, 5;
    %load/vec4 v0x9face5d60_0;
    %load/vec4 v0x9face6080_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x9face5e00_0;
    %subi 8, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x9fac7b2a0_0, 0, 32;
    %store/vec4 v0x9fac7af80_0, 0, 32;
    %store/vec4 v0x9fac7b200_0, 0, 32;
    %store/vec4 v0x9fac7b0c0_0, 0, 1024;
    %store/vec4 v0x9fac7ae40_0, 0, 1024;
    %callf/vec4 TD_tb_viterbi_levels.compare_bits, S_0x103511020;
    %store/vec4 v0x9face5f40_0, 0, 32;
    %load/vec4 v0x9face5f40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.54, 4;
    %vpi_call/w 3 448 "$display", "  \342\234\223 Match in middle region (free-running OK)" {0 0 0};
    %jmp T_5.55;
T_5.54 ;
    %vpi_call/w 3 450 "$display", "  \342\234\227 %0d errors in middle region", v0x9face5f40_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7de0_0, 0, 32;
T_5.55 ;
    %jmp T_5.53;
T_5.52 ;
    %vpi_call/w 3 454 "$display", "  ! Too few bits to verify (%0d)", v0x9face5e00_0 {0 0 0};
T_5.53 ;
    %fork TD_tb_viterbi_levels.end_test, S_0x9fb0e4600;
    %join;
    %end;
S_0x9fb0e4a80 .scope task, "level1b_short_frames" "level1b_short_frames" 3 464, 3 464 0, S_0x10351f7f0;
 .timescale -9 -12;
v0x9face6260_0 .var/i "L", 31 0;
v0x9face6300_0 .var "dec_bits", 0 1023;
v0x9face63a0_0 .var/i "dec_count", 31 0;
v0x9face6440_0 .var/i "i", 31 0;
v0x9face64e0_0 .var "info_bits", 0 1023;
TD_tb_viterbi_levels.level1b_short_frames ;
    %vpi_call/w 3 470 "$display", "\012========================================================" {0 0 0};
    %vpi_call/w 3 471 "$display", "LEVEL 1B: Short Frames (L <= D)" {0 0 0};
    %vpi_call/w 3 472 "$display", "========================================================" {0 0 0};
    %vpi_call/w 3 473 "$display", "Verify decoded_bits_emitted == max(0, L-D)" {0 0 0};
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x9face6260_0, 0, 32;
    %vpi_func/s 3 477 "$sformatf", "Short frame L=%0d (< D=%0d)", v0x9face6260_0, P_0x10351e670 {0 0 0};
    %store/str v0x9face7660_0;
    %fork TD_tb_viterbi_levels.start_test, S_0x9fb0e5200;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face6440_0, 0, 32;
T_6.56 ;
    %load/vec4 v0x9face6440_0;
    %load/vec4 v0x9face6260_0;
    %cmp/s;
    %jmp/0xz T_6.57, 5;
    %load/vec4 v0x9face6440_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face6440_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face64e0_0, 4, 1;
    %load/vec4 v0x9face6440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face6440_0, 0, 32;
    %jmp T_6.56;
T_6.57 ;
    %fork TD_tb_viterbi_levels.reset_dut, S_0x9fb0e4d80;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9face7a20_0, 0, 1;
    %load/vec4 v0x9face64e0_0;
    %store/vec4 v0x9face7200_0, 0, 1024;
    %load/vec4 v0x9face6260_0;
    %store/vec4 v0x9face6ee0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x9face72a0_0, 0, 32;
    %fork TD_tb_viterbi_levels.send_and_decode_frame, S_0x9fb0e4f00;
    %join;
    %load/vec4 v0x9face6f80_0;
    %store/vec4 v0x9face6300_0, 0, 1024;
    %load/vec4 v0x9face7020_0;
    %store/vec4 v0x9face63a0_0, 0, 32;
    %load/vec4 v0x9face63a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.58, 4;
    %vpi_call/w 3 488 "$display", "  \342\234\223 No bits emitted for L < D" {0 0 0};
    %jmp T_6.59;
T_6.58 ;
    %vpi_call/w 3 490 "$display", "  \342\234\227 Expected 0 bits, got %0d", v0x9face63a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7de0_0, 0, 32;
T_6.59 ;
    %fork TD_tb_viterbi_levels.end_test, S_0x9fb0e4600;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x9face6260_0, 0, 32;
    %vpi_func/s 3 498 "$sformatf", "Frame L=%0d (== D)", v0x9face6260_0 {0 0 0};
    %store/str v0x9face7660_0;
    %fork TD_tb_viterbi_levels.start_test, S_0x9fb0e5200;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face6440_0, 0, 32;
T_6.60 ;
    %load/vec4 v0x9face6440_0;
    %load/vec4 v0x9face6260_0;
    %cmp/s;
    %jmp/0xz T_6.61, 5;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face6440_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face64e0_0, 4, 1;
    %load/vec4 v0x9face6440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face6440_0, 0, 32;
    %jmp T_6.60;
T_6.61 ;
    %fork TD_tb_viterbi_levels.reset_dut, S_0x9fb0e4d80;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9face7a20_0, 0, 1;
    %load/vec4 v0x9face64e0_0;
    %store/vec4 v0x9face7200_0, 0, 1024;
    %load/vec4 v0x9face6260_0;
    %store/vec4 v0x9face6ee0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x9face72a0_0, 0, 32;
    %fork TD_tb_viterbi_levels.send_and_decode_frame, S_0x9fb0e4f00;
    %join;
    %load/vec4 v0x9face6f80_0;
    %store/vec4 v0x9face6300_0, 0, 1024;
    %load/vec4 v0x9face7020_0;
    %store/vec4 v0x9face63a0_0, 0, 32;
    %load/vec4 v0x9face63a0_0;
    %pad/s 33;
    %cmpi/e 2, 0, 33;
    %jmp/0xz  T_6.62, 4;
    %vpi_call/w 3 509 "$display", "  \342\234\223 Got %0d bits (just the tail)", v0x9face63a0_0 {0 0 0};
    %jmp T_6.63;
T_6.62 ;
    %vpi_call/w 3 511 "$display", "  \342\234\227 Expected %0d bits, got %0d", P_0x10351e770, v0x9face63a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7de0_0, 0, 32;
T_6.63 ;
    %fork TD_tb_viterbi_levels.end_test, S_0x9fb0e4600;
    %join;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x9face6260_0, 0, 32;
    %vpi_func/s 3 519 "$sformatf", "Frame L=%0d (D+1)", v0x9face6260_0 {0 0 0};
    %store/str v0x9face7660_0;
    %fork TD_tb_viterbi_levels.start_test, S_0x9fb0e5200;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face6440_0, 0, 32;
T_6.64 ;
    %load/vec4 v0x9face6440_0;
    %load/vec4 v0x9face6260_0;
    %cmp/s;
    %jmp/0xz T_6.65, 5;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face6440_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face64e0_0, 4, 1;
    %load/vec4 v0x9face6440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face6440_0, 0, 32;
    %jmp T_6.64;
T_6.65 ;
    %fork TD_tb_viterbi_levels.reset_dut, S_0x9fb0e4d80;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9face7a20_0, 0, 1;
    %load/vec4 v0x9face64e0_0;
    %store/vec4 v0x9face7200_0, 0, 1024;
    %load/vec4 v0x9face6260_0;
    %store/vec4 v0x9face6ee0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x9face72a0_0, 0, 32;
    %fork TD_tb_viterbi_levels.send_and_decode_frame, S_0x9fb0e4f00;
    %join;
    %load/vec4 v0x9face6f80_0;
    %store/vec4 v0x9face6300_0, 0, 1024;
    %load/vec4 v0x9face7020_0;
    %store/vec4 v0x9face63a0_0, 0, 32;
    %load/vec4 v0x9face63a0_0;
    %pad/s 33;
    %cmpi/e 3, 0, 33;
    %jmp/0xz  T_6.66, 4;
    %vpi_call/w 3 530 "$display", "  \342\234\223 Got %0d bits (1 info + tail)", v0x9face63a0_0 {0 0 0};
    %jmp T_6.67;
T_6.66 ;
    %vpi_call/w 3 532 "$display", "  \342\234\227 Expected %0d bits, got %0d", 33'sb000000000000000000000000000000011, v0x9face63a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7de0_0, 0, 32;
T_6.67 ;
    %fork TD_tb_viterbi_levels.end_test, S_0x9fb0e4600;
    %join;
    %end;
S_0x9fb0e4c00 .scope task, "level2_single_error" "level2_single_error" 3 543, 3 543 0, S_0x10351f7f0;
 .timescale -9 -12;
v0x9face6580_0 .var/i "L", 31 0;
v0x9face6620_0 .var "dec_bits", 0 1023;
v0x9face66c0_0 .var/i "dec_count", 31 0;
v0x9face6760_0 .var "enc_state", 1 0;
v0x9face6800_0 .var/i "err_count", 31 0;
v0x9face68a0_0 .var/i "failed_frames", 31 0;
v0x9face6940_0 .var/i "frame", 31 0;
v0x9face69e0_0 .var/i "i", 31 0;
v0x9face6a80_0 .var "info_bits", 0 1023;
v0x9face6b20_0 .var/i "seed", 31 0;
v0x9face6bc0_0 .var/i "stream_sel", 31 0;
v0x9face6c60_0 .var/i "t", 31 0;
v0x9face6d00_0 .var/i "total_frames", 31 0;
v0x9face6da0_0 .var "y0", 0 0;
v0x9face6e40_0 .var "y1", 0 0;
TD_tb_viterbi_levels.level2_single_error ;
    %vpi_call/w 3 554 "$display", "\012========================================================" {0 0 0};
    %vpi_call/w 3 555 "$display", "LEVEL 2: Single-Error Correction (Hard Decision)" {0 0 0};
    %vpi_call/w 3 556 "$display", "========================================================" {0 0 0};
    %vpi_call/w 3 557 "$display", "Flip exactly one coded bit per frame, sweep position" {0 0 0};
    %vpi_call/w 3 558 "$display", "Expect: 0 decoded errors for moderate t (away from edges)" {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x9face6580_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x9face6b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face6d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face68a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face6940_0, 0, 32;
T_7.68 ;
    %load/vec4 v0x9face6940_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_7.69, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face69e0_0, 0, 32;
T_7.70 ;
    %load/vec4 v0x9face69e0_0;
    %load/vec4 v0x9face6580_0;
    %cmp/s;
    %jmp/0xz T_7.71, 5;
    %vpi_func 3 569 "$random" 32, v0x9face6b20_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face69e0_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face6a80_0, 4, 1;
    %load/vec4 v0x9face69e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face69e0_0, 0, 32;
    %jmp T_7.70;
T_7.71 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x9face6c60_0, 0, 32;
T_7.72 ;
    %load/vec4 v0x9face6c60_0;
    %load/vec4 v0x9face6580_0;
    %cmp/s;
    %jmp/0xz T_7.73, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face6bc0_0, 0, 32;
T_7.74 ;
    %load/vec4 v0x9face6bc0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.75, 5;
    %load/vec4 v0x9face6d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face6d00_0, 0, 32;
    %fork TD_tb_viterbi_levels.reset_dut, S_0x9fb0e4d80;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9face7a20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9face6760_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face66c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face69e0_0, 0, 32;
T_7.76 ;
    %load/vec4 v0x9face69e0_0;
    %pad/s 33;
    %load/vec4 v0x9face6580_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %cmp/s;
    %jmp/0xz T_7.77, 5;
    %load/vec4 v0x9face69e0_0;
    %load/vec4 v0x9face6580_0;
    %cmp/s;
    %jmp/0xz  T_7.78, 5;
    %load/vec4 v0x9face6a80_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face69e0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0x9face5400_0, 0, 1;
    %load/vec4 v0x9face6760_0;
    %store/vec4 v0x9face5540_0, 0, 2;
    %fork TD_tb_viterbi_levels.encode_bit, S_0x9fb0e4480;
    %join;
    %load/vec4 v0x9face55e0_0;
    %store/vec4 v0x9face6760_0, 0, 2;
    %load/vec4 v0x9face5680_0;
    %store/vec4 v0x9face6da0_0, 0, 1;
    %load/vec4 v0x9face5720_0;
    %store/vec4 v0x9face6e40_0, 0, 1;
    %jmp T_7.79;
T_7.78 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9face5400_0, 0, 1;
    %load/vec4 v0x9face6760_0;
    %store/vec4 v0x9face5540_0, 0, 2;
    %fork TD_tb_viterbi_levels.encode_bit, S_0x9fb0e4480;
    %join;
    %load/vec4 v0x9face55e0_0;
    %store/vec4 v0x9face6760_0, 0, 2;
    %load/vec4 v0x9face5680_0;
    %store/vec4 v0x9face6da0_0, 0, 1;
    %load/vec4 v0x9face5720_0;
    %store/vec4 v0x9face6e40_0, 0, 1;
T_7.79 ;
    %load/vec4 v0x9face69e0_0;
    %load/vec4 v0x9face6c60_0;
    %cmp/e;
    %jmp/0xz  T_7.80, 4;
    %load/vec4 v0x9face6bc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.82, 4;
    %load/vec4 v0x9face6da0_0;
    %inv;
    %store/vec4 v0x9face6da0_0, 0, 1;
    %jmp T_7.83;
T_7.82 ;
    %load/vec4 v0x9face6e40_0;
    %inv;
    %store/vec4 v0x9face6e40_0, 0, 1;
T_7.83 ;
T_7.80 ;
    %load/vec4 v0x9face6da0_0;
    %load/vec4 v0x9face6e40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9face7520_0, 0, 2;
    %fork TD_tb_viterbi_levels.send_symbol, S_0x9fb0e5080;
    %join;
    %load/vec4 v0x9face78e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.84, 8;
    %load/vec4 v0x9face7840_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face66c0_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face6620_0, 4, 1;
    %load/vec4 v0x9face66c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face66c0_0, 0, 32;
T_7.84 ;
    %load/vec4 v0x9face69e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face69e0_0, 0, 32;
    %jmp T_7.76;
T_7.77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face69e0_0, 0, 32;
T_7.86 ;
    %load/vec4 v0x9face69e0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_7.87, 5;
    %wait E_0x9facd5680;
    %load/vec4 v0x9face78e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.88, 8;
    %load/vec4 v0x9face7840_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face66c0_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face6620_0, 4, 1;
    %load/vec4 v0x9face66c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face66c0_0, 0, 32;
T_7.88 ;
    %load/vec4 v0x9face69e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face69e0_0, 0, 32;
    %jmp T_7.86;
T_7.87 ;
    %load/vec4 v0x9face66c0_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.90, 5;
    %load/vec4 v0x9face6620_0;
    %load/vec4 v0x9face6a80_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x9face66c0_0;
    %subi 16, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9fac7b2a0_0, 0, 32;
    %store/vec4 v0x9fac7af80_0, 0, 32;
    %store/vec4 v0x9fac7b200_0, 0, 32;
    %store/vec4 v0x9fac7b0c0_0, 0, 1024;
    %store/vec4 v0x9fac7ae40_0, 0, 1024;
    %callf/vec4 TD_tb_viterbi_levels.compare_bits, S_0x103511020;
    %store/vec4 v0x9face6800_0, 0, 32;
    %load/vec4 v0x9face6800_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.92, 5;
    %load/vec4 v0x9face68a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face68a0_0, 0, 32;
    %load/vec4 v0x9face68a0_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.94, 5;
    %vpi_call/w 3 625 "$display", "  \342\234\227 Frame %0d, t=%0d, stream=%0d: %0d errors", v0x9face6940_0, v0x9face6c60_0, v0x9face6bc0_0, v0x9face6800_0 {0 0 0};
T_7.94 ;
T_7.92 ;
T_7.90 ;
    %load/vec4 v0x9face6bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face6bc0_0, 0, 32;
    %jmp T_7.74;
T_7.75 ;
    %load/vec4 v0x9face6c60_0;
    %addi 10, 0, 32;
    %store/vec4 v0x9face6c60_0, 0, 32;
    %jmp T_7.72;
T_7.73 ;
    %load/vec4 v0x9face6940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face6940_0, 0, 32;
    %jmp T_7.68;
T_7.69 ;
    %load/vec4 v0x9face6d00_0;
    %load/vec4 v0x9face68a0_0;
    %sub;
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x9face6d00_0;
    %load/vec4 v0x9face68a0_0;
    %sub;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x9face6d00_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 634 "$display", "\012Level 2 Summary: %0d / %0d frames corrected (%.2f%%)", S<0,vec4,s32>, v0x9face6d00_0, W<0,r> {1 1 0};
    %load/vec4 v0x9face68a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.96, 4;
    %vpi_call/w 3 639 "$display", "\342\234\223 Perfect single-error correction" {0 0 0};
    %jmp T_7.97;
T_7.96 ;
    %vpi_call/w 3 641 "$display", "\342\234\227 Some frames had uncorrected errors" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7700_0, 0, 32;
T_7.97 ;
    %end;
S_0x9fb0e4d80 .scope task, "reset_dut" "reset_dut" 3 96, 3 96 0, S_0x10351f7f0;
 .timescale -9 -12;
TD_tb_viterbi_levels.reset_dut ;
    %wait E_0x9facd5680;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9face7ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9face7ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9face7a20_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_8.98 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.99, 5;
    %jmp/1 T_8.99, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9facd5680;
    %jmp T_8.98;
T_8.99 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9face7ac0_0, 0, 1;
    %wait E_0x9facd5680;
    %end;
S_0x9fb0e4f00 .scope task, "send_and_decode_frame" "send_and_decode_frame" 3 133, 3 133 0, S_0x10351f7f0;
 .timescale -9 -12;
v0x9face6ee0_0 .var/i "L", 31 0;
v0x9face6f80_0 .var "dec_bits", 0 1023;
v0x9face7020_0 .var/i "dec_count", 31 0;
v0x9face70c0_0 .var "enc_state", 1 0;
v0x9face7160_0 .var/i "i", 31 0;
v0x9face7200_0 .var "info_bits", 0 1023;
v0x9face72a0_0 .var/i "tail_bits", 31 0;
v0x9face7340_0 .var/i "timeout", 31 0;
v0x9face73e0_0 .var "y0", 0 0;
v0x9face7480_0 .var "y1", 0 0;
TD_tb_viterbi_levels.send_and_decode_frame ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9face70c0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7160_0, 0, 32;
T_9.100 ;
    %load/vec4 v0x9face7160_0;
    %load/vec4 v0x9face6ee0_0;
    %load/vec4 v0x9face72a0_0;
    %add;
    %cmp/s;
    %jmp/0xz T_9.101, 5;
    %load/vec4 v0x9face7160_0;
    %load/vec4 v0x9face6ee0_0;
    %cmp/s;
    %jmp/0xz  T_9.102, 5;
    %load/vec4 v0x9face7200_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face7160_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0x9face5400_0, 0, 1;
    %load/vec4 v0x9face70c0_0;
    %store/vec4 v0x9face5540_0, 0, 2;
    %fork TD_tb_viterbi_levels.encode_bit, S_0x9fb0e4480;
    %join;
    %load/vec4 v0x9face55e0_0;
    %store/vec4 v0x9face70c0_0, 0, 2;
    %load/vec4 v0x9face5680_0;
    %store/vec4 v0x9face73e0_0, 0, 1;
    %load/vec4 v0x9face5720_0;
    %store/vec4 v0x9face7480_0, 0, 1;
    %jmp T_9.103;
T_9.102 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9face5400_0, 0, 1;
    %load/vec4 v0x9face70c0_0;
    %store/vec4 v0x9face5540_0, 0, 2;
    %fork TD_tb_viterbi_levels.encode_bit, S_0x9fb0e4480;
    %join;
    %load/vec4 v0x9face55e0_0;
    %store/vec4 v0x9face70c0_0, 0, 2;
    %load/vec4 v0x9face5680_0;
    %store/vec4 v0x9face73e0_0, 0, 1;
    %load/vec4 v0x9face5720_0;
    %store/vec4 v0x9face7480_0, 0, 1;
T_9.103 ;
T_9.104 ;
    %load/vec4 v0x9face7c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.105, 8;
    %wait E_0x9facd5680;
    %load/vec4 v0x9face78e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.106, 8;
    %load/vec4 v0x9face7840_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face7020_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face6f80_0, 4, 1;
    %load/vec4 v0x9face7020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face7020_0, 0, 32;
T_9.106 ;
    %jmp T_9.104;
T_9.105 ;
    %load/vec4 v0x9face73e0_0;
    %load/vec4 v0x9face7480_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9face7b60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9face7ca0_0, 0, 1;
    %wait E_0x9facd5680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9face7ca0_0, 0, 1;
    %load/vec4 v0x9face78e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.108, 8;
    %load/vec4 v0x9face7840_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face7020_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face6f80_0, 4, 1;
    %load/vec4 v0x9face7020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face7020_0, 0, 32;
T_9.108 ;
    %load/vec4 v0x9face7160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face7160_0, 0, 32;
    %jmp T_9.100;
T_9.101 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7340_0, 0, 32;
T_9.110 ;
    %load/vec4 v0x9face7340_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_9.111, 5;
    %wait E_0x9facd5680;
    %load/vec4 v0x9face78e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.112, 8;
    %load/vec4 v0x9face7840_0;
    %pushi/vec4 1023, 0, 34;
    %load/vec4 v0x9face7020_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x9face6f80_0, 4, 1;
    %load/vec4 v0x9face7020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face7020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7340_0, 0, 32;
    %jmp T_9.113;
T_9.112 ;
    %load/vec4 v0x9face7340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face7340_0, 0, 32;
T_9.113 ;
    %jmp T_9.110;
T_9.111 ;
    %end;
S_0x9fb0e5080 .scope task, "send_symbol" "send_symbol" 3 109, 3 109 0, S_0x10351f7f0;
 .timescale -9 -12;
v0x9face7520_0 .var "sym", 1 0;
v0x9face75c0_0 .var/i "timeout", 31 0;
TD_tb_viterbi_levels.send_symbol ;
    %load/vec4 v0x9face7520_0;
    %store/vec4 v0x9face7b60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9face7ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face75c0_0, 0, 32;
T_10.114 ;
    %load/vec4 v0x9face7c00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.116, 9;
    %load/vec4 v0x9face75c0_0;
    %cmpi/s 100, 0, 32;
    %flag_get/vec4 5;
    %and;
T_10.116;
    %flag_set/vec4 8;
    %jmp/0xz T_10.115, 8;
    %wait E_0x9facd5680;
    %load/vec4 v0x9face75c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face75c0_0, 0, 32;
    %jmp T_10.114;
T_10.115 ;
    %load/vec4 v0x9face75c0_0;
    %cmpi/s 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.117, 5;
    %vpi_call/w 3 123 "$display", "  \342\234\227 Timeout waiting for rx_sym_ready" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9face7de0_0, 0, 32;
T_10.117 ;
    %wait E_0x9facd5680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9face7ca0_0, 0, 1;
    %end;
S_0x9fb0e5200 .scope task, "start_test" "start_test" 3 256, 3 256 0, S_0x10351f7f0;
 .timescale -9 -12;
v0x9face7660_0 .var/str "name";
TD_tb_viterbi_levels.start_test ;
    %vpi_call/w 3 258 "$display", "\012--- Test %0d: %s ---", v0x9face7d40_0, v0x9face7660_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x9face7de0_0, 0, 32;
    %load/vec4 v0x9face7d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9face7d40_0, 0, 32;
    %end;
    .scope S_0x103510300;
T_12 ;
    %wait E_0x9facd5780;
    %load/vec4 v0x9facdd040_0;
    %load/vec4 v0x9facdcf00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9facdd0e0_0, 0, 3;
    %load/vec4 v0x9facdd0e0_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9facdcfa0_0, 4, 1;
    %load/vec4 v0x9facdd0e0_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9facdcfa0_0, 4, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x10350f6b0;
T_13 ;
    %wait E_0x9facd57c0;
    %load/vec4 v0x9facdd2c0_0;
    %load/vec4 v0x9facdd180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9facdd360_0, 0, 3;
    %load/vec4 v0x9facdd360_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9facdd220_0, 4, 1;
    %load/vec4 v0x9facdd360_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9facdd220_0, 4, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x9fb0e4000;
T_14 ;
    %wait E_0x9facd5800;
    %load/vec4 v0x9facdd720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x9facdd7c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x9facdd400, 4;
    %store/vec4 v0x9facdd900_0, 0, 4;
    %load/vec4 v0x9facdd860_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x9facdd400, 4;
    %store/vec4 v0x9facdd9a0_0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x9facdd7c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x9facdd4a0, 4;
    %store/vec4 v0x9facdd900_0, 0, 4;
    %load/vec4 v0x9facdd860_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x9facdd4a0, 4;
    %store/vec4 v0x9facdd9a0_0, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x9fb0e4000;
T_15 ;
    %wait E_0x9facd5680;
    %load/vec4 v0x9facdda40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9facdd5e0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x9facdd5e0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x9facdd5e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9facdd400, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x9facdd5e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9facdd4a0, 0, 4;
    %load/vec4 v0x9facdd5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9facdd5e0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9facdd720_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x9facdd680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x9facdd720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9facdd4a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x9facdd5e0_0, 0, 32;
T_15.8 ;
    %load/vec4 v0x9facdd5e0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_15.9, 5;
    %pushi/vec4 15, 0, 4;
    %ix/getv/s 3, v0x9facdd5e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9facdd4a0, 0, 4;
    %load/vec4 v0x9facdd5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9facdd5e0_0, 0, 32;
    %jmp T_15.8;
T_15.9 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9facdd400, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x9facdd5e0_0, 0, 32;
T_15.10 ;
    %load/vec4 v0x9facdd5e0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_15.11, 5;
    %pushi/vec4 15, 0, 4;
    %ix/getv/s 3, v0x9facdd5e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9facdd400, 0, 4;
    %load/vec4 v0x9facdd5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9facdd5e0_0, 0, 32;
    %jmp T_15.10;
T_15.11 ;
T_15.7 ;
T_15.4 ;
    %load/vec4 v0x9facddb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %load/vec4 v0x9facdd720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %load/vec4 v0x9facddcc0_0;
    %load/vec4 v0x9facddc20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9facdd4a0, 0, 4;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x9facddcc0_0;
    %load/vec4 v0x9facddc20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9facdd400, 0, 4;
T_15.15 ;
T_15.12 ;
    %load/vec4 v0x9facddae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %load/vec4 v0x9facdd720_0;
    %inv;
    %assign/vec4 v0x9facdd720_0, 0;
T_15.16 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x9fb0e4180;
T_16 ;
    %wait E_0x9facd5680;
    %load/vec4 v0x9facde260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9facde4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9facddfe0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x9facddfe0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x9facddfe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9facde080, 0, 4;
    %load/vec4 v0x9facddfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9facddfe0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x9facde440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x9facde3a0_0;
    %load/vec4 v0x9facde4e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9facde080, 0, 4;
    %load/vec4 v0x9facde4e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9facde4e0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x9facde4e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9facde4e0_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x9fb0e4300;
T_17 ;
    %wait E_0x9facd5680;
    %load/vec4 v0x9facdea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9facdf160_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9facdef80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9facdebc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9facdeda0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9facde760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9facdec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9facde9e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9facdeee0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9facded00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9facde8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9facde800_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9facde8a0_0, 0;
    %load/vec4 v0x9facdf0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x9facdf020_0;
    %assign/vec4 v0x9facdf160_0, 0;
    %load/vec4 v0x9facdebc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x9facdef80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9facdef80_0, 0;
    %load/vec4 v0x9facdef80_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9facdebc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9facde9e0_0, 0;
T_17.6 ;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9facde9e0_0, 0;
T_17.5 ;
T_17.2 ;
    %load/vec4 v0x9facdec60_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.11, 10;
    %load/vec4 v0x9facde9e0_0;
    %and;
T_17.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.10, 9;
    %load/vec4 v0x9facdebc0_0;
    %and;
T_17.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9facdec60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9facde9e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9facdeda0_0, 0;
    %load/vec4 v0x9facde940_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %load/vec4 v0x9facdeb20_0;
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %assign/vec4 v0x9facde760_0, 0;
    %load/vec4 v0x9facdf160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.14, 8;
    %pushi/vec4 7, 0, 32;
    %jmp/1 T_17.15, 8;
T_17.14 ; End of true expr.
    %load/vec4 v0x9facdf160_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_17.15, 8;
 ; End of false expr.
    %blend;
T_17.15;
    %pad/u 3;
    %assign/vec4 v0x9facdeee0_0, 0;
    %load/vec4 v0x9facde940_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.16, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.17, 8;
T_17.16 ; End of true expr.
    %load/vec4 v0x9facdeb20_0;
    %jmp/0 T_17.17, 8;
 ; End of false expr.
    %blend;
T_17.17;
    %assign/vec4 v0x9facded00_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x9facdec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %load/vec4 v0x9facdeda0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.20, 4;
    %load/vec4 v0x9facdeda0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9facdeda0_0, 0;
    %jmp T_17.21;
T_17.20 ;
    %load/vec4 v0x9facdeda0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_17.22, 5;
    %load/vec4 v0x9facdee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.24, 8;
    %load/vec4 v0x9facde760_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 2, 0, 32;
    %or;
    %pad/u 2;
    %assign/vec4 v0x9facde760_0, 0;
    %jmp T_17.25;
T_17.24 ;
    %load/vec4 v0x9facde760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x9facde760_0, 0;
T_17.25 ;
    %load/vec4 v0x9facdee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.26, 8;
    %load/vec4 v0x9facde760_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 2, 0, 32;
    %or;
    %pad/u 2;
    %assign/vec4 v0x9facded00_0, 0;
    %jmp T_17.27;
T_17.26 ;
    %load/vec4 v0x9facde760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x9facded00_0, 0;
T_17.27 ;
    %load/vec4 v0x9facdeee0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.28, 8;
    %pushi/vec4 7, 0, 32;
    %jmp/1 T_17.29, 8;
T_17.28 ; End of true expr.
    %load/vec4 v0x9facdeee0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_17.29, 8;
 ; End of false expr.
    %blend;
T_17.29;
    %pad/u 3;
    %assign/vec4 v0x9facdeee0_0, 0;
    %load/vec4 v0x9facdeda0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9facdeda0_0, 0;
    %load/vec4 v0x9facdeda0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_17.30, 4;
    %load/vec4 v0x9facdee40_0;
    %assign/vec4 v0x9facde800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9facde8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9facdec60_0, 0;
T_17.30 ;
T_17.22 ;
T_17.21 ;
T_17.18 ;
T_17.9 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x103510810;
T_18 ;
    %end;
    .thread T_18;
    .scope S_0x103510810;
T_19 ;
    %wait E_0x9facd5700;
    %load/vec4 v0x9face4780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9face4be0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x9face4c80_0;
    %assign/vec4 v0x9face4be0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x103510810;
T_20 ;
Ewait_0 .event/or E_0x9facd5740, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x9face4be0_0;
    %store/vec4 v0x9face4c80_0, 0, 2;
    %load/vec4 v0x9face4be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9face4c80_0, 0, 2;
    %jmp T_20.5;
T_20.0 ;
    %load/vec4 v0x9facdf8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x9face4c80_0, 0, 2;
T_20.6 ;
    %jmp T_20.5;
T_20.1 ;
    %load/vec4 v0x9face4280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x9face4c80_0, 0, 2;
T_20.8 ;
    %jmp T_20.5;
T_20.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9face4c80_0, 0, 2;
    %jmp T_20.5;
T_20.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9face4c80_0, 0, 2;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x103510810;
T_21 ;
    %wait E_0x9facd5700;
    %load/vec4 v0x9face4780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9face48c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x9facdf8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x9face4820_0;
    %assign/vec4 v0x9face48c0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x103510810;
T_22 ;
    %wait E_0x9facd5700;
    %load/vec4 v0x9face4780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9face5040_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x9facdf8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9face5040_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x9face4be0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0x9face4280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x9face5040_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x9face5040_0, 0;
T_22.6 ;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x103510810;
T_23 ;
    %wait E_0x9facd5700;
    %load/vec4 v0x9face4780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9face4d20_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x9facdf8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9face4d20_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x9face4be0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x9face4dc0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x9face5040_0;
    %assign/vec4/off/d v0x9face4d20_0, 4, 5;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x103510810;
T_24 ;
    %wait E_0x9facd5700;
    %load/vec4 v0x9face4780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x9facdfa20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9facdfac0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x9facdf8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x9facdfa20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9facdfac0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x9face4be0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x9face45a0_0;
    %load/vec4 v0x9facdfa20_0;
    %cmp/u;
    %jmp/0xz  T_24.6, 5;
    %load/vec4 v0x9face45a0_0;
    %assign/vec4 v0x9facdfa20_0, 0;
    %load/vec4 v0x9face5040_0;
    %assign/vec4 v0x9facdfac0_0, 0;
T_24.6 ;
T_24.4 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x103510810;
T_25 ;
    %wait E_0x9facd5700;
    %load/vec4 v0x9face4780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9face4b40_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x9face4be0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x9facdfac0_0;
    %assign/vec4 v0x9face4b40_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x103510810;
T_26 ;
    %wait E_0x9facd5700;
    %load/vec4 v0x9face4780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9face41e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9face4140_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9face4140_0, 0;
    %load/vec4 v0x9facdf8e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.4, 9;
    %load/vec4 v0x9face41e0_0;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9face4140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9face41e0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x10351f7f0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9face77a0_0, 0, 1;
T_27.0 ;
    %delay 5000, 0;
    %load/vec4 v0x9face77a0_0;
    %inv;
    %store/vec4 v0x9face77a0_0, 0, 1;
    %jmp T_27.0;
    %end;
    .thread T_27;
    .scope S_0x10351f7f0;
T_28 ;
    %vpi_call/w 3 651 "$display", "========================================================" {0 0 0};
    %vpi_call/w 3 652 "$display", "Viterbi Decoder Comprehensive Test Suite" {0 0 0};
    %vpi_call/w 3 653 "$display", "========================================================" {0 0 0};
    %vpi_call/w 3 654 "$display", "K=%0d, M=%0d, S=%0d, D=%0d", P_0x10351e730, P_0x10351e770, P_0x10351e7b0, P_0x10351e670 {0 0 0};
    %vpi_call/w 3 655 "$display", "G0=%03o, G1=%03o (octal)", P_0x10351e6b0, P_0x10351e6f0 {0 0 0};
    %vpi_call/w 3 656 "$display", "========================================================" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x9face7d40_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x9face7700_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9face77a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9face7ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9face7ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9face7a20_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_28.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.1, 5;
    %jmp/1 T_28.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9facd5680;
    %jmp T_28.0;
T_28.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9face7ac0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_28.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.3, 5;
    %jmp/1 T_28.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9facd5680;
    %jmp T_28.2;
T_28.3 ;
    %pop/vec4 1;
    %fork TD_tb_viterbi_levels.level0_noiseless, S_0x9fb0e4780;
    %join;
    %fork TD_tb_viterbi_levels.level1a_tail_modes, S_0x9fb0e4900;
    %join;
    %fork TD_tb_viterbi_levels.level1b_short_frames, S_0x9fb0e4a80;
    %join;
    %fork TD_tb_viterbi_levels.level2_single_error, S_0x9fb0e4c00;
    %join;
    %vpi_call/w 3 678 "$display", "\012========================================================" {0 0 0};
    %vpi_call/w 3 679 "$display", "TEST SUITE COMPLETE" {0 0 0};
    %vpi_call/w 3 680 "$display", "========================================================" {0 0 0};
    %load/vec4 v0x9face7700_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %vpi_call/w 3 683 "$display", "*** ALL TESTS PASSED ***" {0 0 0};
    %jmp T_28.5;
T_28.4 ;
    %vpi_call/w 3 685 "$display", "*** SOME TESTS FAILED ***" {0 0 0};
T_28.5 ;
    %vpi_call/w 3 688 "$display", "========================================================" {0 0 0};
    %vpi_call/w 3 689 "$finish" {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x10351f7f0;
T_29 ;
    %delay 705032704, 1;
    %vpi_call/w 3 695 "$display", "\012\342\234\227 ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 696 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./tb_viterbi_levels.v";
    "../src/viterbi_core.v";
    "../src/acs_core.v";
    "../src/branch_metric.v";
    "../src/ham2.v";
    "../src/expected_bits.v";
    "../src/pm_bank.v";
    "../src/survivor_mem.v";
    "../src/traceback.v";
