#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 29 16:03:37 2022
# Process ID: 4564
# Current directory: C:/Users/AlaiC/Desktop/ASPLC_Project_Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15808 C:\Users\AlaiC\Desktop\ASPLC_Project_Vivado\project_1.xpr
# Log file: C:/Users/AlaiC/Desktop/ASPLC_Project_Vivado/vivado.log
# Journal file: C:/Users/AlaiC/Desktop/ASPLC_Project_Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/AlaiC/Desktop/ASPLC_Project_Vivado/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Work/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/AlaiC/Desktop/ASPLC_Project_Vivado/project_1.ip_user_files', nor could it be found using path 'C:/Work/project_1/project_1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 757.344 ; gain = 153.277
update_compile_order -fileset sources_1
open_bd_design {C:/Users/AlaiC/Desktop/ASPLC_Project_Vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from BD file <C:/Users/AlaiC/Desktop/ASPLC_Project_Vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>
set_property location {3 987 -351} [get_bd_cells rst_ps7_0_50M]
INFO: [Device 21-403] Loading part xc7z007sclg225-1
create_peripheral xilinx.com user axi4l_axis_matrix_acc 1.0 -dir C:/Users/AlaiC/Desktop/ASPLC_Project_Vivado/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
set_property  ip_repo_paths  C:/Users/AlaiC/Desktop/ASPLC_Project_Vivado/../ip_repo/axi4l_axis_matrix_acc_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AlaiC/Desktop/ip_repo/axi4l_axis_matrix_acc_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_axi4l_axis_matrix_acc_v1_0 -directory C:/Users/AlaiC/Desktop/ASPLC_Project_Vivado/../ip_repo c:/Users/AlaiC/Desktop/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AlaiC/Desktop/ip_repo/axi4l_axis_matrix_acc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/AlaiC/Desktop/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/AlaiC/Desktop/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/AlaiC/Desktop/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/AlaiC/Desktop/ip_repo/axi4l_axis_matrix_acc_1.0/hdl/axi4l_axis_matrix_acc_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/AlaiC/Desktop/ip_repo/axi4l_axis_matrix_acc_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/AlaiC/Desktop/ip_repo/axi4l_axis_matrix_acc_1.0'
save_bd_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 16:38:11 2022...
