Record=TopLevelDocument|FileName=IrRC_Receiver.SchDoc
Record=NEXUS_CORE|ComponentDesignator=U2|BaseComponentDesignator=U2|DocumentName=IrRC_Receiver.SchDoc|LibraryReference=LAX|NexusDeviceId=LAX|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=MSNQCAIE|Description=Configurable Logic Analyzer|ChildModel1=LAX_CFG8|Comment=LAX|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=10|ConfigurationParameters={}Version[1.0]{}CaptureWidth[8]{}MemorySize[1K]{}ExtAddrWidth[10]{}Set0[IrRC]{}Set0_Signal0[IR_I]{}Style_Set0_Signal0[Default]{}ConnectSpareToGND[True]{}|ConfiguratorName=LogicAnalyser|Core Revision=1.00.00|Footprint= |HelpURL=https://wiki.altium.com/display/ADOH/Logic+Analyzer|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=LAX|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=12-Oct-2005|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U3|BaseComponentDesignator=U3|DocumentName=IrRC_Receiver.SchDoc|LibraryReference=CLKGEN|NexusDeviceId=CLKGEN|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=MJVAMHQN|Description=Frequency Generator|Comment=CLKGEN|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=2|Core Revision=1.00.00|Footprint= |HelpURL=https://wiki.altium.com/display/ADOH/Frequency+Generator+Module|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=CLKGEN|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U2|DocumentName=IrRC_Receiver.SchDoc|LibraryReference=LAX|SubProjectPath= |Configuration= |Description=Configurable Logic Analyzer|NexusDeviceId=LAX|SubPartUniqueId1=MSNQCAIE|SubPartDocPath1=IrRC_Receiver.SchDoc|ChildModel1=LAX_CFG8|Comment=LAX|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=10|ConfigurationParameters={}Version[1.0]{}CaptureWidth[8]{}MemorySize[1K]{}ExtAddrWidth[10]{}Set0[IrRC]{}Set0_Signal0[IR_I]{}Style_Set0_Signal0[Default]{}ConnectSpareToGND[True]{}|ConfiguratorName=LogicAnalyser|Core Revision=1.00.00|Footprint= |HelpURL=https://wiki.altium.com/display/ADOH/Logic+Analyzer|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=LAX|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=12-Oct-2005|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U3|DocumentName=IrRC_Receiver.SchDoc|LibraryReference=CLKGEN|SubProjectPath= |Configuration= |Description=Frequency Generator|NexusDeviceId=CLKGEN|SubPartUniqueId1=MJVAMHQN|SubPartDocPath1=IrRC_Receiver.SchDoc|Comment=CLKGEN|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=2|Core Revision=1.00.00|Footprint= |HelpURL=https://wiki.altium.com/display/ADOH/Frequency+Generator+Module|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=CLKGEN|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=NB3000XN_04|DeviceName=XC3S1400AN-4FG676C
