# Vivado timing paths data is represented in anytable format
# The data will be consumed by System Generator Timing Analyzer.

{
    'Data_Collection' => [
        {
            'Vivado_Stage' => 'Post Synthesis',
            'Top_Module' => 'fir_normal',
            'HDL_Language' => 'vhdl',
            'Netlist_Crossprobe_File' => 'fir_normal.vhd.at',
        }
    ],
    'setup' => [
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 0.509,
            'Delay' => 27.483,
            'Logic_Delay' => 18.499,
            'Routing_Delay' => 8.984,
            'Logic_Levels' => 48,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 0.591,
            'Delay' => 27.401,
            'Logic_Delay' => 18.579,
            'Routing_Delay' => 8.822,
            'Logic_Levels' => 48,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 0.747,
            'Delay' => 27.245,
            'Logic_Delay' => 18.283,
            'Routing_Delay' => 8.962,
            'Logic_Levels' => 48,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 0.852,
            'Delay' => 27.140,
            'Logic_Delay' => 18.178,
            'Routing_Delay' => 8.962,
            'Logic_Levels' => 48,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 1.175,
            'Delay' => 26.817,
            'Logic_Delay' => 17.851,
            'Routing_Delay' => 8.966,
            'Logic_Levels' => 47,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 1.240,
            'Delay' => 26.752,
            'Logic_Delay' => 17.786,
            'Routing_Delay' => 8.966,
            'Logic_Levels' => 47,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 1.396,
            'Delay' => 26.596,
            'Logic_Delay' => 17.490,
            'Routing_Delay' => 9.106,
            'Logic_Levels' => 47,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 1.501,
            'Delay' => 26.491,
            'Logic_Delay' => 17.385,
            'Routing_Delay' => 9.106,
            'Logic_Levels' => 47,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 1.824,
            'Delay' => 26.168,
            'Logic_Delay' => 17.058,
            'Routing_Delay' => 9.110,
            'Logic_Levels' => 46,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 1.889,
            'Delay' => 26.103,
            'Logic_Delay' => 16.993,
            'Routing_Delay' => 9.110,
            'Logic_Levels' => 46,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 2.045,
            'Delay' => 25.947,
            'Logic_Delay' => 16.697,
            'Routing_Delay' => 9.250,
            'Logic_Levels' => 46,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 2.150,
            'Delay' => 25.842,
            'Logic_Delay' => 16.592,
            'Routing_Delay' => 9.250,
            'Logic_Levels' => 46,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 2.503,
            'Delay' => 25.489,
            'Logic_Delay' => 16.239,
            'Routing_Delay' => 9.250,
            'Logic_Levels' => 45,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 2.598,
            'Delay' => 25.394,
            'Logic_Delay' => 16.148,
            'Routing_Delay' => 9.246,
            'Logic_Levels' => 45,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 2.784,
            'Delay' => 25.208,
            'Logic_Delay' => 15.826,
            'Routing_Delay' => 9.382,
            'Logic_Levels' => 45,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 2.889,
            'Delay' => 25.103,
            'Logic_Delay' => 15.721,
            'Routing_Delay' => 9.382,
            'Logic_Levels' => 45,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 3.242,
            'Delay' => 24.750,
            'Logic_Delay' => 15.368,
            'Routing_Delay' => 9.382,
            'Logic_Levels' => 44,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 3.337,
            'Delay' => 24.655,
            'Logic_Delay' => 15.277,
            'Routing_Delay' => 9.378,
            'Logic_Levels' => 44,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 3.523,
            'Delay' => 24.469,
            'Logic_Delay' => 14.955,
            'Routing_Delay' => 9.514,
            'Logic_Levels' => 44,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 3.628,
            'Delay' => 24.364,
            'Logic_Delay' => 14.850,
            'Routing_Delay' => 9.514,
            'Logic_Levels' => 44,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 3.981,
            'Delay' => 24.011,
            'Logic_Delay' => 14.497,
            'Routing_Delay' => 9.514,
            'Logic_Levels' => 43,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 4.076,
            'Delay' => 23.916,
            'Logic_Delay' => 14.406,
            'Routing_Delay' => 9.510,
            'Logic_Levels' => 43,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 4.262,
            'Delay' => 23.730,
            'Logic_Delay' => 14.084,
            'Routing_Delay' => 9.646,
            'Logic_Levels' => 43,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 4.367,
            'Delay' => 23.625,
            'Logic_Delay' => 13.979,
            'Routing_Delay' => 9.646,
            'Logic_Levels' => 43,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 4.720,
            'Delay' => 23.272,
            'Logic_Delay' => 13.626,
            'Routing_Delay' => 9.646,
            'Logic_Levels' => 42,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 4.815,
            'Delay' => 23.177,
            'Logic_Delay' => 13.535,
            'Routing_Delay' => 9.642,
            'Logic_Levels' => 42,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 5.001,
            'Delay' => 22.991,
            'Logic_Delay' => 13.213,
            'Routing_Delay' => 9.778,
            'Logic_Levels' => 42,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 5.106,
            'Delay' => 22.886,
            'Logic_Delay' => 13.108,
            'Routing_Delay' => 9.778,
            'Logic_Levels' => 42,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 5.459,
            'Delay' => 22.533,
            'Logic_Delay' => 12.755,
            'Routing_Delay' => 9.778,
            'Logic_Levels' => 41,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 5.652,
            'Delay' => 22.340,
            'Logic_Delay' => 12.510,
            'Routing_Delay' => 9.830,
            'Logic_Levels' => 41,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 8.020,
            'Delay' => 19.972,
            'Logic_Delay' => 12.117,
            'Routing_Delay' => 7.855,
            'Logic_Levels' => 41,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_570',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_570',
                     'Block_Path' => 'fir_normal_struct/cmult1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.cmult1',
                     'Ref_Name' => 'fir_normal_xlcmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_74',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_74',
                     'Block_Path' => 'fir_normal_struct/addsub1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub1',
                     'Ref_Name' => 'fir_normal_xladdsub',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_322',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_322',
                     'Block_Path' => 'fir_normal_struct/addsub2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub2',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_353',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_353',
                     'Block_Path' => 'fir_normal_struct/addsub3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub3',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_384',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_384',
                     'Block_Path' => 'fir_normal_struct/addsub4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub4',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_415',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_415',
                     'Block_Path' => 'fir_normal_struct/addsub5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub5',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_446',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_446',
                     'Block_Path' => 'fir_normal_struct/addsub6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub6',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_477',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_477',
                     'Block_Path' => 'fir_normal_struct/addsub7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub7',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_508',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_508',
                     'Block_Path' => 'fir_normal_struct/addsub8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub8',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_539',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_539',
                     'Block_Path' => 'fir_normal_struct/addsub9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub9',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_105',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_105',
                     'Block_Path' => 'fir_normal_struct/addsub10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub10',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_136',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_136',
                     'Block_Path' => 'fir_normal_struct/addsub11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub11',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_167',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_167',
                     'Block_Path' => 'fir_normal_struct/addsub12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub12',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_198',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_198',
                     'Block_Path' => 'fir_normal_struct/addsub13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub13',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_229',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_229',
                     'Block_Path' => 'fir_normal_struct/addsub14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub14',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_260',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_260',
                     'Block_Path' => 'fir_normal_struct/addsub15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub15',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_291',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_291',
                     'Block_Path' => 'fir_normal_struct/addsub16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.addsub16',
                     'Ref_Name' => 'fir_normal_xladdsub__parameterized6',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1266',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1266',
                     'Block_Path' => 'fir_normal_struct/delay17',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay17',
                     'Ref_Name' => 'fir_normal_xldelay__parameterized0',
                },
            ],
            'Slack' => 8.195,
            'Delay' => 19.797,
            'Logic_Delay' => 11.942,
            'Routing_Delay' => 7.855,
            'Logic_Levels' => 41,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.827,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.827,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.827,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.828,
            'Delay' => 0.868,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.828,
            'Delay' => 0.868,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.828,
            'Delay' => 0.868,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.828,
            'Delay' => 0.868,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.828,
            'Delay' => 0.868,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.828,
            'Delay' => 0.868,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.828,
            'Delay' => 0.868,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.828,
            'Delay' => 0.868,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.828,
            'Delay' => 0.868,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.828,
            'Delay' => 0.868,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.828,
            'Delay' => 0.868,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.828,
            'Delay' => 0.868,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.830,
            'Delay' => 0.866,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.388,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.831,
            'Delay' => 0.865,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.387,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.833,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.834,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1356',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1356',
                     'Block_Path' => 'fir_normal_struct/delay7',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay7',
                     'Ref_Name' => 'fir_normal_xldelay_13',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1371',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1371',
                     'Block_Path' => 'fir_normal_struct/delay8',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay8',
                     'Ref_Name' => 'fir_normal_xldelay_14',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
            ],
            'Slack' => 26.836,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.838,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1176',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1176',
                     'Block_Path' => 'fir_normal_struct/delay11',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay11',
                     'Ref_Name' => 'fir_normal_xldelay_2',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1311',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1311',
                     'Block_Path' => 'fir_normal_struct/delay4',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay4',
                     'Ref_Name' => 'fir_normal_xldelay_10',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.841,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1251',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1251',
                     'Block_Path' => 'fir_normal_struct/delay16',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay16',
                     'Ref_Name' => 'fir_normal_xldelay_7',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.843,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.846,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.849,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.849,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.849,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1386',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1386',
                     'Block_Path' => 'fir_normal_struct/delay9',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay9',
                     'Ref_Name' => 'fir_normal_xldelay_15',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1161',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1161',
                     'Block_Path' => 'fir_normal_struct/delay10',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay10',
                     'Ref_Name' => 'fir_normal_xldelay_1',
                },
            ],
            'Slack' => 26.849,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.849,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
            ],
            'Slack' => 26.849,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.849,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.849,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.849,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.849,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
            ],
            'Slack' => 26.849,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1326',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1326',
                     'Block_Path' => 'fir_normal_struct/delay5',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay5',
                     'Ref_Name' => 'fir_normal_xldelay_11',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1341',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1341',
                     'Block_Path' => 'fir_normal_struct/delay6',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay6',
                     'Ref_Name' => 'fir_normal_xldelay_12',
                },
            ],
            'Slack' => 26.849,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.852,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.852,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1191',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1191',
                     'Block_Path' => 'fir_normal_struct/delay12',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay12',
                     'Ref_Name' => 'fir_normal_xldelay_3',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1206',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1206',
                     'Block_Path' => 'fir_normal_struct/delay13',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay13',
                     'Ref_Name' => 'fir_normal_xldelay_4',
                },
            ],
            'Slack' => 26.852,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.852,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.852,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1281',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1281',
                     'Block_Path' => 'fir_normal_struct/delay2',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay2',
                     'Ref_Name' => 'fir_normal_xldelay_8',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1296',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1296',
                     'Block_Path' => 'fir_normal_struct/delay3',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay3',
                     'Ref_Name' => 'fir_normal_xldelay_9',
                },
            ],
            'Slack' => 26.852,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.856,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.856,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1131',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1131',
                     'Block_Path' => 'fir_normal_struct/delay',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay',
                     'Ref_Name' => 'fir_normal_xldelay',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1146',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1146',
                     'Block_Path' => 'fir_normal_struct/delay1',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay1',
                     'Ref_Name' => 'fir_normal_xldelay_0',
                },
            ],
            'Slack' => 26.860,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1221',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1221',
                     'Block_Path' => 'fir_normal_struct/delay14',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay14',
                     'Ref_Name' => 'fir_normal_xldelay_5',
                },
                {
                     'HDL_File' => 'fir_normal.vhd',
                     'Line_Num' => 'Line_1236',
                     'HDL_Files' => 'fir_normal.vhd',
                     'Line_Numbers' => 'Line_1236',
                     'Block_Path' => 'fir_normal_struct/delay15',
                     'Hier_Name' => 'fir_normal.fir_normal_struct.delay15',
                     'Ref_Name' => 'fir_normal_xldelay_6',
                },
            ],
            'Slack' => 26.860,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk',
            'Launch_Clk_Period' => 28.000,
            'Capture_Clk' => 'clk',
            'Capture_Clk_Period' => 28.000,
            'Requirement' => 28.000,
            'MultiCycle_Path' => '',
        },
    ],
}
