library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity RAM_control is
  Port ( 
			lrsel							: in std_logic;
			offset   					: in unsigned(19 downto 0);
			RW								: in std_logic; -- Read = 1, Write = 0
         ADDR                    : out unsigned(19 downto 0);
         sram_ce,sram_oe,sram_we : out std_logic;
         sram_lb,sram_ub         : out std_logic
			);
end entity;

architecture rtl of RAM_control is
	signal PTR : unsigned(19 downto 0) ; -- current adress in memory
begin
	--tied to vdd/ground constantly, since we dont need change these...
	sram_ce <= '0';
	sram_oe <= '0';
	sram_lb <= '0';
	sram_ub <= '0';
	
	sram_we <= RW;
	
	process(lrsel)
	begin
		PTR <= PTR + 1;
	end process;
	
	ADDR <= PTR - offset;
end architecture;
