{
  "DESIGN_NAME": "matrix_vector_multiplier_baseline",
  "VERILOG_FILES": ["dir::src/matrix_vector_multiplier_baseline.v"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 25,
  "SYNTH_PARAMETERS": "N=3 WIDTH=8"
}