[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 8112280 heartbeat IPC: 1.233 cumulative IPC: 1.233 (Simulation time: 00 hr 01 min 40 sec)
Tendency balance: 0.226822.
Warmup finished CPU 0 instructions: 20000000 cycles: 16189054 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 45 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 16189054 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 16189056 heartbeat IPC: 1.238 cumulative IPC: 2 (Simulation time: 00 hr 03 min 45 sec)
Tendency balance: 0.232452.
Simulation finished CPU 0 instructions: 10000002 cycles: 6556530 cumulative IPC: 1.525 (Simulation time: 00 hr 05 min 27 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 6556530 cumulative IPC: 1.525 (Simulation time: 00 hr 05 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/403.gcc-16B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.525 instructions: 10000002 cycles: 6556530
CPU 0 Branch Prediction Accuracy: 99.61% MPKI: 0.772 Average ROB Occupancy at Mispredict: 29.33
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0065
BRANCH_INDIRECT: 0.0182
BRANCH_CONDITIONAL: 0.7472
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      10948 HIT:      10844 MISS:        104 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      10948 HIT:      10844 MISS:        104 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 283.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     954967 HIT:     664376 MISS:     290591 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       6278 HIT:       1532 MISS:       4746 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     473430 HIT:     187892 MISS:     285538 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     475154 HIT:     474952 MISS:        202 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        105 HIT:          0 MISS:        105 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 13.99 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2016635 HIT:    2016054 MISS:        581 MSHR_MERGE:        119
cpu0->cpu0_L1I LOAD         ACCESS:    2016635 HIT:    2016054 MISS:        581 MSHR_MERGE:        119
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 26.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    4071496 HIT:     660400 MISS:    3411096 MSHR_MERGE:    2931744
cpu0->cpu0_L1D LOAD         ACCESS:      55319 HIT:      48048 MISS:       7