TimeQuest Timing Analyzer report for state_generator
Thu Jan  5 18:50:08 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'IR[0]'
 13. Slow Model Hold: 'IR[0]'
 14. Slow Model Hold: 'clk'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'IR[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'IR[0]'
 30. Fast Model Hold: 'IR[0]'
 31. Fast Model Hold: 'clk'
 32. Fast Model Minimum Pulse Width: 'clk'
 33. Fast Model Minimum Pulse Width: 'IR[0]'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; state_generator                                                   ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }   ;
; IR[0]      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IR[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+-----------+-----------------+------------+-------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                    ;
+-----------+-----------------+------------+-------------------------+
; 48.38 MHz ; 48.38 MHz       ; clk        ;                         ;
; 84.62 MHz ; 50.81 MHz       ; IR[0]      ; limit due to hold check ;
+-----------+-----------------+------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk   ; -20.686 ; -118.748      ;
; IR[0] ; -10.818 ; -31.809       ;
+-------+---------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; IR[0] ; -9.981 ; -29.905       ;
; clk   ; -8.966 ; -26.860       ;
+-------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -6.940 ; -126.389              ;
; IR[0] ; -1.469 ; -1.469                ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                         ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -20.686 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -11.149    ; 9.250      ;
; -20.681 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -11.152    ; 9.292      ;
; -20.513 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -11.148    ; 9.078      ;
; -20.508 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -11.151    ; 9.120      ;
; -20.207 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -11.153    ; 8.763      ;
; -20.034 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -11.152    ; 8.591      ;
; -19.671 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -10.134    ; 9.250      ;
; -19.666 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -10.137    ; 9.292      ;
; -19.498 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -10.133    ; 9.078      ;
; -19.493 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -10.136    ; 9.120      ;
; -19.273 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -8.456     ; 10.116     ;
; -19.192 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -10.138    ; 8.763      ;
; -19.100 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -8.455     ; 9.944      ;
; -19.095 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -8.455     ; 10.150     ;
; -19.019 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -10.137    ; 8.591      ;
; -18.922 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -8.454     ; 9.978      ;
; -18.806 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -8.455     ; 10.122     ;
; -18.633 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -8.454     ; 9.950      ;
; -18.258 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -7.441     ; 10.116     ;
; -18.085 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -7.440     ; 9.944      ;
; -18.080 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -7.440     ; 10.150     ;
; -17.947 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -8.456     ; 8.790      ;
; -17.907 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -7.439     ; 9.978      ;
; -17.791 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -7.440     ; 10.122     ;
; -17.618 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -7.439     ; 9.950      ;
; -17.031 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -8.455     ; 8.086      ;
; -16.932 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -7.441     ; 8.790      ;
; -16.716 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -8.455     ; 8.032      ;
; -16.016 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -7.440     ; 8.086      ;
; -15.701 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -7.440     ; 8.032      ;
; -14.158 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -11.149    ; 2.722      ;
; -14.153 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -11.152    ; 2.764      ;
; -13.679 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -11.153    ; 2.235      ;
; -13.143 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -10.134    ; 2.722      ;
; -13.138 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -10.137    ; 2.764      ;
; -12.664 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -10.138    ; 2.235      ;
; -10.803 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.003      ; 10.519     ;
; -10.798 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 10.561     ;
; -10.654 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 10.367     ;
; -10.649 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.003     ; 10.409     ;
; -10.492 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.004      ; 10.209     ;
; -10.487 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.001      ; 10.251     ;
; -10.324 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.001     ; 10.032     ;
; -10.175 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.004     ; 9.880      ;
; -10.013 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 9.722      ;
; -9.543  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.500        ; 2.415      ; 11.171     ;
; -9.538  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.500        ; 2.412      ; 11.213     ;
; -9.390  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.696      ; 11.385     ;
; -9.241  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.693      ; 11.233     ;
; -9.212  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.697      ; 11.419     ;
; -9.079  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.697      ; 11.075     ;
; -9.064  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.500        ; 2.411      ; 10.684     ;
; -9.063  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.694      ; 11.267     ;
; -9.043  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; 2.415      ; 11.171     ;
; -9.038  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; 2.412      ; 11.213     ;
; -8.923  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.697      ; 11.391     ;
; -8.901  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.698      ; 11.109     ;
; -8.774  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.694      ; 11.239     ;
; -8.612  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.698      ; 11.081     ;
; -8.564  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; 2.411      ; 10.684     ;
; -8.528  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.415      ; 10.156     ;
; -8.523  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.412      ; 10.198     ;
; -8.130  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.500        ; 5.108      ; 12.037     ;
; -8.049  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.411      ; 9.669      ;
; -8.028  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.415      ; 10.156     ;
; -8.023  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.412      ; 10.198     ;
; -7.952  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.500        ; 5.109      ; 12.071     ;
; -7.663  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.500        ; 5.109      ; 12.043     ;
; -7.630  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; 5.108      ; 12.037     ;
; -7.549  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.411      ; 9.669      ;
; -7.452  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; 5.109      ; 12.071     ;
; -7.163  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; 5.109      ; 12.043     ;
; -7.115  ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 5.108      ; 11.022     ;
; -6.937  ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 5.109      ; 11.056     ;
; -6.648  ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 5.109      ; 11.028     ;
; -6.615  ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 5.108      ; 11.022     ;
; -6.437  ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 5.109      ; 11.056     ;
; -6.148  ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 5.109      ; 11.028     ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'IR[0]'                                                                                                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.818 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -0.001     ; 10.116     ;
; -10.645 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.000      ; 9.944      ;
; -10.640 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.000      ; 10.150     ;
; -10.467 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.001      ; 9.978      ;
; -10.351 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.000      ; 10.122     ;
; -10.178 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.001      ; 9.950      ;
; -9.803  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 1.014      ; 10.116     ;
; -9.630  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 1.015      ; 9.944      ;
; -9.625  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 1.015      ; 10.150     ;
; -9.492  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -0.001     ; 8.790      ;
; -9.452  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 1.016      ; 9.978      ;
; -9.336  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 1.015      ; 10.122     ;
; -9.163  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 1.016      ; 9.950      ;
; -8.576  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.000      ; 8.086      ;
; -8.477  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 1.014      ; 8.790      ;
; -8.261  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.000      ; 8.032      ;
; -7.561  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 1.015      ; 8.086      ;
; -7.246  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 1.015      ; 8.032      ;
; -0.935  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 11.151     ; 11.385     ;
; -0.786  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 11.148     ; 11.233     ;
; -0.757  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 11.152     ; 11.419     ;
; -0.624  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 11.152     ; 11.075     ;
; -0.608  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 11.149     ; 11.267     ;
; -0.468  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 11.152     ; 11.391     ;
; -0.446  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 11.153     ; 11.109     ;
; -0.319  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 11.149     ; 11.239     ;
; -0.157  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 11.153     ; 11.081     ;
; 0.325   ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; 13.563     ; 12.037     ;
; 0.503   ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; 13.564     ; 12.071     ;
; 0.792   ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; 13.564     ; 12.043     ;
; 0.825   ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 13.563     ; 12.037     ;
; 1.003   ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 13.564     ; 12.071     ;
; 1.292   ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 13.564     ; 12.043     ;
; 1.340   ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.500        ; 13.563     ; 11.022     ;
; 1.518   ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.500        ; 13.564     ; 11.056     ;
; 1.807   ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.500        ; 13.564     ; 11.028     ;
; 1.840   ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 13.563     ; 11.022     ;
; 2.018   ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 13.564     ; 11.056     ;
; 2.307   ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 13.564     ; 11.028     ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'IR[0]'                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.981 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 13.563     ; 3.582      ;
; -9.976 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 13.564     ; 3.588      ;
; -9.948 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 13.564     ; 3.616      ;
; -9.840 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 13.564     ; 3.724      ;
; -9.788 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 13.564     ; 3.776      ;
; -9.514 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 13.563     ; 4.049      ;
; -9.481 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; -0.500       ; 13.563     ; 3.582      ;
; -9.476 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; -0.500       ; 13.564     ; 3.588      ;
; -9.448 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; -0.500       ; 13.564     ; 3.616      ;
; -9.340 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 13.564     ; 3.724      ;
; -9.288 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 13.564     ; 3.776      ;
; -9.014 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 13.563     ; 4.049      ;
; -7.536 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 11.152     ; 3.616      ;
; -7.531 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 11.153     ; 3.622      ;
; -7.503 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 11.153     ; 3.650      ;
; -7.378 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 11.148     ; 3.770      ;
; -7.373 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 11.149     ; 3.776      ;
; -7.345 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 11.149     ; 3.804      ;
; -7.261 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 8.455      ; 1.194      ;
; -7.247 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 11.151     ; 3.904      ;
; -7.242 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 11.152     ; 3.910      ;
; -7.214 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 11.152     ; 3.938      ;
; -6.582 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 8.455      ; 1.873      ;
; -6.577 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 8.455      ; 1.878      ;
; -6.556 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 8.455      ; 1.899      ;
; -6.145 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 8.454      ; 2.309      ;
; -5.948 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 8.456      ; 2.508      ;
; -5.920 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 8.456      ; 2.536      ;
; -5.775 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 8.455      ; 2.680      ;
; -4.866 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 8.454      ; 3.588      ;
; 1.194  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.000      ; 1.194      ;
; 1.873  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.000      ; 1.873      ;
; 1.878  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.000      ; 1.878      ;
; 1.899  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.000      ; 1.899      ;
; 2.310  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; -0.001     ; 2.309      ;
; 2.507  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.001      ; 2.508      ;
; 2.535  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.001      ; 2.536      ;
; 2.680  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.000      ; 2.680      ;
; 3.589  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; -0.001     ; 3.588      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.966 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 12.548     ; 3.582      ;
; -8.961 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 12.549     ; 3.588      ;
; -8.933 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 12.549     ; 3.616      ;
; -8.825 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; 12.549     ; 3.724      ;
; -8.773 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; 12.549     ; 3.776      ;
; -8.499 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; 12.548     ; 4.049      ;
; -8.466 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 12.548     ; 3.582      ;
; -8.461 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 12.549     ; 3.588      ;
; -8.433 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 12.549     ; 3.616      ;
; -8.325 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; -0.500       ; 12.549     ; 3.724      ;
; -8.273 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; -0.500       ; 12.549     ; 3.776      ;
; -7.999 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; -0.500       ; 12.548     ; 4.049      ;
; -6.521 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 10.137     ; 3.616      ;
; -6.516 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 10.138     ; 3.622      ;
; -6.488 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 10.138     ; 3.650      ;
; -6.363 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 10.133     ; 3.770      ;
; -6.358 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 10.134     ; 3.776      ;
; -6.330 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 10.134     ; 3.804      ;
; -6.246 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 7.440      ; 1.194      ;
; -6.232 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 10.136     ; 3.904      ;
; -6.227 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 10.137     ; 3.910      ;
; -6.199 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 10.137     ; 3.938      ;
; -5.567 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 7.440      ; 1.873      ;
; -5.562 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 7.440      ; 1.878      ;
; -5.541 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 7.440      ; 1.899      ;
; -5.130 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 7.439      ; 2.309      ;
; -4.933 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 7.441      ; 2.508      ;
; -4.905 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 7.441      ; 2.536      ;
; -4.760 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 7.440      ; 2.680      ;
; -3.851 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 7.439      ; 3.588      ;
; 0.503  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.411      ; 2.914      ;
; 1.003  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.411      ; 2.914      ;
; 1.186  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.415      ; 3.601      ;
; 1.205  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.205      ;
; 1.206  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.206      ;
; 1.223  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.412      ; 3.635      ;
; 1.458  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.458      ;
; 1.686  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.415      ; 3.601      ;
; 1.723  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.412      ; 3.635      ;
; 1.903  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.004      ; 1.907      ;
; 2.209  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -1.015     ; 1.194      ;
; 2.417  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.001      ; 2.418      ;
; 2.533  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.003     ; 2.530      ;
; 2.888  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -1.015     ; 1.873      ;
; 2.893  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -1.015     ; 1.878      ;
; 2.904  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.004     ; 2.900      ;
; 2.914  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -1.015     ; 1.899      ;
; 3.007  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.001     ; 3.006      ;
; 3.325  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -1.016     ; 2.309      ;
; 3.490  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.003      ; 3.493      ;
; 3.522  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -1.014     ; 2.508      ;
; 3.550  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -1.014     ; 2.536      ;
; 3.695  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -1.015     ; 2.680      ;
; 4.604  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -1.016     ; 3.588      ;
; 4.933  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -2.698     ; 2.235      ;
; 5.060  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -2.697     ; 2.363      ;
; 5.233  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -2.698     ; 2.535      ;
; 5.416  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -2.694     ; 2.722      ;
; 5.461  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -2.697     ; 2.764      ;
; 5.543  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -2.693     ; 2.850      ;
; 5.588  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -2.696     ; 2.892      ;
; 5.716  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -2.694     ; 3.022      ;
; 5.761  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -2.697     ; 3.064      ;
; 8.273  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; 2.411      ; 10.684     ;
; 8.756  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; 2.415      ; 11.171     ;
; 8.773  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; -0.500       ; 2.411      ; 10.684     ;
; 8.801  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; 2.412      ; 11.213     ;
; 9.256  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; -0.500       ; 2.415      ; 11.171     ;
; 9.301  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; -0.500       ; 2.412      ; 11.213     ;
; 13.388 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -11.153    ; 2.235      ;
; 13.515 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -11.152    ; 2.363      ;
; 13.688 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -11.153    ; 2.535      ;
; 13.871 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -11.149    ; 2.722      ;
; 13.916 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -11.152    ; 2.764      ;
; 13.998 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -11.148    ; 2.850      ;
; 14.043 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -11.151    ; 2.892      ;
; 14.171 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -11.149    ; 3.022      ;
; 14.216 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -11.152    ; 3.064      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -6.940 ; -6.940       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -6.940 ; -6.940       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -6.940 ; -6.940       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -6.940 ; -6.940       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -6.940 ; -6.940       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -6.940 ; -6.940       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -6.940 ; -6.940       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|and_8|output|combout                                                                       ;
; -6.940 ; -6.940       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|and_8|output|combout                                                                       ;
; -6.940 ; -6.940       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|and_8|output~clkctrl|inclk[0]                                                              ;
; -6.940 ; -6.940       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|and_8|output~clkctrl|inclk[0]                                                              ;
; -6.940 ; -6.940       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|and_8|output~clkctrl|outclk                                                                ;
; -6.940 ; -6.940       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|and_8|output~clkctrl|outclk                                                                ;
; -6.940 ; -6.940       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; -6.940 ; -6.940       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; -6.940 ; -6.940       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; -6.940 ; -6.940       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; -6.940 ; -6.940       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; -6.940 ; -6.940       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|and_8|output|datac                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|and_8|output|datac                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|or_5|output|datac                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|or_5|output|datac                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'IR[0]'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; IR[0] ; Rise       ; IR[0]                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; IR[0]|combout                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; IR[0]|combout                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|and_4|output~0|datad                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|and_4|output~0|datad                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|and_8|output|combout                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|and_8|output|combout                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|and_8|output~clkctrl|inclk[0]                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|and_8|output~clkctrl|inclk[0]                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|and_8|output~clkctrl|outclk                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|and_8|output~clkctrl|outclk                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datac                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IR[*]     ; IR[0]      ; 0.848  ; 0.848  ; Rise       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 0.175  ; 0.175  ; Rise       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 0.848  ; 0.848  ; Rise       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; -7.397 ; -7.397 ; Rise       ; IR[0]           ;
; clk       ; IR[0]      ; -0.840 ; -0.840 ; Rise       ; IR[0]           ;
; irq       ; IR[0]      ; 3.897  ; 3.897  ; Rise       ; IR[0]           ;
; not_reset ; IR[0]      ; 1.252  ; 1.252  ; Rise       ; IR[0]           ;
; start     ; IR[0]      ; 4.537  ; 4.537  ; Rise       ; IR[0]           ;
; IR[*]     ; clk        ; 10.716 ; 10.716 ; Rise       ; clk             ;
;  IR[0]    ; clk        ; 10.043 ; 10.043 ; Rise       ; clk             ;
;  IR[1]    ; clk        ; 10.716 ; 10.716 ; Rise       ; clk             ;
;  IR[3]    ; clk        ; 1.058  ; 1.058  ; Rise       ; clk             ;
; clk       ; clk        ; 9.028  ; 9.028  ; Rise       ; clk             ;
; irq       ; clk        ; 13.765 ; 13.765 ; Rise       ; clk             ;
; not_reset ; clk        ; 11.120 ; 11.120 ; Rise       ; clk             ;
; start     ; clk        ; 14.405 ; 14.405 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IR[*]     ; IR[0]      ; 9.840 ; 9.840 ; Rise       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 9.840 ; 9.840 ; Rise       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 9.094 ; 9.094 ; Rise       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 8.887 ; 8.887 ; Rise       ; IR[0]           ;
; clk       ; IR[0]      ; 9.981 ; 9.981 ; Rise       ; IR[0]           ;
; irq       ; IR[0]      ; 4.819 ; 4.819 ; Rise       ; IR[0]           ;
; not_reset ; IR[0]      ; 5.992 ; 5.992 ; Rise       ; IR[0]           ;
; start     ; IR[0]      ; 4.359 ; 4.359 ; Rise       ; IR[0]           ;
; IR[*]     ; clk        ; 8.825 ; 8.825 ; Rise       ; clk             ;
;  IR[0]    ; clk        ; 8.825 ; 8.825 ; Rise       ; clk             ;
;  IR[1]    ; clk        ; 8.079 ; 8.079 ; Rise       ; clk             ;
;  IR[3]    ; clk        ; 7.872 ; 7.872 ; Rise       ; clk             ;
; clk       ; clk        ; 8.966 ; 8.966 ; Rise       ; clk             ;
; irq       ; clk        ; 3.804 ; 3.804 ; Rise       ; clk             ;
; not_reset ; clk        ; 4.977 ; 4.977 ; Rise       ; clk             ;
; start     ; clk        ; 3.344 ; 3.344 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; s_states[*]  ; IR[0]      ; 23.532 ; 23.532 ; Rise       ; IR[0]           ;
;  s_states[0] ; IR[0]      ; 23.532 ; 23.532 ; Rise       ; IR[0]           ;
;  s_states[1] ; IR[0]      ; 17.707 ; 17.707 ; Rise       ; IR[0]           ;
;  s_states[2] ; IR[0]      ; 17.407 ; 17.407 ; Rise       ; IR[0]           ;
;  s_states[3] ; IR[0]      ; 17.426 ; 17.426 ; Rise       ; IR[0]           ;
; s_states[*]  ; IR[0]      ; 10.975 ; 10.975 ; Fall       ; IR[0]           ;
;  s_states[0] ; IR[0]      ; 10.975 ; 10.975 ; Fall       ; IR[0]           ;
; s_states[*]  ; clk        ; 22.517 ; 22.517 ; Rise       ; clk             ;
;  s_states[0] ; clk        ; 22.517 ; 22.517 ; Rise       ; clk             ;
;  s_states[1] ; clk        ; 16.692 ; 16.692 ; Rise       ; clk             ;
;  s_states[2] ; clk        ; 16.392 ; 16.392 ; Rise       ; clk             ;
;  s_states[3] ; clk        ; 16.411 ; 16.411 ; Rise       ; clk             ;
; t_states[*]  ; clk        ; 7.533  ; 7.533  ; Rise       ; clk             ;
;  t_states[0] ; clk        ; 7.283  ; 7.283  ; Rise       ; clk             ;
;  t_states[1] ; clk        ; 7.533  ; 7.533  ; Rise       ; clk             ;
;  t_states[2] ; clk        ; 7.371  ; 7.371  ; Rise       ; clk             ;
;  t_states[3] ; clk        ; 7.482  ; 7.482  ; Rise       ; clk             ;
;  t_states[4] ; clk        ; 7.393  ; 7.393  ; Rise       ; clk             ;
;  t_states[5] ; clk        ; 7.123  ; 7.123  ; Rise       ; clk             ;
; s_states[*]  ; clk        ; 9.960  ; 9.960  ; Fall       ; clk             ;
;  s_states[0] ; clk        ; 9.960  ; 9.960  ; Fall       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; s_states[*]  ; IR[0]      ; 10.975 ; 10.975 ; Rise       ; IR[0]           ;
;  s_states[0] ; IR[0]      ; 10.975 ; 10.975 ; Rise       ; IR[0]           ;
;  s_states[1] ; IR[0]      ; 17.707 ; 17.707 ; Rise       ; IR[0]           ;
;  s_states[2] ; IR[0]      ; 17.407 ; 17.407 ; Rise       ; IR[0]           ;
;  s_states[3] ; IR[0]      ; 17.426 ; 17.426 ; Rise       ; IR[0]           ;
; s_states[*]  ; IR[0]      ; 10.975 ; 10.975 ; Fall       ; IR[0]           ;
;  s_states[0] ; IR[0]      ; 10.975 ; 10.975 ; Fall       ; IR[0]           ;
; s_states[*]  ; clk        ; 7.343  ; 7.343  ; Rise       ; clk             ;
;  s_states[0] ; clk        ; 7.343  ; 7.343  ; Rise       ; clk             ;
;  s_states[1] ; clk        ; 9.252  ; 9.252  ; Rise       ; clk             ;
;  s_states[2] ; clk        ; 8.952  ; 8.952  ; Rise       ; clk             ;
;  s_states[3] ; clk        ; 8.971  ; 8.971  ; Rise       ; clk             ;
; t_states[*]  ; clk        ; 6.834  ; 6.834  ; Rise       ; clk             ;
;  t_states[0] ; clk        ; 7.004  ; 7.004  ; Rise       ; clk             ;
;  t_states[1] ; clk        ; 7.258  ; 7.258  ; Rise       ; clk             ;
;  t_states[2] ; clk        ; 7.060  ; 7.060  ; Rise       ; clk             ;
;  t_states[3] ; clk        ; 7.131  ; 7.131  ; Rise       ; clk             ;
;  t_states[4] ; clk        ; 7.140  ; 7.140  ; Rise       ; clk             ;
;  t_states[5] ; clk        ; 6.834  ; 6.834  ; Rise       ; clk             ;
; s_states[*]  ; clk        ; 7.343  ; 7.343  ; Fall       ; clk             ;
;  s_states[0] ; clk        ; 7.343  ; 7.343  ; Fall       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IR[1]      ; s_states[0] ; 11.648 ; 11.648 ; 11.648 ; 11.648 ;
; irq        ; s_states[0] ; 14.697 ; 14.697 ; 14.697 ; 14.697 ;
; not_reset  ; s_states[0] ; 12.052 ;        ;        ; 12.052 ;
; start      ; s_states[0] ; 15.337 ; 15.337 ; 15.337 ; 15.337 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IR[1]      ; s_states[0] ; 11.648 ; 11.648 ; 11.648 ; 11.648 ;
; irq        ; s_states[0] ; 14.697 ; 14.697 ; 14.697 ; 14.697 ;
; not_reset  ; s_states[0] ; 12.052 ;        ;        ; 12.052 ;
; start      ; s_states[0] ; 11.141 ; 11.141 ; 11.141 ; 11.141 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -6.371 ; -35.399       ;
; IR[0] ; -2.827 ; -8.262        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; IR[0] ; -3.559 ; -10.660       ;
; clk   ; -3.216 ; -9.631        ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.887 ; -35.188               ;
; IR[0] ; -1.222 ; -1.222                ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.371 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -3.953     ; 3.022      ;
; -6.366 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -3.951     ; 3.002      ;
; -6.316 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -3.952     ; 2.968      ;
; -6.311 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -3.950     ; 2.948      ;
; -6.210 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -3.953     ; 2.845      ;
; -6.155 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -3.952     ; 2.791      ;
; -6.028 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -3.610     ; 3.022      ;
; -6.023 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -3.608     ; 3.002      ;
; -5.973 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -3.609     ; 2.968      ;
; -5.968 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -3.607     ; 2.948      ;
; -5.867 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -3.610     ; 2.845      ;
; -5.812 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -3.609     ; 2.791      ;
; -5.557 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -2.731     ; 3.279      ;
; -5.502 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -2.730     ; 3.225      ;
; -5.495 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -2.730     ; 3.296      ;
; -5.440 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -2.729     ; 3.242      ;
; -5.400 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -2.730     ; 3.281      ;
; -5.345 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -2.729     ; 3.227      ;
; -5.214 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -2.388     ; 3.279      ;
; -5.159 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -2.387     ; 3.225      ;
; -5.152 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -2.387     ; 3.296      ;
; -5.143 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -2.731     ; 2.865      ;
; -5.097 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -2.386     ; 3.242      ;
; -5.057 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -2.387     ; 3.281      ;
; -5.002 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -2.386     ; 3.227      ;
; -4.819 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -2.730     ; 2.620      ;
; -4.800 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -2.388     ; 2.865      ;
; -4.713 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; -2.730     ; 2.594      ;
; -4.476 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -2.387     ; 2.620      ;
; -4.370 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -2.387     ; 2.594      ;
; -4.248 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -3.953     ; 0.899      ;
; -4.243 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -3.951     ; 0.879      ;
; -4.087 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; -3.953     ; 0.722      ;
; -3.905 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -3.610     ; 0.899      ;
; -3.900 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -3.608     ; 0.879      ;
; -3.744 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -3.610     ; 0.722      ;
; -2.852 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.456      ;
; -2.847 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.002      ; 3.436      ;
; -2.819 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.002     ; 3.421      ;
; -2.814 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.401      ;
; -2.762 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.500        ; 1.021      ; 3.887      ;
; -2.757 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.500        ; 1.023      ; 3.867      ;
; -2.742 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.346      ;
; -2.737 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.002      ; 3.326      ;
; -2.691 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.279      ;
; -2.658 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.002     ; 3.244      ;
; -2.601 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.500        ; 1.021      ; 3.710      ;
; -2.581 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 3.169      ;
; -2.419 ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.021      ; 3.544      ;
; -2.414 ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.023      ; 3.524      ;
; -2.262 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; 1.021      ; 3.887      ;
; -2.258 ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.021      ; 3.367      ;
; -2.257 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; 1.023      ; 3.867      ;
; -2.101 ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 1.000        ; 1.021      ; 3.710      ;
; -2.038 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.222      ; 3.713      ;
; -2.005 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.220      ; 3.678      ;
; -1.976 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.223      ; 3.730      ;
; -1.948 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.500        ; 2.243      ; 4.144      ;
; -1.943 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.221      ; 3.695      ;
; -1.928 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.222      ; 3.603      ;
; -1.919 ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.021      ; 3.544      ;
; -1.914 ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.023      ; 3.524      ;
; -1.886 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.500        ; 2.244      ; 4.161      ;
; -1.881 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.223      ; 3.715      ;
; -1.866 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.223      ; 3.620      ;
; -1.848 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.221      ; 3.680      ;
; -1.791 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.500        ; 2.244      ; 4.146      ;
; -1.771 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.223      ; 3.605      ;
; -1.758 ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.021      ; 3.367      ;
; -1.605 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.243      ; 3.801      ;
; -1.543 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.244      ; 3.818      ;
; -1.448 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; 2.243      ; 4.144      ;
; -1.448 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.244      ; 3.803      ;
; -1.386 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; 2.244      ; 4.161      ;
; -1.291 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 1.000        ; 2.244      ; 4.146      ;
; -1.105 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.243      ; 3.801      ;
; -1.043 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.244      ; 3.818      ;
; -0.948 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.244      ; 3.803      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'IR[0]'                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.827 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -0.001     ; 3.279      ;
; -2.772 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.000      ; 3.225      ;
; -2.765 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.000      ; 3.296      ;
; -2.710 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.001      ; 3.242      ;
; -2.670 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.000      ; 3.281      ;
; -2.615 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.001      ; 3.227      ;
; -2.484 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 0.342      ; 3.279      ;
; -2.429 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 0.343      ; 3.225      ;
; -2.422 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 0.343      ; 3.296      ;
; -2.413 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; -0.001     ; 2.865      ;
; -2.367 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 0.344      ; 3.242      ;
; -2.327 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 0.343      ; 3.281      ;
; -2.272 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 0.344      ; 3.227      ;
; -2.089 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.000      ; 2.620      ;
; -2.070 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 0.342      ; 2.865      ;
; -1.983 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 0.000      ; 2.594      ;
; -1.746 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 0.343      ; 2.620      ;
; -1.640 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 0.343      ; 2.594      ;
; 0.692  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 3.952      ; 3.713      ;
; 0.725  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 3.950      ; 3.678      ;
; 0.754  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 3.953      ; 3.730      ;
; 0.782  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; 4.973      ; 4.144      ;
; 0.787  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 3.951      ; 3.695      ;
; 0.802  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 3.952      ; 3.603      ;
; 0.844  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; 4.974      ; 4.161      ;
; 0.849  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 3.953      ; 3.715      ;
; 0.864  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 3.953      ; 3.620      ;
; 0.882  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 3.951      ; 3.680      ;
; 0.939  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.500        ; 4.974      ; 4.146      ;
; 0.959  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 3.953      ; 3.605      ;
; 1.125  ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.500        ; 4.973      ; 3.801      ;
; 1.187  ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.500        ; 4.974      ; 3.818      ;
; 1.282  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 4.973      ; 4.144      ;
; 1.282  ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.500        ; 4.974      ; 3.803      ;
; 1.344  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 4.974      ; 4.161      ;
; 1.439  ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 1.000        ; 4.974      ; 4.146      ;
; 1.625  ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 4.973      ; 3.801      ;
; 1.687  ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 4.974      ; 3.818      ;
; 1.782  ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 1.000        ; 4.974      ; 3.803      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'IR[0]'                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.559 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 4.973      ; 1.414      ;
; -3.558 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 4.974      ; 1.416      ;
; -3.543 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 4.974      ; 1.431      ;
; -3.542 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 4.974      ; 1.432      ;
; -3.515 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 4.974      ; 1.459      ;
; -3.439 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 4.973      ; 1.534      ;
; -3.059 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; -0.500       ; 4.973      ; 1.414      ;
; -3.058 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; -0.500       ; 4.974      ; 1.416      ;
; -3.043 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; -0.500       ; 4.974      ; 1.431      ;
; -3.042 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 4.974      ; 1.432      ;
; -3.015 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 4.974      ; 1.459      ;
; -2.939 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; -0.500       ; 4.973      ; 1.534      ;
; -2.768 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 3.952      ; 1.184      ;
; -2.767 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 3.953      ; 1.186      ;
; -2.752 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 3.953      ; 1.201      ;
; -2.712 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 3.950      ; 1.238      ;
; -2.711 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 3.951      ; 1.240      ;
; -2.696 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 3.951      ; 1.255      ;
; -2.656 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 3.952      ; 1.296      ;
; -2.655 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 3.953      ; 1.298      ;
; -2.640 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 3.953      ; 1.313      ;
; -2.340 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 2.730      ; 0.390      ;
; -2.121 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 2.730      ; 0.609      ;
; -2.120 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 2.730      ; 0.610      ;
; -2.110 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 2.730      ; 0.620      ;
; -1.985 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 2.729      ; 0.744      ;
; -1.916 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 2.731      ; 0.815      ;
; -1.901 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 2.731      ; 0.830      ;
; -1.861 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 2.730      ; 0.869      ;
; -1.573 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IR[0]       ; 0.000        ; 2.729      ; 1.156      ;
; 0.390  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.000      ; 0.390      ;
; 0.609  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.000      ; 0.609      ;
; 0.610  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.000      ; 0.610      ;
; 0.620  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.000      ; 0.620      ;
; 0.745  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; -0.001     ; 0.744      ;
; 0.814  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.001      ; 0.815      ;
; 0.829  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.001      ; 0.830      ;
; 0.869  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; 0.000      ; 0.869      ;
; 1.157  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; IR[0]       ; 0.000        ; -0.001     ; 1.156      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.216 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 4.630      ; 1.414      ;
; -3.215 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 4.631      ; 1.416      ;
; -3.200 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 4.631      ; 1.431      ;
; -3.199 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; 4.631      ; 1.432      ;
; -3.172 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; 4.631      ; 1.459      ;
; -3.096 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; 4.630      ; 1.534      ;
; -2.716 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 4.630      ; 1.414      ;
; -2.715 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 4.631      ; 1.416      ;
; -2.700 ; clk                                                                                                            ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 4.631      ; 1.431      ;
; -2.699 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; -0.500       ; 4.631      ; 1.432      ;
; -2.672 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; -0.500       ; 4.631      ; 1.459      ;
; -2.596 ; IR[0]                                                                                                          ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; -0.500       ; 4.630      ; 1.534      ;
; -2.425 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 3.609      ; 1.184      ;
; -2.424 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 3.610      ; 1.186      ;
; -2.409 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 3.610      ; 1.201      ;
; -2.369 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 3.607      ; 1.238      ;
; -2.368 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 3.608      ; 1.240      ;
; -2.353 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 3.608      ; 1.255      ;
; -2.313 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 3.609      ; 1.296      ;
; -2.312 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 3.610      ; 1.298      ;
; -2.297 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 3.610      ; 1.313      ;
; -1.997 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.387      ; 0.390      ;
; -1.778 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.387      ; 0.609      ;
; -1.777 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.387      ; 0.610      ;
; -1.767 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.387      ; 0.620      ;
; -1.642 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.386      ; 0.744      ;
; -1.573 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.388      ; 0.815      ;
; -1.558 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.388      ; 0.830      ;
; -1.518 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.387      ; 0.869      ;
; -1.230 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.386      ; 1.156      ;
; 0.164  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.021      ; 1.185      ;
; 0.391  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.023      ; 1.414      ;
; 0.392  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.021      ; 1.413      ;
; 0.396  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.402  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.477  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.477      ;
; 0.632  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.002      ; 0.634      ;
; 0.664  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.021      ; 1.185      ;
; 0.733  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -0.343     ; 0.390      ;
; 0.812  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.812      ;
; 0.868  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.002     ; 0.866      ;
; 0.891  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.023      ; 1.414      ;
; 0.892  ; clk                                                                                                            ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.021      ; 1.413      ;
; 0.952  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -0.343     ; 0.609      ;
; 0.953  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -0.343     ; 0.610      ;
; 0.963  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -0.343     ; 0.620      ;
; 0.982  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.002     ; 0.980      ;
; 1.019  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.019      ;
; 1.088  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -0.344     ; 0.744      ;
; 1.157  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -0.342     ; 0.815      ;
; 1.172  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -0.342     ; 0.830      ;
; 1.174  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.176      ;
; 1.212  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -0.343     ; 0.869      ;
; 1.500  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IR[0]        ; clk         ; 0.000        ; -0.344     ; 1.156      ;
; 1.945  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -1.223     ; 0.722      ;
; 2.004  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -1.222     ; 0.782      ;
; 2.059  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -1.223     ; 0.836      ;
; 2.100  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -1.221     ; 0.879      ;
; 2.122  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -1.223     ; 0.899      ;
; 2.159  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -1.220     ; 0.939      ;
; 2.181  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -1.222     ; 0.959      ;
; 2.214  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -1.221     ; 0.993      ;
; 2.236  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -1.223     ; 1.013      ;
; 2.689  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; 1.021      ; 3.710      ;
; 2.844  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; 1.023      ; 3.867      ;
; 2.866  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; 1.021      ; 3.887      ;
; 3.189  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; -0.500       ; 1.021      ; 3.710      ;
; 3.344  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; -0.500       ; 1.023      ; 3.867      ;
; 3.366  ; IR[0]                                                                                                          ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; -0.500       ; 1.021      ; 3.887      ;
; 4.675  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -3.953     ; 0.722      ;
; 4.734  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -3.952     ; 0.782      ;
; 4.789  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -3.953     ; 0.836      ;
; 4.830  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -3.951     ; 0.879      ;
; 4.852  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -3.953     ; 0.899      ;
; 4.889  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -3.950     ; 0.939      ;
; 4.911  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -3.952     ; 0.959      ;
; 4.944  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -3.951     ; 0.993      ;
; 4.966  ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IR[0]        ; clk         ; 0.000        ; -3.953     ; 1.013      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|and_8|output|combout                                                                       ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|and_8|output|combout                                                                       ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|and_8|output~clkctrl|inclk[0]                                                              ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|and_8|output~clkctrl|inclk[0]                                                              ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|and_8|output~clkctrl|outclk                                                                ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|and_8|output~clkctrl|outclk                                                                ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|and_8|output|datac                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|and_8|output|datac                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|or_5|output|datac                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|or_5|output|datac                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'IR[0]'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; IR[0] ; Rise       ; IR[0]                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; IR[0]|combout                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; IR[0]|combout                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_1|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_2|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_3|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|and_4|output~0|datad                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|and_4|output~0|datad                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|and_8|output|combout                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|and_8|output|combout                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|and_8|output~clkctrl|inclk[0]                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|and_8|output~clkctrl|inclk[0]                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|and_8|output~clkctrl|outclk                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|and_8|output~clkctrl|outclk                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datac                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IR[0] ; Rise       ; s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datac                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IR[*]     ; IR[0]      ; -0.030 ; -0.030 ; Rise       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; -0.282 ; -0.282 ; Rise       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; -0.030 ; -0.030 ; Rise       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; -2.725 ; -2.725 ; Rise       ; IR[0]           ;
; clk       ; IR[0]      ; -0.625 ; -0.625 ; Rise       ; IR[0]           ;
; irq       ; IR[0]      ; 1.826  ; 1.826  ; Rise       ; IR[0]           ;
; not_reset ; IR[0]      ; 0.926  ; 0.926  ; Rise       ; IR[0]           ;
; start     ; IR[0]      ; 2.011  ; 2.011  ; Rise       ; IR[0]           ;
; IR[*]     ; clk        ; 3.514  ; 3.514  ; Rise       ; clk             ;
;  IR[0]    ; clk        ; 3.262  ; 3.262  ; Rise       ; clk             ;
;  IR[1]    ; clk        ; 3.514  ; 3.514  ; Rise       ; clk             ;
;  IR[3]    ; clk        ; 0.005  ; 0.005  ; Rise       ; clk             ;
; clk       ; clk        ; 2.919  ; 2.919  ; Rise       ; clk             ;
; irq       ; clk        ; 5.370  ; 5.370  ; Rise       ; clk             ;
; not_reset ; clk        ; 4.470  ; 4.470  ; Rise       ; clk             ;
; start     ; clk        ; 5.555  ; 5.555  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IR[*]     ; IR[0]      ; 3.542 ; 3.542 ; Rise       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 3.542 ; 3.542 ; Rise       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 3.292 ; 3.292 ; Rise       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 3.222 ; 3.222 ; Rise       ; IR[0]           ;
; clk       ; IR[0]      ; 3.559 ; 3.559 ; Rise       ; IR[0]           ;
; irq       ; IR[0]      ; 1.005 ; 1.005 ; Rise       ; IR[0]           ;
; not_reset ; IR[0]      ; 1.400 ; 1.400 ; Rise       ; IR[0]           ;
; start     ; IR[0]      ; 0.866 ; 0.866 ; Rise       ; IR[0]           ;
; IR[*]     ; clk        ; 3.199 ; 3.199 ; Rise       ; clk             ;
;  IR[0]    ; clk        ; 3.199 ; 3.199 ; Rise       ; clk             ;
;  IR[1]    ; clk        ; 2.949 ; 2.949 ; Rise       ; clk             ;
;  IR[3]    ; clk        ; 2.879 ; 2.879 ; Rise       ; clk             ;
; clk       ; clk        ; 3.216 ; 3.216 ; Rise       ; clk             ;
; irq       ; clk        ; 0.662 ; 0.662 ; Rise       ; clk             ;
; not_reset ; clk        ; 1.057 ; 1.057 ; Rise       ; clk             ;
; start     ; clk        ; 0.523 ; 0.523 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; s_states[*]  ; IR[0]      ; 8.626 ; 8.626 ; Rise       ; IR[0]           ;
;  s_states[0] ; IR[0]      ; 8.626 ; 8.626 ; Rise       ; IR[0]           ;
;  s_states[1] ; IR[0]      ; 6.804 ; 6.804 ; Rise       ; IR[0]           ;
;  s_states[2] ; IR[0]      ; 6.663 ; 6.663 ; Rise       ; IR[0]           ;
;  s_states[3] ; IR[0]      ; 6.712 ; 6.712 ; Rise       ; IR[0]           ;
; s_states[*]  ; IR[0]      ; 4.228 ; 4.228 ; Fall       ; IR[0]           ;
;  s_states[0] ; IR[0]      ; 4.228 ; 4.228 ; Fall       ; IR[0]           ;
; s_states[*]  ; clk        ; 8.283 ; 8.283 ; Rise       ; clk             ;
;  s_states[0] ; clk        ; 8.283 ; 8.283 ; Rise       ; clk             ;
;  s_states[1] ; clk        ; 6.461 ; 6.461 ; Rise       ; clk             ;
;  s_states[2] ; clk        ; 6.320 ; 6.320 ; Rise       ; clk             ;
;  s_states[3] ; clk        ; 6.369 ; 6.369 ; Rise       ; clk             ;
; t_states[*]  ; clk        ; 3.168 ; 3.168 ; Rise       ; clk             ;
;  t_states[0] ; clk        ; 3.109 ; 3.109 ; Rise       ; clk             ;
;  t_states[1] ; clk        ; 3.151 ; 3.151 ; Rise       ; clk             ;
;  t_states[2] ; clk        ; 3.083 ; 3.083 ; Rise       ; clk             ;
;  t_states[3] ; clk        ; 3.165 ; 3.165 ; Rise       ; clk             ;
;  t_states[4] ; clk        ; 3.168 ; 3.168 ; Rise       ; clk             ;
;  t_states[5] ; clk        ; 3.065 ; 3.065 ; Rise       ; clk             ;
; s_states[*]  ; clk        ; 3.885 ; 3.885 ; Fall       ; clk             ;
;  s_states[0] ; clk        ; 3.885 ; 3.885 ; Fall       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; s_states[*]  ; IR[0]      ; 4.228 ; 4.228 ; Rise       ; IR[0]           ;
;  s_states[0] ; IR[0]      ; 4.228 ; 4.228 ; Rise       ; IR[0]           ;
;  s_states[1] ; IR[0]      ; 6.804 ; 6.804 ; Rise       ; IR[0]           ;
;  s_states[2] ; IR[0]      ; 6.663 ; 6.663 ; Rise       ; IR[0]           ;
;  s_states[3] ; IR[0]      ; 6.712 ; 6.712 ; Rise       ; IR[0]           ;
; s_states[*]  ; IR[0]      ; 4.228 ; 4.228 ; Fall       ; IR[0]           ;
;  s_states[0] ; IR[0]      ; 4.228 ; 4.228 ; Fall       ; IR[0]           ;
; s_states[*]  ; clk        ; 3.060 ; 3.060 ; Rise       ; clk             ;
;  s_states[0] ; clk        ; 3.060 ; 3.060 ; Rise       ; clk             ;
;  s_states[1] ; clk        ; 4.074 ; 4.074 ; Rise       ; clk             ;
;  s_states[2] ; clk        ; 3.933 ; 3.933 ; Rise       ; clk             ;
;  s_states[3] ; clk        ; 3.982 ; 3.982 ; Rise       ; clk             ;
; t_states[*]  ; clk        ; 2.955 ; 2.955 ; Rise       ; clk             ;
;  t_states[0] ; clk        ; 2.997 ; 2.997 ; Rise       ; clk             ;
;  t_states[1] ; clk        ; 3.035 ; 3.035 ; Rise       ; clk             ;
;  t_states[2] ; clk        ; 2.971 ; 2.971 ; Rise       ; clk             ;
;  t_states[3] ; clk        ; 3.053 ; 3.053 ; Rise       ; clk             ;
;  t_states[4] ; clk        ; 3.062 ; 3.062 ; Rise       ; clk             ;
;  t_states[5] ; clk        ; 2.955 ; 2.955 ; Rise       ; clk             ;
; s_states[*]  ; clk        ; 3.060 ; 3.060 ; Fall       ; clk             ;
;  s_states[0] ; clk        ; 3.060 ; 3.060 ; Fall       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[1]      ; s_states[0] ; 4.480 ; 4.480 ; 4.480 ; 4.480 ;
; irq        ; s_states[0] ; 6.336 ; 6.336 ; 6.336 ; 6.336 ;
; not_reset  ; s_states[0] ; 5.436 ;       ;       ; 5.436 ;
; start      ; s_states[0] ; 6.521 ; 6.521 ; 6.521 ; 6.521 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[1]      ; s_states[0] ; 4.480 ; 4.480 ; 4.480 ; 4.480 ;
; irq        ; s_states[0] ; 6.336 ; 6.336 ; 6.336 ; 6.336 ;
; not_reset  ; s_states[0] ; 5.436 ;       ;       ; 5.436 ;
; start      ; s_states[0] ; 5.166 ; 5.166 ; 5.166 ; 5.166 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+----------+---------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack ; -20.686  ; -9.981  ; N/A      ; N/A     ; -6.940              ;
;  IR[0]           ; -10.818  ; -9.981  ; N/A      ; N/A     ; -1.469              ;
;  clk             ; -20.686  ; -8.966  ; N/A      ; N/A     ; -6.940              ;
; Design-wide TNS  ; -150.557 ; -56.765 ; 0.0      ; 0.0     ; -127.858            ;
;  IR[0]           ; -31.809  ; -29.905 ; N/A      ; N/A     ; -1.469              ;
;  clk             ; -118.748 ; -26.860 ; N/A      ; N/A     ; -126.389            ;
+------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IR[*]     ; IR[0]      ; 0.848  ; 0.848  ; Rise       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 0.175  ; 0.175  ; Rise       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 0.848  ; 0.848  ; Rise       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; -2.725 ; -2.725 ; Rise       ; IR[0]           ;
; clk       ; IR[0]      ; -0.625 ; -0.625 ; Rise       ; IR[0]           ;
; irq       ; IR[0]      ; 3.897  ; 3.897  ; Rise       ; IR[0]           ;
; not_reset ; IR[0]      ; 1.252  ; 1.252  ; Rise       ; IR[0]           ;
; start     ; IR[0]      ; 4.537  ; 4.537  ; Rise       ; IR[0]           ;
; IR[*]     ; clk        ; 10.716 ; 10.716 ; Rise       ; clk             ;
;  IR[0]    ; clk        ; 10.043 ; 10.043 ; Rise       ; clk             ;
;  IR[1]    ; clk        ; 10.716 ; 10.716 ; Rise       ; clk             ;
;  IR[3]    ; clk        ; 1.058  ; 1.058  ; Rise       ; clk             ;
; clk       ; clk        ; 9.028  ; 9.028  ; Rise       ; clk             ;
; irq       ; clk        ; 13.765 ; 13.765 ; Rise       ; clk             ;
; not_reset ; clk        ; 11.120 ; 11.120 ; Rise       ; clk             ;
; start     ; clk        ; 14.405 ; 14.405 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IR[*]     ; IR[0]      ; 9.840 ; 9.840 ; Rise       ; IR[0]           ;
;  IR[0]    ; IR[0]      ; 9.840 ; 9.840 ; Rise       ; IR[0]           ;
;  IR[1]    ; IR[0]      ; 9.094 ; 9.094 ; Rise       ; IR[0]           ;
;  IR[3]    ; IR[0]      ; 8.887 ; 8.887 ; Rise       ; IR[0]           ;
; clk       ; IR[0]      ; 9.981 ; 9.981 ; Rise       ; IR[0]           ;
; irq       ; IR[0]      ; 4.819 ; 4.819 ; Rise       ; IR[0]           ;
; not_reset ; IR[0]      ; 5.992 ; 5.992 ; Rise       ; IR[0]           ;
; start     ; IR[0]      ; 4.359 ; 4.359 ; Rise       ; IR[0]           ;
; IR[*]     ; clk        ; 8.825 ; 8.825 ; Rise       ; clk             ;
;  IR[0]    ; clk        ; 8.825 ; 8.825 ; Rise       ; clk             ;
;  IR[1]    ; clk        ; 8.079 ; 8.079 ; Rise       ; clk             ;
;  IR[3]    ; clk        ; 7.872 ; 7.872 ; Rise       ; clk             ;
; clk       ; clk        ; 8.966 ; 8.966 ; Rise       ; clk             ;
; irq       ; clk        ; 3.804 ; 3.804 ; Rise       ; clk             ;
; not_reset ; clk        ; 4.977 ; 4.977 ; Rise       ; clk             ;
; start     ; clk        ; 3.344 ; 3.344 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; s_states[*]  ; IR[0]      ; 23.532 ; 23.532 ; Rise       ; IR[0]           ;
;  s_states[0] ; IR[0]      ; 23.532 ; 23.532 ; Rise       ; IR[0]           ;
;  s_states[1] ; IR[0]      ; 17.707 ; 17.707 ; Rise       ; IR[0]           ;
;  s_states[2] ; IR[0]      ; 17.407 ; 17.407 ; Rise       ; IR[0]           ;
;  s_states[3] ; IR[0]      ; 17.426 ; 17.426 ; Rise       ; IR[0]           ;
; s_states[*]  ; IR[0]      ; 10.975 ; 10.975 ; Fall       ; IR[0]           ;
;  s_states[0] ; IR[0]      ; 10.975 ; 10.975 ; Fall       ; IR[0]           ;
; s_states[*]  ; clk        ; 22.517 ; 22.517 ; Rise       ; clk             ;
;  s_states[0] ; clk        ; 22.517 ; 22.517 ; Rise       ; clk             ;
;  s_states[1] ; clk        ; 16.692 ; 16.692 ; Rise       ; clk             ;
;  s_states[2] ; clk        ; 16.392 ; 16.392 ; Rise       ; clk             ;
;  s_states[3] ; clk        ; 16.411 ; 16.411 ; Rise       ; clk             ;
; t_states[*]  ; clk        ; 7.533  ; 7.533  ; Rise       ; clk             ;
;  t_states[0] ; clk        ; 7.283  ; 7.283  ; Rise       ; clk             ;
;  t_states[1] ; clk        ; 7.533  ; 7.533  ; Rise       ; clk             ;
;  t_states[2] ; clk        ; 7.371  ; 7.371  ; Rise       ; clk             ;
;  t_states[3] ; clk        ; 7.482  ; 7.482  ; Rise       ; clk             ;
;  t_states[4] ; clk        ; 7.393  ; 7.393  ; Rise       ; clk             ;
;  t_states[5] ; clk        ; 7.123  ; 7.123  ; Rise       ; clk             ;
; s_states[*]  ; clk        ; 9.960  ; 9.960  ; Fall       ; clk             ;
;  s_states[0] ; clk        ; 9.960  ; 9.960  ; Fall       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; s_states[*]  ; IR[0]      ; 4.228 ; 4.228 ; Rise       ; IR[0]           ;
;  s_states[0] ; IR[0]      ; 4.228 ; 4.228 ; Rise       ; IR[0]           ;
;  s_states[1] ; IR[0]      ; 6.804 ; 6.804 ; Rise       ; IR[0]           ;
;  s_states[2] ; IR[0]      ; 6.663 ; 6.663 ; Rise       ; IR[0]           ;
;  s_states[3] ; IR[0]      ; 6.712 ; 6.712 ; Rise       ; IR[0]           ;
; s_states[*]  ; IR[0]      ; 4.228 ; 4.228 ; Fall       ; IR[0]           ;
;  s_states[0] ; IR[0]      ; 4.228 ; 4.228 ; Fall       ; IR[0]           ;
; s_states[*]  ; clk        ; 3.060 ; 3.060 ; Rise       ; clk             ;
;  s_states[0] ; clk        ; 3.060 ; 3.060 ; Rise       ; clk             ;
;  s_states[1] ; clk        ; 4.074 ; 4.074 ; Rise       ; clk             ;
;  s_states[2] ; clk        ; 3.933 ; 3.933 ; Rise       ; clk             ;
;  s_states[3] ; clk        ; 3.982 ; 3.982 ; Rise       ; clk             ;
; t_states[*]  ; clk        ; 2.955 ; 2.955 ; Rise       ; clk             ;
;  t_states[0] ; clk        ; 2.997 ; 2.997 ; Rise       ; clk             ;
;  t_states[1] ; clk        ; 3.035 ; 3.035 ; Rise       ; clk             ;
;  t_states[2] ; clk        ; 2.971 ; 2.971 ; Rise       ; clk             ;
;  t_states[3] ; clk        ; 3.053 ; 3.053 ; Rise       ; clk             ;
;  t_states[4] ; clk        ; 3.062 ; 3.062 ; Rise       ; clk             ;
;  t_states[5] ; clk        ; 2.955 ; 2.955 ; Rise       ; clk             ;
; s_states[*]  ; clk        ; 3.060 ; 3.060 ; Fall       ; clk             ;
;  s_states[0] ; clk        ; 3.060 ; 3.060 ; Fall       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IR[1]      ; s_states[0] ; 11.648 ; 11.648 ; 11.648 ; 11.648 ;
; irq        ; s_states[0] ; 14.697 ; 14.697 ; 14.697 ; 14.697 ;
; not_reset  ; s_states[0] ; 12.052 ;        ;        ; 12.052 ;
; start      ; s_states[0] ; 15.337 ; 15.337 ; 15.337 ; 15.337 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[1]      ; s_states[0] ; 4.480 ; 4.480 ; 4.480 ; 4.480 ;
; irq        ; s_states[0] ; 6.336 ; 6.336 ; 6.336 ; 6.336 ;
; not_reset  ; s_states[0] ; 5.436 ;       ;       ; 5.436 ;
; start      ; s_states[0] ; 5.166 ; 5.166 ; 5.166 ; 5.166 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 286      ; 22       ; 0        ; 0        ;
; IR[0]      ; clk      ; 86       ; 11       ; 0        ; 0        ;
; clk        ; IR[0]    ; 168      ; 12       ; 0        ; 0        ;
; IR[0]      ; IR[0]    ; 56       ; 8        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 286      ; 22       ; 0        ; 0        ;
; IR[0]      ; clk      ; 86       ; 11       ; 0        ; 0        ;
; clk        ; IR[0]    ; 168      ; 12       ; 0        ; 0        ;
; IR[0]      ; IR[0]    ; 56       ; 8        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 33    ; 33   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jan  5 18:50:07 2017
Info: Command: quartus_sta state_generator -c state_generator
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'state_generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name IR[0] IR[0]
    Info (332105): create_clock -period 1.000 -name clk clk
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 22 nodes
    Warning (332126): Node "s_state_generator_0|and_8|output|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "t_state_generator_0|or_2|output~1|datab"
    Warning (332126): Node "t_state_generator_0|or_2|output~1|combout"
    Warning (332126): Node "s_state_generator_0|and_8|output|datab"
    Warning (332126): Node "s_state_generator_0|or_5|output|datab"
    Warning (332126): Node "s_state_generator_0|or_5|output|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "s_state_generator_0|and_4|output~0|datab"
    Warning (332126): Node "s_state_generator_0|and_4|output~0|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: s_state_generator_0|and_4|output~0|datad  to: t_state_generator_0|or_2|output~1|combout
    Info (332098): From: s_state_generator_0|and_8|output|datac  to: s_state_generator_0|and_4|output~0|combout
    Info (332098): From: s_state_generator_0|or_5|output|datac  to: s_state_generator_0|and_4|output~0|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -20.686
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -20.686      -118.748 clk 
    Info (332119):   -10.818       -31.809 IR[0] 
Info (332146): Worst-case hold slack is -9.981
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.981       -29.905 IR[0] 
    Info (332119):    -8.966       -26.860 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -6.940
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.940      -126.389 clk 
    Info (332119):    -1.469        -1.469 IR[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: s_state_generator_0|and_4|output~0|datad  to: t_state_generator_0|or_2|output~1|combout
    Info (332098): From: s_state_generator_0|and_8|output|datac  to: s_state_generator_0|and_4|output~0|combout
    Info (332098): From: s_state_generator_0|or_5|output|datac  to: s_state_generator_0|and_4|output~0|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.371
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.371       -35.399 clk 
    Info (332119):    -2.827        -8.262 IR[0] 
Info (332146): Worst-case hold slack is -3.559
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.559       -10.660 IR[0] 
    Info (332119):    -3.216        -9.631 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.887
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.887       -35.188 clk 
    Info (332119):    -1.222        -1.222 IR[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 587 megabytes
    Info: Processing ended: Thu Jan  5 18:50:08 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


