{
    "name": "RS5",
    "folder": "RS5",
    "sim_files": [
        "proto/Testbench_FPGA_Platform.sv",
        "riscof/riscof_tb.sv",
        "sim/RAM_mem.sv",
        "sim/testbench.sv"
    ],
    "files": [
        "proto/Peripherals.sv",
        "proto/RS5_FPGA_Platform.sv",
        "proto/RS5_FPGA_Platform_SUME.sv",
        "proto/UART_RX_CTRL.sv",
        "rtl/CSRBank.sv",
        "rtl/RS5.sv",
        "rtl/RS5_pkg.sv",
        "rtl/aes_unit.sv",
        "rtl/amo.sv",
        "rtl/decode.sv",
        "rtl/decompresser.sv",
        "rtl/div.sv",
        "rtl/execute.sv",
        "rtl/fetch.sv",
        "rtl/lrsc.sv",
        "rtl/mmu.sv",
        "rtl/mul.sv",
        "rtl/mulNbits.sv",
        "rtl/plic.sv",
        "rtl/regbank.sv",
        "rtl/retire.sv",
        "rtl/rtc.sv",
        "rtl/vectorUnit.sv",
        "rtl/aes/riscv_crypto_aes_fwd_sbox.sv",
        "rtl/aes/riscv_crypto_aes_sbox.sv",
        "rtl/aes/riscv_crypto_sbox_aes_out.sv",
        "rtl/aes/riscv_crypto_sbox_aes_top.sv",
        "rtl/aes/riscv_crypto_sbox_inv_mid.sv",
        "rtl/vector/vectorALU.sv",
        "rtl/vector/vectorCSRs.sv",
        "rtl/vector/vectorLSU.sv",
        "rtl/vector/vectorLane.sv",
        "rtl/vector/vectorReductionTree.sv",
        "rtl/vector/vectorReductions.sv",
        "rtl/vector/vectorRegbank.sv",
        "rtl/vector/vectorSlide.sv",
        "proto/Debouncer.vhd",
        "proto/UART_TX_CTRL.vhd"
    ],
    "include_dirs": [
        "rtl"
    ],
    "repository": "https://github.com/gaph-pucrs/RS5.git",
    "top_module": "RS5",
    "extra_flags": [],
    "language_version": "2012",
    "march": "rv32i",
    "two_memory": false
}