// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="BlackBoxJam,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.981000,HLS_SYN_LAT=32892,HLS_SYN_TPT=none,HLS_SYN_MEM=485,HLS_SYN_DSP=324,HLS_SYN_FF=99656,HLS_SYN_LUT=88701,HLS_VERSION=2018_3}" *)

module BlackBoxJam (
        ap_clk,
        ap_rst_n,
        m_axi_hostmem_AWVALID,
        m_axi_hostmem_AWREADY,
        m_axi_hostmem_AWADDR,
        m_axi_hostmem_AWID,
        m_axi_hostmem_AWLEN,
        m_axi_hostmem_AWSIZE,
        m_axi_hostmem_AWBURST,
        m_axi_hostmem_AWLOCK,
        m_axi_hostmem_AWCACHE,
        m_axi_hostmem_AWPROT,
        m_axi_hostmem_AWQOS,
        m_axi_hostmem_AWREGION,
        m_axi_hostmem_AWUSER,
        m_axi_hostmem_WVALID,
        m_axi_hostmem_WREADY,
        m_axi_hostmem_WDATA,
        m_axi_hostmem_WSTRB,
        m_axi_hostmem_WLAST,
        m_axi_hostmem_WID,
        m_axi_hostmem_WUSER,
        m_axi_hostmem_ARVALID,
        m_axi_hostmem_ARREADY,
        m_axi_hostmem_ARADDR,
        m_axi_hostmem_ARID,
        m_axi_hostmem_ARLEN,
        m_axi_hostmem_ARSIZE,
        m_axi_hostmem_ARBURST,
        m_axi_hostmem_ARLOCK,
        m_axi_hostmem_ARCACHE,
        m_axi_hostmem_ARPROT,
        m_axi_hostmem_ARQOS,
        m_axi_hostmem_ARREGION,
        m_axi_hostmem_ARUSER,
        m_axi_hostmem_RVALID,
        m_axi_hostmem_RREADY,
        m_axi_hostmem_RDATA,
        m_axi_hostmem_RLAST,
        m_axi_hostmem_RID,
        m_axi_hostmem_RUSER,
        m_axi_hostmem_RRESP,
        m_axi_hostmem_BVALID,
        m_axi_hostmem_BREADY,
        m_axi_hostmem_BRESP,
        m_axi_hostmem_BID,
        m_axi_hostmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_HOSTMEM_ID_WIDTH = 1;
parameter    C_M_AXI_HOSTMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_HOSTMEM_DATA_WIDTH = 64;
parameter    C_M_AXI_HOSTMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_HOSTMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_HOSTMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_HOSTMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_HOSTMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_HOSTMEM_USER_VALUE = 0;
parameter    C_M_AXI_HOSTMEM_PROT_VALUE = 0;
parameter    C_M_AXI_HOSTMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_HOSTMEM_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_hostmem_AWVALID;
input   m_axi_hostmem_AWREADY;
output  [C_M_AXI_HOSTMEM_ADDR_WIDTH - 1:0] m_axi_hostmem_AWADDR;
output  [C_M_AXI_HOSTMEM_ID_WIDTH - 1:0] m_axi_hostmem_AWID;
output  [7:0] m_axi_hostmem_AWLEN;
output  [2:0] m_axi_hostmem_AWSIZE;
output  [1:0] m_axi_hostmem_AWBURST;
output  [1:0] m_axi_hostmem_AWLOCK;
output  [3:0] m_axi_hostmem_AWCACHE;
output  [2:0] m_axi_hostmem_AWPROT;
output  [3:0] m_axi_hostmem_AWQOS;
output  [3:0] m_axi_hostmem_AWREGION;
output  [C_M_AXI_HOSTMEM_AWUSER_WIDTH - 1:0] m_axi_hostmem_AWUSER;
output   m_axi_hostmem_WVALID;
input   m_axi_hostmem_WREADY;
output  [C_M_AXI_HOSTMEM_DATA_WIDTH - 1:0] m_axi_hostmem_WDATA;
output  [C_M_AXI_HOSTMEM_WSTRB_WIDTH - 1:0] m_axi_hostmem_WSTRB;
output   m_axi_hostmem_WLAST;
output  [C_M_AXI_HOSTMEM_ID_WIDTH - 1:0] m_axi_hostmem_WID;
output  [C_M_AXI_HOSTMEM_WUSER_WIDTH - 1:0] m_axi_hostmem_WUSER;
output   m_axi_hostmem_ARVALID;
input   m_axi_hostmem_ARREADY;
output  [C_M_AXI_HOSTMEM_ADDR_WIDTH - 1:0] m_axi_hostmem_ARADDR;
output  [C_M_AXI_HOSTMEM_ID_WIDTH - 1:0] m_axi_hostmem_ARID;
output  [7:0] m_axi_hostmem_ARLEN;
output  [2:0] m_axi_hostmem_ARSIZE;
output  [1:0] m_axi_hostmem_ARBURST;
output  [1:0] m_axi_hostmem_ARLOCK;
output  [3:0] m_axi_hostmem_ARCACHE;
output  [2:0] m_axi_hostmem_ARPROT;
output  [3:0] m_axi_hostmem_ARQOS;
output  [3:0] m_axi_hostmem_ARREGION;
output  [C_M_AXI_HOSTMEM_ARUSER_WIDTH - 1:0] m_axi_hostmem_ARUSER;
input   m_axi_hostmem_RVALID;
output   m_axi_hostmem_RREADY;
input  [C_M_AXI_HOSTMEM_DATA_WIDTH - 1:0] m_axi_hostmem_RDATA;
input   m_axi_hostmem_RLAST;
input  [C_M_AXI_HOSTMEM_ID_WIDTH - 1:0] m_axi_hostmem_RID;
input  [C_M_AXI_HOSTMEM_RUSER_WIDTH - 1:0] m_axi_hostmem_RUSER;
input  [1:0] m_axi_hostmem_RRESP;
input   m_axi_hostmem_BVALID;
output   m_axi_hostmem_BREADY;
input  [1:0] m_axi_hostmem_BRESP;
input  [C_M_AXI_HOSTMEM_ID_WIDTH - 1:0] m_axi_hostmem_BID;
input  [C_M_AXI_HOSTMEM_BUSER_WIDTH - 1:0] m_axi_hostmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] in_V;
wire   [63:0] out_V;
wire    doInit;
wire   [31:0] targetLayer;
wire   [31:0] targetMem;
wire   [31:0] targetInd;
wire   [63:0] val_V;
wire   [23:0] fix_val_V;
reg   [14:0] weightMem5_V_0_address0;
reg    weightMem5_V_0_ce0;
reg    weightMem5_V_0_we0;
wire   [31:0] weightMem5_V_0_q0;
reg    thresMem5_V_0_ce0;
wire   [23:0] thresMem5_V_0_q0;
reg    thresMem5_V_0_ce1;
reg    thresMem5_V_0_we1;
reg   [14:0] weightMem6_V_0_address0;
reg    weightMem6_V_0_ce0;
reg    weightMem6_V_0_we0;
wire   [3:0] weightMem6_V_0_q0;
reg    thresMem6_V_0_ce0;
wire   [23:0] thresMem6_V_0_q0;
reg    thresMem6_V_0_ce1;
reg    thresMem6_V_0_we1;
reg   [14:0] weightMem7_V_0_address0;
reg    weightMem7_V_0_ce0;
reg    weightMem7_V_0_we0;
wire   [7:0] weightMem7_V_0_q0;
reg   [8:0] thresMem7_V_0_address0;
reg    thresMem7_V_0_ce0;
reg    thresMem7_V_0_we0;
wire   [23:0] thresMem7_V_0_q0;
reg   [7:0] alphaMem5_V_0_address0;
reg    alphaMem5_V_0_ce0;
reg    alphaMem5_V_0_we0;
wire   [23:0] alphaMem5_V_0_q0;
reg   [8:0] alphaMem6_V_0_address0;
reg    alphaMem6_V_0_ce0;
reg    alphaMem6_V_0_we0;
wire   [23:0] alphaMem6_V_0_q0;
reg   [8:0] alphaMem7_V_0_address0;
reg    alphaMem7_V_0_ce0;
reg    alphaMem7_V_0_we0;
wire   [23:0] alphaMem7_V_0_q0;
reg   [23:0] means_in1_V_0;
reg   [23:0] means_in1_V_1;
reg   [23:0] means_in2_V_0;
reg   [23:0] means_in2_V_1;
reg   [23:0] means_in3_V_0;
reg   [23:0] means_in3_V_1;
reg   [23:0] means_in4_V_0;
reg   [23:0] means_in4_V_1;
reg   [23:0] means_in5_V_0;
reg   [23:0] means_in5_V_1;
reg   [23:0] means_in6_V_0;
reg   [23:0] means_in6_V_1;
reg   [23:0] means_in7_V_0;
reg   [23:0] means_in7_V_1;
reg   [23:0] means_out1_V_0;
reg   [23:0] means_out2_V_0;
reg   [23:0] means_out3_V_0;
reg   [23:0] means_out4_V_0;
reg   [23:0] means_out5_V_0;
reg   [23:0] means_out6_V_0;
reg   [23:0] means_out7_V_0;
reg   [23:0] means_in8_V_0;
reg   [23:0] means_in8_V_1;
reg   [5:0] weightMem0_V_0_address0;
reg    weightMem0_V_0_ce0;
reg    weightMem0_V_0_we0;
wire   [2:0] weightMem0_V_0_q0;
reg   [5:0] weightMem0_V_1_address0;
reg    weightMem0_V_1_ce0;
reg    weightMem0_V_1_we0;
wire   [2:0] weightMem0_V_1_q0;
reg   [5:0] weightMem0_V_2_address0;
reg    weightMem0_V_2_ce0;
reg    weightMem0_V_2_we0;
wire   [2:0] weightMem0_V_2_q0;
reg   [5:0] weightMem0_V_3_address0;
reg    weightMem0_V_3_ce0;
reg    weightMem0_V_3_we0;
wire   [2:0] weightMem0_V_3_q0;
reg   [5:0] weightMem0_V_4_address0;
reg    weightMem0_V_4_ce0;
reg    weightMem0_V_4_we0;
wire   [2:0] weightMem0_V_4_q0;
reg   [5:0] weightMem0_V_5_address0;
reg    weightMem0_V_5_ce0;
reg    weightMem0_V_5_we0;
wire   [2:0] weightMem0_V_5_q0;
reg   [5:0] weightMem0_V_6_address0;
reg    weightMem0_V_6_ce0;
reg    weightMem0_V_6_we0;
wire   [2:0] weightMem0_V_6_q0;
reg   [5:0] weightMem0_V_7_address0;
reg    weightMem0_V_7_ce0;
reg    weightMem0_V_7_we0;
wire   [2:0] weightMem0_V_7_q0;
reg   [5:0] weightMem0_V_8_address0;
reg    weightMem0_V_8_ce0;
reg    weightMem0_V_8_we0;
wire   [2:0] weightMem0_V_8_q0;
reg   [5:0] weightMem0_V_9_address0;
reg    weightMem0_V_9_ce0;
reg    weightMem0_V_9_we0;
wire   [2:0] weightMem0_V_9_q0;
reg   [5:0] weightMem0_V_10_address0;
reg    weightMem0_V_10_ce0;
reg    weightMem0_V_10_we0;
wire   [2:0] weightMem0_V_10_q0;
reg   [5:0] weightMem0_V_11_address0;
reg    weightMem0_V_11_ce0;
reg    weightMem0_V_11_we0;
wire   [2:0] weightMem0_V_11_q0;
reg   [5:0] weightMem0_V_12_address0;
reg    weightMem0_V_12_ce0;
reg    weightMem0_V_12_we0;
wire   [2:0] weightMem0_V_12_q0;
reg   [5:0] weightMem0_V_13_address0;
reg    weightMem0_V_13_ce0;
reg    weightMem0_V_13_we0;
wire   [2:0] weightMem0_V_13_q0;
reg   [5:0] weightMem0_V_14_address0;
reg    weightMem0_V_14_ce0;
reg    weightMem0_V_14_we0;
wire   [2:0] weightMem0_V_14_q0;
reg   [5:0] weightMem0_V_15_address0;
reg    weightMem0_V_15_ce0;
reg    weightMem0_V_15_we0;
wire   [2:0] weightMem0_V_15_q0;
reg   [1:0] thresMem0_V_0_address0;
reg    thresMem0_V_0_ce0;
reg    thresMem0_V_0_we0;
wire   [23:0] thresMem0_V_0_q0;
reg   [1:0] thresMem0_V_1_address0;
reg    thresMem0_V_1_ce0;
reg    thresMem0_V_1_we0;
wire   [23:0] thresMem0_V_1_q0;
reg   [1:0] thresMem0_V_2_address0;
reg    thresMem0_V_2_ce0;
reg    thresMem0_V_2_we0;
wire   [23:0] thresMem0_V_2_q0;
reg   [1:0] thresMem0_V_3_address0;
reg    thresMem0_V_3_ce0;
reg    thresMem0_V_3_we0;
wire   [23:0] thresMem0_V_3_q0;
reg   [1:0] thresMem0_V_4_address0;
reg    thresMem0_V_4_ce0;
reg    thresMem0_V_4_we0;
wire   [23:0] thresMem0_V_4_q0;
reg   [1:0] thresMem0_V_5_address0;
reg    thresMem0_V_5_ce0;
reg    thresMem0_V_5_we0;
wire   [23:0] thresMem0_V_5_q0;
reg   [1:0] thresMem0_V_6_address0;
reg    thresMem0_V_6_ce0;
reg    thresMem0_V_6_we0;
wire   [23:0] thresMem0_V_6_q0;
reg   [1:0] thresMem0_V_7_address0;
reg    thresMem0_V_7_ce0;
reg    thresMem0_V_7_we0;
wire   [23:0] thresMem0_V_7_q0;
reg   [1:0] thresMem0_V_8_address0;
reg    thresMem0_V_8_ce0;
reg    thresMem0_V_8_we0;
wire   [23:0] thresMem0_V_8_q0;
reg   [1:0] thresMem0_V_9_address0;
reg    thresMem0_V_9_ce0;
reg    thresMem0_V_9_we0;
wire   [23:0] thresMem0_V_9_q0;
reg   [1:0] thresMem0_V_10_address0;
reg    thresMem0_V_10_ce0;
reg    thresMem0_V_10_we0;
wire   [23:0] thresMem0_V_10_q0;
reg   [1:0] thresMem0_V_11_address0;
reg    thresMem0_V_11_ce0;
reg    thresMem0_V_11_we0;
wire   [23:0] thresMem0_V_11_q0;
reg   [1:0] thresMem0_V_12_address0;
reg    thresMem0_V_12_ce0;
reg    thresMem0_V_12_we0;
wire   [23:0] thresMem0_V_12_q0;
reg   [1:0] thresMem0_V_13_address0;
reg    thresMem0_V_13_ce0;
reg    thresMem0_V_13_we0;
wire   [23:0] thresMem0_V_13_q0;
reg   [1:0] thresMem0_V_14_address0;
reg    thresMem0_V_14_ce0;
reg    thresMem0_V_14_we0;
wire   [23:0] thresMem0_V_14_q0;
reg   [1:0] thresMem0_V_15_address0;
reg    thresMem0_V_15_ce0;
reg    thresMem0_V_15_we0;
wire   [23:0] thresMem0_V_15_q0;
reg   [5:0] weightMem1_V_0_address0;
reg    weightMem1_V_0_ce0;
reg    weightMem1_V_0_we0;
wire   [31:0] weightMem1_V_0_q0;
reg   [5:0] weightMem1_V_1_address0;
reg    weightMem1_V_1_ce0;
reg    weightMem1_V_1_we0;
wire   [31:0] weightMem1_V_1_q0;
reg   [5:0] weightMem1_V_2_address0;
reg    weightMem1_V_2_ce0;
reg    weightMem1_V_2_we0;
wire   [31:0] weightMem1_V_2_q0;
reg   [5:0] weightMem1_V_3_address0;
reg    weightMem1_V_3_ce0;
reg    weightMem1_V_3_we0;
wire   [31:0] weightMem1_V_3_q0;
reg   [5:0] weightMem1_V_4_address0;
reg    weightMem1_V_4_ce0;
reg    weightMem1_V_4_we0;
wire   [31:0] weightMem1_V_4_q0;
reg   [5:0] weightMem1_V_5_address0;
reg    weightMem1_V_5_ce0;
reg    weightMem1_V_5_we0;
wire   [31:0] weightMem1_V_5_q0;
reg   [5:0] weightMem1_V_6_address0;
reg    weightMem1_V_6_ce0;
reg    weightMem1_V_6_we0;
wire   [31:0] weightMem1_V_6_q0;
reg   [5:0] weightMem1_V_7_address0;
reg    weightMem1_V_7_ce0;
reg    weightMem1_V_7_we0;
wire   [31:0] weightMem1_V_7_q0;
reg   [5:0] weightMem1_V_8_address0;
reg    weightMem1_V_8_ce0;
reg    weightMem1_V_8_we0;
wire   [31:0] weightMem1_V_8_q0;
reg   [5:0] weightMem1_V_9_address0;
reg    weightMem1_V_9_ce0;
reg    weightMem1_V_9_we0;
wire   [31:0] weightMem1_V_9_q0;
reg   [5:0] weightMem1_V_10_address0;
reg    weightMem1_V_10_ce0;
reg    weightMem1_V_10_we0;
wire   [31:0] weightMem1_V_10_q0;
reg   [5:0] weightMem1_V_11_address0;
reg    weightMem1_V_11_ce0;
reg    weightMem1_V_11_we0;
wire   [31:0] weightMem1_V_11_q0;
reg   [5:0] weightMem1_V_12_address0;
reg    weightMem1_V_12_ce0;
reg    weightMem1_V_12_we0;
wire   [31:0] weightMem1_V_12_q0;
reg   [5:0] weightMem1_V_13_address0;
reg    weightMem1_V_13_ce0;
reg    weightMem1_V_13_we0;
wire   [31:0] weightMem1_V_13_q0;
reg   [5:0] weightMem1_V_14_address0;
reg    weightMem1_V_14_ce0;
reg    weightMem1_V_14_we0;
wire   [31:0] weightMem1_V_14_q0;
reg   [5:0] weightMem1_V_15_address0;
reg    weightMem1_V_15_ce0;
reg    weightMem1_V_15_we0;
wire   [31:0] weightMem1_V_15_q0;
reg   [5:0] weightMem1_V_16_address0;
reg    weightMem1_V_16_ce0;
reg    weightMem1_V_16_we0;
wire   [31:0] weightMem1_V_16_q0;
reg   [5:0] weightMem1_V_17_address0;
reg    weightMem1_V_17_ce0;
reg    weightMem1_V_17_we0;
wire   [31:0] weightMem1_V_17_q0;
reg   [5:0] weightMem1_V_18_address0;
reg    weightMem1_V_18_ce0;
reg    weightMem1_V_18_we0;
wire   [31:0] weightMem1_V_18_q0;
reg   [5:0] weightMem1_V_19_address0;
reg    weightMem1_V_19_ce0;
reg    weightMem1_V_19_we0;
wire   [31:0] weightMem1_V_19_q0;
reg   [5:0] weightMem1_V_20_address0;
reg    weightMem1_V_20_ce0;
reg    weightMem1_V_20_we0;
wire   [31:0] weightMem1_V_20_q0;
reg   [5:0] weightMem1_V_21_address0;
reg    weightMem1_V_21_ce0;
reg    weightMem1_V_21_we0;
wire   [31:0] weightMem1_V_21_q0;
reg   [5:0] weightMem1_V_22_address0;
reg    weightMem1_V_22_ce0;
reg    weightMem1_V_22_we0;
wire   [31:0] weightMem1_V_22_q0;
reg   [5:0] weightMem1_V_23_address0;
reg    weightMem1_V_23_ce0;
reg    weightMem1_V_23_we0;
wire   [31:0] weightMem1_V_23_q0;
reg   [5:0] weightMem1_V_24_address0;
reg    weightMem1_V_24_ce0;
reg    weightMem1_V_24_we0;
wire   [31:0] weightMem1_V_24_q0;
reg   [5:0] weightMem1_V_25_address0;
reg    weightMem1_V_25_ce0;
reg    weightMem1_V_25_we0;
wire   [31:0] weightMem1_V_25_q0;
reg   [5:0] weightMem1_V_26_address0;
reg    weightMem1_V_26_ce0;
reg    weightMem1_V_26_we0;
wire   [31:0] weightMem1_V_26_q0;
reg   [5:0] weightMem1_V_27_address0;
reg    weightMem1_V_27_ce0;
reg    weightMem1_V_27_we0;
wire   [31:0] weightMem1_V_27_q0;
reg   [5:0] weightMem1_V_28_address0;
reg    weightMem1_V_28_ce0;
reg    weightMem1_V_28_we0;
wire   [31:0] weightMem1_V_28_q0;
reg   [5:0] weightMem1_V_29_address0;
reg    weightMem1_V_29_ce0;
reg    weightMem1_V_29_we0;
wire   [31:0] weightMem1_V_29_q0;
reg   [5:0] weightMem1_V_30_address0;
reg    weightMem1_V_30_ce0;
reg    weightMem1_V_30_we0;
wire   [31:0] weightMem1_V_30_q0;
reg   [5:0] weightMem1_V_31_address0;
reg    weightMem1_V_31_ce0;
reg    weightMem1_V_31_we0;
wire   [31:0] weightMem1_V_31_q0;
reg   [0:0] thresMem1_V_0_address0;
reg    thresMem1_V_0_ce0;
reg    thresMem1_V_0_we0;
wire   [23:0] thresMem1_V_0_q0;
reg   [0:0] thresMem1_V_1_address0;
reg    thresMem1_V_1_ce0;
reg    thresMem1_V_1_we0;
wire   [23:0] thresMem1_V_1_q0;
reg   [0:0] thresMem1_V_2_address0;
reg    thresMem1_V_2_ce0;
reg    thresMem1_V_2_we0;
wire   [23:0] thresMem1_V_2_q0;
reg   [0:0] thresMem1_V_3_address0;
reg    thresMem1_V_3_ce0;
reg    thresMem1_V_3_we0;
wire   [23:0] thresMem1_V_3_q0;
reg   [0:0] thresMem1_V_4_address0;
reg    thresMem1_V_4_ce0;
reg    thresMem1_V_4_we0;
wire   [23:0] thresMem1_V_4_q0;
reg   [0:0] thresMem1_V_5_address0;
reg    thresMem1_V_5_ce0;
reg    thresMem1_V_5_we0;
wire   [23:0] thresMem1_V_5_q0;
reg   [0:0] thresMem1_V_6_address0;
reg    thresMem1_V_6_ce0;
reg    thresMem1_V_6_we0;
wire   [23:0] thresMem1_V_6_q0;
reg   [0:0] thresMem1_V_7_address0;
reg    thresMem1_V_7_ce0;
reg    thresMem1_V_7_we0;
wire   [23:0] thresMem1_V_7_q0;
reg   [0:0] thresMem1_V_8_address0;
reg    thresMem1_V_8_ce0;
reg    thresMem1_V_8_we0;
wire   [23:0] thresMem1_V_8_q0;
reg   [0:0] thresMem1_V_9_address0;
reg    thresMem1_V_9_ce0;
reg    thresMem1_V_9_we0;
wire   [23:0] thresMem1_V_9_q0;
reg   [0:0] thresMem1_V_10_address0;
reg    thresMem1_V_10_ce0;
reg    thresMem1_V_10_we0;
wire   [23:0] thresMem1_V_10_q0;
reg   [0:0] thresMem1_V_11_address0;
reg    thresMem1_V_11_ce0;
reg    thresMem1_V_11_we0;
wire   [23:0] thresMem1_V_11_q0;
reg   [0:0] thresMem1_V_12_address0;
reg    thresMem1_V_12_ce0;
reg    thresMem1_V_12_we0;
wire   [23:0] thresMem1_V_12_q0;
reg   [0:0] thresMem1_V_13_address0;
reg    thresMem1_V_13_ce0;
reg    thresMem1_V_13_we0;
wire   [23:0] thresMem1_V_13_q0;
reg   [0:0] thresMem1_V_14_address0;
reg    thresMem1_V_14_ce0;
reg    thresMem1_V_14_we0;
wire   [23:0] thresMem1_V_14_q0;
reg   [0:0] thresMem1_V_15_address0;
reg    thresMem1_V_15_ce0;
reg    thresMem1_V_15_we0;
wire   [23:0] thresMem1_V_15_q0;
reg   [0:0] thresMem1_V_16_address0;
reg    thresMem1_V_16_ce0;
reg    thresMem1_V_16_we0;
wire   [23:0] thresMem1_V_16_q0;
reg   [0:0] thresMem1_V_17_address0;
reg    thresMem1_V_17_ce0;
reg    thresMem1_V_17_we0;
wire   [23:0] thresMem1_V_17_q0;
reg   [0:0] thresMem1_V_18_address0;
reg    thresMem1_V_18_ce0;
reg    thresMem1_V_18_we0;
wire   [23:0] thresMem1_V_18_q0;
reg   [0:0] thresMem1_V_19_address0;
reg    thresMem1_V_19_ce0;
reg    thresMem1_V_19_we0;
wire   [23:0] thresMem1_V_19_q0;
reg   [0:0] thresMem1_V_20_address0;
reg    thresMem1_V_20_ce0;
reg    thresMem1_V_20_we0;
wire   [23:0] thresMem1_V_20_q0;
reg   [0:0] thresMem1_V_21_address0;
reg    thresMem1_V_21_ce0;
reg    thresMem1_V_21_we0;
wire   [23:0] thresMem1_V_21_q0;
reg   [0:0] thresMem1_V_22_address0;
reg    thresMem1_V_22_ce0;
reg    thresMem1_V_22_we0;
wire   [23:0] thresMem1_V_22_q0;
reg   [0:0] thresMem1_V_23_address0;
reg    thresMem1_V_23_ce0;
reg    thresMem1_V_23_we0;
wire   [23:0] thresMem1_V_23_q0;
reg   [0:0] thresMem1_V_24_address0;
reg    thresMem1_V_24_ce0;
reg    thresMem1_V_24_we0;
wire   [23:0] thresMem1_V_24_q0;
reg   [0:0] thresMem1_V_25_address0;
reg    thresMem1_V_25_ce0;
reg    thresMem1_V_25_we0;
wire   [23:0] thresMem1_V_25_q0;
reg   [0:0] thresMem1_V_26_address0;
reg    thresMem1_V_26_ce0;
reg    thresMem1_V_26_we0;
wire   [23:0] thresMem1_V_26_q0;
reg   [0:0] thresMem1_V_27_address0;
reg    thresMem1_V_27_ce0;
reg    thresMem1_V_27_we0;
wire   [23:0] thresMem1_V_27_q0;
reg   [0:0] thresMem1_V_28_address0;
reg    thresMem1_V_28_ce0;
reg    thresMem1_V_28_we0;
wire   [23:0] thresMem1_V_28_q0;
reg   [0:0] thresMem1_V_29_address0;
reg    thresMem1_V_29_ce0;
reg    thresMem1_V_29_we0;
wire   [23:0] thresMem1_V_29_q0;
reg   [0:0] thresMem1_V_30_address0;
reg    thresMem1_V_30_ce0;
reg    thresMem1_V_30_we0;
wire   [23:0] thresMem1_V_30_q0;
reg   [0:0] thresMem1_V_31_address0;
reg    thresMem1_V_31_ce0;
reg    thresMem1_V_31_we0;
wire   [23:0] thresMem1_V_31_q0;
reg   [7:0] weightMem2_V_0_address0;
reg    weightMem2_V_0_ce0;
reg    weightMem2_V_0_we0;
wire   [31:0] weightMem2_V_0_q0;
reg   [7:0] weightMem2_V_1_address0;
reg    weightMem2_V_1_ce0;
reg    weightMem2_V_1_we0;
wire   [31:0] weightMem2_V_1_q0;
reg   [7:0] weightMem2_V_2_address0;
reg    weightMem2_V_2_ce0;
reg    weightMem2_V_2_we0;
wire   [31:0] weightMem2_V_2_q0;
reg   [7:0] weightMem2_V_3_address0;
reg    weightMem2_V_3_ce0;
reg    weightMem2_V_3_we0;
wire   [31:0] weightMem2_V_3_q0;
reg   [7:0] weightMem2_V_4_address0;
reg    weightMem2_V_4_ce0;
reg    weightMem2_V_4_we0;
wire   [31:0] weightMem2_V_4_q0;
reg   [7:0] weightMem2_V_5_address0;
reg    weightMem2_V_5_ce0;
reg    weightMem2_V_5_we0;
wire   [31:0] weightMem2_V_5_q0;
reg   [7:0] weightMem2_V_6_address0;
reg    weightMem2_V_6_ce0;
reg    weightMem2_V_6_we0;
wire   [31:0] weightMem2_V_6_q0;
reg   [7:0] weightMem2_V_7_address0;
reg    weightMem2_V_7_ce0;
reg    weightMem2_V_7_we0;
wire   [31:0] weightMem2_V_7_q0;
reg   [7:0] weightMem2_V_8_address0;
reg    weightMem2_V_8_ce0;
reg    weightMem2_V_8_we0;
wire   [31:0] weightMem2_V_8_q0;
reg   [7:0] weightMem2_V_9_address0;
reg    weightMem2_V_9_ce0;
reg    weightMem2_V_9_we0;
wire   [31:0] weightMem2_V_9_q0;
reg   [7:0] weightMem2_V_10_address0;
reg    weightMem2_V_10_ce0;
reg    weightMem2_V_10_we0;
wire   [31:0] weightMem2_V_10_q0;
reg   [7:0] weightMem2_V_11_address0;
reg    weightMem2_V_11_ce0;
reg    weightMem2_V_11_we0;
wire   [31:0] weightMem2_V_11_q0;
reg   [7:0] weightMem2_V_12_address0;
reg    weightMem2_V_12_ce0;
reg    weightMem2_V_12_we0;
wire   [31:0] weightMem2_V_12_q0;
reg   [7:0] weightMem2_V_13_address0;
reg    weightMem2_V_13_ce0;
reg    weightMem2_V_13_we0;
wire   [31:0] weightMem2_V_13_q0;
reg   [7:0] weightMem2_V_14_address0;
reg    weightMem2_V_14_ce0;
reg    weightMem2_V_14_we0;
wire   [31:0] weightMem2_V_14_q0;
reg   [7:0] weightMem2_V_15_address0;
reg    weightMem2_V_15_ce0;
reg    weightMem2_V_15_we0;
wire   [31:0] weightMem2_V_15_q0;
reg   [2:0] thresMem2_V_0_address0;
reg    thresMem2_V_0_ce0;
reg    thresMem2_V_0_we0;
wire   [23:0] thresMem2_V_0_q0;
reg   [2:0] thresMem2_V_1_address0;
reg    thresMem2_V_1_ce0;
reg    thresMem2_V_1_we0;
wire   [23:0] thresMem2_V_1_q0;
reg   [2:0] thresMem2_V_2_address0;
reg    thresMem2_V_2_ce0;
reg    thresMem2_V_2_we0;
wire   [23:0] thresMem2_V_2_q0;
reg   [2:0] thresMem2_V_3_address0;
reg    thresMem2_V_3_ce0;
reg    thresMem2_V_3_we0;
wire   [23:0] thresMem2_V_3_q0;
reg   [2:0] thresMem2_V_4_address0;
reg    thresMem2_V_4_ce0;
reg    thresMem2_V_4_we0;
wire   [23:0] thresMem2_V_4_q0;
reg   [2:0] thresMem2_V_5_address0;
reg    thresMem2_V_5_ce0;
reg    thresMem2_V_5_we0;
wire   [23:0] thresMem2_V_5_q0;
reg   [2:0] thresMem2_V_6_address0;
reg    thresMem2_V_6_ce0;
reg    thresMem2_V_6_we0;
wire   [23:0] thresMem2_V_6_q0;
reg   [2:0] thresMem2_V_7_address0;
reg    thresMem2_V_7_ce0;
reg    thresMem2_V_7_we0;
wire   [23:0] thresMem2_V_7_q0;
reg   [2:0] thresMem2_V_8_address0;
reg    thresMem2_V_8_ce0;
reg    thresMem2_V_8_we0;
wire   [23:0] thresMem2_V_8_q0;
reg   [2:0] thresMem2_V_9_address0;
reg    thresMem2_V_9_ce0;
reg    thresMem2_V_9_we0;
wire   [23:0] thresMem2_V_9_q0;
reg   [2:0] thresMem2_V_10_address0;
reg    thresMem2_V_10_ce0;
reg    thresMem2_V_10_we0;
wire   [23:0] thresMem2_V_10_q0;
reg   [2:0] thresMem2_V_11_address0;
reg    thresMem2_V_11_ce0;
reg    thresMem2_V_11_we0;
wire   [23:0] thresMem2_V_11_q0;
reg   [2:0] thresMem2_V_12_address0;
reg    thresMem2_V_12_ce0;
reg    thresMem2_V_12_we0;
wire   [23:0] thresMem2_V_12_q0;
reg   [2:0] thresMem2_V_13_address0;
reg    thresMem2_V_13_ce0;
reg    thresMem2_V_13_we0;
wire   [23:0] thresMem2_V_13_q0;
reg   [2:0] thresMem2_V_14_address0;
reg    thresMem2_V_14_ce0;
reg    thresMem2_V_14_we0;
wire   [23:0] thresMem2_V_14_q0;
reg   [2:0] thresMem2_V_15_address0;
reg    thresMem2_V_15_ce0;
reg    thresMem2_V_15_we0;
wire   [23:0] thresMem2_V_15_q0;
reg   [8:0] weightMem3_V_0_address0;
reg    weightMem3_V_0_ce0;
reg    weightMem3_V_0_we0;
wire   [31:0] weightMem3_V_0_q0;
reg   [8:0] weightMem3_V_1_address0;
reg    weightMem3_V_1_ce0;
reg    weightMem3_V_1_we0;
wire   [31:0] weightMem3_V_1_q0;
reg   [8:0] weightMem3_V_2_address0;
reg    weightMem3_V_2_ce0;
reg    weightMem3_V_2_we0;
wire   [31:0] weightMem3_V_2_q0;
reg   [8:0] weightMem3_V_3_address0;
reg    weightMem3_V_3_ce0;
reg    weightMem3_V_3_we0;
wire   [31:0] weightMem3_V_3_q0;
reg   [8:0] weightMem3_V_4_address0;
reg    weightMem3_V_4_ce0;
reg    weightMem3_V_4_we0;
wire   [31:0] weightMem3_V_4_q0;
reg   [8:0] weightMem3_V_5_address0;
reg    weightMem3_V_5_ce0;
reg    weightMem3_V_5_we0;
wire   [31:0] weightMem3_V_5_q0;
reg   [8:0] weightMem3_V_6_address0;
reg    weightMem3_V_6_ce0;
reg    weightMem3_V_6_we0;
wire   [31:0] weightMem3_V_6_q0;
reg   [8:0] weightMem3_V_7_address0;
reg    weightMem3_V_7_ce0;
reg    weightMem3_V_7_we0;
wire   [31:0] weightMem3_V_7_q0;
reg   [8:0] weightMem3_V_8_address0;
reg    weightMem3_V_8_ce0;
reg    weightMem3_V_8_we0;
wire   [31:0] weightMem3_V_8_q0;
reg   [8:0] weightMem3_V_9_address0;
reg    weightMem3_V_9_ce0;
reg    weightMem3_V_9_we0;
wire   [31:0] weightMem3_V_9_q0;
reg   [8:0] weightMem3_V_10_address0;
reg    weightMem3_V_10_ce0;
reg    weightMem3_V_10_we0;
wire   [31:0] weightMem3_V_10_q0;
reg   [8:0] weightMem3_V_11_address0;
reg    weightMem3_V_11_ce0;
reg    weightMem3_V_11_we0;
wire   [31:0] weightMem3_V_11_q0;
reg   [8:0] weightMem3_V_12_address0;
reg    weightMem3_V_12_ce0;
reg    weightMem3_V_12_we0;
wire   [31:0] weightMem3_V_12_q0;
reg   [8:0] weightMem3_V_13_address0;
reg    weightMem3_V_13_ce0;
reg    weightMem3_V_13_we0;
wire   [31:0] weightMem3_V_13_q0;
reg   [8:0] weightMem3_V_14_address0;
reg    weightMem3_V_14_ce0;
reg    weightMem3_V_14_we0;
wire   [31:0] weightMem3_V_14_q0;
reg   [8:0] weightMem3_V_15_address0;
reg    weightMem3_V_15_ce0;
reg    weightMem3_V_15_we0;
wire   [31:0] weightMem3_V_15_q0;
reg   [2:0] thresMem3_V_0_address0;
reg    thresMem3_V_0_ce0;
reg    thresMem3_V_0_we0;
wire   [23:0] thresMem3_V_0_q0;
reg   [2:0] thresMem3_V_1_address0;
reg    thresMem3_V_1_ce0;
reg    thresMem3_V_1_we0;
wire   [23:0] thresMem3_V_1_q0;
reg   [2:0] thresMem3_V_2_address0;
reg    thresMem3_V_2_ce0;
reg    thresMem3_V_2_we0;
wire   [23:0] thresMem3_V_2_q0;
reg   [2:0] thresMem3_V_3_address0;
reg    thresMem3_V_3_ce0;
reg    thresMem3_V_3_we0;
wire   [23:0] thresMem3_V_3_q0;
reg   [2:0] thresMem3_V_4_address0;
reg    thresMem3_V_4_ce0;
reg    thresMem3_V_4_we0;
wire   [23:0] thresMem3_V_4_q0;
reg   [2:0] thresMem3_V_5_address0;
reg    thresMem3_V_5_ce0;
reg    thresMem3_V_5_we0;
wire   [23:0] thresMem3_V_5_q0;
reg   [2:0] thresMem3_V_6_address0;
reg    thresMem3_V_6_ce0;
reg    thresMem3_V_6_we0;
wire   [23:0] thresMem3_V_6_q0;
reg   [2:0] thresMem3_V_7_address0;
reg    thresMem3_V_7_ce0;
reg    thresMem3_V_7_we0;
wire   [23:0] thresMem3_V_7_q0;
reg   [2:0] thresMem3_V_8_address0;
reg    thresMem3_V_8_ce0;
reg    thresMem3_V_8_we0;
wire   [23:0] thresMem3_V_8_q0;
reg   [2:0] thresMem3_V_9_address0;
reg    thresMem3_V_9_ce0;
reg    thresMem3_V_9_we0;
wire   [23:0] thresMem3_V_9_q0;
reg   [2:0] thresMem3_V_10_address0;
reg    thresMem3_V_10_ce0;
reg    thresMem3_V_10_we0;
wire   [23:0] thresMem3_V_10_q0;
reg   [2:0] thresMem3_V_11_address0;
reg    thresMem3_V_11_ce0;
reg    thresMem3_V_11_we0;
wire   [23:0] thresMem3_V_11_q0;
reg   [2:0] thresMem3_V_12_address0;
reg    thresMem3_V_12_ce0;
reg    thresMem3_V_12_we0;
wire   [23:0] thresMem3_V_12_q0;
reg   [2:0] thresMem3_V_13_address0;
reg    thresMem3_V_13_ce0;
reg    thresMem3_V_13_we0;
wire   [23:0] thresMem3_V_13_q0;
reg   [2:0] thresMem3_V_14_address0;
reg    thresMem3_V_14_ce0;
reg    thresMem3_V_14_we0;
wire   [23:0] thresMem3_V_14_q0;
reg   [2:0] thresMem3_V_15_address0;
reg    thresMem3_V_15_ce0;
reg    thresMem3_V_15_we0;
wire   [23:0] thresMem3_V_15_q0;
reg   [11:0] weightMem4_V_0_address0;
reg    weightMem4_V_0_ce0;
reg    weightMem4_V_0_we0;
wire   [31:0] weightMem4_V_0_q0;
reg   [11:0] weightMem4_V_1_address0;
reg    weightMem4_V_1_ce0;
reg    weightMem4_V_1_we0;
wire   [31:0] weightMem4_V_1_q0;
reg   [11:0] weightMem4_V_2_address0;
reg    weightMem4_V_2_ce0;
reg    weightMem4_V_2_we0;
wire   [31:0] weightMem4_V_2_q0;
reg   [11:0] weightMem4_V_3_address0;
reg    weightMem4_V_3_ce0;
reg    weightMem4_V_3_we0;
wire   [31:0] weightMem4_V_3_q0;
reg    thresMem4_V_0_ce0;
wire   [23:0] thresMem4_V_0_q0;
reg    thresMem4_V_0_ce1;
reg    thresMem4_V_0_we1;
reg    thresMem4_V_1_ce0;
wire   [23:0] thresMem4_V_1_q0;
reg    thresMem4_V_1_ce1;
reg    thresMem4_V_1_we1;
reg    thresMem4_V_2_ce0;
wire   [23:0] thresMem4_V_2_q0;
reg    thresMem4_V_2_ce1;
reg    thresMem4_V_2_we1;
reg    thresMem4_V_3_ce0;
wire   [23:0] thresMem4_V_3_q0;
reg    thresMem4_V_3_ce1;
reg    thresMem4_V_3_we1;
reg   [12:0] weightMem8_V_0_address0;
reg    weightMem8_V_0_ce0;
reg    weightMem8_V_0_we0;
wire   [0:0] weightMem8_V_0_q0;
reg   [12:0] weightMem8_V_1_address0;
reg    weightMem8_V_1_ce0;
reg    weightMem8_V_1_we0;
wire   [0:0] weightMem8_V_1_q0;
reg   [12:0] weightMem8_V_2_address0;
reg    weightMem8_V_2_ce0;
reg    weightMem8_V_2_we0;
wire   [0:0] weightMem8_V_2_q0;
reg   [12:0] weightMem8_V_3_address0;
reg    weightMem8_V_3_ce0;
reg    weightMem8_V_3_we0;
wire   [0:0] weightMem8_V_3_q0;
reg   [1:0] alphaMem0_V_0_address0;
reg    alphaMem0_V_0_ce0;
reg    alphaMem0_V_0_we0;
wire   [23:0] alphaMem0_V_0_q0;
reg   [1:0] alphaMem0_V_1_address0;
reg    alphaMem0_V_1_ce0;
reg    alphaMem0_V_1_we0;
wire   [23:0] alphaMem0_V_1_q0;
reg   [1:0] alphaMem0_V_2_address0;
reg    alphaMem0_V_2_ce0;
reg    alphaMem0_V_2_we0;
wire   [23:0] alphaMem0_V_2_q0;
reg   [1:0] alphaMem0_V_3_address0;
reg    alphaMem0_V_3_ce0;
reg    alphaMem0_V_3_we0;
wire   [23:0] alphaMem0_V_3_q0;
reg   [1:0] alphaMem0_V_4_address0;
reg    alphaMem0_V_4_ce0;
reg    alphaMem0_V_4_we0;
wire   [23:0] alphaMem0_V_4_q0;
reg   [1:0] alphaMem0_V_5_address0;
reg    alphaMem0_V_5_ce0;
reg    alphaMem0_V_5_we0;
wire   [23:0] alphaMem0_V_5_q0;
reg   [1:0] alphaMem0_V_6_address0;
reg    alphaMem0_V_6_ce0;
reg    alphaMem0_V_6_we0;
wire   [23:0] alphaMem0_V_6_q0;
reg   [1:0] alphaMem0_V_7_address0;
reg    alphaMem0_V_7_ce0;
reg    alphaMem0_V_7_we0;
wire   [23:0] alphaMem0_V_7_q0;
reg   [1:0] alphaMem0_V_8_address0;
reg    alphaMem0_V_8_ce0;
reg    alphaMem0_V_8_we0;
wire   [23:0] alphaMem0_V_8_q0;
reg   [1:0] alphaMem0_V_9_address0;
reg    alphaMem0_V_9_ce0;
reg    alphaMem0_V_9_we0;
wire   [23:0] alphaMem0_V_9_q0;
reg   [1:0] alphaMem0_V_10_address0;
reg    alphaMem0_V_10_ce0;
reg    alphaMem0_V_10_we0;
wire   [23:0] alphaMem0_V_10_q0;
reg   [1:0] alphaMem0_V_11_address0;
reg    alphaMem0_V_11_ce0;
reg    alphaMem0_V_11_we0;
wire   [23:0] alphaMem0_V_11_q0;
reg   [1:0] alphaMem0_V_12_address0;
reg    alphaMem0_V_12_ce0;
reg    alphaMem0_V_12_we0;
wire   [23:0] alphaMem0_V_12_q0;
reg   [1:0] alphaMem0_V_13_address0;
reg    alphaMem0_V_13_ce0;
reg    alphaMem0_V_13_we0;
wire   [23:0] alphaMem0_V_13_q0;
reg   [1:0] alphaMem0_V_14_address0;
reg    alphaMem0_V_14_ce0;
reg    alphaMem0_V_14_we0;
wire   [23:0] alphaMem0_V_14_q0;
reg   [1:0] alphaMem0_V_15_address0;
reg    alphaMem0_V_15_ce0;
reg    alphaMem0_V_15_we0;
wire   [23:0] alphaMem0_V_15_q0;
reg   [0:0] alphaMem1_V_0_address0;
reg    alphaMem1_V_0_ce0;
reg    alphaMem1_V_0_we0;
wire   [23:0] alphaMem1_V_0_q0;
reg   [0:0] alphaMem1_V_1_address0;
reg    alphaMem1_V_1_ce0;
reg    alphaMem1_V_1_we0;
wire   [23:0] alphaMem1_V_1_q0;
reg   [0:0] alphaMem1_V_2_address0;
reg    alphaMem1_V_2_ce0;
reg    alphaMem1_V_2_we0;
wire   [23:0] alphaMem1_V_2_q0;
reg   [0:0] alphaMem1_V_3_address0;
reg    alphaMem1_V_3_ce0;
reg    alphaMem1_V_3_we0;
wire   [23:0] alphaMem1_V_3_q0;
reg   [0:0] alphaMem1_V_4_address0;
reg    alphaMem1_V_4_ce0;
reg    alphaMem1_V_4_we0;
wire   [23:0] alphaMem1_V_4_q0;
reg   [0:0] alphaMem1_V_5_address0;
reg    alphaMem1_V_5_ce0;
reg    alphaMem1_V_5_we0;
wire   [23:0] alphaMem1_V_5_q0;
reg   [0:0] alphaMem1_V_6_address0;
reg    alphaMem1_V_6_ce0;
reg    alphaMem1_V_6_we0;
wire   [23:0] alphaMem1_V_6_q0;
reg   [0:0] alphaMem1_V_7_address0;
reg    alphaMem1_V_7_ce0;
reg    alphaMem1_V_7_we0;
wire   [23:0] alphaMem1_V_7_q0;
reg   [0:0] alphaMem1_V_8_address0;
reg    alphaMem1_V_8_ce0;
reg    alphaMem1_V_8_we0;
wire   [23:0] alphaMem1_V_8_q0;
reg   [0:0] alphaMem1_V_9_address0;
reg    alphaMem1_V_9_ce0;
reg    alphaMem1_V_9_we0;
wire   [23:0] alphaMem1_V_9_q0;
reg   [0:0] alphaMem1_V_10_address0;
reg    alphaMem1_V_10_ce0;
reg    alphaMem1_V_10_we0;
wire   [23:0] alphaMem1_V_10_q0;
reg   [0:0] alphaMem1_V_11_address0;
reg    alphaMem1_V_11_ce0;
reg    alphaMem1_V_11_we0;
wire   [23:0] alphaMem1_V_11_q0;
reg   [0:0] alphaMem1_V_12_address0;
reg    alphaMem1_V_12_ce0;
reg    alphaMem1_V_12_we0;
wire   [23:0] alphaMem1_V_12_q0;
reg   [0:0] alphaMem1_V_13_address0;
reg    alphaMem1_V_13_ce0;
reg    alphaMem1_V_13_we0;
wire   [23:0] alphaMem1_V_13_q0;
reg   [0:0] alphaMem1_V_14_address0;
reg    alphaMem1_V_14_ce0;
reg    alphaMem1_V_14_we0;
wire   [23:0] alphaMem1_V_14_q0;
reg   [0:0] alphaMem1_V_15_address0;
reg    alphaMem1_V_15_ce0;
reg    alphaMem1_V_15_we0;
wire   [23:0] alphaMem1_V_15_q0;
reg   [0:0] alphaMem1_V_16_address0;
reg    alphaMem1_V_16_ce0;
reg    alphaMem1_V_16_we0;
wire   [23:0] alphaMem1_V_16_q0;
reg   [0:0] alphaMem1_V_17_address0;
reg    alphaMem1_V_17_ce0;
reg    alphaMem1_V_17_we0;
wire   [23:0] alphaMem1_V_17_q0;
reg   [0:0] alphaMem1_V_18_address0;
reg    alphaMem1_V_18_ce0;
reg    alphaMem1_V_18_we0;
wire   [23:0] alphaMem1_V_18_q0;
reg   [0:0] alphaMem1_V_19_address0;
reg    alphaMem1_V_19_ce0;
reg    alphaMem1_V_19_we0;
wire   [23:0] alphaMem1_V_19_q0;
reg   [0:0] alphaMem1_V_20_address0;
reg    alphaMem1_V_20_ce0;
reg    alphaMem1_V_20_we0;
wire   [23:0] alphaMem1_V_20_q0;
reg   [0:0] alphaMem1_V_21_address0;
reg    alphaMem1_V_21_ce0;
reg    alphaMem1_V_21_we0;
wire   [23:0] alphaMem1_V_21_q0;
reg   [0:0] alphaMem1_V_22_address0;
reg    alphaMem1_V_22_ce0;
reg    alphaMem1_V_22_we0;
wire   [23:0] alphaMem1_V_22_q0;
reg   [0:0] alphaMem1_V_23_address0;
reg    alphaMem1_V_23_ce0;
reg    alphaMem1_V_23_we0;
wire   [23:0] alphaMem1_V_23_q0;
reg   [0:0] alphaMem1_V_24_address0;
reg    alphaMem1_V_24_ce0;
reg    alphaMem1_V_24_we0;
wire   [23:0] alphaMem1_V_24_q0;
reg   [0:0] alphaMem1_V_25_address0;
reg    alphaMem1_V_25_ce0;
reg    alphaMem1_V_25_we0;
wire   [23:0] alphaMem1_V_25_q0;
reg   [0:0] alphaMem1_V_26_address0;
reg    alphaMem1_V_26_ce0;
reg    alphaMem1_V_26_we0;
wire   [23:0] alphaMem1_V_26_q0;
reg   [0:0] alphaMem1_V_27_address0;
reg    alphaMem1_V_27_ce0;
reg    alphaMem1_V_27_we0;
wire   [23:0] alphaMem1_V_27_q0;
reg   [0:0] alphaMem1_V_28_address0;
reg    alphaMem1_V_28_ce0;
reg    alphaMem1_V_28_we0;
wire   [23:0] alphaMem1_V_28_q0;
reg   [0:0] alphaMem1_V_29_address0;
reg    alphaMem1_V_29_ce0;
reg    alphaMem1_V_29_we0;
wire   [23:0] alphaMem1_V_29_q0;
reg   [0:0] alphaMem1_V_30_address0;
reg    alphaMem1_V_30_ce0;
reg    alphaMem1_V_30_we0;
wire   [23:0] alphaMem1_V_30_q0;
reg   [0:0] alphaMem1_V_31_address0;
reg    alphaMem1_V_31_ce0;
reg    alphaMem1_V_31_we0;
wire   [23:0] alphaMem1_V_31_q0;
reg   [2:0] alphaMem2_V_0_address0;
reg    alphaMem2_V_0_ce0;
reg    alphaMem2_V_0_we0;
wire   [23:0] alphaMem2_V_0_q0;
reg   [2:0] alphaMem2_V_1_address0;
reg    alphaMem2_V_1_ce0;
reg    alphaMem2_V_1_we0;
wire   [23:0] alphaMem2_V_1_q0;
reg   [2:0] alphaMem2_V_2_address0;
reg    alphaMem2_V_2_ce0;
reg    alphaMem2_V_2_we0;
wire   [23:0] alphaMem2_V_2_q0;
reg   [2:0] alphaMem2_V_3_address0;
reg    alphaMem2_V_3_ce0;
reg    alphaMem2_V_3_we0;
wire   [23:0] alphaMem2_V_3_q0;
reg   [2:0] alphaMem2_V_4_address0;
reg    alphaMem2_V_4_ce0;
reg    alphaMem2_V_4_we0;
wire   [23:0] alphaMem2_V_4_q0;
reg   [2:0] alphaMem2_V_5_address0;
reg    alphaMem2_V_5_ce0;
reg    alphaMem2_V_5_we0;
wire   [23:0] alphaMem2_V_5_q0;
reg   [2:0] alphaMem2_V_6_address0;
reg    alphaMem2_V_6_ce0;
reg    alphaMem2_V_6_we0;
wire   [23:0] alphaMem2_V_6_q0;
reg   [2:0] alphaMem2_V_7_address0;
reg    alphaMem2_V_7_ce0;
reg    alphaMem2_V_7_we0;
wire   [23:0] alphaMem2_V_7_q0;
reg   [2:0] alphaMem2_V_8_address0;
reg    alphaMem2_V_8_ce0;
reg    alphaMem2_V_8_we0;
wire   [23:0] alphaMem2_V_8_q0;
reg   [2:0] alphaMem2_V_9_address0;
reg    alphaMem2_V_9_ce0;
reg    alphaMem2_V_9_we0;
wire   [23:0] alphaMem2_V_9_q0;
reg   [2:0] alphaMem2_V_10_address0;
reg    alphaMem2_V_10_ce0;
reg    alphaMem2_V_10_we0;
wire   [23:0] alphaMem2_V_10_q0;
reg   [2:0] alphaMem2_V_11_address0;
reg    alphaMem2_V_11_ce0;
reg    alphaMem2_V_11_we0;
wire   [23:0] alphaMem2_V_11_q0;
reg   [2:0] alphaMem2_V_12_address0;
reg    alphaMem2_V_12_ce0;
reg    alphaMem2_V_12_we0;
wire   [23:0] alphaMem2_V_12_q0;
reg   [2:0] alphaMem2_V_13_address0;
reg    alphaMem2_V_13_ce0;
reg    alphaMem2_V_13_we0;
wire   [23:0] alphaMem2_V_13_q0;
reg   [2:0] alphaMem2_V_14_address0;
reg    alphaMem2_V_14_ce0;
reg    alphaMem2_V_14_we0;
wire   [23:0] alphaMem2_V_14_q0;
reg   [2:0] alphaMem2_V_15_address0;
reg    alphaMem2_V_15_ce0;
reg    alphaMem2_V_15_we0;
wire   [23:0] alphaMem2_V_15_q0;
reg   [2:0] alphaMem3_V_0_address0;
reg    alphaMem3_V_0_ce0;
reg    alphaMem3_V_0_we0;
wire   [23:0] alphaMem3_V_0_q0;
reg   [2:0] alphaMem3_V_1_address0;
reg    alphaMem3_V_1_ce0;
reg    alphaMem3_V_1_we0;
wire   [23:0] alphaMem3_V_1_q0;
reg   [2:0] alphaMem3_V_2_address0;
reg    alphaMem3_V_2_ce0;
reg    alphaMem3_V_2_we0;
wire   [23:0] alphaMem3_V_2_q0;
reg   [2:0] alphaMem3_V_3_address0;
reg    alphaMem3_V_3_ce0;
reg    alphaMem3_V_3_we0;
wire   [23:0] alphaMem3_V_3_q0;
reg   [2:0] alphaMem3_V_4_address0;
reg    alphaMem3_V_4_ce0;
reg    alphaMem3_V_4_we0;
wire   [23:0] alphaMem3_V_4_q0;
reg   [2:0] alphaMem3_V_5_address0;
reg    alphaMem3_V_5_ce0;
reg    alphaMem3_V_5_we0;
wire   [23:0] alphaMem3_V_5_q0;
reg   [2:0] alphaMem3_V_6_address0;
reg    alphaMem3_V_6_ce0;
reg    alphaMem3_V_6_we0;
wire   [23:0] alphaMem3_V_6_q0;
reg   [2:0] alphaMem3_V_7_address0;
reg    alphaMem3_V_7_ce0;
reg    alphaMem3_V_7_we0;
wire   [23:0] alphaMem3_V_7_q0;
reg   [2:0] alphaMem3_V_8_address0;
reg    alphaMem3_V_8_ce0;
reg    alphaMem3_V_8_we0;
wire   [23:0] alphaMem3_V_8_q0;
reg   [2:0] alphaMem3_V_9_address0;
reg    alphaMem3_V_9_ce0;
reg    alphaMem3_V_9_we0;
wire   [23:0] alphaMem3_V_9_q0;
reg   [2:0] alphaMem3_V_10_address0;
reg    alphaMem3_V_10_ce0;
reg    alphaMem3_V_10_we0;
wire   [23:0] alphaMem3_V_10_q0;
reg   [2:0] alphaMem3_V_11_address0;
reg    alphaMem3_V_11_ce0;
reg    alphaMem3_V_11_we0;
wire   [23:0] alphaMem3_V_11_q0;
reg   [2:0] alphaMem3_V_12_address0;
reg    alphaMem3_V_12_ce0;
reg    alphaMem3_V_12_we0;
wire   [23:0] alphaMem3_V_12_q0;
reg   [2:0] alphaMem3_V_13_address0;
reg    alphaMem3_V_13_ce0;
reg    alphaMem3_V_13_we0;
wire   [23:0] alphaMem3_V_13_q0;
reg   [2:0] alphaMem3_V_14_address0;
reg    alphaMem3_V_14_ce0;
reg    alphaMem3_V_14_we0;
wire   [23:0] alphaMem3_V_14_q0;
reg   [2:0] alphaMem3_V_15_address0;
reg    alphaMem3_V_15_ce0;
reg    alphaMem3_V_15_we0;
wire   [23:0] alphaMem3_V_15_q0;
reg   [5:0] alphaMem4_V_0_address0;
reg    alphaMem4_V_0_ce0;
reg    alphaMem4_V_0_we0;
wire   [23:0] alphaMem4_V_0_q0;
reg   [5:0] alphaMem4_V_1_address0;
reg    alphaMem4_V_1_ce0;
reg    alphaMem4_V_1_we0;
wire   [23:0] alphaMem4_V_1_q0;
reg   [5:0] alphaMem4_V_2_address0;
reg    alphaMem4_V_2_ce0;
reg    alphaMem4_V_2_we0;
wire   [23:0] alphaMem4_V_2_q0;
reg   [5:0] alphaMem4_V_3_address0;
reg    alphaMem4_V_3_ce0;
reg    alphaMem4_V_3_we0;
wire   [23:0] alphaMem4_V_3_q0;
reg    hostmem_AWVALID;
wire    hostmem_AWREADY;
reg    hostmem_WVALID;
wire    hostmem_WREADY;
reg    hostmem_ARVALID;
wire    hostmem_ARREADY;
wire    hostmem_RVALID;
reg    hostmem_RREADY;
wire   [63:0] hostmem_RDATA;
wire    hostmem_RLAST;
wire   [0:0] hostmem_RID;
wire   [0:0] hostmem_RUSER;
wire   [1:0] hostmem_RRESP;
wire    hostmem_BVALID;
reg    hostmem_BREADY;
wire   [1:0] hostmem_BRESP;
wire   [0:0] hostmem_BID;
wire   [0:0] hostmem_BUSER;
reg   [63:0] val_V_read_reg_1917;
reg   [31:0] targetInd_read_reg_1922;
reg   [31:0] targetMem_read_reg_1927;
reg   [31:0] targetLayer_read_reg_1932;
wire   [0:0] doInit_read_read_fu_690_p2;
reg   [0:0] doInit_read_reg_1937;
reg   [60:0] out_V3_reg_1941;
reg   [60:0] in_V1_reg_1946;
wire    grp_DoCompute_fu_715_m_axi_in_V_AWVALID;
wire   [63:0] grp_DoCompute_fu_715_m_axi_in_V_AWADDR;
wire   [0:0] grp_DoCompute_fu_715_m_axi_in_V_AWID;
wire   [31:0] grp_DoCompute_fu_715_m_axi_in_V_AWLEN;
wire   [2:0] grp_DoCompute_fu_715_m_axi_in_V_AWSIZE;
wire   [1:0] grp_DoCompute_fu_715_m_axi_in_V_AWBURST;
wire   [1:0] grp_DoCompute_fu_715_m_axi_in_V_AWLOCK;
wire   [3:0] grp_DoCompute_fu_715_m_axi_in_V_AWCACHE;
wire   [2:0] grp_DoCompute_fu_715_m_axi_in_V_AWPROT;
wire   [3:0] grp_DoCompute_fu_715_m_axi_in_V_AWQOS;
wire   [3:0] grp_DoCompute_fu_715_m_axi_in_V_AWREGION;
wire   [0:0] grp_DoCompute_fu_715_m_axi_in_V_AWUSER;
wire    grp_DoCompute_fu_715_m_axi_in_V_WVALID;
wire   [63:0] grp_DoCompute_fu_715_m_axi_in_V_WDATA;
wire   [7:0] grp_DoCompute_fu_715_m_axi_in_V_WSTRB;
wire    grp_DoCompute_fu_715_m_axi_in_V_WLAST;
wire   [0:0] grp_DoCompute_fu_715_m_axi_in_V_WID;
wire   [0:0] grp_DoCompute_fu_715_m_axi_in_V_WUSER;
wire    grp_DoCompute_fu_715_m_axi_in_V_ARVALID;
wire   [63:0] grp_DoCompute_fu_715_m_axi_in_V_ARADDR;
wire   [0:0] grp_DoCompute_fu_715_m_axi_in_V_ARID;
wire   [31:0] grp_DoCompute_fu_715_m_axi_in_V_ARLEN;
wire   [2:0] grp_DoCompute_fu_715_m_axi_in_V_ARSIZE;
wire   [1:0] grp_DoCompute_fu_715_m_axi_in_V_ARBURST;
wire   [1:0] grp_DoCompute_fu_715_m_axi_in_V_ARLOCK;
wire   [3:0] grp_DoCompute_fu_715_m_axi_in_V_ARCACHE;
wire   [2:0] grp_DoCompute_fu_715_m_axi_in_V_ARPROT;
wire   [3:0] grp_DoCompute_fu_715_m_axi_in_V_ARQOS;
wire   [3:0] grp_DoCompute_fu_715_m_axi_in_V_ARREGION;
wire   [0:0] grp_DoCompute_fu_715_m_axi_in_V_ARUSER;
wire    grp_DoCompute_fu_715_m_axi_in_V_RREADY;
wire    grp_DoCompute_fu_715_m_axi_in_V_BREADY;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_0_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_0_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_0_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_0_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_0_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_0_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_0_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_0_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_1_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_1_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_1_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_1_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_1_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_1_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_1_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_1_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_2_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_2_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_2_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_2_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_2_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_2_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_2_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_2_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_3_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_3_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_3_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_3_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_3_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_3_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_3_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_3_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_4_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_4_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_4_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_4_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_4_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_4_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_4_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_4_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_5_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_5_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_5_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_5_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_5_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_5_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_5_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_5_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_6_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_6_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_6_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_6_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_6_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_6_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_6_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_6_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_7_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_7_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_7_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_7_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_7_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_7_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_7_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_7_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_8_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_8_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_8_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_8_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_8_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_8_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_8_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_8_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_9_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_9_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_9_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_9_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_9_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_9_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_9_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_9_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_10_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_10_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_10_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_10_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_10_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_10_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_10_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_10_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_11_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_11_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_11_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_11_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_11_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_11_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_11_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_11_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_12_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_12_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_12_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_12_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_12_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_12_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_12_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_12_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_13_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_13_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_13_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_13_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_13_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_13_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_13_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_13_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_14_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_14_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_14_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_14_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_14_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_14_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_14_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_14_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_15_address0;
wire    grp_DoCompute_fu_715_weightMem0_V_15_ce0;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_15_d0;
wire    grp_DoCompute_fu_715_weightMem0_V_15_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem0_V_15_address1;
wire    grp_DoCompute_fu_715_weightMem0_V_15_ce1;
wire   [2:0] grp_DoCompute_fu_715_weightMem0_V_15_d1;
wire    grp_DoCompute_fu_715_weightMem0_V_15_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_0_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_0_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_0_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_0_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_0_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_0_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_1_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_1_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_1_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_1_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_1_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_1_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_1_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_1_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_2_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_2_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_2_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_2_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_2_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_2_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_2_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_2_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_3_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_3_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_3_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_3_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_3_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_3_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_3_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_3_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_4_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_4_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_4_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_4_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_4_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_4_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_4_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_4_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_5_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_5_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_5_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_5_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_5_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_5_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_5_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_5_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_6_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_6_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_6_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_6_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_6_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_6_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_6_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_6_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_7_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_7_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_7_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_7_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_7_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_7_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_7_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_7_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_8_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_8_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_8_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_8_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_8_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_8_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_8_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_8_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_9_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_9_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_9_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_9_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_9_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_9_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_9_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_9_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_10_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_10_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_10_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_10_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_10_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_10_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_10_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_10_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_11_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_11_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_11_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_11_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_11_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_11_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_11_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_11_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_12_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_12_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_12_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_12_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_12_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_12_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_12_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_12_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_13_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_13_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_13_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_13_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_13_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_13_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_13_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_13_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_14_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_14_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_14_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_14_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_14_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_14_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_14_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_14_we1;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_15_address0;
wire    grp_DoCompute_fu_715_thresMem0_V_15_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_15_d0;
wire    grp_DoCompute_fu_715_thresMem0_V_15_we0;
wire   [1:0] grp_DoCompute_fu_715_thresMem0_V_15_address1;
wire    grp_DoCompute_fu_715_thresMem0_V_15_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem0_V_15_d1;
wire    grp_DoCompute_fu_715_thresMem0_V_15_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_0_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_0_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_0_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_0_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_0_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_0_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_1_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_1_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_1_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_1_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_1_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_1_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_1_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_1_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_2_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_2_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_2_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_2_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_2_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_2_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_2_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_2_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_3_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_3_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_3_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_3_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_3_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_3_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_3_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_3_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_4_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_4_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_4_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_4_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_4_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_4_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_4_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_4_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_5_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_5_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_5_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_5_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_5_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_5_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_5_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_5_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_6_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_6_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_6_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_6_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_6_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_6_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_6_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_6_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_7_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_7_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_7_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_7_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_7_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_7_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_7_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_7_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_8_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_8_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_8_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_8_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_8_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_8_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_8_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_8_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_9_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_9_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_9_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_9_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_9_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_9_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_9_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_9_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_10_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_10_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_10_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_10_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_10_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_10_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_10_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_10_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_11_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_11_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_11_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_11_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_11_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_11_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_11_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_11_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_12_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_12_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_12_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_12_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_12_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_12_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_12_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_12_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_13_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_13_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_13_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_13_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_13_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_13_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_13_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_13_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_14_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_14_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_14_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_14_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_14_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_14_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_14_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_14_we1;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_15_address0;
wire    grp_DoCompute_fu_715_alphaMem0_V_15_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_15_d0;
wire    grp_DoCompute_fu_715_alphaMem0_V_15_we0;
wire   [1:0] grp_DoCompute_fu_715_alphaMem0_V_15_address1;
wire    grp_DoCompute_fu_715_alphaMem0_V_15_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem0_V_15_d1;
wire    grp_DoCompute_fu_715_alphaMem0_V_15_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_0_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_0_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_0_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_0_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_0_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_0_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_0_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_0_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_1_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_1_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_1_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_1_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_1_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_1_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_1_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_1_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_2_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_2_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_2_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_2_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_2_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_2_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_2_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_2_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_3_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_3_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_3_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_3_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_3_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_3_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_3_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_3_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_4_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_4_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_4_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_4_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_4_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_4_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_4_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_4_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_5_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_5_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_5_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_5_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_5_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_5_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_5_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_5_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_6_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_6_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_6_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_6_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_6_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_6_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_6_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_6_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_7_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_7_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_7_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_7_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_7_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_7_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_7_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_7_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_8_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_8_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_8_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_8_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_8_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_8_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_8_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_8_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_9_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_9_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_9_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_9_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_9_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_9_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_9_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_9_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_10_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_10_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_10_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_10_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_10_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_10_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_10_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_10_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_11_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_11_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_11_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_11_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_11_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_11_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_11_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_11_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_12_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_12_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_12_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_12_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_12_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_12_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_12_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_12_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_13_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_13_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_13_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_13_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_13_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_13_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_13_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_13_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_14_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_14_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_14_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_14_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_14_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_14_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_14_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_14_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_15_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_15_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_15_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_15_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_15_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_15_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_15_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_15_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_16_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_16_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_16_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_16_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_16_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_16_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_16_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_16_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_17_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_17_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_17_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_17_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_17_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_17_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_17_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_17_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_18_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_18_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_18_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_18_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_18_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_18_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_18_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_18_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_19_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_19_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_19_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_19_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_19_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_19_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_19_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_19_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_20_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_20_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_20_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_20_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_20_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_20_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_20_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_20_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_21_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_21_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_21_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_21_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_21_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_21_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_21_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_21_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_22_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_22_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_22_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_22_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_22_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_22_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_22_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_22_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_23_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_23_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_23_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_23_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_23_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_23_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_23_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_23_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_24_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_24_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_24_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_24_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_24_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_24_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_24_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_24_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_25_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_25_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_25_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_25_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_25_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_25_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_25_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_25_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_26_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_26_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_26_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_26_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_26_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_26_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_26_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_26_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_27_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_27_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_27_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_27_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_27_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_27_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_27_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_27_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_28_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_28_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_28_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_28_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_28_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_28_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_28_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_28_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_29_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_29_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_29_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_29_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_29_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_29_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_29_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_29_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_30_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_30_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_30_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_30_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_30_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_30_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_30_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_30_we1;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_31_address0;
wire    grp_DoCompute_fu_715_weightMem1_V_31_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_31_d0;
wire    grp_DoCompute_fu_715_weightMem1_V_31_we0;
wire   [5:0] grp_DoCompute_fu_715_weightMem1_V_31_address1;
wire    grp_DoCompute_fu_715_weightMem1_V_31_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem1_V_31_d1;
wire    grp_DoCompute_fu_715_weightMem1_V_31_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_0_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_0_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_0_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_0_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_0_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_0_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_1_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_1_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_1_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_1_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_1_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_1_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_1_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_1_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_2_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_2_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_2_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_2_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_2_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_2_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_2_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_2_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_3_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_3_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_3_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_3_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_3_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_3_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_3_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_3_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_4_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_4_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_4_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_4_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_4_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_4_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_4_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_4_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_5_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_5_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_5_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_5_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_5_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_5_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_5_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_5_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_6_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_6_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_6_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_6_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_6_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_6_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_6_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_6_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_7_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_7_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_7_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_7_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_7_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_7_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_7_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_7_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_8_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_8_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_8_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_8_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_8_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_8_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_8_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_8_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_9_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_9_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_9_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_9_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_9_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_9_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_9_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_9_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_10_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_10_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_10_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_10_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_10_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_10_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_10_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_10_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_11_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_11_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_11_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_11_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_11_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_11_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_11_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_11_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_12_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_12_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_12_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_12_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_12_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_12_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_12_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_12_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_13_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_13_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_13_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_13_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_13_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_13_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_13_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_13_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_14_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_14_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_14_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_14_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_14_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_14_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_14_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_14_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_15_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_15_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_15_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_15_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_15_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_15_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_15_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_15_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_16_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_16_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_16_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_16_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_16_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_16_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_16_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_16_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_17_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_17_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_17_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_17_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_17_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_17_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_17_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_17_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_18_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_18_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_18_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_18_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_18_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_18_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_18_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_18_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_19_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_19_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_19_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_19_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_19_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_19_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_19_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_19_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_20_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_20_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_20_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_20_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_20_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_20_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_20_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_20_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_21_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_21_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_21_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_21_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_21_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_21_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_21_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_21_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_22_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_22_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_22_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_22_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_22_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_22_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_22_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_22_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_23_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_23_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_23_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_23_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_23_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_23_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_23_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_23_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_24_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_24_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_24_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_24_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_24_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_24_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_24_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_24_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_25_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_25_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_25_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_25_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_25_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_25_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_25_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_25_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_26_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_26_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_26_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_26_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_26_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_26_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_26_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_26_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_27_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_27_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_27_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_27_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_27_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_27_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_27_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_27_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_28_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_28_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_28_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_28_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_28_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_28_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_28_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_28_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_29_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_29_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_29_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_29_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_29_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_29_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_29_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_29_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_30_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_30_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_30_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_30_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_30_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_30_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_30_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_30_we1;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_31_address0;
wire    grp_DoCompute_fu_715_thresMem1_V_31_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_31_d0;
wire    grp_DoCompute_fu_715_thresMem1_V_31_we0;
wire   [0:0] grp_DoCompute_fu_715_thresMem1_V_31_address1;
wire    grp_DoCompute_fu_715_thresMem1_V_31_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem1_V_31_d1;
wire    grp_DoCompute_fu_715_thresMem1_V_31_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_0_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_0_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_0_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_0_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_0_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_0_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_1_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_1_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_1_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_1_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_1_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_1_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_1_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_1_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_2_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_2_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_2_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_2_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_2_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_2_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_2_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_2_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_3_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_3_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_3_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_3_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_3_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_3_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_3_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_3_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_4_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_4_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_4_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_4_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_4_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_4_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_4_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_4_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_5_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_5_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_5_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_5_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_5_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_5_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_5_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_5_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_6_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_6_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_6_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_6_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_6_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_6_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_6_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_6_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_7_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_7_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_7_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_7_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_7_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_7_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_7_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_7_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_8_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_8_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_8_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_8_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_8_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_8_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_8_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_8_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_9_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_9_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_9_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_9_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_9_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_9_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_9_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_9_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_10_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_10_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_10_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_10_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_10_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_10_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_10_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_10_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_11_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_11_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_11_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_11_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_11_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_11_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_11_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_11_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_12_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_12_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_12_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_12_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_12_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_12_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_12_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_12_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_13_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_13_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_13_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_13_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_13_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_13_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_13_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_13_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_14_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_14_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_14_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_14_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_14_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_14_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_14_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_14_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_15_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_15_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_15_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_15_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_15_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_15_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_15_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_15_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_16_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_16_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_16_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_16_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_16_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_16_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_16_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_16_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_17_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_17_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_17_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_17_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_17_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_17_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_17_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_17_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_18_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_18_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_18_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_18_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_18_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_18_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_18_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_18_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_19_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_19_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_19_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_19_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_19_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_19_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_19_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_19_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_20_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_20_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_20_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_20_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_20_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_20_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_20_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_20_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_21_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_21_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_21_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_21_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_21_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_21_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_21_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_21_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_22_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_22_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_22_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_22_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_22_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_22_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_22_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_22_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_23_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_23_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_23_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_23_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_23_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_23_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_23_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_23_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_24_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_24_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_24_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_24_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_24_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_24_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_24_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_24_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_25_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_25_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_25_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_25_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_25_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_25_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_25_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_25_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_26_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_26_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_26_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_26_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_26_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_26_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_26_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_26_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_27_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_27_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_27_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_27_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_27_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_27_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_27_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_27_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_28_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_28_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_28_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_28_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_28_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_28_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_28_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_28_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_29_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_29_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_29_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_29_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_29_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_29_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_29_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_29_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_30_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_30_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_30_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_30_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_30_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_30_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_30_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_30_we1;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_31_address0;
wire    grp_DoCompute_fu_715_alphaMem1_V_31_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_31_d0;
wire    grp_DoCompute_fu_715_alphaMem1_V_31_we0;
wire   [0:0] grp_DoCompute_fu_715_alphaMem1_V_31_address1;
wire    grp_DoCompute_fu_715_alphaMem1_V_31_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem1_V_31_d1;
wire    grp_DoCompute_fu_715_alphaMem1_V_31_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_0_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_0_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_0_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_0_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_0_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_0_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_0_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_0_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_1_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_1_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_1_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_1_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_1_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_1_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_1_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_1_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_2_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_2_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_2_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_2_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_2_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_2_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_2_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_2_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_3_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_3_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_3_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_3_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_3_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_3_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_3_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_3_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_4_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_4_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_4_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_4_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_4_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_4_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_4_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_4_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_5_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_5_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_5_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_5_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_5_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_5_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_5_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_5_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_6_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_6_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_6_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_6_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_6_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_6_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_6_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_6_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_7_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_7_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_7_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_7_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_7_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_7_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_7_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_7_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_8_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_8_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_8_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_8_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_8_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_8_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_8_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_8_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_9_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_9_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_9_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_9_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_9_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_9_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_9_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_9_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_10_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_10_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_10_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_10_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_10_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_10_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_10_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_10_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_11_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_11_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_11_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_11_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_11_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_11_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_11_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_11_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_12_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_12_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_12_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_12_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_12_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_12_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_12_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_12_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_13_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_13_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_13_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_13_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_13_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_13_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_13_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_13_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_14_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_14_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_14_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_14_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_14_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_14_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_14_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_14_we1;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_15_address0;
wire    grp_DoCompute_fu_715_weightMem2_V_15_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_15_d0;
wire    grp_DoCompute_fu_715_weightMem2_V_15_we0;
wire   [7:0] grp_DoCompute_fu_715_weightMem2_V_15_address1;
wire    grp_DoCompute_fu_715_weightMem2_V_15_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem2_V_15_d1;
wire    grp_DoCompute_fu_715_weightMem2_V_15_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_0_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_0_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_0_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_0_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_0_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_0_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_1_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_1_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_1_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_1_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_1_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_1_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_1_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_1_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_2_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_2_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_2_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_2_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_2_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_2_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_2_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_2_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_3_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_3_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_3_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_3_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_3_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_3_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_3_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_3_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_4_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_4_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_4_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_4_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_4_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_4_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_4_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_4_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_5_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_5_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_5_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_5_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_5_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_5_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_5_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_5_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_6_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_6_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_6_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_6_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_6_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_6_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_6_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_6_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_7_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_7_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_7_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_7_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_7_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_7_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_7_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_7_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_8_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_8_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_8_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_8_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_8_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_8_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_8_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_8_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_9_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_9_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_9_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_9_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_9_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_9_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_9_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_9_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_10_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_10_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_10_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_10_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_10_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_10_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_10_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_10_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_11_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_11_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_11_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_11_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_11_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_11_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_11_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_11_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_12_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_12_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_12_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_12_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_12_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_12_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_12_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_12_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_13_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_13_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_13_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_13_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_13_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_13_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_13_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_13_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_14_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_14_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_14_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_14_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_14_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_14_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_14_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_14_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_15_address0;
wire    grp_DoCompute_fu_715_thresMem2_V_15_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_15_d0;
wire    grp_DoCompute_fu_715_thresMem2_V_15_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem2_V_15_address1;
wire    grp_DoCompute_fu_715_thresMem2_V_15_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem2_V_15_d1;
wire    grp_DoCompute_fu_715_thresMem2_V_15_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_0_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_0_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_0_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_0_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_0_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_0_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_1_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_1_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_1_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_1_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_1_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_1_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_1_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_1_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_2_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_2_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_2_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_2_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_2_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_2_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_2_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_2_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_3_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_3_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_3_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_3_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_3_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_3_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_3_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_3_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_4_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_4_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_4_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_4_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_4_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_4_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_4_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_4_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_5_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_5_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_5_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_5_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_5_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_5_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_5_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_5_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_6_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_6_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_6_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_6_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_6_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_6_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_6_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_6_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_7_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_7_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_7_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_7_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_7_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_7_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_7_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_7_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_8_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_8_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_8_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_8_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_8_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_8_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_8_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_8_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_9_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_9_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_9_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_9_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_9_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_9_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_9_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_9_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_10_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_10_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_10_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_10_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_10_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_10_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_10_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_10_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_11_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_11_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_11_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_11_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_11_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_11_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_11_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_11_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_12_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_12_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_12_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_12_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_12_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_12_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_12_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_12_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_13_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_13_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_13_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_13_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_13_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_13_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_13_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_13_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_14_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_14_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_14_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_14_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_14_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_14_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_14_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_14_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_15_address0;
wire    grp_DoCompute_fu_715_alphaMem2_V_15_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_15_d0;
wire    grp_DoCompute_fu_715_alphaMem2_V_15_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem2_V_15_address1;
wire    grp_DoCompute_fu_715_alphaMem2_V_15_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem2_V_15_d1;
wire    grp_DoCompute_fu_715_alphaMem2_V_15_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_0_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_0_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_0_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_0_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_0_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_0_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_0_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_0_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_1_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_1_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_1_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_1_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_1_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_1_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_1_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_1_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_2_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_2_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_2_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_2_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_2_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_2_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_2_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_2_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_3_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_3_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_3_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_3_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_3_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_3_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_3_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_3_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_4_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_4_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_4_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_4_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_4_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_4_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_4_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_4_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_5_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_5_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_5_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_5_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_5_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_5_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_5_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_5_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_6_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_6_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_6_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_6_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_6_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_6_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_6_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_6_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_7_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_7_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_7_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_7_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_7_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_7_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_7_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_7_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_8_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_8_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_8_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_8_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_8_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_8_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_8_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_8_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_9_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_9_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_9_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_9_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_9_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_9_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_9_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_9_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_10_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_10_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_10_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_10_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_10_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_10_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_10_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_10_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_11_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_11_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_11_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_11_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_11_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_11_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_11_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_11_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_12_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_12_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_12_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_12_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_12_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_12_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_12_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_12_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_13_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_13_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_13_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_13_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_13_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_13_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_13_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_13_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_14_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_14_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_14_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_14_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_14_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_14_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_14_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_14_we1;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_15_address0;
wire    grp_DoCompute_fu_715_weightMem3_V_15_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_15_d0;
wire    grp_DoCompute_fu_715_weightMem3_V_15_we0;
wire   [8:0] grp_DoCompute_fu_715_weightMem3_V_15_address1;
wire    grp_DoCompute_fu_715_weightMem3_V_15_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem3_V_15_d1;
wire    grp_DoCompute_fu_715_weightMem3_V_15_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_0_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_0_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_0_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_0_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_0_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_0_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_1_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_1_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_1_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_1_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_1_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_1_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_1_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_1_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_2_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_2_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_2_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_2_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_2_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_2_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_2_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_2_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_3_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_3_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_3_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_3_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_3_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_3_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_3_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_3_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_4_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_4_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_4_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_4_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_4_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_4_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_4_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_4_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_5_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_5_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_5_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_5_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_5_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_5_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_5_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_5_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_6_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_6_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_6_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_6_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_6_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_6_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_6_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_6_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_7_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_7_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_7_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_7_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_7_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_7_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_7_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_7_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_8_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_8_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_8_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_8_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_8_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_8_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_8_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_8_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_9_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_9_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_9_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_9_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_9_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_9_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_9_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_9_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_10_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_10_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_10_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_10_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_10_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_10_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_10_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_10_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_11_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_11_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_11_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_11_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_11_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_11_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_11_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_11_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_12_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_12_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_12_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_12_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_12_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_12_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_12_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_12_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_13_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_13_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_13_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_13_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_13_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_13_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_13_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_13_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_14_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_14_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_14_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_14_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_14_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_14_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_14_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_14_we1;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_15_address0;
wire    grp_DoCompute_fu_715_thresMem3_V_15_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_15_d0;
wire    grp_DoCompute_fu_715_thresMem3_V_15_we0;
wire   [2:0] grp_DoCompute_fu_715_thresMem3_V_15_address1;
wire    grp_DoCompute_fu_715_thresMem3_V_15_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem3_V_15_d1;
wire    grp_DoCompute_fu_715_thresMem3_V_15_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_0_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_0_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_0_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_0_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_0_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_0_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_1_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_1_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_1_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_1_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_1_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_1_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_1_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_1_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_2_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_2_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_2_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_2_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_2_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_2_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_2_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_2_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_3_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_3_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_3_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_3_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_3_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_3_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_3_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_3_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_4_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_4_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_4_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_4_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_4_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_4_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_4_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_4_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_5_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_5_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_5_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_5_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_5_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_5_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_5_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_5_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_6_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_6_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_6_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_6_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_6_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_6_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_6_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_6_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_7_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_7_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_7_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_7_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_7_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_7_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_7_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_7_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_8_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_8_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_8_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_8_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_8_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_8_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_8_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_8_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_9_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_9_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_9_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_9_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_9_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_9_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_9_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_9_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_10_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_10_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_10_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_10_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_10_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_10_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_10_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_10_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_11_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_11_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_11_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_11_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_11_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_11_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_11_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_11_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_12_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_12_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_12_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_12_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_12_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_12_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_12_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_12_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_13_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_13_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_13_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_13_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_13_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_13_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_13_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_13_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_14_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_14_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_14_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_14_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_14_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_14_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_14_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_14_we1;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_15_address0;
wire    grp_DoCompute_fu_715_alphaMem3_V_15_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_15_d0;
wire    grp_DoCompute_fu_715_alphaMem3_V_15_we0;
wire   [2:0] grp_DoCompute_fu_715_alphaMem3_V_15_address1;
wire    grp_DoCompute_fu_715_alphaMem3_V_15_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem3_V_15_d1;
wire    grp_DoCompute_fu_715_alphaMem3_V_15_we1;
wire   [11:0] grp_DoCompute_fu_715_weightMem4_V_0_address0;
wire    grp_DoCompute_fu_715_weightMem4_V_0_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem4_V_0_d0;
wire    grp_DoCompute_fu_715_weightMem4_V_0_we0;
wire   [11:0] grp_DoCompute_fu_715_weightMem4_V_0_address1;
wire    grp_DoCompute_fu_715_weightMem4_V_0_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem4_V_0_d1;
wire    grp_DoCompute_fu_715_weightMem4_V_0_we1;
wire   [11:0] grp_DoCompute_fu_715_weightMem4_V_1_address0;
wire    grp_DoCompute_fu_715_weightMem4_V_1_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem4_V_1_d0;
wire    grp_DoCompute_fu_715_weightMem4_V_1_we0;
wire   [11:0] grp_DoCompute_fu_715_weightMem4_V_1_address1;
wire    grp_DoCompute_fu_715_weightMem4_V_1_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem4_V_1_d1;
wire    grp_DoCompute_fu_715_weightMem4_V_1_we1;
wire   [11:0] grp_DoCompute_fu_715_weightMem4_V_2_address0;
wire    grp_DoCompute_fu_715_weightMem4_V_2_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem4_V_2_d0;
wire    grp_DoCompute_fu_715_weightMem4_V_2_we0;
wire   [11:0] grp_DoCompute_fu_715_weightMem4_V_2_address1;
wire    grp_DoCompute_fu_715_weightMem4_V_2_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem4_V_2_d1;
wire    grp_DoCompute_fu_715_weightMem4_V_2_we1;
wire   [11:0] grp_DoCompute_fu_715_weightMem4_V_3_address0;
wire    grp_DoCompute_fu_715_weightMem4_V_3_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem4_V_3_d0;
wire    grp_DoCompute_fu_715_weightMem4_V_3_we0;
wire   [11:0] grp_DoCompute_fu_715_weightMem4_V_3_address1;
wire    grp_DoCompute_fu_715_weightMem4_V_3_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem4_V_3_d1;
wire    grp_DoCompute_fu_715_weightMem4_V_3_we1;
wire   [5:0] grp_DoCompute_fu_715_thresMem4_V_0_address0;
wire    grp_DoCompute_fu_715_thresMem4_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem4_V_0_d0;
wire    grp_DoCompute_fu_715_thresMem4_V_0_we0;
wire   [5:0] grp_DoCompute_fu_715_thresMem4_V_0_address1;
wire    grp_DoCompute_fu_715_thresMem4_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem4_V_0_d1;
wire    grp_DoCompute_fu_715_thresMem4_V_0_we1;
wire   [5:0] grp_DoCompute_fu_715_thresMem4_V_1_address0;
wire    grp_DoCompute_fu_715_thresMem4_V_1_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem4_V_1_d0;
wire    grp_DoCompute_fu_715_thresMem4_V_1_we0;
wire   [5:0] grp_DoCompute_fu_715_thresMem4_V_1_address1;
wire    grp_DoCompute_fu_715_thresMem4_V_1_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem4_V_1_d1;
wire    grp_DoCompute_fu_715_thresMem4_V_1_we1;
wire   [5:0] grp_DoCompute_fu_715_thresMem4_V_2_address0;
wire    grp_DoCompute_fu_715_thresMem4_V_2_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem4_V_2_d0;
wire    grp_DoCompute_fu_715_thresMem4_V_2_we0;
wire   [5:0] grp_DoCompute_fu_715_thresMem4_V_2_address1;
wire    grp_DoCompute_fu_715_thresMem4_V_2_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem4_V_2_d1;
wire    grp_DoCompute_fu_715_thresMem4_V_2_we1;
wire   [5:0] grp_DoCompute_fu_715_thresMem4_V_3_address0;
wire    grp_DoCompute_fu_715_thresMem4_V_3_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem4_V_3_d0;
wire    grp_DoCompute_fu_715_thresMem4_V_3_we0;
wire   [5:0] grp_DoCompute_fu_715_thresMem4_V_3_address1;
wire    grp_DoCompute_fu_715_thresMem4_V_3_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem4_V_3_d1;
wire    grp_DoCompute_fu_715_thresMem4_V_3_we1;
wire   [5:0] grp_DoCompute_fu_715_alphaMem4_V_0_address0;
wire    grp_DoCompute_fu_715_alphaMem4_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem4_V_0_d0;
wire    grp_DoCompute_fu_715_alphaMem4_V_0_we0;
wire   [5:0] grp_DoCompute_fu_715_alphaMem4_V_0_address1;
wire    grp_DoCompute_fu_715_alphaMem4_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem4_V_0_d1;
wire    grp_DoCompute_fu_715_alphaMem4_V_0_we1;
wire   [5:0] grp_DoCompute_fu_715_alphaMem4_V_1_address0;
wire    grp_DoCompute_fu_715_alphaMem4_V_1_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem4_V_1_d0;
wire    grp_DoCompute_fu_715_alphaMem4_V_1_we0;
wire   [5:0] grp_DoCompute_fu_715_alphaMem4_V_1_address1;
wire    grp_DoCompute_fu_715_alphaMem4_V_1_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem4_V_1_d1;
wire    grp_DoCompute_fu_715_alphaMem4_V_1_we1;
wire   [5:0] grp_DoCompute_fu_715_alphaMem4_V_2_address0;
wire    grp_DoCompute_fu_715_alphaMem4_V_2_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem4_V_2_d0;
wire    grp_DoCompute_fu_715_alphaMem4_V_2_we0;
wire   [5:0] grp_DoCompute_fu_715_alphaMem4_V_2_address1;
wire    grp_DoCompute_fu_715_alphaMem4_V_2_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem4_V_2_d1;
wire    grp_DoCompute_fu_715_alphaMem4_V_2_we1;
wire   [5:0] grp_DoCompute_fu_715_alphaMem4_V_3_address0;
wire    grp_DoCompute_fu_715_alphaMem4_V_3_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem4_V_3_d0;
wire    grp_DoCompute_fu_715_alphaMem4_V_3_we0;
wire   [5:0] grp_DoCompute_fu_715_alphaMem4_V_3_address1;
wire    grp_DoCompute_fu_715_alphaMem4_V_3_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem4_V_3_d1;
wire    grp_DoCompute_fu_715_alphaMem4_V_3_we1;
wire   [14:0] grp_DoCompute_fu_715_weightMem5_V_0_address0;
wire    grp_DoCompute_fu_715_weightMem5_V_0_ce0;
wire   [31:0] grp_DoCompute_fu_715_weightMem5_V_0_d0;
wire    grp_DoCompute_fu_715_weightMem5_V_0_we0;
wire   [14:0] grp_DoCompute_fu_715_weightMem5_V_0_address1;
wire    grp_DoCompute_fu_715_weightMem5_V_0_ce1;
wire   [31:0] grp_DoCompute_fu_715_weightMem5_V_0_d1;
wire    grp_DoCompute_fu_715_weightMem5_V_0_we1;
wire   [7:0] grp_DoCompute_fu_715_thresMem5_V_0_address0;
wire    grp_DoCompute_fu_715_thresMem5_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem5_V_0_d0;
wire    grp_DoCompute_fu_715_thresMem5_V_0_we0;
wire   [7:0] grp_DoCompute_fu_715_thresMem5_V_0_address1;
wire    grp_DoCompute_fu_715_thresMem5_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem5_V_0_d1;
wire    grp_DoCompute_fu_715_thresMem5_V_0_we1;
wire   [7:0] grp_DoCompute_fu_715_alphaMem5_V_0_address0;
wire    grp_DoCompute_fu_715_alphaMem5_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem5_V_0_d0;
wire    grp_DoCompute_fu_715_alphaMem5_V_0_we0;
wire   [7:0] grp_DoCompute_fu_715_alphaMem5_V_0_address1;
wire    grp_DoCompute_fu_715_alphaMem5_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem5_V_0_d1;
wire    grp_DoCompute_fu_715_alphaMem5_V_0_we1;
wire   [14:0] grp_DoCompute_fu_715_weightMem6_V_0_address0;
wire    grp_DoCompute_fu_715_weightMem6_V_0_ce0;
wire   [3:0] grp_DoCompute_fu_715_weightMem6_V_0_d0;
wire    grp_DoCompute_fu_715_weightMem6_V_0_we0;
wire   [14:0] grp_DoCompute_fu_715_weightMem6_V_0_address1;
wire    grp_DoCompute_fu_715_weightMem6_V_0_ce1;
wire   [3:0] grp_DoCompute_fu_715_weightMem6_V_0_d1;
wire    grp_DoCompute_fu_715_weightMem6_V_0_we1;
wire   [8:0] grp_DoCompute_fu_715_thresMem6_V_0_address0;
wire    grp_DoCompute_fu_715_thresMem6_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem6_V_0_d0;
wire    grp_DoCompute_fu_715_thresMem6_V_0_we0;
wire   [8:0] grp_DoCompute_fu_715_thresMem6_V_0_address1;
wire    grp_DoCompute_fu_715_thresMem6_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem6_V_0_d1;
wire    grp_DoCompute_fu_715_thresMem6_V_0_we1;
wire   [8:0] grp_DoCompute_fu_715_alphaMem6_V_0_address0;
wire    grp_DoCompute_fu_715_alphaMem6_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem6_V_0_d0;
wire    grp_DoCompute_fu_715_alphaMem6_V_0_we0;
wire   [8:0] grp_DoCompute_fu_715_alphaMem6_V_0_address1;
wire    grp_DoCompute_fu_715_alphaMem6_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem6_V_0_d1;
wire    grp_DoCompute_fu_715_alphaMem6_V_0_we1;
wire   [14:0] grp_DoCompute_fu_715_weightMem7_V_0_address0;
wire    grp_DoCompute_fu_715_weightMem7_V_0_ce0;
wire   [7:0] grp_DoCompute_fu_715_weightMem7_V_0_d0;
wire    grp_DoCompute_fu_715_weightMem7_V_0_we0;
wire   [14:0] grp_DoCompute_fu_715_weightMem7_V_0_address1;
wire    grp_DoCompute_fu_715_weightMem7_V_0_ce1;
wire   [7:0] grp_DoCompute_fu_715_weightMem7_V_0_d1;
wire    grp_DoCompute_fu_715_weightMem7_V_0_we1;
wire   [8:0] grp_DoCompute_fu_715_thresMem7_V_0_address0;
wire    grp_DoCompute_fu_715_thresMem7_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_thresMem7_V_0_d0;
wire    grp_DoCompute_fu_715_thresMem7_V_0_we0;
wire   [8:0] grp_DoCompute_fu_715_thresMem7_V_0_address1;
wire    grp_DoCompute_fu_715_thresMem7_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_thresMem7_V_0_d1;
wire    grp_DoCompute_fu_715_thresMem7_V_0_we1;
wire   [8:0] grp_DoCompute_fu_715_alphaMem7_V_0_address0;
wire    grp_DoCompute_fu_715_alphaMem7_V_0_ce0;
wire   [23:0] grp_DoCompute_fu_715_alphaMem7_V_0_d0;
wire    grp_DoCompute_fu_715_alphaMem7_V_0_we0;
wire   [8:0] grp_DoCompute_fu_715_alphaMem7_V_0_address1;
wire    grp_DoCompute_fu_715_alphaMem7_V_0_ce1;
wire   [23:0] grp_DoCompute_fu_715_alphaMem7_V_0_d1;
wire    grp_DoCompute_fu_715_alphaMem7_V_0_we1;
wire   [12:0] grp_DoCompute_fu_715_weightMem8_V_0_address0;
wire    grp_DoCompute_fu_715_weightMem8_V_0_ce0;
wire   [0:0] grp_DoCompute_fu_715_weightMem8_V_0_d0;
wire    grp_DoCompute_fu_715_weightMem8_V_0_we0;
wire   [12:0] grp_DoCompute_fu_715_weightMem8_V_0_address1;
wire    grp_DoCompute_fu_715_weightMem8_V_0_ce1;
wire   [0:0] grp_DoCompute_fu_715_weightMem8_V_0_d1;
wire    grp_DoCompute_fu_715_weightMem8_V_0_we1;
wire   [12:0] grp_DoCompute_fu_715_weightMem8_V_1_address0;
wire    grp_DoCompute_fu_715_weightMem8_V_1_ce0;
wire   [0:0] grp_DoCompute_fu_715_weightMem8_V_1_d0;
wire    grp_DoCompute_fu_715_weightMem8_V_1_we0;
wire   [12:0] grp_DoCompute_fu_715_weightMem8_V_1_address1;
wire    grp_DoCompute_fu_715_weightMem8_V_1_ce1;
wire   [0:0] grp_DoCompute_fu_715_weightMem8_V_1_d1;
wire    grp_DoCompute_fu_715_weightMem8_V_1_we1;
wire   [12:0] grp_DoCompute_fu_715_weightMem8_V_2_address0;
wire    grp_DoCompute_fu_715_weightMem8_V_2_ce0;
wire   [0:0] grp_DoCompute_fu_715_weightMem8_V_2_d0;
wire    grp_DoCompute_fu_715_weightMem8_V_2_we0;
wire   [12:0] grp_DoCompute_fu_715_weightMem8_V_2_address1;
wire    grp_DoCompute_fu_715_weightMem8_V_2_ce1;
wire   [0:0] grp_DoCompute_fu_715_weightMem8_V_2_d1;
wire    grp_DoCompute_fu_715_weightMem8_V_2_we1;
wire   [12:0] grp_DoCompute_fu_715_weightMem8_V_3_address0;
wire    grp_DoCompute_fu_715_weightMem8_V_3_ce0;
wire   [0:0] grp_DoCompute_fu_715_weightMem8_V_3_d0;
wire    grp_DoCompute_fu_715_weightMem8_V_3_we0;
wire   [12:0] grp_DoCompute_fu_715_weightMem8_V_3_address1;
wire    grp_DoCompute_fu_715_weightMem8_V_3_ce1;
wire   [0:0] grp_DoCompute_fu_715_weightMem8_V_3_d1;
wire    grp_DoCompute_fu_715_weightMem8_V_3_we1;
wire    grp_DoCompute_fu_715_ap_start;
wire    grp_DoCompute_fu_715_ap_done;
wire    grp_DoCompute_fu_715_ap_ready;
wire    grp_DoCompute_fu_715_ap_idle;
reg    grp_DoCompute_fu_715_ap_continue;
reg    StgValue_43_DoMemInit_fu_1299_ap_start;
wire    StgValue_43_DoMemInit_fu_1299_ap_done;
wire    StgValue_43_DoMemInit_fu_1299_ap_idle;
wire    StgValue_43_DoMemInit_fu_1299_ap_ready;
wire   [14:0] StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_address1;
wire    StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_ce1;
wire    StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_we1;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_d1;
wire   [14:0] StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_we0;
wire   [3:0] StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_address1;
wire    StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_ce1;
wire    StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_we1;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_d1;
wire   [14:0] StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_we0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_d0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o_ap_vld;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o;
wire    StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o_ap_vld;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_we0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_d0;
wire   [7:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_d0;
wire   [8:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_address0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_ce0;
wire    StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_d0;
wire   [11:0] StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_d0;
wire   [11:0] StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_d0;
wire   [11:0] StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_d0;
wire   [11:0] StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_we0;
wire   [31:0] StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_address1;
wire    StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_ce1;
wire    StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_we1;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_d1;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_address1;
wire    StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_ce1;
wire    StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_we1;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_d1;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_address1;
wire    StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_ce1;
wire    StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_we1;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_d1;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_address1;
wire    StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_ce1;
wire    StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_we1;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_d1;
wire   [12:0] StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_we0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_d0;
wire   [12:0] StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_we0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_d0;
wire   [12:0] StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_we0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_d0;
wire   [12:0] StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_we0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_d0;
wire   [1:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_d0;
wire   [0:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_d0;
wire   [2:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_d0;
wire   [5:0] StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_address0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_ce0;
wire    StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_we0;
wire   [23:0] StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_d0;
reg    grp_DoCompute_fu_715_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_sync_grp_DoCompute_fu_715_ap_ready;
wire    ap_sync_grp_DoCompute_fu_715_ap_done;
reg    ap_block_state3_on_subcall_done;
reg    ap_sync_reg_grp_DoCompute_fu_715_ap_ready;
reg    ap_sync_reg_grp_DoCompute_fu_715_ap_done;
wire    ap_CS_fsm_state4;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 means_in1_V_0 = 24'd0;
#0 means_in1_V_1 = 24'd0;
#0 means_in2_V_0 = 24'd0;
#0 means_in2_V_1 = 24'd0;
#0 means_in3_V_0 = 24'd0;
#0 means_in3_V_1 = 24'd0;
#0 means_in4_V_0 = 24'd0;
#0 means_in4_V_1 = 24'd0;
#0 means_in5_V_0 = 24'd0;
#0 means_in5_V_1 = 24'd0;
#0 means_in6_V_0 = 24'd0;
#0 means_in6_V_1 = 24'd0;
#0 means_in7_V_0 = 24'd0;
#0 means_in7_V_1 = 24'd0;
#0 means_out1_V_0 = 24'd0;
#0 means_out2_V_0 = 24'd0;
#0 means_out3_V_0 = 24'd0;
#0 means_out4_V_0 = 24'd0;
#0 means_out5_V_0 = 24'd0;
#0 means_out6_V_0 = 24'd0;
#0 means_out7_V_0 = 24'd0;
#0 means_in8_V_0 = 24'd0;
#0 means_in8_V_1 = 24'd0;
#0 grp_DoCompute_fu_715_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_DoCompute_fu_715_ap_ready = 1'b0;
#0 ap_sync_reg_grp_DoCompute_fu_715_ap_done = 1'b0;
end

BlackBoxJam_weightMem5_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 18432 ),
    .AddressWidth( 15 ))
weightMem5_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem5_V_0_address0),
    .ce0(weightMem5_V_0_ce0),
    .we0(weightMem5_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_d0),
    .q0(weightMem5_V_0_q0)
);

BlackBoxJam_thresMem5_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
thresMem5_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_DoCompute_fu_715_thresMem5_V_0_address0),
    .ce0(thresMem5_V_0_ce0),
    .q0(thresMem5_V_0_q0),
    .address1(StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_address1),
    .ce1(thresMem5_V_0_ce1),
    .we1(thresMem5_V_0_we1),
    .d1(StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_d1)
);

BlackBoxJam_weightMem6_V_0 #(
    .DataWidth( 4 ),
    .AddressRange( 32768 ),
    .AddressWidth( 15 ))
weightMem6_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem6_V_0_address0),
    .ce0(weightMem6_V_0_ce0),
    .we0(weightMem6_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_d0),
    .q0(weightMem6_V_0_q0)
);

BlackBoxJam_thresMem6_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
thresMem6_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_DoCompute_fu_715_thresMem6_V_0_address0),
    .ce0(thresMem6_V_0_ce0),
    .q0(thresMem6_V_0_q0),
    .address1(StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_address1),
    .ce1(thresMem6_V_0_ce1),
    .we1(thresMem6_V_0_we1),
    .d1(StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_d1)
);

BlackBoxJam_weightMem7_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 32768 ),
    .AddressWidth( 15 ))
weightMem7_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem7_V_0_address0),
    .ce0(weightMem7_V_0_ce0),
    .we0(weightMem7_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_d0),
    .q0(weightMem7_V_0_q0)
);

BlackBoxJam_thresMem7_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
thresMem7_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem7_V_0_address0),
    .ce0(thresMem7_V_0_ce0),
    .we0(thresMem7_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_d0),
    .q0(thresMem7_V_0_q0)
);

BlackBoxJam_alphaMem5_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
alphaMem5_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem5_V_0_address0),
    .ce0(alphaMem5_V_0_ce0),
    .we0(alphaMem5_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_d0),
    .q0(alphaMem5_V_0_q0)
);

BlackBoxJam_thresMem7_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
alphaMem6_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem6_V_0_address0),
    .ce0(alphaMem6_V_0_ce0),
    .we0(alphaMem6_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_d0),
    .q0(alphaMem6_V_0_q0)
);

BlackBoxJam_thresMem7_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
alphaMem7_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem7_V_0_address0),
    .ce0(alphaMem7_V_0_ce0),
    .we0(alphaMem7_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_d0),
    .q0(alphaMem7_V_0_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_0_address0),
    .ce0(weightMem0_V_0_ce0),
    .we0(weightMem0_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_d0),
    .q0(weightMem0_V_0_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_1_address0),
    .ce0(weightMem0_V_1_ce0),
    .we0(weightMem0_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_d0),
    .q0(weightMem0_V_1_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_2_address0),
    .ce0(weightMem0_V_2_ce0),
    .we0(weightMem0_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_d0),
    .q0(weightMem0_V_2_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_3_address0),
    .ce0(weightMem0_V_3_ce0),
    .we0(weightMem0_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_d0),
    .q0(weightMem0_V_3_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_4_address0),
    .ce0(weightMem0_V_4_ce0),
    .we0(weightMem0_V_4_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_d0),
    .q0(weightMem0_V_4_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_5_address0),
    .ce0(weightMem0_V_5_ce0),
    .we0(weightMem0_V_5_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_d0),
    .q0(weightMem0_V_5_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_6_address0),
    .ce0(weightMem0_V_6_ce0),
    .we0(weightMem0_V_6_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_d0),
    .q0(weightMem0_V_6_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_7_address0),
    .ce0(weightMem0_V_7_ce0),
    .we0(weightMem0_V_7_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_d0),
    .q0(weightMem0_V_7_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_8_address0),
    .ce0(weightMem0_V_8_ce0),
    .we0(weightMem0_V_8_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_d0),
    .q0(weightMem0_V_8_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_9_address0),
    .ce0(weightMem0_V_9_ce0),
    .we0(weightMem0_V_9_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_d0),
    .q0(weightMem0_V_9_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_10_address0),
    .ce0(weightMem0_V_10_ce0),
    .we0(weightMem0_V_10_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_d0),
    .q0(weightMem0_V_10_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_11_address0),
    .ce0(weightMem0_V_11_ce0),
    .we0(weightMem0_V_11_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_d0),
    .q0(weightMem0_V_11_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_12_address0),
    .ce0(weightMem0_V_12_ce0),
    .we0(weightMem0_V_12_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_d0),
    .q0(weightMem0_V_12_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_13_address0),
    .ce0(weightMem0_V_13_ce0),
    .we0(weightMem0_V_13_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_d0),
    .q0(weightMem0_V_13_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_14_address0),
    .ce0(weightMem0_V_14_ce0),
    .we0(weightMem0_V_14_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_d0),
    .q0(weightMem0_V_14_q0)
);

BlackBoxJam_weightMem0_V_0 #(
    .DataWidth( 3 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem0_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem0_V_15_address0),
    .ce0(weightMem0_V_15_ce0),
    .we0(weightMem0_V_15_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_d0),
    .q0(weightMem0_V_15_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_0_address0),
    .ce0(thresMem0_V_0_ce0),
    .we0(thresMem0_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_d0),
    .q0(thresMem0_V_0_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_1_address0),
    .ce0(thresMem0_V_1_ce0),
    .we0(thresMem0_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_d0),
    .q0(thresMem0_V_1_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_2_address0),
    .ce0(thresMem0_V_2_ce0),
    .we0(thresMem0_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_d0),
    .q0(thresMem0_V_2_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_3_address0),
    .ce0(thresMem0_V_3_ce0),
    .we0(thresMem0_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_d0),
    .q0(thresMem0_V_3_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_4_address0),
    .ce0(thresMem0_V_4_ce0),
    .we0(thresMem0_V_4_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_d0),
    .q0(thresMem0_V_4_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_5_address0),
    .ce0(thresMem0_V_5_ce0),
    .we0(thresMem0_V_5_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_d0),
    .q0(thresMem0_V_5_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_6_address0),
    .ce0(thresMem0_V_6_ce0),
    .we0(thresMem0_V_6_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_d0),
    .q0(thresMem0_V_6_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_7_address0),
    .ce0(thresMem0_V_7_ce0),
    .we0(thresMem0_V_7_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_d0),
    .q0(thresMem0_V_7_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_8_address0),
    .ce0(thresMem0_V_8_ce0),
    .we0(thresMem0_V_8_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_d0),
    .q0(thresMem0_V_8_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_9_address0),
    .ce0(thresMem0_V_9_ce0),
    .we0(thresMem0_V_9_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_d0),
    .q0(thresMem0_V_9_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_10_address0),
    .ce0(thresMem0_V_10_ce0),
    .we0(thresMem0_V_10_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_d0),
    .q0(thresMem0_V_10_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_11_address0),
    .ce0(thresMem0_V_11_ce0),
    .we0(thresMem0_V_11_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_d0),
    .q0(thresMem0_V_11_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_12_address0),
    .ce0(thresMem0_V_12_ce0),
    .we0(thresMem0_V_12_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_d0),
    .q0(thresMem0_V_12_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_13_address0),
    .ce0(thresMem0_V_13_ce0),
    .we0(thresMem0_V_13_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_d0),
    .q0(thresMem0_V_13_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_14_address0),
    .ce0(thresMem0_V_14_ce0),
    .we0(thresMem0_V_14_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_d0),
    .q0(thresMem0_V_14_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
thresMem0_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem0_V_15_address0),
    .ce0(thresMem0_V_15_ce0),
    .we0(thresMem0_V_15_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_d0),
    .q0(thresMem0_V_15_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_0_address0),
    .ce0(weightMem1_V_0_ce0),
    .we0(weightMem1_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_d0),
    .q0(weightMem1_V_0_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_1_address0),
    .ce0(weightMem1_V_1_ce0),
    .we0(weightMem1_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_d0),
    .q0(weightMem1_V_1_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_2_address0),
    .ce0(weightMem1_V_2_ce0),
    .we0(weightMem1_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_d0),
    .q0(weightMem1_V_2_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_3_address0),
    .ce0(weightMem1_V_3_ce0),
    .we0(weightMem1_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_d0),
    .q0(weightMem1_V_3_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_4_address0),
    .ce0(weightMem1_V_4_ce0),
    .we0(weightMem1_V_4_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_d0),
    .q0(weightMem1_V_4_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_5_address0),
    .ce0(weightMem1_V_5_ce0),
    .we0(weightMem1_V_5_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_d0),
    .q0(weightMem1_V_5_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_6_address0),
    .ce0(weightMem1_V_6_ce0),
    .we0(weightMem1_V_6_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_d0),
    .q0(weightMem1_V_6_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_7_address0),
    .ce0(weightMem1_V_7_ce0),
    .we0(weightMem1_V_7_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_d0),
    .q0(weightMem1_V_7_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_8_address0),
    .ce0(weightMem1_V_8_ce0),
    .we0(weightMem1_V_8_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_d0),
    .q0(weightMem1_V_8_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_9_address0),
    .ce0(weightMem1_V_9_ce0),
    .we0(weightMem1_V_9_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_d0),
    .q0(weightMem1_V_9_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_10_address0),
    .ce0(weightMem1_V_10_ce0),
    .we0(weightMem1_V_10_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_d0),
    .q0(weightMem1_V_10_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_11_address0),
    .ce0(weightMem1_V_11_ce0),
    .we0(weightMem1_V_11_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_d0),
    .q0(weightMem1_V_11_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_12_address0),
    .ce0(weightMem1_V_12_ce0),
    .we0(weightMem1_V_12_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_d0),
    .q0(weightMem1_V_12_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_13_address0),
    .ce0(weightMem1_V_13_ce0),
    .we0(weightMem1_V_13_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_d0),
    .q0(weightMem1_V_13_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_14_address0),
    .ce0(weightMem1_V_14_ce0),
    .we0(weightMem1_V_14_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_d0),
    .q0(weightMem1_V_14_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_15_address0),
    .ce0(weightMem1_V_15_ce0),
    .we0(weightMem1_V_15_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_d0),
    .q0(weightMem1_V_15_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_16_address0),
    .ce0(weightMem1_V_16_ce0),
    .we0(weightMem1_V_16_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_d0),
    .q0(weightMem1_V_16_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_17_address0),
    .ce0(weightMem1_V_17_ce0),
    .we0(weightMem1_V_17_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_d0),
    .q0(weightMem1_V_17_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_18_address0),
    .ce0(weightMem1_V_18_ce0),
    .we0(weightMem1_V_18_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_d0),
    .q0(weightMem1_V_18_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_19_address0),
    .ce0(weightMem1_V_19_ce0),
    .we0(weightMem1_V_19_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_d0),
    .q0(weightMem1_V_19_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_20_address0),
    .ce0(weightMem1_V_20_ce0),
    .we0(weightMem1_V_20_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_d0),
    .q0(weightMem1_V_20_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_21_address0),
    .ce0(weightMem1_V_21_ce0),
    .we0(weightMem1_V_21_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_d0),
    .q0(weightMem1_V_21_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_22_address0),
    .ce0(weightMem1_V_22_ce0),
    .we0(weightMem1_V_22_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_d0),
    .q0(weightMem1_V_22_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_23_address0),
    .ce0(weightMem1_V_23_ce0),
    .we0(weightMem1_V_23_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_d0),
    .q0(weightMem1_V_23_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_24_address0),
    .ce0(weightMem1_V_24_ce0),
    .we0(weightMem1_V_24_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_d0),
    .q0(weightMem1_V_24_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_25_address0),
    .ce0(weightMem1_V_25_ce0),
    .we0(weightMem1_V_25_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_d0),
    .q0(weightMem1_V_25_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_26_address0),
    .ce0(weightMem1_V_26_ce0),
    .we0(weightMem1_V_26_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_d0),
    .q0(weightMem1_V_26_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_27_address0),
    .ce0(weightMem1_V_27_ce0),
    .we0(weightMem1_V_27_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_d0),
    .q0(weightMem1_V_27_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_28_address0),
    .ce0(weightMem1_V_28_ce0),
    .we0(weightMem1_V_28_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_d0),
    .q0(weightMem1_V_28_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_29_address0),
    .ce0(weightMem1_V_29_ce0),
    .we0(weightMem1_V_29_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_d0),
    .q0(weightMem1_V_29_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_30_address0),
    .ce0(weightMem1_V_30_ce0),
    .we0(weightMem1_V_30_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_d0),
    .q0(weightMem1_V_30_q0)
);

BlackBoxJam_weightMem1_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
weightMem1_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem1_V_31_address0),
    .ce0(weightMem1_V_31_ce0),
    .we0(weightMem1_V_31_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_d0),
    .q0(weightMem1_V_31_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_0_address0),
    .ce0(thresMem1_V_0_ce0),
    .we0(thresMem1_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_d0),
    .q0(thresMem1_V_0_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_1_address0),
    .ce0(thresMem1_V_1_ce0),
    .we0(thresMem1_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_d0),
    .q0(thresMem1_V_1_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_2_address0),
    .ce0(thresMem1_V_2_ce0),
    .we0(thresMem1_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_d0),
    .q0(thresMem1_V_2_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_3_address0),
    .ce0(thresMem1_V_3_ce0),
    .we0(thresMem1_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_d0),
    .q0(thresMem1_V_3_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_4_address0),
    .ce0(thresMem1_V_4_ce0),
    .we0(thresMem1_V_4_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_d0),
    .q0(thresMem1_V_4_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_5_address0),
    .ce0(thresMem1_V_5_ce0),
    .we0(thresMem1_V_5_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_d0),
    .q0(thresMem1_V_5_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_6_address0),
    .ce0(thresMem1_V_6_ce0),
    .we0(thresMem1_V_6_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_d0),
    .q0(thresMem1_V_6_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_7_address0),
    .ce0(thresMem1_V_7_ce0),
    .we0(thresMem1_V_7_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_d0),
    .q0(thresMem1_V_7_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_8_address0),
    .ce0(thresMem1_V_8_ce0),
    .we0(thresMem1_V_8_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_d0),
    .q0(thresMem1_V_8_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_9_address0),
    .ce0(thresMem1_V_9_ce0),
    .we0(thresMem1_V_9_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_d0),
    .q0(thresMem1_V_9_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_10_address0),
    .ce0(thresMem1_V_10_ce0),
    .we0(thresMem1_V_10_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_d0),
    .q0(thresMem1_V_10_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_11_address0),
    .ce0(thresMem1_V_11_ce0),
    .we0(thresMem1_V_11_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_d0),
    .q0(thresMem1_V_11_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_12_address0),
    .ce0(thresMem1_V_12_ce0),
    .we0(thresMem1_V_12_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_d0),
    .q0(thresMem1_V_12_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_13_address0),
    .ce0(thresMem1_V_13_ce0),
    .we0(thresMem1_V_13_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_d0),
    .q0(thresMem1_V_13_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_14_address0),
    .ce0(thresMem1_V_14_ce0),
    .we0(thresMem1_V_14_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_d0),
    .q0(thresMem1_V_14_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_15_address0),
    .ce0(thresMem1_V_15_ce0),
    .we0(thresMem1_V_15_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_d0),
    .q0(thresMem1_V_15_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_16_address0),
    .ce0(thresMem1_V_16_ce0),
    .we0(thresMem1_V_16_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_d0),
    .q0(thresMem1_V_16_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_17_address0),
    .ce0(thresMem1_V_17_ce0),
    .we0(thresMem1_V_17_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_d0),
    .q0(thresMem1_V_17_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_18_address0),
    .ce0(thresMem1_V_18_ce0),
    .we0(thresMem1_V_18_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_d0),
    .q0(thresMem1_V_18_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_19_address0),
    .ce0(thresMem1_V_19_ce0),
    .we0(thresMem1_V_19_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_d0),
    .q0(thresMem1_V_19_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_20_address0),
    .ce0(thresMem1_V_20_ce0),
    .we0(thresMem1_V_20_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_d0),
    .q0(thresMem1_V_20_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_21_address0),
    .ce0(thresMem1_V_21_ce0),
    .we0(thresMem1_V_21_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_d0),
    .q0(thresMem1_V_21_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_22_address0),
    .ce0(thresMem1_V_22_ce0),
    .we0(thresMem1_V_22_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_d0),
    .q0(thresMem1_V_22_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_23_address0),
    .ce0(thresMem1_V_23_ce0),
    .we0(thresMem1_V_23_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_d0),
    .q0(thresMem1_V_23_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_24_address0),
    .ce0(thresMem1_V_24_ce0),
    .we0(thresMem1_V_24_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_d0),
    .q0(thresMem1_V_24_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_25_address0),
    .ce0(thresMem1_V_25_ce0),
    .we0(thresMem1_V_25_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_d0),
    .q0(thresMem1_V_25_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_26_address0),
    .ce0(thresMem1_V_26_ce0),
    .we0(thresMem1_V_26_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_d0),
    .q0(thresMem1_V_26_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_27_address0),
    .ce0(thresMem1_V_27_ce0),
    .we0(thresMem1_V_27_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_d0),
    .q0(thresMem1_V_27_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_28_address0),
    .ce0(thresMem1_V_28_ce0),
    .we0(thresMem1_V_28_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_d0),
    .q0(thresMem1_V_28_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_29_address0),
    .ce0(thresMem1_V_29_ce0),
    .we0(thresMem1_V_29_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_d0),
    .q0(thresMem1_V_29_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_30_address0),
    .ce0(thresMem1_V_30_ce0),
    .we0(thresMem1_V_30_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_d0),
    .q0(thresMem1_V_30_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
thresMem1_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem1_V_31_address0),
    .ce0(thresMem1_V_31_ce0),
    .we0(thresMem1_V_31_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_d0),
    .q0(thresMem1_V_31_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_0_address0),
    .ce0(weightMem2_V_0_ce0),
    .we0(weightMem2_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_d0),
    .q0(weightMem2_V_0_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_1_address0),
    .ce0(weightMem2_V_1_ce0),
    .we0(weightMem2_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_d0),
    .q0(weightMem2_V_1_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_2_address0),
    .ce0(weightMem2_V_2_ce0),
    .we0(weightMem2_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_d0),
    .q0(weightMem2_V_2_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_3_address0),
    .ce0(weightMem2_V_3_ce0),
    .we0(weightMem2_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_d0),
    .q0(weightMem2_V_3_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_4_address0),
    .ce0(weightMem2_V_4_ce0),
    .we0(weightMem2_V_4_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_d0),
    .q0(weightMem2_V_4_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_5_address0),
    .ce0(weightMem2_V_5_ce0),
    .we0(weightMem2_V_5_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_d0),
    .q0(weightMem2_V_5_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_6_address0),
    .ce0(weightMem2_V_6_ce0),
    .we0(weightMem2_V_6_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_d0),
    .q0(weightMem2_V_6_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_7_address0),
    .ce0(weightMem2_V_7_ce0),
    .we0(weightMem2_V_7_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_d0),
    .q0(weightMem2_V_7_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_8_address0),
    .ce0(weightMem2_V_8_ce0),
    .we0(weightMem2_V_8_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_d0),
    .q0(weightMem2_V_8_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_9_address0),
    .ce0(weightMem2_V_9_ce0),
    .we0(weightMem2_V_9_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_d0),
    .q0(weightMem2_V_9_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_10_address0),
    .ce0(weightMem2_V_10_ce0),
    .we0(weightMem2_V_10_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_d0),
    .q0(weightMem2_V_10_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_11_address0),
    .ce0(weightMem2_V_11_ce0),
    .we0(weightMem2_V_11_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_d0),
    .q0(weightMem2_V_11_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_12_address0),
    .ce0(weightMem2_V_12_ce0),
    .we0(weightMem2_V_12_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_d0),
    .q0(weightMem2_V_12_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_13_address0),
    .ce0(weightMem2_V_13_ce0),
    .we0(weightMem2_V_13_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_d0),
    .q0(weightMem2_V_13_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_14_address0),
    .ce0(weightMem2_V_14_ce0),
    .we0(weightMem2_V_14_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_d0),
    .q0(weightMem2_V_14_q0)
);

BlackBoxJam_weightMem2_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
weightMem2_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem2_V_15_address0),
    .ce0(weightMem2_V_15_ce0),
    .we0(weightMem2_V_15_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_d0),
    .q0(weightMem2_V_15_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_0_address0),
    .ce0(thresMem2_V_0_ce0),
    .we0(thresMem2_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_d0),
    .q0(thresMem2_V_0_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_1_address0),
    .ce0(thresMem2_V_1_ce0),
    .we0(thresMem2_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_d0),
    .q0(thresMem2_V_1_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_2_address0),
    .ce0(thresMem2_V_2_ce0),
    .we0(thresMem2_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_d0),
    .q0(thresMem2_V_2_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_3_address0),
    .ce0(thresMem2_V_3_ce0),
    .we0(thresMem2_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_d0),
    .q0(thresMem2_V_3_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_4_address0),
    .ce0(thresMem2_V_4_ce0),
    .we0(thresMem2_V_4_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_d0),
    .q0(thresMem2_V_4_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_5_address0),
    .ce0(thresMem2_V_5_ce0),
    .we0(thresMem2_V_5_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_d0),
    .q0(thresMem2_V_5_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_6_address0),
    .ce0(thresMem2_V_6_ce0),
    .we0(thresMem2_V_6_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_d0),
    .q0(thresMem2_V_6_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_7_address0),
    .ce0(thresMem2_V_7_ce0),
    .we0(thresMem2_V_7_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_d0),
    .q0(thresMem2_V_7_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_8_address0),
    .ce0(thresMem2_V_8_ce0),
    .we0(thresMem2_V_8_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_d0),
    .q0(thresMem2_V_8_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_9_address0),
    .ce0(thresMem2_V_9_ce0),
    .we0(thresMem2_V_9_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_d0),
    .q0(thresMem2_V_9_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_10_address0),
    .ce0(thresMem2_V_10_ce0),
    .we0(thresMem2_V_10_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_d0),
    .q0(thresMem2_V_10_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_11_address0),
    .ce0(thresMem2_V_11_ce0),
    .we0(thresMem2_V_11_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_d0),
    .q0(thresMem2_V_11_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_12_address0),
    .ce0(thresMem2_V_12_ce0),
    .we0(thresMem2_V_12_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_d0),
    .q0(thresMem2_V_12_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_13_address0),
    .ce0(thresMem2_V_13_ce0),
    .we0(thresMem2_V_13_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_d0),
    .q0(thresMem2_V_13_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_14_address0),
    .ce0(thresMem2_V_14_ce0),
    .we0(thresMem2_V_14_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_d0),
    .q0(thresMem2_V_14_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem2_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem2_V_15_address0),
    .ce0(thresMem2_V_15_ce0),
    .we0(thresMem2_V_15_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_d0),
    .q0(thresMem2_V_15_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_0_address0),
    .ce0(weightMem3_V_0_ce0),
    .we0(weightMem3_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_d0),
    .q0(weightMem3_V_0_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_1_address0),
    .ce0(weightMem3_V_1_ce0),
    .we0(weightMem3_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_d0),
    .q0(weightMem3_V_1_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_2_address0),
    .ce0(weightMem3_V_2_ce0),
    .we0(weightMem3_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_d0),
    .q0(weightMem3_V_2_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_3_address0),
    .ce0(weightMem3_V_3_ce0),
    .we0(weightMem3_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_d0),
    .q0(weightMem3_V_3_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_4_address0),
    .ce0(weightMem3_V_4_ce0),
    .we0(weightMem3_V_4_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_d0),
    .q0(weightMem3_V_4_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_5_address0),
    .ce0(weightMem3_V_5_ce0),
    .we0(weightMem3_V_5_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_d0),
    .q0(weightMem3_V_5_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_6_address0),
    .ce0(weightMem3_V_6_ce0),
    .we0(weightMem3_V_6_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_d0),
    .q0(weightMem3_V_6_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_7_address0),
    .ce0(weightMem3_V_7_ce0),
    .we0(weightMem3_V_7_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_d0),
    .q0(weightMem3_V_7_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_8_address0),
    .ce0(weightMem3_V_8_ce0),
    .we0(weightMem3_V_8_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_d0),
    .q0(weightMem3_V_8_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_9_address0),
    .ce0(weightMem3_V_9_ce0),
    .we0(weightMem3_V_9_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_d0),
    .q0(weightMem3_V_9_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_10_address0),
    .ce0(weightMem3_V_10_ce0),
    .we0(weightMem3_V_10_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_d0),
    .q0(weightMem3_V_10_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_11_address0),
    .ce0(weightMem3_V_11_ce0),
    .we0(weightMem3_V_11_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_d0),
    .q0(weightMem3_V_11_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_12_address0),
    .ce0(weightMem3_V_12_ce0),
    .we0(weightMem3_V_12_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_d0),
    .q0(weightMem3_V_12_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_13_address0),
    .ce0(weightMem3_V_13_ce0),
    .we0(weightMem3_V_13_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_d0),
    .q0(weightMem3_V_13_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_14_address0),
    .ce0(weightMem3_V_14_ce0),
    .we0(weightMem3_V_14_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_d0),
    .q0(weightMem3_V_14_q0)
);

BlackBoxJam_weightMem3_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
weightMem3_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem3_V_15_address0),
    .ce0(weightMem3_V_15_ce0),
    .we0(weightMem3_V_15_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_d0),
    .q0(weightMem3_V_15_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_0_address0),
    .ce0(thresMem3_V_0_ce0),
    .we0(thresMem3_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_d0),
    .q0(thresMem3_V_0_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_1_address0),
    .ce0(thresMem3_V_1_ce0),
    .we0(thresMem3_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_d0),
    .q0(thresMem3_V_1_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_2_address0),
    .ce0(thresMem3_V_2_ce0),
    .we0(thresMem3_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_d0),
    .q0(thresMem3_V_2_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_3_address0),
    .ce0(thresMem3_V_3_ce0),
    .we0(thresMem3_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_d0),
    .q0(thresMem3_V_3_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_4_address0),
    .ce0(thresMem3_V_4_ce0),
    .we0(thresMem3_V_4_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_d0),
    .q0(thresMem3_V_4_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_5_address0),
    .ce0(thresMem3_V_5_ce0),
    .we0(thresMem3_V_5_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_d0),
    .q0(thresMem3_V_5_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_6_address0),
    .ce0(thresMem3_V_6_ce0),
    .we0(thresMem3_V_6_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_d0),
    .q0(thresMem3_V_6_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_7_address0),
    .ce0(thresMem3_V_7_ce0),
    .we0(thresMem3_V_7_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_d0),
    .q0(thresMem3_V_7_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_8_address0),
    .ce0(thresMem3_V_8_ce0),
    .we0(thresMem3_V_8_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_d0),
    .q0(thresMem3_V_8_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_9_address0),
    .ce0(thresMem3_V_9_ce0),
    .we0(thresMem3_V_9_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_d0),
    .q0(thresMem3_V_9_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_10_address0),
    .ce0(thresMem3_V_10_ce0),
    .we0(thresMem3_V_10_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_d0),
    .q0(thresMem3_V_10_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_11_address0),
    .ce0(thresMem3_V_11_ce0),
    .we0(thresMem3_V_11_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_d0),
    .q0(thresMem3_V_11_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_12_address0),
    .ce0(thresMem3_V_12_ce0),
    .we0(thresMem3_V_12_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_d0),
    .q0(thresMem3_V_12_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_13_address0),
    .ce0(thresMem3_V_13_ce0),
    .we0(thresMem3_V_13_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_d0),
    .q0(thresMem3_V_13_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_14_address0),
    .ce0(thresMem3_V_14_ce0),
    .we0(thresMem3_V_14_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_d0),
    .q0(thresMem3_V_14_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
thresMem3_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(thresMem3_V_15_address0),
    .ce0(thresMem3_V_15_ce0),
    .we0(thresMem3_V_15_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_d0),
    .q0(thresMem3_V_15_q0)
);

BlackBoxJam_weightMem4_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
weightMem4_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem4_V_0_address0),
    .ce0(weightMem4_V_0_ce0),
    .we0(weightMem4_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_d0),
    .q0(weightMem4_V_0_q0)
);

BlackBoxJam_weightMem4_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
weightMem4_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem4_V_1_address0),
    .ce0(weightMem4_V_1_ce0),
    .we0(weightMem4_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_d0),
    .q0(weightMem4_V_1_q0)
);

BlackBoxJam_weightMem4_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
weightMem4_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem4_V_2_address0),
    .ce0(weightMem4_V_2_ce0),
    .we0(weightMem4_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_d0),
    .q0(weightMem4_V_2_q0)
);

BlackBoxJam_weightMem4_V_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
weightMem4_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem4_V_3_address0),
    .ce0(weightMem4_V_3_ce0),
    .we0(weightMem4_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_d0),
    .q0(weightMem4_V_3_q0)
);

BlackBoxJam_thresMem4_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
thresMem4_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_DoCompute_fu_715_thresMem4_V_0_address0),
    .ce0(thresMem4_V_0_ce0),
    .q0(thresMem4_V_0_q0),
    .address1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_address1),
    .ce1(thresMem4_V_0_ce1),
    .we1(thresMem4_V_0_we1),
    .d1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_d1)
);

BlackBoxJam_thresMem4_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
thresMem4_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_DoCompute_fu_715_thresMem4_V_1_address0),
    .ce0(thresMem4_V_1_ce0),
    .q0(thresMem4_V_1_q0),
    .address1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_address1),
    .ce1(thresMem4_V_1_ce1),
    .we1(thresMem4_V_1_we1),
    .d1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_d1)
);

BlackBoxJam_thresMem4_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
thresMem4_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_DoCompute_fu_715_thresMem4_V_2_address0),
    .ce0(thresMem4_V_2_ce0),
    .q0(thresMem4_V_2_q0),
    .address1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_address1),
    .ce1(thresMem4_V_2_ce1),
    .we1(thresMem4_V_2_we1),
    .d1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_d1)
);

BlackBoxJam_thresMem4_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
thresMem4_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_DoCompute_fu_715_thresMem4_V_3_address0),
    .ce0(thresMem4_V_3_ce0),
    .q0(thresMem4_V_3_q0),
    .address1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_address1),
    .ce1(thresMem4_V_3_ce1),
    .we1(thresMem4_V_3_we1),
    .d1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_d1)
);

BlackBoxJam_weightMem8_V_0 #(
    .DataWidth( 1 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
weightMem8_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem8_V_0_address0),
    .ce0(weightMem8_V_0_ce0),
    .we0(weightMem8_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_d0),
    .q0(weightMem8_V_0_q0)
);

BlackBoxJam_weightMem8_V_0 #(
    .DataWidth( 1 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
weightMem8_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem8_V_1_address0),
    .ce0(weightMem8_V_1_ce0),
    .we0(weightMem8_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_d0),
    .q0(weightMem8_V_1_q0)
);

BlackBoxJam_weightMem8_V_0 #(
    .DataWidth( 1 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
weightMem8_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem8_V_2_address0),
    .ce0(weightMem8_V_2_ce0),
    .we0(weightMem8_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_d0),
    .q0(weightMem8_V_2_q0)
);

BlackBoxJam_weightMem8_V_0 #(
    .DataWidth( 1 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
weightMem8_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(weightMem8_V_3_address0),
    .ce0(weightMem8_V_3_ce0),
    .we0(weightMem8_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_d0),
    .q0(weightMem8_V_3_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_0_address0),
    .ce0(alphaMem0_V_0_ce0),
    .we0(alphaMem0_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_d0),
    .q0(alphaMem0_V_0_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_1_address0),
    .ce0(alphaMem0_V_1_ce0),
    .we0(alphaMem0_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_d0),
    .q0(alphaMem0_V_1_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_2_address0),
    .ce0(alphaMem0_V_2_ce0),
    .we0(alphaMem0_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_d0),
    .q0(alphaMem0_V_2_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_3_address0),
    .ce0(alphaMem0_V_3_ce0),
    .we0(alphaMem0_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_d0),
    .q0(alphaMem0_V_3_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_4_address0),
    .ce0(alphaMem0_V_4_ce0),
    .we0(alphaMem0_V_4_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_d0),
    .q0(alphaMem0_V_4_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_5_address0),
    .ce0(alphaMem0_V_5_ce0),
    .we0(alphaMem0_V_5_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_d0),
    .q0(alphaMem0_V_5_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_6_address0),
    .ce0(alphaMem0_V_6_ce0),
    .we0(alphaMem0_V_6_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_d0),
    .q0(alphaMem0_V_6_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_7_address0),
    .ce0(alphaMem0_V_7_ce0),
    .we0(alphaMem0_V_7_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_d0),
    .q0(alphaMem0_V_7_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_8_address0),
    .ce0(alphaMem0_V_8_ce0),
    .we0(alphaMem0_V_8_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_d0),
    .q0(alphaMem0_V_8_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_9_address0),
    .ce0(alphaMem0_V_9_ce0),
    .we0(alphaMem0_V_9_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_d0),
    .q0(alphaMem0_V_9_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_10_address0),
    .ce0(alphaMem0_V_10_ce0),
    .we0(alphaMem0_V_10_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_d0),
    .q0(alphaMem0_V_10_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_11_address0),
    .ce0(alphaMem0_V_11_ce0),
    .we0(alphaMem0_V_11_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_d0),
    .q0(alphaMem0_V_11_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_12_address0),
    .ce0(alphaMem0_V_12_ce0),
    .we0(alphaMem0_V_12_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_d0),
    .q0(alphaMem0_V_12_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_13_address0),
    .ce0(alphaMem0_V_13_ce0),
    .we0(alphaMem0_V_13_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_d0),
    .q0(alphaMem0_V_13_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_14_address0),
    .ce0(alphaMem0_V_14_ce0),
    .we0(alphaMem0_V_14_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_d0),
    .q0(alphaMem0_V_14_q0)
);

BlackBoxJam_thresMem0_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
alphaMem0_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem0_V_15_address0),
    .ce0(alphaMem0_V_15_ce0),
    .we0(alphaMem0_V_15_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_d0),
    .q0(alphaMem0_V_15_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_0_address0),
    .ce0(alphaMem1_V_0_ce0),
    .we0(alphaMem1_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_d0),
    .q0(alphaMem1_V_0_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_1_address0),
    .ce0(alphaMem1_V_1_ce0),
    .we0(alphaMem1_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_d0),
    .q0(alphaMem1_V_1_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_2_address0),
    .ce0(alphaMem1_V_2_ce0),
    .we0(alphaMem1_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_d0),
    .q0(alphaMem1_V_2_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_3_address0),
    .ce0(alphaMem1_V_3_ce0),
    .we0(alphaMem1_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_d0),
    .q0(alphaMem1_V_3_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_4_address0),
    .ce0(alphaMem1_V_4_ce0),
    .we0(alphaMem1_V_4_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_d0),
    .q0(alphaMem1_V_4_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_5_address0),
    .ce0(alphaMem1_V_5_ce0),
    .we0(alphaMem1_V_5_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_d0),
    .q0(alphaMem1_V_5_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_6_address0),
    .ce0(alphaMem1_V_6_ce0),
    .we0(alphaMem1_V_6_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_d0),
    .q0(alphaMem1_V_6_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_7_address0),
    .ce0(alphaMem1_V_7_ce0),
    .we0(alphaMem1_V_7_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_d0),
    .q0(alphaMem1_V_7_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_8_address0),
    .ce0(alphaMem1_V_8_ce0),
    .we0(alphaMem1_V_8_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_d0),
    .q0(alphaMem1_V_8_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_9_address0),
    .ce0(alphaMem1_V_9_ce0),
    .we0(alphaMem1_V_9_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_d0),
    .q0(alphaMem1_V_9_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_10_address0),
    .ce0(alphaMem1_V_10_ce0),
    .we0(alphaMem1_V_10_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_d0),
    .q0(alphaMem1_V_10_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_11_address0),
    .ce0(alphaMem1_V_11_ce0),
    .we0(alphaMem1_V_11_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_d0),
    .q0(alphaMem1_V_11_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_12_address0),
    .ce0(alphaMem1_V_12_ce0),
    .we0(alphaMem1_V_12_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_d0),
    .q0(alphaMem1_V_12_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_13_address0),
    .ce0(alphaMem1_V_13_ce0),
    .we0(alphaMem1_V_13_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_d0),
    .q0(alphaMem1_V_13_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_14_address0),
    .ce0(alphaMem1_V_14_ce0),
    .we0(alphaMem1_V_14_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_d0),
    .q0(alphaMem1_V_14_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_15_address0),
    .ce0(alphaMem1_V_15_ce0),
    .we0(alphaMem1_V_15_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_d0),
    .q0(alphaMem1_V_15_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_16_address0),
    .ce0(alphaMem1_V_16_ce0),
    .we0(alphaMem1_V_16_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_d0),
    .q0(alphaMem1_V_16_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_17_address0),
    .ce0(alphaMem1_V_17_ce0),
    .we0(alphaMem1_V_17_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_d0),
    .q0(alphaMem1_V_17_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_18_address0),
    .ce0(alphaMem1_V_18_ce0),
    .we0(alphaMem1_V_18_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_d0),
    .q0(alphaMem1_V_18_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_19_address0),
    .ce0(alphaMem1_V_19_ce0),
    .we0(alphaMem1_V_19_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_d0),
    .q0(alphaMem1_V_19_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_20_address0),
    .ce0(alphaMem1_V_20_ce0),
    .we0(alphaMem1_V_20_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_d0),
    .q0(alphaMem1_V_20_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_21_address0),
    .ce0(alphaMem1_V_21_ce0),
    .we0(alphaMem1_V_21_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_d0),
    .q0(alphaMem1_V_21_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_22_address0),
    .ce0(alphaMem1_V_22_ce0),
    .we0(alphaMem1_V_22_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_d0),
    .q0(alphaMem1_V_22_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_23_address0),
    .ce0(alphaMem1_V_23_ce0),
    .we0(alphaMem1_V_23_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_d0),
    .q0(alphaMem1_V_23_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_24_address0),
    .ce0(alphaMem1_V_24_ce0),
    .we0(alphaMem1_V_24_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_d0),
    .q0(alphaMem1_V_24_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_25_address0),
    .ce0(alphaMem1_V_25_ce0),
    .we0(alphaMem1_V_25_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_d0),
    .q0(alphaMem1_V_25_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_26_address0),
    .ce0(alphaMem1_V_26_ce0),
    .we0(alphaMem1_V_26_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_d0),
    .q0(alphaMem1_V_26_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_27_address0),
    .ce0(alphaMem1_V_27_ce0),
    .we0(alphaMem1_V_27_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_d0),
    .q0(alphaMem1_V_27_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_28_address0),
    .ce0(alphaMem1_V_28_ce0),
    .we0(alphaMem1_V_28_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_d0),
    .q0(alphaMem1_V_28_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_29_address0),
    .ce0(alphaMem1_V_29_ce0),
    .we0(alphaMem1_V_29_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_d0),
    .q0(alphaMem1_V_29_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_30_address0),
    .ce0(alphaMem1_V_30_ce0),
    .we0(alphaMem1_V_30_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_d0),
    .q0(alphaMem1_V_30_q0)
);

BlackBoxJam_thresMem1_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
alphaMem1_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem1_V_31_address0),
    .ce0(alphaMem1_V_31_ce0),
    .we0(alphaMem1_V_31_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_d0),
    .q0(alphaMem1_V_31_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_0_address0),
    .ce0(alphaMem2_V_0_ce0),
    .we0(alphaMem2_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_d0),
    .q0(alphaMem2_V_0_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_1_address0),
    .ce0(alphaMem2_V_1_ce0),
    .we0(alphaMem2_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_d0),
    .q0(alphaMem2_V_1_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_2_address0),
    .ce0(alphaMem2_V_2_ce0),
    .we0(alphaMem2_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_d0),
    .q0(alphaMem2_V_2_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_3_address0),
    .ce0(alphaMem2_V_3_ce0),
    .we0(alphaMem2_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_d0),
    .q0(alphaMem2_V_3_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_4_address0),
    .ce0(alphaMem2_V_4_ce0),
    .we0(alphaMem2_V_4_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_d0),
    .q0(alphaMem2_V_4_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_5_address0),
    .ce0(alphaMem2_V_5_ce0),
    .we0(alphaMem2_V_5_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_d0),
    .q0(alphaMem2_V_5_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_6_address0),
    .ce0(alphaMem2_V_6_ce0),
    .we0(alphaMem2_V_6_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_d0),
    .q0(alphaMem2_V_6_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_7_address0),
    .ce0(alphaMem2_V_7_ce0),
    .we0(alphaMem2_V_7_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_d0),
    .q0(alphaMem2_V_7_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_8_address0),
    .ce0(alphaMem2_V_8_ce0),
    .we0(alphaMem2_V_8_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_d0),
    .q0(alphaMem2_V_8_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_9_address0),
    .ce0(alphaMem2_V_9_ce0),
    .we0(alphaMem2_V_9_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_d0),
    .q0(alphaMem2_V_9_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_10_address0),
    .ce0(alphaMem2_V_10_ce0),
    .we0(alphaMem2_V_10_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_d0),
    .q0(alphaMem2_V_10_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_11_address0),
    .ce0(alphaMem2_V_11_ce0),
    .we0(alphaMem2_V_11_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_d0),
    .q0(alphaMem2_V_11_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_12_address0),
    .ce0(alphaMem2_V_12_ce0),
    .we0(alphaMem2_V_12_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_d0),
    .q0(alphaMem2_V_12_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_13_address0),
    .ce0(alphaMem2_V_13_ce0),
    .we0(alphaMem2_V_13_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_d0),
    .q0(alphaMem2_V_13_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_14_address0),
    .ce0(alphaMem2_V_14_ce0),
    .we0(alphaMem2_V_14_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_d0),
    .q0(alphaMem2_V_14_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem2_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem2_V_15_address0),
    .ce0(alphaMem2_V_15_ce0),
    .we0(alphaMem2_V_15_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_d0),
    .q0(alphaMem2_V_15_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_0_address0),
    .ce0(alphaMem3_V_0_ce0),
    .we0(alphaMem3_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_d0),
    .q0(alphaMem3_V_0_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_1_address0),
    .ce0(alphaMem3_V_1_ce0),
    .we0(alphaMem3_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_d0),
    .q0(alphaMem3_V_1_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_2_address0),
    .ce0(alphaMem3_V_2_ce0),
    .we0(alphaMem3_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_d0),
    .q0(alphaMem3_V_2_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_3_address0),
    .ce0(alphaMem3_V_3_ce0),
    .we0(alphaMem3_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_d0),
    .q0(alphaMem3_V_3_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_4_address0),
    .ce0(alphaMem3_V_4_ce0),
    .we0(alphaMem3_V_4_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_d0),
    .q0(alphaMem3_V_4_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_5_address0),
    .ce0(alphaMem3_V_5_ce0),
    .we0(alphaMem3_V_5_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_d0),
    .q0(alphaMem3_V_5_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_6_address0),
    .ce0(alphaMem3_V_6_ce0),
    .we0(alphaMem3_V_6_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_d0),
    .q0(alphaMem3_V_6_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_7_address0),
    .ce0(alphaMem3_V_7_ce0),
    .we0(alphaMem3_V_7_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_d0),
    .q0(alphaMem3_V_7_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_8_address0),
    .ce0(alphaMem3_V_8_ce0),
    .we0(alphaMem3_V_8_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_d0),
    .q0(alphaMem3_V_8_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_9_address0),
    .ce0(alphaMem3_V_9_ce0),
    .we0(alphaMem3_V_9_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_d0),
    .q0(alphaMem3_V_9_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_10_address0),
    .ce0(alphaMem3_V_10_ce0),
    .we0(alphaMem3_V_10_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_d0),
    .q0(alphaMem3_V_10_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_11_address0),
    .ce0(alphaMem3_V_11_ce0),
    .we0(alphaMem3_V_11_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_d0),
    .q0(alphaMem3_V_11_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_12_address0),
    .ce0(alphaMem3_V_12_ce0),
    .we0(alphaMem3_V_12_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_d0),
    .q0(alphaMem3_V_12_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_13_address0),
    .ce0(alphaMem3_V_13_ce0),
    .we0(alphaMem3_V_13_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_d0),
    .q0(alphaMem3_V_13_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_14_address0),
    .ce0(alphaMem3_V_14_ce0),
    .we0(alphaMem3_V_14_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_d0),
    .q0(alphaMem3_V_14_q0)
);

BlackBoxJam_thresMem2_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
alphaMem3_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem3_V_15_address0),
    .ce0(alphaMem3_V_15_ce0),
    .we0(alphaMem3_V_15_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_d0),
    .q0(alphaMem3_V_15_q0)
);

BlackBoxJam_alphaMem4_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
alphaMem4_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem4_V_0_address0),
    .ce0(alphaMem4_V_0_ce0),
    .we0(alphaMem4_V_0_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_d0),
    .q0(alphaMem4_V_0_q0)
);

BlackBoxJam_alphaMem4_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
alphaMem4_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem4_V_1_address0),
    .ce0(alphaMem4_V_1_ce0),
    .we0(alphaMem4_V_1_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_d0),
    .q0(alphaMem4_V_1_q0)
);

BlackBoxJam_alphaMem4_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
alphaMem4_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem4_V_2_address0),
    .ce0(alphaMem4_V_2_ce0),
    .we0(alphaMem4_V_2_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_d0),
    .q0(alphaMem4_V_2_q0)
);

BlackBoxJam_alphaMem4_V_0 #(
    .DataWidth( 24 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
alphaMem4_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(alphaMem4_V_3_address0),
    .ce0(alphaMem4_V_3_ce0),
    .we0(alphaMem4_V_3_we0),
    .d0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_d0),
    .q0(alphaMem4_V_3_q0)
);

BlackBoxJam_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
BlackBoxJam_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .in_V(in_V),
    .out_V(out_V),
    .doInit(doInit),
    .targetLayer(targetLayer),
    .targetMem(targetMem),
    .targetInd(targetInd),
    .val_V(val_V),
    .fix_val_V(fix_val_V)
);

BlackBoxJam_hostmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 64 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_HOSTMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_HOSTMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_HOSTMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_HOSTMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_HOSTMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_HOSTMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_HOSTMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_HOSTMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_HOSTMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_HOSTMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_HOSTMEM_CACHE_VALUE ))
BlackBoxJam_hostmem_m_axi_U(
    .AWVALID(m_axi_hostmem_AWVALID),
    .AWREADY(m_axi_hostmem_AWREADY),
    .AWADDR(m_axi_hostmem_AWADDR),
    .AWID(m_axi_hostmem_AWID),
    .AWLEN(m_axi_hostmem_AWLEN),
    .AWSIZE(m_axi_hostmem_AWSIZE),
    .AWBURST(m_axi_hostmem_AWBURST),
    .AWLOCK(m_axi_hostmem_AWLOCK),
    .AWCACHE(m_axi_hostmem_AWCACHE),
    .AWPROT(m_axi_hostmem_AWPROT),
    .AWQOS(m_axi_hostmem_AWQOS),
    .AWREGION(m_axi_hostmem_AWREGION),
    .AWUSER(m_axi_hostmem_AWUSER),
    .WVALID(m_axi_hostmem_WVALID),
    .WREADY(m_axi_hostmem_WREADY),
    .WDATA(m_axi_hostmem_WDATA),
    .WSTRB(m_axi_hostmem_WSTRB),
    .WLAST(m_axi_hostmem_WLAST),
    .WID(m_axi_hostmem_WID),
    .WUSER(m_axi_hostmem_WUSER),
    .ARVALID(m_axi_hostmem_ARVALID),
    .ARREADY(m_axi_hostmem_ARREADY),
    .ARADDR(m_axi_hostmem_ARADDR),
    .ARID(m_axi_hostmem_ARID),
    .ARLEN(m_axi_hostmem_ARLEN),
    .ARSIZE(m_axi_hostmem_ARSIZE),
    .ARBURST(m_axi_hostmem_ARBURST),
    .ARLOCK(m_axi_hostmem_ARLOCK),
    .ARCACHE(m_axi_hostmem_ARCACHE),
    .ARPROT(m_axi_hostmem_ARPROT),
    .ARQOS(m_axi_hostmem_ARQOS),
    .ARREGION(m_axi_hostmem_ARREGION),
    .ARUSER(m_axi_hostmem_ARUSER),
    .RVALID(m_axi_hostmem_RVALID),
    .RREADY(m_axi_hostmem_RREADY),
    .RDATA(m_axi_hostmem_RDATA),
    .RLAST(m_axi_hostmem_RLAST),
    .RID(m_axi_hostmem_RID),
    .RUSER(m_axi_hostmem_RUSER),
    .RRESP(m_axi_hostmem_RRESP),
    .BVALID(m_axi_hostmem_BVALID),
    .BREADY(m_axi_hostmem_BREADY),
    .BRESP(m_axi_hostmem_BRESP),
    .BID(m_axi_hostmem_BID),
    .BUSER(m_axi_hostmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(hostmem_ARVALID),
    .I_ARREADY(hostmem_ARREADY),
    .I_ARADDR(grp_DoCompute_fu_715_m_axi_in_V_ARADDR),
    .I_ARID(grp_DoCompute_fu_715_m_axi_in_V_ARID),
    .I_ARLEN(grp_DoCompute_fu_715_m_axi_in_V_ARLEN),
    .I_ARSIZE(grp_DoCompute_fu_715_m_axi_in_V_ARSIZE),
    .I_ARLOCK(grp_DoCompute_fu_715_m_axi_in_V_ARLOCK),
    .I_ARCACHE(grp_DoCompute_fu_715_m_axi_in_V_ARCACHE),
    .I_ARQOS(grp_DoCompute_fu_715_m_axi_in_V_ARQOS),
    .I_ARPROT(grp_DoCompute_fu_715_m_axi_in_V_ARPROT),
    .I_ARUSER(grp_DoCompute_fu_715_m_axi_in_V_ARUSER),
    .I_ARBURST(grp_DoCompute_fu_715_m_axi_in_V_ARBURST),
    .I_ARREGION(grp_DoCompute_fu_715_m_axi_in_V_ARREGION),
    .I_RVALID(hostmem_RVALID),
    .I_RREADY(hostmem_RREADY),
    .I_RDATA(hostmem_RDATA),
    .I_RID(hostmem_RID),
    .I_RUSER(hostmem_RUSER),
    .I_RRESP(hostmem_RRESP),
    .I_RLAST(hostmem_RLAST),
    .I_AWVALID(hostmem_AWVALID),
    .I_AWREADY(hostmem_AWREADY),
    .I_AWADDR(grp_DoCompute_fu_715_m_axi_in_V_AWADDR),
    .I_AWID(grp_DoCompute_fu_715_m_axi_in_V_AWID),
    .I_AWLEN(grp_DoCompute_fu_715_m_axi_in_V_AWLEN),
    .I_AWSIZE(grp_DoCompute_fu_715_m_axi_in_V_AWSIZE),
    .I_AWLOCK(grp_DoCompute_fu_715_m_axi_in_V_AWLOCK),
    .I_AWCACHE(grp_DoCompute_fu_715_m_axi_in_V_AWCACHE),
    .I_AWQOS(grp_DoCompute_fu_715_m_axi_in_V_AWQOS),
    .I_AWPROT(grp_DoCompute_fu_715_m_axi_in_V_AWPROT),
    .I_AWUSER(grp_DoCompute_fu_715_m_axi_in_V_AWUSER),
    .I_AWBURST(grp_DoCompute_fu_715_m_axi_in_V_AWBURST),
    .I_AWREGION(grp_DoCompute_fu_715_m_axi_in_V_AWREGION),
    .I_WVALID(hostmem_WVALID),
    .I_WREADY(hostmem_WREADY),
    .I_WDATA(grp_DoCompute_fu_715_m_axi_in_V_WDATA),
    .I_WID(grp_DoCompute_fu_715_m_axi_in_V_WID),
    .I_WUSER(grp_DoCompute_fu_715_m_axi_in_V_WUSER),
    .I_WLAST(grp_DoCompute_fu_715_m_axi_in_V_WLAST),
    .I_WSTRB(grp_DoCompute_fu_715_m_axi_in_V_WSTRB),
    .I_BVALID(hostmem_BVALID),
    .I_BREADY(hostmem_BREADY),
    .I_BRESP(hostmem_BRESP),
    .I_BID(hostmem_BID),
    .I_BUSER(hostmem_BUSER)
);

DoCompute grp_DoCompute_fu_715(
    .m_axi_in_V_AWVALID(grp_DoCompute_fu_715_m_axi_in_V_AWVALID),
    .m_axi_in_V_AWREADY(hostmem_AWREADY),
    .m_axi_in_V_AWADDR(grp_DoCompute_fu_715_m_axi_in_V_AWADDR),
    .m_axi_in_V_AWID(grp_DoCompute_fu_715_m_axi_in_V_AWID),
    .m_axi_in_V_AWLEN(grp_DoCompute_fu_715_m_axi_in_V_AWLEN),
    .m_axi_in_V_AWSIZE(grp_DoCompute_fu_715_m_axi_in_V_AWSIZE),
    .m_axi_in_V_AWBURST(grp_DoCompute_fu_715_m_axi_in_V_AWBURST),
    .m_axi_in_V_AWLOCK(grp_DoCompute_fu_715_m_axi_in_V_AWLOCK),
    .m_axi_in_V_AWCACHE(grp_DoCompute_fu_715_m_axi_in_V_AWCACHE),
    .m_axi_in_V_AWPROT(grp_DoCompute_fu_715_m_axi_in_V_AWPROT),
    .m_axi_in_V_AWQOS(grp_DoCompute_fu_715_m_axi_in_V_AWQOS),
    .m_axi_in_V_AWREGION(grp_DoCompute_fu_715_m_axi_in_V_AWREGION),
    .m_axi_in_V_AWUSER(grp_DoCompute_fu_715_m_axi_in_V_AWUSER),
    .m_axi_in_V_WVALID(grp_DoCompute_fu_715_m_axi_in_V_WVALID),
    .m_axi_in_V_WREADY(hostmem_WREADY),
    .m_axi_in_V_WDATA(grp_DoCompute_fu_715_m_axi_in_V_WDATA),
    .m_axi_in_V_WSTRB(grp_DoCompute_fu_715_m_axi_in_V_WSTRB),
    .m_axi_in_V_WLAST(grp_DoCompute_fu_715_m_axi_in_V_WLAST),
    .m_axi_in_V_WID(grp_DoCompute_fu_715_m_axi_in_V_WID),
    .m_axi_in_V_WUSER(grp_DoCompute_fu_715_m_axi_in_V_WUSER),
    .m_axi_in_V_ARVALID(grp_DoCompute_fu_715_m_axi_in_V_ARVALID),
    .m_axi_in_V_ARREADY(hostmem_ARREADY),
    .m_axi_in_V_ARADDR(grp_DoCompute_fu_715_m_axi_in_V_ARADDR),
    .m_axi_in_V_ARID(grp_DoCompute_fu_715_m_axi_in_V_ARID),
    .m_axi_in_V_ARLEN(grp_DoCompute_fu_715_m_axi_in_V_ARLEN),
    .m_axi_in_V_ARSIZE(grp_DoCompute_fu_715_m_axi_in_V_ARSIZE),
    .m_axi_in_V_ARBURST(grp_DoCompute_fu_715_m_axi_in_V_ARBURST),
    .m_axi_in_V_ARLOCK(grp_DoCompute_fu_715_m_axi_in_V_ARLOCK),
    .m_axi_in_V_ARCACHE(grp_DoCompute_fu_715_m_axi_in_V_ARCACHE),
    .m_axi_in_V_ARPROT(grp_DoCompute_fu_715_m_axi_in_V_ARPROT),
    .m_axi_in_V_ARQOS(grp_DoCompute_fu_715_m_axi_in_V_ARQOS),
    .m_axi_in_V_ARREGION(grp_DoCompute_fu_715_m_axi_in_V_ARREGION),
    .m_axi_in_V_ARUSER(grp_DoCompute_fu_715_m_axi_in_V_ARUSER),
    .m_axi_in_V_RVALID(hostmem_RVALID),
    .m_axi_in_V_RREADY(grp_DoCompute_fu_715_m_axi_in_V_RREADY),
    .m_axi_in_V_RDATA(hostmem_RDATA),
    .m_axi_in_V_RLAST(hostmem_RLAST),
    .m_axi_in_V_RID(hostmem_RID),
    .m_axi_in_V_RUSER(hostmem_RUSER),
    .m_axi_in_V_RRESP(hostmem_RRESP),
    .m_axi_in_V_BVALID(hostmem_BVALID),
    .m_axi_in_V_BREADY(grp_DoCompute_fu_715_m_axi_in_V_BREADY),
    .m_axi_in_V_BRESP(hostmem_BRESP),
    .m_axi_in_V_BID(hostmem_BID),
    .m_axi_in_V_BUSER(hostmem_BUSER),
    .in_V_offset(in_V1_reg_1946),
    .out_V_offset(out_V3_reg_1941),
    .weightMem0_V_0_address0(grp_DoCompute_fu_715_weightMem0_V_0_address0),
    .weightMem0_V_0_ce0(grp_DoCompute_fu_715_weightMem0_V_0_ce0),
    .weightMem0_V_0_d0(grp_DoCompute_fu_715_weightMem0_V_0_d0),
    .weightMem0_V_0_q0(weightMem0_V_0_q0),
    .weightMem0_V_0_we0(grp_DoCompute_fu_715_weightMem0_V_0_we0),
    .weightMem0_V_0_address1(grp_DoCompute_fu_715_weightMem0_V_0_address1),
    .weightMem0_V_0_ce1(grp_DoCompute_fu_715_weightMem0_V_0_ce1),
    .weightMem0_V_0_d1(grp_DoCompute_fu_715_weightMem0_V_0_d1),
    .weightMem0_V_0_q1(3'd0),
    .weightMem0_V_0_we1(grp_DoCompute_fu_715_weightMem0_V_0_we1),
    .weightMem0_V_1_address0(grp_DoCompute_fu_715_weightMem0_V_1_address0),
    .weightMem0_V_1_ce0(grp_DoCompute_fu_715_weightMem0_V_1_ce0),
    .weightMem0_V_1_d0(grp_DoCompute_fu_715_weightMem0_V_1_d0),
    .weightMem0_V_1_q0(weightMem0_V_1_q0),
    .weightMem0_V_1_we0(grp_DoCompute_fu_715_weightMem0_V_1_we0),
    .weightMem0_V_1_address1(grp_DoCompute_fu_715_weightMem0_V_1_address1),
    .weightMem0_V_1_ce1(grp_DoCompute_fu_715_weightMem0_V_1_ce1),
    .weightMem0_V_1_d1(grp_DoCompute_fu_715_weightMem0_V_1_d1),
    .weightMem0_V_1_q1(3'd0),
    .weightMem0_V_1_we1(grp_DoCompute_fu_715_weightMem0_V_1_we1),
    .weightMem0_V_2_address0(grp_DoCompute_fu_715_weightMem0_V_2_address0),
    .weightMem0_V_2_ce0(grp_DoCompute_fu_715_weightMem0_V_2_ce0),
    .weightMem0_V_2_d0(grp_DoCompute_fu_715_weightMem0_V_2_d0),
    .weightMem0_V_2_q0(weightMem0_V_2_q0),
    .weightMem0_V_2_we0(grp_DoCompute_fu_715_weightMem0_V_2_we0),
    .weightMem0_V_2_address1(grp_DoCompute_fu_715_weightMem0_V_2_address1),
    .weightMem0_V_2_ce1(grp_DoCompute_fu_715_weightMem0_V_2_ce1),
    .weightMem0_V_2_d1(grp_DoCompute_fu_715_weightMem0_V_2_d1),
    .weightMem0_V_2_q1(3'd0),
    .weightMem0_V_2_we1(grp_DoCompute_fu_715_weightMem0_V_2_we1),
    .weightMem0_V_3_address0(grp_DoCompute_fu_715_weightMem0_V_3_address0),
    .weightMem0_V_3_ce0(grp_DoCompute_fu_715_weightMem0_V_3_ce0),
    .weightMem0_V_3_d0(grp_DoCompute_fu_715_weightMem0_V_3_d0),
    .weightMem0_V_3_q0(weightMem0_V_3_q0),
    .weightMem0_V_3_we0(grp_DoCompute_fu_715_weightMem0_V_3_we0),
    .weightMem0_V_3_address1(grp_DoCompute_fu_715_weightMem0_V_3_address1),
    .weightMem0_V_3_ce1(grp_DoCompute_fu_715_weightMem0_V_3_ce1),
    .weightMem0_V_3_d1(grp_DoCompute_fu_715_weightMem0_V_3_d1),
    .weightMem0_V_3_q1(3'd0),
    .weightMem0_V_3_we1(grp_DoCompute_fu_715_weightMem0_V_3_we1),
    .weightMem0_V_4_address0(grp_DoCompute_fu_715_weightMem0_V_4_address0),
    .weightMem0_V_4_ce0(grp_DoCompute_fu_715_weightMem0_V_4_ce0),
    .weightMem0_V_4_d0(grp_DoCompute_fu_715_weightMem0_V_4_d0),
    .weightMem0_V_4_q0(weightMem0_V_4_q0),
    .weightMem0_V_4_we0(grp_DoCompute_fu_715_weightMem0_V_4_we0),
    .weightMem0_V_4_address1(grp_DoCompute_fu_715_weightMem0_V_4_address1),
    .weightMem0_V_4_ce1(grp_DoCompute_fu_715_weightMem0_V_4_ce1),
    .weightMem0_V_4_d1(grp_DoCompute_fu_715_weightMem0_V_4_d1),
    .weightMem0_V_4_q1(3'd0),
    .weightMem0_V_4_we1(grp_DoCompute_fu_715_weightMem0_V_4_we1),
    .weightMem0_V_5_address0(grp_DoCompute_fu_715_weightMem0_V_5_address0),
    .weightMem0_V_5_ce0(grp_DoCompute_fu_715_weightMem0_V_5_ce0),
    .weightMem0_V_5_d0(grp_DoCompute_fu_715_weightMem0_V_5_d0),
    .weightMem0_V_5_q0(weightMem0_V_5_q0),
    .weightMem0_V_5_we0(grp_DoCompute_fu_715_weightMem0_V_5_we0),
    .weightMem0_V_5_address1(grp_DoCompute_fu_715_weightMem0_V_5_address1),
    .weightMem0_V_5_ce1(grp_DoCompute_fu_715_weightMem0_V_5_ce1),
    .weightMem0_V_5_d1(grp_DoCompute_fu_715_weightMem0_V_5_d1),
    .weightMem0_V_5_q1(3'd0),
    .weightMem0_V_5_we1(grp_DoCompute_fu_715_weightMem0_V_5_we1),
    .weightMem0_V_6_address0(grp_DoCompute_fu_715_weightMem0_V_6_address0),
    .weightMem0_V_6_ce0(grp_DoCompute_fu_715_weightMem0_V_6_ce0),
    .weightMem0_V_6_d0(grp_DoCompute_fu_715_weightMem0_V_6_d0),
    .weightMem0_V_6_q0(weightMem0_V_6_q0),
    .weightMem0_V_6_we0(grp_DoCompute_fu_715_weightMem0_V_6_we0),
    .weightMem0_V_6_address1(grp_DoCompute_fu_715_weightMem0_V_6_address1),
    .weightMem0_V_6_ce1(grp_DoCompute_fu_715_weightMem0_V_6_ce1),
    .weightMem0_V_6_d1(grp_DoCompute_fu_715_weightMem0_V_6_d1),
    .weightMem0_V_6_q1(3'd0),
    .weightMem0_V_6_we1(grp_DoCompute_fu_715_weightMem0_V_6_we1),
    .weightMem0_V_7_address0(grp_DoCompute_fu_715_weightMem0_V_7_address0),
    .weightMem0_V_7_ce0(grp_DoCompute_fu_715_weightMem0_V_7_ce0),
    .weightMem0_V_7_d0(grp_DoCompute_fu_715_weightMem0_V_7_d0),
    .weightMem0_V_7_q0(weightMem0_V_7_q0),
    .weightMem0_V_7_we0(grp_DoCompute_fu_715_weightMem0_V_7_we0),
    .weightMem0_V_7_address1(grp_DoCompute_fu_715_weightMem0_V_7_address1),
    .weightMem0_V_7_ce1(grp_DoCompute_fu_715_weightMem0_V_7_ce1),
    .weightMem0_V_7_d1(grp_DoCompute_fu_715_weightMem0_V_7_d1),
    .weightMem0_V_7_q1(3'd0),
    .weightMem0_V_7_we1(grp_DoCompute_fu_715_weightMem0_V_7_we1),
    .weightMem0_V_8_address0(grp_DoCompute_fu_715_weightMem0_V_8_address0),
    .weightMem0_V_8_ce0(grp_DoCompute_fu_715_weightMem0_V_8_ce0),
    .weightMem0_V_8_d0(grp_DoCompute_fu_715_weightMem0_V_8_d0),
    .weightMem0_V_8_q0(weightMem0_V_8_q0),
    .weightMem0_V_8_we0(grp_DoCompute_fu_715_weightMem0_V_8_we0),
    .weightMem0_V_8_address1(grp_DoCompute_fu_715_weightMem0_V_8_address1),
    .weightMem0_V_8_ce1(grp_DoCompute_fu_715_weightMem0_V_8_ce1),
    .weightMem0_V_8_d1(grp_DoCompute_fu_715_weightMem0_V_8_d1),
    .weightMem0_V_8_q1(3'd0),
    .weightMem0_V_8_we1(grp_DoCompute_fu_715_weightMem0_V_8_we1),
    .weightMem0_V_9_address0(grp_DoCompute_fu_715_weightMem0_V_9_address0),
    .weightMem0_V_9_ce0(grp_DoCompute_fu_715_weightMem0_V_9_ce0),
    .weightMem0_V_9_d0(grp_DoCompute_fu_715_weightMem0_V_9_d0),
    .weightMem0_V_9_q0(weightMem0_V_9_q0),
    .weightMem0_V_9_we0(grp_DoCompute_fu_715_weightMem0_V_9_we0),
    .weightMem0_V_9_address1(grp_DoCompute_fu_715_weightMem0_V_9_address1),
    .weightMem0_V_9_ce1(grp_DoCompute_fu_715_weightMem0_V_9_ce1),
    .weightMem0_V_9_d1(grp_DoCompute_fu_715_weightMem0_V_9_d1),
    .weightMem0_V_9_q1(3'd0),
    .weightMem0_V_9_we1(grp_DoCompute_fu_715_weightMem0_V_9_we1),
    .weightMem0_V_10_address0(grp_DoCompute_fu_715_weightMem0_V_10_address0),
    .weightMem0_V_10_ce0(grp_DoCompute_fu_715_weightMem0_V_10_ce0),
    .weightMem0_V_10_d0(grp_DoCompute_fu_715_weightMem0_V_10_d0),
    .weightMem0_V_10_q0(weightMem0_V_10_q0),
    .weightMem0_V_10_we0(grp_DoCompute_fu_715_weightMem0_V_10_we0),
    .weightMem0_V_10_address1(grp_DoCompute_fu_715_weightMem0_V_10_address1),
    .weightMem0_V_10_ce1(grp_DoCompute_fu_715_weightMem0_V_10_ce1),
    .weightMem0_V_10_d1(grp_DoCompute_fu_715_weightMem0_V_10_d1),
    .weightMem0_V_10_q1(3'd0),
    .weightMem0_V_10_we1(grp_DoCompute_fu_715_weightMem0_V_10_we1),
    .weightMem0_V_11_address0(grp_DoCompute_fu_715_weightMem0_V_11_address0),
    .weightMem0_V_11_ce0(grp_DoCompute_fu_715_weightMem0_V_11_ce0),
    .weightMem0_V_11_d0(grp_DoCompute_fu_715_weightMem0_V_11_d0),
    .weightMem0_V_11_q0(weightMem0_V_11_q0),
    .weightMem0_V_11_we0(grp_DoCompute_fu_715_weightMem0_V_11_we0),
    .weightMem0_V_11_address1(grp_DoCompute_fu_715_weightMem0_V_11_address1),
    .weightMem0_V_11_ce1(grp_DoCompute_fu_715_weightMem0_V_11_ce1),
    .weightMem0_V_11_d1(grp_DoCompute_fu_715_weightMem0_V_11_d1),
    .weightMem0_V_11_q1(3'd0),
    .weightMem0_V_11_we1(grp_DoCompute_fu_715_weightMem0_V_11_we1),
    .weightMem0_V_12_address0(grp_DoCompute_fu_715_weightMem0_V_12_address0),
    .weightMem0_V_12_ce0(grp_DoCompute_fu_715_weightMem0_V_12_ce0),
    .weightMem0_V_12_d0(grp_DoCompute_fu_715_weightMem0_V_12_d0),
    .weightMem0_V_12_q0(weightMem0_V_12_q0),
    .weightMem0_V_12_we0(grp_DoCompute_fu_715_weightMem0_V_12_we0),
    .weightMem0_V_12_address1(grp_DoCompute_fu_715_weightMem0_V_12_address1),
    .weightMem0_V_12_ce1(grp_DoCompute_fu_715_weightMem0_V_12_ce1),
    .weightMem0_V_12_d1(grp_DoCompute_fu_715_weightMem0_V_12_d1),
    .weightMem0_V_12_q1(3'd0),
    .weightMem0_V_12_we1(grp_DoCompute_fu_715_weightMem0_V_12_we1),
    .weightMem0_V_13_address0(grp_DoCompute_fu_715_weightMem0_V_13_address0),
    .weightMem0_V_13_ce0(grp_DoCompute_fu_715_weightMem0_V_13_ce0),
    .weightMem0_V_13_d0(grp_DoCompute_fu_715_weightMem0_V_13_d0),
    .weightMem0_V_13_q0(weightMem0_V_13_q0),
    .weightMem0_V_13_we0(grp_DoCompute_fu_715_weightMem0_V_13_we0),
    .weightMem0_V_13_address1(grp_DoCompute_fu_715_weightMem0_V_13_address1),
    .weightMem0_V_13_ce1(grp_DoCompute_fu_715_weightMem0_V_13_ce1),
    .weightMem0_V_13_d1(grp_DoCompute_fu_715_weightMem0_V_13_d1),
    .weightMem0_V_13_q1(3'd0),
    .weightMem0_V_13_we1(grp_DoCompute_fu_715_weightMem0_V_13_we1),
    .weightMem0_V_14_address0(grp_DoCompute_fu_715_weightMem0_V_14_address0),
    .weightMem0_V_14_ce0(grp_DoCompute_fu_715_weightMem0_V_14_ce0),
    .weightMem0_V_14_d0(grp_DoCompute_fu_715_weightMem0_V_14_d0),
    .weightMem0_V_14_q0(weightMem0_V_14_q0),
    .weightMem0_V_14_we0(grp_DoCompute_fu_715_weightMem0_V_14_we0),
    .weightMem0_V_14_address1(grp_DoCompute_fu_715_weightMem0_V_14_address1),
    .weightMem0_V_14_ce1(grp_DoCompute_fu_715_weightMem0_V_14_ce1),
    .weightMem0_V_14_d1(grp_DoCompute_fu_715_weightMem0_V_14_d1),
    .weightMem0_V_14_q1(3'd0),
    .weightMem0_V_14_we1(grp_DoCompute_fu_715_weightMem0_V_14_we1),
    .weightMem0_V_15_address0(grp_DoCompute_fu_715_weightMem0_V_15_address0),
    .weightMem0_V_15_ce0(grp_DoCompute_fu_715_weightMem0_V_15_ce0),
    .weightMem0_V_15_d0(grp_DoCompute_fu_715_weightMem0_V_15_d0),
    .weightMem0_V_15_q0(weightMem0_V_15_q0),
    .weightMem0_V_15_we0(grp_DoCompute_fu_715_weightMem0_V_15_we0),
    .weightMem0_V_15_address1(grp_DoCompute_fu_715_weightMem0_V_15_address1),
    .weightMem0_V_15_ce1(grp_DoCompute_fu_715_weightMem0_V_15_ce1),
    .weightMem0_V_15_d1(grp_DoCompute_fu_715_weightMem0_V_15_d1),
    .weightMem0_V_15_q1(3'd0),
    .weightMem0_V_15_we1(grp_DoCompute_fu_715_weightMem0_V_15_we1),
    .thresMem0_V_0_address0(grp_DoCompute_fu_715_thresMem0_V_0_address0),
    .thresMem0_V_0_ce0(grp_DoCompute_fu_715_thresMem0_V_0_ce0),
    .thresMem0_V_0_d0(grp_DoCompute_fu_715_thresMem0_V_0_d0),
    .thresMem0_V_0_q0(thresMem0_V_0_q0),
    .thresMem0_V_0_we0(grp_DoCompute_fu_715_thresMem0_V_0_we0),
    .thresMem0_V_0_address1(grp_DoCompute_fu_715_thresMem0_V_0_address1),
    .thresMem0_V_0_ce1(grp_DoCompute_fu_715_thresMem0_V_0_ce1),
    .thresMem0_V_0_d1(grp_DoCompute_fu_715_thresMem0_V_0_d1),
    .thresMem0_V_0_q1(24'd0),
    .thresMem0_V_0_we1(grp_DoCompute_fu_715_thresMem0_V_0_we1),
    .thresMem0_V_1_address0(grp_DoCompute_fu_715_thresMem0_V_1_address0),
    .thresMem0_V_1_ce0(grp_DoCompute_fu_715_thresMem0_V_1_ce0),
    .thresMem0_V_1_d0(grp_DoCompute_fu_715_thresMem0_V_1_d0),
    .thresMem0_V_1_q0(thresMem0_V_1_q0),
    .thresMem0_V_1_we0(grp_DoCompute_fu_715_thresMem0_V_1_we0),
    .thresMem0_V_1_address1(grp_DoCompute_fu_715_thresMem0_V_1_address1),
    .thresMem0_V_1_ce1(grp_DoCompute_fu_715_thresMem0_V_1_ce1),
    .thresMem0_V_1_d1(grp_DoCompute_fu_715_thresMem0_V_1_d1),
    .thresMem0_V_1_q1(24'd0),
    .thresMem0_V_1_we1(grp_DoCompute_fu_715_thresMem0_V_1_we1),
    .thresMem0_V_2_address0(grp_DoCompute_fu_715_thresMem0_V_2_address0),
    .thresMem0_V_2_ce0(grp_DoCompute_fu_715_thresMem0_V_2_ce0),
    .thresMem0_V_2_d0(grp_DoCompute_fu_715_thresMem0_V_2_d0),
    .thresMem0_V_2_q0(thresMem0_V_2_q0),
    .thresMem0_V_2_we0(grp_DoCompute_fu_715_thresMem0_V_2_we0),
    .thresMem0_V_2_address1(grp_DoCompute_fu_715_thresMem0_V_2_address1),
    .thresMem0_V_2_ce1(grp_DoCompute_fu_715_thresMem0_V_2_ce1),
    .thresMem0_V_2_d1(grp_DoCompute_fu_715_thresMem0_V_2_d1),
    .thresMem0_V_2_q1(24'd0),
    .thresMem0_V_2_we1(grp_DoCompute_fu_715_thresMem0_V_2_we1),
    .thresMem0_V_3_address0(grp_DoCompute_fu_715_thresMem0_V_3_address0),
    .thresMem0_V_3_ce0(grp_DoCompute_fu_715_thresMem0_V_3_ce0),
    .thresMem0_V_3_d0(grp_DoCompute_fu_715_thresMem0_V_3_d0),
    .thresMem0_V_3_q0(thresMem0_V_3_q0),
    .thresMem0_V_3_we0(grp_DoCompute_fu_715_thresMem0_V_3_we0),
    .thresMem0_V_3_address1(grp_DoCompute_fu_715_thresMem0_V_3_address1),
    .thresMem0_V_3_ce1(grp_DoCompute_fu_715_thresMem0_V_3_ce1),
    .thresMem0_V_3_d1(grp_DoCompute_fu_715_thresMem0_V_3_d1),
    .thresMem0_V_3_q1(24'd0),
    .thresMem0_V_3_we1(grp_DoCompute_fu_715_thresMem0_V_3_we1),
    .thresMem0_V_4_address0(grp_DoCompute_fu_715_thresMem0_V_4_address0),
    .thresMem0_V_4_ce0(grp_DoCompute_fu_715_thresMem0_V_4_ce0),
    .thresMem0_V_4_d0(grp_DoCompute_fu_715_thresMem0_V_4_d0),
    .thresMem0_V_4_q0(thresMem0_V_4_q0),
    .thresMem0_V_4_we0(grp_DoCompute_fu_715_thresMem0_V_4_we0),
    .thresMem0_V_4_address1(grp_DoCompute_fu_715_thresMem0_V_4_address1),
    .thresMem0_V_4_ce1(grp_DoCompute_fu_715_thresMem0_V_4_ce1),
    .thresMem0_V_4_d1(grp_DoCompute_fu_715_thresMem0_V_4_d1),
    .thresMem0_V_4_q1(24'd0),
    .thresMem0_V_4_we1(grp_DoCompute_fu_715_thresMem0_V_4_we1),
    .thresMem0_V_5_address0(grp_DoCompute_fu_715_thresMem0_V_5_address0),
    .thresMem0_V_5_ce0(grp_DoCompute_fu_715_thresMem0_V_5_ce0),
    .thresMem0_V_5_d0(grp_DoCompute_fu_715_thresMem0_V_5_d0),
    .thresMem0_V_5_q0(thresMem0_V_5_q0),
    .thresMem0_V_5_we0(grp_DoCompute_fu_715_thresMem0_V_5_we0),
    .thresMem0_V_5_address1(grp_DoCompute_fu_715_thresMem0_V_5_address1),
    .thresMem0_V_5_ce1(grp_DoCompute_fu_715_thresMem0_V_5_ce1),
    .thresMem0_V_5_d1(grp_DoCompute_fu_715_thresMem0_V_5_d1),
    .thresMem0_V_5_q1(24'd0),
    .thresMem0_V_5_we1(grp_DoCompute_fu_715_thresMem0_V_5_we1),
    .thresMem0_V_6_address0(grp_DoCompute_fu_715_thresMem0_V_6_address0),
    .thresMem0_V_6_ce0(grp_DoCompute_fu_715_thresMem0_V_6_ce0),
    .thresMem0_V_6_d0(grp_DoCompute_fu_715_thresMem0_V_6_d0),
    .thresMem0_V_6_q0(thresMem0_V_6_q0),
    .thresMem0_V_6_we0(grp_DoCompute_fu_715_thresMem0_V_6_we0),
    .thresMem0_V_6_address1(grp_DoCompute_fu_715_thresMem0_V_6_address1),
    .thresMem0_V_6_ce1(grp_DoCompute_fu_715_thresMem0_V_6_ce1),
    .thresMem0_V_6_d1(grp_DoCompute_fu_715_thresMem0_V_6_d1),
    .thresMem0_V_6_q1(24'd0),
    .thresMem0_V_6_we1(grp_DoCompute_fu_715_thresMem0_V_6_we1),
    .thresMem0_V_7_address0(grp_DoCompute_fu_715_thresMem0_V_7_address0),
    .thresMem0_V_7_ce0(grp_DoCompute_fu_715_thresMem0_V_7_ce0),
    .thresMem0_V_7_d0(grp_DoCompute_fu_715_thresMem0_V_7_d0),
    .thresMem0_V_7_q0(thresMem0_V_7_q0),
    .thresMem0_V_7_we0(grp_DoCompute_fu_715_thresMem0_V_7_we0),
    .thresMem0_V_7_address1(grp_DoCompute_fu_715_thresMem0_V_7_address1),
    .thresMem0_V_7_ce1(grp_DoCompute_fu_715_thresMem0_V_7_ce1),
    .thresMem0_V_7_d1(grp_DoCompute_fu_715_thresMem0_V_7_d1),
    .thresMem0_V_7_q1(24'd0),
    .thresMem0_V_7_we1(grp_DoCompute_fu_715_thresMem0_V_7_we1),
    .thresMem0_V_8_address0(grp_DoCompute_fu_715_thresMem0_V_8_address0),
    .thresMem0_V_8_ce0(grp_DoCompute_fu_715_thresMem0_V_8_ce0),
    .thresMem0_V_8_d0(grp_DoCompute_fu_715_thresMem0_V_8_d0),
    .thresMem0_V_8_q0(thresMem0_V_8_q0),
    .thresMem0_V_8_we0(grp_DoCompute_fu_715_thresMem0_V_8_we0),
    .thresMem0_V_8_address1(grp_DoCompute_fu_715_thresMem0_V_8_address1),
    .thresMem0_V_8_ce1(grp_DoCompute_fu_715_thresMem0_V_8_ce1),
    .thresMem0_V_8_d1(grp_DoCompute_fu_715_thresMem0_V_8_d1),
    .thresMem0_V_8_q1(24'd0),
    .thresMem0_V_8_we1(grp_DoCompute_fu_715_thresMem0_V_8_we1),
    .thresMem0_V_9_address0(grp_DoCompute_fu_715_thresMem0_V_9_address0),
    .thresMem0_V_9_ce0(grp_DoCompute_fu_715_thresMem0_V_9_ce0),
    .thresMem0_V_9_d0(grp_DoCompute_fu_715_thresMem0_V_9_d0),
    .thresMem0_V_9_q0(thresMem0_V_9_q0),
    .thresMem0_V_9_we0(grp_DoCompute_fu_715_thresMem0_V_9_we0),
    .thresMem0_V_9_address1(grp_DoCompute_fu_715_thresMem0_V_9_address1),
    .thresMem0_V_9_ce1(grp_DoCompute_fu_715_thresMem0_V_9_ce1),
    .thresMem0_V_9_d1(grp_DoCompute_fu_715_thresMem0_V_9_d1),
    .thresMem0_V_9_q1(24'd0),
    .thresMem0_V_9_we1(grp_DoCompute_fu_715_thresMem0_V_9_we1),
    .thresMem0_V_10_address0(grp_DoCompute_fu_715_thresMem0_V_10_address0),
    .thresMem0_V_10_ce0(grp_DoCompute_fu_715_thresMem0_V_10_ce0),
    .thresMem0_V_10_d0(grp_DoCompute_fu_715_thresMem0_V_10_d0),
    .thresMem0_V_10_q0(thresMem0_V_10_q0),
    .thresMem0_V_10_we0(grp_DoCompute_fu_715_thresMem0_V_10_we0),
    .thresMem0_V_10_address1(grp_DoCompute_fu_715_thresMem0_V_10_address1),
    .thresMem0_V_10_ce1(grp_DoCompute_fu_715_thresMem0_V_10_ce1),
    .thresMem0_V_10_d1(grp_DoCompute_fu_715_thresMem0_V_10_d1),
    .thresMem0_V_10_q1(24'd0),
    .thresMem0_V_10_we1(grp_DoCompute_fu_715_thresMem0_V_10_we1),
    .thresMem0_V_11_address0(grp_DoCompute_fu_715_thresMem0_V_11_address0),
    .thresMem0_V_11_ce0(grp_DoCompute_fu_715_thresMem0_V_11_ce0),
    .thresMem0_V_11_d0(grp_DoCompute_fu_715_thresMem0_V_11_d0),
    .thresMem0_V_11_q0(thresMem0_V_11_q0),
    .thresMem0_V_11_we0(grp_DoCompute_fu_715_thresMem0_V_11_we0),
    .thresMem0_V_11_address1(grp_DoCompute_fu_715_thresMem0_V_11_address1),
    .thresMem0_V_11_ce1(grp_DoCompute_fu_715_thresMem0_V_11_ce1),
    .thresMem0_V_11_d1(grp_DoCompute_fu_715_thresMem0_V_11_d1),
    .thresMem0_V_11_q1(24'd0),
    .thresMem0_V_11_we1(grp_DoCompute_fu_715_thresMem0_V_11_we1),
    .thresMem0_V_12_address0(grp_DoCompute_fu_715_thresMem0_V_12_address0),
    .thresMem0_V_12_ce0(grp_DoCompute_fu_715_thresMem0_V_12_ce0),
    .thresMem0_V_12_d0(grp_DoCompute_fu_715_thresMem0_V_12_d0),
    .thresMem0_V_12_q0(thresMem0_V_12_q0),
    .thresMem0_V_12_we0(grp_DoCompute_fu_715_thresMem0_V_12_we0),
    .thresMem0_V_12_address1(grp_DoCompute_fu_715_thresMem0_V_12_address1),
    .thresMem0_V_12_ce1(grp_DoCompute_fu_715_thresMem0_V_12_ce1),
    .thresMem0_V_12_d1(grp_DoCompute_fu_715_thresMem0_V_12_d1),
    .thresMem0_V_12_q1(24'd0),
    .thresMem0_V_12_we1(grp_DoCompute_fu_715_thresMem0_V_12_we1),
    .thresMem0_V_13_address0(grp_DoCompute_fu_715_thresMem0_V_13_address0),
    .thresMem0_V_13_ce0(grp_DoCompute_fu_715_thresMem0_V_13_ce0),
    .thresMem0_V_13_d0(grp_DoCompute_fu_715_thresMem0_V_13_d0),
    .thresMem0_V_13_q0(thresMem0_V_13_q0),
    .thresMem0_V_13_we0(grp_DoCompute_fu_715_thresMem0_V_13_we0),
    .thresMem0_V_13_address1(grp_DoCompute_fu_715_thresMem0_V_13_address1),
    .thresMem0_V_13_ce1(grp_DoCompute_fu_715_thresMem0_V_13_ce1),
    .thresMem0_V_13_d1(grp_DoCompute_fu_715_thresMem0_V_13_d1),
    .thresMem0_V_13_q1(24'd0),
    .thresMem0_V_13_we1(grp_DoCompute_fu_715_thresMem0_V_13_we1),
    .thresMem0_V_14_address0(grp_DoCompute_fu_715_thresMem0_V_14_address0),
    .thresMem0_V_14_ce0(grp_DoCompute_fu_715_thresMem0_V_14_ce0),
    .thresMem0_V_14_d0(grp_DoCompute_fu_715_thresMem0_V_14_d0),
    .thresMem0_V_14_q0(thresMem0_V_14_q0),
    .thresMem0_V_14_we0(grp_DoCompute_fu_715_thresMem0_V_14_we0),
    .thresMem0_V_14_address1(grp_DoCompute_fu_715_thresMem0_V_14_address1),
    .thresMem0_V_14_ce1(grp_DoCompute_fu_715_thresMem0_V_14_ce1),
    .thresMem0_V_14_d1(grp_DoCompute_fu_715_thresMem0_V_14_d1),
    .thresMem0_V_14_q1(24'd0),
    .thresMem0_V_14_we1(grp_DoCompute_fu_715_thresMem0_V_14_we1),
    .thresMem0_V_15_address0(grp_DoCompute_fu_715_thresMem0_V_15_address0),
    .thresMem0_V_15_ce0(grp_DoCompute_fu_715_thresMem0_V_15_ce0),
    .thresMem0_V_15_d0(grp_DoCompute_fu_715_thresMem0_V_15_d0),
    .thresMem0_V_15_q0(thresMem0_V_15_q0),
    .thresMem0_V_15_we0(grp_DoCompute_fu_715_thresMem0_V_15_we0),
    .thresMem0_V_15_address1(grp_DoCompute_fu_715_thresMem0_V_15_address1),
    .thresMem0_V_15_ce1(grp_DoCompute_fu_715_thresMem0_V_15_ce1),
    .thresMem0_V_15_d1(grp_DoCompute_fu_715_thresMem0_V_15_d1),
    .thresMem0_V_15_q1(24'd0),
    .thresMem0_V_15_we1(grp_DoCompute_fu_715_thresMem0_V_15_we1),
    .alphaMem0_V_0_address0(grp_DoCompute_fu_715_alphaMem0_V_0_address0),
    .alphaMem0_V_0_ce0(grp_DoCompute_fu_715_alphaMem0_V_0_ce0),
    .alphaMem0_V_0_d0(grp_DoCompute_fu_715_alphaMem0_V_0_d0),
    .alphaMem0_V_0_q0(alphaMem0_V_0_q0),
    .alphaMem0_V_0_we0(grp_DoCompute_fu_715_alphaMem0_V_0_we0),
    .alphaMem0_V_0_address1(grp_DoCompute_fu_715_alphaMem0_V_0_address1),
    .alphaMem0_V_0_ce1(grp_DoCompute_fu_715_alphaMem0_V_0_ce1),
    .alphaMem0_V_0_d1(grp_DoCompute_fu_715_alphaMem0_V_0_d1),
    .alphaMem0_V_0_q1(24'd0),
    .alphaMem0_V_0_we1(grp_DoCompute_fu_715_alphaMem0_V_0_we1),
    .alphaMem0_V_1_address0(grp_DoCompute_fu_715_alphaMem0_V_1_address0),
    .alphaMem0_V_1_ce0(grp_DoCompute_fu_715_alphaMem0_V_1_ce0),
    .alphaMem0_V_1_d0(grp_DoCompute_fu_715_alphaMem0_V_1_d0),
    .alphaMem0_V_1_q0(alphaMem0_V_1_q0),
    .alphaMem0_V_1_we0(grp_DoCompute_fu_715_alphaMem0_V_1_we0),
    .alphaMem0_V_1_address1(grp_DoCompute_fu_715_alphaMem0_V_1_address1),
    .alphaMem0_V_1_ce1(grp_DoCompute_fu_715_alphaMem0_V_1_ce1),
    .alphaMem0_V_1_d1(grp_DoCompute_fu_715_alphaMem0_V_1_d1),
    .alphaMem0_V_1_q1(24'd0),
    .alphaMem0_V_1_we1(grp_DoCompute_fu_715_alphaMem0_V_1_we1),
    .alphaMem0_V_2_address0(grp_DoCompute_fu_715_alphaMem0_V_2_address0),
    .alphaMem0_V_2_ce0(grp_DoCompute_fu_715_alphaMem0_V_2_ce0),
    .alphaMem0_V_2_d0(grp_DoCompute_fu_715_alphaMem0_V_2_d0),
    .alphaMem0_V_2_q0(alphaMem0_V_2_q0),
    .alphaMem0_V_2_we0(grp_DoCompute_fu_715_alphaMem0_V_2_we0),
    .alphaMem0_V_2_address1(grp_DoCompute_fu_715_alphaMem0_V_2_address1),
    .alphaMem0_V_2_ce1(grp_DoCompute_fu_715_alphaMem0_V_2_ce1),
    .alphaMem0_V_2_d1(grp_DoCompute_fu_715_alphaMem0_V_2_d1),
    .alphaMem0_V_2_q1(24'd0),
    .alphaMem0_V_2_we1(grp_DoCompute_fu_715_alphaMem0_V_2_we1),
    .alphaMem0_V_3_address0(grp_DoCompute_fu_715_alphaMem0_V_3_address0),
    .alphaMem0_V_3_ce0(grp_DoCompute_fu_715_alphaMem0_V_3_ce0),
    .alphaMem0_V_3_d0(grp_DoCompute_fu_715_alphaMem0_V_3_d0),
    .alphaMem0_V_3_q0(alphaMem0_V_3_q0),
    .alphaMem0_V_3_we0(grp_DoCompute_fu_715_alphaMem0_V_3_we0),
    .alphaMem0_V_3_address1(grp_DoCompute_fu_715_alphaMem0_V_3_address1),
    .alphaMem0_V_3_ce1(grp_DoCompute_fu_715_alphaMem0_V_3_ce1),
    .alphaMem0_V_3_d1(grp_DoCompute_fu_715_alphaMem0_V_3_d1),
    .alphaMem0_V_3_q1(24'd0),
    .alphaMem0_V_3_we1(grp_DoCompute_fu_715_alphaMem0_V_3_we1),
    .alphaMem0_V_4_address0(grp_DoCompute_fu_715_alphaMem0_V_4_address0),
    .alphaMem0_V_4_ce0(grp_DoCompute_fu_715_alphaMem0_V_4_ce0),
    .alphaMem0_V_4_d0(grp_DoCompute_fu_715_alphaMem0_V_4_d0),
    .alphaMem0_V_4_q0(alphaMem0_V_4_q0),
    .alphaMem0_V_4_we0(grp_DoCompute_fu_715_alphaMem0_V_4_we0),
    .alphaMem0_V_4_address1(grp_DoCompute_fu_715_alphaMem0_V_4_address1),
    .alphaMem0_V_4_ce1(grp_DoCompute_fu_715_alphaMem0_V_4_ce1),
    .alphaMem0_V_4_d1(grp_DoCompute_fu_715_alphaMem0_V_4_d1),
    .alphaMem0_V_4_q1(24'd0),
    .alphaMem0_V_4_we1(grp_DoCompute_fu_715_alphaMem0_V_4_we1),
    .alphaMem0_V_5_address0(grp_DoCompute_fu_715_alphaMem0_V_5_address0),
    .alphaMem0_V_5_ce0(grp_DoCompute_fu_715_alphaMem0_V_5_ce0),
    .alphaMem0_V_5_d0(grp_DoCompute_fu_715_alphaMem0_V_5_d0),
    .alphaMem0_V_5_q0(alphaMem0_V_5_q0),
    .alphaMem0_V_5_we0(grp_DoCompute_fu_715_alphaMem0_V_5_we0),
    .alphaMem0_V_5_address1(grp_DoCompute_fu_715_alphaMem0_V_5_address1),
    .alphaMem0_V_5_ce1(grp_DoCompute_fu_715_alphaMem0_V_5_ce1),
    .alphaMem0_V_5_d1(grp_DoCompute_fu_715_alphaMem0_V_5_d1),
    .alphaMem0_V_5_q1(24'd0),
    .alphaMem0_V_5_we1(grp_DoCompute_fu_715_alphaMem0_V_5_we1),
    .alphaMem0_V_6_address0(grp_DoCompute_fu_715_alphaMem0_V_6_address0),
    .alphaMem0_V_6_ce0(grp_DoCompute_fu_715_alphaMem0_V_6_ce0),
    .alphaMem0_V_6_d0(grp_DoCompute_fu_715_alphaMem0_V_6_d0),
    .alphaMem0_V_6_q0(alphaMem0_V_6_q0),
    .alphaMem0_V_6_we0(grp_DoCompute_fu_715_alphaMem0_V_6_we0),
    .alphaMem0_V_6_address1(grp_DoCompute_fu_715_alphaMem0_V_6_address1),
    .alphaMem0_V_6_ce1(grp_DoCompute_fu_715_alphaMem0_V_6_ce1),
    .alphaMem0_V_6_d1(grp_DoCompute_fu_715_alphaMem0_V_6_d1),
    .alphaMem0_V_6_q1(24'd0),
    .alphaMem0_V_6_we1(grp_DoCompute_fu_715_alphaMem0_V_6_we1),
    .alphaMem0_V_7_address0(grp_DoCompute_fu_715_alphaMem0_V_7_address0),
    .alphaMem0_V_7_ce0(grp_DoCompute_fu_715_alphaMem0_V_7_ce0),
    .alphaMem0_V_7_d0(grp_DoCompute_fu_715_alphaMem0_V_7_d0),
    .alphaMem0_V_7_q0(alphaMem0_V_7_q0),
    .alphaMem0_V_7_we0(grp_DoCompute_fu_715_alphaMem0_V_7_we0),
    .alphaMem0_V_7_address1(grp_DoCompute_fu_715_alphaMem0_V_7_address1),
    .alphaMem0_V_7_ce1(grp_DoCompute_fu_715_alphaMem0_V_7_ce1),
    .alphaMem0_V_7_d1(grp_DoCompute_fu_715_alphaMem0_V_7_d1),
    .alphaMem0_V_7_q1(24'd0),
    .alphaMem0_V_7_we1(grp_DoCompute_fu_715_alphaMem0_V_7_we1),
    .alphaMem0_V_8_address0(grp_DoCompute_fu_715_alphaMem0_V_8_address0),
    .alphaMem0_V_8_ce0(grp_DoCompute_fu_715_alphaMem0_V_8_ce0),
    .alphaMem0_V_8_d0(grp_DoCompute_fu_715_alphaMem0_V_8_d0),
    .alphaMem0_V_8_q0(alphaMem0_V_8_q0),
    .alphaMem0_V_8_we0(grp_DoCompute_fu_715_alphaMem0_V_8_we0),
    .alphaMem0_V_8_address1(grp_DoCompute_fu_715_alphaMem0_V_8_address1),
    .alphaMem0_V_8_ce1(grp_DoCompute_fu_715_alphaMem0_V_8_ce1),
    .alphaMem0_V_8_d1(grp_DoCompute_fu_715_alphaMem0_V_8_d1),
    .alphaMem0_V_8_q1(24'd0),
    .alphaMem0_V_8_we1(grp_DoCompute_fu_715_alphaMem0_V_8_we1),
    .alphaMem0_V_9_address0(grp_DoCompute_fu_715_alphaMem0_V_9_address0),
    .alphaMem0_V_9_ce0(grp_DoCompute_fu_715_alphaMem0_V_9_ce0),
    .alphaMem0_V_9_d0(grp_DoCompute_fu_715_alphaMem0_V_9_d0),
    .alphaMem0_V_9_q0(alphaMem0_V_9_q0),
    .alphaMem0_V_9_we0(grp_DoCompute_fu_715_alphaMem0_V_9_we0),
    .alphaMem0_V_9_address1(grp_DoCompute_fu_715_alphaMem0_V_9_address1),
    .alphaMem0_V_9_ce1(grp_DoCompute_fu_715_alphaMem0_V_9_ce1),
    .alphaMem0_V_9_d1(grp_DoCompute_fu_715_alphaMem0_V_9_d1),
    .alphaMem0_V_9_q1(24'd0),
    .alphaMem0_V_9_we1(grp_DoCompute_fu_715_alphaMem0_V_9_we1),
    .alphaMem0_V_10_address0(grp_DoCompute_fu_715_alphaMem0_V_10_address0),
    .alphaMem0_V_10_ce0(grp_DoCompute_fu_715_alphaMem0_V_10_ce0),
    .alphaMem0_V_10_d0(grp_DoCompute_fu_715_alphaMem0_V_10_d0),
    .alphaMem0_V_10_q0(alphaMem0_V_10_q0),
    .alphaMem0_V_10_we0(grp_DoCompute_fu_715_alphaMem0_V_10_we0),
    .alphaMem0_V_10_address1(grp_DoCompute_fu_715_alphaMem0_V_10_address1),
    .alphaMem0_V_10_ce1(grp_DoCompute_fu_715_alphaMem0_V_10_ce1),
    .alphaMem0_V_10_d1(grp_DoCompute_fu_715_alphaMem0_V_10_d1),
    .alphaMem0_V_10_q1(24'd0),
    .alphaMem0_V_10_we1(grp_DoCompute_fu_715_alphaMem0_V_10_we1),
    .alphaMem0_V_11_address0(grp_DoCompute_fu_715_alphaMem0_V_11_address0),
    .alphaMem0_V_11_ce0(grp_DoCompute_fu_715_alphaMem0_V_11_ce0),
    .alphaMem0_V_11_d0(grp_DoCompute_fu_715_alphaMem0_V_11_d0),
    .alphaMem0_V_11_q0(alphaMem0_V_11_q0),
    .alphaMem0_V_11_we0(grp_DoCompute_fu_715_alphaMem0_V_11_we0),
    .alphaMem0_V_11_address1(grp_DoCompute_fu_715_alphaMem0_V_11_address1),
    .alphaMem0_V_11_ce1(grp_DoCompute_fu_715_alphaMem0_V_11_ce1),
    .alphaMem0_V_11_d1(grp_DoCompute_fu_715_alphaMem0_V_11_d1),
    .alphaMem0_V_11_q1(24'd0),
    .alphaMem0_V_11_we1(grp_DoCompute_fu_715_alphaMem0_V_11_we1),
    .alphaMem0_V_12_address0(grp_DoCompute_fu_715_alphaMem0_V_12_address0),
    .alphaMem0_V_12_ce0(grp_DoCompute_fu_715_alphaMem0_V_12_ce0),
    .alphaMem0_V_12_d0(grp_DoCompute_fu_715_alphaMem0_V_12_d0),
    .alphaMem0_V_12_q0(alphaMem0_V_12_q0),
    .alphaMem0_V_12_we0(grp_DoCompute_fu_715_alphaMem0_V_12_we0),
    .alphaMem0_V_12_address1(grp_DoCompute_fu_715_alphaMem0_V_12_address1),
    .alphaMem0_V_12_ce1(grp_DoCompute_fu_715_alphaMem0_V_12_ce1),
    .alphaMem0_V_12_d1(grp_DoCompute_fu_715_alphaMem0_V_12_d1),
    .alphaMem0_V_12_q1(24'd0),
    .alphaMem0_V_12_we1(grp_DoCompute_fu_715_alphaMem0_V_12_we1),
    .alphaMem0_V_13_address0(grp_DoCompute_fu_715_alphaMem0_V_13_address0),
    .alphaMem0_V_13_ce0(grp_DoCompute_fu_715_alphaMem0_V_13_ce0),
    .alphaMem0_V_13_d0(grp_DoCompute_fu_715_alphaMem0_V_13_d0),
    .alphaMem0_V_13_q0(alphaMem0_V_13_q0),
    .alphaMem0_V_13_we0(grp_DoCompute_fu_715_alphaMem0_V_13_we0),
    .alphaMem0_V_13_address1(grp_DoCompute_fu_715_alphaMem0_V_13_address1),
    .alphaMem0_V_13_ce1(grp_DoCompute_fu_715_alphaMem0_V_13_ce1),
    .alphaMem0_V_13_d1(grp_DoCompute_fu_715_alphaMem0_V_13_d1),
    .alphaMem0_V_13_q1(24'd0),
    .alphaMem0_V_13_we1(grp_DoCompute_fu_715_alphaMem0_V_13_we1),
    .alphaMem0_V_14_address0(grp_DoCompute_fu_715_alphaMem0_V_14_address0),
    .alphaMem0_V_14_ce0(grp_DoCompute_fu_715_alphaMem0_V_14_ce0),
    .alphaMem0_V_14_d0(grp_DoCompute_fu_715_alphaMem0_V_14_d0),
    .alphaMem0_V_14_q0(alphaMem0_V_14_q0),
    .alphaMem0_V_14_we0(grp_DoCompute_fu_715_alphaMem0_V_14_we0),
    .alphaMem0_V_14_address1(grp_DoCompute_fu_715_alphaMem0_V_14_address1),
    .alphaMem0_V_14_ce1(grp_DoCompute_fu_715_alphaMem0_V_14_ce1),
    .alphaMem0_V_14_d1(grp_DoCompute_fu_715_alphaMem0_V_14_d1),
    .alphaMem0_V_14_q1(24'd0),
    .alphaMem0_V_14_we1(grp_DoCompute_fu_715_alphaMem0_V_14_we1),
    .alphaMem0_V_15_address0(grp_DoCompute_fu_715_alphaMem0_V_15_address0),
    .alphaMem0_V_15_ce0(grp_DoCompute_fu_715_alphaMem0_V_15_ce0),
    .alphaMem0_V_15_d0(grp_DoCompute_fu_715_alphaMem0_V_15_d0),
    .alphaMem0_V_15_q0(alphaMem0_V_15_q0),
    .alphaMem0_V_15_we0(grp_DoCompute_fu_715_alphaMem0_V_15_we0),
    .alphaMem0_V_15_address1(grp_DoCompute_fu_715_alphaMem0_V_15_address1),
    .alphaMem0_V_15_ce1(grp_DoCompute_fu_715_alphaMem0_V_15_ce1),
    .alphaMem0_V_15_d1(grp_DoCompute_fu_715_alphaMem0_V_15_d1),
    .alphaMem0_V_15_q1(24'd0),
    .alphaMem0_V_15_we1(grp_DoCompute_fu_715_alphaMem0_V_15_we1),
    .means_in1_V_0(means_in1_V_0),
    .means_in1_V_1(means_in1_V_1),
    .means_out1_V_0(means_out1_V_0),
    .weightMem1_V_0_address0(grp_DoCompute_fu_715_weightMem1_V_0_address0),
    .weightMem1_V_0_ce0(grp_DoCompute_fu_715_weightMem1_V_0_ce0),
    .weightMem1_V_0_d0(grp_DoCompute_fu_715_weightMem1_V_0_d0),
    .weightMem1_V_0_q0(weightMem1_V_0_q0),
    .weightMem1_V_0_we0(grp_DoCompute_fu_715_weightMem1_V_0_we0),
    .weightMem1_V_0_address1(grp_DoCompute_fu_715_weightMem1_V_0_address1),
    .weightMem1_V_0_ce1(grp_DoCompute_fu_715_weightMem1_V_0_ce1),
    .weightMem1_V_0_d1(grp_DoCompute_fu_715_weightMem1_V_0_d1),
    .weightMem1_V_0_q1(32'd0),
    .weightMem1_V_0_we1(grp_DoCompute_fu_715_weightMem1_V_0_we1),
    .weightMem1_V_1_address0(grp_DoCompute_fu_715_weightMem1_V_1_address0),
    .weightMem1_V_1_ce0(grp_DoCompute_fu_715_weightMem1_V_1_ce0),
    .weightMem1_V_1_d0(grp_DoCompute_fu_715_weightMem1_V_1_d0),
    .weightMem1_V_1_q0(weightMem1_V_1_q0),
    .weightMem1_V_1_we0(grp_DoCompute_fu_715_weightMem1_V_1_we0),
    .weightMem1_V_1_address1(grp_DoCompute_fu_715_weightMem1_V_1_address1),
    .weightMem1_V_1_ce1(grp_DoCompute_fu_715_weightMem1_V_1_ce1),
    .weightMem1_V_1_d1(grp_DoCompute_fu_715_weightMem1_V_1_d1),
    .weightMem1_V_1_q1(32'd0),
    .weightMem1_V_1_we1(grp_DoCompute_fu_715_weightMem1_V_1_we1),
    .weightMem1_V_2_address0(grp_DoCompute_fu_715_weightMem1_V_2_address0),
    .weightMem1_V_2_ce0(grp_DoCompute_fu_715_weightMem1_V_2_ce0),
    .weightMem1_V_2_d0(grp_DoCompute_fu_715_weightMem1_V_2_d0),
    .weightMem1_V_2_q0(weightMem1_V_2_q0),
    .weightMem1_V_2_we0(grp_DoCompute_fu_715_weightMem1_V_2_we0),
    .weightMem1_V_2_address1(grp_DoCompute_fu_715_weightMem1_V_2_address1),
    .weightMem1_V_2_ce1(grp_DoCompute_fu_715_weightMem1_V_2_ce1),
    .weightMem1_V_2_d1(grp_DoCompute_fu_715_weightMem1_V_2_d1),
    .weightMem1_V_2_q1(32'd0),
    .weightMem1_V_2_we1(grp_DoCompute_fu_715_weightMem1_V_2_we1),
    .weightMem1_V_3_address0(grp_DoCompute_fu_715_weightMem1_V_3_address0),
    .weightMem1_V_3_ce0(grp_DoCompute_fu_715_weightMem1_V_3_ce0),
    .weightMem1_V_3_d0(grp_DoCompute_fu_715_weightMem1_V_3_d0),
    .weightMem1_V_3_q0(weightMem1_V_3_q0),
    .weightMem1_V_3_we0(grp_DoCompute_fu_715_weightMem1_V_3_we0),
    .weightMem1_V_3_address1(grp_DoCompute_fu_715_weightMem1_V_3_address1),
    .weightMem1_V_3_ce1(grp_DoCompute_fu_715_weightMem1_V_3_ce1),
    .weightMem1_V_3_d1(grp_DoCompute_fu_715_weightMem1_V_3_d1),
    .weightMem1_V_3_q1(32'd0),
    .weightMem1_V_3_we1(grp_DoCompute_fu_715_weightMem1_V_3_we1),
    .weightMem1_V_4_address0(grp_DoCompute_fu_715_weightMem1_V_4_address0),
    .weightMem1_V_4_ce0(grp_DoCompute_fu_715_weightMem1_V_4_ce0),
    .weightMem1_V_4_d0(grp_DoCompute_fu_715_weightMem1_V_4_d0),
    .weightMem1_V_4_q0(weightMem1_V_4_q0),
    .weightMem1_V_4_we0(grp_DoCompute_fu_715_weightMem1_V_4_we0),
    .weightMem1_V_4_address1(grp_DoCompute_fu_715_weightMem1_V_4_address1),
    .weightMem1_V_4_ce1(grp_DoCompute_fu_715_weightMem1_V_4_ce1),
    .weightMem1_V_4_d1(grp_DoCompute_fu_715_weightMem1_V_4_d1),
    .weightMem1_V_4_q1(32'd0),
    .weightMem1_V_4_we1(grp_DoCompute_fu_715_weightMem1_V_4_we1),
    .weightMem1_V_5_address0(grp_DoCompute_fu_715_weightMem1_V_5_address0),
    .weightMem1_V_5_ce0(grp_DoCompute_fu_715_weightMem1_V_5_ce0),
    .weightMem1_V_5_d0(grp_DoCompute_fu_715_weightMem1_V_5_d0),
    .weightMem1_V_5_q0(weightMem1_V_5_q0),
    .weightMem1_V_5_we0(grp_DoCompute_fu_715_weightMem1_V_5_we0),
    .weightMem1_V_5_address1(grp_DoCompute_fu_715_weightMem1_V_5_address1),
    .weightMem1_V_5_ce1(grp_DoCompute_fu_715_weightMem1_V_5_ce1),
    .weightMem1_V_5_d1(grp_DoCompute_fu_715_weightMem1_V_5_d1),
    .weightMem1_V_5_q1(32'd0),
    .weightMem1_V_5_we1(grp_DoCompute_fu_715_weightMem1_V_5_we1),
    .weightMem1_V_6_address0(grp_DoCompute_fu_715_weightMem1_V_6_address0),
    .weightMem1_V_6_ce0(grp_DoCompute_fu_715_weightMem1_V_6_ce0),
    .weightMem1_V_6_d0(grp_DoCompute_fu_715_weightMem1_V_6_d0),
    .weightMem1_V_6_q0(weightMem1_V_6_q0),
    .weightMem1_V_6_we0(grp_DoCompute_fu_715_weightMem1_V_6_we0),
    .weightMem1_V_6_address1(grp_DoCompute_fu_715_weightMem1_V_6_address1),
    .weightMem1_V_6_ce1(grp_DoCompute_fu_715_weightMem1_V_6_ce1),
    .weightMem1_V_6_d1(grp_DoCompute_fu_715_weightMem1_V_6_d1),
    .weightMem1_V_6_q1(32'd0),
    .weightMem1_V_6_we1(grp_DoCompute_fu_715_weightMem1_V_6_we1),
    .weightMem1_V_7_address0(grp_DoCompute_fu_715_weightMem1_V_7_address0),
    .weightMem1_V_7_ce0(grp_DoCompute_fu_715_weightMem1_V_7_ce0),
    .weightMem1_V_7_d0(grp_DoCompute_fu_715_weightMem1_V_7_d0),
    .weightMem1_V_7_q0(weightMem1_V_7_q0),
    .weightMem1_V_7_we0(grp_DoCompute_fu_715_weightMem1_V_7_we0),
    .weightMem1_V_7_address1(grp_DoCompute_fu_715_weightMem1_V_7_address1),
    .weightMem1_V_7_ce1(grp_DoCompute_fu_715_weightMem1_V_7_ce1),
    .weightMem1_V_7_d1(grp_DoCompute_fu_715_weightMem1_V_7_d1),
    .weightMem1_V_7_q1(32'd0),
    .weightMem1_V_7_we1(grp_DoCompute_fu_715_weightMem1_V_7_we1),
    .weightMem1_V_8_address0(grp_DoCompute_fu_715_weightMem1_V_8_address0),
    .weightMem1_V_8_ce0(grp_DoCompute_fu_715_weightMem1_V_8_ce0),
    .weightMem1_V_8_d0(grp_DoCompute_fu_715_weightMem1_V_8_d0),
    .weightMem1_V_8_q0(weightMem1_V_8_q0),
    .weightMem1_V_8_we0(grp_DoCompute_fu_715_weightMem1_V_8_we0),
    .weightMem1_V_8_address1(grp_DoCompute_fu_715_weightMem1_V_8_address1),
    .weightMem1_V_8_ce1(grp_DoCompute_fu_715_weightMem1_V_8_ce1),
    .weightMem1_V_8_d1(grp_DoCompute_fu_715_weightMem1_V_8_d1),
    .weightMem1_V_8_q1(32'd0),
    .weightMem1_V_8_we1(grp_DoCompute_fu_715_weightMem1_V_8_we1),
    .weightMem1_V_9_address0(grp_DoCompute_fu_715_weightMem1_V_9_address0),
    .weightMem1_V_9_ce0(grp_DoCompute_fu_715_weightMem1_V_9_ce0),
    .weightMem1_V_9_d0(grp_DoCompute_fu_715_weightMem1_V_9_d0),
    .weightMem1_V_9_q0(weightMem1_V_9_q0),
    .weightMem1_V_9_we0(grp_DoCompute_fu_715_weightMem1_V_9_we0),
    .weightMem1_V_9_address1(grp_DoCompute_fu_715_weightMem1_V_9_address1),
    .weightMem1_V_9_ce1(grp_DoCompute_fu_715_weightMem1_V_9_ce1),
    .weightMem1_V_9_d1(grp_DoCompute_fu_715_weightMem1_V_9_d1),
    .weightMem1_V_9_q1(32'd0),
    .weightMem1_V_9_we1(grp_DoCompute_fu_715_weightMem1_V_9_we1),
    .weightMem1_V_10_address0(grp_DoCompute_fu_715_weightMem1_V_10_address0),
    .weightMem1_V_10_ce0(grp_DoCompute_fu_715_weightMem1_V_10_ce0),
    .weightMem1_V_10_d0(grp_DoCompute_fu_715_weightMem1_V_10_d0),
    .weightMem1_V_10_q0(weightMem1_V_10_q0),
    .weightMem1_V_10_we0(grp_DoCompute_fu_715_weightMem1_V_10_we0),
    .weightMem1_V_10_address1(grp_DoCompute_fu_715_weightMem1_V_10_address1),
    .weightMem1_V_10_ce1(grp_DoCompute_fu_715_weightMem1_V_10_ce1),
    .weightMem1_V_10_d1(grp_DoCompute_fu_715_weightMem1_V_10_d1),
    .weightMem1_V_10_q1(32'd0),
    .weightMem1_V_10_we1(grp_DoCompute_fu_715_weightMem1_V_10_we1),
    .weightMem1_V_11_address0(grp_DoCompute_fu_715_weightMem1_V_11_address0),
    .weightMem1_V_11_ce0(grp_DoCompute_fu_715_weightMem1_V_11_ce0),
    .weightMem1_V_11_d0(grp_DoCompute_fu_715_weightMem1_V_11_d0),
    .weightMem1_V_11_q0(weightMem1_V_11_q0),
    .weightMem1_V_11_we0(grp_DoCompute_fu_715_weightMem1_V_11_we0),
    .weightMem1_V_11_address1(grp_DoCompute_fu_715_weightMem1_V_11_address1),
    .weightMem1_V_11_ce1(grp_DoCompute_fu_715_weightMem1_V_11_ce1),
    .weightMem1_V_11_d1(grp_DoCompute_fu_715_weightMem1_V_11_d1),
    .weightMem1_V_11_q1(32'd0),
    .weightMem1_V_11_we1(grp_DoCompute_fu_715_weightMem1_V_11_we1),
    .weightMem1_V_12_address0(grp_DoCompute_fu_715_weightMem1_V_12_address0),
    .weightMem1_V_12_ce0(grp_DoCompute_fu_715_weightMem1_V_12_ce0),
    .weightMem1_V_12_d0(grp_DoCompute_fu_715_weightMem1_V_12_d0),
    .weightMem1_V_12_q0(weightMem1_V_12_q0),
    .weightMem1_V_12_we0(grp_DoCompute_fu_715_weightMem1_V_12_we0),
    .weightMem1_V_12_address1(grp_DoCompute_fu_715_weightMem1_V_12_address1),
    .weightMem1_V_12_ce1(grp_DoCompute_fu_715_weightMem1_V_12_ce1),
    .weightMem1_V_12_d1(grp_DoCompute_fu_715_weightMem1_V_12_d1),
    .weightMem1_V_12_q1(32'd0),
    .weightMem1_V_12_we1(grp_DoCompute_fu_715_weightMem1_V_12_we1),
    .weightMem1_V_13_address0(grp_DoCompute_fu_715_weightMem1_V_13_address0),
    .weightMem1_V_13_ce0(grp_DoCompute_fu_715_weightMem1_V_13_ce0),
    .weightMem1_V_13_d0(grp_DoCompute_fu_715_weightMem1_V_13_d0),
    .weightMem1_V_13_q0(weightMem1_V_13_q0),
    .weightMem1_V_13_we0(grp_DoCompute_fu_715_weightMem1_V_13_we0),
    .weightMem1_V_13_address1(grp_DoCompute_fu_715_weightMem1_V_13_address1),
    .weightMem1_V_13_ce1(grp_DoCompute_fu_715_weightMem1_V_13_ce1),
    .weightMem1_V_13_d1(grp_DoCompute_fu_715_weightMem1_V_13_d1),
    .weightMem1_V_13_q1(32'd0),
    .weightMem1_V_13_we1(grp_DoCompute_fu_715_weightMem1_V_13_we1),
    .weightMem1_V_14_address0(grp_DoCompute_fu_715_weightMem1_V_14_address0),
    .weightMem1_V_14_ce0(grp_DoCompute_fu_715_weightMem1_V_14_ce0),
    .weightMem1_V_14_d0(grp_DoCompute_fu_715_weightMem1_V_14_d0),
    .weightMem1_V_14_q0(weightMem1_V_14_q0),
    .weightMem1_V_14_we0(grp_DoCompute_fu_715_weightMem1_V_14_we0),
    .weightMem1_V_14_address1(grp_DoCompute_fu_715_weightMem1_V_14_address1),
    .weightMem1_V_14_ce1(grp_DoCompute_fu_715_weightMem1_V_14_ce1),
    .weightMem1_V_14_d1(grp_DoCompute_fu_715_weightMem1_V_14_d1),
    .weightMem1_V_14_q1(32'd0),
    .weightMem1_V_14_we1(grp_DoCompute_fu_715_weightMem1_V_14_we1),
    .weightMem1_V_15_address0(grp_DoCompute_fu_715_weightMem1_V_15_address0),
    .weightMem1_V_15_ce0(grp_DoCompute_fu_715_weightMem1_V_15_ce0),
    .weightMem1_V_15_d0(grp_DoCompute_fu_715_weightMem1_V_15_d0),
    .weightMem1_V_15_q0(weightMem1_V_15_q0),
    .weightMem1_V_15_we0(grp_DoCompute_fu_715_weightMem1_V_15_we0),
    .weightMem1_V_15_address1(grp_DoCompute_fu_715_weightMem1_V_15_address1),
    .weightMem1_V_15_ce1(grp_DoCompute_fu_715_weightMem1_V_15_ce1),
    .weightMem1_V_15_d1(grp_DoCompute_fu_715_weightMem1_V_15_d1),
    .weightMem1_V_15_q1(32'd0),
    .weightMem1_V_15_we1(grp_DoCompute_fu_715_weightMem1_V_15_we1),
    .weightMem1_V_16_address0(grp_DoCompute_fu_715_weightMem1_V_16_address0),
    .weightMem1_V_16_ce0(grp_DoCompute_fu_715_weightMem1_V_16_ce0),
    .weightMem1_V_16_d0(grp_DoCompute_fu_715_weightMem1_V_16_d0),
    .weightMem1_V_16_q0(weightMem1_V_16_q0),
    .weightMem1_V_16_we0(grp_DoCompute_fu_715_weightMem1_V_16_we0),
    .weightMem1_V_16_address1(grp_DoCompute_fu_715_weightMem1_V_16_address1),
    .weightMem1_V_16_ce1(grp_DoCompute_fu_715_weightMem1_V_16_ce1),
    .weightMem1_V_16_d1(grp_DoCompute_fu_715_weightMem1_V_16_d1),
    .weightMem1_V_16_q1(32'd0),
    .weightMem1_V_16_we1(grp_DoCompute_fu_715_weightMem1_V_16_we1),
    .weightMem1_V_17_address0(grp_DoCompute_fu_715_weightMem1_V_17_address0),
    .weightMem1_V_17_ce0(grp_DoCompute_fu_715_weightMem1_V_17_ce0),
    .weightMem1_V_17_d0(grp_DoCompute_fu_715_weightMem1_V_17_d0),
    .weightMem1_V_17_q0(weightMem1_V_17_q0),
    .weightMem1_V_17_we0(grp_DoCompute_fu_715_weightMem1_V_17_we0),
    .weightMem1_V_17_address1(grp_DoCompute_fu_715_weightMem1_V_17_address1),
    .weightMem1_V_17_ce1(grp_DoCompute_fu_715_weightMem1_V_17_ce1),
    .weightMem1_V_17_d1(grp_DoCompute_fu_715_weightMem1_V_17_d1),
    .weightMem1_V_17_q1(32'd0),
    .weightMem1_V_17_we1(grp_DoCompute_fu_715_weightMem1_V_17_we1),
    .weightMem1_V_18_address0(grp_DoCompute_fu_715_weightMem1_V_18_address0),
    .weightMem1_V_18_ce0(grp_DoCompute_fu_715_weightMem1_V_18_ce0),
    .weightMem1_V_18_d0(grp_DoCompute_fu_715_weightMem1_V_18_d0),
    .weightMem1_V_18_q0(weightMem1_V_18_q0),
    .weightMem1_V_18_we0(grp_DoCompute_fu_715_weightMem1_V_18_we0),
    .weightMem1_V_18_address1(grp_DoCompute_fu_715_weightMem1_V_18_address1),
    .weightMem1_V_18_ce1(grp_DoCompute_fu_715_weightMem1_V_18_ce1),
    .weightMem1_V_18_d1(grp_DoCompute_fu_715_weightMem1_V_18_d1),
    .weightMem1_V_18_q1(32'd0),
    .weightMem1_V_18_we1(grp_DoCompute_fu_715_weightMem1_V_18_we1),
    .weightMem1_V_19_address0(grp_DoCompute_fu_715_weightMem1_V_19_address0),
    .weightMem1_V_19_ce0(grp_DoCompute_fu_715_weightMem1_V_19_ce0),
    .weightMem1_V_19_d0(grp_DoCompute_fu_715_weightMem1_V_19_d0),
    .weightMem1_V_19_q0(weightMem1_V_19_q0),
    .weightMem1_V_19_we0(grp_DoCompute_fu_715_weightMem1_V_19_we0),
    .weightMem1_V_19_address1(grp_DoCompute_fu_715_weightMem1_V_19_address1),
    .weightMem1_V_19_ce1(grp_DoCompute_fu_715_weightMem1_V_19_ce1),
    .weightMem1_V_19_d1(grp_DoCompute_fu_715_weightMem1_V_19_d1),
    .weightMem1_V_19_q1(32'd0),
    .weightMem1_V_19_we1(grp_DoCompute_fu_715_weightMem1_V_19_we1),
    .weightMem1_V_20_address0(grp_DoCompute_fu_715_weightMem1_V_20_address0),
    .weightMem1_V_20_ce0(grp_DoCompute_fu_715_weightMem1_V_20_ce0),
    .weightMem1_V_20_d0(grp_DoCompute_fu_715_weightMem1_V_20_d0),
    .weightMem1_V_20_q0(weightMem1_V_20_q0),
    .weightMem1_V_20_we0(grp_DoCompute_fu_715_weightMem1_V_20_we0),
    .weightMem1_V_20_address1(grp_DoCompute_fu_715_weightMem1_V_20_address1),
    .weightMem1_V_20_ce1(grp_DoCompute_fu_715_weightMem1_V_20_ce1),
    .weightMem1_V_20_d1(grp_DoCompute_fu_715_weightMem1_V_20_d1),
    .weightMem1_V_20_q1(32'd0),
    .weightMem1_V_20_we1(grp_DoCompute_fu_715_weightMem1_V_20_we1),
    .weightMem1_V_21_address0(grp_DoCompute_fu_715_weightMem1_V_21_address0),
    .weightMem1_V_21_ce0(grp_DoCompute_fu_715_weightMem1_V_21_ce0),
    .weightMem1_V_21_d0(grp_DoCompute_fu_715_weightMem1_V_21_d0),
    .weightMem1_V_21_q0(weightMem1_V_21_q0),
    .weightMem1_V_21_we0(grp_DoCompute_fu_715_weightMem1_V_21_we0),
    .weightMem1_V_21_address1(grp_DoCompute_fu_715_weightMem1_V_21_address1),
    .weightMem1_V_21_ce1(grp_DoCompute_fu_715_weightMem1_V_21_ce1),
    .weightMem1_V_21_d1(grp_DoCompute_fu_715_weightMem1_V_21_d1),
    .weightMem1_V_21_q1(32'd0),
    .weightMem1_V_21_we1(grp_DoCompute_fu_715_weightMem1_V_21_we1),
    .weightMem1_V_22_address0(grp_DoCompute_fu_715_weightMem1_V_22_address0),
    .weightMem1_V_22_ce0(grp_DoCompute_fu_715_weightMem1_V_22_ce0),
    .weightMem1_V_22_d0(grp_DoCompute_fu_715_weightMem1_V_22_d0),
    .weightMem1_V_22_q0(weightMem1_V_22_q0),
    .weightMem1_V_22_we0(grp_DoCompute_fu_715_weightMem1_V_22_we0),
    .weightMem1_V_22_address1(grp_DoCompute_fu_715_weightMem1_V_22_address1),
    .weightMem1_V_22_ce1(grp_DoCompute_fu_715_weightMem1_V_22_ce1),
    .weightMem1_V_22_d1(grp_DoCompute_fu_715_weightMem1_V_22_d1),
    .weightMem1_V_22_q1(32'd0),
    .weightMem1_V_22_we1(grp_DoCompute_fu_715_weightMem1_V_22_we1),
    .weightMem1_V_23_address0(grp_DoCompute_fu_715_weightMem1_V_23_address0),
    .weightMem1_V_23_ce0(grp_DoCompute_fu_715_weightMem1_V_23_ce0),
    .weightMem1_V_23_d0(grp_DoCompute_fu_715_weightMem1_V_23_d0),
    .weightMem1_V_23_q0(weightMem1_V_23_q0),
    .weightMem1_V_23_we0(grp_DoCompute_fu_715_weightMem1_V_23_we0),
    .weightMem1_V_23_address1(grp_DoCompute_fu_715_weightMem1_V_23_address1),
    .weightMem1_V_23_ce1(grp_DoCompute_fu_715_weightMem1_V_23_ce1),
    .weightMem1_V_23_d1(grp_DoCompute_fu_715_weightMem1_V_23_d1),
    .weightMem1_V_23_q1(32'd0),
    .weightMem1_V_23_we1(grp_DoCompute_fu_715_weightMem1_V_23_we1),
    .weightMem1_V_24_address0(grp_DoCompute_fu_715_weightMem1_V_24_address0),
    .weightMem1_V_24_ce0(grp_DoCompute_fu_715_weightMem1_V_24_ce0),
    .weightMem1_V_24_d0(grp_DoCompute_fu_715_weightMem1_V_24_d0),
    .weightMem1_V_24_q0(weightMem1_V_24_q0),
    .weightMem1_V_24_we0(grp_DoCompute_fu_715_weightMem1_V_24_we0),
    .weightMem1_V_24_address1(grp_DoCompute_fu_715_weightMem1_V_24_address1),
    .weightMem1_V_24_ce1(grp_DoCompute_fu_715_weightMem1_V_24_ce1),
    .weightMem1_V_24_d1(grp_DoCompute_fu_715_weightMem1_V_24_d1),
    .weightMem1_V_24_q1(32'd0),
    .weightMem1_V_24_we1(grp_DoCompute_fu_715_weightMem1_V_24_we1),
    .weightMem1_V_25_address0(grp_DoCompute_fu_715_weightMem1_V_25_address0),
    .weightMem1_V_25_ce0(grp_DoCompute_fu_715_weightMem1_V_25_ce0),
    .weightMem1_V_25_d0(grp_DoCompute_fu_715_weightMem1_V_25_d0),
    .weightMem1_V_25_q0(weightMem1_V_25_q0),
    .weightMem1_V_25_we0(grp_DoCompute_fu_715_weightMem1_V_25_we0),
    .weightMem1_V_25_address1(grp_DoCompute_fu_715_weightMem1_V_25_address1),
    .weightMem1_V_25_ce1(grp_DoCompute_fu_715_weightMem1_V_25_ce1),
    .weightMem1_V_25_d1(grp_DoCompute_fu_715_weightMem1_V_25_d1),
    .weightMem1_V_25_q1(32'd0),
    .weightMem1_V_25_we1(grp_DoCompute_fu_715_weightMem1_V_25_we1),
    .weightMem1_V_26_address0(grp_DoCompute_fu_715_weightMem1_V_26_address0),
    .weightMem1_V_26_ce0(grp_DoCompute_fu_715_weightMem1_V_26_ce0),
    .weightMem1_V_26_d0(grp_DoCompute_fu_715_weightMem1_V_26_d0),
    .weightMem1_V_26_q0(weightMem1_V_26_q0),
    .weightMem1_V_26_we0(grp_DoCompute_fu_715_weightMem1_V_26_we0),
    .weightMem1_V_26_address1(grp_DoCompute_fu_715_weightMem1_V_26_address1),
    .weightMem1_V_26_ce1(grp_DoCompute_fu_715_weightMem1_V_26_ce1),
    .weightMem1_V_26_d1(grp_DoCompute_fu_715_weightMem1_V_26_d1),
    .weightMem1_V_26_q1(32'd0),
    .weightMem1_V_26_we1(grp_DoCompute_fu_715_weightMem1_V_26_we1),
    .weightMem1_V_27_address0(grp_DoCompute_fu_715_weightMem1_V_27_address0),
    .weightMem1_V_27_ce0(grp_DoCompute_fu_715_weightMem1_V_27_ce0),
    .weightMem1_V_27_d0(grp_DoCompute_fu_715_weightMem1_V_27_d0),
    .weightMem1_V_27_q0(weightMem1_V_27_q0),
    .weightMem1_V_27_we0(grp_DoCompute_fu_715_weightMem1_V_27_we0),
    .weightMem1_V_27_address1(grp_DoCompute_fu_715_weightMem1_V_27_address1),
    .weightMem1_V_27_ce1(grp_DoCompute_fu_715_weightMem1_V_27_ce1),
    .weightMem1_V_27_d1(grp_DoCompute_fu_715_weightMem1_V_27_d1),
    .weightMem1_V_27_q1(32'd0),
    .weightMem1_V_27_we1(grp_DoCompute_fu_715_weightMem1_V_27_we1),
    .weightMem1_V_28_address0(grp_DoCompute_fu_715_weightMem1_V_28_address0),
    .weightMem1_V_28_ce0(grp_DoCompute_fu_715_weightMem1_V_28_ce0),
    .weightMem1_V_28_d0(grp_DoCompute_fu_715_weightMem1_V_28_d0),
    .weightMem1_V_28_q0(weightMem1_V_28_q0),
    .weightMem1_V_28_we0(grp_DoCompute_fu_715_weightMem1_V_28_we0),
    .weightMem1_V_28_address1(grp_DoCompute_fu_715_weightMem1_V_28_address1),
    .weightMem1_V_28_ce1(grp_DoCompute_fu_715_weightMem1_V_28_ce1),
    .weightMem1_V_28_d1(grp_DoCompute_fu_715_weightMem1_V_28_d1),
    .weightMem1_V_28_q1(32'd0),
    .weightMem1_V_28_we1(grp_DoCompute_fu_715_weightMem1_V_28_we1),
    .weightMem1_V_29_address0(grp_DoCompute_fu_715_weightMem1_V_29_address0),
    .weightMem1_V_29_ce0(grp_DoCompute_fu_715_weightMem1_V_29_ce0),
    .weightMem1_V_29_d0(grp_DoCompute_fu_715_weightMem1_V_29_d0),
    .weightMem1_V_29_q0(weightMem1_V_29_q0),
    .weightMem1_V_29_we0(grp_DoCompute_fu_715_weightMem1_V_29_we0),
    .weightMem1_V_29_address1(grp_DoCompute_fu_715_weightMem1_V_29_address1),
    .weightMem1_V_29_ce1(grp_DoCompute_fu_715_weightMem1_V_29_ce1),
    .weightMem1_V_29_d1(grp_DoCompute_fu_715_weightMem1_V_29_d1),
    .weightMem1_V_29_q1(32'd0),
    .weightMem1_V_29_we1(grp_DoCompute_fu_715_weightMem1_V_29_we1),
    .weightMem1_V_30_address0(grp_DoCompute_fu_715_weightMem1_V_30_address0),
    .weightMem1_V_30_ce0(grp_DoCompute_fu_715_weightMem1_V_30_ce0),
    .weightMem1_V_30_d0(grp_DoCompute_fu_715_weightMem1_V_30_d0),
    .weightMem1_V_30_q0(weightMem1_V_30_q0),
    .weightMem1_V_30_we0(grp_DoCompute_fu_715_weightMem1_V_30_we0),
    .weightMem1_V_30_address1(grp_DoCompute_fu_715_weightMem1_V_30_address1),
    .weightMem1_V_30_ce1(grp_DoCompute_fu_715_weightMem1_V_30_ce1),
    .weightMem1_V_30_d1(grp_DoCompute_fu_715_weightMem1_V_30_d1),
    .weightMem1_V_30_q1(32'd0),
    .weightMem1_V_30_we1(grp_DoCompute_fu_715_weightMem1_V_30_we1),
    .weightMem1_V_31_address0(grp_DoCompute_fu_715_weightMem1_V_31_address0),
    .weightMem1_V_31_ce0(grp_DoCompute_fu_715_weightMem1_V_31_ce0),
    .weightMem1_V_31_d0(grp_DoCompute_fu_715_weightMem1_V_31_d0),
    .weightMem1_V_31_q0(weightMem1_V_31_q0),
    .weightMem1_V_31_we0(grp_DoCompute_fu_715_weightMem1_V_31_we0),
    .weightMem1_V_31_address1(grp_DoCompute_fu_715_weightMem1_V_31_address1),
    .weightMem1_V_31_ce1(grp_DoCompute_fu_715_weightMem1_V_31_ce1),
    .weightMem1_V_31_d1(grp_DoCompute_fu_715_weightMem1_V_31_d1),
    .weightMem1_V_31_q1(32'd0),
    .weightMem1_V_31_we1(grp_DoCompute_fu_715_weightMem1_V_31_we1),
    .thresMem1_V_0_address0(grp_DoCompute_fu_715_thresMem1_V_0_address0),
    .thresMem1_V_0_ce0(grp_DoCompute_fu_715_thresMem1_V_0_ce0),
    .thresMem1_V_0_d0(grp_DoCompute_fu_715_thresMem1_V_0_d0),
    .thresMem1_V_0_q0(thresMem1_V_0_q0),
    .thresMem1_V_0_we0(grp_DoCompute_fu_715_thresMem1_V_0_we0),
    .thresMem1_V_0_address1(grp_DoCompute_fu_715_thresMem1_V_0_address1),
    .thresMem1_V_0_ce1(grp_DoCompute_fu_715_thresMem1_V_0_ce1),
    .thresMem1_V_0_d1(grp_DoCompute_fu_715_thresMem1_V_0_d1),
    .thresMem1_V_0_q1(24'd0),
    .thresMem1_V_0_we1(grp_DoCompute_fu_715_thresMem1_V_0_we1),
    .thresMem1_V_1_address0(grp_DoCompute_fu_715_thresMem1_V_1_address0),
    .thresMem1_V_1_ce0(grp_DoCompute_fu_715_thresMem1_V_1_ce0),
    .thresMem1_V_1_d0(grp_DoCompute_fu_715_thresMem1_V_1_d0),
    .thresMem1_V_1_q0(thresMem1_V_1_q0),
    .thresMem1_V_1_we0(grp_DoCompute_fu_715_thresMem1_V_1_we0),
    .thresMem1_V_1_address1(grp_DoCompute_fu_715_thresMem1_V_1_address1),
    .thresMem1_V_1_ce1(grp_DoCompute_fu_715_thresMem1_V_1_ce1),
    .thresMem1_V_1_d1(grp_DoCompute_fu_715_thresMem1_V_1_d1),
    .thresMem1_V_1_q1(24'd0),
    .thresMem1_V_1_we1(grp_DoCompute_fu_715_thresMem1_V_1_we1),
    .thresMem1_V_2_address0(grp_DoCompute_fu_715_thresMem1_V_2_address0),
    .thresMem1_V_2_ce0(grp_DoCompute_fu_715_thresMem1_V_2_ce0),
    .thresMem1_V_2_d0(grp_DoCompute_fu_715_thresMem1_V_2_d0),
    .thresMem1_V_2_q0(thresMem1_V_2_q0),
    .thresMem1_V_2_we0(grp_DoCompute_fu_715_thresMem1_V_2_we0),
    .thresMem1_V_2_address1(grp_DoCompute_fu_715_thresMem1_V_2_address1),
    .thresMem1_V_2_ce1(grp_DoCompute_fu_715_thresMem1_V_2_ce1),
    .thresMem1_V_2_d1(grp_DoCompute_fu_715_thresMem1_V_2_d1),
    .thresMem1_V_2_q1(24'd0),
    .thresMem1_V_2_we1(grp_DoCompute_fu_715_thresMem1_V_2_we1),
    .thresMem1_V_3_address0(grp_DoCompute_fu_715_thresMem1_V_3_address0),
    .thresMem1_V_3_ce0(grp_DoCompute_fu_715_thresMem1_V_3_ce0),
    .thresMem1_V_3_d0(grp_DoCompute_fu_715_thresMem1_V_3_d0),
    .thresMem1_V_3_q0(thresMem1_V_3_q0),
    .thresMem1_V_3_we0(grp_DoCompute_fu_715_thresMem1_V_3_we0),
    .thresMem1_V_3_address1(grp_DoCompute_fu_715_thresMem1_V_3_address1),
    .thresMem1_V_3_ce1(grp_DoCompute_fu_715_thresMem1_V_3_ce1),
    .thresMem1_V_3_d1(grp_DoCompute_fu_715_thresMem1_V_3_d1),
    .thresMem1_V_3_q1(24'd0),
    .thresMem1_V_3_we1(grp_DoCompute_fu_715_thresMem1_V_3_we1),
    .thresMem1_V_4_address0(grp_DoCompute_fu_715_thresMem1_V_4_address0),
    .thresMem1_V_4_ce0(grp_DoCompute_fu_715_thresMem1_V_4_ce0),
    .thresMem1_V_4_d0(grp_DoCompute_fu_715_thresMem1_V_4_d0),
    .thresMem1_V_4_q0(thresMem1_V_4_q0),
    .thresMem1_V_4_we0(grp_DoCompute_fu_715_thresMem1_V_4_we0),
    .thresMem1_V_4_address1(grp_DoCompute_fu_715_thresMem1_V_4_address1),
    .thresMem1_V_4_ce1(grp_DoCompute_fu_715_thresMem1_V_4_ce1),
    .thresMem1_V_4_d1(grp_DoCompute_fu_715_thresMem1_V_4_d1),
    .thresMem1_V_4_q1(24'd0),
    .thresMem1_V_4_we1(grp_DoCompute_fu_715_thresMem1_V_4_we1),
    .thresMem1_V_5_address0(grp_DoCompute_fu_715_thresMem1_V_5_address0),
    .thresMem1_V_5_ce0(grp_DoCompute_fu_715_thresMem1_V_5_ce0),
    .thresMem1_V_5_d0(grp_DoCompute_fu_715_thresMem1_V_5_d0),
    .thresMem1_V_5_q0(thresMem1_V_5_q0),
    .thresMem1_V_5_we0(grp_DoCompute_fu_715_thresMem1_V_5_we0),
    .thresMem1_V_5_address1(grp_DoCompute_fu_715_thresMem1_V_5_address1),
    .thresMem1_V_5_ce1(grp_DoCompute_fu_715_thresMem1_V_5_ce1),
    .thresMem1_V_5_d1(grp_DoCompute_fu_715_thresMem1_V_5_d1),
    .thresMem1_V_5_q1(24'd0),
    .thresMem1_V_5_we1(grp_DoCompute_fu_715_thresMem1_V_5_we1),
    .thresMem1_V_6_address0(grp_DoCompute_fu_715_thresMem1_V_6_address0),
    .thresMem1_V_6_ce0(grp_DoCompute_fu_715_thresMem1_V_6_ce0),
    .thresMem1_V_6_d0(grp_DoCompute_fu_715_thresMem1_V_6_d0),
    .thresMem1_V_6_q0(thresMem1_V_6_q0),
    .thresMem1_V_6_we0(grp_DoCompute_fu_715_thresMem1_V_6_we0),
    .thresMem1_V_6_address1(grp_DoCompute_fu_715_thresMem1_V_6_address1),
    .thresMem1_V_6_ce1(grp_DoCompute_fu_715_thresMem1_V_6_ce1),
    .thresMem1_V_6_d1(grp_DoCompute_fu_715_thresMem1_V_6_d1),
    .thresMem1_V_6_q1(24'd0),
    .thresMem1_V_6_we1(grp_DoCompute_fu_715_thresMem1_V_6_we1),
    .thresMem1_V_7_address0(grp_DoCompute_fu_715_thresMem1_V_7_address0),
    .thresMem1_V_7_ce0(grp_DoCompute_fu_715_thresMem1_V_7_ce0),
    .thresMem1_V_7_d0(grp_DoCompute_fu_715_thresMem1_V_7_d0),
    .thresMem1_V_7_q0(thresMem1_V_7_q0),
    .thresMem1_V_7_we0(grp_DoCompute_fu_715_thresMem1_V_7_we0),
    .thresMem1_V_7_address1(grp_DoCompute_fu_715_thresMem1_V_7_address1),
    .thresMem1_V_7_ce1(grp_DoCompute_fu_715_thresMem1_V_7_ce1),
    .thresMem1_V_7_d1(grp_DoCompute_fu_715_thresMem1_V_7_d1),
    .thresMem1_V_7_q1(24'd0),
    .thresMem1_V_7_we1(grp_DoCompute_fu_715_thresMem1_V_7_we1),
    .thresMem1_V_8_address0(grp_DoCompute_fu_715_thresMem1_V_8_address0),
    .thresMem1_V_8_ce0(grp_DoCompute_fu_715_thresMem1_V_8_ce0),
    .thresMem1_V_8_d0(grp_DoCompute_fu_715_thresMem1_V_8_d0),
    .thresMem1_V_8_q0(thresMem1_V_8_q0),
    .thresMem1_V_8_we0(grp_DoCompute_fu_715_thresMem1_V_8_we0),
    .thresMem1_V_8_address1(grp_DoCompute_fu_715_thresMem1_V_8_address1),
    .thresMem1_V_8_ce1(grp_DoCompute_fu_715_thresMem1_V_8_ce1),
    .thresMem1_V_8_d1(grp_DoCompute_fu_715_thresMem1_V_8_d1),
    .thresMem1_V_8_q1(24'd0),
    .thresMem1_V_8_we1(grp_DoCompute_fu_715_thresMem1_V_8_we1),
    .thresMem1_V_9_address0(grp_DoCompute_fu_715_thresMem1_V_9_address0),
    .thresMem1_V_9_ce0(grp_DoCompute_fu_715_thresMem1_V_9_ce0),
    .thresMem1_V_9_d0(grp_DoCompute_fu_715_thresMem1_V_9_d0),
    .thresMem1_V_9_q0(thresMem1_V_9_q0),
    .thresMem1_V_9_we0(grp_DoCompute_fu_715_thresMem1_V_9_we0),
    .thresMem1_V_9_address1(grp_DoCompute_fu_715_thresMem1_V_9_address1),
    .thresMem1_V_9_ce1(grp_DoCompute_fu_715_thresMem1_V_9_ce1),
    .thresMem1_V_9_d1(grp_DoCompute_fu_715_thresMem1_V_9_d1),
    .thresMem1_V_9_q1(24'd0),
    .thresMem1_V_9_we1(grp_DoCompute_fu_715_thresMem1_V_9_we1),
    .thresMem1_V_10_address0(grp_DoCompute_fu_715_thresMem1_V_10_address0),
    .thresMem1_V_10_ce0(grp_DoCompute_fu_715_thresMem1_V_10_ce0),
    .thresMem1_V_10_d0(grp_DoCompute_fu_715_thresMem1_V_10_d0),
    .thresMem1_V_10_q0(thresMem1_V_10_q0),
    .thresMem1_V_10_we0(grp_DoCompute_fu_715_thresMem1_V_10_we0),
    .thresMem1_V_10_address1(grp_DoCompute_fu_715_thresMem1_V_10_address1),
    .thresMem1_V_10_ce1(grp_DoCompute_fu_715_thresMem1_V_10_ce1),
    .thresMem1_V_10_d1(grp_DoCompute_fu_715_thresMem1_V_10_d1),
    .thresMem1_V_10_q1(24'd0),
    .thresMem1_V_10_we1(grp_DoCompute_fu_715_thresMem1_V_10_we1),
    .thresMem1_V_11_address0(grp_DoCompute_fu_715_thresMem1_V_11_address0),
    .thresMem1_V_11_ce0(grp_DoCompute_fu_715_thresMem1_V_11_ce0),
    .thresMem1_V_11_d0(grp_DoCompute_fu_715_thresMem1_V_11_d0),
    .thresMem1_V_11_q0(thresMem1_V_11_q0),
    .thresMem1_V_11_we0(grp_DoCompute_fu_715_thresMem1_V_11_we0),
    .thresMem1_V_11_address1(grp_DoCompute_fu_715_thresMem1_V_11_address1),
    .thresMem1_V_11_ce1(grp_DoCompute_fu_715_thresMem1_V_11_ce1),
    .thresMem1_V_11_d1(grp_DoCompute_fu_715_thresMem1_V_11_d1),
    .thresMem1_V_11_q1(24'd0),
    .thresMem1_V_11_we1(grp_DoCompute_fu_715_thresMem1_V_11_we1),
    .thresMem1_V_12_address0(grp_DoCompute_fu_715_thresMem1_V_12_address0),
    .thresMem1_V_12_ce0(grp_DoCompute_fu_715_thresMem1_V_12_ce0),
    .thresMem1_V_12_d0(grp_DoCompute_fu_715_thresMem1_V_12_d0),
    .thresMem1_V_12_q0(thresMem1_V_12_q0),
    .thresMem1_V_12_we0(grp_DoCompute_fu_715_thresMem1_V_12_we0),
    .thresMem1_V_12_address1(grp_DoCompute_fu_715_thresMem1_V_12_address1),
    .thresMem1_V_12_ce1(grp_DoCompute_fu_715_thresMem1_V_12_ce1),
    .thresMem1_V_12_d1(grp_DoCompute_fu_715_thresMem1_V_12_d1),
    .thresMem1_V_12_q1(24'd0),
    .thresMem1_V_12_we1(grp_DoCompute_fu_715_thresMem1_V_12_we1),
    .thresMem1_V_13_address0(grp_DoCompute_fu_715_thresMem1_V_13_address0),
    .thresMem1_V_13_ce0(grp_DoCompute_fu_715_thresMem1_V_13_ce0),
    .thresMem1_V_13_d0(grp_DoCompute_fu_715_thresMem1_V_13_d0),
    .thresMem1_V_13_q0(thresMem1_V_13_q0),
    .thresMem1_V_13_we0(grp_DoCompute_fu_715_thresMem1_V_13_we0),
    .thresMem1_V_13_address1(grp_DoCompute_fu_715_thresMem1_V_13_address1),
    .thresMem1_V_13_ce1(grp_DoCompute_fu_715_thresMem1_V_13_ce1),
    .thresMem1_V_13_d1(grp_DoCompute_fu_715_thresMem1_V_13_d1),
    .thresMem1_V_13_q1(24'd0),
    .thresMem1_V_13_we1(grp_DoCompute_fu_715_thresMem1_V_13_we1),
    .thresMem1_V_14_address0(grp_DoCompute_fu_715_thresMem1_V_14_address0),
    .thresMem1_V_14_ce0(grp_DoCompute_fu_715_thresMem1_V_14_ce0),
    .thresMem1_V_14_d0(grp_DoCompute_fu_715_thresMem1_V_14_d0),
    .thresMem1_V_14_q0(thresMem1_V_14_q0),
    .thresMem1_V_14_we0(grp_DoCompute_fu_715_thresMem1_V_14_we0),
    .thresMem1_V_14_address1(grp_DoCompute_fu_715_thresMem1_V_14_address1),
    .thresMem1_V_14_ce1(grp_DoCompute_fu_715_thresMem1_V_14_ce1),
    .thresMem1_V_14_d1(grp_DoCompute_fu_715_thresMem1_V_14_d1),
    .thresMem1_V_14_q1(24'd0),
    .thresMem1_V_14_we1(grp_DoCompute_fu_715_thresMem1_V_14_we1),
    .thresMem1_V_15_address0(grp_DoCompute_fu_715_thresMem1_V_15_address0),
    .thresMem1_V_15_ce0(grp_DoCompute_fu_715_thresMem1_V_15_ce0),
    .thresMem1_V_15_d0(grp_DoCompute_fu_715_thresMem1_V_15_d0),
    .thresMem1_V_15_q0(thresMem1_V_15_q0),
    .thresMem1_V_15_we0(grp_DoCompute_fu_715_thresMem1_V_15_we0),
    .thresMem1_V_15_address1(grp_DoCompute_fu_715_thresMem1_V_15_address1),
    .thresMem1_V_15_ce1(grp_DoCompute_fu_715_thresMem1_V_15_ce1),
    .thresMem1_V_15_d1(grp_DoCompute_fu_715_thresMem1_V_15_d1),
    .thresMem1_V_15_q1(24'd0),
    .thresMem1_V_15_we1(grp_DoCompute_fu_715_thresMem1_V_15_we1),
    .thresMem1_V_16_address0(grp_DoCompute_fu_715_thresMem1_V_16_address0),
    .thresMem1_V_16_ce0(grp_DoCompute_fu_715_thresMem1_V_16_ce0),
    .thresMem1_V_16_d0(grp_DoCompute_fu_715_thresMem1_V_16_d0),
    .thresMem1_V_16_q0(thresMem1_V_16_q0),
    .thresMem1_V_16_we0(grp_DoCompute_fu_715_thresMem1_V_16_we0),
    .thresMem1_V_16_address1(grp_DoCompute_fu_715_thresMem1_V_16_address1),
    .thresMem1_V_16_ce1(grp_DoCompute_fu_715_thresMem1_V_16_ce1),
    .thresMem1_V_16_d1(grp_DoCompute_fu_715_thresMem1_V_16_d1),
    .thresMem1_V_16_q1(24'd0),
    .thresMem1_V_16_we1(grp_DoCompute_fu_715_thresMem1_V_16_we1),
    .thresMem1_V_17_address0(grp_DoCompute_fu_715_thresMem1_V_17_address0),
    .thresMem1_V_17_ce0(grp_DoCompute_fu_715_thresMem1_V_17_ce0),
    .thresMem1_V_17_d0(grp_DoCompute_fu_715_thresMem1_V_17_d0),
    .thresMem1_V_17_q0(thresMem1_V_17_q0),
    .thresMem1_V_17_we0(grp_DoCompute_fu_715_thresMem1_V_17_we0),
    .thresMem1_V_17_address1(grp_DoCompute_fu_715_thresMem1_V_17_address1),
    .thresMem1_V_17_ce1(grp_DoCompute_fu_715_thresMem1_V_17_ce1),
    .thresMem1_V_17_d1(grp_DoCompute_fu_715_thresMem1_V_17_d1),
    .thresMem1_V_17_q1(24'd0),
    .thresMem1_V_17_we1(grp_DoCompute_fu_715_thresMem1_V_17_we1),
    .thresMem1_V_18_address0(grp_DoCompute_fu_715_thresMem1_V_18_address0),
    .thresMem1_V_18_ce0(grp_DoCompute_fu_715_thresMem1_V_18_ce0),
    .thresMem1_V_18_d0(grp_DoCompute_fu_715_thresMem1_V_18_d0),
    .thresMem1_V_18_q0(thresMem1_V_18_q0),
    .thresMem1_V_18_we0(grp_DoCompute_fu_715_thresMem1_V_18_we0),
    .thresMem1_V_18_address1(grp_DoCompute_fu_715_thresMem1_V_18_address1),
    .thresMem1_V_18_ce1(grp_DoCompute_fu_715_thresMem1_V_18_ce1),
    .thresMem1_V_18_d1(grp_DoCompute_fu_715_thresMem1_V_18_d1),
    .thresMem1_V_18_q1(24'd0),
    .thresMem1_V_18_we1(grp_DoCompute_fu_715_thresMem1_V_18_we1),
    .thresMem1_V_19_address0(grp_DoCompute_fu_715_thresMem1_V_19_address0),
    .thresMem1_V_19_ce0(grp_DoCompute_fu_715_thresMem1_V_19_ce0),
    .thresMem1_V_19_d0(grp_DoCompute_fu_715_thresMem1_V_19_d0),
    .thresMem1_V_19_q0(thresMem1_V_19_q0),
    .thresMem1_V_19_we0(grp_DoCompute_fu_715_thresMem1_V_19_we0),
    .thresMem1_V_19_address1(grp_DoCompute_fu_715_thresMem1_V_19_address1),
    .thresMem1_V_19_ce1(grp_DoCompute_fu_715_thresMem1_V_19_ce1),
    .thresMem1_V_19_d1(grp_DoCompute_fu_715_thresMem1_V_19_d1),
    .thresMem1_V_19_q1(24'd0),
    .thresMem1_V_19_we1(grp_DoCompute_fu_715_thresMem1_V_19_we1),
    .thresMem1_V_20_address0(grp_DoCompute_fu_715_thresMem1_V_20_address0),
    .thresMem1_V_20_ce0(grp_DoCompute_fu_715_thresMem1_V_20_ce0),
    .thresMem1_V_20_d0(grp_DoCompute_fu_715_thresMem1_V_20_d0),
    .thresMem1_V_20_q0(thresMem1_V_20_q0),
    .thresMem1_V_20_we0(grp_DoCompute_fu_715_thresMem1_V_20_we0),
    .thresMem1_V_20_address1(grp_DoCompute_fu_715_thresMem1_V_20_address1),
    .thresMem1_V_20_ce1(grp_DoCompute_fu_715_thresMem1_V_20_ce1),
    .thresMem1_V_20_d1(grp_DoCompute_fu_715_thresMem1_V_20_d1),
    .thresMem1_V_20_q1(24'd0),
    .thresMem1_V_20_we1(grp_DoCompute_fu_715_thresMem1_V_20_we1),
    .thresMem1_V_21_address0(grp_DoCompute_fu_715_thresMem1_V_21_address0),
    .thresMem1_V_21_ce0(grp_DoCompute_fu_715_thresMem1_V_21_ce0),
    .thresMem1_V_21_d0(grp_DoCompute_fu_715_thresMem1_V_21_d0),
    .thresMem1_V_21_q0(thresMem1_V_21_q0),
    .thresMem1_V_21_we0(grp_DoCompute_fu_715_thresMem1_V_21_we0),
    .thresMem1_V_21_address1(grp_DoCompute_fu_715_thresMem1_V_21_address1),
    .thresMem1_V_21_ce1(grp_DoCompute_fu_715_thresMem1_V_21_ce1),
    .thresMem1_V_21_d1(grp_DoCompute_fu_715_thresMem1_V_21_d1),
    .thresMem1_V_21_q1(24'd0),
    .thresMem1_V_21_we1(grp_DoCompute_fu_715_thresMem1_V_21_we1),
    .thresMem1_V_22_address0(grp_DoCompute_fu_715_thresMem1_V_22_address0),
    .thresMem1_V_22_ce0(grp_DoCompute_fu_715_thresMem1_V_22_ce0),
    .thresMem1_V_22_d0(grp_DoCompute_fu_715_thresMem1_V_22_d0),
    .thresMem1_V_22_q0(thresMem1_V_22_q0),
    .thresMem1_V_22_we0(grp_DoCompute_fu_715_thresMem1_V_22_we0),
    .thresMem1_V_22_address1(grp_DoCompute_fu_715_thresMem1_V_22_address1),
    .thresMem1_V_22_ce1(grp_DoCompute_fu_715_thresMem1_V_22_ce1),
    .thresMem1_V_22_d1(grp_DoCompute_fu_715_thresMem1_V_22_d1),
    .thresMem1_V_22_q1(24'd0),
    .thresMem1_V_22_we1(grp_DoCompute_fu_715_thresMem1_V_22_we1),
    .thresMem1_V_23_address0(grp_DoCompute_fu_715_thresMem1_V_23_address0),
    .thresMem1_V_23_ce0(grp_DoCompute_fu_715_thresMem1_V_23_ce0),
    .thresMem1_V_23_d0(grp_DoCompute_fu_715_thresMem1_V_23_d0),
    .thresMem1_V_23_q0(thresMem1_V_23_q0),
    .thresMem1_V_23_we0(grp_DoCompute_fu_715_thresMem1_V_23_we0),
    .thresMem1_V_23_address1(grp_DoCompute_fu_715_thresMem1_V_23_address1),
    .thresMem1_V_23_ce1(grp_DoCompute_fu_715_thresMem1_V_23_ce1),
    .thresMem1_V_23_d1(grp_DoCompute_fu_715_thresMem1_V_23_d1),
    .thresMem1_V_23_q1(24'd0),
    .thresMem1_V_23_we1(grp_DoCompute_fu_715_thresMem1_V_23_we1),
    .thresMem1_V_24_address0(grp_DoCompute_fu_715_thresMem1_V_24_address0),
    .thresMem1_V_24_ce0(grp_DoCompute_fu_715_thresMem1_V_24_ce0),
    .thresMem1_V_24_d0(grp_DoCompute_fu_715_thresMem1_V_24_d0),
    .thresMem1_V_24_q0(thresMem1_V_24_q0),
    .thresMem1_V_24_we0(grp_DoCompute_fu_715_thresMem1_V_24_we0),
    .thresMem1_V_24_address1(grp_DoCompute_fu_715_thresMem1_V_24_address1),
    .thresMem1_V_24_ce1(grp_DoCompute_fu_715_thresMem1_V_24_ce1),
    .thresMem1_V_24_d1(grp_DoCompute_fu_715_thresMem1_V_24_d1),
    .thresMem1_V_24_q1(24'd0),
    .thresMem1_V_24_we1(grp_DoCompute_fu_715_thresMem1_V_24_we1),
    .thresMem1_V_25_address0(grp_DoCompute_fu_715_thresMem1_V_25_address0),
    .thresMem1_V_25_ce0(grp_DoCompute_fu_715_thresMem1_V_25_ce0),
    .thresMem1_V_25_d0(grp_DoCompute_fu_715_thresMem1_V_25_d0),
    .thresMem1_V_25_q0(thresMem1_V_25_q0),
    .thresMem1_V_25_we0(grp_DoCompute_fu_715_thresMem1_V_25_we0),
    .thresMem1_V_25_address1(grp_DoCompute_fu_715_thresMem1_V_25_address1),
    .thresMem1_V_25_ce1(grp_DoCompute_fu_715_thresMem1_V_25_ce1),
    .thresMem1_V_25_d1(grp_DoCompute_fu_715_thresMem1_V_25_d1),
    .thresMem1_V_25_q1(24'd0),
    .thresMem1_V_25_we1(grp_DoCompute_fu_715_thresMem1_V_25_we1),
    .thresMem1_V_26_address0(grp_DoCompute_fu_715_thresMem1_V_26_address0),
    .thresMem1_V_26_ce0(grp_DoCompute_fu_715_thresMem1_V_26_ce0),
    .thresMem1_V_26_d0(grp_DoCompute_fu_715_thresMem1_V_26_d0),
    .thresMem1_V_26_q0(thresMem1_V_26_q0),
    .thresMem1_V_26_we0(grp_DoCompute_fu_715_thresMem1_V_26_we0),
    .thresMem1_V_26_address1(grp_DoCompute_fu_715_thresMem1_V_26_address1),
    .thresMem1_V_26_ce1(grp_DoCompute_fu_715_thresMem1_V_26_ce1),
    .thresMem1_V_26_d1(grp_DoCompute_fu_715_thresMem1_V_26_d1),
    .thresMem1_V_26_q1(24'd0),
    .thresMem1_V_26_we1(grp_DoCompute_fu_715_thresMem1_V_26_we1),
    .thresMem1_V_27_address0(grp_DoCompute_fu_715_thresMem1_V_27_address0),
    .thresMem1_V_27_ce0(grp_DoCompute_fu_715_thresMem1_V_27_ce0),
    .thresMem1_V_27_d0(grp_DoCompute_fu_715_thresMem1_V_27_d0),
    .thresMem1_V_27_q0(thresMem1_V_27_q0),
    .thresMem1_V_27_we0(grp_DoCompute_fu_715_thresMem1_V_27_we0),
    .thresMem1_V_27_address1(grp_DoCompute_fu_715_thresMem1_V_27_address1),
    .thresMem1_V_27_ce1(grp_DoCompute_fu_715_thresMem1_V_27_ce1),
    .thresMem1_V_27_d1(grp_DoCompute_fu_715_thresMem1_V_27_d1),
    .thresMem1_V_27_q1(24'd0),
    .thresMem1_V_27_we1(grp_DoCompute_fu_715_thresMem1_V_27_we1),
    .thresMem1_V_28_address0(grp_DoCompute_fu_715_thresMem1_V_28_address0),
    .thresMem1_V_28_ce0(grp_DoCompute_fu_715_thresMem1_V_28_ce0),
    .thresMem1_V_28_d0(grp_DoCompute_fu_715_thresMem1_V_28_d0),
    .thresMem1_V_28_q0(thresMem1_V_28_q0),
    .thresMem1_V_28_we0(grp_DoCompute_fu_715_thresMem1_V_28_we0),
    .thresMem1_V_28_address1(grp_DoCompute_fu_715_thresMem1_V_28_address1),
    .thresMem1_V_28_ce1(grp_DoCompute_fu_715_thresMem1_V_28_ce1),
    .thresMem1_V_28_d1(grp_DoCompute_fu_715_thresMem1_V_28_d1),
    .thresMem1_V_28_q1(24'd0),
    .thresMem1_V_28_we1(grp_DoCompute_fu_715_thresMem1_V_28_we1),
    .thresMem1_V_29_address0(grp_DoCompute_fu_715_thresMem1_V_29_address0),
    .thresMem1_V_29_ce0(grp_DoCompute_fu_715_thresMem1_V_29_ce0),
    .thresMem1_V_29_d0(grp_DoCompute_fu_715_thresMem1_V_29_d0),
    .thresMem1_V_29_q0(thresMem1_V_29_q0),
    .thresMem1_V_29_we0(grp_DoCompute_fu_715_thresMem1_V_29_we0),
    .thresMem1_V_29_address1(grp_DoCompute_fu_715_thresMem1_V_29_address1),
    .thresMem1_V_29_ce1(grp_DoCompute_fu_715_thresMem1_V_29_ce1),
    .thresMem1_V_29_d1(grp_DoCompute_fu_715_thresMem1_V_29_d1),
    .thresMem1_V_29_q1(24'd0),
    .thresMem1_V_29_we1(grp_DoCompute_fu_715_thresMem1_V_29_we1),
    .thresMem1_V_30_address0(grp_DoCompute_fu_715_thresMem1_V_30_address0),
    .thresMem1_V_30_ce0(grp_DoCompute_fu_715_thresMem1_V_30_ce0),
    .thresMem1_V_30_d0(grp_DoCompute_fu_715_thresMem1_V_30_d0),
    .thresMem1_V_30_q0(thresMem1_V_30_q0),
    .thresMem1_V_30_we0(grp_DoCompute_fu_715_thresMem1_V_30_we0),
    .thresMem1_V_30_address1(grp_DoCompute_fu_715_thresMem1_V_30_address1),
    .thresMem1_V_30_ce1(grp_DoCompute_fu_715_thresMem1_V_30_ce1),
    .thresMem1_V_30_d1(grp_DoCompute_fu_715_thresMem1_V_30_d1),
    .thresMem1_V_30_q1(24'd0),
    .thresMem1_V_30_we1(grp_DoCompute_fu_715_thresMem1_V_30_we1),
    .thresMem1_V_31_address0(grp_DoCompute_fu_715_thresMem1_V_31_address0),
    .thresMem1_V_31_ce0(grp_DoCompute_fu_715_thresMem1_V_31_ce0),
    .thresMem1_V_31_d0(grp_DoCompute_fu_715_thresMem1_V_31_d0),
    .thresMem1_V_31_q0(thresMem1_V_31_q0),
    .thresMem1_V_31_we0(grp_DoCompute_fu_715_thresMem1_V_31_we0),
    .thresMem1_V_31_address1(grp_DoCompute_fu_715_thresMem1_V_31_address1),
    .thresMem1_V_31_ce1(grp_DoCompute_fu_715_thresMem1_V_31_ce1),
    .thresMem1_V_31_d1(grp_DoCompute_fu_715_thresMem1_V_31_d1),
    .thresMem1_V_31_q1(24'd0),
    .thresMem1_V_31_we1(grp_DoCompute_fu_715_thresMem1_V_31_we1),
    .alphaMem1_V_0_address0(grp_DoCompute_fu_715_alphaMem1_V_0_address0),
    .alphaMem1_V_0_ce0(grp_DoCompute_fu_715_alphaMem1_V_0_ce0),
    .alphaMem1_V_0_d0(grp_DoCompute_fu_715_alphaMem1_V_0_d0),
    .alphaMem1_V_0_q0(alphaMem1_V_0_q0),
    .alphaMem1_V_0_we0(grp_DoCompute_fu_715_alphaMem1_V_0_we0),
    .alphaMem1_V_0_address1(grp_DoCompute_fu_715_alphaMem1_V_0_address1),
    .alphaMem1_V_0_ce1(grp_DoCompute_fu_715_alphaMem1_V_0_ce1),
    .alphaMem1_V_0_d1(grp_DoCompute_fu_715_alphaMem1_V_0_d1),
    .alphaMem1_V_0_q1(24'd0),
    .alphaMem1_V_0_we1(grp_DoCompute_fu_715_alphaMem1_V_0_we1),
    .alphaMem1_V_1_address0(grp_DoCompute_fu_715_alphaMem1_V_1_address0),
    .alphaMem1_V_1_ce0(grp_DoCompute_fu_715_alphaMem1_V_1_ce0),
    .alphaMem1_V_1_d0(grp_DoCompute_fu_715_alphaMem1_V_1_d0),
    .alphaMem1_V_1_q0(alphaMem1_V_1_q0),
    .alphaMem1_V_1_we0(grp_DoCompute_fu_715_alphaMem1_V_1_we0),
    .alphaMem1_V_1_address1(grp_DoCompute_fu_715_alphaMem1_V_1_address1),
    .alphaMem1_V_1_ce1(grp_DoCompute_fu_715_alphaMem1_V_1_ce1),
    .alphaMem1_V_1_d1(grp_DoCompute_fu_715_alphaMem1_V_1_d1),
    .alphaMem1_V_1_q1(24'd0),
    .alphaMem1_V_1_we1(grp_DoCompute_fu_715_alphaMem1_V_1_we1),
    .alphaMem1_V_2_address0(grp_DoCompute_fu_715_alphaMem1_V_2_address0),
    .alphaMem1_V_2_ce0(grp_DoCompute_fu_715_alphaMem1_V_2_ce0),
    .alphaMem1_V_2_d0(grp_DoCompute_fu_715_alphaMem1_V_2_d0),
    .alphaMem1_V_2_q0(alphaMem1_V_2_q0),
    .alphaMem1_V_2_we0(grp_DoCompute_fu_715_alphaMem1_V_2_we0),
    .alphaMem1_V_2_address1(grp_DoCompute_fu_715_alphaMem1_V_2_address1),
    .alphaMem1_V_2_ce1(grp_DoCompute_fu_715_alphaMem1_V_2_ce1),
    .alphaMem1_V_2_d1(grp_DoCompute_fu_715_alphaMem1_V_2_d1),
    .alphaMem1_V_2_q1(24'd0),
    .alphaMem1_V_2_we1(grp_DoCompute_fu_715_alphaMem1_V_2_we1),
    .alphaMem1_V_3_address0(grp_DoCompute_fu_715_alphaMem1_V_3_address0),
    .alphaMem1_V_3_ce0(grp_DoCompute_fu_715_alphaMem1_V_3_ce0),
    .alphaMem1_V_3_d0(grp_DoCompute_fu_715_alphaMem1_V_3_d0),
    .alphaMem1_V_3_q0(alphaMem1_V_3_q0),
    .alphaMem1_V_3_we0(grp_DoCompute_fu_715_alphaMem1_V_3_we0),
    .alphaMem1_V_3_address1(grp_DoCompute_fu_715_alphaMem1_V_3_address1),
    .alphaMem1_V_3_ce1(grp_DoCompute_fu_715_alphaMem1_V_3_ce1),
    .alphaMem1_V_3_d1(grp_DoCompute_fu_715_alphaMem1_V_3_d1),
    .alphaMem1_V_3_q1(24'd0),
    .alphaMem1_V_3_we1(grp_DoCompute_fu_715_alphaMem1_V_3_we1),
    .alphaMem1_V_4_address0(grp_DoCompute_fu_715_alphaMem1_V_4_address0),
    .alphaMem1_V_4_ce0(grp_DoCompute_fu_715_alphaMem1_V_4_ce0),
    .alphaMem1_V_4_d0(grp_DoCompute_fu_715_alphaMem1_V_4_d0),
    .alphaMem1_V_4_q0(alphaMem1_V_4_q0),
    .alphaMem1_V_4_we0(grp_DoCompute_fu_715_alphaMem1_V_4_we0),
    .alphaMem1_V_4_address1(grp_DoCompute_fu_715_alphaMem1_V_4_address1),
    .alphaMem1_V_4_ce1(grp_DoCompute_fu_715_alphaMem1_V_4_ce1),
    .alphaMem1_V_4_d1(grp_DoCompute_fu_715_alphaMem1_V_4_d1),
    .alphaMem1_V_4_q1(24'd0),
    .alphaMem1_V_4_we1(grp_DoCompute_fu_715_alphaMem1_V_4_we1),
    .alphaMem1_V_5_address0(grp_DoCompute_fu_715_alphaMem1_V_5_address0),
    .alphaMem1_V_5_ce0(grp_DoCompute_fu_715_alphaMem1_V_5_ce0),
    .alphaMem1_V_5_d0(grp_DoCompute_fu_715_alphaMem1_V_5_d0),
    .alphaMem1_V_5_q0(alphaMem1_V_5_q0),
    .alphaMem1_V_5_we0(grp_DoCompute_fu_715_alphaMem1_V_5_we0),
    .alphaMem1_V_5_address1(grp_DoCompute_fu_715_alphaMem1_V_5_address1),
    .alphaMem1_V_5_ce1(grp_DoCompute_fu_715_alphaMem1_V_5_ce1),
    .alphaMem1_V_5_d1(grp_DoCompute_fu_715_alphaMem1_V_5_d1),
    .alphaMem1_V_5_q1(24'd0),
    .alphaMem1_V_5_we1(grp_DoCompute_fu_715_alphaMem1_V_5_we1),
    .alphaMem1_V_6_address0(grp_DoCompute_fu_715_alphaMem1_V_6_address0),
    .alphaMem1_V_6_ce0(grp_DoCompute_fu_715_alphaMem1_V_6_ce0),
    .alphaMem1_V_6_d0(grp_DoCompute_fu_715_alphaMem1_V_6_d0),
    .alphaMem1_V_6_q0(alphaMem1_V_6_q0),
    .alphaMem1_V_6_we0(grp_DoCompute_fu_715_alphaMem1_V_6_we0),
    .alphaMem1_V_6_address1(grp_DoCompute_fu_715_alphaMem1_V_6_address1),
    .alphaMem1_V_6_ce1(grp_DoCompute_fu_715_alphaMem1_V_6_ce1),
    .alphaMem1_V_6_d1(grp_DoCompute_fu_715_alphaMem1_V_6_d1),
    .alphaMem1_V_6_q1(24'd0),
    .alphaMem1_V_6_we1(grp_DoCompute_fu_715_alphaMem1_V_6_we1),
    .alphaMem1_V_7_address0(grp_DoCompute_fu_715_alphaMem1_V_7_address0),
    .alphaMem1_V_7_ce0(grp_DoCompute_fu_715_alphaMem1_V_7_ce0),
    .alphaMem1_V_7_d0(grp_DoCompute_fu_715_alphaMem1_V_7_d0),
    .alphaMem1_V_7_q0(alphaMem1_V_7_q0),
    .alphaMem1_V_7_we0(grp_DoCompute_fu_715_alphaMem1_V_7_we0),
    .alphaMem1_V_7_address1(grp_DoCompute_fu_715_alphaMem1_V_7_address1),
    .alphaMem1_V_7_ce1(grp_DoCompute_fu_715_alphaMem1_V_7_ce1),
    .alphaMem1_V_7_d1(grp_DoCompute_fu_715_alphaMem1_V_7_d1),
    .alphaMem1_V_7_q1(24'd0),
    .alphaMem1_V_7_we1(grp_DoCompute_fu_715_alphaMem1_V_7_we1),
    .alphaMem1_V_8_address0(grp_DoCompute_fu_715_alphaMem1_V_8_address0),
    .alphaMem1_V_8_ce0(grp_DoCompute_fu_715_alphaMem1_V_8_ce0),
    .alphaMem1_V_8_d0(grp_DoCompute_fu_715_alphaMem1_V_8_d0),
    .alphaMem1_V_8_q0(alphaMem1_V_8_q0),
    .alphaMem1_V_8_we0(grp_DoCompute_fu_715_alphaMem1_V_8_we0),
    .alphaMem1_V_8_address1(grp_DoCompute_fu_715_alphaMem1_V_8_address1),
    .alphaMem1_V_8_ce1(grp_DoCompute_fu_715_alphaMem1_V_8_ce1),
    .alphaMem1_V_8_d1(grp_DoCompute_fu_715_alphaMem1_V_8_d1),
    .alphaMem1_V_8_q1(24'd0),
    .alphaMem1_V_8_we1(grp_DoCompute_fu_715_alphaMem1_V_8_we1),
    .alphaMem1_V_9_address0(grp_DoCompute_fu_715_alphaMem1_V_9_address0),
    .alphaMem1_V_9_ce0(grp_DoCompute_fu_715_alphaMem1_V_9_ce0),
    .alphaMem1_V_9_d0(grp_DoCompute_fu_715_alphaMem1_V_9_d0),
    .alphaMem1_V_9_q0(alphaMem1_V_9_q0),
    .alphaMem1_V_9_we0(grp_DoCompute_fu_715_alphaMem1_V_9_we0),
    .alphaMem1_V_9_address1(grp_DoCompute_fu_715_alphaMem1_V_9_address1),
    .alphaMem1_V_9_ce1(grp_DoCompute_fu_715_alphaMem1_V_9_ce1),
    .alphaMem1_V_9_d1(grp_DoCompute_fu_715_alphaMem1_V_9_d1),
    .alphaMem1_V_9_q1(24'd0),
    .alphaMem1_V_9_we1(grp_DoCompute_fu_715_alphaMem1_V_9_we1),
    .alphaMem1_V_10_address0(grp_DoCompute_fu_715_alphaMem1_V_10_address0),
    .alphaMem1_V_10_ce0(grp_DoCompute_fu_715_alphaMem1_V_10_ce0),
    .alphaMem1_V_10_d0(grp_DoCompute_fu_715_alphaMem1_V_10_d0),
    .alphaMem1_V_10_q0(alphaMem1_V_10_q0),
    .alphaMem1_V_10_we0(grp_DoCompute_fu_715_alphaMem1_V_10_we0),
    .alphaMem1_V_10_address1(grp_DoCompute_fu_715_alphaMem1_V_10_address1),
    .alphaMem1_V_10_ce1(grp_DoCompute_fu_715_alphaMem1_V_10_ce1),
    .alphaMem1_V_10_d1(grp_DoCompute_fu_715_alphaMem1_V_10_d1),
    .alphaMem1_V_10_q1(24'd0),
    .alphaMem1_V_10_we1(grp_DoCompute_fu_715_alphaMem1_V_10_we1),
    .alphaMem1_V_11_address0(grp_DoCompute_fu_715_alphaMem1_V_11_address0),
    .alphaMem1_V_11_ce0(grp_DoCompute_fu_715_alphaMem1_V_11_ce0),
    .alphaMem1_V_11_d0(grp_DoCompute_fu_715_alphaMem1_V_11_d0),
    .alphaMem1_V_11_q0(alphaMem1_V_11_q0),
    .alphaMem1_V_11_we0(grp_DoCompute_fu_715_alphaMem1_V_11_we0),
    .alphaMem1_V_11_address1(grp_DoCompute_fu_715_alphaMem1_V_11_address1),
    .alphaMem1_V_11_ce1(grp_DoCompute_fu_715_alphaMem1_V_11_ce1),
    .alphaMem1_V_11_d1(grp_DoCompute_fu_715_alphaMem1_V_11_d1),
    .alphaMem1_V_11_q1(24'd0),
    .alphaMem1_V_11_we1(grp_DoCompute_fu_715_alphaMem1_V_11_we1),
    .alphaMem1_V_12_address0(grp_DoCompute_fu_715_alphaMem1_V_12_address0),
    .alphaMem1_V_12_ce0(grp_DoCompute_fu_715_alphaMem1_V_12_ce0),
    .alphaMem1_V_12_d0(grp_DoCompute_fu_715_alphaMem1_V_12_d0),
    .alphaMem1_V_12_q0(alphaMem1_V_12_q0),
    .alphaMem1_V_12_we0(grp_DoCompute_fu_715_alphaMem1_V_12_we0),
    .alphaMem1_V_12_address1(grp_DoCompute_fu_715_alphaMem1_V_12_address1),
    .alphaMem1_V_12_ce1(grp_DoCompute_fu_715_alphaMem1_V_12_ce1),
    .alphaMem1_V_12_d1(grp_DoCompute_fu_715_alphaMem1_V_12_d1),
    .alphaMem1_V_12_q1(24'd0),
    .alphaMem1_V_12_we1(grp_DoCompute_fu_715_alphaMem1_V_12_we1),
    .alphaMem1_V_13_address0(grp_DoCompute_fu_715_alphaMem1_V_13_address0),
    .alphaMem1_V_13_ce0(grp_DoCompute_fu_715_alphaMem1_V_13_ce0),
    .alphaMem1_V_13_d0(grp_DoCompute_fu_715_alphaMem1_V_13_d0),
    .alphaMem1_V_13_q0(alphaMem1_V_13_q0),
    .alphaMem1_V_13_we0(grp_DoCompute_fu_715_alphaMem1_V_13_we0),
    .alphaMem1_V_13_address1(grp_DoCompute_fu_715_alphaMem1_V_13_address1),
    .alphaMem1_V_13_ce1(grp_DoCompute_fu_715_alphaMem1_V_13_ce1),
    .alphaMem1_V_13_d1(grp_DoCompute_fu_715_alphaMem1_V_13_d1),
    .alphaMem1_V_13_q1(24'd0),
    .alphaMem1_V_13_we1(grp_DoCompute_fu_715_alphaMem1_V_13_we1),
    .alphaMem1_V_14_address0(grp_DoCompute_fu_715_alphaMem1_V_14_address0),
    .alphaMem1_V_14_ce0(grp_DoCompute_fu_715_alphaMem1_V_14_ce0),
    .alphaMem1_V_14_d0(grp_DoCompute_fu_715_alphaMem1_V_14_d0),
    .alphaMem1_V_14_q0(alphaMem1_V_14_q0),
    .alphaMem1_V_14_we0(grp_DoCompute_fu_715_alphaMem1_V_14_we0),
    .alphaMem1_V_14_address1(grp_DoCompute_fu_715_alphaMem1_V_14_address1),
    .alphaMem1_V_14_ce1(grp_DoCompute_fu_715_alphaMem1_V_14_ce1),
    .alphaMem1_V_14_d1(grp_DoCompute_fu_715_alphaMem1_V_14_d1),
    .alphaMem1_V_14_q1(24'd0),
    .alphaMem1_V_14_we1(grp_DoCompute_fu_715_alphaMem1_V_14_we1),
    .alphaMem1_V_15_address0(grp_DoCompute_fu_715_alphaMem1_V_15_address0),
    .alphaMem1_V_15_ce0(grp_DoCompute_fu_715_alphaMem1_V_15_ce0),
    .alphaMem1_V_15_d0(grp_DoCompute_fu_715_alphaMem1_V_15_d0),
    .alphaMem1_V_15_q0(alphaMem1_V_15_q0),
    .alphaMem1_V_15_we0(grp_DoCompute_fu_715_alphaMem1_V_15_we0),
    .alphaMem1_V_15_address1(grp_DoCompute_fu_715_alphaMem1_V_15_address1),
    .alphaMem1_V_15_ce1(grp_DoCompute_fu_715_alphaMem1_V_15_ce1),
    .alphaMem1_V_15_d1(grp_DoCompute_fu_715_alphaMem1_V_15_d1),
    .alphaMem1_V_15_q1(24'd0),
    .alphaMem1_V_15_we1(grp_DoCompute_fu_715_alphaMem1_V_15_we1),
    .alphaMem1_V_16_address0(grp_DoCompute_fu_715_alphaMem1_V_16_address0),
    .alphaMem1_V_16_ce0(grp_DoCompute_fu_715_alphaMem1_V_16_ce0),
    .alphaMem1_V_16_d0(grp_DoCompute_fu_715_alphaMem1_V_16_d0),
    .alphaMem1_V_16_q0(alphaMem1_V_16_q0),
    .alphaMem1_V_16_we0(grp_DoCompute_fu_715_alphaMem1_V_16_we0),
    .alphaMem1_V_16_address1(grp_DoCompute_fu_715_alphaMem1_V_16_address1),
    .alphaMem1_V_16_ce1(grp_DoCompute_fu_715_alphaMem1_V_16_ce1),
    .alphaMem1_V_16_d1(grp_DoCompute_fu_715_alphaMem1_V_16_d1),
    .alphaMem1_V_16_q1(24'd0),
    .alphaMem1_V_16_we1(grp_DoCompute_fu_715_alphaMem1_V_16_we1),
    .alphaMem1_V_17_address0(grp_DoCompute_fu_715_alphaMem1_V_17_address0),
    .alphaMem1_V_17_ce0(grp_DoCompute_fu_715_alphaMem1_V_17_ce0),
    .alphaMem1_V_17_d0(grp_DoCompute_fu_715_alphaMem1_V_17_d0),
    .alphaMem1_V_17_q0(alphaMem1_V_17_q0),
    .alphaMem1_V_17_we0(grp_DoCompute_fu_715_alphaMem1_V_17_we0),
    .alphaMem1_V_17_address1(grp_DoCompute_fu_715_alphaMem1_V_17_address1),
    .alphaMem1_V_17_ce1(grp_DoCompute_fu_715_alphaMem1_V_17_ce1),
    .alphaMem1_V_17_d1(grp_DoCompute_fu_715_alphaMem1_V_17_d1),
    .alphaMem1_V_17_q1(24'd0),
    .alphaMem1_V_17_we1(grp_DoCompute_fu_715_alphaMem1_V_17_we1),
    .alphaMem1_V_18_address0(grp_DoCompute_fu_715_alphaMem1_V_18_address0),
    .alphaMem1_V_18_ce0(grp_DoCompute_fu_715_alphaMem1_V_18_ce0),
    .alphaMem1_V_18_d0(grp_DoCompute_fu_715_alphaMem1_V_18_d0),
    .alphaMem1_V_18_q0(alphaMem1_V_18_q0),
    .alphaMem1_V_18_we0(grp_DoCompute_fu_715_alphaMem1_V_18_we0),
    .alphaMem1_V_18_address1(grp_DoCompute_fu_715_alphaMem1_V_18_address1),
    .alphaMem1_V_18_ce1(grp_DoCompute_fu_715_alphaMem1_V_18_ce1),
    .alphaMem1_V_18_d1(grp_DoCompute_fu_715_alphaMem1_V_18_d1),
    .alphaMem1_V_18_q1(24'd0),
    .alphaMem1_V_18_we1(grp_DoCompute_fu_715_alphaMem1_V_18_we1),
    .alphaMem1_V_19_address0(grp_DoCompute_fu_715_alphaMem1_V_19_address0),
    .alphaMem1_V_19_ce0(grp_DoCompute_fu_715_alphaMem1_V_19_ce0),
    .alphaMem1_V_19_d0(grp_DoCompute_fu_715_alphaMem1_V_19_d0),
    .alphaMem1_V_19_q0(alphaMem1_V_19_q0),
    .alphaMem1_V_19_we0(grp_DoCompute_fu_715_alphaMem1_V_19_we0),
    .alphaMem1_V_19_address1(grp_DoCompute_fu_715_alphaMem1_V_19_address1),
    .alphaMem1_V_19_ce1(grp_DoCompute_fu_715_alphaMem1_V_19_ce1),
    .alphaMem1_V_19_d1(grp_DoCompute_fu_715_alphaMem1_V_19_d1),
    .alphaMem1_V_19_q1(24'd0),
    .alphaMem1_V_19_we1(grp_DoCompute_fu_715_alphaMem1_V_19_we1),
    .alphaMem1_V_20_address0(grp_DoCompute_fu_715_alphaMem1_V_20_address0),
    .alphaMem1_V_20_ce0(grp_DoCompute_fu_715_alphaMem1_V_20_ce0),
    .alphaMem1_V_20_d0(grp_DoCompute_fu_715_alphaMem1_V_20_d0),
    .alphaMem1_V_20_q0(alphaMem1_V_20_q0),
    .alphaMem1_V_20_we0(grp_DoCompute_fu_715_alphaMem1_V_20_we0),
    .alphaMem1_V_20_address1(grp_DoCompute_fu_715_alphaMem1_V_20_address1),
    .alphaMem1_V_20_ce1(grp_DoCompute_fu_715_alphaMem1_V_20_ce1),
    .alphaMem1_V_20_d1(grp_DoCompute_fu_715_alphaMem1_V_20_d1),
    .alphaMem1_V_20_q1(24'd0),
    .alphaMem1_V_20_we1(grp_DoCompute_fu_715_alphaMem1_V_20_we1),
    .alphaMem1_V_21_address0(grp_DoCompute_fu_715_alphaMem1_V_21_address0),
    .alphaMem1_V_21_ce0(grp_DoCompute_fu_715_alphaMem1_V_21_ce0),
    .alphaMem1_V_21_d0(grp_DoCompute_fu_715_alphaMem1_V_21_d0),
    .alphaMem1_V_21_q0(alphaMem1_V_21_q0),
    .alphaMem1_V_21_we0(grp_DoCompute_fu_715_alphaMem1_V_21_we0),
    .alphaMem1_V_21_address1(grp_DoCompute_fu_715_alphaMem1_V_21_address1),
    .alphaMem1_V_21_ce1(grp_DoCompute_fu_715_alphaMem1_V_21_ce1),
    .alphaMem1_V_21_d1(grp_DoCompute_fu_715_alphaMem1_V_21_d1),
    .alphaMem1_V_21_q1(24'd0),
    .alphaMem1_V_21_we1(grp_DoCompute_fu_715_alphaMem1_V_21_we1),
    .alphaMem1_V_22_address0(grp_DoCompute_fu_715_alphaMem1_V_22_address0),
    .alphaMem1_V_22_ce0(grp_DoCompute_fu_715_alphaMem1_V_22_ce0),
    .alphaMem1_V_22_d0(grp_DoCompute_fu_715_alphaMem1_V_22_d0),
    .alphaMem1_V_22_q0(alphaMem1_V_22_q0),
    .alphaMem1_V_22_we0(grp_DoCompute_fu_715_alphaMem1_V_22_we0),
    .alphaMem1_V_22_address1(grp_DoCompute_fu_715_alphaMem1_V_22_address1),
    .alphaMem1_V_22_ce1(grp_DoCompute_fu_715_alphaMem1_V_22_ce1),
    .alphaMem1_V_22_d1(grp_DoCompute_fu_715_alphaMem1_V_22_d1),
    .alphaMem1_V_22_q1(24'd0),
    .alphaMem1_V_22_we1(grp_DoCompute_fu_715_alphaMem1_V_22_we1),
    .alphaMem1_V_23_address0(grp_DoCompute_fu_715_alphaMem1_V_23_address0),
    .alphaMem1_V_23_ce0(grp_DoCompute_fu_715_alphaMem1_V_23_ce0),
    .alphaMem1_V_23_d0(grp_DoCompute_fu_715_alphaMem1_V_23_d0),
    .alphaMem1_V_23_q0(alphaMem1_V_23_q0),
    .alphaMem1_V_23_we0(grp_DoCompute_fu_715_alphaMem1_V_23_we0),
    .alphaMem1_V_23_address1(grp_DoCompute_fu_715_alphaMem1_V_23_address1),
    .alphaMem1_V_23_ce1(grp_DoCompute_fu_715_alphaMem1_V_23_ce1),
    .alphaMem1_V_23_d1(grp_DoCompute_fu_715_alphaMem1_V_23_d1),
    .alphaMem1_V_23_q1(24'd0),
    .alphaMem1_V_23_we1(grp_DoCompute_fu_715_alphaMem1_V_23_we1),
    .alphaMem1_V_24_address0(grp_DoCompute_fu_715_alphaMem1_V_24_address0),
    .alphaMem1_V_24_ce0(grp_DoCompute_fu_715_alphaMem1_V_24_ce0),
    .alphaMem1_V_24_d0(grp_DoCompute_fu_715_alphaMem1_V_24_d0),
    .alphaMem1_V_24_q0(alphaMem1_V_24_q0),
    .alphaMem1_V_24_we0(grp_DoCompute_fu_715_alphaMem1_V_24_we0),
    .alphaMem1_V_24_address1(grp_DoCompute_fu_715_alphaMem1_V_24_address1),
    .alphaMem1_V_24_ce1(grp_DoCompute_fu_715_alphaMem1_V_24_ce1),
    .alphaMem1_V_24_d1(grp_DoCompute_fu_715_alphaMem1_V_24_d1),
    .alphaMem1_V_24_q1(24'd0),
    .alphaMem1_V_24_we1(grp_DoCompute_fu_715_alphaMem1_V_24_we1),
    .alphaMem1_V_25_address0(grp_DoCompute_fu_715_alphaMem1_V_25_address0),
    .alphaMem1_V_25_ce0(grp_DoCompute_fu_715_alphaMem1_V_25_ce0),
    .alphaMem1_V_25_d0(grp_DoCompute_fu_715_alphaMem1_V_25_d0),
    .alphaMem1_V_25_q0(alphaMem1_V_25_q0),
    .alphaMem1_V_25_we0(grp_DoCompute_fu_715_alphaMem1_V_25_we0),
    .alphaMem1_V_25_address1(grp_DoCompute_fu_715_alphaMem1_V_25_address1),
    .alphaMem1_V_25_ce1(grp_DoCompute_fu_715_alphaMem1_V_25_ce1),
    .alphaMem1_V_25_d1(grp_DoCompute_fu_715_alphaMem1_V_25_d1),
    .alphaMem1_V_25_q1(24'd0),
    .alphaMem1_V_25_we1(grp_DoCompute_fu_715_alphaMem1_V_25_we1),
    .alphaMem1_V_26_address0(grp_DoCompute_fu_715_alphaMem1_V_26_address0),
    .alphaMem1_V_26_ce0(grp_DoCompute_fu_715_alphaMem1_V_26_ce0),
    .alphaMem1_V_26_d0(grp_DoCompute_fu_715_alphaMem1_V_26_d0),
    .alphaMem1_V_26_q0(alphaMem1_V_26_q0),
    .alphaMem1_V_26_we0(grp_DoCompute_fu_715_alphaMem1_V_26_we0),
    .alphaMem1_V_26_address1(grp_DoCompute_fu_715_alphaMem1_V_26_address1),
    .alphaMem1_V_26_ce1(grp_DoCompute_fu_715_alphaMem1_V_26_ce1),
    .alphaMem1_V_26_d1(grp_DoCompute_fu_715_alphaMem1_V_26_d1),
    .alphaMem1_V_26_q1(24'd0),
    .alphaMem1_V_26_we1(grp_DoCompute_fu_715_alphaMem1_V_26_we1),
    .alphaMem1_V_27_address0(grp_DoCompute_fu_715_alphaMem1_V_27_address0),
    .alphaMem1_V_27_ce0(grp_DoCompute_fu_715_alphaMem1_V_27_ce0),
    .alphaMem1_V_27_d0(grp_DoCompute_fu_715_alphaMem1_V_27_d0),
    .alphaMem1_V_27_q0(alphaMem1_V_27_q0),
    .alphaMem1_V_27_we0(grp_DoCompute_fu_715_alphaMem1_V_27_we0),
    .alphaMem1_V_27_address1(grp_DoCompute_fu_715_alphaMem1_V_27_address1),
    .alphaMem1_V_27_ce1(grp_DoCompute_fu_715_alphaMem1_V_27_ce1),
    .alphaMem1_V_27_d1(grp_DoCompute_fu_715_alphaMem1_V_27_d1),
    .alphaMem1_V_27_q1(24'd0),
    .alphaMem1_V_27_we1(grp_DoCompute_fu_715_alphaMem1_V_27_we1),
    .alphaMem1_V_28_address0(grp_DoCompute_fu_715_alphaMem1_V_28_address0),
    .alphaMem1_V_28_ce0(grp_DoCompute_fu_715_alphaMem1_V_28_ce0),
    .alphaMem1_V_28_d0(grp_DoCompute_fu_715_alphaMem1_V_28_d0),
    .alphaMem1_V_28_q0(alphaMem1_V_28_q0),
    .alphaMem1_V_28_we0(grp_DoCompute_fu_715_alphaMem1_V_28_we0),
    .alphaMem1_V_28_address1(grp_DoCompute_fu_715_alphaMem1_V_28_address1),
    .alphaMem1_V_28_ce1(grp_DoCompute_fu_715_alphaMem1_V_28_ce1),
    .alphaMem1_V_28_d1(grp_DoCompute_fu_715_alphaMem1_V_28_d1),
    .alphaMem1_V_28_q1(24'd0),
    .alphaMem1_V_28_we1(grp_DoCompute_fu_715_alphaMem1_V_28_we1),
    .alphaMem1_V_29_address0(grp_DoCompute_fu_715_alphaMem1_V_29_address0),
    .alphaMem1_V_29_ce0(grp_DoCompute_fu_715_alphaMem1_V_29_ce0),
    .alphaMem1_V_29_d0(grp_DoCompute_fu_715_alphaMem1_V_29_d0),
    .alphaMem1_V_29_q0(alphaMem1_V_29_q0),
    .alphaMem1_V_29_we0(grp_DoCompute_fu_715_alphaMem1_V_29_we0),
    .alphaMem1_V_29_address1(grp_DoCompute_fu_715_alphaMem1_V_29_address1),
    .alphaMem1_V_29_ce1(grp_DoCompute_fu_715_alphaMem1_V_29_ce1),
    .alphaMem1_V_29_d1(grp_DoCompute_fu_715_alphaMem1_V_29_d1),
    .alphaMem1_V_29_q1(24'd0),
    .alphaMem1_V_29_we1(grp_DoCompute_fu_715_alphaMem1_V_29_we1),
    .alphaMem1_V_30_address0(grp_DoCompute_fu_715_alphaMem1_V_30_address0),
    .alphaMem1_V_30_ce0(grp_DoCompute_fu_715_alphaMem1_V_30_ce0),
    .alphaMem1_V_30_d0(grp_DoCompute_fu_715_alphaMem1_V_30_d0),
    .alphaMem1_V_30_q0(alphaMem1_V_30_q0),
    .alphaMem1_V_30_we0(grp_DoCompute_fu_715_alphaMem1_V_30_we0),
    .alphaMem1_V_30_address1(grp_DoCompute_fu_715_alphaMem1_V_30_address1),
    .alphaMem1_V_30_ce1(grp_DoCompute_fu_715_alphaMem1_V_30_ce1),
    .alphaMem1_V_30_d1(grp_DoCompute_fu_715_alphaMem1_V_30_d1),
    .alphaMem1_V_30_q1(24'd0),
    .alphaMem1_V_30_we1(grp_DoCompute_fu_715_alphaMem1_V_30_we1),
    .alphaMem1_V_31_address0(grp_DoCompute_fu_715_alphaMem1_V_31_address0),
    .alphaMem1_V_31_ce0(grp_DoCompute_fu_715_alphaMem1_V_31_ce0),
    .alphaMem1_V_31_d0(grp_DoCompute_fu_715_alphaMem1_V_31_d0),
    .alphaMem1_V_31_q0(alphaMem1_V_31_q0),
    .alphaMem1_V_31_we0(grp_DoCompute_fu_715_alphaMem1_V_31_we0),
    .alphaMem1_V_31_address1(grp_DoCompute_fu_715_alphaMem1_V_31_address1),
    .alphaMem1_V_31_ce1(grp_DoCompute_fu_715_alphaMem1_V_31_ce1),
    .alphaMem1_V_31_d1(grp_DoCompute_fu_715_alphaMem1_V_31_d1),
    .alphaMem1_V_31_q1(24'd0),
    .alphaMem1_V_31_we1(grp_DoCompute_fu_715_alphaMem1_V_31_we1),
    .means_in2_V_0(means_in2_V_0),
    .means_in2_V_1(means_in2_V_1),
    .means_out2_V_0(means_out2_V_0),
    .weightMem2_V_0_address0(grp_DoCompute_fu_715_weightMem2_V_0_address0),
    .weightMem2_V_0_ce0(grp_DoCompute_fu_715_weightMem2_V_0_ce0),
    .weightMem2_V_0_d0(grp_DoCompute_fu_715_weightMem2_V_0_d0),
    .weightMem2_V_0_q0(weightMem2_V_0_q0),
    .weightMem2_V_0_we0(grp_DoCompute_fu_715_weightMem2_V_0_we0),
    .weightMem2_V_0_address1(grp_DoCompute_fu_715_weightMem2_V_0_address1),
    .weightMem2_V_0_ce1(grp_DoCompute_fu_715_weightMem2_V_0_ce1),
    .weightMem2_V_0_d1(grp_DoCompute_fu_715_weightMem2_V_0_d1),
    .weightMem2_V_0_q1(32'd0),
    .weightMem2_V_0_we1(grp_DoCompute_fu_715_weightMem2_V_0_we1),
    .weightMem2_V_1_address0(grp_DoCompute_fu_715_weightMem2_V_1_address0),
    .weightMem2_V_1_ce0(grp_DoCompute_fu_715_weightMem2_V_1_ce0),
    .weightMem2_V_1_d0(grp_DoCompute_fu_715_weightMem2_V_1_d0),
    .weightMem2_V_1_q0(weightMem2_V_1_q0),
    .weightMem2_V_1_we0(grp_DoCompute_fu_715_weightMem2_V_1_we0),
    .weightMem2_V_1_address1(grp_DoCompute_fu_715_weightMem2_V_1_address1),
    .weightMem2_V_1_ce1(grp_DoCompute_fu_715_weightMem2_V_1_ce1),
    .weightMem2_V_1_d1(grp_DoCompute_fu_715_weightMem2_V_1_d1),
    .weightMem2_V_1_q1(32'd0),
    .weightMem2_V_1_we1(grp_DoCompute_fu_715_weightMem2_V_1_we1),
    .weightMem2_V_2_address0(grp_DoCompute_fu_715_weightMem2_V_2_address0),
    .weightMem2_V_2_ce0(grp_DoCompute_fu_715_weightMem2_V_2_ce0),
    .weightMem2_V_2_d0(grp_DoCompute_fu_715_weightMem2_V_2_d0),
    .weightMem2_V_2_q0(weightMem2_V_2_q0),
    .weightMem2_V_2_we0(grp_DoCompute_fu_715_weightMem2_V_2_we0),
    .weightMem2_V_2_address1(grp_DoCompute_fu_715_weightMem2_V_2_address1),
    .weightMem2_V_2_ce1(grp_DoCompute_fu_715_weightMem2_V_2_ce1),
    .weightMem2_V_2_d1(grp_DoCompute_fu_715_weightMem2_V_2_d1),
    .weightMem2_V_2_q1(32'd0),
    .weightMem2_V_2_we1(grp_DoCompute_fu_715_weightMem2_V_2_we1),
    .weightMem2_V_3_address0(grp_DoCompute_fu_715_weightMem2_V_3_address0),
    .weightMem2_V_3_ce0(grp_DoCompute_fu_715_weightMem2_V_3_ce0),
    .weightMem2_V_3_d0(grp_DoCompute_fu_715_weightMem2_V_3_d0),
    .weightMem2_V_3_q0(weightMem2_V_3_q0),
    .weightMem2_V_3_we0(grp_DoCompute_fu_715_weightMem2_V_3_we0),
    .weightMem2_V_3_address1(grp_DoCompute_fu_715_weightMem2_V_3_address1),
    .weightMem2_V_3_ce1(grp_DoCompute_fu_715_weightMem2_V_3_ce1),
    .weightMem2_V_3_d1(grp_DoCompute_fu_715_weightMem2_V_3_d1),
    .weightMem2_V_3_q1(32'd0),
    .weightMem2_V_3_we1(grp_DoCompute_fu_715_weightMem2_V_3_we1),
    .weightMem2_V_4_address0(grp_DoCompute_fu_715_weightMem2_V_4_address0),
    .weightMem2_V_4_ce0(grp_DoCompute_fu_715_weightMem2_V_4_ce0),
    .weightMem2_V_4_d0(grp_DoCompute_fu_715_weightMem2_V_4_d0),
    .weightMem2_V_4_q0(weightMem2_V_4_q0),
    .weightMem2_V_4_we0(grp_DoCompute_fu_715_weightMem2_V_4_we0),
    .weightMem2_V_4_address1(grp_DoCompute_fu_715_weightMem2_V_4_address1),
    .weightMem2_V_4_ce1(grp_DoCompute_fu_715_weightMem2_V_4_ce1),
    .weightMem2_V_4_d1(grp_DoCompute_fu_715_weightMem2_V_4_d1),
    .weightMem2_V_4_q1(32'd0),
    .weightMem2_V_4_we1(grp_DoCompute_fu_715_weightMem2_V_4_we1),
    .weightMem2_V_5_address0(grp_DoCompute_fu_715_weightMem2_V_5_address0),
    .weightMem2_V_5_ce0(grp_DoCompute_fu_715_weightMem2_V_5_ce0),
    .weightMem2_V_5_d0(grp_DoCompute_fu_715_weightMem2_V_5_d0),
    .weightMem2_V_5_q0(weightMem2_V_5_q0),
    .weightMem2_V_5_we0(grp_DoCompute_fu_715_weightMem2_V_5_we0),
    .weightMem2_V_5_address1(grp_DoCompute_fu_715_weightMem2_V_5_address1),
    .weightMem2_V_5_ce1(grp_DoCompute_fu_715_weightMem2_V_5_ce1),
    .weightMem2_V_5_d1(grp_DoCompute_fu_715_weightMem2_V_5_d1),
    .weightMem2_V_5_q1(32'd0),
    .weightMem2_V_5_we1(grp_DoCompute_fu_715_weightMem2_V_5_we1),
    .weightMem2_V_6_address0(grp_DoCompute_fu_715_weightMem2_V_6_address0),
    .weightMem2_V_6_ce0(grp_DoCompute_fu_715_weightMem2_V_6_ce0),
    .weightMem2_V_6_d0(grp_DoCompute_fu_715_weightMem2_V_6_d0),
    .weightMem2_V_6_q0(weightMem2_V_6_q0),
    .weightMem2_V_6_we0(grp_DoCompute_fu_715_weightMem2_V_6_we0),
    .weightMem2_V_6_address1(grp_DoCompute_fu_715_weightMem2_V_6_address1),
    .weightMem2_V_6_ce1(grp_DoCompute_fu_715_weightMem2_V_6_ce1),
    .weightMem2_V_6_d1(grp_DoCompute_fu_715_weightMem2_V_6_d1),
    .weightMem2_V_6_q1(32'd0),
    .weightMem2_V_6_we1(grp_DoCompute_fu_715_weightMem2_V_6_we1),
    .weightMem2_V_7_address0(grp_DoCompute_fu_715_weightMem2_V_7_address0),
    .weightMem2_V_7_ce0(grp_DoCompute_fu_715_weightMem2_V_7_ce0),
    .weightMem2_V_7_d0(grp_DoCompute_fu_715_weightMem2_V_7_d0),
    .weightMem2_V_7_q0(weightMem2_V_7_q0),
    .weightMem2_V_7_we0(grp_DoCompute_fu_715_weightMem2_V_7_we0),
    .weightMem2_V_7_address1(grp_DoCompute_fu_715_weightMem2_V_7_address1),
    .weightMem2_V_7_ce1(grp_DoCompute_fu_715_weightMem2_V_7_ce1),
    .weightMem2_V_7_d1(grp_DoCompute_fu_715_weightMem2_V_7_d1),
    .weightMem2_V_7_q1(32'd0),
    .weightMem2_V_7_we1(grp_DoCompute_fu_715_weightMem2_V_7_we1),
    .weightMem2_V_8_address0(grp_DoCompute_fu_715_weightMem2_V_8_address0),
    .weightMem2_V_8_ce0(grp_DoCompute_fu_715_weightMem2_V_8_ce0),
    .weightMem2_V_8_d0(grp_DoCompute_fu_715_weightMem2_V_8_d0),
    .weightMem2_V_8_q0(weightMem2_V_8_q0),
    .weightMem2_V_8_we0(grp_DoCompute_fu_715_weightMem2_V_8_we0),
    .weightMem2_V_8_address1(grp_DoCompute_fu_715_weightMem2_V_8_address1),
    .weightMem2_V_8_ce1(grp_DoCompute_fu_715_weightMem2_V_8_ce1),
    .weightMem2_V_8_d1(grp_DoCompute_fu_715_weightMem2_V_8_d1),
    .weightMem2_V_8_q1(32'd0),
    .weightMem2_V_8_we1(grp_DoCompute_fu_715_weightMem2_V_8_we1),
    .weightMem2_V_9_address0(grp_DoCompute_fu_715_weightMem2_V_9_address0),
    .weightMem2_V_9_ce0(grp_DoCompute_fu_715_weightMem2_V_9_ce0),
    .weightMem2_V_9_d0(grp_DoCompute_fu_715_weightMem2_V_9_d0),
    .weightMem2_V_9_q0(weightMem2_V_9_q0),
    .weightMem2_V_9_we0(grp_DoCompute_fu_715_weightMem2_V_9_we0),
    .weightMem2_V_9_address1(grp_DoCompute_fu_715_weightMem2_V_9_address1),
    .weightMem2_V_9_ce1(grp_DoCompute_fu_715_weightMem2_V_9_ce1),
    .weightMem2_V_9_d1(grp_DoCompute_fu_715_weightMem2_V_9_d1),
    .weightMem2_V_9_q1(32'd0),
    .weightMem2_V_9_we1(grp_DoCompute_fu_715_weightMem2_V_9_we1),
    .weightMem2_V_10_address0(grp_DoCompute_fu_715_weightMem2_V_10_address0),
    .weightMem2_V_10_ce0(grp_DoCompute_fu_715_weightMem2_V_10_ce0),
    .weightMem2_V_10_d0(grp_DoCompute_fu_715_weightMem2_V_10_d0),
    .weightMem2_V_10_q0(weightMem2_V_10_q0),
    .weightMem2_V_10_we0(grp_DoCompute_fu_715_weightMem2_V_10_we0),
    .weightMem2_V_10_address1(grp_DoCompute_fu_715_weightMem2_V_10_address1),
    .weightMem2_V_10_ce1(grp_DoCompute_fu_715_weightMem2_V_10_ce1),
    .weightMem2_V_10_d1(grp_DoCompute_fu_715_weightMem2_V_10_d1),
    .weightMem2_V_10_q1(32'd0),
    .weightMem2_V_10_we1(grp_DoCompute_fu_715_weightMem2_V_10_we1),
    .weightMem2_V_11_address0(grp_DoCompute_fu_715_weightMem2_V_11_address0),
    .weightMem2_V_11_ce0(grp_DoCompute_fu_715_weightMem2_V_11_ce0),
    .weightMem2_V_11_d0(grp_DoCompute_fu_715_weightMem2_V_11_d0),
    .weightMem2_V_11_q0(weightMem2_V_11_q0),
    .weightMem2_V_11_we0(grp_DoCompute_fu_715_weightMem2_V_11_we0),
    .weightMem2_V_11_address1(grp_DoCompute_fu_715_weightMem2_V_11_address1),
    .weightMem2_V_11_ce1(grp_DoCompute_fu_715_weightMem2_V_11_ce1),
    .weightMem2_V_11_d1(grp_DoCompute_fu_715_weightMem2_V_11_d1),
    .weightMem2_V_11_q1(32'd0),
    .weightMem2_V_11_we1(grp_DoCompute_fu_715_weightMem2_V_11_we1),
    .weightMem2_V_12_address0(grp_DoCompute_fu_715_weightMem2_V_12_address0),
    .weightMem2_V_12_ce0(grp_DoCompute_fu_715_weightMem2_V_12_ce0),
    .weightMem2_V_12_d0(grp_DoCompute_fu_715_weightMem2_V_12_d0),
    .weightMem2_V_12_q0(weightMem2_V_12_q0),
    .weightMem2_V_12_we0(grp_DoCompute_fu_715_weightMem2_V_12_we0),
    .weightMem2_V_12_address1(grp_DoCompute_fu_715_weightMem2_V_12_address1),
    .weightMem2_V_12_ce1(grp_DoCompute_fu_715_weightMem2_V_12_ce1),
    .weightMem2_V_12_d1(grp_DoCompute_fu_715_weightMem2_V_12_d1),
    .weightMem2_V_12_q1(32'd0),
    .weightMem2_V_12_we1(grp_DoCompute_fu_715_weightMem2_V_12_we1),
    .weightMem2_V_13_address0(grp_DoCompute_fu_715_weightMem2_V_13_address0),
    .weightMem2_V_13_ce0(grp_DoCompute_fu_715_weightMem2_V_13_ce0),
    .weightMem2_V_13_d0(grp_DoCompute_fu_715_weightMem2_V_13_d0),
    .weightMem2_V_13_q0(weightMem2_V_13_q0),
    .weightMem2_V_13_we0(grp_DoCompute_fu_715_weightMem2_V_13_we0),
    .weightMem2_V_13_address1(grp_DoCompute_fu_715_weightMem2_V_13_address1),
    .weightMem2_V_13_ce1(grp_DoCompute_fu_715_weightMem2_V_13_ce1),
    .weightMem2_V_13_d1(grp_DoCompute_fu_715_weightMem2_V_13_d1),
    .weightMem2_V_13_q1(32'd0),
    .weightMem2_V_13_we1(grp_DoCompute_fu_715_weightMem2_V_13_we1),
    .weightMem2_V_14_address0(grp_DoCompute_fu_715_weightMem2_V_14_address0),
    .weightMem2_V_14_ce0(grp_DoCompute_fu_715_weightMem2_V_14_ce0),
    .weightMem2_V_14_d0(grp_DoCompute_fu_715_weightMem2_V_14_d0),
    .weightMem2_V_14_q0(weightMem2_V_14_q0),
    .weightMem2_V_14_we0(grp_DoCompute_fu_715_weightMem2_V_14_we0),
    .weightMem2_V_14_address1(grp_DoCompute_fu_715_weightMem2_V_14_address1),
    .weightMem2_V_14_ce1(grp_DoCompute_fu_715_weightMem2_V_14_ce1),
    .weightMem2_V_14_d1(grp_DoCompute_fu_715_weightMem2_V_14_d1),
    .weightMem2_V_14_q1(32'd0),
    .weightMem2_V_14_we1(grp_DoCompute_fu_715_weightMem2_V_14_we1),
    .weightMem2_V_15_address0(grp_DoCompute_fu_715_weightMem2_V_15_address0),
    .weightMem2_V_15_ce0(grp_DoCompute_fu_715_weightMem2_V_15_ce0),
    .weightMem2_V_15_d0(grp_DoCompute_fu_715_weightMem2_V_15_d0),
    .weightMem2_V_15_q0(weightMem2_V_15_q0),
    .weightMem2_V_15_we0(grp_DoCompute_fu_715_weightMem2_V_15_we0),
    .weightMem2_V_15_address1(grp_DoCompute_fu_715_weightMem2_V_15_address1),
    .weightMem2_V_15_ce1(grp_DoCompute_fu_715_weightMem2_V_15_ce1),
    .weightMem2_V_15_d1(grp_DoCompute_fu_715_weightMem2_V_15_d1),
    .weightMem2_V_15_q1(32'd0),
    .weightMem2_V_15_we1(grp_DoCompute_fu_715_weightMem2_V_15_we1),
    .thresMem2_V_0_address0(grp_DoCompute_fu_715_thresMem2_V_0_address0),
    .thresMem2_V_0_ce0(grp_DoCompute_fu_715_thresMem2_V_0_ce0),
    .thresMem2_V_0_d0(grp_DoCompute_fu_715_thresMem2_V_0_d0),
    .thresMem2_V_0_q0(thresMem2_V_0_q0),
    .thresMem2_V_0_we0(grp_DoCompute_fu_715_thresMem2_V_0_we0),
    .thresMem2_V_0_address1(grp_DoCompute_fu_715_thresMem2_V_0_address1),
    .thresMem2_V_0_ce1(grp_DoCompute_fu_715_thresMem2_V_0_ce1),
    .thresMem2_V_0_d1(grp_DoCompute_fu_715_thresMem2_V_0_d1),
    .thresMem2_V_0_q1(24'd0),
    .thresMem2_V_0_we1(grp_DoCompute_fu_715_thresMem2_V_0_we1),
    .thresMem2_V_1_address0(grp_DoCompute_fu_715_thresMem2_V_1_address0),
    .thresMem2_V_1_ce0(grp_DoCompute_fu_715_thresMem2_V_1_ce0),
    .thresMem2_V_1_d0(grp_DoCompute_fu_715_thresMem2_V_1_d0),
    .thresMem2_V_1_q0(thresMem2_V_1_q0),
    .thresMem2_V_1_we0(grp_DoCompute_fu_715_thresMem2_V_1_we0),
    .thresMem2_V_1_address1(grp_DoCompute_fu_715_thresMem2_V_1_address1),
    .thresMem2_V_1_ce1(grp_DoCompute_fu_715_thresMem2_V_1_ce1),
    .thresMem2_V_1_d1(grp_DoCompute_fu_715_thresMem2_V_1_d1),
    .thresMem2_V_1_q1(24'd0),
    .thresMem2_V_1_we1(grp_DoCompute_fu_715_thresMem2_V_1_we1),
    .thresMem2_V_2_address0(grp_DoCompute_fu_715_thresMem2_V_2_address0),
    .thresMem2_V_2_ce0(grp_DoCompute_fu_715_thresMem2_V_2_ce0),
    .thresMem2_V_2_d0(grp_DoCompute_fu_715_thresMem2_V_2_d0),
    .thresMem2_V_2_q0(thresMem2_V_2_q0),
    .thresMem2_V_2_we0(grp_DoCompute_fu_715_thresMem2_V_2_we0),
    .thresMem2_V_2_address1(grp_DoCompute_fu_715_thresMem2_V_2_address1),
    .thresMem2_V_2_ce1(grp_DoCompute_fu_715_thresMem2_V_2_ce1),
    .thresMem2_V_2_d1(grp_DoCompute_fu_715_thresMem2_V_2_d1),
    .thresMem2_V_2_q1(24'd0),
    .thresMem2_V_2_we1(grp_DoCompute_fu_715_thresMem2_V_2_we1),
    .thresMem2_V_3_address0(grp_DoCompute_fu_715_thresMem2_V_3_address0),
    .thresMem2_V_3_ce0(grp_DoCompute_fu_715_thresMem2_V_3_ce0),
    .thresMem2_V_3_d0(grp_DoCompute_fu_715_thresMem2_V_3_d0),
    .thresMem2_V_3_q0(thresMem2_V_3_q0),
    .thresMem2_V_3_we0(grp_DoCompute_fu_715_thresMem2_V_3_we0),
    .thresMem2_V_3_address1(grp_DoCompute_fu_715_thresMem2_V_3_address1),
    .thresMem2_V_3_ce1(grp_DoCompute_fu_715_thresMem2_V_3_ce1),
    .thresMem2_V_3_d1(grp_DoCompute_fu_715_thresMem2_V_3_d1),
    .thresMem2_V_3_q1(24'd0),
    .thresMem2_V_3_we1(grp_DoCompute_fu_715_thresMem2_V_3_we1),
    .thresMem2_V_4_address0(grp_DoCompute_fu_715_thresMem2_V_4_address0),
    .thresMem2_V_4_ce0(grp_DoCompute_fu_715_thresMem2_V_4_ce0),
    .thresMem2_V_4_d0(grp_DoCompute_fu_715_thresMem2_V_4_d0),
    .thresMem2_V_4_q0(thresMem2_V_4_q0),
    .thresMem2_V_4_we0(grp_DoCompute_fu_715_thresMem2_V_4_we0),
    .thresMem2_V_4_address1(grp_DoCompute_fu_715_thresMem2_V_4_address1),
    .thresMem2_V_4_ce1(grp_DoCompute_fu_715_thresMem2_V_4_ce1),
    .thresMem2_V_4_d1(grp_DoCompute_fu_715_thresMem2_V_4_d1),
    .thresMem2_V_4_q1(24'd0),
    .thresMem2_V_4_we1(grp_DoCompute_fu_715_thresMem2_V_4_we1),
    .thresMem2_V_5_address0(grp_DoCompute_fu_715_thresMem2_V_5_address0),
    .thresMem2_V_5_ce0(grp_DoCompute_fu_715_thresMem2_V_5_ce0),
    .thresMem2_V_5_d0(grp_DoCompute_fu_715_thresMem2_V_5_d0),
    .thresMem2_V_5_q0(thresMem2_V_5_q0),
    .thresMem2_V_5_we0(grp_DoCompute_fu_715_thresMem2_V_5_we0),
    .thresMem2_V_5_address1(grp_DoCompute_fu_715_thresMem2_V_5_address1),
    .thresMem2_V_5_ce1(grp_DoCompute_fu_715_thresMem2_V_5_ce1),
    .thresMem2_V_5_d1(grp_DoCompute_fu_715_thresMem2_V_5_d1),
    .thresMem2_V_5_q1(24'd0),
    .thresMem2_V_5_we1(grp_DoCompute_fu_715_thresMem2_V_5_we1),
    .thresMem2_V_6_address0(grp_DoCompute_fu_715_thresMem2_V_6_address0),
    .thresMem2_V_6_ce0(grp_DoCompute_fu_715_thresMem2_V_6_ce0),
    .thresMem2_V_6_d0(grp_DoCompute_fu_715_thresMem2_V_6_d0),
    .thresMem2_V_6_q0(thresMem2_V_6_q0),
    .thresMem2_V_6_we0(grp_DoCompute_fu_715_thresMem2_V_6_we0),
    .thresMem2_V_6_address1(grp_DoCompute_fu_715_thresMem2_V_6_address1),
    .thresMem2_V_6_ce1(grp_DoCompute_fu_715_thresMem2_V_6_ce1),
    .thresMem2_V_6_d1(grp_DoCompute_fu_715_thresMem2_V_6_d1),
    .thresMem2_V_6_q1(24'd0),
    .thresMem2_V_6_we1(grp_DoCompute_fu_715_thresMem2_V_6_we1),
    .thresMem2_V_7_address0(grp_DoCompute_fu_715_thresMem2_V_7_address0),
    .thresMem2_V_7_ce0(grp_DoCompute_fu_715_thresMem2_V_7_ce0),
    .thresMem2_V_7_d0(grp_DoCompute_fu_715_thresMem2_V_7_d0),
    .thresMem2_V_7_q0(thresMem2_V_7_q0),
    .thresMem2_V_7_we0(grp_DoCompute_fu_715_thresMem2_V_7_we0),
    .thresMem2_V_7_address1(grp_DoCompute_fu_715_thresMem2_V_7_address1),
    .thresMem2_V_7_ce1(grp_DoCompute_fu_715_thresMem2_V_7_ce1),
    .thresMem2_V_7_d1(grp_DoCompute_fu_715_thresMem2_V_7_d1),
    .thresMem2_V_7_q1(24'd0),
    .thresMem2_V_7_we1(grp_DoCompute_fu_715_thresMem2_V_7_we1),
    .thresMem2_V_8_address0(grp_DoCompute_fu_715_thresMem2_V_8_address0),
    .thresMem2_V_8_ce0(grp_DoCompute_fu_715_thresMem2_V_8_ce0),
    .thresMem2_V_8_d0(grp_DoCompute_fu_715_thresMem2_V_8_d0),
    .thresMem2_V_8_q0(thresMem2_V_8_q0),
    .thresMem2_V_8_we0(grp_DoCompute_fu_715_thresMem2_V_8_we0),
    .thresMem2_V_8_address1(grp_DoCompute_fu_715_thresMem2_V_8_address1),
    .thresMem2_V_8_ce1(grp_DoCompute_fu_715_thresMem2_V_8_ce1),
    .thresMem2_V_8_d1(grp_DoCompute_fu_715_thresMem2_V_8_d1),
    .thresMem2_V_8_q1(24'd0),
    .thresMem2_V_8_we1(grp_DoCompute_fu_715_thresMem2_V_8_we1),
    .thresMem2_V_9_address0(grp_DoCompute_fu_715_thresMem2_V_9_address0),
    .thresMem2_V_9_ce0(grp_DoCompute_fu_715_thresMem2_V_9_ce0),
    .thresMem2_V_9_d0(grp_DoCompute_fu_715_thresMem2_V_9_d0),
    .thresMem2_V_9_q0(thresMem2_V_9_q0),
    .thresMem2_V_9_we0(grp_DoCompute_fu_715_thresMem2_V_9_we0),
    .thresMem2_V_9_address1(grp_DoCompute_fu_715_thresMem2_V_9_address1),
    .thresMem2_V_9_ce1(grp_DoCompute_fu_715_thresMem2_V_9_ce1),
    .thresMem2_V_9_d1(grp_DoCompute_fu_715_thresMem2_V_9_d1),
    .thresMem2_V_9_q1(24'd0),
    .thresMem2_V_9_we1(grp_DoCompute_fu_715_thresMem2_V_9_we1),
    .thresMem2_V_10_address0(grp_DoCompute_fu_715_thresMem2_V_10_address0),
    .thresMem2_V_10_ce0(grp_DoCompute_fu_715_thresMem2_V_10_ce0),
    .thresMem2_V_10_d0(grp_DoCompute_fu_715_thresMem2_V_10_d0),
    .thresMem2_V_10_q0(thresMem2_V_10_q0),
    .thresMem2_V_10_we0(grp_DoCompute_fu_715_thresMem2_V_10_we0),
    .thresMem2_V_10_address1(grp_DoCompute_fu_715_thresMem2_V_10_address1),
    .thresMem2_V_10_ce1(grp_DoCompute_fu_715_thresMem2_V_10_ce1),
    .thresMem2_V_10_d1(grp_DoCompute_fu_715_thresMem2_V_10_d1),
    .thresMem2_V_10_q1(24'd0),
    .thresMem2_V_10_we1(grp_DoCompute_fu_715_thresMem2_V_10_we1),
    .thresMem2_V_11_address0(grp_DoCompute_fu_715_thresMem2_V_11_address0),
    .thresMem2_V_11_ce0(grp_DoCompute_fu_715_thresMem2_V_11_ce0),
    .thresMem2_V_11_d0(grp_DoCompute_fu_715_thresMem2_V_11_d0),
    .thresMem2_V_11_q0(thresMem2_V_11_q0),
    .thresMem2_V_11_we0(grp_DoCompute_fu_715_thresMem2_V_11_we0),
    .thresMem2_V_11_address1(grp_DoCompute_fu_715_thresMem2_V_11_address1),
    .thresMem2_V_11_ce1(grp_DoCompute_fu_715_thresMem2_V_11_ce1),
    .thresMem2_V_11_d1(grp_DoCompute_fu_715_thresMem2_V_11_d1),
    .thresMem2_V_11_q1(24'd0),
    .thresMem2_V_11_we1(grp_DoCompute_fu_715_thresMem2_V_11_we1),
    .thresMem2_V_12_address0(grp_DoCompute_fu_715_thresMem2_V_12_address0),
    .thresMem2_V_12_ce0(grp_DoCompute_fu_715_thresMem2_V_12_ce0),
    .thresMem2_V_12_d0(grp_DoCompute_fu_715_thresMem2_V_12_d0),
    .thresMem2_V_12_q0(thresMem2_V_12_q0),
    .thresMem2_V_12_we0(grp_DoCompute_fu_715_thresMem2_V_12_we0),
    .thresMem2_V_12_address1(grp_DoCompute_fu_715_thresMem2_V_12_address1),
    .thresMem2_V_12_ce1(grp_DoCompute_fu_715_thresMem2_V_12_ce1),
    .thresMem2_V_12_d1(grp_DoCompute_fu_715_thresMem2_V_12_d1),
    .thresMem2_V_12_q1(24'd0),
    .thresMem2_V_12_we1(grp_DoCompute_fu_715_thresMem2_V_12_we1),
    .thresMem2_V_13_address0(grp_DoCompute_fu_715_thresMem2_V_13_address0),
    .thresMem2_V_13_ce0(grp_DoCompute_fu_715_thresMem2_V_13_ce0),
    .thresMem2_V_13_d0(grp_DoCompute_fu_715_thresMem2_V_13_d0),
    .thresMem2_V_13_q0(thresMem2_V_13_q0),
    .thresMem2_V_13_we0(grp_DoCompute_fu_715_thresMem2_V_13_we0),
    .thresMem2_V_13_address1(grp_DoCompute_fu_715_thresMem2_V_13_address1),
    .thresMem2_V_13_ce1(grp_DoCompute_fu_715_thresMem2_V_13_ce1),
    .thresMem2_V_13_d1(grp_DoCompute_fu_715_thresMem2_V_13_d1),
    .thresMem2_V_13_q1(24'd0),
    .thresMem2_V_13_we1(grp_DoCompute_fu_715_thresMem2_V_13_we1),
    .thresMem2_V_14_address0(grp_DoCompute_fu_715_thresMem2_V_14_address0),
    .thresMem2_V_14_ce0(grp_DoCompute_fu_715_thresMem2_V_14_ce0),
    .thresMem2_V_14_d0(grp_DoCompute_fu_715_thresMem2_V_14_d0),
    .thresMem2_V_14_q0(thresMem2_V_14_q0),
    .thresMem2_V_14_we0(grp_DoCompute_fu_715_thresMem2_V_14_we0),
    .thresMem2_V_14_address1(grp_DoCompute_fu_715_thresMem2_V_14_address1),
    .thresMem2_V_14_ce1(grp_DoCompute_fu_715_thresMem2_V_14_ce1),
    .thresMem2_V_14_d1(grp_DoCompute_fu_715_thresMem2_V_14_d1),
    .thresMem2_V_14_q1(24'd0),
    .thresMem2_V_14_we1(grp_DoCompute_fu_715_thresMem2_V_14_we1),
    .thresMem2_V_15_address0(grp_DoCompute_fu_715_thresMem2_V_15_address0),
    .thresMem2_V_15_ce0(grp_DoCompute_fu_715_thresMem2_V_15_ce0),
    .thresMem2_V_15_d0(grp_DoCompute_fu_715_thresMem2_V_15_d0),
    .thresMem2_V_15_q0(thresMem2_V_15_q0),
    .thresMem2_V_15_we0(grp_DoCompute_fu_715_thresMem2_V_15_we0),
    .thresMem2_V_15_address1(grp_DoCompute_fu_715_thresMem2_V_15_address1),
    .thresMem2_V_15_ce1(grp_DoCompute_fu_715_thresMem2_V_15_ce1),
    .thresMem2_V_15_d1(grp_DoCompute_fu_715_thresMem2_V_15_d1),
    .thresMem2_V_15_q1(24'd0),
    .thresMem2_V_15_we1(grp_DoCompute_fu_715_thresMem2_V_15_we1),
    .alphaMem2_V_0_address0(grp_DoCompute_fu_715_alphaMem2_V_0_address0),
    .alphaMem2_V_0_ce0(grp_DoCompute_fu_715_alphaMem2_V_0_ce0),
    .alphaMem2_V_0_d0(grp_DoCompute_fu_715_alphaMem2_V_0_d0),
    .alphaMem2_V_0_q0(alphaMem2_V_0_q0),
    .alphaMem2_V_0_we0(grp_DoCompute_fu_715_alphaMem2_V_0_we0),
    .alphaMem2_V_0_address1(grp_DoCompute_fu_715_alphaMem2_V_0_address1),
    .alphaMem2_V_0_ce1(grp_DoCompute_fu_715_alphaMem2_V_0_ce1),
    .alphaMem2_V_0_d1(grp_DoCompute_fu_715_alphaMem2_V_0_d1),
    .alphaMem2_V_0_q1(24'd0),
    .alphaMem2_V_0_we1(grp_DoCompute_fu_715_alphaMem2_V_0_we1),
    .alphaMem2_V_1_address0(grp_DoCompute_fu_715_alphaMem2_V_1_address0),
    .alphaMem2_V_1_ce0(grp_DoCompute_fu_715_alphaMem2_V_1_ce0),
    .alphaMem2_V_1_d0(grp_DoCompute_fu_715_alphaMem2_V_1_d0),
    .alphaMem2_V_1_q0(alphaMem2_V_1_q0),
    .alphaMem2_V_1_we0(grp_DoCompute_fu_715_alphaMem2_V_1_we0),
    .alphaMem2_V_1_address1(grp_DoCompute_fu_715_alphaMem2_V_1_address1),
    .alphaMem2_V_1_ce1(grp_DoCompute_fu_715_alphaMem2_V_1_ce1),
    .alphaMem2_V_1_d1(grp_DoCompute_fu_715_alphaMem2_V_1_d1),
    .alphaMem2_V_1_q1(24'd0),
    .alphaMem2_V_1_we1(grp_DoCompute_fu_715_alphaMem2_V_1_we1),
    .alphaMem2_V_2_address0(grp_DoCompute_fu_715_alphaMem2_V_2_address0),
    .alphaMem2_V_2_ce0(grp_DoCompute_fu_715_alphaMem2_V_2_ce0),
    .alphaMem2_V_2_d0(grp_DoCompute_fu_715_alphaMem2_V_2_d0),
    .alphaMem2_V_2_q0(alphaMem2_V_2_q0),
    .alphaMem2_V_2_we0(grp_DoCompute_fu_715_alphaMem2_V_2_we0),
    .alphaMem2_V_2_address1(grp_DoCompute_fu_715_alphaMem2_V_2_address1),
    .alphaMem2_V_2_ce1(grp_DoCompute_fu_715_alphaMem2_V_2_ce1),
    .alphaMem2_V_2_d1(grp_DoCompute_fu_715_alphaMem2_V_2_d1),
    .alphaMem2_V_2_q1(24'd0),
    .alphaMem2_V_2_we1(grp_DoCompute_fu_715_alphaMem2_V_2_we1),
    .alphaMem2_V_3_address0(grp_DoCompute_fu_715_alphaMem2_V_3_address0),
    .alphaMem2_V_3_ce0(grp_DoCompute_fu_715_alphaMem2_V_3_ce0),
    .alphaMem2_V_3_d0(grp_DoCompute_fu_715_alphaMem2_V_3_d0),
    .alphaMem2_V_3_q0(alphaMem2_V_3_q0),
    .alphaMem2_V_3_we0(grp_DoCompute_fu_715_alphaMem2_V_3_we0),
    .alphaMem2_V_3_address1(grp_DoCompute_fu_715_alphaMem2_V_3_address1),
    .alphaMem2_V_3_ce1(grp_DoCompute_fu_715_alphaMem2_V_3_ce1),
    .alphaMem2_V_3_d1(grp_DoCompute_fu_715_alphaMem2_V_3_d1),
    .alphaMem2_V_3_q1(24'd0),
    .alphaMem2_V_3_we1(grp_DoCompute_fu_715_alphaMem2_V_3_we1),
    .alphaMem2_V_4_address0(grp_DoCompute_fu_715_alphaMem2_V_4_address0),
    .alphaMem2_V_4_ce0(grp_DoCompute_fu_715_alphaMem2_V_4_ce0),
    .alphaMem2_V_4_d0(grp_DoCompute_fu_715_alphaMem2_V_4_d0),
    .alphaMem2_V_4_q0(alphaMem2_V_4_q0),
    .alphaMem2_V_4_we0(grp_DoCompute_fu_715_alphaMem2_V_4_we0),
    .alphaMem2_V_4_address1(grp_DoCompute_fu_715_alphaMem2_V_4_address1),
    .alphaMem2_V_4_ce1(grp_DoCompute_fu_715_alphaMem2_V_4_ce1),
    .alphaMem2_V_4_d1(grp_DoCompute_fu_715_alphaMem2_V_4_d1),
    .alphaMem2_V_4_q1(24'd0),
    .alphaMem2_V_4_we1(grp_DoCompute_fu_715_alphaMem2_V_4_we1),
    .alphaMem2_V_5_address0(grp_DoCompute_fu_715_alphaMem2_V_5_address0),
    .alphaMem2_V_5_ce0(grp_DoCompute_fu_715_alphaMem2_V_5_ce0),
    .alphaMem2_V_5_d0(grp_DoCompute_fu_715_alphaMem2_V_5_d0),
    .alphaMem2_V_5_q0(alphaMem2_V_5_q0),
    .alphaMem2_V_5_we0(grp_DoCompute_fu_715_alphaMem2_V_5_we0),
    .alphaMem2_V_5_address1(grp_DoCompute_fu_715_alphaMem2_V_5_address1),
    .alphaMem2_V_5_ce1(grp_DoCompute_fu_715_alphaMem2_V_5_ce1),
    .alphaMem2_V_5_d1(grp_DoCompute_fu_715_alphaMem2_V_5_d1),
    .alphaMem2_V_5_q1(24'd0),
    .alphaMem2_V_5_we1(grp_DoCompute_fu_715_alphaMem2_V_5_we1),
    .alphaMem2_V_6_address0(grp_DoCompute_fu_715_alphaMem2_V_6_address0),
    .alphaMem2_V_6_ce0(grp_DoCompute_fu_715_alphaMem2_V_6_ce0),
    .alphaMem2_V_6_d0(grp_DoCompute_fu_715_alphaMem2_V_6_d0),
    .alphaMem2_V_6_q0(alphaMem2_V_6_q0),
    .alphaMem2_V_6_we0(grp_DoCompute_fu_715_alphaMem2_V_6_we0),
    .alphaMem2_V_6_address1(grp_DoCompute_fu_715_alphaMem2_V_6_address1),
    .alphaMem2_V_6_ce1(grp_DoCompute_fu_715_alphaMem2_V_6_ce1),
    .alphaMem2_V_6_d1(grp_DoCompute_fu_715_alphaMem2_V_6_d1),
    .alphaMem2_V_6_q1(24'd0),
    .alphaMem2_V_6_we1(grp_DoCompute_fu_715_alphaMem2_V_6_we1),
    .alphaMem2_V_7_address0(grp_DoCompute_fu_715_alphaMem2_V_7_address0),
    .alphaMem2_V_7_ce0(grp_DoCompute_fu_715_alphaMem2_V_7_ce0),
    .alphaMem2_V_7_d0(grp_DoCompute_fu_715_alphaMem2_V_7_d0),
    .alphaMem2_V_7_q0(alphaMem2_V_7_q0),
    .alphaMem2_V_7_we0(grp_DoCompute_fu_715_alphaMem2_V_7_we0),
    .alphaMem2_V_7_address1(grp_DoCompute_fu_715_alphaMem2_V_7_address1),
    .alphaMem2_V_7_ce1(grp_DoCompute_fu_715_alphaMem2_V_7_ce1),
    .alphaMem2_V_7_d1(grp_DoCompute_fu_715_alphaMem2_V_7_d1),
    .alphaMem2_V_7_q1(24'd0),
    .alphaMem2_V_7_we1(grp_DoCompute_fu_715_alphaMem2_V_7_we1),
    .alphaMem2_V_8_address0(grp_DoCompute_fu_715_alphaMem2_V_8_address0),
    .alphaMem2_V_8_ce0(grp_DoCompute_fu_715_alphaMem2_V_8_ce0),
    .alphaMem2_V_8_d0(grp_DoCompute_fu_715_alphaMem2_V_8_d0),
    .alphaMem2_V_8_q0(alphaMem2_V_8_q0),
    .alphaMem2_V_8_we0(grp_DoCompute_fu_715_alphaMem2_V_8_we0),
    .alphaMem2_V_8_address1(grp_DoCompute_fu_715_alphaMem2_V_8_address1),
    .alphaMem2_V_8_ce1(grp_DoCompute_fu_715_alphaMem2_V_8_ce1),
    .alphaMem2_V_8_d1(grp_DoCompute_fu_715_alphaMem2_V_8_d1),
    .alphaMem2_V_8_q1(24'd0),
    .alphaMem2_V_8_we1(grp_DoCompute_fu_715_alphaMem2_V_8_we1),
    .alphaMem2_V_9_address0(grp_DoCompute_fu_715_alphaMem2_V_9_address0),
    .alphaMem2_V_9_ce0(grp_DoCompute_fu_715_alphaMem2_V_9_ce0),
    .alphaMem2_V_9_d0(grp_DoCompute_fu_715_alphaMem2_V_9_d0),
    .alphaMem2_V_9_q0(alphaMem2_V_9_q0),
    .alphaMem2_V_9_we0(grp_DoCompute_fu_715_alphaMem2_V_9_we0),
    .alphaMem2_V_9_address1(grp_DoCompute_fu_715_alphaMem2_V_9_address1),
    .alphaMem2_V_9_ce1(grp_DoCompute_fu_715_alphaMem2_V_9_ce1),
    .alphaMem2_V_9_d1(grp_DoCompute_fu_715_alphaMem2_V_9_d1),
    .alphaMem2_V_9_q1(24'd0),
    .alphaMem2_V_9_we1(grp_DoCompute_fu_715_alphaMem2_V_9_we1),
    .alphaMem2_V_10_address0(grp_DoCompute_fu_715_alphaMem2_V_10_address0),
    .alphaMem2_V_10_ce0(grp_DoCompute_fu_715_alphaMem2_V_10_ce0),
    .alphaMem2_V_10_d0(grp_DoCompute_fu_715_alphaMem2_V_10_d0),
    .alphaMem2_V_10_q0(alphaMem2_V_10_q0),
    .alphaMem2_V_10_we0(grp_DoCompute_fu_715_alphaMem2_V_10_we0),
    .alphaMem2_V_10_address1(grp_DoCompute_fu_715_alphaMem2_V_10_address1),
    .alphaMem2_V_10_ce1(grp_DoCompute_fu_715_alphaMem2_V_10_ce1),
    .alphaMem2_V_10_d1(grp_DoCompute_fu_715_alphaMem2_V_10_d1),
    .alphaMem2_V_10_q1(24'd0),
    .alphaMem2_V_10_we1(grp_DoCompute_fu_715_alphaMem2_V_10_we1),
    .alphaMem2_V_11_address0(grp_DoCompute_fu_715_alphaMem2_V_11_address0),
    .alphaMem2_V_11_ce0(grp_DoCompute_fu_715_alphaMem2_V_11_ce0),
    .alphaMem2_V_11_d0(grp_DoCompute_fu_715_alphaMem2_V_11_d0),
    .alphaMem2_V_11_q0(alphaMem2_V_11_q0),
    .alphaMem2_V_11_we0(grp_DoCompute_fu_715_alphaMem2_V_11_we0),
    .alphaMem2_V_11_address1(grp_DoCompute_fu_715_alphaMem2_V_11_address1),
    .alphaMem2_V_11_ce1(grp_DoCompute_fu_715_alphaMem2_V_11_ce1),
    .alphaMem2_V_11_d1(grp_DoCompute_fu_715_alphaMem2_V_11_d1),
    .alphaMem2_V_11_q1(24'd0),
    .alphaMem2_V_11_we1(grp_DoCompute_fu_715_alphaMem2_V_11_we1),
    .alphaMem2_V_12_address0(grp_DoCompute_fu_715_alphaMem2_V_12_address0),
    .alphaMem2_V_12_ce0(grp_DoCompute_fu_715_alphaMem2_V_12_ce0),
    .alphaMem2_V_12_d0(grp_DoCompute_fu_715_alphaMem2_V_12_d0),
    .alphaMem2_V_12_q0(alphaMem2_V_12_q0),
    .alphaMem2_V_12_we0(grp_DoCompute_fu_715_alphaMem2_V_12_we0),
    .alphaMem2_V_12_address1(grp_DoCompute_fu_715_alphaMem2_V_12_address1),
    .alphaMem2_V_12_ce1(grp_DoCompute_fu_715_alphaMem2_V_12_ce1),
    .alphaMem2_V_12_d1(grp_DoCompute_fu_715_alphaMem2_V_12_d1),
    .alphaMem2_V_12_q1(24'd0),
    .alphaMem2_V_12_we1(grp_DoCompute_fu_715_alphaMem2_V_12_we1),
    .alphaMem2_V_13_address0(grp_DoCompute_fu_715_alphaMem2_V_13_address0),
    .alphaMem2_V_13_ce0(grp_DoCompute_fu_715_alphaMem2_V_13_ce0),
    .alphaMem2_V_13_d0(grp_DoCompute_fu_715_alphaMem2_V_13_d0),
    .alphaMem2_V_13_q0(alphaMem2_V_13_q0),
    .alphaMem2_V_13_we0(grp_DoCompute_fu_715_alphaMem2_V_13_we0),
    .alphaMem2_V_13_address1(grp_DoCompute_fu_715_alphaMem2_V_13_address1),
    .alphaMem2_V_13_ce1(grp_DoCompute_fu_715_alphaMem2_V_13_ce1),
    .alphaMem2_V_13_d1(grp_DoCompute_fu_715_alphaMem2_V_13_d1),
    .alphaMem2_V_13_q1(24'd0),
    .alphaMem2_V_13_we1(grp_DoCompute_fu_715_alphaMem2_V_13_we1),
    .alphaMem2_V_14_address0(grp_DoCompute_fu_715_alphaMem2_V_14_address0),
    .alphaMem2_V_14_ce0(grp_DoCompute_fu_715_alphaMem2_V_14_ce0),
    .alphaMem2_V_14_d0(grp_DoCompute_fu_715_alphaMem2_V_14_d0),
    .alphaMem2_V_14_q0(alphaMem2_V_14_q0),
    .alphaMem2_V_14_we0(grp_DoCompute_fu_715_alphaMem2_V_14_we0),
    .alphaMem2_V_14_address1(grp_DoCompute_fu_715_alphaMem2_V_14_address1),
    .alphaMem2_V_14_ce1(grp_DoCompute_fu_715_alphaMem2_V_14_ce1),
    .alphaMem2_V_14_d1(grp_DoCompute_fu_715_alphaMem2_V_14_d1),
    .alphaMem2_V_14_q1(24'd0),
    .alphaMem2_V_14_we1(grp_DoCompute_fu_715_alphaMem2_V_14_we1),
    .alphaMem2_V_15_address0(grp_DoCompute_fu_715_alphaMem2_V_15_address0),
    .alphaMem2_V_15_ce0(grp_DoCompute_fu_715_alphaMem2_V_15_ce0),
    .alphaMem2_V_15_d0(grp_DoCompute_fu_715_alphaMem2_V_15_d0),
    .alphaMem2_V_15_q0(alphaMem2_V_15_q0),
    .alphaMem2_V_15_we0(grp_DoCompute_fu_715_alphaMem2_V_15_we0),
    .alphaMem2_V_15_address1(grp_DoCompute_fu_715_alphaMem2_V_15_address1),
    .alphaMem2_V_15_ce1(grp_DoCompute_fu_715_alphaMem2_V_15_ce1),
    .alphaMem2_V_15_d1(grp_DoCompute_fu_715_alphaMem2_V_15_d1),
    .alphaMem2_V_15_q1(24'd0),
    .alphaMem2_V_15_we1(grp_DoCompute_fu_715_alphaMem2_V_15_we1),
    .means_in3_V_0(means_in3_V_0),
    .means_in3_V_1(means_in3_V_1),
    .means_out3_V_0(means_out3_V_0),
    .weightMem3_V_0_address0(grp_DoCompute_fu_715_weightMem3_V_0_address0),
    .weightMem3_V_0_ce0(grp_DoCompute_fu_715_weightMem3_V_0_ce0),
    .weightMem3_V_0_d0(grp_DoCompute_fu_715_weightMem3_V_0_d0),
    .weightMem3_V_0_q0(weightMem3_V_0_q0),
    .weightMem3_V_0_we0(grp_DoCompute_fu_715_weightMem3_V_0_we0),
    .weightMem3_V_0_address1(grp_DoCompute_fu_715_weightMem3_V_0_address1),
    .weightMem3_V_0_ce1(grp_DoCompute_fu_715_weightMem3_V_0_ce1),
    .weightMem3_V_0_d1(grp_DoCompute_fu_715_weightMem3_V_0_d1),
    .weightMem3_V_0_q1(32'd0),
    .weightMem3_V_0_we1(grp_DoCompute_fu_715_weightMem3_V_0_we1),
    .weightMem3_V_1_address0(grp_DoCompute_fu_715_weightMem3_V_1_address0),
    .weightMem3_V_1_ce0(grp_DoCompute_fu_715_weightMem3_V_1_ce0),
    .weightMem3_V_1_d0(grp_DoCompute_fu_715_weightMem3_V_1_d0),
    .weightMem3_V_1_q0(weightMem3_V_1_q0),
    .weightMem3_V_1_we0(grp_DoCompute_fu_715_weightMem3_V_1_we0),
    .weightMem3_V_1_address1(grp_DoCompute_fu_715_weightMem3_V_1_address1),
    .weightMem3_V_1_ce1(grp_DoCompute_fu_715_weightMem3_V_1_ce1),
    .weightMem3_V_1_d1(grp_DoCompute_fu_715_weightMem3_V_1_d1),
    .weightMem3_V_1_q1(32'd0),
    .weightMem3_V_1_we1(grp_DoCompute_fu_715_weightMem3_V_1_we1),
    .weightMem3_V_2_address0(grp_DoCompute_fu_715_weightMem3_V_2_address0),
    .weightMem3_V_2_ce0(grp_DoCompute_fu_715_weightMem3_V_2_ce0),
    .weightMem3_V_2_d0(grp_DoCompute_fu_715_weightMem3_V_2_d0),
    .weightMem3_V_2_q0(weightMem3_V_2_q0),
    .weightMem3_V_2_we0(grp_DoCompute_fu_715_weightMem3_V_2_we0),
    .weightMem3_V_2_address1(grp_DoCompute_fu_715_weightMem3_V_2_address1),
    .weightMem3_V_2_ce1(grp_DoCompute_fu_715_weightMem3_V_2_ce1),
    .weightMem3_V_2_d1(grp_DoCompute_fu_715_weightMem3_V_2_d1),
    .weightMem3_V_2_q1(32'd0),
    .weightMem3_V_2_we1(grp_DoCompute_fu_715_weightMem3_V_2_we1),
    .weightMem3_V_3_address0(grp_DoCompute_fu_715_weightMem3_V_3_address0),
    .weightMem3_V_3_ce0(grp_DoCompute_fu_715_weightMem3_V_3_ce0),
    .weightMem3_V_3_d0(grp_DoCompute_fu_715_weightMem3_V_3_d0),
    .weightMem3_V_3_q0(weightMem3_V_3_q0),
    .weightMem3_V_3_we0(grp_DoCompute_fu_715_weightMem3_V_3_we0),
    .weightMem3_V_3_address1(grp_DoCompute_fu_715_weightMem3_V_3_address1),
    .weightMem3_V_3_ce1(grp_DoCompute_fu_715_weightMem3_V_3_ce1),
    .weightMem3_V_3_d1(grp_DoCompute_fu_715_weightMem3_V_3_d1),
    .weightMem3_V_3_q1(32'd0),
    .weightMem3_V_3_we1(grp_DoCompute_fu_715_weightMem3_V_3_we1),
    .weightMem3_V_4_address0(grp_DoCompute_fu_715_weightMem3_V_4_address0),
    .weightMem3_V_4_ce0(grp_DoCompute_fu_715_weightMem3_V_4_ce0),
    .weightMem3_V_4_d0(grp_DoCompute_fu_715_weightMem3_V_4_d0),
    .weightMem3_V_4_q0(weightMem3_V_4_q0),
    .weightMem3_V_4_we0(grp_DoCompute_fu_715_weightMem3_V_4_we0),
    .weightMem3_V_4_address1(grp_DoCompute_fu_715_weightMem3_V_4_address1),
    .weightMem3_V_4_ce1(grp_DoCompute_fu_715_weightMem3_V_4_ce1),
    .weightMem3_V_4_d1(grp_DoCompute_fu_715_weightMem3_V_4_d1),
    .weightMem3_V_4_q1(32'd0),
    .weightMem3_V_4_we1(grp_DoCompute_fu_715_weightMem3_V_4_we1),
    .weightMem3_V_5_address0(grp_DoCompute_fu_715_weightMem3_V_5_address0),
    .weightMem3_V_5_ce0(grp_DoCompute_fu_715_weightMem3_V_5_ce0),
    .weightMem3_V_5_d0(grp_DoCompute_fu_715_weightMem3_V_5_d0),
    .weightMem3_V_5_q0(weightMem3_V_5_q0),
    .weightMem3_V_5_we0(grp_DoCompute_fu_715_weightMem3_V_5_we0),
    .weightMem3_V_5_address1(grp_DoCompute_fu_715_weightMem3_V_5_address1),
    .weightMem3_V_5_ce1(grp_DoCompute_fu_715_weightMem3_V_5_ce1),
    .weightMem3_V_5_d1(grp_DoCompute_fu_715_weightMem3_V_5_d1),
    .weightMem3_V_5_q1(32'd0),
    .weightMem3_V_5_we1(grp_DoCompute_fu_715_weightMem3_V_5_we1),
    .weightMem3_V_6_address0(grp_DoCompute_fu_715_weightMem3_V_6_address0),
    .weightMem3_V_6_ce0(grp_DoCompute_fu_715_weightMem3_V_6_ce0),
    .weightMem3_V_6_d0(grp_DoCompute_fu_715_weightMem3_V_6_d0),
    .weightMem3_V_6_q0(weightMem3_V_6_q0),
    .weightMem3_V_6_we0(grp_DoCompute_fu_715_weightMem3_V_6_we0),
    .weightMem3_V_6_address1(grp_DoCompute_fu_715_weightMem3_V_6_address1),
    .weightMem3_V_6_ce1(grp_DoCompute_fu_715_weightMem3_V_6_ce1),
    .weightMem3_V_6_d1(grp_DoCompute_fu_715_weightMem3_V_6_d1),
    .weightMem3_V_6_q1(32'd0),
    .weightMem3_V_6_we1(grp_DoCompute_fu_715_weightMem3_V_6_we1),
    .weightMem3_V_7_address0(grp_DoCompute_fu_715_weightMem3_V_7_address0),
    .weightMem3_V_7_ce0(grp_DoCompute_fu_715_weightMem3_V_7_ce0),
    .weightMem3_V_7_d0(grp_DoCompute_fu_715_weightMem3_V_7_d0),
    .weightMem3_V_7_q0(weightMem3_V_7_q0),
    .weightMem3_V_7_we0(grp_DoCompute_fu_715_weightMem3_V_7_we0),
    .weightMem3_V_7_address1(grp_DoCompute_fu_715_weightMem3_V_7_address1),
    .weightMem3_V_7_ce1(grp_DoCompute_fu_715_weightMem3_V_7_ce1),
    .weightMem3_V_7_d1(grp_DoCompute_fu_715_weightMem3_V_7_d1),
    .weightMem3_V_7_q1(32'd0),
    .weightMem3_V_7_we1(grp_DoCompute_fu_715_weightMem3_V_7_we1),
    .weightMem3_V_8_address0(grp_DoCompute_fu_715_weightMem3_V_8_address0),
    .weightMem3_V_8_ce0(grp_DoCompute_fu_715_weightMem3_V_8_ce0),
    .weightMem3_V_8_d0(grp_DoCompute_fu_715_weightMem3_V_8_d0),
    .weightMem3_V_8_q0(weightMem3_V_8_q0),
    .weightMem3_V_8_we0(grp_DoCompute_fu_715_weightMem3_V_8_we0),
    .weightMem3_V_8_address1(grp_DoCompute_fu_715_weightMem3_V_8_address1),
    .weightMem3_V_8_ce1(grp_DoCompute_fu_715_weightMem3_V_8_ce1),
    .weightMem3_V_8_d1(grp_DoCompute_fu_715_weightMem3_V_8_d1),
    .weightMem3_V_8_q1(32'd0),
    .weightMem3_V_8_we1(grp_DoCompute_fu_715_weightMem3_V_8_we1),
    .weightMem3_V_9_address0(grp_DoCompute_fu_715_weightMem3_V_9_address0),
    .weightMem3_V_9_ce0(grp_DoCompute_fu_715_weightMem3_V_9_ce0),
    .weightMem3_V_9_d0(grp_DoCompute_fu_715_weightMem3_V_9_d0),
    .weightMem3_V_9_q0(weightMem3_V_9_q0),
    .weightMem3_V_9_we0(grp_DoCompute_fu_715_weightMem3_V_9_we0),
    .weightMem3_V_9_address1(grp_DoCompute_fu_715_weightMem3_V_9_address1),
    .weightMem3_V_9_ce1(grp_DoCompute_fu_715_weightMem3_V_9_ce1),
    .weightMem3_V_9_d1(grp_DoCompute_fu_715_weightMem3_V_9_d1),
    .weightMem3_V_9_q1(32'd0),
    .weightMem3_V_9_we1(grp_DoCompute_fu_715_weightMem3_V_9_we1),
    .weightMem3_V_10_address0(grp_DoCompute_fu_715_weightMem3_V_10_address0),
    .weightMem3_V_10_ce0(grp_DoCompute_fu_715_weightMem3_V_10_ce0),
    .weightMem3_V_10_d0(grp_DoCompute_fu_715_weightMem3_V_10_d0),
    .weightMem3_V_10_q0(weightMem3_V_10_q0),
    .weightMem3_V_10_we0(grp_DoCompute_fu_715_weightMem3_V_10_we0),
    .weightMem3_V_10_address1(grp_DoCompute_fu_715_weightMem3_V_10_address1),
    .weightMem3_V_10_ce1(grp_DoCompute_fu_715_weightMem3_V_10_ce1),
    .weightMem3_V_10_d1(grp_DoCompute_fu_715_weightMem3_V_10_d1),
    .weightMem3_V_10_q1(32'd0),
    .weightMem3_V_10_we1(grp_DoCompute_fu_715_weightMem3_V_10_we1),
    .weightMem3_V_11_address0(grp_DoCompute_fu_715_weightMem3_V_11_address0),
    .weightMem3_V_11_ce0(grp_DoCompute_fu_715_weightMem3_V_11_ce0),
    .weightMem3_V_11_d0(grp_DoCompute_fu_715_weightMem3_V_11_d0),
    .weightMem3_V_11_q0(weightMem3_V_11_q0),
    .weightMem3_V_11_we0(grp_DoCompute_fu_715_weightMem3_V_11_we0),
    .weightMem3_V_11_address1(grp_DoCompute_fu_715_weightMem3_V_11_address1),
    .weightMem3_V_11_ce1(grp_DoCompute_fu_715_weightMem3_V_11_ce1),
    .weightMem3_V_11_d1(grp_DoCompute_fu_715_weightMem3_V_11_d1),
    .weightMem3_V_11_q1(32'd0),
    .weightMem3_V_11_we1(grp_DoCompute_fu_715_weightMem3_V_11_we1),
    .weightMem3_V_12_address0(grp_DoCompute_fu_715_weightMem3_V_12_address0),
    .weightMem3_V_12_ce0(grp_DoCompute_fu_715_weightMem3_V_12_ce0),
    .weightMem3_V_12_d0(grp_DoCompute_fu_715_weightMem3_V_12_d0),
    .weightMem3_V_12_q0(weightMem3_V_12_q0),
    .weightMem3_V_12_we0(grp_DoCompute_fu_715_weightMem3_V_12_we0),
    .weightMem3_V_12_address1(grp_DoCompute_fu_715_weightMem3_V_12_address1),
    .weightMem3_V_12_ce1(grp_DoCompute_fu_715_weightMem3_V_12_ce1),
    .weightMem3_V_12_d1(grp_DoCompute_fu_715_weightMem3_V_12_d1),
    .weightMem3_V_12_q1(32'd0),
    .weightMem3_V_12_we1(grp_DoCompute_fu_715_weightMem3_V_12_we1),
    .weightMem3_V_13_address0(grp_DoCompute_fu_715_weightMem3_V_13_address0),
    .weightMem3_V_13_ce0(grp_DoCompute_fu_715_weightMem3_V_13_ce0),
    .weightMem3_V_13_d0(grp_DoCompute_fu_715_weightMem3_V_13_d0),
    .weightMem3_V_13_q0(weightMem3_V_13_q0),
    .weightMem3_V_13_we0(grp_DoCompute_fu_715_weightMem3_V_13_we0),
    .weightMem3_V_13_address1(grp_DoCompute_fu_715_weightMem3_V_13_address1),
    .weightMem3_V_13_ce1(grp_DoCompute_fu_715_weightMem3_V_13_ce1),
    .weightMem3_V_13_d1(grp_DoCompute_fu_715_weightMem3_V_13_d1),
    .weightMem3_V_13_q1(32'd0),
    .weightMem3_V_13_we1(grp_DoCompute_fu_715_weightMem3_V_13_we1),
    .weightMem3_V_14_address0(grp_DoCompute_fu_715_weightMem3_V_14_address0),
    .weightMem3_V_14_ce0(grp_DoCompute_fu_715_weightMem3_V_14_ce0),
    .weightMem3_V_14_d0(grp_DoCompute_fu_715_weightMem3_V_14_d0),
    .weightMem3_V_14_q0(weightMem3_V_14_q0),
    .weightMem3_V_14_we0(grp_DoCompute_fu_715_weightMem3_V_14_we0),
    .weightMem3_V_14_address1(grp_DoCompute_fu_715_weightMem3_V_14_address1),
    .weightMem3_V_14_ce1(grp_DoCompute_fu_715_weightMem3_V_14_ce1),
    .weightMem3_V_14_d1(grp_DoCompute_fu_715_weightMem3_V_14_d1),
    .weightMem3_V_14_q1(32'd0),
    .weightMem3_V_14_we1(grp_DoCompute_fu_715_weightMem3_V_14_we1),
    .weightMem3_V_15_address0(grp_DoCompute_fu_715_weightMem3_V_15_address0),
    .weightMem3_V_15_ce0(grp_DoCompute_fu_715_weightMem3_V_15_ce0),
    .weightMem3_V_15_d0(grp_DoCompute_fu_715_weightMem3_V_15_d0),
    .weightMem3_V_15_q0(weightMem3_V_15_q0),
    .weightMem3_V_15_we0(grp_DoCompute_fu_715_weightMem3_V_15_we0),
    .weightMem3_V_15_address1(grp_DoCompute_fu_715_weightMem3_V_15_address1),
    .weightMem3_V_15_ce1(grp_DoCompute_fu_715_weightMem3_V_15_ce1),
    .weightMem3_V_15_d1(grp_DoCompute_fu_715_weightMem3_V_15_d1),
    .weightMem3_V_15_q1(32'd0),
    .weightMem3_V_15_we1(grp_DoCompute_fu_715_weightMem3_V_15_we1),
    .thresMem3_V_0_address0(grp_DoCompute_fu_715_thresMem3_V_0_address0),
    .thresMem3_V_0_ce0(grp_DoCompute_fu_715_thresMem3_V_0_ce0),
    .thresMem3_V_0_d0(grp_DoCompute_fu_715_thresMem3_V_0_d0),
    .thresMem3_V_0_q0(thresMem3_V_0_q0),
    .thresMem3_V_0_we0(grp_DoCompute_fu_715_thresMem3_V_0_we0),
    .thresMem3_V_0_address1(grp_DoCompute_fu_715_thresMem3_V_0_address1),
    .thresMem3_V_0_ce1(grp_DoCompute_fu_715_thresMem3_V_0_ce1),
    .thresMem3_V_0_d1(grp_DoCompute_fu_715_thresMem3_V_0_d1),
    .thresMem3_V_0_q1(24'd0),
    .thresMem3_V_0_we1(grp_DoCompute_fu_715_thresMem3_V_0_we1),
    .thresMem3_V_1_address0(grp_DoCompute_fu_715_thresMem3_V_1_address0),
    .thresMem3_V_1_ce0(grp_DoCompute_fu_715_thresMem3_V_1_ce0),
    .thresMem3_V_1_d0(grp_DoCompute_fu_715_thresMem3_V_1_d0),
    .thresMem3_V_1_q0(thresMem3_V_1_q0),
    .thresMem3_V_1_we0(grp_DoCompute_fu_715_thresMem3_V_1_we0),
    .thresMem3_V_1_address1(grp_DoCompute_fu_715_thresMem3_V_1_address1),
    .thresMem3_V_1_ce1(grp_DoCompute_fu_715_thresMem3_V_1_ce1),
    .thresMem3_V_1_d1(grp_DoCompute_fu_715_thresMem3_V_1_d1),
    .thresMem3_V_1_q1(24'd0),
    .thresMem3_V_1_we1(grp_DoCompute_fu_715_thresMem3_V_1_we1),
    .thresMem3_V_2_address0(grp_DoCompute_fu_715_thresMem3_V_2_address0),
    .thresMem3_V_2_ce0(grp_DoCompute_fu_715_thresMem3_V_2_ce0),
    .thresMem3_V_2_d0(grp_DoCompute_fu_715_thresMem3_V_2_d0),
    .thresMem3_V_2_q0(thresMem3_V_2_q0),
    .thresMem3_V_2_we0(grp_DoCompute_fu_715_thresMem3_V_2_we0),
    .thresMem3_V_2_address1(grp_DoCompute_fu_715_thresMem3_V_2_address1),
    .thresMem3_V_2_ce1(grp_DoCompute_fu_715_thresMem3_V_2_ce1),
    .thresMem3_V_2_d1(grp_DoCompute_fu_715_thresMem3_V_2_d1),
    .thresMem3_V_2_q1(24'd0),
    .thresMem3_V_2_we1(grp_DoCompute_fu_715_thresMem3_V_2_we1),
    .thresMem3_V_3_address0(grp_DoCompute_fu_715_thresMem3_V_3_address0),
    .thresMem3_V_3_ce0(grp_DoCompute_fu_715_thresMem3_V_3_ce0),
    .thresMem3_V_3_d0(grp_DoCompute_fu_715_thresMem3_V_3_d0),
    .thresMem3_V_3_q0(thresMem3_V_3_q0),
    .thresMem3_V_3_we0(grp_DoCompute_fu_715_thresMem3_V_3_we0),
    .thresMem3_V_3_address1(grp_DoCompute_fu_715_thresMem3_V_3_address1),
    .thresMem3_V_3_ce1(grp_DoCompute_fu_715_thresMem3_V_3_ce1),
    .thresMem3_V_3_d1(grp_DoCompute_fu_715_thresMem3_V_3_d1),
    .thresMem3_V_3_q1(24'd0),
    .thresMem3_V_3_we1(grp_DoCompute_fu_715_thresMem3_V_3_we1),
    .thresMem3_V_4_address0(grp_DoCompute_fu_715_thresMem3_V_4_address0),
    .thresMem3_V_4_ce0(grp_DoCompute_fu_715_thresMem3_V_4_ce0),
    .thresMem3_V_4_d0(grp_DoCompute_fu_715_thresMem3_V_4_d0),
    .thresMem3_V_4_q0(thresMem3_V_4_q0),
    .thresMem3_V_4_we0(grp_DoCompute_fu_715_thresMem3_V_4_we0),
    .thresMem3_V_4_address1(grp_DoCompute_fu_715_thresMem3_V_4_address1),
    .thresMem3_V_4_ce1(grp_DoCompute_fu_715_thresMem3_V_4_ce1),
    .thresMem3_V_4_d1(grp_DoCompute_fu_715_thresMem3_V_4_d1),
    .thresMem3_V_4_q1(24'd0),
    .thresMem3_V_4_we1(grp_DoCompute_fu_715_thresMem3_V_4_we1),
    .thresMem3_V_5_address0(grp_DoCompute_fu_715_thresMem3_V_5_address0),
    .thresMem3_V_5_ce0(grp_DoCompute_fu_715_thresMem3_V_5_ce0),
    .thresMem3_V_5_d0(grp_DoCompute_fu_715_thresMem3_V_5_d0),
    .thresMem3_V_5_q0(thresMem3_V_5_q0),
    .thresMem3_V_5_we0(grp_DoCompute_fu_715_thresMem3_V_5_we0),
    .thresMem3_V_5_address1(grp_DoCompute_fu_715_thresMem3_V_5_address1),
    .thresMem3_V_5_ce1(grp_DoCompute_fu_715_thresMem3_V_5_ce1),
    .thresMem3_V_5_d1(grp_DoCompute_fu_715_thresMem3_V_5_d1),
    .thresMem3_V_5_q1(24'd0),
    .thresMem3_V_5_we1(grp_DoCompute_fu_715_thresMem3_V_5_we1),
    .thresMem3_V_6_address0(grp_DoCompute_fu_715_thresMem3_V_6_address0),
    .thresMem3_V_6_ce0(grp_DoCompute_fu_715_thresMem3_V_6_ce0),
    .thresMem3_V_6_d0(grp_DoCompute_fu_715_thresMem3_V_6_d0),
    .thresMem3_V_6_q0(thresMem3_V_6_q0),
    .thresMem3_V_6_we0(grp_DoCompute_fu_715_thresMem3_V_6_we0),
    .thresMem3_V_6_address1(grp_DoCompute_fu_715_thresMem3_V_6_address1),
    .thresMem3_V_6_ce1(grp_DoCompute_fu_715_thresMem3_V_6_ce1),
    .thresMem3_V_6_d1(grp_DoCompute_fu_715_thresMem3_V_6_d1),
    .thresMem3_V_6_q1(24'd0),
    .thresMem3_V_6_we1(grp_DoCompute_fu_715_thresMem3_V_6_we1),
    .thresMem3_V_7_address0(grp_DoCompute_fu_715_thresMem3_V_7_address0),
    .thresMem3_V_7_ce0(grp_DoCompute_fu_715_thresMem3_V_7_ce0),
    .thresMem3_V_7_d0(grp_DoCompute_fu_715_thresMem3_V_7_d0),
    .thresMem3_V_7_q0(thresMem3_V_7_q0),
    .thresMem3_V_7_we0(grp_DoCompute_fu_715_thresMem3_V_7_we0),
    .thresMem3_V_7_address1(grp_DoCompute_fu_715_thresMem3_V_7_address1),
    .thresMem3_V_7_ce1(grp_DoCompute_fu_715_thresMem3_V_7_ce1),
    .thresMem3_V_7_d1(grp_DoCompute_fu_715_thresMem3_V_7_d1),
    .thresMem3_V_7_q1(24'd0),
    .thresMem3_V_7_we1(grp_DoCompute_fu_715_thresMem3_V_7_we1),
    .thresMem3_V_8_address0(grp_DoCompute_fu_715_thresMem3_V_8_address0),
    .thresMem3_V_8_ce0(grp_DoCompute_fu_715_thresMem3_V_8_ce0),
    .thresMem3_V_8_d0(grp_DoCompute_fu_715_thresMem3_V_8_d0),
    .thresMem3_V_8_q0(thresMem3_V_8_q0),
    .thresMem3_V_8_we0(grp_DoCompute_fu_715_thresMem3_V_8_we0),
    .thresMem3_V_8_address1(grp_DoCompute_fu_715_thresMem3_V_8_address1),
    .thresMem3_V_8_ce1(grp_DoCompute_fu_715_thresMem3_V_8_ce1),
    .thresMem3_V_8_d1(grp_DoCompute_fu_715_thresMem3_V_8_d1),
    .thresMem3_V_8_q1(24'd0),
    .thresMem3_V_8_we1(grp_DoCompute_fu_715_thresMem3_V_8_we1),
    .thresMem3_V_9_address0(grp_DoCompute_fu_715_thresMem3_V_9_address0),
    .thresMem3_V_9_ce0(grp_DoCompute_fu_715_thresMem3_V_9_ce0),
    .thresMem3_V_9_d0(grp_DoCompute_fu_715_thresMem3_V_9_d0),
    .thresMem3_V_9_q0(thresMem3_V_9_q0),
    .thresMem3_V_9_we0(grp_DoCompute_fu_715_thresMem3_V_9_we0),
    .thresMem3_V_9_address1(grp_DoCompute_fu_715_thresMem3_V_9_address1),
    .thresMem3_V_9_ce1(grp_DoCompute_fu_715_thresMem3_V_9_ce1),
    .thresMem3_V_9_d1(grp_DoCompute_fu_715_thresMem3_V_9_d1),
    .thresMem3_V_9_q1(24'd0),
    .thresMem3_V_9_we1(grp_DoCompute_fu_715_thresMem3_V_9_we1),
    .thresMem3_V_10_address0(grp_DoCompute_fu_715_thresMem3_V_10_address0),
    .thresMem3_V_10_ce0(grp_DoCompute_fu_715_thresMem3_V_10_ce0),
    .thresMem3_V_10_d0(grp_DoCompute_fu_715_thresMem3_V_10_d0),
    .thresMem3_V_10_q0(thresMem3_V_10_q0),
    .thresMem3_V_10_we0(grp_DoCompute_fu_715_thresMem3_V_10_we0),
    .thresMem3_V_10_address1(grp_DoCompute_fu_715_thresMem3_V_10_address1),
    .thresMem3_V_10_ce1(grp_DoCompute_fu_715_thresMem3_V_10_ce1),
    .thresMem3_V_10_d1(grp_DoCompute_fu_715_thresMem3_V_10_d1),
    .thresMem3_V_10_q1(24'd0),
    .thresMem3_V_10_we1(grp_DoCompute_fu_715_thresMem3_V_10_we1),
    .thresMem3_V_11_address0(grp_DoCompute_fu_715_thresMem3_V_11_address0),
    .thresMem3_V_11_ce0(grp_DoCompute_fu_715_thresMem3_V_11_ce0),
    .thresMem3_V_11_d0(grp_DoCompute_fu_715_thresMem3_V_11_d0),
    .thresMem3_V_11_q0(thresMem3_V_11_q0),
    .thresMem3_V_11_we0(grp_DoCompute_fu_715_thresMem3_V_11_we0),
    .thresMem3_V_11_address1(grp_DoCompute_fu_715_thresMem3_V_11_address1),
    .thresMem3_V_11_ce1(grp_DoCompute_fu_715_thresMem3_V_11_ce1),
    .thresMem3_V_11_d1(grp_DoCompute_fu_715_thresMem3_V_11_d1),
    .thresMem3_V_11_q1(24'd0),
    .thresMem3_V_11_we1(grp_DoCompute_fu_715_thresMem3_V_11_we1),
    .thresMem3_V_12_address0(grp_DoCompute_fu_715_thresMem3_V_12_address0),
    .thresMem3_V_12_ce0(grp_DoCompute_fu_715_thresMem3_V_12_ce0),
    .thresMem3_V_12_d0(grp_DoCompute_fu_715_thresMem3_V_12_d0),
    .thresMem3_V_12_q0(thresMem3_V_12_q0),
    .thresMem3_V_12_we0(grp_DoCompute_fu_715_thresMem3_V_12_we0),
    .thresMem3_V_12_address1(grp_DoCompute_fu_715_thresMem3_V_12_address1),
    .thresMem3_V_12_ce1(grp_DoCompute_fu_715_thresMem3_V_12_ce1),
    .thresMem3_V_12_d1(grp_DoCompute_fu_715_thresMem3_V_12_d1),
    .thresMem3_V_12_q1(24'd0),
    .thresMem3_V_12_we1(grp_DoCompute_fu_715_thresMem3_V_12_we1),
    .thresMem3_V_13_address0(grp_DoCompute_fu_715_thresMem3_V_13_address0),
    .thresMem3_V_13_ce0(grp_DoCompute_fu_715_thresMem3_V_13_ce0),
    .thresMem3_V_13_d0(grp_DoCompute_fu_715_thresMem3_V_13_d0),
    .thresMem3_V_13_q0(thresMem3_V_13_q0),
    .thresMem3_V_13_we0(grp_DoCompute_fu_715_thresMem3_V_13_we0),
    .thresMem3_V_13_address1(grp_DoCompute_fu_715_thresMem3_V_13_address1),
    .thresMem3_V_13_ce1(grp_DoCompute_fu_715_thresMem3_V_13_ce1),
    .thresMem3_V_13_d1(grp_DoCompute_fu_715_thresMem3_V_13_d1),
    .thresMem3_V_13_q1(24'd0),
    .thresMem3_V_13_we1(grp_DoCompute_fu_715_thresMem3_V_13_we1),
    .thresMem3_V_14_address0(grp_DoCompute_fu_715_thresMem3_V_14_address0),
    .thresMem3_V_14_ce0(grp_DoCompute_fu_715_thresMem3_V_14_ce0),
    .thresMem3_V_14_d0(grp_DoCompute_fu_715_thresMem3_V_14_d0),
    .thresMem3_V_14_q0(thresMem3_V_14_q0),
    .thresMem3_V_14_we0(grp_DoCompute_fu_715_thresMem3_V_14_we0),
    .thresMem3_V_14_address1(grp_DoCompute_fu_715_thresMem3_V_14_address1),
    .thresMem3_V_14_ce1(grp_DoCompute_fu_715_thresMem3_V_14_ce1),
    .thresMem3_V_14_d1(grp_DoCompute_fu_715_thresMem3_V_14_d1),
    .thresMem3_V_14_q1(24'd0),
    .thresMem3_V_14_we1(grp_DoCompute_fu_715_thresMem3_V_14_we1),
    .thresMem3_V_15_address0(grp_DoCompute_fu_715_thresMem3_V_15_address0),
    .thresMem3_V_15_ce0(grp_DoCompute_fu_715_thresMem3_V_15_ce0),
    .thresMem3_V_15_d0(grp_DoCompute_fu_715_thresMem3_V_15_d0),
    .thresMem3_V_15_q0(thresMem3_V_15_q0),
    .thresMem3_V_15_we0(grp_DoCompute_fu_715_thresMem3_V_15_we0),
    .thresMem3_V_15_address1(grp_DoCompute_fu_715_thresMem3_V_15_address1),
    .thresMem3_V_15_ce1(grp_DoCompute_fu_715_thresMem3_V_15_ce1),
    .thresMem3_V_15_d1(grp_DoCompute_fu_715_thresMem3_V_15_d1),
    .thresMem3_V_15_q1(24'd0),
    .thresMem3_V_15_we1(grp_DoCompute_fu_715_thresMem3_V_15_we1),
    .alphaMem3_V_0_address0(grp_DoCompute_fu_715_alphaMem3_V_0_address0),
    .alphaMem3_V_0_ce0(grp_DoCompute_fu_715_alphaMem3_V_0_ce0),
    .alphaMem3_V_0_d0(grp_DoCompute_fu_715_alphaMem3_V_0_d0),
    .alphaMem3_V_0_q0(alphaMem3_V_0_q0),
    .alphaMem3_V_0_we0(grp_DoCompute_fu_715_alphaMem3_V_0_we0),
    .alphaMem3_V_0_address1(grp_DoCompute_fu_715_alphaMem3_V_0_address1),
    .alphaMem3_V_0_ce1(grp_DoCompute_fu_715_alphaMem3_V_0_ce1),
    .alphaMem3_V_0_d1(grp_DoCompute_fu_715_alphaMem3_V_0_d1),
    .alphaMem3_V_0_q1(24'd0),
    .alphaMem3_V_0_we1(grp_DoCompute_fu_715_alphaMem3_V_0_we1),
    .alphaMem3_V_1_address0(grp_DoCompute_fu_715_alphaMem3_V_1_address0),
    .alphaMem3_V_1_ce0(grp_DoCompute_fu_715_alphaMem3_V_1_ce0),
    .alphaMem3_V_1_d0(grp_DoCompute_fu_715_alphaMem3_V_1_d0),
    .alphaMem3_V_1_q0(alphaMem3_V_1_q0),
    .alphaMem3_V_1_we0(grp_DoCompute_fu_715_alphaMem3_V_1_we0),
    .alphaMem3_V_1_address1(grp_DoCompute_fu_715_alphaMem3_V_1_address1),
    .alphaMem3_V_1_ce1(grp_DoCompute_fu_715_alphaMem3_V_1_ce1),
    .alphaMem3_V_1_d1(grp_DoCompute_fu_715_alphaMem3_V_1_d1),
    .alphaMem3_V_1_q1(24'd0),
    .alphaMem3_V_1_we1(grp_DoCompute_fu_715_alphaMem3_V_1_we1),
    .alphaMem3_V_2_address0(grp_DoCompute_fu_715_alphaMem3_V_2_address0),
    .alphaMem3_V_2_ce0(grp_DoCompute_fu_715_alphaMem3_V_2_ce0),
    .alphaMem3_V_2_d0(grp_DoCompute_fu_715_alphaMem3_V_2_d0),
    .alphaMem3_V_2_q0(alphaMem3_V_2_q0),
    .alphaMem3_V_2_we0(grp_DoCompute_fu_715_alphaMem3_V_2_we0),
    .alphaMem3_V_2_address1(grp_DoCompute_fu_715_alphaMem3_V_2_address1),
    .alphaMem3_V_2_ce1(grp_DoCompute_fu_715_alphaMem3_V_2_ce1),
    .alphaMem3_V_2_d1(grp_DoCompute_fu_715_alphaMem3_V_2_d1),
    .alphaMem3_V_2_q1(24'd0),
    .alphaMem3_V_2_we1(grp_DoCompute_fu_715_alphaMem3_V_2_we1),
    .alphaMem3_V_3_address0(grp_DoCompute_fu_715_alphaMem3_V_3_address0),
    .alphaMem3_V_3_ce0(grp_DoCompute_fu_715_alphaMem3_V_3_ce0),
    .alphaMem3_V_3_d0(grp_DoCompute_fu_715_alphaMem3_V_3_d0),
    .alphaMem3_V_3_q0(alphaMem3_V_3_q0),
    .alphaMem3_V_3_we0(grp_DoCompute_fu_715_alphaMem3_V_3_we0),
    .alphaMem3_V_3_address1(grp_DoCompute_fu_715_alphaMem3_V_3_address1),
    .alphaMem3_V_3_ce1(grp_DoCompute_fu_715_alphaMem3_V_3_ce1),
    .alphaMem3_V_3_d1(grp_DoCompute_fu_715_alphaMem3_V_3_d1),
    .alphaMem3_V_3_q1(24'd0),
    .alphaMem3_V_3_we1(grp_DoCompute_fu_715_alphaMem3_V_3_we1),
    .alphaMem3_V_4_address0(grp_DoCompute_fu_715_alphaMem3_V_4_address0),
    .alphaMem3_V_4_ce0(grp_DoCompute_fu_715_alphaMem3_V_4_ce0),
    .alphaMem3_V_4_d0(grp_DoCompute_fu_715_alphaMem3_V_4_d0),
    .alphaMem3_V_4_q0(alphaMem3_V_4_q0),
    .alphaMem3_V_4_we0(grp_DoCompute_fu_715_alphaMem3_V_4_we0),
    .alphaMem3_V_4_address1(grp_DoCompute_fu_715_alphaMem3_V_4_address1),
    .alphaMem3_V_4_ce1(grp_DoCompute_fu_715_alphaMem3_V_4_ce1),
    .alphaMem3_V_4_d1(grp_DoCompute_fu_715_alphaMem3_V_4_d1),
    .alphaMem3_V_4_q1(24'd0),
    .alphaMem3_V_4_we1(grp_DoCompute_fu_715_alphaMem3_V_4_we1),
    .alphaMem3_V_5_address0(grp_DoCompute_fu_715_alphaMem3_V_5_address0),
    .alphaMem3_V_5_ce0(grp_DoCompute_fu_715_alphaMem3_V_5_ce0),
    .alphaMem3_V_5_d0(grp_DoCompute_fu_715_alphaMem3_V_5_d0),
    .alphaMem3_V_5_q0(alphaMem3_V_5_q0),
    .alphaMem3_V_5_we0(grp_DoCompute_fu_715_alphaMem3_V_5_we0),
    .alphaMem3_V_5_address1(grp_DoCompute_fu_715_alphaMem3_V_5_address1),
    .alphaMem3_V_5_ce1(grp_DoCompute_fu_715_alphaMem3_V_5_ce1),
    .alphaMem3_V_5_d1(grp_DoCompute_fu_715_alphaMem3_V_5_d1),
    .alphaMem3_V_5_q1(24'd0),
    .alphaMem3_V_5_we1(grp_DoCompute_fu_715_alphaMem3_V_5_we1),
    .alphaMem3_V_6_address0(grp_DoCompute_fu_715_alphaMem3_V_6_address0),
    .alphaMem3_V_6_ce0(grp_DoCompute_fu_715_alphaMem3_V_6_ce0),
    .alphaMem3_V_6_d0(grp_DoCompute_fu_715_alphaMem3_V_6_d0),
    .alphaMem3_V_6_q0(alphaMem3_V_6_q0),
    .alphaMem3_V_6_we0(grp_DoCompute_fu_715_alphaMem3_V_6_we0),
    .alphaMem3_V_6_address1(grp_DoCompute_fu_715_alphaMem3_V_6_address1),
    .alphaMem3_V_6_ce1(grp_DoCompute_fu_715_alphaMem3_V_6_ce1),
    .alphaMem3_V_6_d1(grp_DoCompute_fu_715_alphaMem3_V_6_d1),
    .alphaMem3_V_6_q1(24'd0),
    .alphaMem3_V_6_we1(grp_DoCompute_fu_715_alphaMem3_V_6_we1),
    .alphaMem3_V_7_address0(grp_DoCompute_fu_715_alphaMem3_V_7_address0),
    .alphaMem3_V_7_ce0(grp_DoCompute_fu_715_alphaMem3_V_7_ce0),
    .alphaMem3_V_7_d0(grp_DoCompute_fu_715_alphaMem3_V_7_d0),
    .alphaMem3_V_7_q0(alphaMem3_V_7_q0),
    .alphaMem3_V_7_we0(grp_DoCompute_fu_715_alphaMem3_V_7_we0),
    .alphaMem3_V_7_address1(grp_DoCompute_fu_715_alphaMem3_V_7_address1),
    .alphaMem3_V_7_ce1(grp_DoCompute_fu_715_alphaMem3_V_7_ce1),
    .alphaMem3_V_7_d1(grp_DoCompute_fu_715_alphaMem3_V_7_d1),
    .alphaMem3_V_7_q1(24'd0),
    .alphaMem3_V_7_we1(grp_DoCompute_fu_715_alphaMem3_V_7_we1),
    .alphaMem3_V_8_address0(grp_DoCompute_fu_715_alphaMem3_V_8_address0),
    .alphaMem3_V_8_ce0(grp_DoCompute_fu_715_alphaMem3_V_8_ce0),
    .alphaMem3_V_8_d0(grp_DoCompute_fu_715_alphaMem3_V_8_d0),
    .alphaMem3_V_8_q0(alphaMem3_V_8_q0),
    .alphaMem3_V_8_we0(grp_DoCompute_fu_715_alphaMem3_V_8_we0),
    .alphaMem3_V_8_address1(grp_DoCompute_fu_715_alphaMem3_V_8_address1),
    .alphaMem3_V_8_ce1(grp_DoCompute_fu_715_alphaMem3_V_8_ce1),
    .alphaMem3_V_8_d1(grp_DoCompute_fu_715_alphaMem3_V_8_d1),
    .alphaMem3_V_8_q1(24'd0),
    .alphaMem3_V_8_we1(grp_DoCompute_fu_715_alphaMem3_V_8_we1),
    .alphaMem3_V_9_address0(grp_DoCompute_fu_715_alphaMem3_V_9_address0),
    .alphaMem3_V_9_ce0(grp_DoCompute_fu_715_alphaMem3_V_9_ce0),
    .alphaMem3_V_9_d0(grp_DoCompute_fu_715_alphaMem3_V_9_d0),
    .alphaMem3_V_9_q0(alphaMem3_V_9_q0),
    .alphaMem3_V_9_we0(grp_DoCompute_fu_715_alphaMem3_V_9_we0),
    .alphaMem3_V_9_address1(grp_DoCompute_fu_715_alphaMem3_V_9_address1),
    .alphaMem3_V_9_ce1(grp_DoCompute_fu_715_alphaMem3_V_9_ce1),
    .alphaMem3_V_9_d1(grp_DoCompute_fu_715_alphaMem3_V_9_d1),
    .alphaMem3_V_9_q1(24'd0),
    .alphaMem3_V_9_we1(grp_DoCompute_fu_715_alphaMem3_V_9_we1),
    .alphaMem3_V_10_address0(grp_DoCompute_fu_715_alphaMem3_V_10_address0),
    .alphaMem3_V_10_ce0(grp_DoCompute_fu_715_alphaMem3_V_10_ce0),
    .alphaMem3_V_10_d0(grp_DoCompute_fu_715_alphaMem3_V_10_d0),
    .alphaMem3_V_10_q0(alphaMem3_V_10_q0),
    .alphaMem3_V_10_we0(grp_DoCompute_fu_715_alphaMem3_V_10_we0),
    .alphaMem3_V_10_address1(grp_DoCompute_fu_715_alphaMem3_V_10_address1),
    .alphaMem3_V_10_ce1(grp_DoCompute_fu_715_alphaMem3_V_10_ce1),
    .alphaMem3_V_10_d1(grp_DoCompute_fu_715_alphaMem3_V_10_d1),
    .alphaMem3_V_10_q1(24'd0),
    .alphaMem3_V_10_we1(grp_DoCompute_fu_715_alphaMem3_V_10_we1),
    .alphaMem3_V_11_address0(grp_DoCompute_fu_715_alphaMem3_V_11_address0),
    .alphaMem3_V_11_ce0(grp_DoCompute_fu_715_alphaMem3_V_11_ce0),
    .alphaMem3_V_11_d0(grp_DoCompute_fu_715_alphaMem3_V_11_d0),
    .alphaMem3_V_11_q0(alphaMem3_V_11_q0),
    .alphaMem3_V_11_we0(grp_DoCompute_fu_715_alphaMem3_V_11_we0),
    .alphaMem3_V_11_address1(grp_DoCompute_fu_715_alphaMem3_V_11_address1),
    .alphaMem3_V_11_ce1(grp_DoCompute_fu_715_alphaMem3_V_11_ce1),
    .alphaMem3_V_11_d1(grp_DoCompute_fu_715_alphaMem3_V_11_d1),
    .alphaMem3_V_11_q1(24'd0),
    .alphaMem3_V_11_we1(grp_DoCompute_fu_715_alphaMem3_V_11_we1),
    .alphaMem3_V_12_address0(grp_DoCompute_fu_715_alphaMem3_V_12_address0),
    .alphaMem3_V_12_ce0(grp_DoCompute_fu_715_alphaMem3_V_12_ce0),
    .alphaMem3_V_12_d0(grp_DoCompute_fu_715_alphaMem3_V_12_d0),
    .alphaMem3_V_12_q0(alphaMem3_V_12_q0),
    .alphaMem3_V_12_we0(grp_DoCompute_fu_715_alphaMem3_V_12_we0),
    .alphaMem3_V_12_address1(grp_DoCompute_fu_715_alphaMem3_V_12_address1),
    .alphaMem3_V_12_ce1(grp_DoCompute_fu_715_alphaMem3_V_12_ce1),
    .alphaMem3_V_12_d1(grp_DoCompute_fu_715_alphaMem3_V_12_d1),
    .alphaMem3_V_12_q1(24'd0),
    .alphaMem3_V_12_we1(grp_DoCompute_fu_715_alphaMem3_V_12_we1),
    .alphaMem3_V_13_address0(grp_DoCompute_fu_715_alphaMem3_V_13_address0),
    .alphaMem3_V_13_ce0(grp_DoCompute_fu_715_alphaMem3_V_13_ce0),
    .alphaMem3_V_13_d0(grp_DoCompute_fu_715_alphaMem3_V_13_d0),
    .alphaMem3_V_13_q0(alphaMem3_V_13_q0),
    .alphaMem3_V_13_we0(grp_DoCompute_fu_715_alphaMem3_V_13_we0),
    .alphaMem3_V_13_address1(grp_DoCompute_fu_715_alphaMem3_V_13_address1),
    .alphaMem3_V_13_ce1(grp_DoCompute_fu_715_alphaMem3_V_13_ce1),
    .alphaMem3_V_13_d1(grp_DoCompute_fu_715_alphaMem3_V_13_d1),
    .alphaMem3_V_13_q1(24'd0),
    .alphaMem3_V_13_we1(grp_DoCompute_fu_715_alphaMem3_V_13_we1),
    .alphaMem3_V_14_address0(grp_DoCompute_fu_715_alphaMem3_V_14_address0),
    .alphaMem3_V_14_ce0(grp_DoCompute_fu_715_alphaMem3_V_14_ce0),
    .alphaMem3_V_14_d0(grp_DoCompute_fu_715_alphaMem3_V_14_d0),
    .alphaMem3_V_14_q0(alphaMem3_V_14_q0),
    .alphaMem3_V_14_we0(grp_DoCompute_fu_715_alphaMem3_V_14_we0),
    .alphaMem3_V_14_address1(grp_DoCompute_fu_715_alphaMem3_V_14_address1),
    .alphaMem3_V_14_ce1(grp_DoCompute_fu_715_alphaMem3_V_14_ce1),
    .alphaMem3_V_14_d1(grp_DoCompute_fu_715_alphaMem3_V_14_d1),
    .alphaMem3_V_14_q1(24'd0),
    .alphaMem3_V_14_we1(grp_DoCompute_fu_715_alphaMem3_V_14_we1),
    .alphaMem3_V_15_address0(grp_DoCompute_fu_715_alphaMem3_V_15_address0),
    .alphaMem3_V_15_ce0(grp_DoCompute_fu_715_alphaMem3_V_15_ce0),
    .alphaMem3_V_15_d0(grp_DoCompute_fu_715_alphaMem3_V_15_d0),
    .alphaMem3_V_15_q0(alphaMem3_V_15_q0),
    .alphaMem3_V_15_we0(grp_DoCompute_fu_715_alphaMem3_V_15_we0),
    .alphaMem3_V_15_address1(grp_DoCompute_fu_715_alphaMem3_V_15_address1),
    .alphaMem3_V_15_ce1(grp_DoCompute_fu_715_alphaMem3_V_15_ce1),
    .alphaMem3_V_15_d1(grp_DoCompute_fu_715_alphaMem3_V_15_d1),
    .alphaMem3_V_15_q1(24'd0),
    .alphaMem3_V_15_we1(grp_DoCompute_fu_715_alphaMem3_V_15_we1),
    .means_in4_V_0(means_in4_V_0),
    .means_in4_V_1(means_in4_V_1),
    .means_out4_V_0(means_out4_V_0),
    .weightMem4_V_0_address0(grp_DoCompute_fu_715_weightMem4_V_0_address0),
    .weightMem4_V_0_ce0(grp_DoCompute_fu_715_weightMem4_V_0_ce0),
    .weightMem4_V_0_d0(grp_DoCompute_fu_715_weightMem4_V_0_d0),
    .weightMem4_V_0_q0(weightMem4_V_0_q0),
    .weightMem4_V_0_we0(grp_DoCompute_fu_715_weightMem4_V_0_we0),
    .weightMem4_V_0_address1(grp_DoCompute_fu_715_weightMem4_V_0_address1),
    .weightMem4_V_0_ce1(grp_DoCompute_fu_715_weightMem4_V_0_ce1),
    .weightMem4_V_0_d1(grp_DoCompute_fu_715_weightMem4_V_0_d1),
    .weightMem4_V_0_q1(32'd0),
    .weightMem4_V_0_we1(grp_DoCompute_fu_715_weightMem4_V_0_we1),
    .weightMem4_V_1_address0(grp_DoCompute_fu_715_weightMem4_V_1_address0),
    .weightMem4_V_1_ce0(grp_DoCompute_fu_715_weightMem4_V_1_ce0),
    .weightMem4_V_1_d0(grp_DoCompute_fu_715_weightMem4_V_1_d0),
    .weightMem4_V_1_q0(weightMem4_V_1_q0),
    .weightMem4_V_1_we0(grp_DoCompute_fu_715_weightMem4_V_1_we0),
    .weightMem4_V_1_address1(grp_DoCompute_fu_715_weightMem4_V_1_address1),
    .weightMem4_V_1_ce1(grp_DoCompute_fu_715_weightMem4_V_1_ce1),
    .weightMem4_V_1_d1(grp_DoCompute_fu_715_weightMem4_V_1_d1),
    .weightMem4_V_1_q1(32'd0),
    .weightMem4_V_1_we1(grp_DoCompute_fu_715_weightMem4_V_1_we1),
    .weightMem4_V_2_address0(grp_DoCompute_fu_715_weightMem4_V_2_address0),
    .weightMem4_V_2_ce0(grp_DoCompute_fu_715_weightMem4_V_2_ce0),
    .weightMem4_V_2_d0(grp_DoCompute_fu_715_weightMem4_V_2_d0),
    .weightMem4_V_2_q0(weightMem4_V_2_q0),
    .weightMem4_V_2_we0(grp_DoCompute_fu_715_weightMem4_V_2_we0),
    .weightMem4_V_2_address1(grp_DoCompute_fu_715_weightMem4_V_2_address1),
    .weightMem4_V_2_ce1(grp_DoCompute_fu_715_weightMem4_V_2_ce1),
    .weightMem4_V_2_d1(grp_DoCompute_fu_715_weightMem4_V_2_d1),
    .weightMem4_V_2_q1(32'd0),
    .weightMem4_V_2_we1(grp_DoCompute_fu_715_weightMem4_V_2_we1),
    .weightMem4_V_3_address0(grp_DoCompute_fu_715_weightMem4_V_3_address0),
    .weightMem4_V_3_ce0(grp_DoCompute_fu_715_weightMem4_V_3_ce0),
    .weightMem4_V_3_d0(grp_DoCompute_fu_715_weightMem4_V_3_d0),
    .weightMem4_V_3_q0(weightMem4_V_3_q0),
    .weightMem4_V_3_we0(grp_DoCompute_fu_715_weightMem4_V_3_we0),
    .weightMem4_V_3_address1(grp_DoCompute_fu_715_weightMem4_V_3_address1),
    .weightMem4_V_3_ce1(grp_DoCompute_fu_715_weightMem4_V_3_ce1),
    .weightMem4_V_3_d1(grp_DoCompute_fu_715_weightMem4_V_3_d1),
    .weightMem4_V_3_q1(32'd0),
    .weightMem4_V_3_we1(grp_DoCompute_fu_715_weightMem4_V_3_we1),
    .thresMem4_V_0_address0(grp_DoCompute_fu_715_thresMem4_V_0_address0),
    .thresMem4_V_0_ce0(grp_DoCompute_fu_715_thresMem4_V_0_ce0),
    .thresMem4_V_0_d0(grp_DoCompute_fu_715_thresMem4_V_0_d0),
    .thresMem4_V_0_q0(thresMem4_V_0_q0),
    .thresMem4_V_0_we0(grp_DoCompute_fu_715_thresMem4_V_0_we0),
    .thresMem4_V_0_address1(grp_DoCompute_fu_715_thresMem4_V_0_address1),
    .thresMem4_V_0_ce1(grp_DoCompute_fu_715_thresMem4_V_0_ce1),
    .thresMem4_V_0_d1(grp_DoCompute_fu_715_thresMem4_V_0_d1),
    .thresMem4_V_0_q1(24'd0),
    .thresMem4_V_0_we1(grp_DoCompute_fu_715_thresMem4_V_0_we1),
    .thresMem4_V_1_address0(grp_DoCompute_fu_715_thresMem4_V_1_address0),
    .thresMem4_V_1_ce0(grp_DoCompute_fu_715_thresMem4_V_1_ce0),
    .thresMem4_V_1_d0(grp_DoCompute_fu_715_thresMem4_V_1_d0),
    .thresMem4_V_1_q0(thresMem4_V_1_q0),
    .thresMem4_V_1_we0(grp_DoCompute_fu_715_thresMem4_V_1_we0),
    .thresMem4_V_1_address1(grp_DoCompute_fu_715_thresMem4_V_1_address1),
    .thresMem4_V_1_ce1(grp_DoCompute_fu_715_thresMem4_V_1_ce1),
    .thresMem4_V_1_d1(grp_DoCompute_fu_715_thresMem4_V_1_d1),
    .thresMem4_V_1_q1(24'd0),
    .thresMem4_V_1_we1(grp_DoCompute_fu_715_thresMem4_V_1_we1),
    .thresMem4_V_2_address0(grp_DoCompute_fu_715_thresMem4_V_2_address0),
    .thresMem4_V_2_ce0(grp_DoCompute_fu_715_thresMem4_V_2_ce0),
    .thresMem4_V_2_d0(grp_DoCompute_fu_715_thresMem4_V_2_d0),
    .thresMem4_V_2_q0(thresMem4_V_2_q0),
    .thresMem4_V_2_we0(grp_DoCompute_fu_715_thresMem4_V_2_we0),
    .thresMem4_V_2_address1(grp_DoCompute_fu_715_thresMem4_V_2_address1),
    .thresMem4_V_2_ce1(grp_DoCompute_fu_715_thresMem4_V_2_ce1),
    .thresMem4_V_2_d1(grp_DoCompute_fu_715_thresMem4_V_2_d1),
    .thresMem4_V_2_q1(24'd0),
    .thresMem4_V_2_we1(grp_DoCompute_fu_715_thresMem4_V_2_we1),
    .thresMem4_V_3_address0(grp_DoCompute_fu_715_thresMem4_V_3_address0),
    .thresMem4_V_3_ce0(grp_DoCompute_fu_715_thresMem4_V_3_ce0),
    .thresMem4_V_3_d0(grp_DoCompute_fu_715_thresMem4_V_3_d0),
    .thresMem4_V_3_q0(thresMem4_V_3_q0),
    .thresMem4_V_3_we0(grp_DoCompute_fu_715_thresMem4_V_3_we0),
    .thresMem4_V_3_address1(grp_DoCompute_fu_715_thresMem4_V_3_address1),
    .thresMem4_V_3_ce1(grp_DoCompute_fu_715_thresMem4_V_3_ce1),
    .thresMem4_V_3_d1(grp_DoCompute_fu_715_thresMem4_V_3_d1),
    .thresMem4_V_3_q1(24'd0),
    .thresMem4_V_3_we1(grp_DoCompute_fu_715_thresMem4_V_3_we1),
    .alphaMem4_V_0_address0(grp_DoCompute_fu_715_alphaMem4_V_0_address0),
    .alphaMem4_V_0_ce0(grp_DoCompute_fu_715_alphaMem4_V_0_ce0),
    .alphaMem4_V_0_d0(grp_DoCompute_fu_715_alphaMem4_V_0_d0),
    .alphaMem4_V_0_q0(alphaMem4_V_0_q0),
    .alphaMem4_V_0_we0(grp_DoCompute_fu_715_alphaMem4_V_0_we0),
    .alphaMem4_V_0_address1(grp_DoCompute_fu_715_alphaMem4_V_0_address1),
    .alphaMem4_V_0_ce1(grp_DoCompute_fu_715_alphaMem4_V_0_ce1),
    .alphaMem4_V_0_d1(grp_DoCompute_fu_715_alphaMem4_V_0_d1),
    .alphaMem4_V_0_q1(24'd0),
    .alphaMem4_V_0_we1(grp_DoCompute_fu_715_alphaMem4_V_0_we1),
    .alphaMem4_V_1_address0(grp_DoCompute_fu_715_alphaMem4_V_1_address0),
    .alphaMem4_V_1_ce0(grp_DoCompute_fu_715_alphaMem4_V_1_ce0),
    .alphaMem4_V_1_d0(grp_DoCompute_fu_715_alphaMem4_V_1_d0),
    .alphaMem4_V_1_q0(alphaMem4_V_1_q0),
    .alphaMem4_V_1_we0(grp_DoCompute_fu_715_alphaMem4_V_1_we0),
    .alphaMem4_V_1_address1(grp_DoCompute_fu_715_alphaMem4_V_1_address1),
    .alphaMem4_V_1_ce1(grp_DoCompute_fu_715_alphaMem4_V_1_ce1),
    .alphaMem4_V_1_d1(grp_DoCompute_fu_715_alphaMem4_V_1_d1),
    .alphaMem4_V_1_q1(24'd0),
    .alphaMem4_V_1_we1(grp_DoCompute_fu_715_alphaMem4_V_1_we1),
    .alphaMem4_V_2_address0(grp_DoCompute_fu_715_alphaMem4_V_2_address0),
    .alphaMem4_V_2_ce0(grp_DoCompute_fu_715_alphaMem4_V_2_ce0),
    .alphaMem4_V_2_d0(grp_DoCompute_fu_715_alphaMem4_V_2_d0),
    .alphaMem4_V_2_q0(alphaMem4_V_2_q0),
    .alphaMem4_V_2_we0(grp_DoCompute_fu_715_alphaMem4_V_2_we0),
    .alphaMem4_V_2_address1(grp_DoCompute_fu_715_alphaMem4_V_2_address1),
    .alphaMem4_V_2_ce1(grp_DoCompute_fu_715_alphaMem4_V_2_ce1),
    .alphaMem4_V_2_d1(grp_DoCompute_fu_715_alphaMem4_V_2_d1),
    .alphaMem4_V_2_q1(24'd0),
    .alphaMem4_V_2_we1(grp_DoCompute_fu_715_alphaMem4_V_2_we1),
    .alphaMem4_V_3_address0(grp_DoCompute_fu_715_alphaMem4_V_3_address0),
    .alphaMem4_V_3_ce0(grp_DoCompute_fu_715_alphaMem4_V_3_ce0),
    .alphaMem4_V_3_d0(grp_DoCompute_fu_715_alphaMem4_V_3_d0),
    .alphaMem4_V_3_q0(alphaMem4_V_3_q0),
    .alphaMem4_V_3_we0(grp_DoCompute_fu_715_alphaMem4_V_3_we0),
    .alphaMem4_V_3_address1(grp_DoCompute_fu_715_alphaMem4_V_3_address1),
    .alphaMem4_V_3_ce1(grp_DoCompute_fu_715_alphaMem4_V_3_ce1),
    .alphaMem4_V_3_d1(grp_DoCompute_fu_715_alphaMem4_V_3_d1),
    .alphaMem4_V_3_q1(24'd0),
    .alphaMem4_V_3_we1(grp_DoCompute_fu_715_alphaMem4_V_3_we1),
    .means_in5_V_0(means_in5_V_0),
    .means_in5_V_1(means_in5_V_1),
    .means_out5_V_0(means_out5_V_0),
    .weightMem5_V_0_address0(grp_DoCompute_fu_715_weightMem5_V_0_address0),
    .weightMem5_V_0_ce0(grp_DoCompute_fu_715_weightMem5_V_0_ce0),
    .weightMem5_V_0_d0(grp_DoCompute_fu_715_weightMem5_V_0_d0),
    .weightMem5_V_0_q0(weightMem5_V_0_q0),
    .weightMem5_V_0_we0(grp_DoCompute_fu_715_weightMem5_V_0_we0),
    .weightMem5_V_0_address1(grp_DoCompute_fu_715_weightMem5_V_0_address1),
    .weightMem5_V_0_ce1(grp_DoCompute_fu_715_weightMem5_V_0_ce1),
    .weightMem5_V_0_d1(grp_DoCompute_fu_715_weightMem5_V_0_d1),
    .weightMem5_V_0_q1(32'd0),
    .weightMem5_V_0_we1(grp_DoCompute_fu_715_weightMem5_V_0_we1),
    .thresMem5_V_0_address0(grp_DoCompute_fu_715_thresMem5_V_0_address0),
    .thresMem5_V_0_ce0(grp_DoCompute_fu_715_thresMem5_V_0_ce0),
    .thresMem5_V_0_d0(grp_DoCompute_fu_715_thresMem5_V_0_d0),
    .thresMem5_V_0_q0(thresMem5_V_0_q0),
    .thresMem5_V_0_we0(grp_DoCompute_fu_715_thresMem5_V_0_we0),
    .thresMem5_V_0_address1(grp_DoCompute_fu_715_thresMem5_V_0_address1),
    .thresMem5_V_0_ce1(grp_DoCompute_fu_715_thresMem5_V_0_ce1),
    .thresMem5_V_0_d1(grp_DoCompute_fu_715_thresMem5_V_0_d1),
    .thresMem5_V_0_q1(24'd0),
    .thresMem5_V_0_we1(grp_DoCompute_fu_715_thresMem5_V_0_we1),
    .alphaMem5_V_0_address0(grp_DoCompute_fu_715_alphaMem5_V_0_address0),
    .alphaMem5_V_0_ce0(grp_DoCompute_fu_715_alphaMem5_V_0_ce0),
    .alphaMem5_V_0_d0(grp_DoCompute_fu_715_alphaMem5_V_0_d0),
    .alphaMem5_V_0_q0(alphaMem5_V_0_q0),
    .alphaMem5_V_0_we0(grp_DoCompute_fu_715_alphaMem5_V_0_we0),
    .alphaMem5_V_0_address1(grp_DoCompute_fu_715_alphaMem5_V_0_address1),
    .alphaMem5_V_0_ce1(grp_DoCompute_fu_715_alphaMem5_V_0_ce1),
    .alphaMem5_V_0_d1(grp_DoCompute_fu_715_alphaMem5_V_0_d1),
    .alphaMem5_V_0_q1(24'd0),
    .alphaMem5_V_0_we1(grp_DoCompute_fu_715_alphaMem5_V_0_we1),
    .means_in6_V_0(means_in6_V_0),
    .means_in6_V_1(means_in6_V_1),
    .means_out6_V_0(means_out6_V_0),
    .weightMem6_V_0_address0(grp_DoCompute_fu_715_weightMem6_V_0_address0),
    .weightMem6_V_0_ce0(grp_DoCompute_fu_715_weightMem6_V_0_ce0),
    .weightMem6_V_0_d0(grp_DoCompute_fu_715_weightMem6_V_0_d0),
    .weightMem6_V_0_q0(weightMem6_V_0_q0),
    .weightMem6_V_0_we0(grp_DoCompute_fu_715_weightMem6_V_0_we0),
    .weightMem6_V_0_address1(grp_DoCompute_fu_715_weightMem6_V_0_address1),
    .weightMem6_V_0_ce1(grp_DoCompute_fu_715_weightMem6_V_0_ce1),
    .weightMem6_V_0_d1(grp_DoCompute_fu_715_weightMem6_V_0_d1),
    .weightMem6_V_0_q1(4'd0),
    .weightMem6_V_0_we1(grp_DoCompute_fu_715_weightMem6_V_0_we1),
    .thresMem6_V_0_address0(grp_DoCompute_fu_715_thresMem6_V_0_address0),
    .thresMem6_V_0_ce0(grp_DoCompute_fu_715_thresMem6_V_0_ce0),
    .thresMem6_V_0_d0(grp_DoCompute_fu_715_thresMem6_V_0_d0),
    .thresMem6_V_0_q0(thresMem6_V_0_q0),
    .thresMem6_V_0_we0(grp_DoCompute_fu_715_thresMem6_V_0_we0),
    .thresMem6_V_0_address1(grp_DoCompute_fu_715_thresMem6_V_0_address1),
    .thresMem6_V_0_ce1(grp_DoCompute_fu_715_thresMem6_V_0_ce1),
    .thresMem6_V_0_d1(grp_DoCompute_fu_715_thresMem6_V_0_d1),
    .thresMem6_V_0_q1(24'd0),
    .thresMem6_V_0_we1(grp_DoCompute_fu_715_thresMem6_V_0_we1),
    .alphaMem6_V_0_address0(grp_DoCompute_fu_715_alphaMem6_V_0_address0),
    .alphaMem6_V_0_ce0(grp_DoCompute_fu_715_alphaMem6_V_0_ce0),
    .alphaMem6_V_0_d0(grp_DoCompute_fu_715_alphaMem6_V_0_d0),
    .alphaMem6_V_0_q0(alphaMem6_V_0_q0),
    .alphaMem6_V_0_we0(grp_DoCompute_fu_715_alphaMem6_V_0_we0),
    .alphaMem6_V_0_address1(grp_DoCompute_fu_715_alphaMem6_V_0_address1),
    .alphaMem6_V_0_ce1(grp_DoCompute_fu_715_alphaMem6_V_0_ce1),
    .alphaMem6_V_0_d1(grp_DoCompute_fu_715_alphaMem6_V_0_d1),
    .alphaMem6_V_0_q1(24'd0),
    .alphaMem6_V_0_we1(grp_DoCompute_fu_715_alphaMem6_V_0_we1),
    .means_in7_V_0(means_in7_V_0),
    .means_in7_V_1(means_in7_V_1),
    .means_out7_V_0(means_out7_V_0),
    .weightMem7_V_0_address0(grp_DoCompute_fu_715_weightMem7_V_0_address0),
    .weightMem7_V_0_ce0(grp_DoCompute_fu_715_weightMem7_V_0_ce0),
    .weightMem7_V_0_d0(grp_DoCompute_fu_715_weightMem7_V_0_d0),
    .weightMem7_V_0_q0(weightMem7_V_0_q0),
    .weightMem7_V_0_we0(grp_DoCompute_fu_715_weightMem7_V_0_we0),
    .weightMem7_V_0_address1(grp_DoCompute_fu_715_weightMem7_V_0_address1),
    .weightMem7_V_0_ce1(grp_DoCompute_fu_715_weightMem7_V_0_ce1),
    .weightMem7_V_0_d1(grp_DoCompute_fu_715_weightMem7_V_0_d1),
    .weightMem7_V_0_q1(8'd0),
    .weightMem7_V_0_we1(grp_DoCompute_fu_715_weightMem7_V_0_we1),
    .thresMem7_V_0_address0(grp_DoCompute_fu_715_thresMem7_V_0_address0),
    .thresMem7_V_0_ce0(grp_DoCompute_fu_715_thresMem7_V_0_ce0),
    .thresMem7_V_0_d0(grp_DoCompute_fu_715_thresMem7_V_0_d0),
    .thresMem7_V_0_q0(thresMem7_V_0_q0),
    .thresMem7_V_0_we0(grp_DoCompute_fu_715_thresMem7_V_0_we0),
    .thresMem7_V_0_address1(grp_DoCompute_fu_715_thresMem7_V_0_address1),
    .thresMem7_V_0_ce1(grp_DoCompute_fu_715_thresMem7_V_0_ce1),
    .thresMem7_V_0_d1(grp_DoCompute_fu_715_thresMem7_V_0_d1),
    .thresMem7_V_0_q1(24'd0),
    .thresMem7_V_0_we1(grp_DoCompute_fu_715_thresMem7_V_0_we1),
    .alphaMem7_V_0_address0(grp_DoCompute_fu_715_alphaMem7_V_0_address0),
    .alphaMem7_V_0_ce0(grp_DoCompute_fu_715_alphaMem7_V_0_ce0),
    .alphaMem7_V_0_d0(grp_DoCompute_fu_715_alphaMem7_V_0_d0),
    .alphaMem7_V_0_q0(alphaMem7_V_0_q0),
    .alphaMem7_V_0_we0(grp_DoCompute_fu_715_alphaMem7_V_0_we0),
    .alphaMem7_V_0_address1(grp_DoCompute_fu_715_alphaMem7_V_0_address1),
    .alphaMem7_V_0_ce1(grp_DoCompute_fu_715_alphaMem7_V_0_ce1),
    .alphaMem7_V_0_d1(grp_DoCompute_fu_715_alphaMem7_V_0_d1),
    .alphaMem7_V_0_q1(24'd0),
    .alphaMem7_V_0_we1(grp_DoCompute_fu_715_alphaMem7_V_0_we1),
    .means_in8_V_0(means_in8_V_0),
    .means_in8_V_1(means_in8_V_1),
    .weightMem8_V_0_address0(grp_DoCompute_fu_715_weightMem8_V_0_address0),
    .weightMem8_V_0_ce0(grp_DoCompute_fu_715_weightMem8_V_0_ce0),
    .weightMem8_V_0_d0(grp_DoCompute_fu_715_weightMem8_V_0_d0),
    .weightMem8_V_0_q0(weightMem8_V_0_q0),
    .weightMem8_V_0_we0(grp_DoCompute_fu_715_weightMem8_V_0_we0),
    .weightMem8_V_0_address1(grp_DoCompute_fu_715_weightMem8_V_0_address1),
    .weightMem8_V_0_ce1(grp_DoCompute_fu_715_weightMem8_V_0_ce1),
    .weightMem8_V_0_d1(grp_DoCompute_fu_715_weightMem8_V_0_d1),
    .weightMem8_V_0_q1(1'd0),
    .weightMem8_V_0_we1(grp_DoCompute_fu_715_weightMem8_V_0_we1),
    .weightMem8_V_1_address0(grp_DoCompute_fu_715_weightMem8_V_1_address0),
    .weightMem8_V_1_ce0(grp_DoCompute_fu_715_weightMem8_V_1_ce0),
    .weightMem8_V_1_d0(grp_DoCompute_fu_715_weightMem8_V_1_d0),
    .weightMem8_V_1_q0(weightMem8_V_1_q0),
    .weightMem8_V_1_we0(grp_DoCompute_fu_715_weightMem8_V_1_we0),
    .weightMem8_V_1_address1(grp_DoCompute_fu_715_weightMem8_V_1_address1),
    .weightMem8_V_1_ce1(grp_DoCompute_fu_715_weightMem8_V_1_ce1),
    .weightMem8_V_1_d1(grp_DoCompute_fu_715_weightMem8_V_1_d1),
    .weightMem8_V_1_q1(1'd0),
    .weightMem8_V_1_we1(grp_DoCompute_fu_715_weightMem8_V_1_we1),
    .weightMem8_V_2_address0(grp_DoCompute_fu_715_weightMem8_V_2_address0),
    .weightMem8_V_2_ce0(grp_DoCompute_fu_715_weightMem8_V_2_ce0),
    .weightMem8_V_2_d0(grp_DoCompute_fu_715_weightMem8_V_2_d0),
    .weightMem8_V_2_q0(weightMem8_V_2_q0),
    .weightMem8_V_2_we0(grp_DoCompute_fu_715_weightMem8_V_2_we0),
    .weightMem8_V_2_address1(grp_DoCompute_fu_715_weightMem8_V_2_address1),
    .weightMem8_V_2_ce1(grp_DoCompute_fu_715_weightMem8_V_2_ce1),
    .weightMem8_V_2_d1(grp_DoCompute_fu_715_weightMem8_V_2_d1),
    .weightMem8_V_2_q1(1'd0),
    .weightMem8_V_2_we1(grp_DoCompute_fu_715_weightMem8_V_2_we1),
    .weightMem8_V_3_address0(grp_DoCompute_fu_715_weightMem8_V_3_address0),
    .weightMem8_V_3_ce0(grp_DoCompute_fu_715_weightMem8_V_3_ce0),
    .weightMem8_V_3_d0(grp_DoCompute_fu_715_weightMem8_V_3_d0),
    .weightMem8_V_3_q0(weightMem8_V_3_q0),
    .weightMem8_V_3_we0(grp_DoCompute_fu_715_weightMem8_V_3_we0),
    .weightMem8_V_3_address1(grp_DoCompute_fu_715_weightMem8_V_3_address1),
    .weightMem8_V_3_ce1(grp_DoCompute_fu_715_weightMem8_V_3_ce1),
    .weightMem8_V_3_d1(grp_DoCompute_fu_715_weightMem8_V_3_d1),
    .weightMem8_V_3_q1(1'd0),
    .weightMem8_V_3_we1(grp_DoCompute_fu_715_weightMem8_V_3_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .in_V_offset_ap_vld(1'b1),
    .out_V_offset_ap_vld(1'b1),
    .ap_start(grp_DoCompute_fu_715_ap_start),
    .means_in1_V_0_ap_vld(1'b1),
    .means_in1_V_1_ap_vld(1'b1),
    .means_out1_V_0_ap_vld(1'b1),
    .means_in2_V_0_ap_vld(1'b1),
    .means_in2_V_1_ap_vld(1'b1),
    .means_out2_V_0_ap_vld(1'b1),
    .means_in3_V_0_ap_vld(1'b1),
    .means_in3_V_1_ap_vld(1'b1),
    .means_out3_V_0_ap_vld(1'b1),
    .means_in4_V_0_ap_vld(1'b1),
    .means_in4_V_1_ap_vld(1'b1),
    .means_out4_V_0_ap_vld(1'b1),
    .means_in5_V_0_ap_vld(1'b1),
    .means_in5_V_1_ap_vld(1'b1),
    .means_out5_V_0_ap_vld(1'b1),
    .means_in6_V_0_ap_vld(1'b1),
    .means_in6_V_1_ap_vld(1'b1),
    .means_out6_V_0_ap_vld(1'b1),
    .means_in7_V_0_ap_vld(1'b1),
    .means_in7_V_1_ap_vld(1'b1),
    .means_out7_V_0_ap_vld(1'b1),
    .means_in8_V_0_ap_vld(1'b1),
    .means_in8_V_1_ap_vld(1'b1),
    .ap_done(grp_DoCompute_fu_715_ap_done),
    .ap_ready(grp_DoCompute_fu_715_ap_ready),
    .ap_idle(grp_DoCompute_fu_715_ap_idle),
    .ap_continue(grp_DoCompute_fu_715_ap_continue)
);

DoMemInit StgValue_43_DoMemInit_fu_1299(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(StgValue_43_DoMemInit_fu_1299_ap_start),
    .ap_done(StgValue_43_DoMemInit_fu_1299_ap_done),
    .ap_idle(StgValue_43_DoMemInit_fu_1299_ap_idle),
    .ap_ready(StgValue_43_DoMemInit_fu_1299_ap_ready),
    .targetLayer(targetLayer_read_reg_1932),
    .targetMem(targetMem_read_reg_1927),
    .targetInd(targetInd_read_reg_1922),
    .val_V(val_V_read_reg_1917),
    .weightMem5_V_0_address0(StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_address0),
    .weightMem5_V_0_ce0(StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_ce0),
    .weightMem5_V_0_we0(StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_we0),
    .weightMem5_V_0_d0(StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_d0),
    .thresMem5_V_0_address1(StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_address1),
    .thresMem5_V_0_ce1(StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_ce1),
    .thresMem5_V_0_we1(StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_we1),
    .thresMem5_V_0_d1(StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_d1),
    .weightMem6_V_0_address0(StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_address0),
    .weightMem6_V_0_ce0(StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_ce0),
    .weightMem6_V_0_we0(StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_we0),
    .weightMem6_V_0_d0(StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_d0),
    .thresMem6_V_0_address1(StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_address1),
    .thresMem6_V_0_ce1(StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_ce1),
    .thresMem6_V_0_we1(StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_we1),
    .thresMem6_V_0_d1(StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_d1),
    .weightMem7_V_0_address0(StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_address0),
    .weightMem7_V_0_ce0(StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_ce0),
    .weightMem7_V_0_we0(StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_we0),
    .weightMem7_V_0_d0(StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_d0),
    .thresMem7_V_0_address0(StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_address0),
    .thresMem7_V_0_ce0(StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_ce0),
    .thresMem7_V_0_we0(StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_we0),
    .thresMem7_V_0_d0(StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_d0),
    .alphaMem5_V_0_address0(StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_address0),
    .alphaMem5_V_0_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_ce0),
    .alphaMem5_V_0_we0(StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_we0),
    .alphaMem5_V_0_d0(StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_d0),
    .alphaMem6_V_0_address0(StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_address0),
    .alphaMem6_V_0_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_ce0),
    .alphaMem6_V_0_we0(StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_we0),
    .alphaMem6_V_0_d0(StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_d0),
    .alphaMem7_V_0_address0(StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_address0),
    .alphaMem7_V_0_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_ce0),
    .alphaMem7_V_0_we0(StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_we0),
    .alphaMem7_V_0_d0(StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_d0),
    .means_in1_V_0_i(means_in1_V_0),
    .means_in1_V_0_o(StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o),
    .means_in1_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o_ap_vld),
    .means_in1_V_1_i(means_in1_V_1),
    .means_in1_V_1_o(StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o),
    .means_in1_V_1_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o_ap_vld),
    .means_in2_V_0_i(means_in2_V_0),
    .means_in2_V_0_o(StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o),
    .means_in2_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o_ap_vld),
    .means_in2_V_1_i(means_in2_V_1),
    .means_in2_V_1_o(StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o),
    .means_in2_V_1_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o_ap_vld),
    .means_in3_V_0_i(means_in3_V_0),
    .means_in3_V_0_o(StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o),
    .means_in3_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o_ap_vld),
    .means_in3_V_1_i(means_in3_V_1),
    .means_in3_V_1_o(StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o),
    .means_in3_V_1_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o_ap_vld),
    .means_in4_V_0_i(means_in4_V_0),
    .means_in4_V_0_o(StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o),
    .means_in4_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o_ap_vld),
    .means_in4_V_1_i(means_in4_V_1),
    .means_in4_V_1_o(StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o),
    .means_in4_V_1_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o_ap_vld),
    .means_in5_V_0_i(means_in5_V_0),
    .means_in5_V_0_o(StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o),
    .means_in5_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o_ap_vld),
    .means_in5_V_1_i(means_in5_V_1),
    .means_in5_V_1_o(StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o),
    .means_in5_V_1_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o_ap_vld),
    .means_in6_V_0_i(means_in6_V_0),
    .means_in6_V_0_o(StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o),
    .means_in6_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o_ap_vld),
    .means_in6_V_1_i(means_in6_V_1),
    .means_in6_V_1_o(StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o),
    .means_in6_V_1_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o_ap_vld),
    .means_in7_V_0_i(means_in7_V_0),
    .means_in7_V_0_o(StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o),
    .means_in7_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o_ap_vld),
    .means_in7_V_1_i(means_in7_V_1),
    .means_in7_V_1_o(StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o),
    .means_in7_V_1_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o_ap_vld),
    .means_out1_V_0_i(means_out1_V_0),
    .means_out1_V_0_o(StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o),
    .means_out1_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o_ap_vld),
    .means_out2_V_0_i(means_out2_V_0),
    .means_out2_V_0_o(StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o),
    .means_out2_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o_ap_vld),
    .means_out3_V_0_i(means_out3_V_0),
    .means_out3_V_0_o(StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o),
    .means_out3_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o_ap_vld),
    .means_out4_V_0_i(means_out4_V_0),
    .means_out4_V_0_o(StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o),
    .means_out4_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o_ap_vld),
    .means_out5_V_0_i(means_out5_V_0),
    .means_out5_V_0_o(StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o),
    .means_out5_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o_ap_vld),
    .means_out6_V_0_i(means_out6_V_0),
    .means_out6_V_0_o(StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o),
    .means_out6_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o_ap_vld),
    .means_out7_V_0_i(means_out7_V_0),
    .means_out7_V_0_o(StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o),
    .means_out7_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o_ap_vld),
    .means_in8_V_0_i(means_in8_V_0),
    .means_in8_V_0_o(StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o),
    .means_in8_V_0_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o_ap_vld),
    .means_in8_V_1_i(means_in8_V_1),
    .means_in8_V_1_o(StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o),
    .means_in8_V_1_o_ap_vld(StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o_ap_vld),
    .weightMem0_V_0_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_address0),
    .weightMem0_V_0_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_ce0),
    .weightMem0_V_0_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_we0),
    .weightMem0_V_0_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_d0),
    .weightMem0_V_1_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_address0),
    .weightMem0_V_1_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_ce0),
    .weightMem0_V_1_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_we0),
    .weightMem0_V_1_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_d0),
    .weightMem0_V_2_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_address0),
    .weightMem0_V_2_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_ce0),
    .weightMem0_V_2_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_we0),
    .weightMem0_V_2_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_d0),
    .weightMem0_V_3_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_address0),
    .weightMem0_V_3_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_ce0),
    .weightMem0_V_3_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_we0),
    .weightMem0_V_3_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_d0),
    .weightMem0_V_4_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_address0),
    .weightMem0_V_4_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_ce0),
    .weightMem0_V_4_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_we0),
    .weightMem0_V_4_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_d0),
    .weightMem0_V_5_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_address0),
    .weightMem0_V_5_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_ce0),
    .weightMem0_V_5_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_we0),
    .weightMem0_V_5_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_d0),
    .weightMem0_V_6_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_address0),
    .weightMem0_V_6_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_ce0),
    .weightMem0_V_6_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_we0),
    .weightMem0_V_6_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_d0),
    .weightMem0_V_7_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_address0),
    .weightMem0_V_7_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_ce0),
    .weightMem0_V_7_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_we0),
    .weightMem0_V_7_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_d0),
    .weightMem0_V_8_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_address0),
    .weightMem0_V_8_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_ce0),
    .weightMem0_V_8_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_we0),
    .weightMem0_V_8_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_d0),
    .weightMem0_V_9_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_address0),
    .weightMem0_V_9_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_ce0),
    .weightMem0_V_9_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_we0),
    .weightMem0_V_9_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_d0),
    .weightMem0_V_10_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_address0),
    .weightMem0_V_10_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_ce0),
    .weightMem0_V_10_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_we0),
    .weightMem0_V_10_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_d0),
    .weightMem0_V_11_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_address0),
    .weightMem0_V_11_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_ce0),
    .weightMem0_V_11_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_we0),
    .weightMem0_V_11_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_d0),
    .weightMem0_V_12_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_address0),
    .weightMem0_V_12_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_ce0),
    .weightMem0_V_12_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_we0),
    .weightMem0_V_12_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_d0),
    .weightMem0_V_13_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_address0),
    .weightMem0_V_13_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_ce0),
    .weightMem0_V_13_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_we0),
    .weightMem0_V_13_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_d0),
    .weightMem0_V_14_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_address0),
    .weightMem0_V_14_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_ce0),
    .weightMem0_V_14_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_we0),
    .weightMem0_V_14_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_d0),
    .weightMem0_V_15_address0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_address0),
    .weightMem0_V_15_ce0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_ce0),
    .weightMem0_V_15_we0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_we0),
    .weightMem0_V_15_d0(StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_d0),
    .thresMem0_V_0_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_address0),
    .thresMem0_V_0_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_ce0),
    .thresMem0_V_0_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_we0),
    .thresMem0_V_0_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_d0),
    .thresMem0_V_1_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_address0),
    .thresMem0_V_1_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_ce0),
    .thresMem0_V_1_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_we0),
    .thresMem0_V_1_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_d0),
    .thresMem0_V_2_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_address0),
    .thresMem0_V_2_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_ce0),
    .thresMem0_V_2_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_we0),
    .thresMem0_V_2_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_d0),
    .thresMem0_V_3_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_address0),
    .thresMem0_V_3_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_ce0),
    .thresMem0_V_3_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_we0),
    .thresMem0_V_3_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_d0),
    .thresMem0_V_4_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_address0),
    .thresMem0_V_4_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_ce0),
    .thresMem0_V_4_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_we0),
    .thresMem0_V_4_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_d0),
    .thresMem0_V_5_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_address0),
    .thresMem0_V_5_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_ce0),
    .thresMem0_V_5_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_we0),
    .thresMem0_V_5_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_d0),
    .thresMem0_V_6_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_address0),
    .thresMem0_V_6_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_ce0),
    .thresMem0_V_6_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_we0),
    .thresMem0_V_6_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_d0),
    .thresMem0_V_7_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_address0),
    .thresMem0_V_7_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_ce0),
    .thresMem0_V_7_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_we0),
    .thresMem0_V_7_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_d0),
    .thresMem0_V_8_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_address0),
    .thresMem0_V_8_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_ce0),
    .thresMem0_V_8_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_we0),
    .thresMem0_V_8_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_d0),
    .thresMem0_V_9_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_address0),
    .thresMem0_V_9_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_ce0),
    .thresMem0_V_9_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_we0),
    .thresMem0_V_9_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_d0),
    .thresMem0_V_10_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_address0),
    .thresMem0_V_10_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_ce0),
    .thresMem0_V_10_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_we0),
    .thresMem0_V_10_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_d0),
    .thresMem0_V_11_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_address0),
    .thresMem0_V_11_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_ce0),
    .thresMem0_V_11_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_we0),
    .thresMem0_V_11_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_d0),
    .thresMem0_V_12_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_address0),
    .thresMem0_V_12_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_ce0),
    .thresMem0_V_12_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_we0),
    .thresMem0_V_12_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_d0),
    .thresMem0_V_13_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_address0),
    .thresMem0_V_13_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_ce0),
    .thresMem0_V_13_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_we0),
    .thresMem0_V_13_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_d0),
    .thresMem0_V_14_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_address0),
    .thresMem0_V_14_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_ce0),
    .thresMem0_V_14_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_we0),
    .thresMem0_V_14_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_d0),
    .thresMem0_V_15_address0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_address0),
    .thresMem0_V_15_ce0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_ce0),
    .thresMem0_V_15_we0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_we0),
    .thresMem0_V_15_d0(StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_d0),
    .weightMem1_V_0_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_address0),
    .weightMem1_V_0_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_ce0),
    .weightMem1_V_0_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_we0),
    .weightMem1_V_0_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_d0),
    .weightMem1_V_1_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_address0),
    .weightMem1_V_1_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_ce0),
    .weightMem1_V_1_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_we0),
    .weightMem1_V_1_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_d0),
    .weightMem1_V_2_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_address0),
    .weightMem1_V_2_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_ce0),
    .weightMem1_V_2_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_we0),
    .weightMem1_V_2_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_d0),
    .weightMem1_V_3_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_address0),
    .weightMem1_V_3_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_ce0),
    .weightMem1_V_3_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_we0),
    .weightMem1_V_3_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_d0),
    .weightMem1_V_4_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_address0),
    .weightMem1_V_4_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_ce0),
    .weightMem1_V_4_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_we0),
    .weightMem1_V_4_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_d0),
    .weightMem1_V_5_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_address0),
    .weightMem1_V_5_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_ce0),
    .weightMem1_V_5_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_we0),
    .weightMem1_V_5_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_d0),
    .weightMem1_V_6_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_address0),
    .weightMem1_V_6_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_ce0),
    .weightMem1_V_6_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_we0),
    .weightMem1_V_6_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_d0),
    .weightMem1_V_7_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_address0),
    .weightMem1_V_7_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_ce0),
    .weightMem1_V_7_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_we0),
    .weightMem1_V_7_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_d0),
    .weightMem1_V_8_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_address0),
    .weightMem1_V_8_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_ce0),
    .weightMem1_V_8_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_we0),
    .weightMem1_V_8_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_d0),
    .weightMem1_V_9_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_address0),
    .weightMem1_V_9_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_ce0),
    .weightMem1_V_9_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_we0),
    .weightMem1_V_9_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_d0),
    .weightMem1_V_10_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_address0),
    .weightMem1_V_10_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_ce0),
    .weightMem1_V_10_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_we0),
    .weightMem1_V_10_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_d0),
    .weightMem1_V_11_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_address0),
    .weightMem1_V_11_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_ce0),
    .weightMem1_V_11_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_we0),
    .weightMem1_V_11_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_d0),
    .weightMem1_V_12_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_address0),
    .weightMem1_V_12_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_ce0),
    .weightMem1_V_12_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_we0),
    .weightMem1_V_12_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_d0),
    .weightMem1_V_13_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_address0),
    .weightMem1_V_13_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_ce0),
    .weightMem1_V_13_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_we0),
    .weightMem1_V_13_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_d0),
    .weightMem1_V_14_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_address0),
    .weightMem1_V_14_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_ce0),
    .weightMem1_V_14_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_we0),
    .weightMem1_V_14_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_d0),
    .weightMem1_V_15_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_address0),
    .weightMem1_V_15_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_ce0),
    .weightMem1_V_15_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_we0),
    .weightMem1_V_15_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_d0),
    .weightMem1_V_16_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_address0),
    .weightMem1_V_16_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_ce0),
    .weightMem1_V_16_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_we0),
    .weightMem1_V_16_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_d0),
    .weightMem1_V_17_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_address0),
    .weightMem1_V_17_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_ce0),
    .weightMem1_V_17_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_we0),
    .weightMem1_V_17_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_d0),
    .weightMem1_V_18_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_address0),
    .weightMem1_V_18_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_ce0),
    .weightMem1_V_18_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_we0),
    .weightMem1_V_18_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_d0),
    .weightMem1_V_19_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_address0),
    .weightMem1_V_19_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_ce0),
    .weightMem1_V_19_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_we0),
    .weightMem1_V_19_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_d0),
    .weightMem1_V_20_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_address0),
    .weightMem1_V_20_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_ce0),
    .weightMem1_V_20_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_we0),
    .weightMem1_V_20_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_d0),
    .weightMem1_V_21_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_address0),
    .weightMem1_V_21_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_ce0),
    .weightMem1_V_21_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_we0),
    .weightMem1_V_21_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_d0),
    .weightMem1_V_22_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_address0),
    .weightMem1_V_22_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_ce0),
    .weightMem1_V_22_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_we0),
    .weightMem1_V_22_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_d0),
    .weightMem1_V_23_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_address0),
    .weightMem1_V_23_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_ce0),
    .weightMem1_V_23_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_we0),
    .weightMem1_V_23_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_d0),
    .weightMem1_V_24_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_address0),
    .weightMem1_V_24_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_ce0),
    .weightMem1_V_24_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_we0),
    .weightMem1_V_24_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_d0),
    .weightMem1_V_25_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_address0),
    .weightMem1_V_25_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_ce0),
    .weightMem1_V_25_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_we0),
    .weightMem1_V_25_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_d0),
    .weightMem1_V_26_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_address0),
    .weightMem1_V_26_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_ce0),
    .weightMem1_V_26_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_we0),
    .weightMem1_V_26_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_d0),
    .weightMem1_V_27_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_address0),
    .weightMem1_V_27_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_ce0),
    .weightMem1_V_27_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_we0),
    .weightMem1_V_27_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_d0),
    .weightMem1_V_28_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_address0),
    .weightMem1_V_28_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_ce0),
    .weightMem1_V_28_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_we0),
    .weightMem1_V_28_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_d0),
    .weightMem1_V_29_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_address0),
    .weightMem1_V_29_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_ce0),
    .weightMem1_V_29_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_we0),
    .weightMem1_V_29_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_d0),
    .weightMem1_V_30_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_address0),
    .weightMem1_V_30_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_ce0),
    .weightMem1_V_30_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_we0),
    .weightMem1_V_30_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_d0),
    .weightMem1_V_31_address0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_address0),
    .weightMem1_V_31_ce0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_ce0),
    .weightMem1_V_31_we0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_we0),
    .weightMem1_V_31_d0(StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_d0),
    .thresMem1_V_0_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_address0),
    .thresMem1_V_0_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_ce0),
    .thresMem1_V_0_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_we0),
    .thresMem1_V_0_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_d0),
    .thresMem1_V_1_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_address0),
    .thresMem1_V_1_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_ce0),
    .thresMem1_V_1_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_we0),
    .thresMem1_V_1_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_d0),
    .thresMem1_V_2_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_address0),
    .thresMem1_V_2_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_ce0),
    .thresMem1_V_2_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_we0),
    .thresMem1_V_2_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_d0),
    .thresMem1_V_3_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_address0),
    .thresMem1_V_3_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_ce0),
    .thresMem1_V_3_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_we0),
    .thresMem1_V_3_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_d0),
    .thresMem1_V_4_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_address0),
    .thresMem1_V_4_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_ce0),
    .thresMem1_V_4_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_we0),
    .thresMem1_V_4_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_d0),
    .thresMem1_V_5_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_address0),
    .thresMem1_V_5_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_ce0),
    .thresMem1_V_5_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_we0),
    .thresMem1_V_5_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_d0),
    .thresMem1_V_6_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_address0),
    .thresMem1_V_6_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_ce0),
    .thresMem1_V_6_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_we0),
    .thresMem1_V_6_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_d0),
    .thresMem1_V_7_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_address0),
    .thresMem1_V_7_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_ce0),
    .thresMem1_V_7_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_we0),
    .thresMem1_V_7_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_d0),
    .thresMem1_V_8_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_address0),
    .thresMem1_V_8_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_ce0),
    .thresMem1_V_8_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_we0),
    .thresMem1_V_8_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_d0),
    .thresMem1_V_9_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_address0),
    .thresMem1_V_9_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_ce0),
    .thresMem1_V_9_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_we0),
    .thresMem1_V_9_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_d0),
    .thresMem1_V_10_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_address0),
    .thresMem1_V_10_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_ce0),
    .thresMem1_V_10_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_we0),
    .thresMem1_V_10_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_d0),
    .thresMem1_V_11_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_address0),
    .thresMem1_V_11_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_ce0),
    .thresMem1_V_11_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_we0),
    .thresMem1_V_11_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_d0),
    .thresMem1_V_12_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_address0),
    .thresMem1_V_12_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_ce0),
    .thresMem1_V_12_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_we0),
    .thresMem1_V_12_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_d0),
    .thresMem1_V_13_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_address0),
    .thresMem1_V_13_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_ce0),
    .thresMem1_V_13_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_we0),
    .thresMem1_V_13_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_d0),
    .thresMem1_V_14_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_address0),
    .thresMem1_V_14_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_ce0),
    .thresMem1_V_14_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_we0),
    .thresMem1_V_14_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_d0),
    .thresMem1_V_15_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_address0),
    .thresMem1_V_15_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_ce0),
    .thresMem1_V_15_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_we0),
    .thresMem1_V_15_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_d0),
    .thresMem1_V_16_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_address0),
    .thresMem1_V_16_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_ce0),
    .thresMem1_V_16_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_we0),
    .thresMem1_V_16_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_d0),
    .thresMem1_V_17_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_address0),
    .thresMem1_V_17_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_ce0),
    .thresMem1_V_17_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_we0),
    .thresMem1_V_17_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_d0),
    .thresMem1_V_18_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_address0),
    .thresMem1_V_18_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_ce0),
    .thresMem1_V_18_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_we0),
    .thresMem1_V_18_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_d0),
    .thresMem1_V_19_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_address0),
    .thresMem1_V_19_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_ce0),
    .thresMem1_V_19_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_we0),
    .thresMem1_V_19_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_d0),
    .thresMem1_V_20_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_address0),
    .thresMem1_V_20_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_ce0),
    .thresMem1_V_20_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_we0),
    .thresMem1_V_20_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_d0),
    .thresMem1_V_21_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_address0),
    .thresMem1_V_21_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_ce0),
    .thresMem1_V_21_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_we0),
    .thresMem1_V_21_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_d0),
    .thresMem1_V_22_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_address0),
    .thresMem1_V_22_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_ce0),
    .thresMem1_V_22_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_we0),
    .thresMem1_V_22_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_d0),
    .thresMem1_V_23_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_address0),
    .thresMem1_V_23_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_ce0),
    .thresMem1_V_23_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_we0),
    .thresMem1_V_23_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_d0),
    .thresMem1_V_24_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_address0),
    .thresMem1_V_24_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_ce0),
    .thresMem1_V_24_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_we0),
    .thresMem1_V_24_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_d0),
    .thresMem1_V_25_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_address0),
    .thresMem1_V_25_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_ce0),
    .thresMem1_V_25_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_we0),
    .thresMem1_V_25_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_d0),
    .thresMem1_V_26_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_address0),
    .thresMem1_V_26_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_ce0),
    .thresMem1_V_26_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_we0),
    .thresMem1_V_26_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_d0),
    .thresMem1_V_27_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_address0),
    .thresMem1_V_27_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_ce0),
    .thresMem1_V_27_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_we0),
    .thresMem1_V_27_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_d0),
    .thresMem1_V_28_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_address0),
    .thresMem1_V_28_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_ce0),
    .thresMem1_V_28_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_we0),
    .thresMem1_V_28_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_d0),
    .thresMem1_V_29_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_address0),
    .thresMem1_V_29_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_ce0),
    .thresMem1_V_29_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_we0),
    .thresMem1_V_29_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_d0),
    .thresMem1_V_30_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_address0),
    .thresMem1_V_30_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_ce0),
    .thresMem1_V_30_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_we0),
    .thresMem1_V_30_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_d0),
    .thresMem1_V_31_address0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_address0),
    .thresMem1_V_31_ce0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_ce0),
    .thresMem1_V_31_we0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_we0),
    .thresMem1_V_31_d0(StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_d0),
    .weightMem2_V_0_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_address0),
    .weightMem2_V_0_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_ce0),
    .weightMem2_V_0_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_we0),
    .weightMem2_V_0_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_d0),
    .weightMem2_V_1_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_address0),
    .weightMem2_V_1_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_ce0),
    .weightMem2_V_1_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_we0),
    .weightMem2_V_1_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_d0),
    .weightMem2_V_2_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_address0),
    .weightMem2_V_2_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_ce0),
    .weightMem2_V_2_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_we0),
    .weightMem2_V_2_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_d0),
    .weightMem2_V_3_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_address0),
    .weightMem2_V_3_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_ce0),
    .weightMem2_V_3_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_we0),
    .weightMem2_V_3_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_d0),
    .weightMem2_V_4_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_address0),
    .weightMem2_V_4_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_ce0),
    .weightMem2_V_4_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_we0),
    .weightMem2_V_4_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_d0),
    .weightMem2_V_5_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_address0),
    .weightMem2_V_5_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_ce0),
    .weightMem2_V_5_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_we0),
    .weightMem2_V_5_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_d0),
    .weightMem2_V_6_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_address0),
    .weightMem2_V_6_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_ce0),
    .weightMem2_V_6_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_we0),
    .weightMem2_V_6_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_d0),
    .weightMem2_V_7_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_address0),
    .weightMem2_V_7_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_ce0),
    .weightMem2_V_7_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_we0),
    .weightMem2_V_7_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_d0),
    .weightMem2_V_8_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_address0),
    .weightMem2_V_8_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_ce0),
    .weightMem2_V_8_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_we0),
    .weightMem2_V_8_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_d0),
    .weightMem2_V_9_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_address0),
    .weightMem2_V_9_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_ce0),
    .weightMem2_V_9_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_we0),
    .weightMem2_V_9_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_d0),
    .weightMem2_V_10_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_address0),
    .weightMem2_V_10_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_ce0),
    .weightMem2_V_10_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_we0),
    .weightMem2_V_10_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_d0),
    .weightMem2_V_11_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_address0),
    .weightMem2_V_11_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_ce0),
    .weightMem2_V_11_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_we0),
    .weightMem2_V_11_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_d0),
    .weightMem2_V_12_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_address0),
    .weightMem2_V_12_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_ce0),
    .weightMem2_V_12_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_we0),
    .weightMem2_V_12_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_d0),
    .weightMem2_V_13_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_address0),
    .weightMem2_V_13_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_ce0),
    .weightMem2_V_13_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_we0),
    .weightMem2_V_13_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_d0),
    .weightMem2_V_14_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_address0),
    .weightMem2_V_14_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_ce0),
    .weightMem2_V_14_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_we0),
    .weightMem2_V_14_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_d0),
    .weightMem2_V_15_address0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_address0),
    .weightMem2_V_15_ce0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_ce0),
    .weightMem2_V_15_we0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_we0),
    .weightMem2_V_15_d0(StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_d0),
    .thresMem2_V_0_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_address0),
    .thresMem2_V_0_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_ce0),
    .thresMem2_V_0_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_we0),
    .thresMem2_V_0_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_d0),
    .thresMem2_V_1_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_address0),
    .thresMem2_V_1_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_ce0),
    .thresMem2_V_1_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_we0),
    .thresMem2_V_1_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_d0),
    .thresMem2_V_2_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_address0),
    .thresMem2_V_2_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_ce0),
    .thresMem2_V_2_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_we0),
    .thresMem2_V_2_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_d0),
    .thresMem2_V_3_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_address0),
    .thresMem2_V_3_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_ce0),
    .thresMem2_V_3_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_we0),
    .thresMem2_V_3_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_d0),
    .thresMem2_V_4_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_address0),
    .thresMem2_V_4_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_ce0),
    .thresMem2_V_4_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_we0),
    .thresMem2_V_4_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_d0),
    .thresMem2_V_5_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_address0),
    .thresMem2_V_5_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_ce0),
    .thresMem2_V_5_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_we0),
    .thresMem2_V_5_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_d0),
    .thresMem2_V_6_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_address0),
    .thresMem2_V_6_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_ce0),
    .thresMem2_V_6_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_we0),
    .thresMem2_V_6_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_d0),
    .thresMem2_V_7_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_address0),
    .thresMem2_V_7_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_ce0),
    .thresMem2_V_7_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_we0),
    .thresMem2_V_7_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_d0),
    .thresMem2_V_8_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_address0),
    .thresMem2_V_8_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_ce0),
    .thresMem2_V_8_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_we0),
    .thresMem2_V_8_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_d0),
    .thresMem2_V_9_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_address0),
    .thresMem2_V_9_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_ce0),
    .thresMem2_V_9_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_we0),
    .thresMem2_V_9_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_d0),
    .thresMem2_V_10_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_address0),
    .thresMem2_V_10_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_ce0),
    .thresMem2_V_10_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_we0),
    .thresMem2_V_10_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_d0),
    .thresMem2_V_11_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_address0),
    .thresMem2_V_11_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_ce0),
    .thresMem2_V_11_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_we0),
    .thresMem2_V_11_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_d0),
    .thresMem2_V_12_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_address0),
    .thresMem2_V_12_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_ce0),
    .thresMem2_V_12_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_we0),
    .thresMem2_V_12_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_d0),
    .thresMem2_V_13_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_address0),
    .thresMem2_V_13_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_ce0),
    .thresMem2_V_13_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_we0),
    .thresMem2_V_13_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_d0),
    .thresMem2_V_14_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_address0),
    .thresMem2_V_14_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_ce0),
    .thresMem2_V_14_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_we0),
    .thresMem2_V_14_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_d0),
    .thresMem2_V_15_address0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_address0),
    .thresMem2_V_15_ce0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_ce0),
    .thresMem2_V_15_we0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_we0),
    .thresMem2_V_15_d0(StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_d0),
    .weightMem3_V_0_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_address0),
    .weightMem3_V_0_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_ce0),
    .weightMem3_V_0_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_we0),
    .weightMem3_V_0_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_d0),
    .weightMem3_V_1_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_address0),
    .weightMem3_V_1_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_ce0),
    .weightMem3_V_1_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_we0),
    .weightMem3_V_1_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_d0),
    .weightMem3_V_2_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_address0),
    .weightMem3_V_2_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_ce0),
    .weightMem3_V_2_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_we0),
    .weightMem3_V_2_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_d0),
    .weightMem3_V_3_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_address0),
    .weightMem3_V_3_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_ce0),
    .weightMem3_V_3_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_we0),
    .weightMem3_V_3_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_d0),
    .weightMem3_V_4_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_address0),
    .weightMem3_V_4_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_ce0),
    .weightMem3_V_4_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_we0),
    .weightMem3_V_4_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_d0),
    .weightMem3_V_5_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_address0),
    .weightMem3_V_5_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_ce0),
    .weightMem3_V_5_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_we0),
    .weightMem3_V_5_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_d0),
    .weightMem3_V_6_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_address0),
    .weightMem3_V_6_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_ce0),
    .weightMem3_V_6_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_we0),
    .weightMem3_V_6_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_d0),
    .weightMem3_V_7_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_address0),
    .weightMem3_V_7_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_ce0),
    .weightMem3_V_7_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_we0),
    .weightMem3_V_7_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_d0),
    .weightMem3_V_8_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_address0),
    .weightMem3_V_8_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_ce0),
    .weightMem3_V_8_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_we0),
    .weightMem3_V_8_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_d0),
    .weightMem3_V_9_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_address0),
    .weightMem3_V_9_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_ce0),
    .weightMem3_V_9_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_we0),
    .weightMem3_V_9_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_d0),
    .weightMem3_V_10_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_address0),
    .weightMem3_V_10_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_ce0),
    .weightMem3_V_10_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_we0),
    .weightMem3_V_10_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_d0),
    .weightMem3_V_11_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_address0),
    .weightMem3_V_11_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_ce0),
    .weightMem3_V_11_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_we0),
    .weightMem3_V_11_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_d0),
    .weightMem3_V_12_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_address0),
    .weightMem3_V_12_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_ce0),
    .weightMem3_V_12_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_we0),
    .weightMem3_V_12_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_d0),
    .weightMem3_V_13_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_address0),
    .weightMem3_V_13_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_ce0),
    .weightMem3_V_13_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_we0),
    .weightMem3_V_13_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_d0),
    .weightMem3_V_14_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_address0),
    .weightMem3_V_14_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_ce0),
    .weightMem3_V_14_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_we0),
    .weightMem3_V_14_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_d0),
    .weightMem3_V_15_address0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_address0),
    .weightMem3_V_15_ce0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_ce0),
    .weightMem3_V_15_we0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_we0),
    .weightMem3_V_15_d0(StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_d0),
    .thresMem3_V_0_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_address0),
    .thresMem3_V_0_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_ce0),
    .thresMem3_V_0_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_we0),
    .thresMem3_V_0_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_d0),
    .thresMem3_V_1_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_address0),
    .thresMem3_V_1_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_ce0),
    .thresMem3_V_1_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_we0),
    .thresMem3_V_1_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_d0),
    .thresMem3_V_2_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_address0),
    .thresMem3_V_2_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_ce0),
    .thresMem3_V_2_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_we0),
    .thresMem3_V_2_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_d0),
    .thresMem3_V_3_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_address0),
    .thresMem3_V_3_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_ce0),
    .thresMem3_V_3_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_we0),
    .thresMem3_V_3_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_d0),
    .thresMem3_V_4_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_address0),
    .thresMem3_V_4_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_ce0),
    .thresMem3_V_4_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_we0),
    .thresMem3_V_4_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_d0),
    .thresMem3_V_5_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_address0),
    .thresMem3_V_5_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_ce0),
    .thresMem3_V_5_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_we0),
    .thresMem3_V_5_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_d0),
    .thresMem3_V_6_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_address0),
    .thresMem3_V_6_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_ce0),
    .thresMem3_V_6_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_we0),
    .thresMem3_V_6_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_d0),
    .thresMem3_V_7_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_address0),
    .thresMem3_V_7_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_ce0),
    .thresMem3_V_7_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_we0),
    .thresMem3_V_7_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_d0),
    .thresMem3_V_8_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_address0),
    .thresMem3_V_8_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_ce0),
    .thresMem3_V_8_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_we0),
    .thresMem3_V_8_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_d0),
    .thresMem3_V_9_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_address0),
    .thresMem3_V_9_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_ce0),
    .thresMem3_V_9_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_we0),
    .thresMem3_V_9_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_d0),
    .thresMem3_V_10_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_address0),
    .thresMem3_V_10_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_ce0),
    .thresMem3_V_10_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_we0),
    .thresMem3_V_10_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_d0),
    .thresMem3_V_11_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_address0),
    .thresMem3_V_11_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_ce0),
    .thresMem3_V_11_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_we0),
    .thresMem3_V_11_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_d0),
    .thresMem3_V_12_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_address0),
    .thresMem3_V_12_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_ce0),
    .thresMem3_V_12_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_we0),
    .thresMem3_V_12_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_d0),
    .thresMem3_V_13_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_address0),
    .thresMem3_V_13_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_ce0),
    .thresMem3_V_13_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_we0),
    .thresMem3_V_13_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_d0),
    .thresMem3_V_14_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_address0),
    .thresMem3_V_14_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_ce0),
    .thresMem3_V_14_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_we0),
    .thresMem3_V_14_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_d0),
    .thresMem3_V_15_address0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_address0),
    .thresMem3_V_15_ce0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_ce0),
    .thresMem3_V_15_we0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_we0),
    .thresMem3_V_15_d0(StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_d0),
    .weightMem4_V_0_address0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_address0),
    .weightMem4_V_0_ce0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_ce0),
    .weightMem4_V_0_we0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_we0),
    .weightMem4_V_0_d0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_d0),
    .weightMem4_V_1_address0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_address0),
    .weightMem4_V_1_ce0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_ce0),
    .weightMem4_V_1_we0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_we0),
    .weightMem4_V_1_d0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_d0),
    .weightMem4_V_2_address0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_address0),
    .weightMem4_V_2_ce0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_ce0),
    .weightMem4_V_2_we0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_we0),
    .weightMem4_V_2_d0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_d0),
    .weightMem4_V_3_address0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_address0),
    .weightMem4_V_3_ce0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_ce0),
    .weightMem4_V_3_we0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_we0),
    .weightMem4_V_3_d0(StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_d0),
    .thresMem4_V_0_address1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_address1),
    .thresMem4_V_0_ce1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_ce1),
    .thresMem4_V_0_we1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_we1),
    .thresMem4_V_0_d1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_d1),
    .thresMem4_V_1_address1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_address1),
    .thresMem4_V_1_ce1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_ce1),
    .thresMem4_V_1_we1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_we1),
    .thresMem4_V_1_d1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_d1),
    .thresMem4_V_2_address1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_address1),
    .thresMem4_V_2_ce1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_ce1),
    .thresMem4_V_2_we1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_we1),
    .thresMem4_V_2_d1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_d1),
    .thresMem4_V_3_address1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_address1),
    .thresMem4_V_3_ce1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_ce1),
    .thresMem4_V_3_we1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_we1),
    .thresMem4_V_3_d1(StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_d1),
    .weightMem8_V_0_address0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_address0),
    .weightMem8_V_0_ce0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_ce0),
    .weightMem8_V_0_we0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_we0),
    .weightMem8_V_0_d0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_d0),
    .weightMem8_V_1_address0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_address0),
    .weightMem8_V_1_ce0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_ce0),
    .weightMem8_V_1_we0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_we0),
    .weightMem8_V_1_d0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_d0),
    .weightMem8_V_2_address0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_address0),
    .weightMem8_V_2_ce0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_ce0),
    .weightMem8_V_2_we0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_we0),
    .weightMem8_V_2_d0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_d0),
    .weightMem8_V_3_address0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_address0),
    .weightMem8_V_3_ce0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_ce0),
    .weightMem8_V_3_we0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_we0),
    .weightMem8_V_3_d0(StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_d0),
    .alphaMem0_V_0_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_address0),
    .alphaMem0_V_0_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_ce0),
    .alphaMem0_V_0_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_we0),
    .alphaMem0_V_0_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_d0),
    .alphaMem0_V_1_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_address0),
    .alphaMem0_V_1_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_ce0),
    .alphaMem0_V_1_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_we0),
    .alphaMem0_V_1_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_d0),
    .alphaMem0_V_2_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_address0),
    .alphaMem0_V_2_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_ce0),
    .alphaMem0_V_2_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_we0),
    .alphaMem0_V_2_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_d0),
    .alphaMem0_V_3_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_address0),
    .alphaMem0_V_3_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_ce0),
    .alphaMem0_V_3_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_we0),
    .alphaMem0_V_3_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_d0),
    .alphaMem0_V_4_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_address0),
    .alphaMem0_V_4_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_ce0),
    .alphaMem0_V_4_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_we0),
    .alphaMem0_V_4_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_d0),
    .alphaMem0_V_5_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_address0),
    .alphaMem0_V_5_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_ce0),
    .alphaMem0_V_5_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_we0),
    .alphaMem0_V_5_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_d0),
    .alphaMem0_V_6_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_address0),
    .alphaMem0_V_6_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_ce0),
    .alphaMem0_V_6_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_we0),
    .alphaMem0_V_6_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_d0),
    .alphaMem0_V_7_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_address0),
    .alphaMem0_V_7_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_ce0),
    .alphaMem0_V_7_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_we0),
    .alphaMem0_V_7_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_d0),
    .alphaMem0_V_8_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_address0),
    .alphaMem0_V_8_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_ce0),
    .alphaMem0_V_8_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_we0),
    .alphaMem0_V_8_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_d0),
    .alphaMem0_V_9_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_address0),
    .alphaMem0_V_9_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_ce0),
    .alphaMem0_V_9_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_we0),
    .alphaMem0_V_9_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_d0),
    .alphaMem0_V_10_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_address0),
    .alphaMem0_V_10_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_ce0),
    .alphaMem0_V_10_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_we0),
    .alphaMem0_V_10_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_d0),
    .alphaMem0_V_11_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_address0),
    .alphaMem0_V_11_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_ce0),
    .alphaMem0_V_11_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_we0),
    .alphaMem0_V_11_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_d0),
    .alphaMem0_V_12_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_address0),
    .alphaMem0_V_12_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_ce0),
    .alphaMem0_V_12_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_we0),
    .alphaMem0_V_12_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_d0),
    .alphaMem0_V_13_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_address0),
    .alphaMem0_V_13_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_ce0),
    .alphaMem0_V_13_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_we0),
    .alphaMem0_V_13_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_d0),
    .alphaMem0_V_14_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_address0),
    .alphaMem0_V_14_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_ce0),
    .alphaMem0_V_14_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_we0),
    .alphaMem0_V_14_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_d0),
    .alphaMem0_V_15_address0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_address0),
    .alphaMem0_V_15_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_ce0),
    .alphaMem0_V_15_we0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_we0),
    .alphaMem0_V_15_d0(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_d0),
    .alphaMem1_V_0_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_address0),
    .alphaMem1_V_0_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_ce0),
    .alphaMem1_V_0_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_we0),
    .alphaMem1_V_0_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_d0),
    .alphaMem1_V_1_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_address0),
    .alphaMem1_V_1_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_ce0),
    .alphaMem1_V_1_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_we0),
    .alphaMem1_V_1_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_d0),
    .alphaMem1_V_2_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_address0),
    .alphaMem1_V_2_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_ce0),
    .alphaMem1_V_2_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_we0),
    .alphaMem1_V_2_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_d0),
    .alphaMem1_V_3_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_address0),
    .alphaMem1_V_3_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_ce0),
    .alphaMem1_V_3_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_we0),
    .alphaMem1_V_3_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_d0),
    .alphaMem1_V_4_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_address0),
    .alphaMem1_V_4_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_ce0),
    .alphaMem1_V_4_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_we0),
    .alphaMem1_V_4_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_d0),
    .alphaMem1_V_5_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_address0),
    .alphaMem1_V_5_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_ce0),
    .alphaMem1_V_5_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_we0),
    .alphaMem1_V_5_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_d0),
    .alphaMem1_V_6_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_address0),
    .alphaMem1_V_6_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_ce0),
    .alphaMem1_V_6_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_we0),
    .alphaMem1_V_6_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_d0),
    .alphaMem1_V_7_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_address0),
    .alphaMem1_V_7_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_ce0),
    .alphaMem1_V_7_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_we0),
    .alphaMem1_V_7_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_d0),
    .alphaMem1_V_8_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_address0),
    .alphaMem1_V_8_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_ce0),
    .alphaMem1_V_8_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_we0),
    .alphaMem1_V_8_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_d0),
    .alphaMem1_V_9_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_address0),
    .alphaMem1_V_9_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_ce0),
    .alphaMem1_V_9_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_we0),
    .alphaMem1_V_9_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_d0),
    .alphaMem1_V_10_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_address0),
    .alphaMem1_V_10_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_ce0),
    .alphaMem1_V_10_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_we0),
    .alphaMem1_V_10_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_d0),
    .alphaMem1_V_11_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_address0),
    .alphaMem1_V_11_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_ce0),
    .alphaMem1_V_11_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_we0),
    .alphaMem1_V_11_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_d0),
    .alphaMem1_V_12_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_address0),
    .alphaMem1_V_12_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_ce0),
    .alphaMem1_V_12_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_we0),
    .alphaMem1_V_12_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_d0),
    .alphaMem1_V_13_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_address0),
    .alphaMem1_V_13_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_ce0),
    .alphaMem1_V_13_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_we0),
    .alphaMem1_V_13_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_d0),
    .alphaMem1_V_14_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_address0),
    .alphaMem1_V_14_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_ce0),
    .alphaMem1_V_14_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_we0),
    .alphaMem1_V_14_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_d0),
    .alphaMem1_V_15_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_address0),
    .alphaMem1_V_15_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_ce0),
    .alphaMem1_V_15_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_we0),
    .alphaMem1_V_15_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_d0),
    .alphaMem1_V_16_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_address0),
    .alphaMem1_V_16_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_ce0),
    .alphaMem1_V_16_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_we0),
    .alphaMem1_V_16_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_d0),
    .alphaMem1_V_17_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_address0),
    .alphaMem1_V_17_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_ce0),
    .alphaMem1_V_17_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_we0),
    .alphaMem1_V_17_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_d0),
    .alphaMem1_V_18_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_address0),
    .alphaMem1_V_18_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_ce0),
    .alphaMem1_V_18_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_we0),
    .alphaMem1_V_18_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_d0),
    .alphaMem1_V_19_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_address0),
    .alphaMem1_V_19_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_ce0),
    .alphaMem1_V_19_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_we0),
    .alphaMem1_V_19_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_d0),
    .alphaMem1_V_20_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_address0),
    .alphaMem1_V_20_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_ce0),
    .alphaMem1_V_20_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_we0),
    .alphaMem1_V_20_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_d0),
    .alphaMem1_V_21_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_address0),
    .alphaMem1_V_21_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_ce0),
    .alphaMem1_V_21_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_we0),
    .alphaMem1_V_21_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_d0),
    .alphaMem1_V_22_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_address0),
    .alphaMem1_V_22_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_ce0),
    .alphaMem1_V_22_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_we0),
    .alphaMem1_V_22_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_d0),
    .alphaMem1_V_23_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_address0),
    .alphaMem1_V_23_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_ce0),
    .alphaMem1_V_23_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_we0),
    .alphaMem1_V_23_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_d0),
    .alphaMem1_V_24_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_address0),
    .alphaMem1_V_24_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_ce0),
    .alphaMem1_V_24_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_we0),
    .alphaMem1_V_24_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_d0),
    .alphaMem1_V_25_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_address0),
    .alphaMem1_V_25_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_ce0),
    .alphaMem1_V_25_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_we0),
    .alphaMem1_V_25_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_d0),
    .alphaMem1_V_26_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_address0),
    .alphaMem1_V_26_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_ce0),
    .alphaMem1_V_26_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_we0),
    .alphaMem1_V_26_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_d0),
    .alphaMem1_V_27_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_address0),
    .alphaMem1_V_27_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_ce0),
    .alphaMem1_V_27_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_we0),
    .alphaMem1_V_27_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_d0),
    .alphaMem1_V_28_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_address0),
    .alphaMem1_V_28_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_ce0),
    .alphaMem1_V_28_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_we0),
    .alphaMem1_V_28_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_d0),
    .alphaMem1_V_29_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_address0),
    .alphaMem1_V_29_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_ce0),
    .alphaMem1_V_29_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_we0),
    .alphaMem1_V_29_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_d0),
    .alphaMem1_V_30_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_address0),
    .alphaMem1_V_30_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_ce0),
    .alphaMem1_V_30_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_we0),
    .alphaMem1_V_30_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_d0),
    .alphaMem1_V_31_address0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_address0),
    .alphaMem1_V_31_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_ce0),
    .alphaMem1_V_31_we0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_we0),
    .alphaMem1_V_31_d0(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_d0),
    .alphaMem2_V_0_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_address0),
    .alphaMem2_V_0_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_ce0),
    .alphaMem2_V_0_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_we0),
    .alphaMem2_V_0_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_d0),
    .alphaMem2_V_1_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_address0),
    .alphaMem2_V_1_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_ce0),
    .alphaMem2_V_1_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_we0),
    .alphaMem2_V_1_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_d0),
    .alphaMem2_V_2_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_address0),
    .alphaMem2_V_2_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_ce0),
    .alphaMem2_V_2_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_we0),
    .alphaMem2_V_2_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_d0),
    .alphaMem2_V_3_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_address0),
    .alphaMem2_V_3_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_ce0),
    .alphaMem2_V_3_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_we0),
    .alphaMem2_V_3_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_d0),
    .alphaMem2_V_4_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_address0),
    .alphaMem2_V_4_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_ce0),
    .alphaMem2_V_4_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_we0),
    .alphaMem2_V_4_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_d0),
    .alphaMem2_V_5_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_address0),
    .alphaMem2_V_5_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_ce0),
    .alphaMem2_V_5_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_we0),
    .alphaMem2_V_5_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_d0),
    .alphaMem2_V_6_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_address0),
    .alphaMem2_V_6_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_ce0),
    .alphaMem2_V_6_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_we0),
    .alphaMem2_V_6_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_d0),
    .alphaMem2_V_7_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_address0),
    .alphaMem2_V_7_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_ce0),
    .alphaMem2_V_7_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_we0),
    .alphaMem2_V_7_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_d0),
    .alphaMem2_V_8_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_address0),
    .alphaMem2_V_8_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_ce0),
    .alphaMem2_V_8_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_we0),
    .alphaMem2_V_8_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_d0),
    .alphaMem2_V_9_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_address0),
    .alphaMem2_V_9_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_ce0),
    .alphaMem2_V_9_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_we0),
    .alphaMem2_V_9_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_d0),
    .alphaMem2_V_10_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_address0),
    .alphaMem2_V_10_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_ce0),
    .alphaMem2_V_10_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_we0),
    .alphaMem2_V_10_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_d0),
    .alphaMem2_V_11_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_address0),
    .alphaMem2_V_11_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_ce0),
    .alphaMem2_V_11_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_we0),
    .alphaMem2_V_11_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_d0),
    .alphaMem2_V_12_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_address0),
    .alphaMem2_V_12_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_ce0),
    .alphaMem2_V_12_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_we0),
    .alphaMem2_V_12_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_d0),
    .alphaMem2_V_13_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_address0),
    .alphaMem2_V_13_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_ce0),
    .alphaMem2_V_13_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_we0),
    .alphaMem2_V_13_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_d0),
    .alphaMem2_V_14_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_address0),
    .alphaMem2_V_14_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_ce0),
    .alphaMem2_V_14_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_we0),
    .alphaMem2_V_14_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_d0),
    .alphaMem2_V_15_address0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_address0),
    .alphaMem2_V_15_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_ce0),
    .alphaMem2_V_15_we0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_we0),
    .alphaMem2_V_15_d0(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_d0),
    .alphaMem3_V_0_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_address0),
    .alphaMem3_V_0_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_ce0),
    .alphaMem3_V_0_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_we0),
    .alphaMem3_V_0_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_d0),
    .alphaMem3_V_1_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_address0),
    .alphaMem3_V_1_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_ce0),
    .alphaMem3_V_1_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_we0),
    .alphaMem3_V_1_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_d0),
    .alphaMem3_V_2_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_address0),
    .alphaMem3_V_2_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_ce0),
    .alphaMem3_V_2_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_we0),
    .alphaMem3_V_2_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_d0),
    .alphaMem3_V_3_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_address0),
    .alphaMem3_V_3_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_ce0),
    .alphaMem3_V_3_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_we0),
    .alphaMem3_V_3_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_d0),
    .alphaMem3_V_4_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_address0),
    .alphaMem3_V_4_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_ce0),
    .alphaMem3_V_4_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_we0),
    .alphaMem3_V_4_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_d0),
    .alphaMem3_V_5_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_address0),
    .alphaMem3_V_5_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_ce0),
    .alphaMem3_V_5_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_we0),
    .alphaMem3_V_5_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_d0),
    .alphaMem3_V_6_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_address0),
    .alphaMem3_V_6_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_ce0),
    .alphaMem3_V_6_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_we0),
    .alphaMem3_V_6_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_d0),
    .alphaMem3_V_7_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_address0),
    .alphaMem3_V_7_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_ce0),
    .alphaMem3_V_7_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_we0),
    .alphaMem3_V_7_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_d0),
    .alphaMem3_V_8_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_address0),
    .alphaMem3_V_8_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_ce0),
    .alphaMem3_V_8_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_we0),
    .alphaMem3_V_8_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_d0),
    .alphaMem3_V_9_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_address0),
    .alphaMem3_V_9_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_ce0),
    .alphaMem3_V_9_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_we0),
    .alphaMem3_V_9_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_d0),
    .alphaMem3_V_10_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_address0),
    .alphaMem3_V_10_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_ce0),
    .alphaMem3_V_10_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_we0),
    .alphaMem3_V_10_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_d0),
    .alphaMem3_V_11_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_address0),
    .alphaMem3_V_11_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_ce0),
    .alphaMem3_V_11_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_we0),
    .alphaMem3_V_11_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_d0),
    .alphaMem3_V_12_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_address0),
    .alphaMem3_V_12_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_ce0),
    .alphaMem3_V_12_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_we0),
    .alphaMem3_V_12_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_d0),
    .alphaMem3_V_13_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_address0),
    .alphaMem3_V_13_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_ce0),
    .alphaMem3_V_13_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_we0),
    .alphaMem3_V_13_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_d0),
    .alphaMem3_V_14_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_address0),
    .alphaMem3_V_14_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_ce0),
    .alphaMem3_V_14_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_we0),
    .alphaMem3_V_14_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_d0),
    .alphaMem3_V_15_address0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_address0),
    .alphaMem3_V_15_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_ce0),
    .alphaMem3_V_15_we0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_we0),
    .alphaMem3_V_15_d0(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_d0),
    .alphaMem4_V_0_address0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_address0),
    .alphaMem4_V_0_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_ce0),
    .alphaMem4_V_0_we0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_we0),
    .alphaMem4_V_0_d0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_d0),
    .alphaMem4_V_1_address0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_address0),
    .alphaMem4_V_1_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_ce0),
    .alphaMem4_V_1_we0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_we0),
    .alphaMem4_V_1_d0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_d0),
    .alphaMem4_V_2_address0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_address0),
    .alphaMem4_V_2_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_ce0),
    .alphaMem4_V_2_we0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_we0),
    .alphaMem4_V_2_d0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_d0),
    .alphaMem4_V_3_address0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_address0),
    .alphaMem4_V_3_ce0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_ce0),
    .alphaMem4_V_3_we0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_we0),
    .alphaMem4_V_3_d0(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_DoCompute_fu_715_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_sync_reg_grp_DoCompute_fu_715_ap_done <= 1'b0;
        end else if ((grp_DoCompute_fu_715_ap_done == 1'b1)) begin
            ap_sync_reg_grp_DoCompute_fu_715_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_DoCompute_fu_715_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state3_on_subcall_done) & (doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_sync_reg_grp_DoCompute_fu_715_ap_ready <= 1'b0;
        end else if ((grp_DoCompute_fu_715_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_DoCompute_fu_715_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_DoCompute_fu_715_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) | ((ap_sync_grp_DoCompute_fu_715_ap_ready == 1'b0) & (doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
            grp_DoCompute_fu_715_ap_start_reg <= 1'b1;
        end else if ((grp_DoCompute_fu_715_ap_ready == 1'b1)) begin
            grp_DoCompute_fu_715_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        doInit_read_reg_1937 <= doInit;
        in_V1_reg_1946 <= {{in_V[63:3]}};
        out_V3_reg_1941 <= {{out_V[63:3]}};
        targetInd_read_reg_1922 <= targetInd;
        targetLayer_read_reg_1932 <= targetLayer;
        targetMem_read_reg_1927 <= targetMem;
        val_V_read_reg_1917 <= val_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o_ap_vld))) begin
        means_in1_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o_ap_vld))) begin
        means_in1_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o_ap_vld))) begin
        means_in2_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o_ap_vld))) begin
        means_in2_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o_ap_vld))) begin
        means_in3_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o_ap_vld))) begin
        means_in3_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o_ap_vld))) begin
        means_in4_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o_ap_vld))) begin
        means_in4_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o_ap_vld))) begin
        means_in5_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o_ap_vld))) begin
        means_in5_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o_ap_vld))) begin
        means_in6_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o_ap_vld))) begin
        means_in6_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o_ap_vld))) begin
        means_in7_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o_ap_vld))) begin
        means_in7_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o_ap_vld))) begin
        means_in8_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o_ap_vld))) begin
        means_in8_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o_ap_vld))) begin
        means_out1_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o_ap_vld))) begin
        means_out2_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o_ap_vld))) begin
        means_out3_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o_ap_vld))) begin
        means_out4_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o_ap_vld))) begin
        means_out5_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o_ap_vld))) begin
        means_out6_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b1 == StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o_ap_vld))) begin
        means_out7_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        StgValue_43_DoMemInit_fu_1299_ap_start = 1'b1;
    end else begin
        StgValue_43_DoMemInit_fu_1299_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_0_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_0_address0 = grp_DoCompute_fu_715_alphaMem0_V_0_address0;
    end else begin
        alphaMem0_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_0_ce0 = grp_DoCompute_fu_715_alphaMem0_V_0_ce0;
    end else begin
        alphaMem0_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_0_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_we0;
    end else begin
        alphaMem0_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_10_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_10_address0 = grp_DoCompute_fu_715_alphaMem0_V_10_address0;
    end else begin
        alphaMem0_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_10_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_10_ce0 = grp_DoCompute_fu_715_alphaMem0_V_10_ce0;
    end else begin
        alphaMem0_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_10_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_we0;
    end else begin
        alphaMem0_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_11_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_11_address0 = grp_DoCompute_fu_715_alphaMem0_V_11_address0;
    end else begin
        alphaMem0_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_11_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_11_ce0 = grp_DoCompute_fu_715_alphaMem0_V_11_ce0;
    end else begin
        alphaMem0_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_11_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_we0;
    end else begin
        alphaMem0_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_12_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_12_address0 = grp_DoCompute_fu_715_alphaMem0_V_12_address0;
    end else begin
        alphaMem0_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_12_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_12_ce0 = grp_DoCompute_fu_715_alphaMem0_V_12_ce0;
    end else begin
        alphaMem0_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_12_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_we0;
    end else begin
        alphaMem0_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_13_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_13_address0 = grp_DoCompute_fu_715_alphaMem0_V_13_address0;
    end else begin
        alphaMem0_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_13_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_13_ce0 = grp_DoCompute_fu_715_alphaMem0_V_13_ce0;
    end else begin
        alphaMem0_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_13_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_we0;
    end else begin
        alphaMem0_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_14_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_14_address0 = grp_DoCompute_fu_715_alphaMem0_V_14_address0;
    end else begin
        alphaMem0_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_14_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_14_ce0 = grp_DoCompute_fu_715_alphaMem0_V_14_ce0;
    end else begin
        alphaMem0_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_14_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_we0;
    end else begin
        alphaMem0_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_15_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_15_address0 = grp_DoCompute_fu_715_alphaMem0_V_15_address0;
    end else begin
        alphaMem0_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_15_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_15_ce0 = grp_DoCompute_fu_715_alphaMem0_V_15_ce0;
    end else begin
        alphaMem0_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_15_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_we0;
    end else begin
        alphaMem0_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_1_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_1_address0 = grp_DoCompute_fu_715_alphaMem0_V_1_address0;
    end else begin
        alphaMem0_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_1_ce0 = grp_DoCompute_fu_715_alphaMem0_V_1_ce0;
    end else begin
        alphaMem0_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_1_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_we0;
    end else begin
        alphaMem0_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_2_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_2_address0 = grp_DoCompute_fu_715_alphaMem0_V_2_address0;
    end else begin
        alphaMem0_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_2_ce0 = grp_DoCompute_fu_715_alphaMem0_V_2_ce0;
    end else begin
        alphaMem0_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_2_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_we0;
    end else begin
        alphaMem0_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_3_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_3_address0 = grp_DoCompute_fu_715_alphaMem0_V_3_address0;
    end else begin
        alphaMem0_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_3_ce0 = grp_DoCompute_fu_715_alphaMem0_V_3_ce0;
    end else begin
        alphaMem0_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_3_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_we0;
    end else begin
        alphaMem0_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_4_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_4_address0 = grp_DoCompute_fu_715_alphaMem0_V_4_address0;
    end else begin
        alphaMem0_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_4_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_4_ce0 = grp_DoCompute_fu_715_alphaMem0_V_4_ce0;
    end else begin
        alphaMem0_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_4_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_we0;
    end else begin
        alphaMem0_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_5_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_5_address0 = grp_DoCompute_fu_715_alphaMem0_V_5_address0;
    end else begin
        alphaMem0_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_5_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_5_ce0 = grp_DoCompute_fu_715_alphaMem0_V_5_ce0;
    end else begin
        alphaMem0_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_5_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_we0;
    end else begin
        alphaMem0_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_6_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_6_address0 = grp_DoCompute_fu_715_alphaMem0_V_6_address0;
    end else begin
        alphaMem0_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_6_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_6_ce0 = grp_DoCompute_fu_715_alphaMem0_V_6_ce0;
    end else begin
        alphaMem0_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_6_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_we0;
    end else begin
        alphaMem0_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_7_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_7_address0 = grp_DoCompute_fu_715_alphaMem0_V_7_address0;
    end else begin
        alphaMem0_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_7_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_7_ce0 = grp_DoCompute_fu_715_alphaMem0_V_7_ce0;
    end else begin
        alphaMem0_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_7_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_we0;
    end else begin
        alphaMem0_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_8_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_8_address0 = grp_DoCompute_fu_715_alphaMem0_V_8_address0;
    end else begin
        alphaMem0_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_8_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_8_ce0 = grp_DoCompute_fu_715_alphaMem0_V_8_ce0;
    end else begin
        alphaMem0_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_8_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_we0;
    end else begin
        alphaMem0_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_9_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_9_address0 = grp_DoCompute_fu_715_alphaMem0_V_9_address0;
    end else begin
        alphaMem0_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_9_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem0_V_9_ce0 = grp_DoCompute_fu_715_alphaMem0_V_9_ce0;
    end else begin
        alphaMem0_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem0_V_9_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_we0;
    end else begin
        alphaMem0_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_0_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_0_address0 = grp_DoCompute_fu_715_alphaMem1_V_0_address0;
    end else begin
        alphaMem1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_0_ce0 = grp_DoCompute_fu_715_alphaMem1_V_0_ce0;
    end else begin
        alphaMem1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_0_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_we0;
    end else begin
        alphaMem1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_10_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_10_address0 = grp_DoCompute_fu_715_alphaMem1_V_10_address0;
    end else begin
        alphaMem1_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_10_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_10_ce0 = grp_DoCompute_fu_715_alphaMem1_V_10_ce0;
    end else begin
        alphaMem1_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_10_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_we0;
    end else begin
        alphaMem1_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_11_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_11_address0 = grp_DoCompute_fu_715_alphaMem1_V_11_address0;
    end else begin
        alphaMem1_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_11_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_11_ce0 = grp_DoCompute_fu_715_alphaMem1_V_11_ce0;
    end else begin
        alphaMem1_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_11_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_we0;
    end else begin
        alphaMem1_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_12_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_12_address0 = grp_DoCompute_fu_715_alphaMem1_V_12_address0;
    end else begin
        alphaMem1_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_12_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_12_ce0 = grp_DoCompute_fu_715_alphaMem1_V_12_ce0;
    end else begin
        alphaMem1_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_12_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_we0;
    end else begin
        alphaMem1_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_13_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_13_address0 = grp_DoCompute_fu_715_alphaMem1_V_13_address0;
    end else begin
        alphaMem1_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_13_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_13_ce0 = grp_DoCompute_fu_715_alphaMem1_V_13_ce0;
    end else begin
        alphaMem1_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_13_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_we0;
    end else begin
        alphaMem1_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_14_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_14_address0 = grp_DoCompute_fu_715_alphaMem1_V_14_address0;
    end else begin
        alphaMem1_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_14_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_14_ce0 = grp_DoCompute_fu_715_alphaMem1_V_14_ce0;
    end else begin
        alphaMem1_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_14_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_we0;
    end else begin
        alphaMem1_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_15_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_15_address0 = grp_DoCompute_fu_715_alphaMem1_V_15_address0;
    end else begin
        alphaMem1_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_15_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_15_ce0 = grp_DoCompute_fu_715_alphaMem1_V_15_ce0;
    end else begin
        alphaMem1_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_15_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_we0;
    end else begin
        alphaMem1_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_16_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_16_address0 = grp_DoCompute_fu_715_alphaMem1_V_16_address0;
    end else begin
        alphaMem1_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_16_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_16_ce0 = grp_DoCompute_fu_715_alphaMem1_V_16_ce0;
    end else begin
        alphaMem1_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_16_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_we0;
    end else begin
        alphaMem1_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_17_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_17_address0 = grp_DoCompute_fu_715_alphaMem1_V_17_address0;
    end else begin
        alphaMem1_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_17_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_17_ce0 = grp_DoCompute_fu_715_alphaMem1_V_17_ce0;
    end else begin
        alphaMem1_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_17_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_we0;
    end else begin
        alphaMem1_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_18_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_18_address0 = grp_DoCompute_fu_715_alphaMem1_V_18_address0;
    end else begin
        alphaMem1_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_18_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_18_ce0 = grp_DoCompute_fu_715_alphaMem1_V_18_ce0;
    end else begin
        alphaMem1_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_18_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_we0;
    end else begin
        alphaMem1_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_19_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_19_address0 = grp_DoCompute_fu_715_alphaMem1_V_19_address0;
    end else begin
        alphaMem1_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_19_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_19_ce0 = grp_DoCompute_fu_715_alphaMem1_V_19_ce0;
    end else begin
        alphaMem1_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_19_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_we0;
    end else begin
        alphaMem1_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_1_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_1_address0 = grp_DoCompute_fu_715_alphaMem1_V_1_address0;
    end else begin
        alphaMem1_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_1_ce0 = grp_DoCompute_fu_715_alphaMem1_V_1_ce0;
    end else begin
        alphaMem1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_1_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_we0;
    end else begin
        alphaMem1_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_20_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_20_address0 = grp_DoCompute_fu_715_alphaMem1_V_20_address0;
    end else begin
        alphaMem1_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_20_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_20_ce0 = grp_DoCompute_fu_715_alphaMem1_V_20_ce0;
    end else begin
        alphaMem1_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_20_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_we0;
    end else begin
        alphaMem1_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_21_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_21_address0 = grp_DoCompute_fu_715_alphaMem1_V_21_address0;
    end else begin
        alphaMem1_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_21_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_21_ce0 = grp_DoCompute_fu_715_alphaMem1_V_21_ce0;
    end else begin
        alphaMem1_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_21_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_we0;
    end else begin
        alphaMem1_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_22_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_22_address0 = grp_DoCompute_fu_715_alphaMem1_V_22_address0;
    end else begin
        alphaMem1_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_22_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_22_ce0 = grp_DoCompute_fu_715_alphaMem1_V_22_ce0;
    end else begin
        alphaMem1_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_22_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_we0;
    end else begin
        alphaMem1_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_23_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_23_address0 = grp_DoCompute_fu_715_alphaMem1_V_23_address0;
    end else begin
        alphaMem1_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_23_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_23_ce0 = grp_DoCompute_fu_715_alphaMem1_V_23_ce0;
    end else begin
        alphaMem1_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_23_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_we0;
    end else begin
        alphaMem1_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_24_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_24_address0 = grp_DoCompute_fu_715_alphaMem1_V_24_address0;
    end else begin
        alphaMem1_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_24_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_24_ce0 = grp_DoCompute_fu_715_alphaMem1_V_24_ce0;
    end else begin
        alphaMem1_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_24_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_we0;
    end else begin
        alphaMem1_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_25_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_25_address0 = grp_DoCompute_fu_715_alphaMem1_V_25_address0;
    end else begin
        alphaMem1_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_25_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_25_ce0 = grp_DoCompute_fu_715_alphaMem1_V_25_ce0;
    end else begin
        alphaMem1_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_25_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_we0;
    end else begin
        alphaMem1_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_26_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_26_address0 = grp_DoCompute_fu_715_alphaMem1_V_26_address0;
    end else begin
        alphaMem1_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_26_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_26_ce0 = grp_DoCompute_fu_715_alphaMem1_V_26_ce0;
    end else begin
        alphaMem1_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_26_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_we0;
    end else begin
        alphaMem1_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_27_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_27_address0 = grp_DoCompute_fu_715_alphaMem1_V_27_address0;
    end else begin
        alphaMem1_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_27_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_27_ce0 = grp_DoCompute_fu_715_alphaMem1_V_27_ce0;
    end else begin
        alphaMem1_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_27_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_we0;
    end else begin
        alphaMem1_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_28_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_28_address0 = grp_DoCompute_fu_715_alphaMem1_V_28_address0;
    end else begin
        alphaMem1_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_28_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_28_ce0 = grp_DoCompute_fu_715_alphaMem1_V_28_ce0;
    end else begin
        alphaMem1_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_28_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_we0;
    end else begin
        alphaMem1_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_29_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_29_address0 = grp_DoCompute_fu_715_alphaMem1_V_29_address0;
    end else begin
        alphaMem1_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_29_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_29_ce0 = grp_DoCompute_fu_715_alphaMem1_V_29_ce0;
    end else begin
        alphaMem1_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_29_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_we0;
    end else begin
        alphaMem1_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_2_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_2_address0 = grp_DoCompute_fu_715_alphaMem1_V_2_address0;
    end else begin
        alphaMem1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_2_ce0 = grp_DoCompute_fu_715_alphaMem1_V_2_ce0;
    end else begin
        alphaMem1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_2_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_we0;
    end else begin
        alphaMem1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_30_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_30_address0 = grp_DoCompute_fu_715_alphaMem1_V_30_address0;
    end else begin
        alphaMem1_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_30_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_30_ce0 = grp_DoCompute_fu_715_alphaMem1_V_30_ce0;
    end else begin
        alphaMem1_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_30_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_we0;
    end else begin
        alphaMem1_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_31_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_31_address0 = grp_DoCompute_fu_715_alphaMem1_V_31_address0;
    end else begin
        alphaMem1_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_31_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_31_ce0 = grp_DoCompute_fu_715_alphaMem1_V_31_ce0;
    end else begin
        alphaMem1_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_31_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_we0;
    end else begin
        alphaMem1_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_3_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_3_address0 = grp_DoCompute_fu_715_alphaMem1_V_3_address0;
    end else begin
        alphaMem1_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_3_ce0 = grp_DoCompute_fu_715_alphaMem1_V_3_ce0;
    end else begin
        alphaMem1_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_3_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_we0;
    end else begin
        alphaMem1_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_4_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_4_address0 = grp_DoCompute_fu_715_alphaMem1_V_4_address0;
    end else begin
        alphaMem1_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_4_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_4_ce0 = grp_DoCompute_fu_715_alphaMem1_V_4_ce0;
    end else begin
        alphaMem1_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_4_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_we0;
    end else begin
        alphaMem1_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_5_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_5_address0 = grp_DoCompute_fu_715_alphaMem1_V_5_address0;
    end else begin
        alphaMem1_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_5_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_5_ce0 = grp_DoCompute_fu_715_alphaMem1_V_5_ce0;
    end else begin
        alphaMem1_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_5_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_we0;
    end else begin
        alphaMem1_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_6_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_6_address0 = grp_DoCompute_fu_715_alphaMem1_V_6_address0;
    end else begin
        alphaMem1_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_6_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_6_ce0 = grp_DoCompute_fu_715_alphaMem1_V_6_ce0;
    end else begin
        alphaMem1_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_6_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_we0;
    end else begin
        alphaMem1_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_7_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_7_address0 = grp_DoCompute_fu_715_alphaMem1_V_7_address0;
    end else begin
        alphaMem1_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_7_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_7_ce0 = grp_DoCompute_fu_715_alphaMem1_V_7_ce0;
    end else begin
        alphaMem1_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_7_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_we0;
    end else begin
        alphaMem1_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_8_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_8_address0 = grp_DoCompute_fu_715_alphaMem1_V_8_address0;
    end else begin
        alphaMem1_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_8_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_8_ce0 = grp_DoCompute_fu_715_alphaMem1_V_8_ce0;
    end else begin
        alphaMem1_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_8_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_we0;
    end else begin
        alphaMem1_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_9_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_9_address0 = grp_DoCompute_fu_715_alphaMem1_V_9_address0;
    end else begin
        alphaMem1_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_9_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem1_V_9_ce0 = grp_DoCompute_fu_715_alphaMem1_V_9_ce0;
    end else begin
        alphaMem1_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem1_V_9_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_we0;
    end else begin
        alphaMem1_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_0_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_0_address0 = grp_DoCompute_fu_715_alphaMem2_V_0_address0;
    end else begin
        alphaMem2_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_0_ce0 = grp_DoCompute_fu_715_alphaMem2_V_0_ce0;
    end else begin
        alphaMem2_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_0_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_we0;
    end else begin
        alphaMem2_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_10_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_10_address0 = grp_DoCompute_fu_715_alphaMem2_V_10_address0;
    end else begin
        alphaMem2_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_10_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_10_ce0 = grp_DoCompute_fu_715_alphaMem2_V_10_ce0;
    end else begin
        alphaMem2_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_10_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_we0;
    end else begin
        alphaMem2_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_11_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_11_address0 = grp_DoCompute_fu_715_alphaMem2_V_11_address0;
    end else begin
        alphaMem2_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_11_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_11_ce0 = grp_DoCompute_fu_715_alphaMem2_V_11_ce0;
    end else begin
        alphaMem2_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_11_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_we0;
    end else begin
        alphaMem2_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_12_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_12_address0 = grp_DoCompute_fu_715_alphaMem2_V_12_address0;
    end else begin
        alphaMem2_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_12_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_12_ce0 = grp_DoCompute_fu_715_alphaMem2_V_12_ce0;
    end else begin
        alphaMem2_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_12_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_we0;
    end else begin
        alphaMem2_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_13_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_13_address0 = grp_DoCompute_fu_715_alphaMem2_V_13_address0;
    end else begin
        alphaMem2_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_13_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_13_ce0 = grp_DoCompute_fu_715_alphaMem2_V_13_ce0;
    end else begin
        alphaMem2_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_13_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_we0;
    end else begin
        alphaMem2_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_14_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_14_address0 = grp_DoCompute_fu_715_alphaMem2_V_14_address0;
    end else begin
        alphaMem2_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_14_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_14_ce0 = grp_DoCompute_fu_715_alphaMem2_V_14_ce0;
    end else begin
        alphaMem2_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_14_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_we0;
    end else begin
        alphaMem2_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_15_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_15_address0 = grp_DoCompute_fu_715_alphaMem2_V_15_address0;
    end else begin
        alphaMem2_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_15_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_15_ce0 = grp_DoCompute_fu_715_alphaMem2_V_15_ce0;
    end else begin
        alphaMem2_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_15_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_we0;
    end else begin
        alphaMem2_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_1_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_1_address0 = grp_DoCompute_fu_715_alphaMem2_V_1_address0;
    end else begin
        alphaMem2_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_1_ce0 = grp_DoCompute_fu_715_alphaMem2_V_1_ce0;
    end else begin
        alphaMem2_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_1_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_we0;
    end else begin
        alphaMem2_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_2_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_2_address0 = grp_DoCompute_fu_715_alphaMem2_V_2_address0;
    end else begin
        alphaMem2_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_2_ce0 = grp_DoCompute_fu_715_alphaMem2_V_2_ce0;
    end else begin
        alphaMem2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_2_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_we0;
    end else begin
        alphaMem2_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_3_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_3_address0 = grp_DoCompute_fu_715_alphaMem2_V_3_address0;
    end else begin
        alphaMem2_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_3_ce0 = grp_DoCompute_fu_715_alphaMem2_V_3_ce0;
    end else begin
        alphaMem2_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_3_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_we0;
    end else begin
        alphaMem2_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_4_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_4_address0 = grp_DoCompute_fu_715_alphaMem2_V_4_address0;
    end else begin
        alphaMem2_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_4_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_4_ce0 = grp_DoCompute_fu_715_alphaMem2_V_4_ce0;
    end else begin
        alphaMem2_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_4_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_we0;
    end else begin
        alphaMem2_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_5_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_5_address0 = grp_DoCompute_fu_715_alphaMem2_V_5_address0;
    end else begin
        alphaMem2_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_5_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_5_ce0 = grp_DoCompute_fu_715_alphaMem2_V_5_ce0;
    end else begin
        alphaMem2_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_5_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_we0;
    end else begin
        alphaMem2_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_6_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_6_address0 = grp_DoCompute_fu_715_alphaMem2_V_6_address0;
    end else begin
        alphaMem2_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_6_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_6_ce0 = grp_DoCompute_fu_715_alphaMem2_V_6_ce0;
    end else begin
        alphaMem2_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_6_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_we0;
    end else begin
        alphaMem2_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_7_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_7_address0 = grp_DoCompute_fu_715_alphaMem2_V_7_address0;
    end else begin
        alphaMem2_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_7_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_7_ce0 = grp_DoCompute_fu_715_alphaMem2_V_7_ce0;
    end else begin
        alphaMem2_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_7_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_we0;
    end else begin
        alphaMem2_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_8_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_8_address0 = grp_DoCompute_fu_715_alphaMem2_V_8_address0;
    end else begin
        alphaMem2_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_8_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_8_ce0 = grp_DoCompute_fu_715_alphaMem2_V_8_ce0;
    end else begin
        alphaMem2_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_8_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_we0;
    end else begin
        alphaMem2_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_9_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_9_address0 = grp_DoCompute_fu_715_alphaMem2_V_9_address0;
    end else begin
        alphaMem2_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_9_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem2_V_9_ce0 = grp_DoCompute_fu_715_alphaMem2_V_9_ce0;
    end else begin
        alphaMem2_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem2_V_9_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_we0;
    end else begin
        alphaMem2_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_0_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_0_address0 = grp_DoCompute_fu_715_alphaMem3_V_0_address0;
    end else begin
        alphaMem3_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_0_ce0 = grp_DoCompute_fu_715_alphaMem3_V_0_ce0;
    end else begin
        alphaMem3_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_0_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_we0;
    end else begin
        alphaMem3_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_10_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_10_address0 = grp_DoCompute_fu_715_alphaMem3_V_10_address0;
    end else begin
        alphaMem3_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_10_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_10_ce0 = grp_DoCompute_fu_715_alphaMem3_V_10_ce0;
    end else begin
        alphaMem3_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_10_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_we0;
    end else begin
        alphaMem3_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_11_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_11_address0 = grp_DoCompute_fu_715_alphaMem3_V_11_address0;
    end else begin
        alphaMem3_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_11_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_11_ce0 = grp_DoCompute_fu_715_alphaMem3_V_11_ce0;
    end else begin
        alphaMem3_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_11_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_we0;
    end else begin
        alphaMem3_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_12_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_12_address0 = grp_DoCompute_fu_715_alphaMem3_V_12_address0;
    end else begin
        alphaMem3_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_12_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_12_ce0 = grp_DoCompute_fu_715_alphaMem3_V_12_ce0;
    end else begin
        alphaMem3_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_12_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_we0;
    end else begin
        alphaMem3_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_13_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_13_address0 = grp_DoCompute_fu_715_alphaMem3_V_13_address0;
    end else begin
        alphaMem3_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_13_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_13_ce0 = grp_DoCompute_fu_715_alphaMem3_V_13_ce0;
    end else begin
        alphaMem3_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_13_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_we0;
    end else begin
        alphaMem3_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_14_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_14_address0 = grp_DoCompute_fu_715_alphaMem3_V_14_address0;
    end else begin
        alphaMem3_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_14_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_14_ce0 = grp_DoCompute_fu_715_alphaMem3_V_14_ce0;
    end else begin
        alphaMem3_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_14_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_we0;
    end else begin
        alphaMem3_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_15_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_15_address0 = grp_DoCompute_fu_715_alphaMem3_V_15_address0;
    end else begin
        alphaMem3_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_15_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_15_ce0 = grp_DoCompute_fu_715_alphaMem3_V_15_ce0;
    end else begin
        alphaMem3_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_15_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_we0;
    end else begin
        alphaMem3_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_1_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_1_address0 = grp_DoCompute_fu_715_alphaMem3_V_1_address0;
    end else begin
        alphaMem3_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_1_ce0 = grp_DoCompute_fu_715_alphaMem3_V_1_ce0;
    end else begin
        alphaMem3_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_1_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_we0;
    end else begin
        alphaMem3_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_2_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_2_address0 = grp_DoCompute_fu_715_alphaMem3_V_2_address0;
    end else begin
        alphaMem3_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_2_ce0 = grp_DoCompute_fu_715_alphaMem3_V_2_ce0;
    end else begin
        alphaMem3_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_2_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_we0;
    end else begin
        alphaMem3_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_3_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_3_address0 = grp_DoCompute_fu_715_alphaMem3_V_3_address0;
    end else begin
        alphaMem3_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_3_ce0 = grp_DoCompute_fu_715_alphaMem3_V_3_ce0;
    end else begin
        alphaMem3_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_3_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_we0;
    end else begin
        alphaMem3_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_4_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_4_address0 = grp_DoCompute_fu_715_alphaMem3_V_4_address0;
    end else begin
        alphaMem3_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_4_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_4_ce0 = grp_DoCompute_fu_715_alphaMem3_V_4_ce0;
    end else begin
        alphaMem3_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_4_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_we0;
    end else begin
        alphaMem3_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_5_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_5_address0 = grp_DoCompute_fu_715_alphaMem3_V_5_address0;
    end else begin
        alphaMem3_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_5_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_5_ce0 = grp_DoCompute_fu_715_alphaMem3_V_5_ce0;
    end else begin
        alphaMem3_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_5_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_we0;
    end else begin
        alphaMem3_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_6_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_6_address0 = grp_DoCompute_fu_715_alphaMem3_V_6_address0;
    end else begin
        alphaMem3_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_6_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_6_ce0 = grp_DoCompute_fu_715_alphaMem3_V_6_ce0;
    end else begin
        alphaMem3_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_6_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_we0;
    end else begin
        alphaMem3_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_7_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_7_address0 = grp_DoCompute_fu_715_alphaMem3_V_7_address0;
    end else begin
        alphaMem3_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_7_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_7_ce0 = grp_DoCompute_fu_715_alphaMem3_V_7_ce0;
    end else begin
        alphaMem3_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_7_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_we0;
    end else begin
        alphaMem3_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_8_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_8_address0 = grp_DoCompute_fu_715_alphaMem3_V_8_address0;
    end else begin
        alphaMem3_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_8_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_8_ce0 = grp_DoCompute_fu_715_alphaMem3_V_8_ce0;
    end else begin
        alphaMem3_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_8_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_we0;
    end else begin
        alphaMem3_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_9_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_9_address0 = grp_DoCompute_fu_715_alphaMem3_V_9_address0;
    end else begin
        alphaMem3_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_9_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem3_V_9_ce0 = grp_DoCompute_fu_715_alphaMem3_V_9_ce0;
    end else begin
        alphaMem3_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem3_V_9_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_we0;
    end else begin
        alphaMem3_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem4_V_0_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem4_V_0_address0 = grp_DoCompute_fu_715_alphaMem4_V_0_address0;
    end else begin
        alphaMem4_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem4_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem4_V_0_ce0 = grp_DoCompute_fu_715_alphaMem4_V_0_ce0;
    end else begin
        alphaMem4_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem4_V_0_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_we0;
    end else begin
        alphaMem4_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem4_V_1_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem4_V_1_address0 = grp_DoCompute_fu_715_alphaMem4_V_1_address0;
    end else begin
        alphaMem4_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem4_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem4_V_1_ce0 = grp_DoCompute_fu_715_alphaMem4_V_1_ce0;
    end else begin
        alphaMem4_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem4_V_1_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_we0;
    end else begin
        alphaMem4_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem4_V_2_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem4_V_2_address0 = grp_DoCompute_fu_715_alphaMem4_V_2_address0;
    end else begin
        alphaMem4_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem4_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem4_V_2_ce0 = grp_DoCompute_fu_715_alphaMem4_V_2_ce0;
    end else begin
        alphaMem4_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem4_V_2_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_we0;
    end else begin
        alphaMem4_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem4_V_3_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem4_V_3_address0 = grp_DoCompute_fu_715_alphaMem4_V_3_address0;
    end else begin
        alphaMem4_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem4_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem4_V_3_ce0 = grp_DoCompute_fu_715_alphaMem4_V_3_ce0;
    end else begin
        alphaMem4_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem4_V_3_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_we0;
    end else begin
        alphaMem4_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem5_V_0_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem5_V_0_address0 = grp_DoCompute_fu_715_alphaMem5_V_0_address0;
    end else begin
        alphaMem5_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem5_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem5_V_0_ce0 = grp_DoCompute_fu_715_alphaMem5_V_0_ce0;
    end else begin
        alphaMem5_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem5_V_0_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_we0;
    end else begin
        alphaMem5_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem6_V_0_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem6_V_0_address0 = grp_DoCompute_fu_715_alphaMem6_V_0_address0;
    end else begin
        alphaMem6_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem6_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem6_V_0_ce0 = grp_DoCompute_fu_715_alphaMem6_V_0_ce0;
    end else begin
        alphaMem6_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem6_V_0_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_we0;
    end else begin
        alphaMem6_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem7_V_0_address0 = StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem7_V_0_address0 = grp_DoCompute_fu_715_alphaMem7_V_0_address0;
    end else begin
        alphaMem7_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem7_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        alphaMem7_V_0_ce0 = grp_DoCompute_fu_715_alphaMem7_V_0_ce0;
    end else begin
        alphaMem7_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        alphaMem7_V_0_we0 = StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_we0;
    end else begin
        alphaMem7_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        grp_DoCompute_fu_715_ap_continue = 1'b1;
    end else begin
        grp_DoCompute_fu_715_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        hostmem_ARVALID = grp_DoCompute_fu_715_m_axi_in_V_ARVALID;
    end else begin
        hostmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        hostmem_AWVALID = grp_DoCompute_fu_715_m_axi_in_V_AWVALID;
    end else begin
        hostmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        hostmem_BREADY = grp_DoCompute_fu_715_m_axi_in_V_BREADY;
    end else begin
        hostmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        hostmem_RREADY = grp_DoCompute_fu_715_m_axi_in_V_RREADY;
    end else begin
        hostmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        hostmem_WVALID = grp_DoCompute_fu_715_m_axi_in_V_WVALID;
    end else begin
        hostmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_0_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_0_address0 = grp_DoCompute_fu_715_thresMem0_V_0_address0;
    end else begin
        thresMem0_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_0_ce0 = grp_DoCompute_fu_715_thresMem0_V_0_ce0;
    end else begin
        thresMem0_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_0_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_we0;
    end else begin
        thresMem0_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_10_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_10_address0 = grp_DoCompute_fu_715_thresMem0_V_10_address0;
    end else begin
        thresMem0_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_10_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_10_ce0 = grp_DoCompute_fu_715_thresMem0_V_10_ce0;
    end else begin
        thresMem0_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_10_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_we0;
    end else begin
        thresMem0_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_11_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_11_address0 = grp_DoCompute_fu_715_thresMem0_V_11_address0;
    end else begin
        thresMem0_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_11_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_11_ce0 = grp_DoCompute_fu_715_thresMem0_V_11_ce0;
    end else begin
        thresMem0_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_11_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_we0;
    end else begin
        thresMem0_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_12_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_12_address0 = grp_DoCompute_fu_715_thresMem0_V_12_address0;
    end else begin
        thresMem0_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_12_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_12_ce0 = grp_DoCompute_fu_715_thresMem0_V_12_ce0;
    end else begin
        thresMem0_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_12_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_we0;
    end else begin
        thresMem0_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_13_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_13_address0 = grp_DoCompute_fu_715_thresMem0_V_13_address0;
    end else begin
        thresMem0_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_13_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_13_ce0 = grp_DoCompute_fu_715_thresMem0_V_13_ce0;
    end else begin
        thresMem0_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_13_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_we0;
    end else begin
        thresMem0_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_14_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_14_address0 = grp_DoCompute_fu_715_thresMem0_V_14_address0;
    end else begin
        thresMem0_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_14_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_14_ce0 = grp_DoCompute_fu_715_thresMem0_V_14_ce0;
    end else begin
        thresMem0_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_14_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_we0;
    end else begin
        thresMem0_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_15_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_15_address0 = grp_DoCompute_fu_715_thresMem0_V_15_address0;
    end else begin
        thresMem0_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_15_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_15_ce0 = grp_DoCompute_fu_715_thresMem0_V_15_ce0;
    end else begin
        thresMem0_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_15_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_we0;
    end else begin
        thresMem0_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_1_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_1_address0 = grp_DoCompute_fu_715_thresMem0_V_1_address0;
    end else begin
        thresMem0_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_1_ce0 = grp_DoCompute_fu_715_thresMem0_V_1_ce0;
    end else begin
        thresMem0_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_1_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_we0;
    end else begin
        thresMem0_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_2_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_2_address0 = grp_DoCompute_fu_715_thresMem0_V_2_address0;
    end else begin
        thresMem0_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_2_ce0 = grp_DoCompute_fu_715_thresMem0_V_2_ce0;
    end else begin
        thresMem0_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_2_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_we0;
    end else begin
        thresMem0_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_3_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_3_address0 = grp_DoCompute_fu_715_thresMem0_V_3_address0;
    end else begin
        thresMem0_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_3_ce0 = grp_DoCompute_fu_715_thresMem0_V_3_ce0;
    end else begin
        thresMem0_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_3_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_we0;
    end else begin
        thresMem0_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_4_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_4_address0 = grp_DoCompute_fu_715_thresMem0_V_4_address0;
    end else begin
        thresMem0_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_4_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_4_ce0 = grp_DoCompute_fu_715_thresMem0_V_4_ce0;
    end else begin
        thresMem0_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_4_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_we0;
    end else begin
        thresMem0_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_5_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_5_address0 = grp_DoCompute_fu_715_thresMem0_V_5_address0;
    end else begin
        thresMem0_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_5_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_5_ce0 = grp_DoCompute_fu_715_thresMem0_V_5_ce0;
    end else begin
        thresMem0_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_5_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_we0;
    end else begin
        thresMem0_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_6_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_6_address0 = grp_DoCompute_fu_715_thresMem0_V_6_address0;
    end else begin
        thresMem0_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_6_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_6_ce0 = grp_DoCompute_fu_715_thresMem0_V_6_ce0;
    end else begin
        thresMem0_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_6_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_we0;
    end else begin
        thresMem0_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_7_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_7_address0 = grp_DoCompute_fu_715_thresMem0_V_7_address0;
    end else begin
        thresMem0_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_7_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_7_ce0 = grp_DoCompute_fu_715_thresMem0_V_7_ce0;
    end else begin
        thresMem0_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_7_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_we0;
    end else begin
        thresMem0_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_8_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_8_address0 = grp_DoCompute_fu_715_thresMem0_V_8_address0;
    end else begin
        thresMem0_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_8_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_8_ce0 = grp_DoCompute_fu_715_thresMem0_V_8_ce0;
    end else begin
        thresMem0_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_8_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_we0;
    end else begin
        thresMem0_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_9_address0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_9_address0 = grp_DoCompute_fu_715_thresMem0_V_9_address0;
    end else begin
        thresMem0_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_9_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem0_V_9_ce0 = grp_DoCompute_fu_715_thresMem0_V_9_ce0;
    end else begin
        thresMem0_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem0_V_9_we0 = StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_we0;
    end else begin
        thresMem0_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_0_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_0_address0 = grp_DoCompute_fu_715_thresMem1_V_0_address0;
    end else begin
        thresMem1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_0_ce0 = grp_DoCompute_fu_715_thresMem1_V_0_ce0;
    end else begin
        thresMem1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_0_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_we0;
    end else begin
        thresMem1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_10_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_10_address0 = grp_DoCompute_fu_715_thresMem1_V_10_address0;
    end else begin
        thresMem1_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_10_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_10_ce0 = grp_DoCompute_fu_715_thresMem1_V_10_ce0;
    end else begin
        thresMem1_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_10_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_we0;
    end else begin
        thresMem1_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_11_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_11_address0 = grp_DoCompute_fu_715_thresMem1_V_11_address0;
    end else begin
        thresMem1_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_11_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_11_ce0 = grp_DoCompute_fu_715_thresMem1_V_11_ce0;
    end else begin
        thresMem1_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_11_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_we0;
    end else begin
        thresMem1_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_12_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_12_address0 = grp_DoCompute_fu_715_thresMem1_V_12_address0;
    end else begin
        thresMem1_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_12_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_12_ce0 = grp_DoCompute_fu_715_thresMem1_V_12_ce0;
    end else begin
        thresMem1_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_12_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_we0;
    end else begin
        thresMem1_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_13_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_13_address0 = grp_DoCompute_fu_715_thresMem1_V_13_address0;
    end else begin
        thresMem1_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_13_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_13_ce0 = grp_DoCompute_fu_715_thresMem1_V_13_ce0;
    end else begin
        thresMem1_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_13_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_we0;
    end else begin
        thresMem1_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_14_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_14_address0 = grp_DoCompute_fu_715_thresMem1_V_14_address0;
    end else begin
        thresMem1_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_14_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_14_ce0 = grp_DoCompute_fu_715_thresMem1_V_14_ce0;
    end else begin
        thresMem1_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_14_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_we0;
    end else begin
        thresMem1_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_15_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_15_address0 = grp_DoCompute_fu_715_thresMem1_V_15_address0;
    end else begin
        thresMem1_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_15_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_15_ce0 = grp_DoCompute_fu_715_thresMem1_V_15_ce0;
    end else begin
        thresMem1_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_15_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_we0;
    end else begin
        thresMem1_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_16_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_16_address0 = grp_DoCompute_fu_715_thresMem1_V_16_address0;
    end else begin
        thresMem1_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_16_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_16_ce0 = grp_DoCompute_fu_715_thresMem1_V_16_ce0;
    end else begin
        thresMem1_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_16_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_we0;
    end else begin
        thresMem1_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_17_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_17_address0 = grp_DoCompute_fu_715_thresMem1_V_17_address0;
    end else begin
        thresMem1_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_17_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_17_ce0 = grp_DoCompute_fu_715_thresMem1_V_17_ce0;
    end else begin
        thresMem1_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_17_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_we0;
    end else begin
        thresMem1_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_18_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_18_address0 = grp_DoCompute_fu_715_thresMem1_V_18_address0;
    end else begin
        thresMem1_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_18_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_18_ce0 = grp_DoCompute_fu_715_thresMem1_V_18_ce0;
    end else begin
        thresMem1_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_18_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_we0;
    end else begin
        thresMem1_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_19_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_19_address0 = grp_DoCompute_fu_715_thresMem1_V_19_address0;
    end else begin
        thresMem1_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_19_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_19_ce0 = grp_DoCompute_fu_715_thresMem1_V_19_ce0;
    end else begin
        thresMem1_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_19_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_we0;
    end else begin
        thresMem1_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_1_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_1_address0 = grp_DoCompute_fu_715_thresMem1_V_1_address0;
    end else begin
        thresMem1_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_1_ce0 = grp_DoCompute_fu_715_thresMem1_V_1_ce0;
    end else begin
        thresMem1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_1_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_we0;
    end else begin
        thresMem1_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_20_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_20_address0 = grp_DoCompute_fu_715_thresMem1_V_20_address0;
    end else begin
        thresMem1_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_20_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_20_ce0 = grp_DoCompute_fu_715_thresMem1_V_20_ce0;
    end else begin
        thresMem1_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_20_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_we0;
    end else begin
        thresMem1_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_21_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_21_address0 = grp_DoCompute_fu_715_thresMem1_V_21_address0;
    end else begin
        thresMem1_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_21_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_21_ce0 = grp_DoCompute_fu_715_thresMem1_V_21_ce0;
    end else begin
        thresMem1_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_21_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_we0;
    end else begin
        thresMem1_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_22_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_22_address0 = grp_DoCompute_fu_715_thresMem1_V_22_address0;
    end else begin
        thresMem1_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_22_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_22_ce0 = grp_DoCompute_fu_715_thresMem1_V_22_ce0;
    end else begin
        thresMem1_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_22_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_we0;
    end else begin
        thresMem1_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_23_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_23_address0 = grp_DoCompute_fu_715_thresMem1_V_23_address0;
    end else begin
        thresMem1_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_23_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_23_ce0 = grp_DoCompute_fu_715_thresMem1_V_23_ce0;
    end else begin
        thresMem1_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_23_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_we0;
    end else begin
        thresMem1_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_24_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_24_address0 = grp_DoCompute_fu_715_thresMem1_V_24_address0;
    end else begin
        thresMem1_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_24_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_24_ce0 = grp_DoCompute_fu_715_thresMem1_V_24_ce0;
    end else begin
        thresMem1_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_24_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_we0;
    end else begin
        thresMem1_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_25_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_25_address0 = grp_DoCompute_fu_715_thresMem1_V_25_address0;
    end else begin
        thresMem1_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_25_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_25_ce0 = grp_DoCompute_fu_715_thresMem1_V_25_ce0;
    end else begin
        thresMem1_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_25_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_we0;
    end else begin
        thresMem1_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_26_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_26_address0 = grp_DoCompute_fu_715_thresMem1_V_26_address0;
    end else begin
        thresMem1_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_26_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_26_ce0 = grp_DoCompute_fu_715_thresMem1_V_26_ce0;
    end else begin
        thresMem1_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_26_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_we0;
    end else begin
        thresMem1_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_27_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_27_address0 = grp_DoCompute_fu_715_thresMem1_V_27_address0;
    end else begin
        thresMem1_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_27_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_27_ce0 = grp_DoCompute_fu_715_thresMem1_V_27_ce0;
    end else begin
        thresMem1_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_27_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_we0;
    end else begin
        thresMem1_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_28_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_28_address0 = grp_DoCompute_fu_715_thresMem1_V_28_address0;
    end else begin
        thresMem1_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_28_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_28_ce0 = grp_DoCompute_fu_715_thresMem1_V_28_ce0;
    end else begin
        thresMem1_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_28_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_we0;
    end else begin
        thresMem1_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_29_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_29_address0 = grp_DoCompute_fu_715_thresMem1_V_29_address0;
    end else begin
        thresMem1_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_29_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_29_ce0 = grp_DoCompute_fu_715_thresMem1_V_29_ce0;
    end else begin
        thresMem1_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_29_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_we0;
    end else begin
        thresMem1_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_2_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_2_address0 = grp_DoCompute_fu_715_thresMem1_V_2_address0;
    end else begin
        thresMem1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_2_ce0 = grp_DoCompute_fu_715_thresMem1_V_2_ce0;
    end else begin
        thresMem1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_2_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_we0;
    end else begin
        thresMem1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_30_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_30_address0 = grp_DoCompute_fu_715_thresMem1_V_30_address0;
    end else begin
        thresMem1_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_30_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_30_ce0 = grp_DoCompute_fu_715_thresMem1_V_30_ce0;
    end else begin
        thresMem1_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_30_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_we0;
    end else begin
        thresMem1_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_31_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_31_address0 = grp_DoCompute_fu_715_thresMem1_V_31_address0;
    end else begin
        thresMem1_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_31_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_31_ce0 = grp_DoCompute_fu_715_thresMem1_V_31_ce0;
    end else begin
        thresMem1_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_31_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_we0;
    end else begin
        thresMem1_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_3_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_3_address0 = grp_DoCompute_fu_715_thresMem1_V_3_address0;
    end else begin
        thresMem1_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_3_ce0 = grp_DoCompute_fu_715_thresMem1_V_3_ce0;
    end else begin
        thresMem1_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_3_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_we0;
    end else begin
        thresMem1_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_4_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_4_address0 = grp_DoCompute_fu_715_thresMem1_V_4_address0;
    end else begin
        thresMem1_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_4_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_4_ce0 = grp_DoCompute_fu_715_thresMem1_V_4_ce0;
    end else begin
        thresMem1_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_4_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_we0;
    end else begin
        thresMem1_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_5_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_5_address0 = grp_DoCompute_fu_715_thresMem1_V_5_address0;
    end else begin
        thresMem1_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_5_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_5_ce0 = grp_DoCompute_fu_715_thresMem1_V_5_ce0;
    end else begin
        thresMem1_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_5_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_we0;
    end else begin
        thresMem1_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_6_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_6_address0 = grp_DoCompute_fu_715_thresMem1_V_6_address0;
    end else begin
        thresMem1_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_6_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_6_ce0 = grp_DoCompute_fu_715_thresMem1_V_6_ce0;
    end else begin
        thresMem1_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_6_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_we0;
    end else begin
        thresMem1_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_7_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_7_address0 = grp_DoCompute_fu_715_thresMem1_V_7_address0;
    end else begin
        thresMem1_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_7_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_7_ce0 = grp_DoCompute_fu_715_thresMem1_V_7_ce0;
    end else begin
        thresMem1_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_7_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_we0;
    end else begin
        thresMem1_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_8_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_8_address0 = grp_DoCompute_fu_715_thresMem1_V_8_address0;
    end else begin
        thresMem1_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_8_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_8_ce0 = grp_DoCompute_fu_715_thresMem1_V_8_ce0;
    end else begin
        thresMem1_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_8_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_we0;
    end else begin
        thresMem1_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_9_address0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_9_address0 = grp_DoCompute_fu_715_thresMem1_V_9_address0;
    end else begin
        thresMem1_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_9_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem1_V_9_ce0 = grp_DoCompute_fu_715_thresMem1_V_9_ce0;
    end else begin
        thresMem1_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem1_V_9_we0 = StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_we0;
    end else begin
        thresMem1_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_0_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_0_address0 = grp_DoCompute_fu_715_thresMem2_V_0_address0;
    end else begin
        thresMem2_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_0_ce0 = grp_DoCompute_fu_715_thresMem2_V_0_ce0;
    end else begin
        thresMem2_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_0_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_we0;
    end else begin
        thresMem2_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_10_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_10_address0 = grp_DoCompute_fu_715_thresMem2_V_10_address0;
    end else begin
        thresMem2_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_10_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_10_ce0 = grp_DoCompute_fu_715_thresMem2_V_10_ce0;
    end else begin
        thresMem2_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_10_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_we0;
    end else begin
        thresMem2_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_11_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_11_address0 = grp_DoCompute_fu_715_thresMem2_V_11_address0;
    end else begin
        thresMem2_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_11_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_11_ce0 = grp_DoCompute_fu_715_thresMem2_V_11_ce0;
    end else begin
        thresMem2_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_11_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_we0;
    end else begin
        thresMem2_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_12_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_12_address0 = grp_DoCompute_fu_715_thresMem2_V_12_address0;
    end else begin
        thresMem2_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_12_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_12_ce0 = grp_DoCompute_fu_715_thresMem2_V_12_ce0;
    end else begin
        thresMem2_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_12_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_we0;
    end else begin
        thresMem2_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_13_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_13_address0 = grp_DoCompute_fu_715_thresMem2_V_13_address0;
    end else begin
        thresMem2_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_13_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_13_ce0 = grp_DoCompute_fu_715_thresMem2_V_13_ce0;
    end else begin
        thresMem2_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_13_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_we0;
    end else begin
        thresMem2_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_14_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_14_address0 = grp_DoCompute_fu_715_thresMem2_V_14_address0;
    end else begin
        thresMem2_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_14_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_14_ce0 = grp_DoCompute_fu_715_thresMem2_V_14_ce0;
    end else begin
        thresMem2_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_14_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_we0;
    end else begin
        thresMem2_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_15_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_15_address0 = grp_DoCompute_fu_715_thresMem2_V_15_address0;
    end else begin
        thresMem2_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_15_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_15_ce0 = grp_DoCompute_fu_715_thresMem2_V_15_ce0;
    end else begin
        thresMem2_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_15_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_we0;
    end else begin
        thresMem2_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_1_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_1_address0 = grp_DoCompute_fu_715_thresMem2_V_1_address0;
    end else begin
        thresMem2_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_1_ce0 = grp_DoCompute_fu_715_thresMem2_V_1_ce0;
    end else begin
        thresMem2_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_1_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_we0;
    end else begin
        thresMem2_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_2_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_2_address0 = grp_DoCompute_fu_715_thresMem2_V_2_address0;
    end else begin
        thresMem2_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_2_ce0 = grp_DoCompute_fu_715_thresMem2_V_2_ce0;
    end else begin
        thresMem2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_2_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_we0;
    end else begin
        thresMem2_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_3_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_3_address0 = grp_DoCompute_fu_715_thresMem2_V_3_address0;
    end else begin
        thresMem2_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_3_ce0 = grp_DoCompute_fu_715_thresMem2_V_3_ce0;
    end else begin
        thresMem2_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_3_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_we0;
    end else begin
        thresMem2_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_4_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_4_address0 = grp_DoCompute_fu_715_thresMem2_V_4_address0;
    end else begin
        thresMem2_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_4_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_4_ce0 = grp_DoCompute_fu_715_thresMem2_V_4_ce0;
    end else begin
        thresMem2_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_4_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_we0;
    end else begin
        thresMem2_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_5_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_5_address0 = grp_DoCompute_fu_715_thresMem2_V_5_address0;
    end else begin
        thresMem2_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_5_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_5_ce0 = grp_DoCompute_fu_715_thresMem2_V_5_ce0;
    end else begin
        thresMem2_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_5_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_we0;
    end else begin
        thresMem2_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_6_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_6_address0 = grp_DoCompute_fu_715_thresMem2_V_6_address0;
    end else begin
        thresMem2_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_6_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_6_ce0 = grp_DoCompute_fu_715_thresMem2_V_6_ce0;
    end else begin
        thresMem2_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_6_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_we0;
    end else begin
        thresMem2_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_7_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_7_address0 = grp_DoCompute_fu_715_thresMem2_V_7_address0;
    end else begin
        thresMem2_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_7_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_7_ce0 = grp_DoCompute_fu_715_thresMem2_V_7_ce0;
    end else begin
        thresMem2_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_7_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_we0;
    end else begin
        thresMem2_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_8_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_8_address0 = grp_DoCompute_fu_715_thresMem2_V_8_address0;
    end else begin
        thresMem2_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_8_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_8_ce0 = grp_DoCompute_fu_715_thresMem2_V_8_ce0;
    end else begin
        thresMem2_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_8_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_we0;
    end else begin
        thresMem2_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_9_address0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_9_address0 = grp_DoCompute_fu_715_thresMem2_V_9_address0;
    end else begin
        thresMem2_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_9_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem2_V_9_ce0 = grp_DoCompute_fu_715_thresMem2_V_9_ce0;
    end else begin
        thresMem2_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem2_V_9_we0 = StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_we0;
    end else begin
        thresMem2_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_0_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_0_address0 = grp_DoCompute_fu_715_thresMem3_V_0_address0;
    end else begin
        thresMem3_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_0_ce0 = grp_DoCompute_fu_715_thresMem3_V_0_ce0;
    end else begin
        thresMem3_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_0_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_we0;
    end else begin
        thresMem3_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_10_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_10_address0 = grp_DoCompute_fu_715_thresMem3_V_10_address0;
    end else begin
        thresMem3_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_10_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_10_ce0 = grp_DoCompute_fu_715_thresMem3_V_10_ce0;
    end else begin
        thresMem3_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_10_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_we0;
    end else begin
        thresMem3_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_11_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_11_address0 = grp_DoCompute_fu_715_thresMem3_V_11_address0;
    end else begin
        thresMem3_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_11_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_11_ce0 = grp_DoCompute_fu_715_thresMem3_V_11_ce0;
    end else begin
        thresMem3_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_11_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_we0;
    end else begin
        thresMem3_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_12_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_12_address0 = grp_DoCompute_fu_715_thresMem3_V_12_address0;
    end else begin
        thresMem3_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_12_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_12_ce0 = grp_DoCompute_fu_715_thresMem3_V_12_ce0;
    end else begin
        thresMem3_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_12_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_we0;
    end else begin
        thresMem3_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_13_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_13_address0 = grp_DoCompute_fu_715_thresMem3_V_13_address0;
    end else begin
        thresMem3_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_13_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_13_ce0 = grp_DoCompute_fu_715_thresMem3_V_13_ce0;
    end else begin
        thresMem3_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_13_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_we0;
    end else begin
        thresMem3_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_14_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_14_address0 = grp_DoCompute_fu_715_thresMem3_V_14_address0;
    end else begin
        thresMem3_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_14_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_14_ce0 = grp_DoCompute_fu_715_thresMem3_V_14_ce0;
    end else begin
        thresMem3_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_14_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_we0;
    end else begin
        thresMem3_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_15_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_15_address0 = grp_DoCompute_fu_715_thresMem3_V_15_address0;
    end else begin
        thresMem3_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_15_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_15_ce0 = grp_DoCompute_fu_715_thresMem3_V_15_ce0;
    end else begin
        thresMem3_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_15_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_we0;
    end else begin
        thresMem3_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_1_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_1_address0 = grp_DoCompute_fu_715_thresMem3_V_1_address0;
    end else begin
        thresMem3_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_1_ce0 = grp_DoCompute_fu_715_thresMem3_V_1_ce0;
    end else begin
        thresMem3_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_1_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_we0;
    end else begin
        thresMem3_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_2_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_2_address0 = grp_DoCompute_fu_715_thresMem3_V_2_address0;
    end else begin
        thresMem3_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_2_ce0 = grp_DoCompute_fu_715_thresMem3_V_2_ce0;
    end else begin
        thresMem3_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_2_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_we0;
    end else begin
        thresMem3_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_3_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_3_address0 = grp_DoCompute_fu_715_thresMem3_V_3_address0;
    end else begin
        thresMem3_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_3_ce0 = grp_DoCompute_fu_715_thresMem3_V_3_ce0;
    end else begin
        thresMem3_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_3_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_we0;
    end else begin
        thresMem3_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_4_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_4_address0 = grp_DoCompute_fu_715_thresMem3_V_4_address0;
    end else begin
        thresMem3_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_4_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_4_ce0 = grp_DoCompute_fu_715_thresMem3_V_4_ce0;
    end else begin
        thresMem3_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_4_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_we0;
    end else begin
        thresMem3_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_5_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_5_address0 = grp_DoCompute_fu_715_thresMem3_V_5_address0;
    end else begin
        thresMem3_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_5_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_5_ce0 = grp_DoCompute_fu_715_thresMem3_V_5_ce0;
    end else begin
        thresMem3_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_5_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_we0;
    end else begin
        thresMem3_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_6_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_6_address0 = grp_DoCompute_fu_715_thresMem3_V_6_address0;
    end else begin
        thresMem3_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_6_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_6_ce0 = grp_DoCompute_fu_715_thresMem3_V_6_ce0;
    end else begin
        thresMem3_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_6_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_we0;
    end else begin
        thresMem3_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_7_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_7_address0 = grp_DoCompute_fu_715_thresMem3_V_7_address0;
    end else begin
        thresMem3_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_7_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_7_ce0 = grp_DoCompute_fu_715_thresMem3_V_7_ce0;
    end else begin
        thresMem3_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_7_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_we0;
    end else begin
        thresMem3_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_8_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_8_address0 = grp_DoCompute_fu_715_thresMem3_V_8_address0;
    end else begin
        thresMem3_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_8_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_8_ce0 = grp_DoCompute_fu_715_thresMem3_V_8_ce0;
    end else begin
        thresMem3_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_8_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_we0;
    end else begin
        thresMem3_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_9_address0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_9_address0 = grp_DoCompute_fu_715_thresMem3_V_9_address0;
    end else begin
        thresMem3_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_9_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem3_V_9_ce0 = grp_DoCompute_fu_715_thresMem3_V_9_ce0;
    end else begin
        thresMem3_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem3_V_9_we0 = StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_we0;
    end else begin
        thresMem3_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem4_V_0_ce0 = grp_DoCompute_fu_715_thresMem4_V_0_ce0;
    end else begin
        thresMem4_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem4_V_0_ce1 = StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_ce1;
    end else begin
        thresMem4_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem4_V_0_we1 = StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_we1;
    end else begin
        thresMem4_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem4_V_1_ce0 = grp_DoCompute_fu_715_thresMem4_V_1_ce0;
    end else begin
        thresMem4_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem4_V_1_ce1 = StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_ce1;
    end else begin
        thresMem4_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem4_V_1_we1 = StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_we1;
    end else begin
        thresMem4_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem4_V_2_ce0 = grp_DoCompute_fu_715_thresMem4_V_2_ce0;
    end else begin
        thresMem4_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem4_V_2_ce1 = StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_ce1;
    end else begin
        thresMem4_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem4_V_2_we1 = StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_we1;
    end else begin
        thresMem4_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem4_V_3_ce0 = grp_DoCompute_fu_715_thresMem4_V_3_ce0;
    end else begin
        thresMem4_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem4_V_3_ce1 = StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_ce1;
    end else begin
        thresMem4_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem4_V_3_we1 = StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_we1;
    end else begin
        thresMem4_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem5_V_0_ce0 = grp_DoCompute_fu_715_thresMem5_V_0_ce0;
    end else begin
        thresMem5_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem5_V_0_ce1 = StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_ce1;
    end else begin
        thresMem5_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem5_V_0_we1 = StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_we1;
    end else begin
        thresMem5_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem6_V_0_ce0 = grp_DoCompute_fu_715_thresMem6_V_0_ce0;
    end else begin
        thresMem6_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem6_V_0_ce1 = StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_ce1;
    end else begin
        thresMem6_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem6_V_0_we1 = StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_we1;
    end else begin
        thresMem6_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem7_V_0_address0 = StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem7_V_0_address0 = grp_DoCompute_fu_715_thresMem7_V_0_address0;
    end else begin
        thresMem7_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem7_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        thresMem7_V_0_ce0 = grp_DoCompute_fu_715_thresMem7_V_0_ce0;
    end else begin
        thresMem7_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        thresMem7_V_0_we0 = StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_we0;
    end else begin
        thresMem7_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_0_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_0_address0 = grp_DoCompute_fu_715_weightMem0_V_0_address0;
    end else begin
        weightMem0_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_0_ce0 = grp_DoCompute_fu_715_weightMem0_V_0_ce0;
    end else begin
        weightMem0_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_0_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_we0;
    end else begin
        weightMem0_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_10_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_10_address0 = grp_DoCompute_fu_715_weightMem0_V_10_address0;
    end else begin
        weightMem0_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_10_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_10_ce0 = grp_DoCompute_fu_715_weightMem0_V_10_ce0;
    end else begin
        weightMem0_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_10_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_we0;
    end else begin
        weightMem0_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_11_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_11_address0 = grp_DoCompute_fu_715_weightMem0_V_11_address0;
    end else begin
        weightMem0_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_11_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_11_ce0 = grp_DoCompute_fu_715_weightMem0_V_11_ce0;
    end else begin
        weightMem0_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_11_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_we0;
    end else begin
        weightMem0_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_12_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_12_address0 = grp_DoCompute_fu_715_weightMem0_V_12_address0;
    end else begin
        weightMem0_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_12_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_12_ce0 = grp_DoCompute_fu_715_weightMem0_V_12_ce0;
    end else begin
        weightMem0_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_12_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_we0;
    end else begin
        weightMem0_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_13_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_13_address0 = grp_DoCompute_fu_715_weightMem0_V_13_address0;
    end else begin
        weightMem0_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_13_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_13_ce0 = grp_DoCompute_fu_715_weightMem0_V_13_ce0;
    end else begin
        weightMem0_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_13_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_we0;
    end else begin
        weightMem0_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_14_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_14_address0 = grp_DoCompute_fu_715_weightMem0_V_14_address0;
    end else begin
        weightMem0_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_14_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_14_ce0 = grp_DoCompute_fu_715_weightMem0_V_14_ce0;
    end else begin
        weightMem0_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_14_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_we0;
    end else begin
        weightMem0_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_15_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_15_address0 = grp_DoCompute_fu_715_weightMem0_V_15_address0;
    end else begin
        weightMem0_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_15_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_15_ce0 = grp_DoCompute_fu_715_weightMem0_V_15_ce0;
    end else begin
        weightMem0_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_15_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_we0;
    end else begin
        weightMem0_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_1_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_1_address0 = grp_DoCompute_fu_715_weightMem0_V_1_address0;
    end else begin
        weightMem0_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_1_ce0 = grp_DoCompute_fu_715_weightMem0_V_1_ce0;
    end else begin
        weightMem0_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_1_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_we0;
    end else begin
        weightMem0_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_2_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_2_address0 = grp_DoCompute_fu_715_weightMem0_V_2_address0;
    end else begin
        weightMem0_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_2_ce0 = grp_DoCompute_fu_715_weightMem0_V_2_ce0;
    end else begin
        weightMem0_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_2_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_we0;
    end else begin
        weightMem0_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_3_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_3_address0 = grp_DoCompute_fu_715_weightMem0_V_3_address0;
    end else begin
        weightMem0_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_3_ce0 = grp_DoCompute_fu_715_weightMem0_V_3_ce0;
    end else begin
        weightMem0_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_3_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_we0;
    end else begin
        weightMem0_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_4_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_4_address0 = grp_DoCompute_fu_715_weightMem0_V_4_address0;
    end else begin
        weightMem0_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_4_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_4_ce0 = grp_DoCompute_fu_715_weightMem0_V_4_ce0;
    end else begin
        weightMem0_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_4_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_we0;
    end else begin
        weightMem0_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_5_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_5_address0 = grp_DoCompute_fu_715_weightMem0_V_5_address0;
    end else begin
        weightMem0_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_5_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_5_ce0 = grp_DoCompute_fu_715_weightMem0_V_5_ce0;
    end else begin
        weightMem0_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_5_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_we0;
    end else begin
        weightMem0_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_6_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_6_address0 = grp_DoCompute_fu_715_weightMem0_V_6_address0;
    end else begin
        weightMem0_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_6_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_6_ce0 = grp_DoCompute_fu_715_weightMem0_V_6_ce0;
    end else begin
        weightMem0_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_6_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_we0;
    end else begin
        weightMem0_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_7_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_7_address0 = grp_DoCompute_fu_715_weightMem0_V_7_address0;
    end else begin
        weightMem0_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_7_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_7_ce0 = grp_DoCompute_fu_715_weightMem0_V_7_ce0;
    end else begin
        weightMem0_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_7_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_we0;
    end else begin
        weightMem0_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_8_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_8_address0 = grp_DoCompute_fu_715_weightMem0_V_8_address0;
    end else begin
        weightMem0_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_8_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_8_ce0 = grp_DoCompute_fu_715_weightMem0_V_8_ce0;
    end else begin
        weightMem0_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_8_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_we0;
    end else begin
        weightMem0_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_9_address0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_9_address0 = grp_DoCompute_fu_715_weightMem0_V_9_address0;
    end else begin
        weightMem0_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_9_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem0_V_9_ce0 = grp_DoCompute_fu_715_weightMem0_V_9_ce0;
    end else begin
        weightMem0_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem0_V_9_we0 = StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_we0;
    end else begin
        weightMem0_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_0_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_0_address0 = grp_DoCompute_fu_715_weightMem1_V_0_address0;
    end else begin
        weightMem1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_0_ce0 = grp_DoCompute_fu_715_weightMem1_V_0_ce0;
    end else begin
        weightMem1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_0_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_we0;
    end else begin
        weightMem1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_10_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_10_address0 = grp_DoCompute_fu_715_weightMem1_V_10_address0;
    end else begin
        weightMem1_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_10_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_10_ce0 = grp_DoCompute_fu_715_weightMem1_V_10_ce0;
    end else begin
        weightMem1_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_10_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_we0;
    end else begin
        weightMem1_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_11_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_11_address0 = grp_DoCompute_fu_715_weightMem1_V_11_address0;
    end else begin
        weightMem1_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_11_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_11_ce0 = grp_DoCompute_fu_715_weightMem1_V_11_ce0;
    end else begin
        weightMem1_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_11_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_we0;
    end else begin
        weightMem1_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_12_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_12_address0 = grp_DoCompute_fu_715_weightMem1_V_12_address0;
    end else begin
        weightMem1_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_12_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_12_ce0 = grp_DoCompute_fu_715_weightMem1_V_12_ce0;
    end else begin
        weightMem1_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_12_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_we0;
    end else begin
        weightMem1_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_13_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_13_address0 = grp_DoCompute_fu_715_weightMem1_V_13_address0;
    end else begin
        weightMem1_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_13_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_13_ce0 = grp_DoCompute_fu_715_weightMem1_V_13_ce0;
    end else begin
        weightMem1_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_13_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_we0;
    end else begin
        weightMem1_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_14_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_14_address0 = grp_DoCompute_fu_715_weightMem1_V_14_address0;
    end else begin
        weightMem1_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_14_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_14_ce0 = grp_DoCompute_fu_715_weightMem1_V_14_ce0;
    end else begin
        weightMem1_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_14_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_we0;
    end else begin
        weightMem1_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_15_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_15_address0 = grp_DoCompute_fu_715_weightMem1_V_15_address0;
    end else begin
        weightMem1_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_15_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_15_ce0 = grp_DoCompute_fu_715_weightMem1_V_15_ce0;
    end else begin
        weightMem1_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_15_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_we0;
    end else begin
        weightMem1_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_16_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_16_address0 = grp_DoCompute_fu_715_weightMem1_V_16_address0;
    end else begin
        weightMem1_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_16_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_16_ce0 = grp_DoCompute_fu_715_weightMem1_V_16_ce0;
    end else begin
        weightMem1_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_16_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_we0;
    end else begin
        weightMem1_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_17_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_17_address0 = grp_DoCompute_fu_715_weightMem1_V_17_address0;
    end else begin
        weightMem1_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_17_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_17_ce0 = grp_DoCompute_fu_715_weightMem1_V_17_ce0;
    end else begin
        weightMem1_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_17_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_we0;
    end else begin
        weightMem1_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_18_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_18_address0 = grp_DoCompute_fu_715_weightMem1_V_18_address0;
    end else begin
        weightMem1_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_18_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_18_ce0 = grp_DoCompute_fu_715_weightMem1_V_18_ce0;
    end else begin
        weightMem1_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_18_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_we0;
    end else begin
        weightMem1_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_19_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_19_address0 = grp_DoCompute_fu_715_weightMem1_V_19_address0;
    end else begin
        weightMem1_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_19_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_19_ce0 = grp_DoCompute_fu_715_weightMem1_V_19_ce0;
    end else begin
        weightMem1_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_19_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_we0;
    end else begin
        weightMem1_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_1_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_1_address0 = grp_DoCompute_fu_715_weightMem1_V_1_address0;
    end else begin
        weightMem1_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_1_ce0 = grp_DoCompute_fu_715_weightMem1_V_1_ce0;
    end else begin
        weightMem1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_1_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_we0;
    end else begin
        weightMem1_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_20_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_20_address0 = grp_DoCompute_fu_715_weightMem1_V_20_address0;
    end else begin
        weightMem1_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_20_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_20_ce0 = grp_DoCompute_fu_715_weightMem1_V_20_ce0;
    end else begin
        weightMem1_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_20_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_we0;
    end else begin
        weightMem1_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_21_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_21_address0 = grp_DoCompute_fu_715_weightMem1_V_21_address0;
    end else begin
        weightMem1_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_21_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_21_ce0 = grp_DoCompute_fu_715_weightMem1_V_21_ce0;
    end else begin
        weightMem1_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_21_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_we0;
    end else begin
        weightMem1_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_22_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_22_address0 = grp_DoCompute_fu_715_weightMem1_V_22_address0;
    end else begin
        weightMem1_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_22_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_22_ce0 = grp_DoCompute_fu_715_weightMem1_V_22_ce0;
    end else begin
        weightMem1_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_22_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_we0;
    end else begin
        weightMem1_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_23_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_23_address0 = grp_DoCompute_fu_715_weightMem1_V_23_address0;
    end else begin
        weightMem1_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_23_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_23_ce0 = grp_DoCompute_fu_715_weightMem1_V_23_ce0;
    end else begin
        weightMem1_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_23_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_we0;
    end else begin
        weightMem1_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_24_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_24_address0 = grp_DoCompute_fu_715_weightMem1_V_24_address0;
    end else begin
        weightMem1_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_24_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_24_ce0 = grp_DoCompute_fu_715_weightMem1_V_24_ce0;
    end else begin
        weightMem1_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_24_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_we0;
    end else begin
        weightMem1_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_25_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_25_address0 = grp_DoCompute_fu_715_weightMem1_V_25_address0;
    end else begin
        weightMem1_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_25_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_25_ce0 = grp_DoCompute_fu_715_weightMem1_V_25_ce0;
    end else begin
        weightMem1_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_25_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_we0;
    end else begin
        weightMem1_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_26_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_26_address0 = grp_DoCompute_fu_715_weightMem1_V_26_address0;
    end else begin
        weightMem1_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_26_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_26_ce0 = grp_DoCompute_fu_715_weightMem1_V_26_ce0;
    end else begin
        weightMem1_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_26_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_we0;
    end else begin
        weightMem1_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_27_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_27_address0 = grp_DoCompute_fu_715_weightMem1_V_27_address0;
    end else begin
        weightMem1_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_27_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_27_ce0 = grp_DoCompute_fu_715_weightMem1_V_27_ce0;
    end else begin
        weightMem1_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_27_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_we0;
    end else begin
        weightMem1_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_28_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_28_address0 = grp_DoCompute_fu_715_weightMem1_V_28_address0;
    end else begin
        weightMem1_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_28_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_28_ce0 = grp_DoCompute_fu_715_weightMem1_V_28_ce0;
    end else begin
        weightMem1_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_28_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_we0;
    end else begin
        weightMem1_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_29_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_29_address0 = grp_DoCompute_fu_715_weightMem1_V_29_address0;
    end else begin
        weightMem1_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_29_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_29_ce0 = grp_DoCompute_fu_715_weightMem1_V_29_ce0;
    end else begin
        weightMem1_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_29_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_we0;
    end else begin
        weightMem1_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_2_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_2_address0 = grp_DoCompute_fu_715_weightMem1_V_2_address0;
    end else begin
        weightMem1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_2_ce0 = grp_DoCompute_fu_715_weightMem1_V_2_ce0;
    end else begin
        weightMem1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_2_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_we0;
    end else begin
        weightMem1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_30_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_30_address0 = grp_DoCompute_fu_715_weightMem1_V_30_address0;
    end else begin
        weightMem1_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_30_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_30_ce0 = grp_DoCompute_fu_715_weightMem1_V_30_ce0;
    end else begin
        weightMem1_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_30_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_we0;
    end else begin
        weightMem1_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_31_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_31_address0 = grp_DoCompute_fu_715_weightMem1_V_31_address0;
    end else begin
        weightMem1_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_31_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_31_ce0 = grp_DoCompute_fu_715_weightMem1_V_31_ce0;
    end else begin
        weightMem1_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_31_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_we0;
    end else begin
        weightMem1_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_3_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_3_address0 = grp_DoCompute_fu_715_weightMem1_V_3_address0;
    end else begin
        weightMem1_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_3_ce0 = grp_DoCompute_fu_715_weightMem1_V_3_ce0;
    end else begin
        weightMem1_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_3_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_we0;
    end else begin
        weightMem1_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_4_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_4_address0 = grp_DoCompute_fu_715_weightMem1_V_4_address0;
    end else begin
        weightMem1_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_4_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_4_ce0 = grp_DoCompute_fu_715_weightMem1_V_4_ce0;
    end else begin
        weightMem1_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_4_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_we0;
    end else begin
        weightMem1_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_5_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_5_address0 = grp_DoCompute_fu_715_weightMem1_V_5_address0;
    end else begin
        weightMem1_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_5_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_5_ce0 = grp_DoCompute_fu_715_weightMem1_V_5_ce0;
    end else begin
        weightMem1_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_5_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_we0;
    end else begin
        weightMem1_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_6_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_6_address0 = grp_DoCompute_fu_715_weightMem1_V_6_address0;
    end else begin
        weightMem1_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_6_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_6_ce0 = grp_DoCompute_fu_715_weightMem1_V_6_ce0;
    end else begin
        weightMem1_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_6_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_we0;
    end else begin
        weightMem1_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_7_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_7_address0 = grp_DoCompute_fu_715_weightMem1_V_7_address0;
    end else begin
        weightMem1_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_7_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_7_ce0 = grp_DoCompute_fu_715_weightMem1_V_7_ce0;
    end else begin
        weightMem1_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_7_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_we0;
    end else begin
        weightMem1_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_8_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_8_address0 = grp_DoCompute_fu_715_weightMem1_V_8_address0;
    end else begin
        weightMem1_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_8_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_8_ce0 = grp_DoCompute_fu_715_weightMem1_V_8_ce0;
    end else begin
        weightMem1_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_8_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_we0;
    end else begin
        weightMem1_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_9_address0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_9_address0 = grp_DoCompute_fu_715_weightMem1_V_9_address0;
    end else begin
        weightMem1_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_9_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem1_V_9_ce0 = grp_DoCompute_fu_715_weightMem1_V_9_ce0;
    end else begin
        weightMem1_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem1_V_9_we0 = StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_we0;
    end else begin
        weightMem1_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_0_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_0_address0 = grp_DoCompute_fu_715_weightMem2_V_0_address0;
    end else begin
        weightMem2_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_0_ce0 = grp_DoCompute_fu_715_weightMem2_V_0_ce0;
    end else begin
        weightMem2_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_0_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_we0;
    end else begin
        weightMem2_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_10_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_10_address0 = grp_DoCompute_fu_715_weightMem2_V_10_address0;
    end else begin
        weightMem2_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_10_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_10_ce0 = grp_DoCompute_fu_715_weightMem2_V_10_ce0;
    end else begin
        weightMem2_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_10_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_we0;
    end else begin
        weightMem2_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_11_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_11_address0 = grp_DoCompute_fu_715_weightMem2_V_11_address0;
    end else begin
        weightMem2_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_11_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_11_ce0 = grp_DoCompute_fu_715_weightMem2_V_11_ce0;
    end else begin
        weightMem2_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_11_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_we0;
    end else begin
        weightMem2_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_12_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_12_address0 = grp_DoCompute_fu_715_weightMem2_V_12_address0;
    end else begin
        weightMem2_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_12_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_12_ce0 = grp_DoCompute_fu_715_weightMem2_V_12_ce0;
    end else begin
        weightMem2_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_12_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_we0;
    end else begin
        weightMem2_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_13_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_13_address0 = grp_DoCompute_fu_715_weightMem2_V_13_address0;
    end else begin
        weightMem2_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_13_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_13_ce0 = grp_DoCompute_fu_715_weightMem2_V_13_ce0;
    end else begin
        weightMem2_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_13_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_we0;
    end else begin
        weightMem2_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_14_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_14_address0 = grp_DoCompute_fu_715_weightMem2_V_14_address0;
    end else begin
        weightMem2_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_14_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_14_ce0 = grp_DoCompute_fu_715_weightMem2_V_14_ce0;
    end else begin
        weightMem2_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_14_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_we0;
    end else begin
        weightMem2_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_15_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_15_address0 = grp_DoCompute_fu_715_weightMem2_V_15_address0;
    end else begin
        weightMem2_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_15_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_15_ce0 = grp_DoCompute_fu_715_weightMem2_V_15_ce0;
    end else begin
        weightMem2_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_15_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_we0;
    end else begin
        weightMem2_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_1_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_1_address0 = grp_DoCompute_fu_715_weightMem2_V_1_address0;
    end else begin
        weightMem2_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_1_ce0 = grp_DoCompute_fu_715_weightMem2_V_1_ce0;
    end else begin
        weightMem2_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_1_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_we0;
    end else begin
        weightMem2_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_2_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_2_address0 = grp_DoCompute_fu_715_weightMem2_V_2_address0;
    end else begin
        weightMem2_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_2_ce0 = grp_DoCompute_fu_715_weightMem2_V_2_ce0;
    end else begin
        weightMem2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_2_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_we0;
    end else begin
        weightMem2_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_3_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_3_address0 = grp_DoCompute_fu_715_weightMem2_V_3_address0;
    end else begin
        weightMem2_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_3_ce0 = grp_DoCompute_fu_715_weightMem2_V_3_ce0;
    end else begin
        weightMem2_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_3_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_we0;
    end else begin
        weightMem2_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_4_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_4_address0 = grp_DoCompute_fu_715_weightMem2_V_4_address0;
    end else begin
        weightMem2_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_4_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_4_ce0 = grp_DoCompute_fu_715_weightMem2_V_4_ce0;
    end else begin
        weightMem2_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_4_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_we0;
    end else begin
        weightMem2_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_5_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_5_address0 = grp_DoCompute_fu_715_weightMem2_V_5_address0;
    end else begin
        weightMem2_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_5_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_5_ce0 = grp_DoCompute_fu_715_weightMem2_V_5_ce0;
    end else begin
        weightMem2_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_5_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_we0;
    end else begin
        weightMem2_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_6_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_6_address0 = grp_DoCompute_fu_715_weightMem2_V_6_address0;
    end else begin
        weightMem2_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_6_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_6_ce0 = grp_DoCompute_fu_715_weightMem2_V_6_ce0;
    end else begin
        weightMem2_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_6_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_we0;
    end else begin
        weightMem2_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_7_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_7_address0 = grp_DoCompute_fu_715_weightMem2_V_7_address0;
    end else begin
        weightMem2_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_7_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_7_ce0 = grp_DoCompute_fu_715_weightMem2_V_7_ce0;
    end else begin
        weightMem2_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_7_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_we0;
    end else begin
        weightMem2_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_8_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_8_address0 = grp_DoCompute_fu_715_weightMem2_V_8_address0;
    end else begin
        weightMem2_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_8_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_8_ce0 = grp_DoCompute_fu_715_weightMem2_V_8_ce0;
    end else begin
        weightMem2_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_8_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_we0;
    end else begin
        weightMem2_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_9_address0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_9_address0 = grp_DoCompute_fu_715_weightMem2_V_9_address0;
    end else begin
        weightMem2_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_9_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem2_V_9_ce0 = grp_DoCompute_fu_715_weightMem2_V_9_ce0;
    end else begin
        weightMem2_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem2_V_9_we0 = StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_we0;
    end else begin
        weightMem2_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_0_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_0_address0 = grp_DoCompute_fu_715_weightMem3_V_0_address0;
    end else begin
        weightMem3_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_0_ce0 = grp_DoCompute_fu_715_weightMem3_V_0_ce0;
    end else begin
        weightMem3_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_0_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_we0;
    end else begin
        weightMem3_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_10_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_10_address0 = grp_DoCompute_fu_715_weightMem3_V_10_address0;
    end else begin
        weightMem3_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_10_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_10_ce0 = grp_DoCompute_fu_715_weightMem3_V_10_ce0;
    end else begin
        weightMem3_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_10_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_we0;
    end else begin
        weightMem3_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_11_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_11_address0 = grp_DoCompute_fu_715_weightMem3_V_11_address0;
    end else begin
        weightMem3_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_11_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_11_ce0 = grp_DoCompute_fu_715_weightMem3_V_11_ce0;
    end else begin
        weightMem3_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_11_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_we0;
    end else begin
        weightMem3_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_12_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_12_address0 = grp_DoCompute_fu_715_weightMem3_V_12_address0;
    end else begin
        weightMem3_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_12_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_12_ce0 = grp_DoCompute_fu_715_weightMem3_V_12_ce0;
    end else begin
        weightMem3_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_12_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_we0;
    end else begin
        weightMem3_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_13_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_13_address0 = grp_DoCompute_fu_715_weightMem3_V_13_address0;
    end else begin
        weightMem3_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_13_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_13_ce0 = grp_DoCompute_fu_715_weightMem3_V_13_ce0;
    end else begin
        weightMem3_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_13_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_we0;
    end else begin
        weightMem3_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_14_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_14_address0 = grp_DoCompute_fu_715_weightMem3_V_14_address0;
    end else begin
        weightMem3_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_14_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_14_ce0 = grp_DoCompute_fu_715_weightMem3_V_14_ce0;
    end else begin
        weightMem3_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_14_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_we0;
    end else begin
        weightMem3_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_15_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_15_address0 = grp_DoCompute_fu_715_weightMem3_V_15_address0;
    end else begin
        weightMem3_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_15_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_15_ce0 = grp_DoCompute_fu_715_weightMem3_V_15_ce0;
    end else begin
        weightMem3_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_15_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_we0;
    end else begin
        weightMem3_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_1_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_1_address0 = grp_DoCompute_fu_715_weightMem3_V_1_address0;
    end else begin
        weightMem3_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_1_ce0 = grp_DoCompute_fu_715_weightMem3_V_1_ce0;
    end else begin
        weightMem3_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_1_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_we0;
    end else begin
        weightMem3_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_2_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_2_address0 = grp_DoCompute_fu_715_weightMem3_V_2_address0;
    end else begin
        weightMem3_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_2_ce0 = grp_DoCompute_fu_715_weightMem3_V_2_ce0;
    end else begin
        weightMem3_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_2_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_we0;
    end else begin
        weightMem3_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_3_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_3_address0 = grp_DoCompute_fu_715_weightMem3_V_3_address0;
    end else begin
        weightMem3_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_3_ce0 = grp_DoCompute_fu_715_weightMem3_V_3_ce0;
    end else begin
        weightMem3_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_3_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_we0;
    end else begin
        weightMem3_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_4_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_4_address0 = grp_DoCompute_fu_715_weightMem3_V_4_address0;
    end else begin
        weightMem3_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_4_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_4_ce0 = grp_DoCompute_fu_715_weightMem3_V_4_ce0;
    end else begin
        weightMem3_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_4_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_we0;
    end else begin
        weightMem3_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_5_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_5_address0 = grp_DoCompute_fu_715_weightMem3_V_5_address0;
    end else begin
        weightMem3_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_5_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_5_ce0 = grp_DoCompute_fu_715_weightMem3_V_5_ce0;
    end else begin
        weightMem3_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_5_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_we0;
    end else begin
        weightMem3_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_6_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_6_address0 = grp_DoCompute_fu_715_weightMem3_V_6_address0;
    end else begin
        weightMem3_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_6_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_6_ce0 = grp_DoCompute_fu_715_weightMem3_V_6_ce0;
    end else begin
        weightMem3_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_6_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_we0;
    end else begin
        weightMem3_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_7_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_7_address0 = grp_DoCompute_fu_715_weightMem3_V_7_address0;
    end else begin
        weightMem3_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_7_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_7_ce0 = grp_DoCompute_fu_715_weightMem3_V_7_ce0;
    end else begin
        weightMem3_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_7_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_we0;
    end else begin
        weightMem3_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_8_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_8_address0 = grp_DoCompute_fu_715_weightMem3_V_8_address0;
    end else begin
        weightMem3_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_8_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_8_ce0 = grp_DoCompute_fu_715_weightMem3_V_8_ce0;
    end else begin
        weightMem3_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_8_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_we0;
    end else begin
        weightMem3_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_9_address0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_9_address0 = grp_DoCompute_fu_715_weightMem3_V_9_address0;
    end else begin
        weightMem3_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_9_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem3_V_9_ce0 = grp_DoCompute_fu_715_weightMem3_V_9_ce0;
    end else begin
        weightMem3_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem3_V_9_we0 = StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_we0;
    end else begin
        weightMem3_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem4_V_0_address0 = StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem4_V_0_address0 = grp_DoCompute_fu_715_weightMem4_V_0_address0;
    end else begin
        weightMem4_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem4_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem4_V_0_ce0 = grp_DoCompute_fu_715_weightMem4_V_0_ce0;
    end else begin
        weightMem4_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem4_V_0_we0 = StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_we0;
    end else begin
        weightMem4_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem4_V_1_address0 = StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem4_V_1_address0 = grp_DoCompute_fu_715_weightMem4_V_1_address0;
    end else begin
        weightMem4_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem4_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem4_V_1_ce0 = grp_DoCompute_fu_715_weightMem4_V_1_ce0;
    end else begin
        weightMem4_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem4_V_1_we0 = StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_we0;
    end else begin
        weightMem4_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem4_V_2_address0 = StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem4_V_2_address0 = grp_DoCompute_fu_715_weightMem4_V_2_address0;
    end else begin
        weightMem4_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem4_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem4_V_2_ce0 = grp_DoCompute_fu_715_weightMem4_V_2_ce0;
    end else begin
        weightMem4_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem4_V_2_we0 = StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_we0;
    end else begin
        weightMem4_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem4_V_3_address0 = StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem4_V_3_address0 = grp_DoCompute_fu_715_weightMem4_V_3_address0;
    end else begin
        weightMem4_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem4_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem4_V_3_ce0 = grp_DoCompute_fu_715_weightMem4_V_3_ce0;
    end else begin
        weightMem4_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem4_V_3_we0 = StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_we0;
    end else begin
        weightMem4_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem5_V_0_address0 = StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem5_V_0_address0 = grp_DoCompute_fu_715_weightMem5_V_0_address0;
    end else begin
        weightMem5_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem5_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem5_V_0_ce0 = grp_DoCompute_fu_715_weightMem5_V_0_ce0;
    end else begin
        weightMem5_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem5_V_0_we0 = StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_we0;
    end else begin
        weightMem5_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem6_V_0_address0 = StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem6_V_0_address0 = grp_DoCompute_fu_715_weightMem6_V_0_address0;
    end else begin
        weightMem6_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem6_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem6_V_0_ce0 = grp_DoCompute_fu_715_weightMem6_V_0_ce0;
    end else begin
        weightMem6_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem6_V_0_we0 = StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_we0;
    end else begin
        weightMem6_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem7_V_0_address0 = StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem7_V_0_address0 = grp_DoCompute_fu_715_weightMem7_V_0_address0;
    end else begin
        weightMem7_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem7_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem7_V_0_ce0 = grp_DoCompute_fu_715_weightMem7_V_0_ce0;
    end else begin
        weightMem7_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem7_V_0_we0 = StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_we0;
    end else begin
        weightMem7_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem8_V_0_address0 = StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem8_V_0_address0 = grp_DoCompute_fu_715_weightMem8_V_0_address0;
    end else begin
        weightMem8_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem8_V_0_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem8_V_0_ce0 = grp_DoCompute_fu_715_weightMem8_V_0_ce0;
    end else begin
        weightMem8_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem8_V_0_we0 = StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_we0;
    end else begin
        weightMem8_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem8_V_1_address0 = StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem8_V_1_address0 = grp_DoCompute_fu_715_weightMem8_V_1_address0;
    end else begin
        weightMem8_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem8_V_1_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem8_V_1_ce0 = grp_DoCompute_fu_715_weightMem8_V_1_ce0;
    end else begin
        weightMem8_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem8_V_1_we0 = StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_we0;
    end else begin
        weightMem8_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem8_V_2_address0 = StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem8_V_2_address0 = grp_DoCompute_fu_715_weightMem8_V_2_address0;
    end else begin
        weightMem8_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem8_V_2_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem8_V_2_ce0 = grp_DoCompute_fu_715_weightMem8_V_2_ce0;
    end else begin
        weightMem8_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem8_V_2_we0 = StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_we0;
    end else begin
        weightMem8_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem8_V_3_address0 = StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_address0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem8_V_3_address0 = grp_DoCompute_fu_715_weightMem8_V_3_address0;
    end else begin
        weightMem8_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem8_V_3_ce0 = StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_ce0;
    end else if (((doInit_read_reg_1937 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        weightMem8_V_3_ce0 = grp_DoCompute_fu_715_weightMem8_V_3_ce0;
    end else begin
        weightMem8_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        weightMem8_V_3_we0 = StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_we0;
    end else begin
        weightMem8_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((doInit_read_read_fu_690_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((doInit_read_read_fu_690_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state3_on_subcall_done = (((ap_sync_grp_DoCompute_fu_715_ap_ready & ap_sync_grp_DoCompute_fu_715_ap_done) == 1'b0) & (doInit_read_reg_1937 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_grp_DoCompute_fu_715_ap_done = (grp_DoCompute_fu_715_ap_done | ap_sync_reg_grp_DoCompute_fu_715_ap_done);

assign ap_sync_grp_DoCompute_fu_715_ap_ready = (grp_DoCompute_fu_715_ap_ready | ap_sync_reg_grp_DoCompute_fu_715_ap_ready);

assign doInit_read_read_fu_690_p2 = doInit;

assign grp_DoCompute_fu_715_ap_start = grp_DoCompute_fu_715_ap_start_reg;

endmodule //BlackBoxJam
