# MLK-L1-CZ06-DR1M90G-HDMI-1080p-VDMA-Stream

## If this project is constructive, welcome to donate a drink to PayPal.

<img src="https://github.com/briansune/FPGA-Camera-MIPI-DVP-Verilog/assets/29487339/75ccc568-4f17-48a1-b2af-20211f98896c" style="height:20%; width:20%">

#### TD Version - 2024.10

#### FD Version - 2024.10

This project demonstrates a video stream example, which uses DDR as a storage medium and stream the Dcache data as video output to the HDMI via ARM standalone VDMA control.

## Demo Image

|Screen|Board|
|:---:|:---:|
|![image](https://github.com/user-attachments/assets/2908f997-71a3-49c2-a6d7-f1a08cc72cbb)|![image](https://github.com/user-attachments/assets/b3b2620a-2bec-43da-b139-2e419835b443)|

## Make Sure

Remember that the board uses PLIO UART

The SDK C program is require to reuse the default Anlogic VDMA example inside FD IDE.

