$comment
	File created using the following command:
		vcd file fiveBitCalculator.msim.vcd -direction
$end
$date
	Sun Sep 17 14:53:40 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module fiveBitCalculator_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % A4 $end
$var reg 1 & A5 $end
$var reg 1 ' A6 $end
$var reg 1 ( A7 $end
$var reg 1 ) A8 $end
$var reg 1 * A9 $end
$var reg 1 + A10 $end
$var reg 1 , A11 $end
$var reg 1 - B0 $end
$var reg 1 . B1 $end
$var reg 1 / B2 $end
$var reg 1 0 B3 $end
$var reg 1 1 B4 $end
$var reg 1 2 B5 $end
$var reg 1 3 B6 $end
$var reg 1 4 B7 $end
$var reg 1 5 B8 $end
$var reg 1 6 B9 $end
$var reg 1 7 B10 $end
$var reg 1 8 B11 $end
$var reg 1 9 Cin $end
$var wire 1 : Carry $end
$var wire 1 ; Sum0 $end
$var wire 1 < Sum1 $end
$var wire 1 = Sum2 $end
$var wire 1 > Sum3 $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var tri1 1 B devclrn $end
$var tri1 1 C devpor $end
$var tri1 1 D devoe $end
$var wire 1 E A0~input_o $end
$var wire 1 F B0~input_o $end
$var wire 1 G ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 H A3~input_o $end
$var wire 1 I A9~input_o $end
$var wire 1 J A5~input_o $end
$var wire 1 K A7~input_o $end
$var wire 1 L A1~input_o $end
$var wire 1 M A11~input_o $end
$var wire 1 N inst2|inst3~combout $end
$var wire 1 O B1~input_o $end
$var wire 1 P B11~input_o $end
$var wire 1 Q B9~input_o $end
$var wire 1 R B7~input_o $end
$var wire 1 S B3~input_o $end
$var wire 1 T B5~input_o $end
$var wire 1 U inst3|inst3~combout $end
$var wire 1 V Cin~input_o $end
$var wire 1 W B2~input_o $end
$var wire 1 X B10~input_o $end
$var wire 1 Y B6~input_o $end
$var wire 1 Z inst3|inst2~combout $end
$var wire 1 [ A2~input_o $end
$var wire 1 \ A6~input_o $end
$var wire 1 ] A10~input_o $end
$var wire 1 ^ inst2|inst2~combout $end
$var wire 1 _ inst|inst1|inst2~combout $end
$var wire 1 ` A8~input_o $end
$var wire 1 a inst2|inst~combout $end
$var wire 1 b B4~input_o $end
$var wire 1 c inst3|inst1~combout $end
$var wire 1 d A4~input_o $end
$var wire 1 e inst2|inst1~combout $end
$var wire 1 f B8~input_o $end
$var wire 1 g inst3|inst~combout $end
$var wire 1 h inst|inst3|inst2~combout $end
$var wire 1 i inst|inst3|inst1|inst2~combout $end
$var wire 1 j inst|inst2|inst1|inst2~combout $end
$var wire 1 k inst|inst1|inst1|inst2~combout $end
$var wire 1 l inst|inst|inst1|inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
1,
0-
0.
0/
00
01
02
03
04
05
06
07
18
09
1:
0;
1<
1=
0>
0?
1@
xA
1B
1C
1D
0E
0F
0G
0H
0I
0J
0K
0L
1M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
1c
0d
1e
0f
0g
1h
0i
1j
1k
0l
$end
#1000000
