Circuit: * Z:\home\sdanthinne\Documents\307\gateTransistorModels\mult_test.asc

Warning: Multiple definitions of model "cd4007ube" Type: Mos1
Warning: Multiple definitions of model "cd4007" Type: Mos1
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Warning: Pd = 0 is less than W.
Warning: Ps = 0 is less than W.
Warning: Pd = 0 is less than W.
Warning: Ps = 0 is less than W.
Early termination of direct N-R iteration.
Direct Newton iteration failed to find .op point.  (Use ".option noopiter" to skip.)
Starting Gmin stepping
Gmin = 10
Gmin = 1.07374
Gmin = 0.115292
Gmin = 0.0123794
Gmin = 0.00132923
Gmin = 0.000142725
Gmin = 1.5325e-005
Gmin = 1.6455e-006
Gmin = 1.76685e-007
Gmin = 1.89714e-008
Gmin = 2.03704e-009
Gmin = 2.18725e-010
Gmin = 2.34854e-011
Gmin = 2.52173e-012
Gmin = 2.70769e-013
Gmin = 0
Gmin stepping succeeded in finding the operating point.

Heightened Def Con from 1e-006 to 1e-006
Heightened Def Con from 4e-006 to 4e-006
Heightened Def Con from 5e-006 to 5e-006
Heightened Def Con from 8.00016e-006 to 8.00042e-006
Heightened Def Con from 9e-006 to 9e-006
Heightened Def Con from 1.00002e-005 to 1.00016e-005
Heightened Def Con from 1.2e-005 to 1.2e-005
Heightened Def Con from 1.3e-005 to 1.3e-005
Heightened Def Con from 1.7e-005 to 1.7e-005
Heightened Def Con from 2e-005 to 2e-005
Heightened Def Con from 2.1e-005 to 2.1e-005
Heightened Def Con from 2.40002e-005 to 2.40004e-005
Heightened Def Con from 2.5e-005 to 2.5e-005
Heightened Def Con from 2.50212e-005 to 2.50212e-005

Date: Mon Feb 08 21:55:49 2021
Total elapsed time: 8.274 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 57306
traniter = 56955
tranpoints = 16022
accept = 11296
rejected = 4740
matrix size = 423
fillins = 614
solver = Normal
Thread vector: 219.8/69.0[12] 98.3/20.7[12] 32.8/13.2[12] 2.0/2.6[1]  2592/500
Matrix Compiler1: 99.56 KB object code size  23.6/8.8/[5.9]
Matrix Compiler2: 65.63 KB object code size  13.0/10.8/[3.6]

