#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Nov 11 13:54:16 2024
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 


Process "Compile" started.
Current time: Mon Nov 11 14:07:10 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.089s wall, 0.000s user + 0.078s system = 0.078s CPU (3.7%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 38)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 59)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 80)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 92)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 103)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
Executing : rtl-elaborate successfully. Time elapsed: 0.035s wall, 0.016s user + 0.000s system = 0.016s CPU (45.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.105s wall, 0.000s user + 0.031s system = 0.031s CPU (29.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (97.0%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on Branch_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.061s wall, 0.031s user + 0.000s system = 0.031s CPU (51.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 11 14:07:14 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 11 14:07:15 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.052s wall, 0.047s user + 0.000s system = 0.047s CPU (90.6%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.247s wall, 0.125s user + 0.000s system = 0.125s CPU (50.7%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 1.541s wall, 0.891s user + 0.031s system = 0.922s CPU (59.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.050s wall, 0.031s user + 0.000s system = 0.031s CPU (62.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.731s wall, 0.453s user + 0.000s system = 0.453s CPU (62.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.159s wall, 0.109s user + 0.000s system = 0.109s CPU (68.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.069s wall, 0.047s user + 0.000s system = 0.047s CPU (68.1%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    56 uses
GTP_DFF_CE                   34 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      7 uses
GTP_LUT2                     13 uses
GTP_LUT3                      2 uses
GTP_LUT4                     42 uses
GTP_LUT5                     85 uses
GTP_LUT6                    315 uses
GTP_LUT6CARRY               131 uses
GTP_LUT6D                    84 uses
GTP_MUX2LUT7                 18 uses
GTP_MUX2LUT8                  1 use
GTP_RAM128X1SP               32 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  36 uses

I/O ports: 42
GTP_INBUF                  10 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 823 of 35800 (2.30%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 715
Total Registers: 92 of 71600 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)


Overview of Control Sets:

Number of unique control sets : 6

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 38
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                56
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                35
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKA' (GTP_DRM18K_E1.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKB' (GTP_DRM18K_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:16s
Action synthesize: CPU time elapsed is 0h:0m:8s
Action synthesize: Process CPU time elapsed is 0h:0m:8s
Current time: Mon Nov 11 14:07:30 2024
Action synthesize: Peak memory pool usage is 302 MB
Process "Synthesize" done.


Process "Compile" started.
Current time: Mon Nov 11 14:15:50 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.239s wall, 0.000s user + 0.109s system = 0.109s CPU (4.9%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 38)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 59)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 80)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 92)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 103)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
Executing : rtl-elaborate successfully. Time elapsed: 0.042s wall, 0.047s user + 0.000s system = 0.047s CPU (112.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (115.0%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.106s wall, 0.016s user + 0.000s system = 0.016s CPU (14.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (104.8%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on Branch_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.051s wall, 0.031s user + 0.000s system = 0.031s CPU (61.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Mon Nov 11 14:15:56 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 11 14:15:57 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.051s wall, 0.031s user + 0.000s system = 0.031s CPU (61.1%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.228s wall, 0.078s user + 0.000s system = 0.078s CPU (34.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 1.547s wall, 0.281s user + 0.000s system = 0.281s CPU (18.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.044s wall, 0.016s user + 0.000s system = 0.016s CPU (35.5%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.735s wall, 0.203s user + 0.000s system = 0.203s CPU (27.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.161s wall, 0.078s user + 0.000s system = 0.078s CPU (48.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.071s wall, 0.031s user + 0.000s system = 0.031s CPU (44.2%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    56 uses
GTP_DFF_CE                   34 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      7 uses
GTP_LUT2                     13 uses
GTP_LUT3                      2 uses
GTP_LUT4                     42 uses
GTP_LUT5                     85 uses
GTP_LUT6                    315 uses
GTP_LUT6CARRY               131 uses
GTP_LUT6D                    84 uses
GTP_MUX2LUT7                 18 uses
GTP_MUX2LUT8                  1 use
GTP_RAM128X1SP               32 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  36 uses

I/O ports: 42
GTP_INBUF                  10 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 823 of 35800 (2.30%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 715
Total Registers: 92 of 71600 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)


Overview of Control Sets:

Number of unique control sets : 6

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 38
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                56
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                35
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKA' (GTP_DRM18K_E1.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKB' (GTP_DRM18K_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:16s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Nov 11 14:16:12 2024
Action synthesize: Peak memory pool usage is 301 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Nov 11 14:16:12 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N15_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/N7_1_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/u_PC/N2_1_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.08 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 92       | 71600         | 1                  
| LUT                   | 823      | 35800         | 3                  
| Distributed RAM       | 108      | 9500          | 2                  
| DRM                   | 0.5      | 85            | 1                  
| IO                    | 42       | 209           | 21                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:16s
Action dev_map: CPU time elapsed is 0h:0m:8s
Action dev_map: Process CPU time elapsed is 0h:0m:8s
Current time: Mon Nov 11 14:16:27 2024
Action dev_map: Peak memory pool usage is 303 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Nov 11 14:16:27 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 7735.
1st GP placement takes 1.45 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.52 sec.

Pre global placement takes 3.77 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst DIP_ibuf[0]/opit_1 on IOLHR_292_96.
Placed fixed group with base inst DIP_ibuf[1]/opit_1 on IOLHR_292_102.
Placed fixed group with base inst DIP_ibuf[2]/opit_1 on IOLHR_292_108.
Placed fixed group with base inst DIP_ibuf[3]/opit_1 on IOLHR_292_114.
Placed fixed group with base inst DIP_ibuf[4]/opit_1 on IOLHR_292_120.
Placed fixed group with base inst DIP_ibuf[5]/opit_1 on IOLHR_292_126.
Placed fixed group with base inst DIP_ibuf[6]/opit_1 on IOLHR_292_132.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.97 sec.

Wirelength after global placement is 7037.
Global placement takes 0.98 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 464 LUT6 in collection, pack success:11
Packing LUT6D takes 0.30 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 7091.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995385.
	5 iterations finished.
	Final slack 997706.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 1.48 sec.

Wirelength after post global placement is 6561.
Packing LUT6D started.
I: LUT6D pack result: There are 442 LUT6 in collection, pack success:0
Packing LUT6D takes 0.22 sec.
Post global placement takes 2.00 sec.

Phase 4 Legalization started.
The average distance in LP is 0.868047.
Wirelength after legalization is 7379.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997788.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 7379.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997788, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997788, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 7379.
Timing-driven detailed placement takes 0.09 sec.

Worst slack is 997788, TNS after placement is 0.
Placement done.
Total placement takes 7.06 sec.
Finished placement. (CPU time elapsed 0h:00m:07s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.96 sec.
Setup STE netlist take 35 msec.
Dispose control chain take 21 msec.
Collect const net info take 53 msec.
Total nets for routing: 937.
Total loads for routing: 5227.
Direct connect net size: 144
Build all design net take 60 msec.
Processing design graph takes 0.17 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.66806602 MB
Route design total memory: 2.22094727 MB
Worst slack is 997788, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 935 subnets.
Unrouted clock nets at iteration 0 (0.264 sec): 1
Unrouted clock nets at iteration 1 (0.249 sec): 1
Unrouted clock nets at iteration 2 (0.257 sec): 1
Unrouted clock nets at iteration 3 (0.250 sec): 1
Unrouted clock nets at iteration 4 (0.001 sec): 0
Total route nets size: 933
Unrouted general nets at iteration 5 (MT total route time: 0.462 sec): 780(overused: 6734)
Unrouted general nets at iteration 6 (MT total route time: 0.272 sec): 717(overused: 4767)
Unrouted general nets at iteration 7 (MT total route time: 0.270 sec): 657(overused: 3744)
Unrouted general nets at iteration 8 (MT total route time: 0.228 sec): 597(overused: 2789)
Unrouted general nets at iteration 9 (MT total route time: 0.198 sec): 506(overused: 1979)
Unrouted general nets at iteration 10 (MT total route time: 0.164 sec): 380(overused: 1545)
Unrouted general nets at iteration 11 (MT total route time: 0.150 sec): 290(overused: 1215)
Unrouted general nets at iteration 12 (MT total route time: 0.126 sec): 230(overused: 882)
Unrouted general nets at iteration 13 (MT total route time: 0.095 sec): 170(overused: 530)
Unrouted general nets at iteration 14 (MT total route time: 0.074 sec): 143(overused: 322)
Unrouted general nets at iteration 15 (MT total route time: 0.178 sec): 113(overused: 316)
Unrouted general nets at iteration 16 (MT total route time: 0.048 sec): 94(overused: 207)
Unrouted general nets at iteration 17 (MT total route time: 0.029 sec): 62(overused: 126)
Unrouted general nets at iteration 18 (MT total route time: 0.020 sec): 29(overused: 54)
Unrouted general nets at iteration 19 (MT total route time: 0.010 sec): 19(overused: 28)
Unrouted general nets at iteration 20 (MT total route time: 0.008 sec): 14(overused: 22)
Unrouted general nets at iteration 21 (MT total route time: 0.005 sec): 9(overused: 10)
Unrouted general nets at iteration 22 (MT total route time: 0.003 sec): 8(overused: 10)
Unrouted general nets at iteration 23 (MT total route time: 0.002 sec): 4(overused: 4)
Unrouted general nets at iteration 24 (MT total route time: 0.005 sec): 2(overused: 2)
Unrouted general nets at iteration 25 (MT total route time: 0.124 sec): 2(overused: 4)
Unrouted general nets at iteration 26 (MT total route time: 0.003 sec): 2(overused: 2)
Unrouted general nets at iteration 27 (MT total route time: 0.003 sec): 0(overused: 0)
----General net take 0.002 sec(route net take 0.000 sec, inc cost take 0.002 sec, iter times: 1)
----const net route take 0.005 sec
Unrouted nets at iteration 28 (0.008 sec): 1
----General net take 0.002 sec(route net take 0.000 sec, inc cost take 0.002 sec, iter times: 1)
----const net route take 0.000 sec
Unrouted nets at iteration 29 (0.002 sec): 1
----General net take 0.035 sec(route net take 0.012 sec, inc cost take 0.016 sec, iter times: 11)
----const net route take 0.000 sec
Unrouted nets at iteration 30 (0.036 sec): 0
Detailed routing takes 3.57 sec.
C: Route-2036: The clock path from CLMS_279_409:Q3 to CLMS_207_337:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.42 sec.
Sort Original Nets take 0.000 sec
Total net: 937, route succeed net: 937
Generate routing result take 0.004 sec
Handle PERMUX permutation take 0.316 sec
Handle const net take 0.002 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.010 sec
Used SRB routing arc is 12706.
Finish routing takes 0.35 sec.
Total routing takes 6.57 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 196      | 6575          | 3                  
|   FF                        | 52       | 52600         | 1                  
|   LUT                       | 635      | 26300         | 3                  
|   LUT-FF pairs              | 31       | 26300         | 1                  
| Use of CLMS                 | 68       | 2375          | 3                  
|   FF                        | 40       | 19000         | 1                  
|   LUT                       | 226      | 9500          | 3                  
|   LUT-FF pairs              | 30       | 9500          | 1                  
|   Distributed RAM           | 108      | 9500          | 2                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0.5      | 85            | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 63       | 5850          | 2                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 42       | 210           | 20                 
|   IOBD                      | 22       | 100           | 22                 
|   IOBS                      | 20       | 110           | 19                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 42       | 250           | 17                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:16s)
Action pnr: Real time elapsed is 0h:0m:38s
Action pnr: CPU time elapsed is 0h:0m:13s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Mon Nov 11 14:17:04 2024
Action pnr: Peak memory pool usage is 923 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Nov 11 14:17:05 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/opit_0_inv_L6QL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKA' (gopDRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKB' (gopDRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:20s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Nov 11 14:17:24 2024
Action report_timing: Peak memory pool usage is 812 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Nov 11 14:17:24 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.234375 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 2.656250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:20s
Action gen_bit_stream: CPU time elapsed is 0h:0m:11s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:11s
Current time: Mon Nov 11 14:17:44 2024
Action gen_bit_stream: Peak memory pool usage is 738 MB
Process "Generate Bitstream" done.
Process exit normally.
