*----------------------------------------------------------------------------------------
*	Innovus 17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2019-Nov-12 15:12:25 (2019-Nov-12 14:12:25 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fir_adv
*
*	Liberty Libraries used: 
*	        MyAnView: /home/isa25/Desktop/lab1/fir_adv/innovus/fir_adv.end.dat/libs/mmmc/NangateOpenCellLibrary_typical_ecsm_nowlm.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:        1.1 
*
*       Power View : MyAnView
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used: 
*	        ../vcd/design.vcd
*			Vcd Window used(Start Time, Stop Time):(1017.8, 1017.79) 
*                     Vcd Scale Factor: 1 
**                    Design annotation coverage: 0/20364 = 0% 
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile report_sw_act -sort total
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        5.49943019 	   56.1302%
Total Switching Power:       3.59023698 	   36.6439%
Total Leakage Power:         0.70796422 	    7.2259%
Total Power:                 9.79763137 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         1.887      0.4076      0.1101       2.405       24.54 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                      3.613       3.183      0.5979       7.393       75.46 
Clock (Combinational)                  0           0           0           0           0 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                              5.499        3.59       0.708       9.798         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1      5.499        3.59       0.708       9.798         100 


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: BLOCK_B_FIR_add_one_to_three_3_add_23_U1_12 (FA_X1): 	  0.003574 
* 		Highest Leakage Power:      reg_d_vin_1_Q_reg_0_ (DFF_X2): 	 0.0001112 
* 		Total Cap: 	1.03803e-10 F
* 		Total instances in design: 16970
* 		Total instances in design with no power:     0
*          Total instances in design with no activity:     0
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

