$date
Date text.
$end
$version
VCD generator text.
$end
$comment
Any comment text.
$end
$timescale 100 ns $end
$scope module logic $end
$var wire 8 # data $end
$var wire 1 $ data_valid $end
$var wire 1 % en $end
$var wire 1 & rx_en $end
$var wire 1 ' tx_en $end
$var wire 1 ( empty $end
$var wire 1 ) underrun $end
$upscope $end
$enddefinitions $end
$dumpvars
b00x00001 #
x$
0%
x&
x'
1(
0)
$end
#50
b10000001 #
0$
#1000
b100000xx #
1%
#2211
z'
#2296
b1000000x #
1$
#2302
b1000001x #
0$
1'
#2303
b1000001z #
#2304
b1100001z #
#2305
