
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 6.89

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk_core
   0.67 source latency system_expander.link_data[5]$_SDFFE_PN0P_/CLK ^
  -0.64 target latency system_expander.i2cCtrl.ctrl_response_data[5]$_DFFE_PN_/CLK ^
   0.15 clock uncertainty
   0.00 CRPR
--------------
   0.18 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: system_expander.link_regAddr[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: system_expander.link_regAddr[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.09    0.00    0.00 ^ sg13g2_IOPad_io_clock/p2c (sg13g2_IOPadIn)
                                         clock (net)
                  0.07    0.00    0.00 ^ clkbuf_0_clock/A (sg13g2_buf_1)
    16    0.10    0.40    0.34    0.34 ^ clkbuf_0_clock/X (sg13g2_buf_1)
                                         clknet_0_clock (net)
                  0.40    0.00    0.34 ^ clkbuf_4_12_0_clock/A (sg13g2_buf_2)
     2    0.01    0.05    0.18    0.52 ^ clkbuf_4_12_0_clock/X (sg13g2_buf_2)
                                         clknet_4_12_0_clock (net)
                  0.05    0.00    0.52 ^ clkbuf_5_24__f_clock/A (sg13g2_buf_1)
     7    0.03    0.13    0.15    0.67 ^ clkbuf_5_24__f_clock/X (sg13g2_buf_1)
                                         clknet_5_24__leaf_clock (net)
                  0.13    0.00    0.67 ^ system_expander.link_regAddr[0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.04    0.21    0.88 v system_expander.link_regAddr[0]$_DFFE_PP_/Q_N (sg13g2_dfrbp_1)
                                         _0026_ (net)
                  0.04    0.00    0.88 v _1242_/A (sg13g2_nand2_1)
     1    0.00    0.03    0.03    0.91 ^ _1242_/Y (sg13g2_nand2_1)
                                         _0570_ (net)
                  0.03    0.00    0.91 ^ _1243_/B1 (sg13g2_o21ai_1)
     1    0.00    0.03    0.04    0.95 v _1243_/Y (sg13g2_o21ai_1)
                                         _0184_ (net)
                  0.03    0.00    0.95 v system_expander.link_regAddr[0]$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  0.95   data arrival time

                          0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.09    0.00    0.00 ^ sg13g2_IOPad_io_clock/p2c (sg13g2_IOPadIn)
                                         clock (net)
                  0.07    0.00    0.00 ^ clkbuf_0_clock/A (sg13g2_buf_1)
    16    0.10    0.40    0.34    0.34 ^ clkbuf_0_clock/X (sg13g2_buf_1)
                                         clknet_0_clock (net)
                  0.40    0.00    0.34 ^ clkbuf_4_12_0_clock/A (sg13g2_buf_2)
     2    0.01    0.05    0.18    0.52 ^ clkbuf_4_12_0_clock/X (sg13g2_buf_2)
                                         clknet_4_12_0_clock (net)
                  0.05    0.00    0.52 ^ clkbuf_5_24__f_clock/A (sg13g2_buf_1)
     7    0.03    0.13    0.15    0.67 ^ clkbuf_5_24__f_clock/X (sg13g2_buf_1)
                                         clknet_5_24__leaf_clock (net)
                  0.13    0.00    0.67 ^ system_expander.link_regAddr[0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                          0.15    0.82   clock uncertainty
                          0.00    0.82   clock reconvergence pessimism
                         -0.01    0.81   library hold time
                                  0.81   data required time
-----------------------------------------------------------------------------
                                  0.81   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: system_expander.irq_fall_ctrl.pendings[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: io_i2c_interrupt_PAD (output port clocked by clk_core)
Path Group: clk_core
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.09    0.00    0.00 ^ sg13g2_IOPad_io_clock/p2c (sg13g2_IOPadIn)
                                         clock (net)
                  0.07    0.00    0.00 ^ clkbuf_0_clock/A (sg13g2_buf_1)
    16    0.10    0.40    0.34    0.34 ^ clkbuf_0_clock/X (sg13g2_buf_1)
                                         clknet_0_clock (net)
                  0.40    0.00    0.34 ^ clkbuf_4_10_0_clock/A (sg13g2_buf_2)
     2    0.01    0.04    0.18    0.52 ^ clkbuf_4_10_0_clock/X (sg13g2_buf_2)
                                         clknet_4_10_0_clock (net)
                  0.04    0.00    0.52 ^ clkbuf_5_21__f_clock/A (sg13g2_buf_1)
     7    0.03    0.12    0.14    0.66 ^ clkbuf_5_21__f_clock/X (sg13g2_buf_1)
                                         clknet_5_21__leaf_clock (net)
                  0.12    0.00    0.66 ^ system_expander.irq_fall_ctrl.pendings[1]$_SDFF_PN0_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.05    0.27    0.93 ^ system_expander.irq_fall_ctrl.pendings[1]$_SDFF_PN0_/Q (sg13g2_dfrbp_1)
                                         system_expander.irq_fall_ctrl.pendings[1] (net)
                  0.05    0.00    0.93 ^ _1838_/B (sg13g2_nand2_1)
     2    0.01    0.05    0.07    1.00 v _1838_/Y (sg13g2_nand2_1)
                                         _0307_ (net)
                  0.05    0.00    1.00 v _1971_/B (sg13g2_nand2_1)
     1    0.00    0.03    0.04    1.04 ^ _1971_/Y (sg13g2_nand2_1)
                                         _0432_ (net)
                  0.03    0.00    1.04 ^ _1972_/C1 (sg13g2_a221oi_1)
     1    0.01    0.10    0.05    1.09 v _1972_/Y (sg13g2_a221oi_1)
                                         _0433_ (net)
                  0.10    0.00    1.09 v _1974_/C (sg13g2_nand4_1)
     1    0.01    0.06    0.09    1.17 ^ _1974_/Y (sg13g2_nand4_1)
                                         _0435_ (net)
                  0.06    0.00    1.17 ^ _1980_/C (sg13g2_or4_1)
     1    0.09    0.38    0.34    1.52 ^ _1980_/X (sg13g2_or4_1)
                                         sg13g2_IOPad_io_i2c_interrupt_c2p (net)
                  0.51    0.00    1.52 ^ sg13g2_IOPad_io_i2c_interrupt/c2p (sg13g2_IOPadOut4mA)
     2    5.00    4.68    3.44    4.96 ^ sg13g2_IOPad_io_i2c_interrupt/pad (sg13g2_IOPadOut4mA)
                                         io_i2c_interrupt_PAD (net)
                  3.51    0.00    4.96 ^ io_i2c_interrupt_PAD (inout)
                                  4.96   data arrival time

                         20.00   20.00   clock clk_core (rise edge)
                          0.00   20.00   clock network delay (propagated)
                         -0.15   19.85   clock uncertainty
                          0.00   19.85   clock reconvergence pessimism
                         -8.00   11.85   output external delay
                                 11.85   data required time
-----------------------------------------------------------------------------
                                 11.85   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: system_expander.irq_fall_ctrl.pendings[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: io_i2c_interrupt_PAD (output port clocked by clk_core)
Path Group: clk_core
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.09    0.00    0.00 ^ sg13g2_IOPad_io_clock/p2c (sg13g2_IOPadIn)
                                         clock (net)
                  0.07    0.00    0.00 ^ clkbuf_0_clock/A (sg13g2_buf_1)
    16    0.10    0.40    0.34    0.34 ^ clkbuf_0_clock/X (sg13g2_buf_1)
                                         clknet_0_clock (net)
                  0.40    0.00    0.34 ^ clkbuf_4_10_0_clock/A (sg13g2_buf_2)
     2    0.01    0.04    0.18    0.52 ^ clkbuf_4_10_0_clock/X (sg13g2_buf_2)
                                         clknet_4_10_0_clock (net)
                  0.04    0.00    0.52 ^ clkbuf_5_21__f_clock/A (sg13g2_buf_1)
     7    0.03    0.12    0.14    0.66 ^ clkbuf_5_21__f_clock/X (sg13g2_buf_1)
                                         clknet_5_21__leaf_clock (net)
                  0.12    0.00    0.66 ^ system_expander.irq_fall_ctrl.pendings[1]$_SDFF_PN0_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.05    0.27    0.93 ^ system_expander.irq_fall_ctrl.pendings[1]$_SDFF_PN0_/Q (sg13g2_dfrbp_1)
                                         system_expander.irq_fall_ctrl.pendings[1] (net)
                  0.05    0.00    0.93 ^ _1838_/B (sg13g2_nand2_1)
     2    0.01    0.05    0.07    1.00 v _1838_/Y (sg13g2_nand2_1)
                                         _0307_ (net)
                  0.05    0.00    1.00 v _1971_/B (sg13g2_nand2_1)
     1    0.00    0.03    0.04    1.04 ^ _1971_/Y (sg13g2_nand2_1)
                                         _0432_ (net)
                  0.03    0.00    1.04 ^ _1972_/C1 (sg13g2_a221oi_1)
     1    0.01    0.10    0.05    1.09 v _1972_/Y (sg13g2_a221oi_1)
                                         _0433_ (net)
                  0.10    0.00    1.09 v _1974_/C (sg13g2_nand4_1)
     1    0.01    0.06    0.09    1.17 ^ _1974_/Y (sg13g2_nand4_1)
                                         _0435_ (net)
                  0.06    0.00    1.17 ^ _1980_/C (sg13g2_or4_1)
     1    0.09    0.38    0.34    1.52 ^ _1980_/X (sg13g2_or4_1)
                                         sg13g2_IOPad_io_i2c_interrupt_c2p (net)
                  0.51    0.00    1.52 ^ sg13g2_IOPad_io_i2c_interrupt/c2p (sg13g2_IOPadOut4mA)
     2    5.00    4.68    3.44    4.96 ^ sg13g2_IOPad_io_i2c_interrupt/pad (sg13g2_IOPadOut4mA)
                                         io_i2c_interrupt_PAD (net)
                  3.51    0.00    4.96 ^ io_i2c_interrupt_PAD (inout)
                                  4.96   data arrival time

                         20.00   20.00   clock clk_core (rise edge)
                          0.00   20.00   clock network delay (propagated)
                         -0.15   19.85   clock uncertainty
                          0.00   19.85   clock reconvergence pessimism
                         -8.00   11.85   output external delay
                                 11.85   data required time
-----------------------------------------------------------------------------
                                 11.85   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
io_i2c_scl_PAD                          1.20    4.92   -3.72 (VIOLATED)
io_i2c_sda_PAD                          1.20    4.92   -3.72 (VIOLATED)
sg13g2_IOPad_io_i2c_scl/pad             1.20    4.92   -3.72 (VIOLATED)
sg13g2_IOPad_io_i2c_sda/pad             1.20    4.92   -3.72 (VIOLATED)
sg13g2_IOPad_io_i2c_interrupt/pad       1.20    4.68   -3.48 (VIOLATED)
io_i2c_interrupt_PAD                    1.20    4.68   -3.48 (VIOLATED)
IO_BOND_sg13g2_IOPad_io_i2c_scl/pad     3.00    3.69   -0.69 (VIOLATED)
sg13g2_IOPad_io_gpio_5/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_0/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_2/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_4/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_1/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_3/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_6/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_7/pad              1.20    1.43   -0.23 (VIOLATED)
io_gpio_0_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_1_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_2_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_3_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_4_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_5_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_6_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_7_PAD                           1.20    1.43   -0.23 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_0_clock/X                          8     16     -8 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
io_gpio_0_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_1_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_2_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_3_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_4_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_5_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_6_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_7_PAD                           0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_0/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_1/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_2/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_3/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_4/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_5/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_6/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_7/pad              0.50    5.28   -4.78 (VIOLATED)
io_address_0_PAD                        0.50    5.24   -4.74 (VIOLATED)
io_address_1_PAD                        0.50    5.24   -4.74 (VIOLATED)
io_address_2_PAD                        0.50    5.24   -4.74 (VIOLATED)
io_clock_PAD                            0.50    5.24   -4.74 (VIOLATED)
io_reset_PAD                            0.50    5.24   -4.74 (VIOLATED)
io_i2c_scl_PAD                          0.50    5.21   -4.71 (VIOLATED)
io_i2c_sda_PAD                          0.50    5.21   -4.71 (VIOLATED)
sg13g2_IOPad_io_i2c_scl/pad             0.50    5.21   -4.71 (VIOLATED)
sg13g2_IOPad_io_i2c_sda/pad             0.50    5.21   -4.71 (VIOLATED)
io_i2c_interrupt_PAD                    0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPad_io_i2c_interrupt/pad       0.50    5.00   -4.50 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
-3.717238664627075

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.2000000476837158

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
-3.0977

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
-8.0

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
global route max_fanout_check_slack_limit
--------------------------------------------------------------------------
-1.0000

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-4.784241676330566

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.5

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-9.5685

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 23

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 1

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 27

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: system_expander.link_regAddr[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: system_expander.irq_low_masks[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_core (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ sg13g2_IOPad_io_clock/p2c (sg13g2_IOPadIn)
   0.34    0.34 ^ clkbuf_0_clock/X (sg13g2_buf_1)
   0.18    0.52 ^ clkbuf_4_13_0_clock/X (sg13g2_buf_2)
   0.13    0.65 ^ clkbuf_5_27__f_clock/X (sg13g2_buf_1)
   0.00    0.65 ^ system_expander.link_regAddr[4]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
   0.25    0.90 v system_expander.link_regAddr[4]$_DFFE_PP_/Q (sg13g2_dfrbp_1)
   0.08    0.98 v _1276_/X (sg13g2_buf_8)
   0.39    1.37 ^ _1368_/Y (sg13g2_nor4_1)
   0.15    1.52 v _1604_/Y (sg13g2_nand3_1)
   0.12    1.64 v _1605_/X (sg13g2_buf_1)
   0.16    1.80 v fanout195/X (sg13g2_buf_1)
   0.42    2.22 ^ _1707_/Y (sg13g2_nor4_1)
   0.19    2.41 ^ _1708_/X (sg13g2_buf_1)
   0.18    2.59 ^ fanout183/X (sg13g2_buf_1)
   0.09    2.68 v _1713_/Y (sg13g2_nand2_1)
   0.09    2.77 ^ _1714_/Y (sg13g2_a21oi_1)
   0.00    2.77 ^ system_expander.irq_low_masks[1]$_SDFFE_PN0P_/D (sg13g2_dfrbp_1)
           2.77   data arrival time

  20.00   20.00   clock clk_core (rise edge)
   0.00   20.00   clock source latency
   0.00   20.00 ^ sg13g2_IOPad_io_clock/p2c (sg13g2_IOPadIn)
   0.34   20.34 ^ clkbuf_0_clock/X (sg13g2_buf_1)
   0.18   20.52 ^ clkbuf_4_10_0_clock/X (sg13g2_buf_2)
   0.14   20.66 ^ clkbuf_5_20__f_clock/X (sg13g2_buf_1)
   0.00   20.66 ^ system_expander.irq_low_masks[1]$_SDFFE_PN0P_/CLK (sg13g2_dfrbp_1)
  -0.15   20.51   clock uncertainty
   0.00   20.51   clock reconvergence pessimism
  -0.11   20.39   library setup time
          20.39   data required time
---------------------------------------------------------
          20.39   data required time
          -2.77   data arrival time
---------------------------------------------------------
          17.63   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: system_expander.link_regAddr[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: system_expander.link_regAddr[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_core (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ sg13g2_IOPad_io_clock/p2c (sg13g2_IOPadIn)
   0.34    0.34 ^ clkbuf_0_clock/X (sg13g2_buf_1)
   0.18    0.52 ^ clkbuf_4_12_0_clock/X (sg13g2_buf_2)
   0.15    0.67 ^ clkbuf_5_24__f_clock/X (sg13g2_buf_1)
   0.00    0.67 ^ system_expander.link_regAddr[0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
   0.21    0.88 v system_expander.link_regAddr[0]$_DFFE_PP_/Q_N (sg13g2_dfrbp_1)
   0.03    0.91 ^ _1242_/Y (sg13g2_nand2_1)
   0.04    0.95 v _1243_/Y (sg13g2_o21ai_1)
   0.00    0.95 v system_expander.link_regAddr[0]$_DFFE_PP_/D (sg13g2_dfrbp_1)
           0.95   data arrival time

   0.00    0.00   clock clk_core (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ sg13g2_IOPad_io_clock/p2c (sg13g2_IOPadIn)
   0.34    0.34 ^ clkbuf_0_clock/X (sg13g2_buf_1)
   0.18    0.52 ^ clkbuf_4_12_0_clock/X (sg13g2_buf_2)
   0.15    0.67 ^ clkbuf_5_24__f_clock/X (sg13g2_buf_1)
   0.00    0.67 ^ system_expander.link_regAddr[0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
   0.15    0.82   clock uncertainty
   0.00    0.82   clock reconvergence pessimism
  -0.01    0.81   library hold time
           0.81   data required time
---------------------------------------------------------
           0.81   data required time
          -0.95   data arrival time
---------------------------------------------------------
           0.14   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.6648

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.6653

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
4.9567

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
6.8933

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
139.070349

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-04   9.86e-06   9.50e-08   1.17e-04  57.7%
Combinational          3.73e-05   4.10e-05   1.20e-07   7.84e-05  38.8%
Clock                  1.86e-06   3.95e-06   7.05e-09   5.81e-06   2.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    6.86e-07   6.73e-07   2.80e-08   1.39e-06   0.7%
----------------------------------------------------------------
Total                  1.47e-04   5.55e-05   2.50e-07   2.02e-04 100.0%
                          72.5%      27.4%       0.1%
