#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|
#T_RL=webanno.custom.Diy_coref_re|BT_webanno.custom.Diy_coref


#Text=[0091] When the measured output power falls below the threshold, contactor control circuit 136 is commanded to open contactors 26 (Step 210).
1-1	0-1	[	_	_	
1-2	1-5	0091	_	_	
1-3	5-6	]	_	_	
1-4	7-11	When	_	_	
1-5	12-15	the	_	_	
1-6	16-24	measured	_	_	
1-7	25-31	output	_	_	
1-8	32-37	power	_	_	
1-9	38-43	falls	_	_	
1-10	44-49	below	_	_	
1-11	50-53	the	_	_	
1-12	54-63	threshold	_	_	
1-13	63-64	,	_	_	
1-14	65-74	contactor	_	_	
1-15	75-82	control	_	_	
1-16	83-90	circuit	_	_	
1-17	91-94	136	_	_	
1-18	95-97	is	_	_	
1-19	98-107	commanded	_	_	
1-20	108-110	to	_	_	
1-21	111-115	open	_	_	
1-22	116-126	contactors	_	_	
1-23	127-129	26	_	_	
1-24	130-131	(	_	_	
1-25	131-135	Step	_	_	
1-26	136-139	210	_	_	
1-27	139-140	)	_	_	
1-28	140-141	.	_	_	

#Text=Contactor control circuit 136 initiates contactor opening by asserting its contactor control signal(s) to effect opening of contactors 26 and then begins an open-verification monitoring loop similar to that used for verifying contactor closure (Step 212).
2-1	142-151	Contactor	_	_	
2-2	152-159	control	_	_	
2-3	160-167	circuit	_	_	
2-4	168-171	136	_	_	
2-5	172-181	initiates	_	_	
2-6	182-191	contactor	_	_	
2-7	192-199	opening	_	_	
2-8	200-202	by	_	_	
2-9	203-212	asserting	_	_	
2-10	213-216	its	_	_	
2-11	217-226	contactor	_	_	
2-12	227-234	control	_	_	
2-13	235-241	signal	_	_	
2-14	241-242	(	_	_	
2-15	242-243	s	_	_	
2-16	243-244	)	_	_	
2-17	245-247	to	_	_	
2-18	248-254	effect	_	_	
2-19	255-262	opening	_	_	
2-20	263-265	of	_	_	
2-21	266-276	contactors	_	_	
2-22	277-279	26	_	_	
2-23	280-283	and	_	_	
2-24	284-288	then	_	_	
2-25	289-295	begins	_	_	
2-26	296-298	an	_	_	
2-27	299-316	open-verification	_	_	
2-28	317-327	monitoring	_	_	
2-29	328-332	loop	_	_	
2-30	333-340	similar	_	_	
2-31	341-343	to	_	_	
2-32	344-348	that	_	_	
2-33	349-353	used	_	_	
2-34	354-357	for	_	_	
2-35	358-367	verifying	_	_	
2-36	368-377	contactor	_	_	
2-37	378-385	closure	_	_	
2-38	386-387	(	_	_	
2-39	387-391	Step	_	_	
2-40	392-395	212	_	_	
2-41	395-396	)	_	_	
2-42	396-397	.	_	_	

#Text=Before contactor opening is verified, regulator circuit 16 continues its regulation of the inverter's output power (Step 214).
3-1	398-404	Before	_	_	
3-2	405-414	contactor	_	_	
3-3	415-422	opening	_	_	
3-4	423-425	is	_	_	
3-5	426-434	verified	_	_	
3-6	434-435	,	_	_	
3-7	436-445	regulator	_	_	
3-8	446-453	circuit	_	_	
3-9	454-456	16	_	_	
3-10	457-466	continues	_	_	
3-11	467-470	its	_	_	
3-12	471-481	regulation	_	_	
3-13	482-484	of	_	_	
3-14	485-488	the	_	_	
3-15	489-499	inverter's	_	_	
3-16	500-506	output	_	_	
3-17	507-512	power	_	_	
3-18	513-514	(	_	_	
3-19	514-518	Step	_	_	
3-20	519-522	214	_	_	
3-21	522-523	)	_	_	
3-22	523-524	.	_	_	

#Text=Verification of the open condition can be based on monitoring current flow, inferred from expiration of a contactor actuation timer as explained before, based on detecting contactor armature movement, or essentially any other means of direct or inferential contactor status sensing.
4-1	525-537	Verification	_	_	
4-2	538-540	of	_	_	
4-3	541-544	the	_	_	
4-4	545-549	open	_	_	
4-5	550-559	condition	_	_	
4-6	560-563	can	_	_	
4-7	564-566	be	_	_	
4-8	567-572	based	_	_	
4-9	573-575	on	_	_	
4-10	576-586	monitoring	_	_	
4-11	587-594	current	_	_	
4-12	595-599	flow	_	_	
4-13	599-600	,	_	_	
4-14	601-609	inferred	_	_	
4-15	610-614	from	_	_	
4-16	615-625	expiration	_	_	
4-17	626-628	of	_	_	
4-18	629-630	a	_	_	
4-19	631-640	contactor	_	_	
4-20	641-650	actuation	_	_	
4-21	651-656	timer	_	_	
4-22	657-659	as	_	_	
4-23	660-669	explained	_	_	
4-24	670-676	before	_	_	
4-25	676-677	,	_	_	
4-26	678-683	based	_	_	
4-27	684-686	on	_	_	
4-28	687-696	detecting	_	_	
4-29	697-706	contactor	_	_	
4-30	707-715	armature	_	_	
4-31	716-724	movement	_	_	
4-32	724-725	,	_	_	
4-33	726-728	or	_	_	
4-34	729-740	essentially	_	_	
4-35	741-744	any	_	_	
4-36	745-750	other	_	_	
4-37	751-756	means	_	_	
4-38	757-759	of	_	_	
4-39	760-766	direct	_	_	
4-40	767-769	or	_	_	
4-41	770-781	inferential	_	_	
4-42	782-791	contactor	_	_	
4-43	792-798	status	_	_	
4-44	799-806	sensing	_	_	
4-45	806-807	.	_	_	

#Text=Note that if current flow verification is used, averaging and thresholding operations similar to those used for closure verification can be used.
#Text=[0092] Once opening is verified, contactor control circuit 136 changes the state of its verified contactor status signal to indicate that the contactors 26 are open, or otherwise provides a logical indication of the verified open status.
5-1	808-812	Note	_	_	
5-2	813-817	that	_	_	
5-3	818-820	if	_	_	
5-4	821-828	current	_	_	
5-5	829-833	flow	_	_	
5-6	834-846	verification	_	_	
5-7	847-849	is	_	_	
5-8	850-854	used	_	_	
5-9	854-855	,	_	_	
5-10	856-865	averaging	_	_	
5-11	866-869	and	_	_	
5-12	870-882	thresholding	_	_	
5-13	883-893	operations	_	_	
5-14	894-901	similar	_	_	
5-15	902-904	to	_	_	
5-16	905-910	those	_	_	
5-17	911-915	used	_	_	
5-18	916-919	for	_	_	
5-19	920-927	closure	_	_	
5-20	928-940	verification	_	_	
5-21	941-944	can	_	_	
5-22	945-947	be	_	_	
5-23	948-952	used	_	_	
5-24	952-953	.	_	_	
5-25	954-955	[	_	_	
5-26	955-959	0092	_	_	
5-27	959-960	]	_	_	
5-28	961-965	Once	_	_	
5-29	966-973	opening	_	_	
5-30	974-976	is	_	_	
5-31	977-985	verified	_	_	
5-32	985-986	,	_	_	
5-33	987-996	contactor	_	_	
5-34	997-1004	control	_	_	
5-35	1005-1012	circuit	_	_	
5-36	1013-1016	136	_	_	
5-37	1017-1024	changes	_	_	
5-38	1025-1028	the	_	_	
5-39	1029-1034	state	_	_	
5-40	1035-1037	of	_	_	
5-41	1038-1041	its	_	_	
5-42	1042-1050	verified	_	_	
5-43	1051-1060	contactor	_	_	
5-44	1061-1067	status	_	_	
5-45	1068-1074	signal	_	_	
5-46	1075-1077	to	_	_	
5-47	1078-1086	indicate	_	_	
5-48	1087-1091	that	_	_	
5-49	1092-1095	the	_	_	
5-50	1096-1106	contactors	_	_	
5-51	1107-1109	26	_	_	
5-52	1110-1113	are	_	_	
5-53	1114-1118	open	_	_	
5-54	1118-1119	,	_	_	
5-55	1120-1122	or	_	_	
5-56	1123-1132	otherwise	_	_	
5-57	1133-1141	provides	_	_	
5-58	1142-1143	a	_	_	
5-59	1144-1151	logical	_	_	
5-60	1152-1162	indication	_	_	
5-61	1163-1165	of	_	_	
5-62	1166-1169	the	_	_	
5-63	1170-1178	verified	_	_	
5-64	1179-1183	open	_	_	
5-65	1184-1190	status	_	_	
5-66	1190-1191	.	_	_	

#Text=In response to the open status verification, inverter control reverts to the Idle mode of operation wherein the inverter's output is shut down or otherwise disabled.
#Text=[0093] Thus, control circuit 14 implements an exemplary disconnection control scheme to control the transition of inverter 10 from Grid Parallel mode to Idle mode wherein the regulator circuit 16 is controlled such that it ramps down the real and reactive output powers of inverter 10 to a low power threshold (e.g., zero) in a controlled fashion and then opens contactors 26.
6-1	1192-1194	In	_	_	
6-2	1195-1203	response	_	_	
6-3	1204-1206	to	_	_	
6-4	1207-1210	the	_	_	
6-5	1211-1215	open	_	_	
6-6	1216-1222	status	_	_	
6-7	1223-1235	verification	_	_	
6-8	1235-1236	,	_	_	
6-9	1237-1245	inverter	_	_	
6-10	1246-1253	control	_	_	
6-11	1254-1261	reverts	_	_	
6-12	1262-1264	to	_	_	
6-13	1265-1268	the	_	_	
6-14	1269-1273	Idle	_	_	
6-15	1274-1278	mode	_	_	
6-16	1279-1281	of	_	_	
6-17	1282-1291	operation	_	_	
6-18	1292-1299	wherein	_	_	
6-19	1300-1303	the	_	_	
6-20	1304-1314	inverter's	_	_	
6-21	1315-1321	output	_	_	
6-22	1322-1324	is	_	_	
6-23	1325-1329	shut	_	_	
6-24	1330-1334	down	_	_	
6-25	1335-1337	or	_	_	
6-26	1338-1347	otherwise	_	_	
6-27	1348-1356	disabled	_	_	
6-28	1356-1357	.	_	_	
6-29	1358-1359	[	*[1]	7-2[2_1]	
6-30	1359-1363	0093	*[1]	_	
6-31	1363-1364	]	*[1]	_	
6-32	1365-1369	Thus	*[1]	_	
6-33	1369-1370	,	*[1]	_	
6-34	1371-1378	control	*[1]	_	
6-35	1379-1386	circuit	*[1]	_	
6-36	1387-1389	14	*[1]	_	
6-37	1390-1400	implements	*[1]	_	
6-38	1401-1403	an	*[1]	_	
6-39	1404-1413	exemplary	*[1]	_	
6-40	1414-1427	disconnection	*[1]	_	
6-41	1428-1435	control	*[1]	_	
6-42	1436-1442	scheme	*[1]	_	
6-43	1443-1445	to	*[1]	_	
6-44	1446-1453	control	*[1]	_	
6-45	1454-1457	the	*[1]	_	
6-46	1458-1468	transition	*[1]	_	
6-47	1469-1471	of	*[1]	_	
6-48	1472-1480	inverter	*[1]	_	
6-49	1481-1483	10	*[1]	_	
6-50	1484-1488	from	*[1]	_	
6-51	1489-1493	Grid	*[1]	_	
6-52	1494-1502	Parallel	*[1]	_	
6-53	1503-1507	mode	*[1]	_	
6-54	1508-1510	to	*[1]	_	
6-55	1511-1515	Idle	*[1]	_	
6-56	1516-1520	mode	*[1]	_	
6-57	1521-1528	wherein	*[1]	_	
6-58	1529-1532	the	*[1]	_	
6-59	1533-1542	regulator	*[1]	_	
6-60	1543-1550	circuit	*[1]	_	
6-61	1551-1553	16	*[1]	_	
6-62	1554-1556	is	*[1]	_	
6-63	1557-1567	controlled	*[1]	_	
6-64	1568-1572	such	*[1]	_	
6-65	1573-1577	that	*[1]	_	
6-66	1578-1580	it	*[1]	_	
6-67	1581-1586	ramps	*[1]	_	
6-68	1587-1591	down	*[1]	_	
6-69	1592-1595	the	*[1]	_	
6-70	1596-1600	real	*[1]	_	
6-71	1601-1604	and	*[1]	_	
6-72	1605-1613	reactive	*[1]	_	
6-73	1614-1620	output	*[1]	_	
6-74	1621-1627	powers	*[1]	_	
6-75	1628-1630	of	*[1]	_	
6-76	1631-1639	inverter	*[1]	_	
6-77	1640-1642	10	*[1]	_	
6-78	1643-1645	to	*[1]	_	
6-79	1646-1647	a	*[1]	_	
6-80	1648-1651	low	*[1]	_	
6-81	1652-1657	power	*[1]	_	
6-82	1658-1667	threshold	*[1]	_	
6-83	1668-1669	(	*[1]	_	
6-84	1669-1672	e.g	*[1]	_	
6-85	1672-1673	.	*[1]	_	
6-86	1673-1674	,	*[1]	_	
6-87	1675-1679	zero	*[1]	_	
6-88	1679-1680	)	*[1]	_	
6-89	1681-1683	in	*[1]	_	
6-90	1684-1685	a	*[1]	_	
6-91	1686-1696	controlled	*[1]	_	
6-92	1697-1704	fashion	*[1]	_	
6-93	1705-1708	and	*[1]	_	
6-94	1709-1713	then	*[1]	_	
6-95	1714-1719	opens	*[1]	_	
6-96	1720-1730	contactors	*[1]	_	
6-97	1731-1733	26	*[1]	_	
6-98	1733-1734	.	*[1]	_	

#Text=With this method, the inverter power and current are brought to zero in a controlled fashion as part of the disconnection process, and regulator circuit 16 continues its output power regulation during ramp down until the contactors 26 are verified as open.
#Text=[0094] FIG. 12 illustrates that instead of transitioning to Idle mode from the Grid Parallel mode, inverter 10 can transition from Grid Parallel mode to Stand Alone mode, wherein it maintains its output voltage based on internally referenced control values.
7-1	1735-1739	With	_	_	
7-2	1740-1744	this	*[2]	_	
7-3	1745-1751	method	*[2]	_	
7-4	1751-1752	,	_	_	
7-5	1753-1756	the	_	_	
7-6	1757-1765	inverter	_	_	
7-7	1766-1771	power	_	_	
7-8	1772-1775	and	_	_	
7-9	1776-1783	current	_	_	
7-10	1784-1787	are	_	_	
7-11	1788-1795	brought	_	_	
7-12	1796-1798	to	_	_	
7-13	1799-1803	zero	_	_	
7-14	1804-1806	in	_	_	
7-15	1807-1808	a	_	_	
7-16	1809-1819	controlled	_	_	
7-17	1820-1827	fashion	_	_	
7-18	1828-1830	as	_	_	
7-19	1831-1835	part	_	_	
7-20	1836-1838	of	_	_	
7-21	1839-1842	the	_	_	
7-22	1843-1856	disconnection	_	_	
7-23	1857-1864	process	_	_	
7-24	1864-1865	,	_	_	
7-25	1866-1869	and	_	_	
7-26	1870-1879	regulator	_	_	
7-27	1880-1887	circuit	_	_	
7-28	1888-1890	16	_	_	
7-29	1891-1900	continues	_	_	
7-30	1901-1904	its	_	_	
7-31	1905-1911	output	_	_	
7-32	1912-1917	power	_	_	
7-33	1918-1928	regulation	_	_	
7-34	1929-1935	during	_	_	
7-35	1936-1940	ramp	_	_	
7-36	1941-1945	down	_	_	
7-37	1946-1951	until	_	_	
7-38	1952-1955	the	_	_	
7-39	1956-1966	contactors	_	_	
7-40	1967-1969	26	_	_	
7-41	1970-1973	are	_	_	
7-42	1974-1982	verified	_	_	
7-43	1983-1985	as	_	_	
7-44	1986-1990	open	_	_	
7-45	1990-1991	.	_	_	
7-46	1992-1993	[	_	_	
7-47	1993-1997	0094	_	_	
7-48	1997-1998	]	_	_	
7-49	1999-2002	FIG	_	_	
7-50	2002-2003	.	_	_	
7-51	2004-2006	12	_	_	
7-52	2007-2018	illustrates	_	_	
7-53	2019-2023	that	_	_	
7-54	2024-2031	instead	_	_	
7-55	2032-2034	of	_	_	
7-56	2035-2048	transitioning	_	_	
7-57	2049-2051	to	_	_	
7-58	2052-2056	Idle	_	_	
7-59	2057-2061	mode	_	_	
7-60	2062-2066	from	_	_	
7-61	2067-2070	the	_	_	
7-62	2071-2075	Grid	_	_	
7-63	2076-2084	Parallel	_	_	
7-64	2085-2089	mode	_	_	
7-65	2089-2090	,	_	_	
7-66	2091-2099	inverter	_	_	
7-67	2100-2102	10	_	_	
7-68	2103-2106	can	_	_	
7-69	2107-2117	transition	_	_	
7-70	2118-2122	from	_	_	
7-71	2123-2127	Grid	_	_	
7-72	2128-2136	Parallel	_	_	
7-73	2137-2141	mode	_	_	
7-74	2142-2144	to	_	_	
7-75	2145-2150	Stand	_	_	
7-76	2151-2156	Alone	_	_	
7-77	2157-2161	mode	_	_	
7-78	2161-2162	,	_	_	
7-79	2163-2170	wherein	_	_	
7-80	2171-2173	it	_	_	
7-81	2174-2183	maintains	_	_	
7-82	2184-2187	its	_	_	
7-83	2188-2194	output	_	_	
7-84	2195-2202	voltage	_	_	
7-85	2203-2208	based	_	_	
7-86	2209-2211	on	_	_	
7-87	2212-2222	internally	_	_	
7-88	2223-2233	referenced	_	_	
7-89	2234-2241	control	_	_	
7-90	2242-2248	values	_	_	
7-91	2248-2249	.	_	_	

#Text=Such a transition can be triggered responsive to a number of initiating events, such as user command input, detection of grid failure or abnormal grid conditions, or detection of an island condition (Step 220).
8-1	2250-2254	Such	_	_	
8-2	2255-2256	a	_	_	
8-3	2257-2267	transition	_	_	
8-4	2268-2271	can	_	_	
8-5	2272-2274	be	_	_	
8-6	2275-2284	triggered	_	_	
8-7	2285-2295	responsive	_	_	
8-8	2296-2298	to	_	_	
8-9	2299-2300	a	_	_	
8-10	2301-2307	number	_	_	
8-11	2308-2310	of	_	_	
8-12	2311-2321	initiating	_	_	
8-13	2322-2328	events	_	_	
8-14	2328-2329	,	_	_	
8-15	2330-2334	such	_	_	
8-16	2335-2337	as	_	_	
8-17	2338-2342	user	_	_	
8-18	2343-2350	command	_	_	
8-19	2351-2356	input	_	_	
8-20	2356-2357	,	_	_	
8-21	2358-2367	detection	_	_	
8-22	2368-2370	of	_	_	
8-23	2371-2375	grid	_	_	
8-24	2376-2383	failure	_	_	
8-25	2384-2386	or	_	_	
8-26	2387-2395	abnormal	_	_	
8-27	2396-2400	grid	_	_	
8-28	2401-2411	conditions	_	_	
8-29	2411-2412	,	_	_	
8-30	2413-2415	or	_	_	
8-31	2416-2425	detection	_	_	
8-32	2426-2428	of	_	_	
8-33	2429-2431	an	_	_	
8-34	2432-2438	island	_	_	
8-35	2439-2448	condition	_	_	
8-36	2449-2450	(	_	_	
8-37	2450-2454	Step	_	_	
8-38	2455-2458	220	_	_	
8-39	2458-2459	)	_	_	
8-40	2459-2460	.	_	_	

#Text=If a triggering event or condition is detected, processing logic commands contactors 26 to open and thereby disconnect inverter 10 from grid 24 (Step 222).
9-1	2461-2463	If	_	_	
9-2	2464-2465	a	_	_	
9-3	2466-2476	triggering	_	_	
9-4	2477-2482	event	_	_	
9-5	2483-2485	or	_	_	
9-6	2486-2495	condition	_	_	
9-7	2496-2498	is	_	_	
9-8	2499-2507	detected	_	_	
9-9	2507-2508	,	_	_	
9-10	2509-2519	processing	_	_	
9-11	2520-2525	logic	_	_	
9-12	2526-2534	commands	_	_	
9-13	2535-2545	contactors	_	_	
9-14	2546-2548	26	_	_	
9-15	2549-2551	to	_	_	
9-16	2552-2556	open	_	_	
9-17	2557-2560	and	_	_	
9-18	2561-2568	thereby	_	_	
9-19	2569-2579	disconnect	_	_	
9-20	2580-2588	inverter	_	_	
9-21	2589-2591	10	_	_	
9-22	2592-2596	from	_	_	
9-23	2597-2601	grid	_	_	
9-24	2602-2604	24	_	_	
9-25	2605-2606	(	_	_	
9-26	2606-2610	Step	_	_	
9-27	2611-2614	222	_	_	
9-28	2614-2615	)	_	_	
9-29	2615-2616	.	_	_	

#Text=Assuming that contactor opening is verified, switchover to Stand Alone mode is effected by switching the PLL's Voltage Controlled Oscillator (VCO) from being grid-referenced to being free running at 60 Hz, or any other desired frequency, e.g., 50 Hz, that is consistent with the inverter's load requirements (Step 224).
10-1	2617-2625	Assuming	_	_	
10-2	2626-2630	that	_	_	
10-3	2631-2640	contactor	_	_	
10-4	2641-2648	opening	_	_	
10-5	2649-2651	is	_	_	
10-6	2652-2660	verified	_	_	
10-7	2660-2661	,	_	_	
10-8	2662-2672	switchover	_	_	
10-9	2673-2675	to	_	_	
10-10	2676-2681	Stand	_	_	
10-11	2682-2687	Alone	_	_	
10-12	2688-2692	mode	_	_	
10-13	2693-2695	is	_	_	
10-14	2696-2704	effected	_	_	
10-15	2705-2707	by	_	_	
10-16	2708-2717	switching	_	_	
10-17	2718-2721	the	_	_	
10-18	2722-2727	PLL's	_	_	
10-19	2728-2735	Voltage	_	_	
10-20	2736-2746	Controlled	_	_	
10-21	2747-2757	Oscillator	_	_	
10-22	2758-2759	(	_	_	
10-23	2759-2762	VCO	_	_	
10-24	2762-2763	)	_	_	
10-25	2764-2768	from	_	_	
10-26	2769-2774	being	_	_	
10-27	2775-2790	grid-referenced	_	_	
10-28	2791-2793	to	_	_	
10-29	2794-2799	being	_	_	
10-30	2800-2804	free	_	_	
10-31	2805-2812	running	_	_	
10-32	2813-2815	at	_	_	
10-33	2816-2818	60	_	_	
10-34	2819-2821	Hz	_	_	
10-35	2821-2822	,	_	_	
10-36	2823-2825	or	_	_	
10-37	2826-2829	any	_	_	
10-38	2830-2835	other	_	_	
10-39	2836-2843	desired	_	_	
10-40	2844-2853	frequency	_	_	
10-41	2853-2854	,	_	_	
10-42	2855-2858	e.g	_	_	
10-43	2858-2859	.	_	_	
10-44	2859-2860	,	_	_	
10-45	2861-2863	50	_	_	
10-46	2864-2866	Hz	_	_	
10-47	2866-2867	,	_	_	
10-48	2868-2872	that	_	_	
10-49	2873-2875	is	_	_	
10-50	2876-2886	consistent	_	_	
10-51	2887-2891	with	_	_	
10-52	2892-2895	the	_	_	
10-53	2896-2906	inverter's	_	_	
10-54	2907-2911	load	_	_	
10-55	2912-2924	requirements	_	_	
10-56	2925-2926	(	_	_	
10-57	2926-2930	Step	_	_	
10-58	2931-2934	224	_	_	
10-59	2934-2935	)	_	_	
10-60	2935-2936	.	_	_	

#Text=Further, the inverter's regulation control is switched from the current/power regulation control of regulator 16, to the voltage regulation control of voltage control circuit 132, wherein the inverter's output is regulated substantially to maintain a desired V.sub.OUT (Step 226).
#Text=[0095] That is, in Stand Alone mode, voltage control circuit 132 controls the output voltage of inverter 10 according to internally generated values V.sub.XDESIRED and V.sub.YDESIRED that represent the desired output voltage of inverter 10 and these values are substituted for the V.sub.XGRID and V.sub.YGRID values that are input to summing circuits 140 during Synchronization and Grid Parallel modes of operation.
11-1	2937-2944	Further	_	_	
11-2	2944-2945	,	_	_	
11-3	2946-2949	the	_	_	
11-4	2950-2960	inverter's	_	_	
11-5	2961-2971	regulation	_	_	
11-6	2972-2979	control	_	_	
11-7	2980-2982	is	_	_	
11-8	2983-2991	switched	_	_	
11-9	2992-2996	from	_	_	
11-10	2997-3000	the	_	_	
11-11	3001-3008	current	_	_	
11-12	3008-3009	/	_	_	
11-13	3009-3014	power	_	_	
11-14	3015-3025	regulation	_	_	
11-15	3026-3033	control	_	_	
11-16	3034-3036	of	_	_	
11-17	3037-3046	regulator	_	_	
11-18	3047-3049	16	_	_	
11-19	3049-3050	,	_	_	
11-20	3051-3053	to	_	_	
11-21	3054-3057	the	_	_	
11-22	3058-3065	voltage	_	_	
11-23	3066-3076	regulation	_	_	
11-24	3077-3084	control	_	_	
11-25	3085-3087	of	_	_	
11-26	3088-3095	voltage	_	_	
11-27	3096-3103	control	_	_	
11-28	3104-3111	circuit	_	_	
11-29	3112-3115	132	_	_	
11-30	3115-3116	,	_	_	
11-31	3117-3124	wherein	_	_	
11-32	3125-3128	the	_	_	
11-33	3129-3139	inverter's	_	_	
11-34	3140-3146	output	_	_	
11-35	3147-3149	is	_	_	
11-36	3150-3159	regulated	_	_	
11-37	3160-3173	substantially	_	_	
11-38	3174-3176	to	_	_	
11-39	3177-3185	maintain	_	_	
11-40	3186-3187	a	_	_	
11-41	3188-3195	desired	_	_	
11-42	3196-3205	V.sub.OUT	_	_	
11-43	3206-3207	(	_	_	
11-44	3207-3211	Step	_	_	
11-45	3212-3215	226	_	_	
11-46	3215-3216	)	_	_	
11-47	3216-3217	.	_	_	
11-48	3218-3219	[	_	_	
11-49	3219-3223	0095	_	_	
11-50	3223-3224	]	_	_	
11-51	3225-3229	That	_	_	
11-52	3230-3232	is	_	_	
11-53	3232-3233	,	_	_	
11-54	3234-3236	in	_	_	
11-55	3237-3242	Stand	_	_	
11-56	3243-3248	Alone	_	_	
11-57	3249-3253	mode	_	_	
11-58	3253-3254	,	_	_	
11-59	3255-3262	voltage	_	_	
11-60	3263-3270	control	_	_	
11-61	3271-3278	circuit	_	_	
11-62	3279-3282	132	_	_	
11-63	3283-3291	controls	_	_	
11-64	3292-3295	the	_	_	
11-65	3296-3302	output	_	_	
11-66	3303-3310	voltage	_	_	
11-67	3311-3313	of	_	_	
11-68	3314-3322	inverter	_	_	
11-69	3323-3325	10	_	_	
11-70	3326-3335	according	_	_	
11-71	3336-3338	to	_	_	
11-72	3339-3349	internally	_	_	
11-73	3350-3359	generated	_	_	
11-74	3360-3366	values	_	_	
11-75	3367-3381	V.sub.XDESIRED	_	_	
11-76	3382-3385	and	_	_	
11-77	3386-3400	V.sub.YDESIRED	_	_	
11-78	3401-3405	that	_	_	
11-79	3406-3415	represent	_	_	
11-80	3416-3419	the	_	_	
11-81	3420-3427	desired	_	_	
11-82	3428-3434	output	_	_	
11-83	3435-3442	voltage	_	_	
11-84	3443-3445	of	_	_	
11-85	3446-3454	inverter	_	_	
11-86	3455-3457	10	_	_	
11-87	3458-3461	and	_	_	
11-88	3462-3467	these	_	_	
11-89	3468-3474	values	_	_	
11-90	3475-3478	are	_	_	
11-91	3479-3490	substituted	_	_	
11-92	3491-3494	for	_	_	
11-93	3495-3498	the	_	_	
11-94	3499-3510	V.sub.XGRID	_	_	
11-95	3511-3514	and	_	_	
11-96	3515-3526	V.sub.YGRID	_	_	
11-97	3527-3533	values	_	_	
11-98	3534-3538	that	_	_	
11-99	3539-3542	are	_	_	
11-100	3543-3548	input	_	_	
11-101	3549-3551	to	_	_	
11-102	3552-3559	summing	_	_	
11-103	3560-3568	circuits	_	_	
11-104	3569-3572	140	_	_	
11-105	3573-3579	during	_	_	
11-106	3580-3595	Synchronization	_	_	
11-107	3596-3599	and	_	_	
11-108	3600-3604	Grid	_	_	
11-109	3605-3613	Parallel	_	_	
11-110	3614-3619	modes	_	_	
11-111	3620-3622	of	_	_	
11-112	3623-3632	operation	_	_	
11-113	3632-3633	.	_	_	

#Text=The desired values can be fixed to default values or can be configurable, and can be generated by the timing/mode control circuit 130, or by another control element in control circuit 14.
12-1	3634-3637	The	_	_	
12-2	3638-3645	desired	_	_	
12-3	3646-3652	values	_	_	
12-4	3653-3656	can	_	_	
12-5	3657-3659	be	_	_	
12-6	3660-3665	fixed	_	_	
12-7	3666-3668	to	_	_	
12-8	3669-3676	default	_	_	
12-9	3677-3683	values	_	_	
12-10	3684-3686	or	_	_	
12-11	3687-3690	can	_	_	
12-12	3691-3693	be	_	_	
12-13	3694-3706	configurable	_	_	
12-14	3706-3707	,	_	_	
12-15	3708-3711	and	_	_	
12-16	3712-3715	can	_	_	
12-17	3716-3718	be	_	_	
12-18	3719-3728	generated	_	_	
12-19	3729-3731	by	_	_	
12-20	3732-3735	the	_	_	
12-21	3736-3742	timing	_	_	
12-22	3742-3743	/	_	_	
12-23	3743-3747	mode	_	_	
12-24	3748-3755	control	_	_	
12-25	3756-3763	circuit	_	_	
12-26	3764-3767	130	_	_	
12-27	3767-3768	,	_	_	
12-28	3769-3771	or	_	_	
12-29	3772-3774	by	_	_	
12-30	3775-3782	another	_	_	
12-31	3783-3790	control	_	_	
12-32	3791-3798	element	_	_	
12-33	3799-3801	in	_	_	
12-34	3802-3809	control	_	_	
12-35	3810-3817	circuit	_	_	
12-36	3818-3820	14	_	_	
12-37	3820-3821	.	_	_	

#Text=In an exemplary embodiment, the desired voltage for Stand Alone mode is embodied as a stored value that is accessed as part of the computer program used to carry out the above processing logic.
13-1	3822-3824	In	_	_	
13-2	3825-3827	an	_	_	
13-3	3828-3837	exemplary	_	_	
13-4	3838-3848	embodiment	_	_	
13-5	3848-3849	,	_	_	
13-6	3850-3853	the	_	_	
13-7	3854-3861	desired	_	_	
13-8	3862-3869	voltage	_	_	
13-9	3870-3873	for	_	_	
13-10	3874-3879	Stand	_	_	
13-11	3880-3885	Alone	_	_	
13-12	3886-3890	mode	_	_	
13-13	3891-3893	is	_	_	
13-14	3894-3902	embodied	_	_	
13-15	3903-3905	as	_	_	
13-16	3906-3907	a	_	_	
13-17	3908-3914	stored	_	_	
13-18	3915-3920	value	_	_	
13-19	3921-3925	that	_	_	
13-20	3926-3928	is	_	_	
13-21	3929-3937	accessed	_	_	
13-22	3938-3940	as	_	_	
13-23	3941-3945	part	_	_	
13-24	3946-3948	of	_	_	
13-25	3949-3952	the	_	_	
13-26	3953-3961	computer	_	_	
13-27	3962-3969	program	_	_	
13-28	3970-3974	used	_	_	
13-29	3975-3977	to	_	_	
13-30	3978-3983	carry	_	_	
13-31	3984-3987	out	_	_	
13-32	3988-3991	the	_	_	
13-33	3992-3997	above	_	_	
13-34	3998-4008	processing	_	_	
13-35	4009-4014	logic	_	_	
13-36	4014-4015	.	_	_	
