# Proiects-Design-of-Two-Stage-op-amp
`Specification`
![image](https://github.com/Munazir1533/Proiects-Design-of-Two-Stage-op-amp/assets/93303360/d01bcb39-730e-4ff9-b7ee-bbac353dd555)

`Calculation`
`Specification for first stage`

Specification:

Gain(Av)=40

Rout=150 KÎ©

BW=25 MHz


Formula Used

BW(3dB freq)  = 1/(2Ï€.ğ‘…ğ‘œğ‘¢ğ‘¡.ğ¶ğ¿)		Av=gm.Rout

Rout= ro1 // ro2


CL=42.44 fF

gm/id=10  (Choose)

gm=0.266 mS

Id=26.6 Î¼A

gm/gds= 81.72   â€¦â€¦from chart	 id/w=13.6

gds=3.25 Î¼S				 W1=1.95 Î¼m

Ro1=307.21 KÎ©

Ro2=293.12 K Î©

gds2=3.41 Î¼S

(Id/gds)2=7.8 

(gm/id)2= 7.106 â€¦â€¦ from chart

(Id/w)2=7.312  â€¦â€¦ from chart

Vgs2=712.9 mV

W2= 3.63 Î¼m

`Stage one schematic`
![image](https://github.com/Munazir1533/Proiects-Design-of-Two-Stage-op-amp/assets/93303360/ee79a1d2-1eb3-496e-9462-dfaa7f0b339f)

`Calculation for Second stage`
Specs:

Av=40

Rout=93 KÎ©

Formula Used
Av=gm.Rout		Rout=Ro1 // Ro3 	gds=1/ğ‘Ÿğ‘œ
W=ğ‘–ğ‘‘/(ğ‘–ğ‘‘/ğ‘¤)

gm=0.43 mS

gm/id=12  		gm/gds=70.92		 Id/W=9.896

Id=35.8 Î¼A		gds=6.06 Î¼S		W1=3.61 Î¼m

Ro1=165 KÎ©	Ro3= 213.125 KÎ©

gds3= 4.69 Î¼S

(Id/gds)3=7.63

gm/id=6.315		Id/W=9.133

W3=3.91 Î¼m

`Schematics for Second Stage`

![image](https://github.com/Munazir1533/Proiects-Design-of-Two-Stage-op-amp/assets/93303360/5b85a4c4-dd28-4636-beb5-80d2e8fd501a)



`Schematic for Two stage op amp`
![image](https://github.com/Munazir1533/Proiects-Design-of-Two-Stage-op-amp/assets/93303360/f379b53e-01c3-46a5-8791-efe83a603c8b)

`capacitor Modelling`
![image](https://github.com/Munazir1533/Proiects-Design-of-Two-Stage-op-amp/assets/93303360/43a8fe77-a9e9-4ed1-9e84-d109298db5da)

C1=Capacitance at Node(Vout1)= Cgd4 + Cgd1 + { (Cgd6 + Cc)*(1+Av2)}

C1= 1.3 pF

C2=Capacitance at Node(Vout2)= CL + Cgd7 + { (Cgd6 + Cc)*(1 + 1/ğ´ğ‘£2)}

C2=73.52 fF

`Pole And Zero`

Dominant Pole 

Fp1 =1/(2ğœ‹.ğ‘…ğ‘œğ‘¢ğ‘¡1.ğ¶1)

Fp1= 1.2 MHz		where Rout1=97.25 KÎ©


Fp2= Beyond 1GHz


Sz=1/(ğ¶ğ‘(1/ğºğ‘š6  âˆ’ğ‘…ğ‘§))

Fz= -1.36GHz	           where Rz=12k, Gm2=2.95mS

`Frequency Compensation`

Cc=10 fF  (generally Cc=(0.3 â€“ 0.5)*CL)

Rz=12 KÎ©    (generally Rz=1â„ğºğ‘š2)

But we have taken 12 KÎ©  for achieving Phase Margin of 45Âº.

`Result`

![image](https://github.com/Munazir1533/Proiects-Design-of-Two-Stage-op-amp/assets/93303360/b6a21ed3-97dd-4de7-a209-4212e3f91450)

`Table of Parameters`
![image](https://github.com/Munazir1533/Proiects-Design-of-Two-Stage-op-amp/assets/93303360/ba3a8e8f-cc5d-4a08-a7f8-87b6be4f08a8)

`Outputs`
`Frequency Response`
![image](https://github.com/Munazir1533/Proiects-Design-of-Two-Stage-op-amp/assets/93303360/df662fc0-e394-438d-9124-0aee06de27d2)

`Transient Analysis`

![image](https://github.com/Munazir1533/Proiects-Design-of-Two-Stage-op-amp/assets/93303360/c3eaea7c-d236-40f2-ba8c-b5fb34c06f6d)









