# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab14_Task3.srcs/sources_1/new/Moore_FSM_ROM.v" \
"../../../../Lab14_Task3.srcs/sources_1/new/ROM.v" \
"../../../../Lab14_Task3.srcs/sim_1/new/Moore_FSM_ROM_Sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
