{"filename": "fusesoc-1.12.0-3-any.pkg.tar.zst", "name": "fusesoc", "base": "fusesoc", "version": "1.12.0-3", "desc": "Package manager and build abstraction tool for FPGA/ASIC development", "csize": "144881", "isize": "818470", "md5sum": "094f7f8597a4d1074670514b58d25ac3", "sha256sum": "ee9e528506e70f984d2f0c6e84837acda036f29612c0cbe0c117c66b8ca640ac", "pgpsig": "iQIzBAABCAAdFiEEtZcfLFwQqaCMYAMPeGxj8zDXy5IFAmQxDAcACgkQeGxj8zDXy5J97w/9Gl1OHLPQ49H0Ej0rx/apFGs4ECFRDG0M3bISzd3g4z0g74JfUN/700M2hMTaSHX5XDT1NDFoyGzyDnLPO079coviCeaYOuGkdw6RGA/trUrUX1fKJGKouhgD11eGQA0R6zfaR8ZqD51tAXPqhxf4DVI6c2E83LHS9lS2Nfx6oaOBFwpA6dddf5mBbgbDK/GC/1nBghmx+mRQ5FjrdEzPq2sIMZ+807d/LpgFqhhTRKZA6du31Rxmdh7gLpMvsbEWzF3czdsLGIB0arYXeiFvBX2/Ae4nCQ30MzCnOzlWt2AJDS9vgCVoj5cnphxCtJEa6wte3LppYXB97dP8lP5cnEjr87dfLyCn5QSyk9W/N5/gZNf1PrtZKiiu4UdjE5PBCZV0sDmEugrHl2wJy7ZPttunneMzFRFA0oacrLclGMqgNogpgVGm4CZC4YvXaDaRTEDYn34meBxtvyG2lyjAvhLFSsY5BBFilB3yg0cNyJBp0v8s1CtKG9DG9K90eMWrCGNyQf+8YU7UZoI7URiD4BWJ5lKaLxxE0N6mo869Qlp62xuGMbpiWlFZhLjyCFFVVi+d16Dv421i9NdLP+p/HUM5nZtdpQULF2BjeNacP3YInoaohekTIv68AG68lcYbP7R6xnBMgCQ8JnRxPk3+pIErmTcygiKbHPsZw3EuJRg=", "url": "https://github.com/olofk/fusesoc", "license": "BSD", "arch": "any", "builddate": "1680935927", "packager": "Felix Yan <felixonmars@archlinux.org>", "depends": ["python", "python-edalize", "python-ipyxact", "python-pyparsing", "python-yaml", "python-simplesat", "git"], "optdepends": ["svn: opencores provider", "iverilog: run simulation/testbenchs"], "makedepends": ["python-setuptools-scm"], "tokens": ["fusesoc", "fusesoc_x86_64", "fusesoc_testing", "fusesoc_x86_64_testing"]}