INFO-FLOW: Workspace /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline opened at Thu Oct 16 17:29:36 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /data/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.47 sec.
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.69 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 18.91 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 27.74 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 27.1 seconds. CPU system time: 0.67 seconds. Elapsed time: 27.74 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 748.262 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling activation_accelerator.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang activation_accelerator.cpp -foptimization-record-file=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.err.log 
Command         ap_eval done; 0.29 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top activation_accelerator -name=activation_accelerator 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.err.log 
Command         ap_eval done; 4.6 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag -fix-errors /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.45 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json -fix-errors /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.47 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.67 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 7.45 sec.
Execute           source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 7.98 sec.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 3.19 sec.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.err.log 
Command         ap_eval done; 3.41 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.89 seconds. CPU system time: 1.93 seconds. Elapsed time: 31.85 seconds; current allocated memory: 755.699 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -args  "/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc"  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -args /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -args /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.58 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 4.31 sec.
Execute         run_link_or_opt -opt -out /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -args /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 2.67 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.67 sec.
Execute         run_link_or_opt -out /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -args /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.32 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.32 sec.
Execute         run_link_or_opt -opt -out /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -args /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.21 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.21 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=activation_accelerator -mllvm -hls-db-dir -mllvm /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 7.41 sec.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_safe_softmax3(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1190:55)
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545:39)
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545:6)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_silu2(float const*, unsigned short*, int)' (activation_accelerator.cpp:434:44)
INFO: [HLS 214-291] Loop 'normalize_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:814:9)
INFO: [HLS 214-291] Loop 'var_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:788:9)
INFO: [HLS 214-291] Loop 'sum_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:752:9)
INFO: [HLS 214-291] Loop 'normalize_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:581:9)
INFO: [HLS 214-291] Loop 'sum_sq_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:555:9)
INFO: [HLS 214-291] Loop 'silu_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:429:9)
INFO: [HLS 214-291] Loop 'gelu_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:878:9)
INFO: [HLS 214-291] Loop 'multiply_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1254:9)
INFO: [HLS 214-291] Loop 'load_blk_max' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1144:25)
INFO: [HLS 214-291] Loop 'reduce_blk_max' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1153:25)
INFO: [HLS 214-291] Loop 'exp_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1187:25)
INFO: [HLS 214-291] Loop 'bucket_add' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1195:25)
INFO: [HLS 214-291] Loop 'normalize_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:1215:25)
INFO: [HLS 214-291] Loop 'add_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:914:9)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner' (activation_accelerator.cpp:814:9) in function 'float_layer_norm3' completely with a factor of 32 (activation_accelerator.cpp:729:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_partial_var' (activation_accelerator.cpp:801:5) in function 'float_layer_norm3' completely with a factor of 32 (activation_accelerator.cpp:729:0)
INFO: [HLS 214-186] Unrolling loop 'var_inner' (activation_accelerator.cpp:788:9) in function 'float_layer_norm3' completely with a factor of 32 (activation_accelerator.cpp:729:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_var' (activation_accelerator.cpp:778:5) in function 'float_layer_norm3' completely with a factor of 32 (activation_accelerator.cpp:729:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_partial_sum' (activation_accelerator.cpp:764:5) in function 'float_layer_norm3' completely with a factor of 32 (activation_accelerator.cpp:729:0)
INFO: [HLS 214-186] Unrolling loop 'sum_inner' (activation_accelerator.cpp:752:9) in function 'float_layer_norm3' completely with a factor of 32 (activation_accelerator.cpp:729:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_sum' (activation_accelerator.cpp:742:5) in function 'float_layer_norm3' completely with a factor of 32 (activation_accelerator.cpp:729:0)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner' (activation_accelerator.cpp:581:9) in function 'float_rms_norm3' completely with a factor of 32 (activation_accelerator.cpp:532:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_partial_sum_sq' (activation_accelerator.cpp:567:5) in function 'float_rms_norm3' completely with a factor of 32 (activation_accelerator.cpp:532:0)
INFO: [HLS 214-186] Unrolling loop 'sum_sq_inner' (activation_accelerator.cpp:555:9) in function 'float_rms_norm3' completely with a factor of 32 (activation_accelerator.cpp:532:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_sum_sq' (activation_accelerator.cpp:545:5) in function 'float_rms_norm3' completely with a factor of 32 (activation_accelerator.cpp:532:0)
INFO: [HLS 214-186] Unrolling loop 'silu_inner' (activation_accelerator.cpp:429:9) in function 'float_silu2' completely with a factor of 32 (activation_accelerator.cpp:420:0)
INFO: [HLS 214-186] Unrolling loop 'gelu_inner' (activation_accelerator.cpp:878:9) in function 'float_gelu2' completely with a factor of 32 (activation_accelerator.cpp:864:0)
INFO: [HLS 214-186] Unrolling loop 'multiply_inner' (activation_accelerator.cpp:1254:9) in function 'float_Multiply2' completely with a factor of 32 (activation_accelerator.cpp:1245:0)
WARNING: [HLS 214-327] Dependence pragma in loop 'row_unroll_loop' (activation_accelerator.cpp:1117:13) is removed because the loop is unrolled completely (activation_accelerator.cpp:1129:9)
INFO: [HLS 214-186] Unrolling loop 'row_unroll_loop' (activation_accelerator.cpp:1117:13) in function 'float_safe_softmax3' completely with a factor of 2 (activation_accelerator.cpp:1090:0)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner' (activation_accelerator.cpp:1215:25) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1090:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_partial' (activation_accelerator.cpp:1205:21) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1090:0)
INFO: [HLS 214-186] Unrolling loop 'exp_inner' (activation_accelerator.cpp:1187:25) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1090:0)
INFO: [HLS 214-186] Unrolling loop 'bucket_add' (activation_accelerator.cpp:1195:25) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1090:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial' (activation_accelerator.cpp:1175:21) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1090:0)
INFO: [HLS 214-186] Unrolling loop 'final_reduce_max' (activation_accelerator.cpp:1166:21) in function 'float_safe_softmax3' completely with a factor of 31 (activation_accelerator.cpp:1090:0)
INFO: [HLS 214-186] Unrolling loop 'load_blk_max' (activation_accelerator.cpp:1144:25) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1090:0)
INFO: [HLS 214-186] Unrolling loop 'reduce_blk_max' (activation_accelerator.cpp:1153:25) in function 'float_safe_softmax3' completely with a factor of 31 (activation_accelerator.cpp:1090:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_max' (activation_accelerator.cpp:1132:21) in function 'float_safe_softmax3' completely with a factor of 32 (activation_accelerator.cpp:1090:0)
INFO: [HLS 214-186] Unrolling loop 'add_inner' (activation_accelerator.cpp:914:9) in function 'float_add2' completely with a factor of 32 (activation_accelerator.cpp:905:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.33.36.47.54.60.68.74.82.88.96.102.110)' into 'fp_struct<float>::to_float() const (.117.124.132.140.148.156.164.172.180.188)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.117.124.132.140.148.156.164.172.180.188)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.33.36.47.54.60.68.74.82.88.96.102.110)' into 'fp_struct<float>::to_int() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'hls::fmax(float, float)' into 'hls::fmaxf(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_fpclassify<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fpclassify.h:37:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.33.36.47.54.60.68.74.82.88.96.102.110)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'int generic_fpclassify<float>(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float erf_approx::generic_erf<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'Q_rsqrt(float)' into 'float_gelu2(float const*, unsigned short*, int)' (activation_accelerator.cpp:864:0)
INFO: [HLS 214-178] Inlining function 'erff' into 'float_gelu2(float const*, unsigned short*, int)' (activation_accelerator.cpp:864:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'float_rms_norm3(float const*, unsigned short*, int)' (activation_accelerator.cpp:532:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'float_layer_norm3(float const*, unsigned short*, int)' (activation_accelerator.cpp:729:0)
INFO: [HLS 214-178] Inlining function 'bf16_to_float(unsigned short const*, float*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:1290:0)
INFO: [HLS 214-248] Applying array_partition to 'exp_x': Complete partitioning on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (activation_accelerator.cpp:1098:11)
INFO: [HLS 214-248] Applying array_partition to 'partial_max': Complete partitioning on dimension 1.
INFO: [HLS 214-364] Automatically inlining function 'hls::fmaxf(float, float)' to improve effectiveness of pipeline pragma in function 'float_safe_softmax3(float const*, unsigned short*, int, int)' (activation_accelerator.cpp:1160:42)
INFO: [HLS 214-364] Automatically inlining function 'float generic_fmax<float>(float, float)' to improve effectiveness of pipeline pragma in function 'float_safe_softmax3(float const*, unsigned short*, int, int)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)::buf2' due to pipeline pragma (activation_accelerator.cpp:427:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'x' due to pipeline pragma (activation_accelerator.cpp:1139:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'y' due to pipeline pragma (activation_accelerator.cpp:1252:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorPtS_S_iiE4buf2': Cyclic partitioning with factor 16 on dimension 1. (activation_accelerator.cpp:1300:0)
INFO: [HLS 214-248] Applying array_partition to 'x': Cyclic partitioning with factor 16 on dimension 1. (activation_accelerator.cpp:1301:11)
INFO: [HLS 214-248] Applying array_partition to 'y': Cyclic partitioning with factor 16 on dimension 1. (activation_accelerator.cpp:1301:22)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'stage_0_load0'(activation_accelerator.cpp:1305:9) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:1305:9)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'stage_0_load1'(activation_accelerator.cpp:1309:9) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:1309:9)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 16 in loop 'stage_2_store'(activation_accelerator.cpp:1361:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:1361:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.64 seconds. CPU system time: 1.25 seconds. Elapsed time: 15.74 seconds; current allocated memory: 756.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 756.160 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top activation_accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.0.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.49 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.33 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.5 seconds; current allocated memory: 851.527 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
Command           transform done; 1.41 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.71 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.98 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.13 seconds; current allocated memory: 1007.430 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc to /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'stage_0_load0' (activation_accelerator.cpp:1305) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_0_load1' (activation_accelerator.cpp:1309) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (activation_accelerator.cpp:395) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (activation_accelerator.cpp:395) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (activation_accelerator.cpp:395) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (activation_accelerator.cpp:395) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (activation_accelerator.cpp:395) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (activation_accelerator.cpp:395) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (activation_accelerator.cpp:395) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (activation_accelerator.cpp:395) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bf16_to_float_loop' (activation_accelerator.cpp:395) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_2_store' (activation_accelerator.cpp:1361) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
Command           transform done; 3.06 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:19:43) to (activation_accelerator.cpp:70:1) in function 'round_float32_to_bf16_ieee'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:21) to (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:11:5) in function 'hls::fmaxf'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:1139:9) to (activation_accelerator.cpp:1160:40) in function 'float_safe_softmax3'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:1139:9) to (activation_accelerator.cpp:1160:40) in function 'float_safe_softmax3'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:18) in function 'erf_approx::generic_erf<float>'... converting 4 basic blocks.
Command           transform done; 1.24 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.14 seconds. CPU system time: 0.15 seconds. Elapsed time: 4.31 seconds; current allocated memory: 1.124 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'tile_inner_loop' (activation_accelerator.cpp:1113:18) in function 'float_safe_softmax3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_loop' (activation_accelerator.cpp:1106:14) in function 'float_safe_softmax3'.
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:439:24)
INFO: [HLS 200-472] Inferring partial write operation for 'exp_x' (activation_accelerator.cpp:1192:75)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:1222:49)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:587:29)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:820:29)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:890:29)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:922:26)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:1262:26)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0' (activation_accelerator.cpp:1306:21)
INFO: [HLS 200-472] Inferring partial write operation for 'buf1' (activation_accelerator.cpp:1310:21)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (activation_accelerator.cpp:397:16)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.255' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.254' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.253' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.252' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.251' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.250' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.249' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.248' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.247' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.246' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.245' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.244' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.243' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.242' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.241' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.240' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.239' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.238' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.237' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.236' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.235' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.234' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.233' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.232' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.231' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.230' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.229' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.228' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.227' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.226' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.225' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.224' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.223' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.222' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.221' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.220' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.219' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.218' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.217' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.216' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.215' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.214' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.213' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.212' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.211' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.210' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.209' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.208' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.207' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.206' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.205' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.204' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.203' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.202' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.201' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.200' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.199' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.198' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.197' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.196' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.195' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.194' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.193' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.192' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.191' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.190' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.189' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.188' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.187' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.186' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.185' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.184' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.183' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.182' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.181' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.180' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.179' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.178' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.177' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.176' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.175' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.174' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.173' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.172' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.171' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.170' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.169' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.168' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.167' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.166' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.165' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.164' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.163' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.162' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.161' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.160' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.159' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.158' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.157' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.156' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.155' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.154' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.153' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.152' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.151' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.150' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.149' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.148' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.147' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.146' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.145' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.144' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.143' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.142' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.141' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.140' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.139' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.138' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.137' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.136' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.135' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.134' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.133' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.132' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.131' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.130' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.129' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.128' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.127' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.126' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.125' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.124' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.123' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.122' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.121' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.120' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.119' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.118' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.117' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.116' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.115' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.114' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.113' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.112' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.111' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.110' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.109' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.108' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.107' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.106' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.105' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.104' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.103' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.102' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.101' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.100' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.99' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.98' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.97' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.96' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.95' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.94' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.93' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.92' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.91' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.90' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.89' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.88' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.87' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.86' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.85' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.84' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.83' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.82' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.81' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.80' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.79' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.78' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.77' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.76' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.75' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.74' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.73' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.72' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.71' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.70' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.69' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.68' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.67' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.66' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.65' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.64' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.63' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.62' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.61' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.60' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.59' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.58' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.57' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.56' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.55' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.54' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.53' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.52' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.51' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.50' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.49' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.48' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.47' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.46' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.45' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.44' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.43' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.42' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.41' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.40' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.39' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.38' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.37' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.36' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.35' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.34' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.33' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.32' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.31' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.30' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.29' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.28' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.27' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.26' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.25' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.24' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.23' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.22' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.21' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.20' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.19' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.18' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.17' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.16' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.15' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.14' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.13' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.12' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.11' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.10' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.9' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.8' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.7' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.6' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.5' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.4' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.3' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.2' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.1' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.255' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.254' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.253' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.252' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.251' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.250' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.249' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.248' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.247' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.246' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.245' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.244' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.243' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.242' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.241' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.240' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.239' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.238' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.237' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.236' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.235' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.234' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.233' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.232' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.231' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.230' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.229' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.228' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.227' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.226' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.225' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.224' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.223' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.222' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.221' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.220' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.219' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.218' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.217' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.216' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.215' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.214' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.213' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.212' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.211' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.210' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.209' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.208' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.207' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.206' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.205' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.204' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.203' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.202' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.201' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.200' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.199' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.198' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.197' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.196' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.195' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.194' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.193' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.192' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.191' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.190' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.189' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.188' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.187' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.186' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.185' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.184' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.183' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.182' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.181' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.180' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.179' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.178' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.177' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.176' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.175' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.174' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.173' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.172' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.171' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.170' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.169' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.168' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.167' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.166' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.165' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.164' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.163' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.162' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.161' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.160' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.159' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.158' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.157' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.156' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.155' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.154' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.153' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.152' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.151' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.150' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.149' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.148' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.147' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.146' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.145' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.144' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.143' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.142' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.141' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.140' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.139' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.138' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.137' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.136' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.135' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.134' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.133' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.132' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.131' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.130' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.129' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.128' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.127' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.126' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.125' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.124' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.123' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.122' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.121' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.120' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.119' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.118' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.117' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.116' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.115' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.114' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.113' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.112' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.111' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.110' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.109' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.108' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.107' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.106' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.105' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.104' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.103' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.102' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.101' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.100' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.99' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.98' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.97' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.96' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.95' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.94' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.93' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.92' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.91' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.90' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.89' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.88' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.87' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.86' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.85' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.84' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.83' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.82' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.81' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.80' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.79' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.78' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.77' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.76' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.75' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.74' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.73' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.72' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.71' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.70' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.69' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.68' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.67' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.66' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.65' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.64' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.63' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.62' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.61' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.60' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.59' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.58' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.57' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.56' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.55' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.54' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.53' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.52' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.51' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.50' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.49' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.48' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.47' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.46' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.45' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.44' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.43' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.42' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.41' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.40' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.39' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.38' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.37' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.36' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.35' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.34' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.33' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.32' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.31' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.30' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.29' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.28' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.27' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.26' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.25' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.24' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.23' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.22' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.21' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.20' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.19' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.18' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.17' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.16' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.15' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.14' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.13' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.12' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.11' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.10' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.9' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.8' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.7' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.6' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.5' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.4' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.3' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.2' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x.1' (activation_accelerator.cpp:1098).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'exp_x' (activation_accelerator.cpp:1098).
Command           transform done; 5.83 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.21 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.84 seconds; current allocated memory: 1.502 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 13.79 sec.
Command       elaborate done; 61.39 sec.
Execute       ap_eval exec zip -j /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.31 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
Execute         ap_set_top_model activation_accelerator 
WARNING: [SYN 201-103] Legalizing function name 'generic_erf<float>' to 'generic_erf_float_s'.
Execute         get_model_list activation_accelerator -filter all-wo-channel -topdown 
Execute         preproc_iomode -model activation_accelerator 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_0_load1 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_0_load0 
Execute         preproc_iomode -model float_add2 
Execute         preproc_iomode -model activation_accelerator_Pipeline_bf16_to_float_loop4 
Execute         preproc_iomode -model activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         preproc_iomode -model float_safe_softmax3 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_normalize_blocks3 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_exp_and_bucket2 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_find_max_blocks1 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         preproc_iomode -model round_float32_to_bf16_ieee 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         preproc_iomode -model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         preproc_iomode -model fmaxf 
Execute         preproc_iomode -model activation_accelerator_Pipeline_bf16_to_float_loop5 
Execute         preproc_iomode -model float_Multiply2 
Execute         preproc_iomode -model activation_accelerator_Pipeline_bf16_to_float_loop7 
Execute         preproc_iomode -model activation_accelerator_Pipeline_bf16_to_float_loop6 
Execute         preproc_iomode -model float_gelu2 
Execute         preproc_iomode -model generic_erf<float> 
Execute         preproc_iomode -model activation_accelerator_Pipeline_bf16_to_float_loop8 
Execute         preproc_iomode -model float_silu2 
Execute         preproc_iomode -model activation_accelerator_Pipeline_bf16_to_float_loop9 
Execute         preproc_iomode -model float_rms_norm3 
Execute         preproc_iomode -model float_rms_norm3_Pipeline_normalize_blocks 
Execute         preproc_iomode -model float_rms_norm3_Pipeline_sum_sq_blocks 
Execute         preproc_iomode -model activation_accelerator_Pipeline_bf16_to_float_loop10 
Execute         preproc_iomode -model float_layer_norm3 
Execute         preproc_iomode -model float_layer_norm3_Pipeline_normalize_blocks 
Execute         preproc_iomode -model float_layer_norm3_Pipeline_var_blocks 
Execute         preproc_iomode -model float_layer_norm3_Pipeline_sum_blocks 
Execute         preproc_iomode -model activation_accelerator_Pipeline_bf16_to_float_loop11 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_2_store 
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_bf16_to_float_loop11 float_layer_norm3_Pipeline_sum_blocks float_layer_norm3_Pipeline_var_blocks float_layer_norm3_Pipeline_normalize_blocks float_layer_norm3 activation_accelerator_Pipeline_bf16_to_float_loop10 float_rms_norm3_Pipeline_sum_sq_blocks float_rms_norm3_Pipeline_normalize_blocks float_rms_norm3 activation_accelerator_Pipeline_bf16_to_float_loop9 float_silu2 activation_accelerator_Pipeline_bf16_to_float_loop8 generic_erf<float> float_gelu2 activation_accelerator_Pipeline_bf16_to_float_loop6 activation_accelerator_Pipeline_bf16_to_float_loop7 float_Multiply2 activation_accelerator_Pipeline_bf16_to_float_loop5 fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3_Pipeline_find_max_blocks1 float_safe_softmax3_Pipeline_exp_and_bucket2 float_safe_softmax3_Pipeline_normalize_blocks3 float_safe_softmax3 activation_accelerator_Pipeline_bf16_to_float_loop activation_accelerator_Pipeline_bf16_to_float_loop4 float_add2 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_2_store ...
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_2_store 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_bf16_to_float_loop11 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop11 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_bf16_to_float_loop11 
INFO-FLOW: Configuring Module : float_layer_norm3_Pipeline_sum_blocks ...
Execute         set_default_model float_layer_norm3_Pipeline_sum_blocks 
Execute         apply_spec_resource_limit float_layer_norm3_Pipeline_sum_blocks 
INFO-FLOW: Configuring Module : float_layer_norm3_Pipeline_var_blocks ...
Execute         set_default_model float_layer_norm3_Pipeline_var_blocks 
Execute         apply_spec_resource_limit float_layer_norm3_Pipeline_var_blocks 
INFO-FLOW: Configuring Module : float_layer_norm3_Pipeline_normalize_blocks ...
Execute         set_default_model float_layer_norm3_Pipeline_normalize_blocks 
Execute         apply_spec_resource_limit float_layer_norm3_Pipeline_normalize_blocks 
INFO-FLOW: Configuring Module : float_layer_norm3 ...
Execute         set_default_model float_layer_norm3 
Execute         apply_spec_resource_limit float_layer_norm3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_bf16_to_float_loop10 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop10 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_bf16_to_float_loop10 
INFO-FLOW: Configuring Module : float_rms_norm3_Pipeline_sum_sq_blocks ...
Execute         set_default_model float_rms_norm3_Pipeline_sum_sq_blocks 
Execute         apply_spec_resource_limit float_rms_norm3_Pipeline_sum_sq_blocks 
INFO-FLOW: Configuring Module : float_rms_norm3_Pipeline_normalize_blocks ...
Execute         set_default_model float_rms_norm3_Pipeline_normalize_blocks 
Execute         apply_spec_resource_limit float_rms_norm3_Pipeline_normalize_blocks 
INFO-FLOW: Configuring Module : float_rms_norm3 ...
Execute         set_default_model float_rms_norm3 
Execute         apply_spec_resource_limit float_rms_norm3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_bf16_to_float_loop9 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop9 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_bf16_to_float_loop9 
INFO-FLOW: Configuring Module : float_silu2 ...
Execute         set_default_model float_silu2 
Execute         apply_spec_resource_limit float_silu2 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_bf16_to_float_loop8 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop8 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_bf16_to_float_loop8 
INFO-FLOW: Configuring Module : generic_erf<float> ...
Execute         set_default_model generic_erf<float> 
Execute         apply_spec_resource_limit generic_erf<float> 
INFO-FLOW: Configuring Module : float_gelu2 ...
Execute         set_default_model float_gelu2 
Execute         apply_spec_resource_limit float_gelu2 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_bf16_to_float_loop6 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop6 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_bf16_to_float_loop6 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_bf16_to_float_loop7 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop7 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_bf16_to_float_loop7 
INFO-FLOW: Configuring Module : float_Multiply2 ...
Execute         set_default_model float_Multiply2 
Execute         apply_spec_resource_limit float_Multiply2 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_bf16_to_float_loop5 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop5 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_bf16_to_float_loop5 
INFO-FLOW: Configuring Module : fmaxf ...
Execute         set_default_model fmaxf 
Execute         apply_spec_resource_limit fmaxf 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_find_max_blocks ...
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_find_max_blocks 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_exp_and_bucket ...
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_exp_and_bucket 
INFO-FLOW: Configuring Module : round_float32_to_bf16_ieee ...
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         apply_spec_resource_limit round_float32_to_bf16_ieee 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_normalize_blocks ...
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_normalize_blocks 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_find_max_blocks1 ...
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks1 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_find_max_blocks1 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_exp_and_bucket2 ...
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket2 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_exp_and_bucket2 
INFO-FLOW: Configuring Module : float_safe_softmax3_Pipeline_normalize_blocks3 ...
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks3 
Execute         apply_spec_resource_limit float_safe_softmax3_Pipeline_normalize_blocks3 
INFO-FLOW: Configuring Module : float_safe_softmax3 ...
Execute         set_default_model float_safe_softmax3 
Execute         apply_spec_resource_limit float_safe_softmax3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_bf16_to_float_loop ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_bf16_to_float_loop 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_bf16_to_float_loop4 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop4 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_bf16_to_float_loop4 
INFO-FLOW: Configuring Module : float_add2 ...
Execute         set_default_model float_add2 
Execute         apply_spec_resource_limit float_add2 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_0_load0 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_0_load0 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_0_load1 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load1 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_0_load1 
INFO-FLOW: Configuring Module : activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         apply_spec_resource_limit activation_accelerator 
INFO-FLOW: Model list for preprocess: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_bf16_to_float_loop11 float_layer_norm3_Pipeline_sum_blocks float_layer_norm3_Pipeline_var_blocks float_layer_norm3_Pipeline_normalize_blocks float_layer_norm3 activation_accelerator_Pipeline_bf16_to_float_loop10 float_rms_norm3_Pipeline_sum_sq_blocks float_rms_norm3_Pipeline_normalize_blocks float_rms_norm3 activation_accelerator_Pipeline_bf16_to_float_loop9 float_silu2 activation_accelerator_Pipeline_bf16_to_float_loop8 generic_erf<float> float_gelu2 activation_accelerator_Pipeline_bf16_to_float_loop6 activation_accelerator_Pipeline_bf16_to_float_loop7 float_Multiply2 activation_accelerator_Pipeline_bf16_to_float_loop5 fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3_Pipeline_find_max_blocks1 float_safe_softmax3_Pipeline_exp_and_bucket2 float_safe_softmax3_Pipeline_normalize_blocks3 float_safe_softmax3 activation_accelerator_Pipeline_bf16_to_float_loop activation_accelerator_Pipeline_bf16_to_float_loop4 float_add2 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_2_store ...
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_2_store 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_2_store 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_bf16_to_float_loop11 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop11 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_bf16_to_float_loop11 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop11 
INFO-FLOW: Preprocessing Module: float_layer_norm3_Pipeline_sum_blocks ...
Execute         set_default_model float_layer_norm3_Pipeline_sum_blocks 
Execute         cdfg_preprocess -model float_layer_norm3_Pipeline_sum_blocks 
Execute         rtl_gen_preprocess float_layer_norm3_Pipeline_sum_blocks 
INFO-FLOW: Preprocessing Module: float_layer_norm3_Pipeline_var_blocks ...
Execute         set_default_model float_layer_norm3_Pipeline_var_blocks 
Execute         cdfg_preprocess -model float_layer_norm3_Pipeline_var_blocks 
Execute         rtl_gen_preprocess float_layer_norm3_Pipeline_var_blocks 
INFO-FLOW: Preprocessing Module: float_layer_norm3_Pipeline_normalize_blocks ...
Execute         set_default_model float_layer_norm3_Pipeline_normalize_blocks 
Execute         cdfg_preprocess -model float_layer_norm3_Pipeline_normalize_blocks 
Execute         rtl_gen_preprocess float_layer_norm3_Pipeline_normalize_blocks 
INFO-FLOW: Preprocessing Module: float_layer_norm3 ...
Execute         set_default_model float_layer_norm3 
Execute         cdfg_preprocess -model float_layer_norm3 
Execute         rtl_gen_preprocess float_layer_norm3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_bf16_to_float_loop10 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop10 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_bf16_to_float_loop10 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop10 
INFO-FLOW: Preprocessing Module: float_rms_norm3_Pipeline_sum_sq_blocks ...
Execute         set_default_model float_rms_norm3_Pipeline_sum_sq_blocks 
Execute         cdfg_preprocess -model float_rms_norm3_Pipeline_sum_sq_blocks 
Execute         rtl_gen_preprocess float_rms_norm3_Pipeline_sum_sq_blocks 
INFO-FLOW: Preprocessing Module: float_rms_norm3_Pipeline_normalize_blocks ...
Execute         set_default_model float_rms_norm3_Pipeline_normalize_blocks 
Execute         cdfg_preprocess -model float_rms_norm3_Pipeline_normalize_blocks 
Execute         rtl_gen_preprocess float_rms_norm3_Pipeline_normalize_blocks 
INFO-FLOW: Preprocessing Module: float_rms_norm3 ...
Execute         set_default_model float_rms_norm3 
Execute         cdfg_preprocess -model float_rms_norm3 
Execute         rtl_gen_preprocess float_rms_norm3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_bf16_to_float_loop9 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop9 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_bf16_to_float_loop9 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop9 
INFO-FLOW: Preprocessing Module: float_silu2 ...
Execute         set_default_model float_silu2 
Execute         cdfg_preprocess -model float_silu2 
Execute         rtl_gen_preprocess float_silu2 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_bf16_to_float_loop8 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop8 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_bf16_to_float_loop8 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop8 
INFO-FLOW: Preprocessing Module: generic_erf<float> ...
Execute         set_default_model generic_erf<float> 
Execute         cdfg_preprocess -model generic_erf<float> 
Execute         rtl_gen_preprocess generic_erf<float> 
INFO-FLOW: Preprocessing Module: float_gelu2 ...
Execute         set_default_model float_gelu2 
Execute         cdfg_preprocess -model float_gelu2 
Execute         rtl_gen_preprocess float_gelu2 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_bf16_to_float_loop6 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop6 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_bf16_to_float_loop6 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop6 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_bf16_to_float_loop7 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop7 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_bf16_to_float_loop7 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop7 
INFO-FLOW: Preprocessing Module: float_Multiply2 ...
Execute         set_default_model float_Multiply2 
Execute         cdfg_preprocess -model float_Multiply2 
Execute         rtl_gen_preprocess float_Multiply2 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_bf16_to_float_loop5 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop5 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_bf16_to_float_loop5 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop5 
INFO-FLOW: Preprocessing Module: fmaxf ...
Execute         set_default_model fmaxf 
Execute         cdfg_preprocess -model fmaxf 
Execute         rtl_gen_preprocess fmaxf 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_find_max_blocks ...
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_find_max_blocks 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_exp_and_bucket ...
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_exp_and_bucket 
INFO-FLOW: Preprocessing Module: round_float32_to_bf16_ieee ...
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         cdfg_preprocess -model round_float32_to_bf16_ieee 
Execute         rtl_gen_preprocess round_float32_to_bf16_ieee 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_normalize_blocks ...
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_normalize_blocks 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_find_max_blocks1 ...
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks1 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_find_max_blocks1 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_find_max_blocks1 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_exp_and_bucket2 ...
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket2 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_exp_and_bucket2 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_exp_and_bucket2 
INFO-FLOW: Preprocessing Module: float_safe_softmax3_Pipeline_normalize_blocks3 ...
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks3 
Execute         cdfg_preprocess -model float_safe_softmax3_Pipeline_normalize_blocks3 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_normalize_blocks3 
INFO-FLOW: Preprocessing Module: float_safe_softmax3 ...
Execute         set_default_model float_safe_softmax3 
Execute         cdfg_preprocess -model float_safe_softmax3 
Execute         rtl_gen_preprocess float_safe_softmax3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_bf16_to_float_loop ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_bf16_to_float_loop4 ...
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop4 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_bf16_to_float_loop4 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop4 
INFO-FLOW: Preprocessing Module: float_add2 ...
Execute         set_default_model float_add2 
Execute         cdfg_preprocess -model float_add2 
Execute         rtl_gen_preprocess float_add2 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_0_load0 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_0_load0 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load0 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_0_load1 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load1 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_0_load1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load1 
INFO-FLOW: Preprocessing Module: activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         cdfg_preprocess -model activation_accelerator 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for synthesis: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_bf16_to_float_loop11 float_layer_norm3_Pipeline_sum_blocks float_layer_norm3_Pipeline_var_blocks float_layer_norm3_Pipeline_normalize_blocks float_layer_norm3 activation_accelerator_Pipeline_bf16_to_float_loop10 float_rms_norm3_Pipeline_sum_sq_blocks float_rms_norm3_Pipeline_normalize_blocks float_rms_norm3 activation_accelerator_Pipeline_bf16_to_float_loop9 float_silu2 activation_accelerator_Pipeline_bf16_to_float_loop8 generic_erf<float> float_gelu2 activation_accelerator_Pipeline_bf16_to_float_loop6 activation_accelerator_Pipeline_bf16_to_float_loop7 float_Multiply2 activation_accelerator_Pipeline_bf16_to_float_loop5 fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3_Pipeline_find_max_blocks1 float_safe_softmax3_Pipeline_exp_and_bucket2 float_safe_softmax3_Pipeline_normalize_blocks3 float_safe_softmax3 activation_accelerator_Pipeline_bf16_to_float_loop activation_accelerator_Pipeline_bf16_to_float_loop4 float_add2 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         schedule -model activation_accelerator_Pipeline_stage_2_store 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_2_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_2_store'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.508 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_2_store.
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         bind -model activation_accelerator_Pipeline_stage_2_store 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.509 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_2_store.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_bf16_to_float_loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop11 
Execute         schedule -model activation_accelerator_Pipeline_bf16_to_float_loop11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.510 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop11.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_bf16_to_float_loop11.
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop11 
Execute         bind -model activation_accelerator_Pipeline_bf16_to_float_loop11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.510 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop11.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_bf16_to_float_loop11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layer_norm3_Pipeline_sum_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_layer_norm3_Pipeline_sum_blocks 
Execute         schedule -model float_layer_norm3_Pipeline_sum_blocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'sum_blocks'.
WARNING: [HLS 200-880] The II Violation in module 'float_layer_norm3_Pipeline_sum_blocks' (loop 'sum_blocks'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1479_write_ln749', activation_accelerator.cpp:749) of variable 'add', activation_accelerator.cpp:756 on local variable 'add1479' and 'load' operation ('add1479_load', activation_accelerator.cpp:756) on local variable 'add1479'.
WARNING: [HLS 200-880] The II Violation in module 'float_layer_norm3_Pipeline_sum_blocks' (loop 'sum_blocks'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1479_write_ln749', activation_accelerator.cpp:749) of variable 'add', activation_accelerator.cpp:756 on local variable 'add1479' and 'load' operation ('add1479_load', activation_accelerator.cpp:756) on local variable 'add1479'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 8, loop 'sum_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.511 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_sum_blocks.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_sum_blocks.sched.adb -f 
INFO-FLOW: Finish scheduling float_layer_norm3_Pipeline_sum_blocks.
Execute         set_default_model float_layer_norm3_Pipeline_sum_blocks 
Execute         bind -model float_layer_norm3_Pipeline_sum_blocks 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.512 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_sum_blocks.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_sum_blocks.bind.adb -f 
INFO-FLOW: Finish binding float_layer_norm3_Pipeline_sum_blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layer_norm3_Pipeline_var_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_layer_norm3_Pipeline_var_blocks 
Execute         schedule -model float_layer_norm3_Pipeline_var_blocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'var_blocks'.
WARNING: [HLS 200-880] The II Violation in module 'float_layer_norm3_Pipeline_var_blocks' (loop 'var_blocks'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add6115_write_ln785', activation_accelerator.cpp:785) of variable 'add4', activation_accelerator.cpp:793 on local variable 'add6115' and 'load' operation ('add6115_load', activation_accelerator.cpp:793) on local variable 'add6115'.
WARNING: [HLS 200-880] The II Violation in module 'float_layer_norm3_Pipeline_var_blocks' (loop 'var_blocks'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add6115_write_ln785', activation_accelerator.cpp:785) of variable 'add4', activation_accelerator.cpp:793 on local variable 'add6115' and 'load' operation ('add6115_load', activation_accelerator.cpp:793) on local variable 'add6115'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 17, loop 'var_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.78 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.514 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_var_blocks.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.4 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_var_blocks.sched.adb -f 
INFO-FLOW: Finish scheduling float_layer_norm3_Pipeline_var_blocks.
Execute         set_default_model float_layer_norm3_Pipeline_var_blocks 
Execute         bind -model float_layer_norm3_Pipeline_var_blocks 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.515 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_var_blocks.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.55 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_var_blocks.bind.adb -f 
INFO-FLOW: Finish binding float_layer_norm3_Pipeline_var_blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layer_norm3_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_layer_norm3_Pipeline_normalize_blocks 
Execute         schedule -model float_layer_norm3_Pipeline_normalize_blocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'normalize_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.8 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.518 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.47 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks.sched.adb -f 
INFO-FLOW: Finish scheduling float_layer_norm3_Pipeline_normalize_blocks.
Execute         set_default_model float_layer_norm3_Pipeline_normalize_blocks 
Execute         bind -model float_layer_norm3_Pipeline_normalize_blocks 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.518 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.61 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks.bind.adb -f 
INFO-FLOW: Finish binding float_layer_norm3_Pipeline_normalize_blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_layer_norm3 
Execute         schedule -model float_layer_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.68 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.520 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling float_layer_norm3.
Execute         set_default_model float_layer_norm3 
Execute         bind -model float_layer_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.65 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.67 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.521 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.92 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.bind.adb -f 
INFO-FLOW: Finish binding float_layer_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_bf16_to_float_loop10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop10 
Execute         schedule -model activation_accelerator_Pipeline_bf16_to_float_loop10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.522 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop10.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_bf16_to_float_loop10.
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop10 
Execute         bind -model activation_accelerator_Pipeline_bf16_to_float_loop10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.522 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop10.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_bf16_to_float_loop10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_rms_norm3_Pipeline_sum_sq_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_rms_norm3_Pipeline_sum_sq_blocks 
Execute         schedule -model float_rms_norm3_Pipeline_sum_sq_blocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'sum_sq_blocks'.
WARNING: [HLS 200-880] The II Violation in module 'float_rms_norm3_Pipeline_sum_sq_blocks' (loop 'sum_sq_blocks'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1610_write_ln552', activation_accelerator.cpp:552) of variable 'add', activation_accelerator.cpp:559 on local variable 'add1610' and 'load' operation ('add1610_load', activation_accelerator.cpp:559) on local variable 'add1610'.
WARNING: [HLS 200-880] The II Violation in module 'float_rms_norm3_Pipeline_sum_sq_blocks' (loop 'sum_sq_blocks'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1610_write_ln552', activation_accelerator.cpp:552) of variable 'add', activation_accelerator.cpp:559 on local variable 'add1610' and 'load' operation ('add1610_load', activation_accelerator.cpp:559) on local variable 'add1610'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 11, loop 'sum_sq_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.86 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.524 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_sum_sq_blocks.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.26 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_sum_sq_blocks.sched.adb -f 
INFO-FLOW: Finish scheduling float_rms_norm3_Pipeline_sum_sq_blocks.
Execute         set_default_model float_rms_norm3_Pipeline_sum_sq_blocks 
Execute         bind -model float_rms_norm3_Pipeline_sum_sq_blocks 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.525 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_sum_sq_blocks.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.36 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_sum_sq_blocks.bind.adb -f 
INFO-FLOW: Finish binding float_rms_norm3_Pipeline_sum_sq_blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_rms_norm3_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_rms_norm3_Pipeline_normalize_blocks 
Execute         schedule -model float_rms_norm3_Pipeline_normalize_blocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'normalize_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.527 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.33 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks.sched.adb -f 
INFO-FLOW: Finish scheduling float_rms_norm3_Pipeline_normalize_blocks.
Execute         set_default_model float_rms_norm3_Pipeline_normalize_blocks 
Execute         bind -model float_rms_norm3_Pipeline_normalize_blocks 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.527 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.32 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks.bind.adb -f 
INFO-FLOW: Finish binding float_rms_norm3_Pipeline_normalize_blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_rms_norm3 
Execute         schedule -model float_rms_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.528 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.51 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling float_rms_norm3.
Execute         set_default_model float_rms_norm3 
Execute         bind -model float_rms_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.529 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.38 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.bind.adb -f 
INFO-FLOW: Finish binding float_rms_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_bf16_to_float_loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop9 
Execute         schedule -model activation_accelerator_Pipeline_bf16_to_float_loop9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.530 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop9.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_bf16_to_float_loop9.
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop9 
Execute         bind -model activation_accelerator_Pipeline_bf16_to_float_loop9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.530 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop9.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_bf16_to_float_loop9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_silu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_silu2 
Execute         schedule -model float_silu2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'silu_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'silu_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.9 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.533 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.86 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.sched.adb -f 
INFO-FLOW: Finish scheduling float_silu2.
Execute         set_default_model float_silu2 
Execute         bind -model float_silu2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.534 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.35 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.bind.adb -f 
INFO-FLOW: Finish binding float_silu2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_bf16_to_float_loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop8 
Execute         schedule -model activation_accelerator_Pipeline_bf16_to_float_loop8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop8.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_bf16_to_float_loop8.
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop8 
Execute         bind -model activation_accelerator_Pipeline_bf16_to_float_loop8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop8.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_bf16_to_float_loop8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_erf_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generic_erf<float> 
Execute         schedule -model generic_erf<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_erf<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 76, function 'generic_erf<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.06 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.537 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.75 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_erf<float>.
Execute         set_default_model generic_erf<float> 
Execute         bind -model generic_erf<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.538 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.03 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_erf<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_gelu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_gelu2 
Execute         schedule -model float_gelu2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'gelu_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 89, loop 'gelu_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.81 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0 seconds. Elapsed time: 2.89 seconds; current allocated memory: 1.543 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_gelu2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.67 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_gelu2.sched.adb -f 
INFO-FLOW: Finish scheduling float_gelu2.
Execute         set_default_model float_gelu2 
Execute         bind -model float_gelu2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 5.85 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.54 seconds; current allocated memory: 1.547 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_gelu2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 16.44 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_gelu2.bind.adb -f 
INFO-FLOW: Finish binding float_gelu2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_bf16_to_float_loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop6 
Execute         schedule -model activation_accelerator_Pipeline_bf16_to_float_loop6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 16.86 seconds; current allocated memory: 1.548 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop6.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_bf16_to_float_loop6.
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop6 
Execute         bind -model activation_accelerator_Pipeline_bf16_to_float_loop6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.548 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop6.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_bf16_to_float_loop6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_bf16_to_float_loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop7 
Execute         schedule -model activation_accelerator_Pipeline_bf16_to_float_loop7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.549 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop7.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_bf16_to_float_loop7.
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop7 
Execute         bind -model activation_accelerator_Pipeline_bf16_to_float_loop7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.549 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop7.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_bf16_to_float_loop7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_Multiply2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_Multiply2 
Execute         schedule -model float_Multiply2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'multiply_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'multiply_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.78 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.551 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2.sched.adb -f 
INFO-FLOW: Finish scheduling float_Multiply2.
Execute         set_default_model float_Multiply2 
Execute         bind -model float_Multiply2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.551 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.43 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2.bind.adb -f 
INFO-FLOW: Finish binding float_Multiply2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_bf16_to_float_loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop5 
Execute         schedule -model activation_accelerator_Pipeline_bf16_to_float_loop5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.552 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop5.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_bf16_to_float_loop5.
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop5 
Execute         bind -model activation_accelerator_Pipeline_bf16_to_float_loop5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.552 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop5.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_bf16_to_float_loop5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fmaxf 
Execute         schedule -model fmaxf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fmaxf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'fmaxf'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.552 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.sched.adb -f 
INFO-FLOW: Finish scheduling fmaxf.
Execute         set_default_model fmaxf 
Execute         bind -model fmaxf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.552 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.bind.adb -f 
INFO-FLOW: Finish binding fmaxf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_find_max_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         schedule -model float_safe_softmax3_Pipeline_find_max_blocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'find_max_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'find_max_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.98 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.555 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_find_max_blocks.
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks 
Execute         bind -model float_safe_softmax3_Pipeline_find_max_blocks 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.04 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.555 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.79 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_find_max_blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_exp_and_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         schedule -model float_safe_softmax3_Pipeline_exp_and_bucket 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'exp_and_bucket'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax3_Pipeline_exp_and_bucket' (loop 'exp_and_bucket'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add13594_write_ln1181', activation_accelerator.cpp:1181) of variable 'add', activation_accelerator.cpp:1198 on local variable 'add13594' and 'load' operation ('add13594_load', activation_accelerator.cpp:1198) on local variable 'add13594'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax3_Pipeline_exp_and_bucket' (loop 'exp_and_bucket'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add13594_write_ln1181', activation_accelerator.cpp:1181) of variable 'add', activation_accelerator.cpp:1198 on local variable 'add13594' and 'load' operation ('add13594_load', activation_accelerator.cpp:1198) on local variable 'add13594'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 19, loop 'exp_and_bucket'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.1 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.95 seconds; current allocated memory: 1.584 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.74 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_exp_and_bucket.
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         bind -model float_safe_softmax3_Pipeline_exp_and_bucket 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.15 seconds; current allocated memory: 1.584 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.16 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_exp_and_bucket.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         schedule -model round_float32_to_bf16_ieee 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'round_float32_to_bf16_ieee'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.35 seconds; current allocated memory: 1.584 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.sched.adb -f 
INFO-FLOW: Finish scheduling round_float32_to_bf16_ieee.
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         bind -model round_float32_to_bf16_ieee 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.584 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.bind.adb -f 
INFO-FLOW: Finish binding round_float32_to_bf16_ieee.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         schedule -model float_safe_softmax3_Pipeline_normalize_blocks 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'normalize_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.584 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.38 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_normalize_blocks.
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks 
Execute         bind -model float_safe_softmax3_Pipeline_normalize_blocks 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.51 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.584 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.69 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_normalize_blocks.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_find_max_blocks1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks1 
Execute         schedule -model float_safe_softmax3_Pipeline_find_max_blocks1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'find_max_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'find_max_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.34 seconds; current allocated memory: 1.584 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks1.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_find_max_blocks1.
Execute         set_default_model float_safe_softmax3_Pipeline_find_max_blocks1 
Execute         bind -model float_safe_softmax3_Pipeline_find_max_blocks1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.584 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.63 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks1.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_find_max_blocks1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_exp_and_bucket2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket2 
Execute         schedule -model float_safe_softmax3_Pipeline_exp_and_bucket2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'exp_and_bucket'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax3_Pipeline_exp_and_bucket2' (loop 'exp_and_bucket'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add135_1158_write_ln1181', activation_accelerator.cpp:1181) of variable 'add135_1', activation_accelerator.cpp:1198 on local variable 'add135_1158' and 'load' operation ('add135_1158_load', activation_accelerator.cpp:1198) on local variable 'add135_1158'.
WARNING: [HLS 200-880] The II Violation in module 'float_safe_softmax3_Pipeline_exp_and_bucket2' (loop 'exp_and_bucket'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add135_1158_write_ln1181', activation_accelerator.cpp:1181) of variable 'add135_1', activation_accelerator.cpp:1198 on local variable 'add135_1158' and 'load' operation ('add135_1158_load', activation_accelerator.cpp:1198) on local variable 'add135_1158'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 19, loop 'exp_and_bucket'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.93 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.62 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.75 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket2.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_exp_and_bucket2.
Execute         set_default_model float_safe_softmax3_Pipeline_exp_and_bucket2 
Execute         bind -model float_safe_softmax3_Pipeline_exp_and_bucket2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.15 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.15 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket2.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_exp_and_bucket2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3_Pipeline_normalize_blocks3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks3 
Execute         schedule -model float_safe_softmax3_Pipeline_normalize_blocks3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'normalize_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.78 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.37 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks3.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3_Pipeline_normalize_blocks3.
Execute         set_default_model float_safe_softmax3_Pipeline_normalize_blocks3 
Execute         bind -model float_safe_softmax3_Pipeline_normalize_blocks3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.52 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.601 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.48 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks3.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3_Pipeline_normalize_blocks3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_safe_softmax3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_safe_softmax3 
Execute         schedule -model float_safe_softmax3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.74 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.03 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.sched.adb -f 
INFO-FLOW: Finish scheduling float_safe_softmax3.
Execute         set_default_model float_safe_softmax3 
Execute         bind -model float_safe_softmax3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.54 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.6 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 9.06 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.bind.adb -f 
INFO-FLOW: Finish binding float_safe_softmax3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_bf16_to_float_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         schedule -model activation_accelerator_Pipeline_bf16_to_float_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.53 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_bf16_to_float_loop.
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         bind -model activation_accelerator_Pipeline_bf16_to_float_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_bf16_to_float_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_bf16_to_float_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop4 
Execute         schedule -model activation_accelerator_Pipeline_bf16_to_float_loop4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bf16_to_float_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bf16_to_float_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop4.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_bf16_to_float_loop4.
Execute         set_default_model activation_accelerator_Pipeline_bf16_to_float_loop4 
Execute         bind -model activation_accelerator_Pipeline_bf16_to_float_loop4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop4.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_bf16_to_float_loop4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_add2 
Execute         schedule -model float_add2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'x_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'add_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'add_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.610 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2.sched.adb -f 
INFO-FLOW: Finish scheduling float_add2.
Execute         set_default_model float_add2 
Execute         bind -model float_add2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.611 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.33 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2.bind.adb -f 
INFO-FLOW: Finish binding float_add2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_0_load0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         schedule -model activation_accelerator_Pipeline_stage_0_load0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_0_load0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_0_load0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.612 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_0_load0.
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         bind -model activation_accelerator_Pipeline_stage_0_load0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.612 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_0_load0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_0_load1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load1 
Execute         schedule -model activation_accelerator_Pipeline_stage_0_load1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_0_load1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_0_load1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.612 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_0_load1.
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load1 
Execute         bind -model activation_accelerator_Pipeline_stage_0_load1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.612 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_0_load1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator 
Execute         schedule -model activation_accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.613 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator.
Execute         set_default_model activation_accelerator 
Execute         bind -model activation_accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 9.51 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.58 seconds; current allocated memory: 1.614 GB.
Execute         syn_report -verbosereport -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 26.25 sec.
Execute         db_write -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator.
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_2_store 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop11 
Execute         rtl_gen_preprocess float_layer_norm3_Pipeline_sum_blocks 
Execute         rtl_gen_preprocess float_layer_norm3_Pipeline_var_blocks 
Execute         rtl_gen_preprocess float_layer_norm3_Pipeline_normalize_blocks 
Execute         rtl_gen_preprocess float_layer_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop10 
Execute         rtl_gen_preprocess float_rms_norm3_Pipeline_sum_sq_blocks 
Execute         rtl_gen_preprocess float_rms_norm3_Pipeline_normalize_blocks 
Execute         rtl_gen_preprocess float_rms_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop9 
Execute         rtl_gen_preprocess float_silu2 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop8 
Execute         rtl_gen_preprocess generic_erf<float> 
Execute         rtl_gen_preprocess float_gelu2 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop6 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop7 
Execute         rtl_gen_preprocess float_Multiply2 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop5 
Execute         rtl_gen_preprocess fmaxf 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_find_max_blocks 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         rtl_gen_preprocess round_float32_to_bf16_ieee 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_normalize_blocks 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_find_max_blocks1 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_exp_and_bucket2 
Execute         rtl_gen_preprocess float_safe_softmax3_Pipeline_normalize_blocks3 
Execute         rtl_gen_preprocess float_safe_softmax3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_bf16_to_float_loop4 
Execute         rtl_gen_preprocess float_add2 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load0 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load1 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for RTL generation: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_bf16_to_float_loop11 float_layer_norm3_Pipeline_sum_blocks float_layer_norm3_Pipeline_var_blocks float_layer_norm3_Pipeline_normalize_blocks float_layer_norm3 activation_accelerator_Pipeline_bf16_to_float_loop10 float_rms_norm3_Pipeline_sum_sq_blocks float_rms_norm3_Pipeline_normalize_blocks float_rms_norm3 activation_accelerator_Pipeline_bf16_to_float_loop9 float_silu2 activation_accelerator_Pipeline_bf16_to_float_loop8 generic_erf<float> float_gelu2 activation_accelerator_Pipeline_bf16_to_float_loop6 activation_accelerator_Pipeline_bf16_to_float_loop7 float_Multiply2 activation_accelerator_Pipeline_bf16_to_float_loop5 fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3_Pipeline_find_max_blocks1 float_safe_softmax3_Pipeline_exp_and_bucket2 float_safe_softmax3_Pipeline_normalize_blocks3 float_safe_softmax3 activation_accelerator_Pipeline_bf16_to_float_loop activation_accelerator_Pipeline_bf16_to_float_loop4 float_add2 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_2_store -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_2_store' pipeline 'stage_2_store' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_2_store'.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 26.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 26.63 seconds; current allocated memory: 1.615 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_2_store -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_2_store 
Execute         gen_rtl activation_accelerator_Pipeline_stage_2_store -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_2_store 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_2_store -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_2_store_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_2_store -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_2_store_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_2_store -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_2_store -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_2_store -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_stage_2_store -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_bf16_to_float_loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_bf16_to_float_loop11 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_bf16_to_float_loop11' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_bf16_to_float_loop11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.617 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop11 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop11 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop11 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop11 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_bf16_to_float_loop11 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_bf16_to_float_loop11 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop11_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_bf16_to_float_loop11 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop11 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop11.adb 
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop11 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_bf16_to_float_loop11 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layer_norm3_Pipeline_sum_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_layer_norm3_Pipeline_sum_blocks -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_sum_blocks.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_layer_norm3_Pipeline_sum_blocks' pipeline 'sum_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layer_norm3_Pipeline_sum_blocks'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.620 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_layer_norm3_Pipeline_sum_blocks -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_layer_norm3_Pipeline_sum_blocks 
Execute         gen_rtl float_layer_norm3_Pipeline_sum_blocks -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_layer_norm3_Pipeline_sum_blocks 
Execute         syn_report -csynth -model float_layer_norm3_Pipeline_sum_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_Pipeline_sum_blocks_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_layer_norm3_Pipeline_sum_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_Pipeline_sum_blocks_csynth.xml 
Execute         syn_report -verbosereport -model float_layer_norm3_Pipeline_sum_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_sum_blocks.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -model float_layer_norm3_Pipeline_sum_blocks -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_sum_blocks.adb 
Execute         db_write -model float_layer_norm3_Pipeline_sum_blocks -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_layer_norm3_Pipeline_sum_blocks -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_sum_blocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layer_norm3_Pipeline_var_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_layer_norm3_Pipeline_var_blocks -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_var_blocks.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_layer_norm3_Pipeline_var_blocks' pipeline 'var_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layer_norm3_Pipeline_var_blocks'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.628 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_layer_norm3_Pipeline_var_blocks -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_layer_norm3_Pipeline_var_blocks 
Execute         gen_rtl float_layer_norm3_Pipeline_var_blocks -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_layer_norm3_Pipeline_var_blocks 
Execute         syn_report -csynth -model float_layer_norm3_Pipeline_var_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_Pipeline_var_blocks_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_layer_norm3_Pipeline_var_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_Pipeline_var_blocks_csynth.xml 
Execute         syn_report -verbosereport -model float_layer_norm3_Pipeline_var_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_var_blocks.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.6 sec.
Execute         db_write -model float_layer_norm3_Pipeline_var_blocks -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_var_blocks.adb 
Execute         db_write -model float_layer_norm3_Pipeline_var_blocks -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_layer_norm3_Pipeline_var_blocks -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_var_blocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layer_norm3_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_layer_norm3_Pipeline_normalize_blocks -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_layer_norm3_Pipeline_normalize_blocks' pipeline 'normalize_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layer_norm3_Pipeline_normalize_blocks'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.638 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_layer_norm3_Pipeline_normalize_blocks -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_layer_norm3_Pipeline_normalize_blocks 
Execute         gen_rtl float_layer_norm3_Pipeline_normalize_blocks -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_layer_norm3_Pipeline_normalize_blocks 
Execute         syn_report -csynth -model float_layer_norm3_Pipeline_normalize_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_Pipeline_normalize_blocks_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_layer_norm3_Pipeline_normalize_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_Pipeline_normalize_blocks_csynth.xml 
Execute         syn_report -verbosereport -model float_layer_norm3_Pipeline_normalize_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.64 sec.
Execute         db_write -model float_layer_norm3_Pipeline_normalize_blocks -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks.adb 
Execute         db_write -model float_layer_norm3_Pipeline_normalize_blocks -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_layer_norm3_Pipeline_normalize_blocks -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_layer_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_layer_norm3'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.651 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_layer_norm3 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_layer_norm3 
Execute         gen_rtl float_layer_norm3 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_layer_norm3 
Execute         syn_report -csynth -model float_layer_norm3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_layer_norm3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_layer_norm3_csynth.xml 
Execute         syn_report -verbosereport -model float_layer_norm3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.45 sec.
Execute         db_write -model float_layer_norm3 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.adb 
Execute         db_write -model float_layer_norm3 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info float_layer_norm3 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_bf16_to_float_loop10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_bf16_to_float_loop10 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_bf16_to_float_loop10' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_bf16_to_float_loop10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.09 seconds; current allocated memory: 1.655 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop10 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop10 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop10 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop10 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_bf16_to_float_loop10 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_bf16_to_float_loop10 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop10_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_bf16_to_float_loop10 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop10 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop10.adb 
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop10 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_bf16_to_float_loop10 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_rms_norm3_Pipeline_sum_sq_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_rms_norm3_Pipeline_sum_sq_blocks -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_sum_sq_blocks.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_rms_norm3_Pipeline_sum_sq_blocks' pipeline 'sum_sq_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_rms_norm3_Pipeline_sum_sq_blocks'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.659 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_rms_norm3_Pipeline_sum_sq_blocks -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_rms_norm3_Pipeline_sum_sq_blocks 
Execute         gen_rtl float_rms_norm3_Pipeline_sum_sq_blocks -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_rms_norm3_Pipeline_sum_sq_blocks 
Execute         syn_report -csynth -model float_rms_norm3_Pipeline_sum_sq_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rms_norm3_Pipeline_sum_sq_blocks_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model float_rms_norm3_Pipeline_sum_sq_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rms_norm3_Pipeline_sum_sq_blocks_csynth.xml 
Execute         syn_report -verbosereport -model float_rms_norm3_Pipeline_sum_sq_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_sum_sq_blocks.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.56 sec.
Execute         db_write -model float_rms_norm3_Pipeline_sum_sq_blocks -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_sum_sq_blocks.adb 
Execute         db_write -model float_rms_norm3_Pipeline_sum_sq_blocks -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info float_rms_norm3_Pipeline_sum_sq_blocks -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_sum_sq_blocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_rms_norm3_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_rms_norm3_Pipeline_normalize_blocks -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_rms_norm3_Pipeline_normalize_blocks' pipeline 'normalize_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_rms_norm3_Pipeline_normalize_blocks'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 1.668 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_rms_norm3_Pipeline_normalize_blocks -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_rms_norm3_Pipeline_normalize_blocks 
Execute         gen_rtl float_rms_norm3_Pipeline_normalize_blocks -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_rms_norm3_Pipeline_normalize_blocks 
Execute         syn_report -csynth -model float_rms_norm3_Pipeline_normalize_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rms_norm3_Pipeline_normalize_blocks_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_rms_norm3_Pipeline_normalize_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rms_norm3_Pipeline_normalize_blocks_csynth.xml 
Execute         syn_report -verbosereport -model float_rms_norm3_Pipeline_normalize_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.43 sec.
Execute         db_write -model float_rms_norm3_Pipeline_normalize_blocks -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks.adb 
Execute         db_write -model float_rms_norm3_Pipeline_normalize_blocks -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_rms_norm3_Pipeline_normalize_blocks -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_rms_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_rms_norm3'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.676 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_rms_norm3 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_rms_norm3 
Execute         gen_rtl float_rms_norm3 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_rms_norm3 
Execute         syn_report -csynth -model float_rms_norm3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rms_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_rms_norm3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_rms_norm3_csynth.xml 
Execute         syn_report -verbosereport -model float_rms_norm3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.51 sec.
Execute         db_write -model float_rms_norm3 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.adb 
Execute         db_write -model float_rms_norm3 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_rms_norm3 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_bf16_to_float_loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_bf16_to_float_loop9 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_bf16_to_float_loop9' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_bf16_to_float_loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.679 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop9 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop9 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop9 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop9 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_bf16_to_float_loop9 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_bf16_to_float_loop9 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop9_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_bf16_to_float_loop9 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop9 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop9.adb 
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop9 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_bf16_to_float_loop9 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_silu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_silu2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_silu2' pipeline 'silu_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'float_silu2' is 27030 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_silu2'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.687 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_silu2 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_silu2 
Execute         gen_rtl float_silu2 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_silu2 
Execute         syn_report -csynth -model float_silu2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_silu2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.6 sec.
Execute         syn_report -rtlxml -model float_silu2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_silu2_csynth.xml 
Command         syn_report done; 0.31 sec.
Execute         syn_report -verbosereport -model float_silu2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2 sec.
Execute         db_write -model float_silu2 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.adb 
Command         db_write done; 0.26 sec.
Execute         db_write -model float_silu2 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.23 sec.
Execute         gen_tb_info float_silu2 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_bf16_to_float_loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_bf16_to_float_loop8 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_bf16_to_float_loop8' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_bf16_to_float_loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.64 seconds; current allocated memory: 1.696 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop8 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop8 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop8 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop8 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_bf16_to_float_loop8 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_bf16_to_float_loop8 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop8_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_bf16_to_float_loop8 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop8 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop8.adb 
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop8 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_bf16_to_float_loop8 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_erf_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model generic_erf<float> -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'generic_erf_float_s' is 11952 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_erf_float_s'.
Command         create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.702 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl generic_erf<float> -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_generic_erf_float_s 
Execute         gen_rtl generic_erf<float> -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_generic_erf_float_s 
Execute         syn_report -csynth -model generic_erf<float> -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/generic_erf_float_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.45 sec.
Execute         syn_report -rtlxml -model generic_erf<float> -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/generic_erf_float_s_csynth.xml 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model generic_erf<float> -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.26 sec.
Execute         db_write -model generic_erf<float> -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.adb 
Command         db_write done; 0.24 sec.
Execute         db_write -model generic_erf<float> -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info generic_erf<float> -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_gelu2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_gelu2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_gelu2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_gelu2' pipeline 'gelu_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'float_gelu2' is 96597 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_gelu2'.
Command         create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.14 seconds; current allocated memory: 1.722 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_gelu2 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_gelu2 
Execute         gen_rtl float_gelu2 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_gelu2 
Execute         syn_report -csynth -model float_gelu2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_gelu2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.54 sec.
Execute         syn_report -rtlxml -model float_gelu2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_gelu2_csynth.xml 
Command         syn_report done; 0.26 sec.
Execute         syn_report -verbosereport -model float_gelu2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_gelu2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 17.01 sec.
Execute         db_write -model float_gelu2 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_gelu2.adb 
Command         db_write done; 0.3 sec.
Execute         db_write -model float_gelu2 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info float_gelu2 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_gelu2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_bf16_to_float_loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_bf16_to_float_loop6 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_bf16_to_float_loop6' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_bf16_to_float_loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 18.7 seconds; current allocated memory: 1.731 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop6 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop6 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop6 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop6 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_bf16_to_float_loop6 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_bf16_to_float_loop6 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop6_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_bf16_to_float_loop6 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop6 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop6.adb 
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop6 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_bf16_to_float_loop6 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_bf16_to_float_loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_bf16_to_float_loop7 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_bf16_to_float_loop7' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_bf16_to_float_loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.733 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop7 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop7 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop7 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop7 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_bf16_to_float_loop7 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_bf16_to_float_loop7 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop7_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_bf16_to_float_loop7 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop7 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop7.adb 
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop7 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_bf16_to_float_loop7 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_Multiply2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_Multiply2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_Multiply2' pipeline 'multiply_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_Multiply2'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.737 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_Multiply2 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_Multiply2 
Execute         gen_rtl float_Multiply2 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_Multiply2 
Execute         syn_report -csynth -model float_Multiply2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_Multiply2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model float_Multiply2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_Multiply2_csynth.xml 
Execute         syn_report -verbosereport -model float_Multiply2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.36 sec.
Execute         db_write -model float_Multiply2 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2.adb 
Execute         db_write -model float_Multiply2 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_Multiply2 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_bf16_to_float_loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_bf16_to_float_loop5 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_bf16_to_float_loop5' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_bf16_to_float_loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.743 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop5 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop5 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop5 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop5 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_bf16_to_float_loop5 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_bf16_to_float_loop5 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop5_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_bf16_to_float_loop5 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop5 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop5.adb 
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop5 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_bf16_to_float_loop5 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fmaxf -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fmaxf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.744 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl fmaxf -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_fmaxf 
Execute         gen_rtl fmaxf -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_fmaxf 
Execute         syn_report -csynth -model fmaxf -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/fmaxf_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fmaxf -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/fmaxf_csynth.xml 
Execute         syn_report -verbosereport -model fmaxf -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model fmaxf -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.adb 
Execute         db_write -model fmaxf -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fmaxf -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_find_max_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_find_max_blocks -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_find_max_blocks' pipeline 'find_max_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'float_safe_softmax3_Pipeline_find_max_blocks' is 7584 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_find_max_blocks'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.748 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_find_max_blocks -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks 
Execute         gen_rtl float_safe_softmax3_Pipeline_find_max_blocks -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_find_max_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_find_max_blocks_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_find_max_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_find_max_blocks_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_find_max_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.74 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_find_max_blocks -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.adb 
Execute         db_write -model float_safe_softmax3_Pipeline_find_max_blocks -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3_Pipeline_find_max_blocks -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_exp_and_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_exp_and_bucket -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_exp_and_bucket' pipeline 'exp_and_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_exp_and_bucket'.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.67 seconds; current allocated memory: 1.761 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_exp_and_bucket -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         gen_rtl float_safe_softmax3_Pipeline_exp_and_bucket -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_exp_and_bucket 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_exp_and_bucket -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_exp_and_bucket_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_exp_and_bucket -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_exp_and_bucket_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_exp_and_bucket -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.24 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_exp_and_bucket -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.adb 
Execute         db_write -model float_safe_softmax3_Pipeline_exp_and_bucket -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3_Pipeline_exp_and_bucket -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model round_float32_to_bf16_ieee -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.81 seconds; current allocated memory: 1.778 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl round_float32_to_bf16_ieee -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_round_float32_to_bf16_ieee 
Execute         gen_rtl round_float32_to_bf16_ieee -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_round_float32_to_bf16_ieee 
Execute         syn_report -csynth -model round_float32_to_bf16_ieee -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/round_float32_to_bf16_ieee_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model round_float32_to_bf16_ieee -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/round_float32_to_bf16_ieee_csynth.xml 
Execute         syn_report -verbosereport -model round_float32_to_bf16_ieee -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model round_float32_to_bf16_ieee -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.adb 
Execute         db_write -model round_float32_to_bf16_ieee -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info round_float32_to_bf16_ieee -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_normalize_blocks' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_normalize_blocks -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_normalize_blocks' pipeline 'normalize_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_73_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_normalize_blocks'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.784 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_normalize_blocks -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks 
Execute         gen_rtl float_safe_softmax3_Pipeline_normalize_blocks -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_normalize_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_normalize_blocks_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_normalize_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_normalize_blocks_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_normalize_blocks -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.53 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_normalize_blocks -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.adb 
Execute         db_write -model float_safe_softmax3_Pipeline_normalize_blocks -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3_Pipeline_normalize_blocks -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_find_max_blocks1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_find_max_blocks1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_find_max_blocks1' pipeline 'find_max_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'float_safe_softmax3_Pipeline_find_max_blocks1' is 7584 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_find_max_blocks1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.795 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_find_max_blocks1 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks1 
Execute         gen_rtl float_safe_softmax3_Pipeline_find_max_blocks1 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks1 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_find_max_blocks1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_find_max_blocks1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_find_max_blocks1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_find_max_blocks1_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_find_max_blocks1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.72 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_find_max_blocks1 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks1.adb 
Execute         db_write -model float_safe_softmax3_Pipeline_find_max_blocks1 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3_Pipeline_find_max_blocks1 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_exp_and_bucket2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_exp_and_bucket2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_exp_and_bucket2' pipeline 'exp_and_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_exp_and_bucket2'.
Command         create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.64 seconds; current allocated memory: 1.808 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_exp_and_bucket2 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_exp_and_bucket2 
Execute         gen_rtl float_safe_softmax3_Pipeline_exp_and_bucket2 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_exp_and_bucket2 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_exp_and_bucket2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_exp_and_bucket2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_exp_and_bucket2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_exp_and_bucket2_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_exp_and_bucket2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.2 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_exp_and_bucket2 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket2.adb 
Execute         db_write -model float_safe_softmax3_Pipeline_exp_and_bucket2 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3_Pipeline_exp_and_bucket2 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3_Pipeline_normalize_blocks3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3_Pipeline_normalize_blocks3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_safe_softmax3_Pipeline_normalize_blocks3' pipeline 'normalize_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_73_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3_Pipeline_normalize_blocks3'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.98 seconds; current allocated memory: 1.829 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3_Pipeline_normalize_blocks3 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks3 
Execute         gen_rtl float_safe_softmax3_Pipeline_normalize_blocks3 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks3 
Execute         syn_report -csynth -model float_safe_softmax3_Pipeline_normalize_blocks3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_normalize_blocks3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model float_safe_softmax3_Pipeline_normalize_blocks3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_Pipeline_normalize_blocks3_csynth.xml 
Execute         syn_report -verbosereport -model float_safe_softmax3_Pipeline_normalize_blocks3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.53 sec.
Execute         db_write -model float_safe_softmax3_Pipeline_normalize_blocks3 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks3.adb 
Execute         db_write -model float_safe_softmax3_Pipeline_normalize_blocks3 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_safe_softmax3_Pipeline_normalize_blocks3 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_safe_softmax3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_safe_softmax3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'float_safe_softmax3' is 6859, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state167), (1'b1 == ap_CS_fsm_state20)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_safe_softmax3'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W' using block RAMs.
Command         create_rtl_model done; 0.72 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.57 seconds; current allocated memory: 1.867 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_safe_softmax3 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_safe_softmax3 
Execute         gen_rtl float_safe_softmax3 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_safe_softmax3 
Execute         syn_report -csynth -model float_safe_softmax3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.62 sec.
Execute         syn_report -rtlxml -model float_safe_softmax3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_safe_softmax3_csynth.xml 
Command         syn_report done; 0.3 sec.
Execute         syn_report -verbosereport -model float_safe_softmax3 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 13.36 sec.
Execute         db_write -model float_safe_softmax3 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.adb 
Command         db_write done; 0.35 sec.
Execute         db_write -model float_safe_softmax3 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info float_safe_softmax3 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_bf16_to_float_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_bf16_to_float_loop -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_bf16_to_float_loop' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_bf16_to_float_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 15.22 seconds; current allocated memory: 1.884 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_bf16_to_float_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_bf16_to_float_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_bf16_to_float_loop -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.adb 
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_bf16_to_float_loop -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_bf16_to_float_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_bf16_to_float_loop4 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_bf16_to_float_loop4' pipeline 'bf16_to_float_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_bf16_to_float_loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.887 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop4 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop4 
Execute         gen_rtl activation_accelerator_Pipeline_bf16_to_float_loop4 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop4 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_bf16_to_float_loop4 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_bf16_to_float_loop4 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_bf16_to_float_loop4_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_bf16_to_float_loop4 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop4 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop4.adb 
Execute         db_write -model activation_accelerator_Pipeline_bf16_to_float_loop4 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_bf16_to_float_loop4 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_add2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_add2 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_add2' pipeline 'add_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_add2'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.890 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_add2 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_add2 
Execute         gen_rtl float_add2 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_add2 
Execute         syn_report -csynth -model float_add2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_add2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model float_add2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_add2_csynth.xml 
Execute         syn_report -verbosereport -model float_add2 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.4 sec.
Execute         db_write -model float_add2 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2.adb 
Execute         db_write -model float_add2 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_add2 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_0_load0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_0_load0 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_0_load0' pipeline 'stage_0_load0' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_0_load0'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.896 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load0 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load0 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_0_load0 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_0_load0 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load0_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_0_load0 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load0 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load0 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_stage_0_load0 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_0_load1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_0_load1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_0_load1' pipeline 'stage_0_load1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_0_load1'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.899 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load1 -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_0_load1 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load1 -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_0_load1 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_0_load1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_0_load1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load1_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_0_load1 -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load1 -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load1 -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_stage_0_load1 -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator -top_prefix  -sub_prefix activation_accelerator_ -mg_file /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/stage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/config_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_Rcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_RdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ReOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_RfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_Rg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_Rhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_Ribs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_RjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAMkbM' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'in0', 'in1', 'out_r', 'stage', 'config_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_buf0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_x_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_y_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.91 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.910 GB.
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vhdl -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator 
Command         gen_rtl done; 0.11 sec.
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vlog -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator 
Execute         syn_report -csynth -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 30.42 sec.
Execute         db_write -model activation_accelerator -f -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.adb 
Execute         db_write -model activation_accelerator -bindview -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator -p /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator 
Execute         export_constraint_db -f -tool general -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         syn_report -designview -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.design.xml 
Command         syn_report done; 3.32 sec.
Execute         syn_report -csynthDesign -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model activation_accelerator -o /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.protoinst 
Execute         sc_get_clocks activation_accelerator 
Execute         sc_get_portdomain activation_accelerator 
INFO-FLOW: Model list for RTL component generation: activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_bf16_to_float_loop11 float_layer_norm3_Pipeline_sum_blocks float_layer_norm3_Pipeline_var_blocks float_layer_norm3_Pipeline_normalize_blocks float_layer_norm3 activation_accelerator_Pipeline_bf16_to_float_loop10 float_rms_norm3_Pipeline_sum_sq_blocks float_rms_norm3_Pipeline_normalize_blocks float_rms_norm3 activation_accelerator_Pipeline_bf16_to_float_loop9 float_silu2 activation_accelerator_Pipeline_bf16_to_float_loop8 generic_erf<float> float_gelu2 activation_accelerator_Pipeline_bf16_to_float_loop6 activation_accelerator_Pipeline_bf16_to_float_loop7 float_Multiply2 activation_accelerator_Pipeline_bf16_to_float_loop5 fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3_Pipeline_find_max_blocks1 float_safe_softmax3_Pipeline_exp_and_bucket2 float_safe_softmax3_Pipeline_normalize_blocks3 float_safe_softmax3 activation_accelerator_Pipeline_bf16_to_float_loop activation_accelerator_Pipeline_bf16_to_float_loop4 float_add2 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_2_store] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_164_16_1_1.
INFO-FLOW: Append model activation_accelerator_mux_164_16_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_bf16_to_float_loop11] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop11.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_layer_norm3_Pipeline_sum_blocks] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_sum_blocks.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_layer_norm3_Pipeline_var_blocks] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_var_blocks.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_layer_norm3_Pipeline_normalize_blocks] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_layer_norm3] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_bf16_to_float_loop10] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop10.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_rms_norm3_Pipeline_sum_sq_blocks] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_sum_sq_blocks.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_rms_norm3_Pipeline_normalize_blocks] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_rms_norm3] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_bf16_to_float_loop9] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop9.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_silu2] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_bf16_to_float_loop8] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop8.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [generic_erf_float_s] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.compgen.tcl 
INFO-FLOW: Handling components in module [float_gelu2] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_gelu2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_bf16_to_float_loop6] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop6.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_bf16_to_float_loop7] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop7.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_Multiply2] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_bf16_to_float_loop5] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop5.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fmaxf] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_find_max_blocks] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_245_32_1_1.
INFO-FLOW: Append model activation_accelerator_mux_245_32_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_exp_and_bucket] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [round_float32_to_bf16_ieee] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_normalize_blocks] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_73_32_1_1.
INFO-FLOW: Append model activation_accelerator_mux_73_32_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_find_max_blocks1] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_exp_and_bucket2] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax3_Pipeline_normalize_blocks3] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_safe_softmax3] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_bf16_to_float_loop] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_bf16_to_float_loop4] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop4.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_add2] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_0_load0] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_0_load1] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator] ... 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_buf0_RAM_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_buf0_RAM_AUTO_1R1W
INFO-FLOW: Found component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb.
INFO-FLOW: Append model activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
INFO-FLOW: Found component activation_accelerator_x_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_x_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component activation_accelerator_y_RAM_AUTO_1R1W.
INFO-FLOW: Append model activation_accelerator_y_RAM_AUTO_1R1W
INFO-FLOW: Found component activation_accelerator_gmem0_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem0_m_axi
INFO-FLOW: Found component activation_accelerator_gmem1_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem1_m_axi
INFO-FLOW: Found component activation_accelerator_gmem2_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem2_m_axi
INFO-FLOW: Found component activation_accelerator_control_s_axi.
INFO-FLOW: Append model activation_accelerator_control_s_axi
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_2_store
INFO-FLOW: Append model activation_accelerator_Pipeline_bf16_to_float_loop11
INFO-FLOW: Append model float_layer_norm3_Pipeline_sum_blocks
INFO-FLOW: Append model float_layer_norm3_Pipeline_var_blocks
INFO-FLOW: Append model float_layer_norm3_Pipeline_normalize_blocks
INFO-FLOW: Append model float_layer_norm3
INFO-FLOW: Append model activation_accelerator_Pipeline_bf16_to_float_loop10
INFO-FLOW: Append model float_rms_norm3_Pipeline_sum_sq_blocks
INFO-FLOW: Append model float_rms_norm3_Pipeline_normalize_blocks
INFO-FLOW: Append model float_rms_norm3
INFO-FLOW: Append model activation_accelerator_Pipeline_bf16_to_float_loop9
INFO-FLOW: Append model float_silu2
INFO-FLOW: Append model activation_accelerator_Pipeline_bf16_to_float_loop8
INFO-FLOW: Append model generic_erf_float_s
INFO-FLOW: Append model float_gelu2
INFO-FLOW: Append model activation_accelerator_Pipeline_bf16_to_float_loop6
INFO-FLOW: Append model activation_accelerator_Pipeline_bf16_to_float_loop7
INFO-FLOW: Append model float_Multiply2
INFO-FLOW: Append model activation_accelerator_Pipeline_bf16_to_float_loop5
INFO-FLOW: Append model fmaxf
INFO-FLOW: Append model float_safe_softmax3_Pipeline_find_max_blocks
INFO-FLOW: Append model float_safe_softmax3_Pipeline_exp_and_bucket
INFO-FLOW: Append model round_float32_to_bf16_ieee
INFO-FLOW: Append model float_safe_softmax3_Pipeline_normalize_blocks
INFO-FLOW: Append model float_safe_softmax3_Pipeline_find_max_blocks1
INFO-FLOW: Append model float_safe_softmax3_Pipeline_exp_and_bucket2
INFO-FLOW: Append model float_safe_softmax3_Pipeline_normalize_blocks3
INFO-FLOW: Append model float_safe_softmax3
INFO-FLOW: Append model activation_accelerator_Pipeline_bf16_to_float_loop
INFO-FLOW: Append model activation_accelerator_Pipeline_bf16_to_float_loop4
INFO-FLOW: Append model float_add2
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_0_load0
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_0_load1
INFO-FLOW: Append model activation_accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: activation_accelerator_mux_164_16_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1 activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_mux_245_32_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_mux_73_32_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_buf0_RAM_AUTO_1R1W activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb activation_accelerator_x_RAM_1WNR_AUTO_1R1W activation_accelerator_y_RAM_AUTO_1R1W activation_accelerator_gmem0_m_axi activation_accelerator_gmem1_m_axi activation_accelerator_gmem2_m_axi activation_accelerator_control_s_axi activation_accelerator_Pipeline_stage_2_store activation_accelerator_Pipeline_bf16_to_float_loop11 float_layer_norm3_Pipeline_sum_blocks float_layer_norm3_Pipeline_var_blocks float_layer_norm3_Pipeline_normalize_blocks float_layer_norm3 activation_accelerator_Pipeline_bf16_to_float_loop10 float_rms_norm3_Pipeline_sum_sq_blocks float_rms_norm3_Pipeline_normalize_blocks float_rms_norm3 activation_accelerator_Pipeline_bf16_to_float_loop9 float_silu2 activation_accelerator_Pipeline_bf16_to_float_loop8 generic_erf_float_s float_gelu2 activation_accelerator_Pipeline_bf16_to_float_loop6 activation_accelerator_Pipeline_bf16_to_float_loop7 float_Multiply2 activation_accelerator_Pipeline_bf16_to_float_loop5 fmaxf float_safe_softmax3_Pipeline_find_max_blocks float_safe_softmax3_Pipeline_exp_and_bucket round_float32_to_bf16_ieee float_safe_softmax3_Pipeline_normalize_blocks float_safe_softmax3_Pipeline_find_max_blocks1 float_safe_softmax3_Pipeline_exp_and_bucket2 float_safe_softmax3_Pipeline_normalize_blocks3 float_safe_softmax3 activation_accelerator_Pipeline_bf16_to_float_loop activation_accelerator_Pipeline_bf16_to_float_loop4 float_add2 activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO-FLOW: Generating /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model activation_accelerator_mux_164_16_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_mux_245_32_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_mux_73_32_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_buf0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
INFO-FLOW: To file: write model activation_accelerator_x_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_y_RAM_AUTO_1R1W
INFO-FLOW: To file: write model activation_accelerator_gmem0_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem1_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem2_m_axi
INFO-FLOW: To file: write model activation_accelerator_control_s_axi
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_2_store
INFO-FLOW: To file: write model activation_accelerator_Pipeline_bf16_to_float_loop11
INFO-FLOW: To file: write model float_layer_norm3_Pipeline_sum_blocks
INFO-FLOW: To file: write model float_layer_norm3_Pipeline_var_blocks
INFO-FLOW: To file: write model float_layer_norm3_Pipeline_normalize_blocks
INFO-FLOW: To file: write model float_layer_norm3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_bf16_to_float_loop10
INFO-FLOW: To file: write model float_rms_norm3_Pipeline_sum_sq_blocks
INFO-FLOW: To file: write model float_rms_norm3_Pipeline_normalize_blocks
INFO-FLOW: To file: write model float_rms_norm3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_bf16_to_float_loop9
INFO-FLOW: To file: write model float_silu2
INFO-FLOW: To file: write model activation_accelerator_Pipeline_bf16_to_float_loop8
INFO-FLOW: To file: write model generic_erf_float_s
INFO-FLOW: To file: write model float_gelu2
INFO-FLOW: To file: write model activation_accelerator_Pipeline_bf16_to_float_loop6
INFO-FLOW: To file: write model activation_accelerator_Pipeline_bf16_to_float_loop7
INFO-FLOW: To file: write model float_Multiply2
INFO-FLOW: To file: write model activation_accelerator_Pipeline_bf16_to_float_loop5
INFO-FLOW: To file: write model fmaxf
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_find_max_blocks
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_exp_and_bucket
INFO-FLOW: To file: write model round_float32_to_bf16_ieee
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_normalize_blocks
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_find_max_blocks1
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_exp_and_bucket2
INFO-FLOW: To file: write model float_safe_softmax3_Pipeline_normalize_blocks3
INFO-FLOW: To file: write model float_safe_softmax3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_bf16_to_float_loop
INFO-FLOW: To file: write model activation_accelerator_Pipeline_bf16_to_float_loop4
INFO-FLOW: To file: write model float_add2
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_0_load0
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_0_load1
INFO-FLOW: To file: write model activation_accelerator
INFO-FLOW: Generating /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vhdl' dstVlogDir='/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vlog' tclDir='/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db' modelList='activation_accelerator_mux_164_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_245_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_73_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_buf0_RAM_AUTO_1R1W
activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
activation_accelerator_x_RAM_1WNR_AUTO_1R1W
activation_accelerator_y_RAM_AUTO_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_stage_2_store
activation_accelerator_Pipeline_bf16_to_float_loop11
float_layer_norm3_Pipeline_sum_blocks
float_layer_norm3_Pipeline_var_blocks
float_layer_norm3_Pipeline_normalize_blocks
float_layer_norm3
activation_accelerator_Pipeline_bf16_to_float_loop10
float_rms_norm3_Pipeline_sum_sq_blocks
float_rms_norm3_Pipeline_normalize_blocks
float_rms_norm3
activation_accelerator_Pipeline_bf16_to_float_loop9
float_silu2
activation_accelerator_Pipeline_bf16_to_float_loop8
generic_erf_float_s
float_gelu2
activation_accelerator_Pipeline_bf16_to_float_loop6
activation_accelerator_Pipeline_bf16_to_float_loop7
float_Multiply2
activation_accelerator_Pipeline_bf16_to_float_loop5
fmaxf
float_safe_softmax3_Pipeline_find_max_blocks
float_safe_softmax3_Pipeline_exp_and_bucket
round_float32_to_bf16_ieee
float_safe_softmax3_Pipeline_normalize_blocks
float_safe_softmax3_Pipeline_find_max_blocks1
float_safe_softmax3_Pipeline_exp_and_bucket2
float_safe_softmax3_Pipeline_normalize_blocks3
float_safe_softmax3
activation_accelerator_Pipeline_bf16_to_float_loop
activation_accelerator_Pipeline_bf16_to_float_loop4
float_add2
activation_accelerator_Pipeline_stage_0_load0
activation_accelerator_Pipeline_stage_0_load1
activation_accelerator
' expOnly='0'
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop11.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_sum_blocks.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_var_blocks.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop10.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_sum_sq_blocks.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop9.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop8.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_gelu2.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop6.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop7.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop5.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks1.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket2.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks3.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop4.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.compgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 34.49 seconds. CPU system time: 0.17 seconds. Elapsed time: 34.67 seconds; current allocated memory: 1.921 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='activation_accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fmaxf
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='activation_accelerator_mux_164_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_245_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_73_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_float_safe_softmax3_exp_x_RAM_1P_BRAM_1R1W
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_buf0_RAM_AUTO_1R1W
activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
activation_accelerator_x_RAM_1WNR_AUTO_1R1W
activation_accelerator_y_RAM_AUTO_1R1W
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_stage_2_store
activation_accelerator_Pipeline_bf16_to_float_loop11
float_layer_norm3_Pipeline_sum_blocks
float_layer_norm3_Pipeline_var_blocks
float_layer_norm3_Pipeline_normalize_blocks
float_layer_norm3
activation_accelerator_Pipeline_bf16_to_float_loop10
float_rms_norm3_Pipeline_sum_sq_blocks
float_rms_norm3_Pipeline_normalize_blocks
float_rms_norm3
activation_accelerator_Pipeline_bf16_to_float_loop9
float_silu2
activation_accelerator_Pipeline_bf16_to_float_loop8
generic_erf_float_s
float_gelu2
activation_accelerator_Pipeline_bf16_to_float_loop6
activation_accelerator_Pipeline_bf16_to_float_loop7
float_Multiply2
activation_accelerator_Pipeline_bf16_to_float_loop5
fmaxf
float_safe_softmax3_Pipeline_find_max_blocks
float_safe_softmax3_Pipeline_exp_and_bucket
round_float32_to_bf16_ieee
float_safe_softmax3_Pipeline_normalize_blocks
float_safe_softmax3_Pipeline_find_max_blocks1
float_safe_softmax3_Pipeline_exp_and_bucket2
float_safe_softmax3_Pipeline_normalize_blocks3
float_safe_softmax3
activation_accelerator_Pipeline_bf16_to_float_loop
activation_accelerator_Pipeline_bf16_to_float_loop4
float_add2
activation_accelerator_Pipeline_stage_0_load0
activation_accelerator_Pipeline_stage_0_load1
activation_accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-be.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop11.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_sum_blocks.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_var_blocks.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3_Pipeline_normalize_blocks.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_layer_norm3.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop10.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_sum_sq_blocks.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3_Pipeline_normalize_blocks.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_rms_norm3.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop9.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_silu2.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop8.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/generic_erf_float_s.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_gelu2.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop6.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop7.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_Multiply2.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop5.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_find_max_blocks1.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_exp_and_bucket2.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3_Pipeline_normalize_blocks3.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_safe_softmax3.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_bf16_to_float_loop4.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_add2.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         sc_get_clocks activation_accelerator 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute         source /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST activation_accelerator MODULE2INSTS {activation_accelerator activation_accelerator activation_accelerator_Pipeline_bf16_to_float_loop11 grp_activation_accelerator_Pipeline_bf16_to_float_loop11_fu_344 activation_accelerator_Pipeline_bf16_to_float_loop10 grp_activation_accelerator_Pipeline_bf16_to_float_loop10_fu_382 activation_accelerator_Pipeline_bf16_to_float_loop9 grp_activation_accelerator_Pipeline_bf16_to_float_loop9_fu_420 activation_accelerator_Pipeline_bf16_to_float_loop8 grp_activation_accelerator_Pipeline_bf16_to_float_loop8_fu_458 activation_accelerator_Pipeline_bf16_to_float_loop6 grp_activation_accelerator_Pipeline_bf16_to_float_loop6_fu_496 activation_accelerator_Pipeline_bf16_to_float_loop7 grp_activation_accelerator_Pipeline_bf16_to_float_loop7_fu_534 activation_accelerator_Pipeline_bf16_to_float_loop5 grp_activation_accelerator_Pipeline_bf16_to_float_loop5_fu_572 activation_accelerator_Pipeline_bf16_to_float_loop grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_610 activation_accelerator_Pipeline_bf16_to_float_loop4 grp_activation_accelerator_Pipeline_bf16_to_float_loop4_fu_648 activation_accelerator_Pipeline_stage_2_store grp_activation_accelerator_Pipeline_stage_2_store_fu_686 float_layer_norm3 grp_float_layer_norm3_fu_725 float_layer_norm3_Pipeline_sum_blocks grp_float_layer_norm3_Pipeline_sum_blocks_fu_336 float_layer_norm3_Pipeline_var_blocks grp_float_layer_norm3_Pipeline_var_blocks_fu_404 float_layer_norm3_Pipeline_normalize_blocks grp_float_layer_norm3_Pipeline_normalize_blocks_fu_473 float_rms_norm3 grp_float_rms_norm3_fu_777 float_rms_norm3_Pipeline_sum_sq_blocks grp_float_rms_norm3_Pipeline_sum_sq_blocks_fu_206 float_rms_norm3_Pipeline_normalize_blocks grp_float_rms_norm3_Pipeline_normalize_blocks_fu_274 float_silu2 grp_float_silu2_fu_829 float_gelu2 grp_float_gelu2_fu_881 generic_erf_float_s {grp_generic_erf_float_s_fu_914 grp_generic_erf_float_s_fu_919 grp_generic_erf_float_s_fu_924 grp_generic_erf_float_s_fu_929 grp_generic_erf_float_s_fu_934 grp_generic_erf_float_s_fu_939 grp_generic_erf_float_s_fu_944 grp_generic_erf_float_s_fu_949 grp_generic_erf_float_s_fu_954 grp_generic_erf_float_s_fu_959 grp_generic_erf_float_s_fu_964 grp_generic_erf_float_s_fu_969 grp_generic_erf_float_s_fu_974 grp_generic_erf_float_s_fu_979 grp_generic_erf_float_s_fu_984 grp_generic_erf_float_s_fu_989 grp_generic_erf_float_s_fu_994 grp_generic_erf_float_s_fu_999 grp_generic_erf_float_s_fu_1004 grp_generic_erf_float_s_fu_1009 grp_generic_erf_float_s_fu_1014 grp_generic_erf_float_s_fu_1019 grp_generic_erf_float_s_fu_1024 grp_generic_erf_float_s_fu_1029 grp_generic_erf_float_s_fu_1034 grp_generic_erf_float_s_fu_1039 grp_generic_erf_float_s_fu_1044 grp_generic_erf_float_s_fu_1049 grp_generic_erf_float_s_fu_1054 grp_generic_erf_float_s_fu_1059 grp_generic_erf_float_s_fu_1064 grp_generic_erf_float_s_fu_1069} float_Multiply2 grp_float_Multiply2_fu_933 float_safe_softmax3 grp_float_safe_softmax3_fu_1001 float_safe_softmax3_Pipeline_find_max_blocks grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_1644 fmaxf {local_max_1_fmaxf_fu_872 local_max_2_fmaxf_fu_880 local_max_3_fmaxf_fu_888 local_max_4_fmaxf_fu_894 local_max_5_fmaxf_fu_901 local_max_6_fmaxf_fu_907 local_max_7_fmaxf_fu_914 local_max_8_fmaxf_fu_920 local_max_9_fmaxf_fu_927 local_max_33_fmaxf_fu_933 local_max_34_fmaxf_fu_940 local_max_35_fmaxf_fu_946 local_max_36_fmaxf_fu_953 local_max_37_fmaxf_fu_959 local_max_38_fmaxf_fu_966 local_max_39_fmaxf_fu_972 local_max_40_fmaxf_fu_979 local_max_41_fmaxf_fu_985 local_max_42_fmaxf_fu_992 local_max_43_fmaxf_fu_998 local_max_44_fmaxf_fu_1005 local_max_45_fmaxf_fu_1011 local_max_46_fmaxf_fu_1018 local_max_47_fmaxf_fu_1024 local_max_48_fmaxf_fu_1031 local_max_49_fmaxf_fu_1037 local_max_50_fmaxf_fu_1044 local_max_51_fmaxf_fu_1050 local_max_52_fmaxf_fu_1057 local_max_53_fmaxf_fu_1063 local_max_55_fmaxf_fu_1070 grp_fmaxf_fu_1705 grp_fmaxf_fu_1711 local_max_1_fmaxf_fu_872 local_max_2_fmaxf_fu_880 local_max_3_fmaxf_fu_888 local_max_4_fmaxf_fu_894 local_max_5_fmaxf_fu_901 local_max_6_fmaxf_fu_907 local_max_7_fmaxf_fu_914 local_max_8_fmaxf_fu_920 local_max_9_fmaxf_fu_927 local_max_10_fmaxf_fu_933 local_max_11_fmaxf_fu_940 local_max_12_fmaxf_fu_946 local_max_13_fmaxf_fu_953 local_max_14_fmaxf_fu_959 local_max_15_fmaxf_fu_966 local_max_16_fmaxf_fu_972 local_max_17_fmaxf_fu_979 local_max_18_fmaxf_fu_985 local_max_19_fmaxf_fu_992 local_max_20_fmaxf_fu_998 local_max_21_fmaxf_fu_1005 local_max_22_fmaxf_fu_1011 local_max_23_fmaxf_fu_1018 local_max_24_fmaxf_fu_1024 local_max_25_fmaxf_fu_1031 local_max_26_fmaxf_fu_1037 local_max_27_fmaxf_fu_1044 local_max_28_fmaxf_fu_1050 local_max_29_fmaxf_fu_1057 local_max_30_fmaxf_fu_1063 local_max_32_fmaxf_fu_1070} float_safe_softmax3_Pipeline_exp_and_bucket grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_1720 float_safe_softmax3_Pipeline_normalize_blocks grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_1920 round_float32_to_bf16_ieee {tmp_94_round_float32_to_bf16_ieee_fu_2436 tmp_96_round_float32_to_bf16_ieee_fu_2442 tmp_98_round_float32_to_bf16_ieee_fu_2448 tmp_100_round_float32_to_bf16_ieee_fu_2454 tmp_102_round_float32_to_bf16_ieee_fu_2460 tmp_104_round_float32_to_bf16_ieee_fu_2466 tmp_106_round_float32_to_bf16_ieee_fu_2472 tmp_108_round_float32_to_bf16_ieee_fu_2478 tmp_110_round_float32_to_bf16_ieee_fu_2484 tmp_112_round_float32_to_bf16_ieee_fu_2490 tmp_114_round_float32_to_bf16_ieee_fu_2496 tmp_116_round_float32_to_bf16_ieee_fu_2502 tmp_118_round_float32_to_bf16_ieee_fu_2508 tmp_120_round_float32_to_bf16_ieee_fu_2514 tmp_122_round_float32_to_bf16_ieee_fu_2520 tmp_124_round_float32_to_bf16_ieee_fu_2526 tmp_126_round_float32_to_bf16_ieee_fu_2532 tmp_128_round_float32_to_bf16_ieee_fu_2538 tmp_130_round_float32_to_bf16_ieee_fu_2544 tmp_132_round_float32_to_bf16_ieee_fu_2550 tmp_134_round_float32_to_bf16_ieee_fu_2556 tmp_136_round_float32_to_bf16_ieee_fu_2562 tmp_138_round_float32_to_bf16_ieee_fu_2568 tmp_140_round_float32_to_bf16_ieee_fu_2574 tmp_142_round_float32_to_bf16_ieee_fu_2580 tmp_144_round_float32_to_bf16_ieee_fu_2586 tmp_146_round_float32_to_bf16_ieee_fu_2592 tmp_148_round_float32_to_bf16_ieee_fu_2598 tmp_150_round_float32_to_bf16_ieee_fu_2604 tmp_152_round_float32_to_bf16_ieee_fu_2610 tmp_154_round_float32_to_bf16_ieee_fu_2616 tmp_156_round_float32_to_bf16_ieee_fu_2622 tmp_31_round_float32_to_bf16_ieee_fu_2436 tmp_33_round_float32_to_bf16_ieee_fu_2442 tmp_35_round_float32_to_bf16_ieee_fu_2448 tmp_37_round_float32_to_bf16_ieee_fu_2454 tmp_39_round_float32_to_bf16_ieee_fu_2460 tmp_41_round_float32_to_bf16_ieee_fu_2466 tmp_43_round_float32_to_bf16_ieee_fu_2472 tmp_45_round_float32_to_bf16_ieee_fu_2478 tmp_47_round_float32_to_bf16_ieee_fu_2484 tmp_49_round_float32_to_bf16_ieee_fu_2490 tmp_51_round_float32_to_bf16_ieee_fu_2496 tmp_53_round_float32_to_bf16_ieee_fu_2502 tmp_55_round_float32_to_bf16_ieee_fu_2508 tmp_57_round_float32_to_bf16_ieee_fu_2514 tmp_59_round_float32_to_bf16_ieee_fu_2520 tmp_61_round_float32_to_bf16_ieee_fu_2526 tmp_63_round_float32_to_bf16_ieee_fu_2532 tmp_65_round_float32_to_bf16_ieee_fu_2538 tmp_67_round_float32_to_bf16_ieee_fu_2544 tmp_69_round_float32_to_bf16_ieee_fu_2550 tmp_71_round_float32_to_bf16_ieee_fu_2556 tmp_73_round_float32_to_bf16_ieee_fu_2562 tmp_75_round_float32_to_bf16_ieee_fu_2568 tmp_77_round_float32_to_bf16_ieee_fu_2574 tmp_79_round_float32_to_bf16_ieee_fu_2580 tmp_81_round_float32_to_bf16_ieee_fu_2586 tmp_83_round_float32_to_bf16_ieee_fu_2592 tmp_85_round_float32_to_bf16_ieee_fu_2598 tmp_87_round_float32_to_bf16_ieee_fu_2604 tmp_89_round_float32_to_bf16_ieee_fu_2610 tmp_91_round_float32_to_bf16_ieee_fu_2616 tmp_93_round_float32_to_bf16_ieee_fu_2622} float_safe_softmax3_Pipeline_find_max_blocks1 grp_float_safe_softmax3_Pipeline_find_max_blocks1_fu_2087 float_safe_softmax3_Pipeline_exp_and_bucket2 grp_float_safe_softmax3_Pipeline_exp_and_bucket2_fu_2148 float_safe_softmax3_Pipeline_normalize_blocks3 grp_float_safe_softmax3_Pipeline_normalize_blocks3_fu_2348 float_add2 grp_float_add2_fu_1053 activation_accelerator_Pipeline_stage_0_load0 grp_activation_accelerator_Pipeline_stage_0_load0_fu_1121 activation_accelerator_Pipeline_stage_0_load1 grp_activation_accelerator_Pipeline_stage_0_load1_fu_1130} INST2MODULE {activation_accelerator activation_accelerator grp_activation_accelerator_Pipeline_bf16_to_float_loop11_fu_344 activation_accelerator_Pipeline_bf16_to_float_loop11 grp_activation_accelerator_Pipeline_bf16_to_float_loop10_fu_382 activation_accelerator_Pipeline_bf16_to_float_loop10 grp_activation_accelerator_Pipeline_bf16_to_float_loop9_fu_420 activation_accelerator_Pipeline_bf16_to_float_loop9 grp_activation_accelerator_Pipeline_bf16_to_float_loop8_fu_458 activation_accelerator_Pipeline_bf16_to_float_loop8 grp_activation_accelerator_Pipeline_bf16_to_float_loop6_fu_496 activation_accelerator_Pipeline_bf16_to_float_loop6 grp_activation_accelerator_Pipeline_bf16_to_float_loop7_fu_534 activation_accelerator_Pipeline_bf16_to_float_loop7 grp_activation_accelerator_Pipeline_bf16_to_float_loop5_fu_572 activation_accelerator_Pipeline_bf16_to_float_loop5 grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_610 activation_accelerator_Pipeline_bf16_to_float_loop grp_activation_accelerator_Pipeline_bf16_to_float_loop4_fu_648 activation_accelerator_Pipeline_bf16_to_float_loop4 grp_activation_accelerator_Pipeline_stage_2_store_fu_686 activation_accelerator_Pipeline_stage_2_store grp_float_layer_norm3_fu_725 float_layer_norm3 grp_float_layer_norm3_Pipeline_sum_blocks_fu_336 float_layer_norm3_Pipeline_sum_blocks grp_float_layer_norm3_Pipeline_var_blocks_fu_404 float_layer_norm3_Pipeline_var_blocks grp_float_layer_norm3_Pipeline_normalize_blocks_fu_473 float_layer_norm3_Pipeline_normalize_blocks grp_float_rms_norm3_fu_777 float_rms_norm3 grp_float_rms_norm3_Pipeline_sum_sq_blocks_fu_206 float_rms_norm3_Pipeline_sum_sq_blocks grp_float_rms_norm3_Pipeline_normalize_blocks_fu_274 float_rms_norm3_Pipeline_normalize_blocks grp_float_silu2_fu_829 float_silu2 grp_float_gelu2_fu_881 float_gelu2 grp_generic_erf_float_s_fu_914 generic_erf_float_s grp_generic_erf_float_s_fu_919 generic_erf_float_s grp_generic_erf_float_s_fu_924 generic_erf_float_s grp_generic_erf_float_s_fu_929 generic_erf_float_s grp_generic_erf_float_s_fu_934 generic_erf_float_s grp_generic_erf_float_s_fu_939 generic_erf_float_s grp_generic_erf_float_s_fu_944 generic_erf_float_s grp_generic_erf_float_s_fu_949 generic_erf_float_s grp_generic_erf_float_s_fu_954 generic_erf_float_s grp_generic_erf_float_s_fu_959 generic_erf_float_s grp_generic_erf_float_s_fu_964 generic_erf_float_s grp_generic_erf_float_s_fu_969 generic_erf_float_s grp_generic_erf_float_s_fu_974 generic_erf_float_s grp_generic_erf_float_s_fu_979 generic_erf_float_s grp_generic_erf_float_s_fu_984 generic_erf_float_s grp_generic_erf_float_s_fu_989 generic_erf_float_s grp_generic_erf_float_s_fu_994 generic_erf_float_s grp_generic_erf_float_s_fu_999 generic_erf_float_s grp_generic_erf_float_s_fu_1004 generic_erf_float_s grp_generic_erf_float_s_fu_1009 generic_erf_float_s grp_generic_erf_float_s_fu_1014 generic_erf_float_s grp_generic_erf_float_s_fu_1019 generic_erf_float_s grp_generic_erf_float_s_fu_1024 generic_erf_float_s grp_generic_erf_float_s_fu_1029 generic_erf_float_s grp_generic_erf_float_s_fu_1034 generic_erf_float_s grp_generic_erf_float_s_fu_1039 generic_erf_float_s grp_generic_erf_float_s_fu_1044 generic_erf_float_s grp_generic_erf_float_s_fu_1049 generic_erf_float_s grp_generic_erf_float_s_fu_1054 generic_erf_float_s grp_generic_erf_float_s_fu_1059 generic_erf_float_s grp_generic_erf_float_s_fu_1064 generic_erf_float_s grp_generic_erf_float_s_fu_1069 generic_erf_float_s grp_float_Multiply2_fu_933 float_Multiply2 grp_float_safe_softmax3_fu_1001 float_safe_softmax3 grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_1644 float_safe_softmax3_Pipeline_find_max_blocks local_max_1_fmaxf_fu_872 fmaxf local_max_2_fmaxf_fu_880 fmaxf local_max_3_fmaxf_fu_888 fmaxf local_max_4_fmaxf_fu_894 fmaxf local_max_5_fmaxf_fu_901 fmaxf local_max_6_fmaxf_fu_907 fmaxf local_max_7_fmaxf_fu_914 fmaxf local_max_8_fmaxf_fu_920 fmaxf local_max_9_fmaxf_fu_927 fmaxf local_max_33_fmaxf_fu_933 fmaxf local_max_34_fmaxf_fu_940 fmaxf local_max_35_fmaxf_fu_946 fmaxf local_max_36_fmaxf_fu_953 fmaxf local_max_37_fmaxf_fu_959 fmaxf local_max_38_fmaxf_fu_966 fmaxf local_max_39_fmaxf_fu_972 fmaxf local_max_40_fmaxf_fu_979 fmaxf local_max_41_fmaxf_fu_985 fmaxf local_max_42_fmaxf_fu_992 fmaxf local_max_43_fmaxf_fu_998 fmaxf local_max_44_fmaxf_fu_1005 fmaxf local_max_45_fmaxf_fu_1011 fmaxf local_max_46_fmaxf_fu_1018 fmaxf local_max_47_fmaxf_fu_1024 fmaxf local_max_48_fmaxf_fu_1031 fmaxf local_max_49_fmaxf_fu_1037 fmaxf local_max_50_fmaxf_fu_1044 fmaxf local_max_51_fmaxf_fu_1050 fmaxf local_max_52_fmaxf_fu_1057 fmaxf local_max_53_fmaxf_fu_1063 fmaxf local_max_55_fmaxf_fu_1070 fmaxf grp_fmaxf_fu_1705 fmaxf grp_fmaxf_fu_1711 fmaxf grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_1720 float_safe_softmax3_Pipeline_exp_and_bucket grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_1920 float_safe_softmax3_Pipeline_normalize_blocks tmp_94_round_float32_to_bf16_ieee_fu_2436 round_float32_to_bf16_ieee tmp_96_round_float32_to_bf16_ieee_fu_2442 round_float32_to_bf16_ieee tmp_98_round_float32_to_bf16_ieee_fu_2448 round_float32_to_bf16_ieee tmp_100_round_float32_to_bf16_ieee_fu_2454 round_float32_to_bf16_ieee tmp_102_round_float32_to_bf16_ieee_fu_2460 round_float32_to_bf16_ieee tmp_104_round_float32_to_bf16_ieee_fu_2466 round_float32_to_bf16_ieee tmp_106_round_float32_to_bf16_ieee_fu_2472 round_float32_to_bf16_ieee tmp_108_round_float32_to_bf16_ieee_fu_2478 round_float32_to_bf16_ieee tmp_110_round_float32_to_bf16_ieee_fu_2484 round_float32_to_bf16_ieee tmp_112_round_float32_to_bf16_ieee_fu_2490 round_float32_to_bf16_ieee tmp_114_round_float32_to_bf16_ieee_fu_2496 round_float32_to_bf16_ieee tmp_116_round_float32_to_bf16_ieee_fu_2502 round_float32_to_bf16_ieee tmp_118_round_float32_to_bf16_ieee_fu_2508 round_float32_to_bf16_ieee tmp_120_round_float32_to_bf16_ieee_fu_2514 round_float32_to_bf16_ieee tmp_122_round_float32_to_bf16_ieee_fu_2520 round_float32_to_bf16_ieee tmp_124_round_float32_to_bf16_ieee_fu_2526 round_float32_to_bf16_ieee tmp_126_round_float32_to_bf16_ieee_fu_2532 round_float32_to_bf16_ieee tmp_128_round_float32_to_bf16_ieee_fu_2538 round_float32_to_bf16_ieee tmp_130_round_float32_to_bf16_ieee_fu_2544 round_float32_to_bf16_ieee tmp_132_round_float32_to_bf16_ieee_fu_2550 round_float32_to_bf16_ieee tmp_134_round_float32_to_bf16_ieee_fu_2556 round_float32_to_bf16_ieee tmp_136_round_float32_to_bf16_ieee_fu_2562 round_float32_to_bf16_ieee tmp_138_round_float32_to_bf16_ieee_fu_2568 round_float32_to_bf16_ieee tmp_140_round_float32_to_bf16_ieee_fu_2574 round_float32_to_bf16_ieee tmp_142_round_float32_to_bf16_ieee_fu_2580 round_float32_to_bf16_ieee tmp_144_round_float32_to_bf16_ieee_fu_2586 round_float32_to_bf16_ieee tmp_146_round_float32_to_bf16_ieee_fu_2592 round_float32_to_bf16_ieee tmp_148_round_float32_to_bf16_ieee_fu_2598 round_float32_to_bf16_ieee tmp_150_round_float32_to_bf16_ieee_fu_2604 round_float32_to_bf16_ieee tmp_152_round_float32_to_bf16_ieee_fu_2610 round_float32_to_bf16_ieee tmp_154_round_float32_to_bf16_ieee_fu_2616 round_float32_to_bf16_ieee tmp_156_round_float32_to_bf16_ieee_fu_2622 round_float32_to_bf16_ieee grp_float_safe_softmax3_Pipeline_find_max_blocks1_fu_2087 float_safe_softmax3_Pipeline_find_max_blocks1 local_max_10_fmaxf_fu_933 fmaxf local_max_11_fmaxf_fu_940 fmaxf local_max_12_fmaxf_fu_946 fmaxf local_max_13_fmaxf_fu_953 fmaxf local_max_14_fmaxf_fu_959 fmaxf local_max_15_fmaxf_fu_966 fmaxf local_max_16_fmaxf_fu_972 fmaxf local_max_17_fmaxf_fu_979 fmaxf local_max_18_fmaxf_fu_985 fmaxf local_max_19_fmaxf_fu_992 fmaxf local_max_20_fmaxf_fu_998 fmaxf local_max_21_fmaxf_fu_1005 fmaxf local_max_22_fmaxf_fu_1011 fmaxf local_max_23_fmaxf_fu_1018 fmaxf local_max_24_fmaxf_fu_1024 fmaxf local_max_25_fmaxf_fu_1031 fmaxf local_max_26_fmaxf_fu_1037 fmaxf local_max_27_fmaxf_fu_1044 fmaxf local_max_28_fmaxf_fu_1050 fmaxf local_max_29_fmaxf_fu_1057 fmaxf local_max_30_fmaxf_fu_1063 fmaxf local_max_32_fmaxf_fu_1070 fmaxf grp_float_safe_softmax3_Pipeline_exp_and_bucket2_fu_2148 float_safe_softmax3_Pipeline_exp_and_bucket2 grp_float_safe_softmax3_Pipeline_normalize_blocks3_fu_2348 float_safe_softmax3_Pipeline_normalize_blocks3 tmp_31_round_float32_to_bf16_ieee_fu_2436 round_float32_to_bf16_ieee tmp_33_round_float32_to_bf16_ieee_fu_2442 round_float32_to_bf16_ieee tmp_35_round_float32_to_bf16_ieee_fu_2448 round_float32_to_bf16_ieee tmp_37_round_float32_to_bf16_ieee_fu_2454 round_float32_to_bf16_ieee tmp_39_round_float32_to_bf16_ieee_fu_2460 round_float32_to_bf16_ieee tmp_41_round_float32_to_bf16_ieee_fu_2466 round_float32_to_bf16_ieee tmp_43_round_float32_to_bf16_ieee_fu_2472 round_float32_to_bf16_ieee tmp_45_round_float32_to_bf16_ieee_fu_2478 round_float32_to_bf16_ieee tmp_47_round_float32_to_bf16_ieee_fu_2484 round_float32_to_bf16_ieee tmp_49_round_float32_to_bf16_ieee_fu_2490 round_float32_to_bf16_ieee tmp_51_round_float32_to_bf16_ieee_fu_2496 round_float32_to_bf16_ieee tmp_53_round_float32_to_bf16_ieee_fu_2502 round_float32_to_bf16_ieee tmp_55_round_float32_to_bf16_ieee_fu_2508 round_float32_to_bf16_ieee tmp_57_round_float32_to_bf16_ieee_fu_2514 round_float32_to_bf16_ieee tmp_59_round_float32_to_bf16_ieee_fu_2520 round_float32_to_bf16_ieee tmp_61_round_float32_to_bf16_ieee_fu_2526 round_float32_to_bf16_ieee tmp_63_round_float32_to_bf16_ieee_fu_2532 round_float32_to_bf16_ieee tmp_65_round_float32_to_bf16_ieee_fu_2538 round_float32_to_bf16_ieee tmp_67_round_float32_to_bf16_ieee_fu_2544 round_float32_to_bf16_ieee tmp_69_round_float32_to_bf16_ieee_fu_2550 round_float32_to_bf16_ieee tmp_71_round_float32_to_bf16_ieee_fu_2556 round_float32_to_bf16_ieee tmp_73_round_float32_to_bf16_ieee_fu_2562 round_float32_to_bf16_ieee tmp_75_round_float32_to_bf16_ieee_fu_2568 round_float32_to_bf16_ieee tmp_77_round_float32_to_bf16_ieee_fu_2574 round_float32_to_bf16_ieee tmp_79_round_float32_to_bf16_ieee_fu_2580 round_float32_to_bf16_ieee tmp_81_round_float32_to_bf16_ieee_fu_2586 round_float32_to_bf16_ieee tmp_83_round_float32_to_bf16_ieee_fu_2592 round_float32_to_bf16_ieee tmp_85_round_float32_to_bf16_ieee_fu_2598 round_float32_to_bf16_ieee tmp_87_round_float32_to_bf16_ieee_fu_2604 round_float32_to_bf16_ieee tmp_89_round_float32_to_bf16_ieee_fu_2610 round_float32_to_bf16_ieee tmp_91_round_float32_to_bf16_ieee_fu_2616 round_float32_to_bf16_ieee tmp_93_round_float32_to_bf16_ieee_fu_2622 round_float32_to_bf16_ieee grp_float_add2_fu_1053 float_add2 grp_activation_accelerator_Pipeline_stage_0_load0_fu_1121 activation_accelerator_Pipeline_stage_0_load0 grp_activation_accelerator_Pipeline_stage_0_load1_fu_1130 activation_accelerator_Pipeline_stage_0_load1} INSTDATA {activation_accelerator {DEPTH 1 CHILDREN {grp_activation_accelerator_Pipeline_bf16_to_float_loop11_fu_344 grp_activation_accelerator_Pipeline_bf16_to_float_loop10_fu_382 grp_activation_accelerator_Pipeline_bf16_to_float_loop9_fu_420 grp_activation_accelerator_Pipeline_bf16_to_float_loop8_fu_458 grp_activation_accelerator_Pipeline_bf16_to_float_loop6_fu_496 grp_activation_accelerator_Pipeline_bf16_to_float_loop7_fu_534 grp_activation_accelerator_Pipeline_bf16_to_float_loop5_fu_572 grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_610 grp_activation_accelerator_Pipeline_bf16_to_float_loop4_fu_648 grp_activation_accelerator_Pipeline_stage_2_store_fu_686 grp_float_layer_norm3_fu_725 grp_float_rms_norm3_fu_777 grp_float_silu2_fu_829 grp_float_gelu2_fu_881 grp_float_Multiply2_fu_933 grp_float_safe_softmax3_fu_1001 grp_float_add2_fu_1053 grp_activation_accelerator_Pipeline_stage_0_load0_fu_1121 grp_activation_accelerator_Pipeline_stage_0_load1_fu_1130}} grp_activation_accelerator_Pipeline_bf16_to_float_loop11_fu_344 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_bf16_to_float_loop10_fu_382 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_bf16_to_float_loop9_fu_420 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_bf16_to_float_loop8_fu_458 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_bf16_to_float_loop6_fu_496 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_bf16_to_float_loop7_fu_534 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_bf16_to_float_loop5_fu_572 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_610 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_bf16_to_float_loop4_fu_648 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_2_store_fu_686 {DEPTH 2 CHILDREN {}} grp_float_layer_norm3_fu_725 {DEPTH 2 CHILDREN {grp_float_layer_norm3_Pipeline_sum_blocks_fu_336 grp_float_layer_norm3_Pipeline_var_blocks_fu_404 grp_float_layer_norm3_Pipeline_normalize_blocks_fu_473}} grp_float_layer_norm3_Pipeline_sum_blocks_fu_336 {DEPTH 3 CHILDREN {}} grp_float_layer_norm3_Pipeline_var_blocks_fu_404 {DEPTH 3 CHILDREN {}} grp_float_layer_norm3_Pipeline_normalize_blocks_fu_473 {DEPTH 3 CHILDREN {}} grp_float_rms_norm3_fu_777 {DEPTH 2 CHILDREN {grp_float_rms_norm3_Pipeline_sum_sq_blocks_fu_206 grp_float_rms_norm3_Pipeline_normalize_blocks_fu_274}} grp_float_rms_norm3_Pipeline_sum_sq_blocks_fu_206 {DEPTH 3 CHILDREN {}} grp_float_rms_norm3_Pipeline_normalize_blocks_fu_274 {DEPTH 3 CHILDREN {}} grp_float_silu2_fu_829 {DEPTH 2 CHILDREN {}} grp_float_gelu2_fu_881 {DEPTH 2 CHILDREN {grp_generic_erf_float_s_fu_914 grp_generic_erf_float_s_fu_919 grp_generic_erf_float_s_fu_924 grp_generic_erf_float_s_fu_929 grp_generic_erf_float_s_fu_934 grp_generic_erf_float_s_fu_939 grp_generic_erf_float_s_fu_944 grp_generic_erf_float_s_fu_949 grp_generic_erf_float_s_fu_954 grp_generic_erf_float_s_fu_959 grp_generic_erf_float_s_fu_964 grp_generic_erf_float_s_fu_969 grp_generic_erf_float_s_fu_974 grp_generic_erf_float_s_fu_979 grp_generic_erf_float_s_fu_984 grp_generic_erf_float_s_fu_989 grp_generic_erf_float_s_fu_994 grp_generic_erf_float_s_fu_999 grp_generic_erf_float_s_fu_1004 grp_generic_erf_float_s_fu_1009 grp_generic_erf_float_s_fu_1014 grp_generic_erf_float_s_fu_1019 grp_generic_erf_float_s_fu_1024 grp_generic_erf_float_s_fu_1029 grp_generic_erf_float_s_fu_1034 grp_generic_erf_float_s_fu_1039 grp_generic_erf_float_s_fu_1044 grp_generic_erf_float_s_fu_1049 grp_generic_erf_float_s_fu_1054 grp_generic_erf_float_s_fu_1059 grp_generic_erf_float_s_fu_1064 grp_generic_erf_float_s_fu_1069}} grp_generic_erf_float_s_fu_914 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_919 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_924 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_929 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_934 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_939 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_944 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_949 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_954 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_959 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_964 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_969 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_974 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_979 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_984 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_989 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_994 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_999 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1004 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1009 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1014 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1019 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1024 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1029 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1034 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1039 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1044 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1049 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1054 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1059 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1064 {DEPTH 3 CHILDREN {}} grp_generic_erf_float_s_fu_1069 {DEPTH 3 CHILDREN {}} grp_float_Multiply2_fu_933 {DEPTH 2 CHILDREN {}} grp_float_safe_softmax3_fu_1001 {DEPTH 2 CHILDREN {grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_1644 grp_fmaxf_fu_1705 grp_fmaxf_fu_1711 grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_1720 grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_1920 grp_float_safe_softmax3_Pipeline_find_max_blocks1_fu_2087 grp_float_safe_softmax3_Pipeline_exp_and_bucket2_fu_2148 grp_float_safe_softmax3_Pipeline_normalize_blocks3_fu_2348}} grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_1644 {DEPTH 3 CHILDREN {local_max_1_fmaxf_fu_872 local_max_2_fmaxf_fu_880 local_max_3_fmaxf_fu_888 local_max_4_fmaxf_fu_894 local_max_5_fmaxf_fu_901 local_max_6_fmaxf_fu_907 local_max_7_fmaxf_fu_914 local_max_8_fmaxf_fu_920 local_max_9_fmaxf_fu_927 local_max_33_fmaxf_fu_933 local_max_34_fmaxf_fu_940 local_max_35_fmaxf_fu_946 local_max_36_fmaxf_fu_953 local_max_37_fmaxf_fu_959 local_max_38_fmaxf_fu_966 local_max_39_fmaxf_fu_972 local_max_40_fmaxf_fu_979 local_max_41_fmaxf_fu_985 local_max_42_fmaxf_fu_992 local_max_43_fmaxf_fu_998 local_max_44_fmaxf_fu_1005 local_max_45_fmaxf_fu_1011 local_max_46_fmaxf_fu_1018 local_max_47_fmaxf_fu_1024 local_max_48_fmaxf_fu_1031 local_max_49_fmaxf_fu_1037 local_max_50_fmaxf_fu_1044 local_max_51_fmaxf_fu_1050 local_max_52_fmaxf_fu_1057 local_max_53_fmaxf_fu_1063 local_max_55_fmaxf_fu_1070}} local_max_1_fmaxf_fu_872 {DEPTH 4 CHILDREN {}} local_max_2_fmaxf_fu_880 {DEPTH 4 CHILDREN {}} local_max_3_fmaxf_fu_888 {DEPTH 4 CHILDREN {}} local_max_4_fmaxf_fu_894 {DEPTH 4 CHILDREN {}} local_max_5_fmaxf_fu_901 {DEPTH 4 CHILDREN {}} local_max_6_fmaxf_fu_907 {DEPTH 4 CHILDREN {}} local_max_7_fmaxf_fu_914 {DEPTH 4 CHILDREN {}} local_max_8_fmaxf_fu_920 {DEPTH 4 CHILDREN {}} local_max_9_fmaxf_fu_927 {DEPTH 4 CHILDREN {}} local_max_33_fmaxf_fu_933 {DEPTH 4 CHILDREN {}} local_max_34_fmaxf_fu_940 {DEPTH 4 CHILDREN {}} local_max_35_fmaxf_fu_946 {DEPTH 4 CHILDREN {}} local_max_36_fmaxf_fu_953 {DEPTH 4 CHILDREN {}} local_max_37_fmaxf_fu_959 {DEPTH 4 CHILDREN {}} local_max_38_fmaxf_fu_966 {DEPTH 4 CHILDREN {}} local_max_39_fmaxf_fu_972 {DEPTH 4 CHILDREN {}} local_max_40_fmaxf_fu_979 {DEPTH 4 CHILDREN {}} local_max_41_fmaxf_fu_985 {DEPTH 4 CHILDREN {}} local_max_42_fmaxf_fu_992 {DEPTH 4 CHILDREN {}} local_max_43_fmaxf_fu_998 {DEPTH 4 CHILDREN {}} local_max_44_fmaxf_fu_1005 {DEPTH 4 CHILDREN {}} local_max_45_fmaxf_fu_1011 {DEPTH 4 CHILDREN {}} local_max_46_fmaxf_fu_1018 {DEPTH 4 CHILDREN {}} local_max_47_fmaxf_fu_1024 {DEPTH 4 CHILDREN {}} local_max_48_fmaxf_fu_1031 {DEPTH 4 CHILDREN {}} local_max_49_fmaxf_fu_1037 {DEPTH 4 CHILDREN {}} local_max_50_fmaxf_fu_1044 {DEPTH 4 CHILDREN {}} local_max_51_fmaxf_fu_1050 {DEPTH 4 CHILDREN {}} local_max_52_fmaxf_fu_1057 {DEPTH 4 CHILDREN {}} local_max_53_fmaxf_fu_1063 {DEPTH 4 CHILDREN {}} local_max_55_fmaxf_fu_1070 {DEPTH 4 CHILDREN {}} grp_fmaxf_fu_1705 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1711 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_1720 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_1920 {DEPTH 3 CHILDREN {tmp_94_round_float32_to_bf16_ieee_fu_2436 tmp_96_round_float32_to_bf16_ieee_fu_2442 tmp_98_round_float32_to_bf16_ieee_fu_2448 tmp_100_round_float32_to_bf16_ieee_fu_2454 tmp_102_round_float32_to_bf16_ieee_fu_2460 tmp_104_round_float32_to_bf16_ieee_fu_2466 tmp_106_round_float32_to_bf16_ieee_fu_2472 tmp_108_round_float32_to_bf16_ieee_fu_2478 tmp_110_round_float32_to_bf16_ieee_fu_2484 tmp_112_round_float32_to_bf16_ieee_fu_2490 tmp_114_round_float32_to_bf16_ieee_fu_2496 tmp_116_round_float32_to_bf16_ieee_fu_2502 tmp_118_round_float32_to_bf16_ieee_fu_2508 tmp_120_round_float32_to_bf16_ieee_fu_2514 tmp_122_round_float32_to_bf16_ieee_fu_2520 tmp_124_round_float32_to_bf16_ieee_fu_2526 tmp_126_round_float32_to_bf16_ieee_fu_2532 tmp_128_round_float32_to_bf16_ieee_fu_2538 tmp_130_round_float32_to_bf16_ieee_fu_2544 tmp_132_round_float32_to_bf16_ieee_fu_2550 tmp_134_round_float32_to_bf16_ieee_fu_2556 tmp_136_round_float32_to_bf16_ieee_fu_2562 tmp_138_round_float32_to_bf16_ieee_fu_2568 tmp_140_round_float32_to_bf16_ieee_fu_2574 tmp_142_round_float32_to_bf16_ieee_fu_2580 tmp_144_round_float32_to_bf16_ieee_fu_2586 tmp_146_round_float32_to_bf16_ieee_fu_2592 tmp_148_round_float32_to_bf16_ieee_fu_2598 tmp_150_round_float32_to_bf16_ieee_fu_2604 tmp_152_round_float32_to_bf16_ieee_fu_2610 tmp_154_round_float32_to_bf16_ieee_fu_2616 tmp_156_round_float32_to_bf16_ieee_fu_2622}} tmp_94_round_float32_to_bf16_ieee_fu_2436 {DEPTH 4 CHILDREN {}} tmp_96_round_float32_to_bf16_ieee_fu_2442 {DEPTH 4 CHILDREN {}} tmp_98_round_float32_to_bf16_ieee_fu_2448 {DEPTH 4 CHILDREN {}} tmp_100_round_float32_to_bf16_ieee_fu_2454 {DEPTH 4 CHILDREN {}} tmp_102_round_float32_to_bf16_ieee_fu_2460 {DEPTH 4 CHILDREN {}} tmp_104_round_float32_to_bf16_ieee_fu_2466 {DEPTH 4 CHILDREN {}} tmp_106_round_float32_to_bf16_ieee_fu_2472 {DEPTH 4 CHILDREN {}} tmp_108_round_float32_to_bf16_ieee_fu_2478 {DEPTH 4 CHILDREN {}} tmp_110_round_float32_to_bf16_ieee_fu_2484 {DEPTH 4 CHILDREN {}} tmp_112_round_float32_to_bf16_ieee_fu_2490 {DEPTH 4 CHILDREN {}} tmp_114_round_float32_to_bf16_ieee_fu_2496 {DEPTH 4 CHILDREN {}} tmp_116_round_float32_to_bf16_ieee_fu_2502 {DEPTH 4 CHILDREN {}} tmp_118_round_float32_to_bf16_ieee_fu_2508 {DEPTH 4 CHILDREN {}} tmp_120_round_float32_to_bf16_ieee_fu_2514 {DEPTH 4 CHILDREN {}} tmp_122_round_float32_to_bf16_ieee_fu_2520 {DEPTH 4 CHILDREN {}} tmp_124_round_float32_to_bf16_ieee_fu_2526 {DEPTH 4 CHILDREN {}} tmp_126_round_float32_to_bf16_ieee_fu_2532 {DEPTH 4 CHILDREN {}} tmp_128_round_float32_to_bf16_ieee_fu_2538 {DEPTH 4 CHILDREN {}} tmp_130_round_float32_to_bf16_ieee_fu_2544 {DEPTH 4 CHILDREN {}} tmp_132_round_float32_to_bf16_ieee_fu_2550 {DEPTH 4 CHILDREN {}} tmp_134_round_float32_to_bf16_ieee_fu_2556 {DEPTH 4 CHILDREN {}} tmp_136_round_float32_to_bf16_ieee_fu_2562 {DEPTH 4 CHILDREN {}} tmp_138_round_float32_to_bf16_ieee_fu_2568 {DEPTH 4 CHILDREN {}} tmp_140_round_float32_to_bf16_ieee_fu_2574 {DEPTH 4 CHILDREN {}} tmp_142_round_float32_to_bf16_ieee_fu_2580 {DEPTH 4 CHILDREN {}} tmp_144_round_float32_to_bf16_ieee_fu_2586 {DEPTH 4 CHILDREN {}} tmp_146_round_float32_to_bf16_ieee_fu_2592 {DEPTH 4 CHILDREN {}} tmp_148_round_float32_to_bf16_ieee_fu_2598 {DEPTH 4 CHILDREN {}} tmp_150_round_float32_to_bf16_ieee_fu_2604 {DEPTH 4 CHILDREN {}} tmp_152_round_float32_to_bf16_ieee_fu_2610 {DEPTH 4 CHILDREN {}} tmp_154_round_float32_to_bf16_ieee_fu_2616 {DEPTH 4 CHILDREN {}} tmp_156_round_float32_to_bf16_ieee_fu_2622 {DEPTH 4 CHILDREN {}} grp_float_safe_softmax3_Pipeline_find_max_blocks1_fu_2087 {DEPTH 3 CHILDREN {local_max_1_fmaxf_fu_872 local_max_2_fmaxf_fu_880 local_max_3_fmaxf_fu_888 local_max_4_fmaxf_fu_894 local_max_5_fmaxf_fu_901 local_max_6_fmaxf_fu_907 local_max_7_fmaxf_fu_914 local_max_8_fmaxf_fu_920 local_max_9_fmaxf_fu_927 local_max_10_fmaxf_fu_933 local_max_11_fmaxf_fu_940 local_max_12_fmaxf_fu_946 local_max_13_fmaxf_fu_953 local_max_14_fmaxf_fu_959 local_max_15_fmaxf_fu_966 local_max_16_fmaxf_fu_972 local_max_17_fmaxf_fu_979 local_max_18_fmaxf_fu_985 local_max_19_fmaxf_fu_992 local_max_20_fmaxf_fu_998 local_max_21_fmaxf_fu_1005 local_max_22_fmaxf_fu_1011 local_max_23_fmaxf_fu_1018 local_max_24_fmaxf_fu_1024 local_max_25_fmaxf_fu_1031 local_max_26_fmaxf_fu_1037 local_max_27_fmaxf_fu_1044 local_max_28_fmaxf_fu_1050 local_max_29_fmaxf_fu_1057 local_max_30_fmaxf_fu_1063 local_max_32_fmaxf_fu_1070}} local_max_10_fmaxf_fu_933 {DEPTH 4 CHILDREN {}} local_max_11_fmaxf_fu_940 {DEPTH 4 CHILDREN {}} local_max_12_fmaxf_fu_946 {DEPTH 4 CHILDREN {}} local_max_13_fmaxf_fu_953 {DEPTH 4 CHILDREN {}} local_max_14_fmaxf_fu_959 {DEPTH 4 CHILDREN {}} local_max_15_fmaxf_fu_966 {DEPTH 4 CHILDREN {}} local_max_16_fmaxf_fu_972 {DEPTH 4 CHILDREN {}} local_max_17_fmaxf_fu_979 {DEPTH 4 CHILDREN {}} local_max_18_fmaxf_fu_985 {DEPTH 4 CHILDREN {}} local_max_19_fmaxf_fu_992 {DEPTH 4 CHILDREN {}} local_max_20_fmaxf_fu_998 {DEPTH 4 CHILDREN {}} local_max_21_fmaxf_fu_1005 {DEPTH 4 CHILDREN {}} local_max_22_fmaxf_fu_1011 {DEPTH 4 CHILDREN {}} local_max_23_fmaxf_fu_1018 {DEPTH 4 CHILDREN {}} local_max_24_fmaxf_fu_1024 {DEPTH 4 CHILDREN {}} local_max_25_fmaxf_fu_1031 {DEPTH 4 CHILDREN {}} local_max_26_fmaxf_fu_1037 {DEPTH 4 CHILDREN {}} local_max_27_fmaxf_fu_1044 {DEPTH 4 CHILDREN {}} local_max_28_fmaxf_fu_1050 {DEPTH 4 CHILDREN {}} local_max_29_fmaxf_fu_1057 {DEPTH 4 CHILDREN {}} local_max_30_fmaxf_fu_1063 {DEPTH 4 CHILDREN {}} local_max_32_fmaxf_fu_1070 {DEPTH 4 CHILDREN {}} grp_float_safe_softmax3_Pipeline_exp_and_bucket2_fu_2148 {DEPTH 3 CHILDREN {}} grp_float_safe_softmax3_Pipeline_normalize_blocks3_fu_2348 {DEPTH 3 CHILDREN {tmp_31_round_float32_to_bf16_ieee_fu_2436 tmp_33_round_float32_to_bf16_ieee_fu_2442 tmp_35_round_float32_to_bf16_ieee_fu_2448 tmp_37_round_float32_to_bf16_ieee_fu_2454 tmp_39_round_float32_to_bf16_ieee_fu_2460 tmp_41_round_float32_to_bf16_ieee_fu_2466 tmp_43_round_float32_to_bf16_ieee_fu_2472 tmp_45_round_float32_to_bf16_ieee_fu_2478 tmp_47_round_float32_to_bf16_ieee_fu_2484 tmp_49_round_float32_to_bf16_ieee_fu_2490 tmp_51_round_float32_to_bf16_ieee_fu_2496 tmp_53_round_float32_to_bf16_ieee_fu_2502 tmp_55_round_float32_to_bf16_ieee_fu_2508 tmp_57_round_float32_to_bf16_ieee_fu_2514 tmp_59_round_float32_to_bf16_ieee_fu_2520 tmp_61_round_float32_to_bf16_ieee_fu_2526 tmp_63_round_float32_to_bf16_ieee_fu_2532 tmp_65_round_float32_to_bf16_ieee_fu_2538 tmp_67_round_float32_to_bf16_ieee_fu_2544 tmp_69_round_float32_to_bf16_ieee_fu_2550 tmp_71_round_float32_to_bf16_ieee_fu_2556 tmp_73_round_float32_to_bf16_ieee_fu_2562 tmp_75_round_float32_to_bf16_ieee_fu_2568 tmp_77_round_float32_to_bf16_ieee_fu_2574 tmp_79_round_float32_to_bf16_ieee_fu_2580 tmp_81_round_float32_to_bf16_ieee_fu_2586 tmp_83_round_float32_to_bf16_ieee_fu_2592 tmp_85_round_float32_to_bf16_ieee_fu_2598 tmp_87_round_float32_to_bf16_ieee_fu_2604 tmp_89_round_float32_to_bf16_ieee_fu_2610 tmp_91_round_float32_to_bf16_ieee_fu_2616 tmp_93_round_float32_to_bf16_ieee_fu_2622}} tmp_31_round_float32_to_bf16_ieee_fu_2436 {DEPTH 4 CHILDREN {}} tmp_33_round_float32_to_bf16_ieee_fu_2442 {DEPTH 4 CHILDREN {}} tmp_35_round_float32_to_bf16_ieee_fu_2448 {DEPTH 4 CHILDREN {}} tmp_37_round_float32_to_bf16_ieee_fu_2454 {DEPTH 4 CHILDREN {}} tmp_39_round_float32_to_bf16_ieee_fu_2460 {DEPTH 4 CHILDREN {}} tmp_41_round_float32_to_bf16_ieee_fu_2466 {DEPTH 4 CHILDREN {}} tmp_43_round_float32_to_bf16_ieee_fu_2472 {DEPTH 4 CHILDREN {}} tmp_45_round_float32_to_bf16_ieee_fu_2478 {DEPTH 4 CHILDREN {}} tmp_47_round_float32_to_bf16_ieee_fu_2484 {DEPTH 4 CHILDREN {}} tmp_49_round_float32_to_bf16_ieee_fu_2490 {DEPTH 4 CHILDREN {}} tmp_51_round_float32_to_bf16_ieee_fu_2496 {DEPTH 4 CHILDREN {}} tmp_53_round_float32_to_bf16_ieee_fu_2502 {DEPTH 4 CHILDREN {}} tmp_55_round_float32_to_bf16_ieee_fu_2508 {DEPTH 4 CHILDREN {}} tmp_57_round_float32_to_bf16_ieee_fu_2514 {DEPTH 4 CHILDREN {}} tmp_59_round_float32_to_bf16_ieee_fu_2520 {DEPTH 4 CHILDREN {}} tmp_61_round_float32_to_bf16_ieee_fu_2526 {DEPTH 4 CHILDREN {}} tmp_63_round_float32_to_bf16_ieee_fu_2532 {DEPTH 4 CHILDREN {}} tmp_65_round_float32_to_bf16_ieee_fu_2538 {DEPTH 4 CHILDREN {}} tmp_67_round_float32_to_bf16_ieee_fu_2544 {DEPTH 4 CHILDREN {}} tmp_69_round_float32_to_bf16_ieee_fu_2550 {DEPTH 4 CHILDREN {}} tmp_71_round_float32_to_bf16_ieee_fu_2556 {DEPTH 4 CHILDREN {}} tmp_73_round_float32_to_bf16_ieee_fu_2562 {DEPTH 4 CHILDREN {}} tmp_75_round_float32_to_bf16_ieee_fu_2568 {DEPTH 4 CHILDREN {}} tmp_77_round_float32_to_bf16_ieee_fu_2574 {DEPTH 4 CHILDREN {}} tmp_79_round_float32_to_bf16_ieee_fu_2580 {DEPTH 4 CHILDREN {}} tmp_81_round_float32_to_bf16_ieee_fu_2586 {DEPTH 4 CHILDREN {}} tmp_83_round_float32_to_bf16_ieee_fu_2592 {DEPTH 4 CHILDREN {}} tmp_85_round_float32_to_bf16_ieee_fu_2598 {DEPTH 4 CHILDREN {}} tmp_87_round_float32_to_bf16_ieee_fu_2604 {DEPTH 4 CHILDREN {}} tmp_89_round_float32_to_bf16_ieee_fu_2610 {DEPTH 4 CHILDREN {}} tmp_91_round_float32_to_bf16_ieee_fu_2616 {DEPTH 4 CHILDREN {}} tmp_93_round_float32_to_bf16_ieee_fu_2622 {DEPTH 4 CHILDREN {}} grp_float_add2_fu_1053 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_0_load0_fu_1121 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_0_load1_fu_1130 {DEPTH 2 CHILDREN {}}} MODULEDATA {activation_accelerator_Pipeline_stage_2_store {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1361_fu_342_p2 SOURCE activation_accelerator.cpp:1361 VARIABLE add_ln1361 LOOP stage_2_store BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_bf16_to_float_loop11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_337_p2 SOURCE activation_accelerator.cpp:395 VARIABLE add_ln395 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_layer_norm3_Pipeline_sum_blocks {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln749_fu_1167_p2 SOURCE activation_accelerator.cpp:749 VARIABLE add_ln749 LOOP sum_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_layer_norm3_Pipeline_var_blocks {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U120 SOURCE activation_accelerator.cpp:793 VARIABLE mul LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U121 SOURCE activation_accelerator.cpp:793 VARIABLE mul_1 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U122 SOURCE activation_accelerator.cpp:793 VARIABLE mul_2 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U123 SOURCE activation_accelerator.cpp:793 VARIABLE mul_3 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U124 SOURCE activation_accelerator.cpp:793 VARIABLE mul_4 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U125 SOURCE activation_accelerator.cpp:793 VARIABLE mul_5 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U126 SOURCE activation_accelerator.cpp:793 VARIABLE mul_6 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U127 SOURCE activation_accelerator.cpp:793 VARIABLE mul_7 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U128 SOURCE activation_accelerator.cpp:793 VARIABLE mul_8 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U129 SOURCE activation_accelerator.cpp:793 VARIABLE mul_9 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U130 SOURCE activation_accelerator.cpp:793 VARIABLE mul_10 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U120 SOURCE activation_accelerator.cpp:793 VARIABLE mul_11 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U121 SOURCE activation_accelerator.cpp:793 VARIABLE mul_12 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U122 SOURCE activation_accelerator.cpp:793 VARIABLE mul_13 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U123 SOURCE activation_accelerator.cpp:793 VARIABLE mul_14 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U124 SOURCE activation_accelerator.cpp:793 VARIABLE mul_15 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U125 SOURCE activation_accelerator.cpp:793 VARIABLE mul_16 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U126 SOURCE activation_accelerator.cpp:793 VARIABLE mul_17 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U127 SOURCE activation_accelerator.cpp:793 VARIABLE mul_18 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U128 SOURCE activation_accelerator.cpp:793 VARIABLE mul_19 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U129 SOURCE activation_accelerator.cpp:793 VARIABLE mul_20 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U130 SOURCE activation_accelerator.cpp:793 VARIABLE mul_21 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U120 SOURCE activation_accelerator.cpp:793 VARIABLE mul_22 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U121 SOURCE activation_accelerator.cpp:793 VARIABLE mul_23 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U122 SOURCE activation_accelerator.cpp:793 VARIABLE mul_24 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U123 SOURCE activation_accelerator.cpp:793 VARIABLE mul_25 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U124 SOURCE activation_accelerator.cpp:793 VARIABLE mul_26 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U125 SOURCE activation_accelerator.cpp:793 VARIABLE mul_27 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U126 SOURCE activation_accelerator.cpp:793 VARIABLE mul_28 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U127 SOURCE activation_accelerator.cpp:793 VARIABLE mul_29 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U128 SOURCE activation_accelerator.cpp:793 VARIABLE mul_30 LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U129 SOURCE activation_accelerator.cpp:793 VARIABLE mul_s LOOP var_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln785_fu_1260_p2 SOURCE activation_accelerator.cpp:785 VARIABLE add_ln785 LOOP var_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 33 BRAM 0 URAM 0}} float_layer_norm3_Pipeline_normalize_blocks {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U214 SOURCE activation_accelerator.cpp:818 VARIABLE y_85 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U215 SOURCE activation_accelerator.cpp:818 VARIABLE y_86 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U216 SOURCE activation_accelerator.cpp:818 VARIABLE y_87 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U217 SOURCE activation_accelerator.cpp:818 VARIABLE y_88 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U218 SOURCE activation_accelerator.cpp:818 VARIABLE y_89 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U219 SOURCE activation_accelerator.cpp:818 VARIABLE y_90 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U220 SOURCE activation_accelerator.cpp:818 VARIABLE y_91 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U189 SOURCE activation_accelerator.cpp:818 VARIABLE sub99_8 LOOP normalize_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U221 SOURCE activation_accelerator.cpp:818 VARIABLE y_92 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U190 SOURCE activation_accelerator.cpp:818 VARIABLE sub99_9 LOOP normalize_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U222 SOURCE activation_accelerator.cpp:818 VARIABLE y_93 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U191 SOURCE activation_accelerator.cpp:818 VARIABLE sub99_s LOOP normalize_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U223 SOURCE activation_accelerator.cpp:818 VARIABLE y_94 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U192 SOURCE activation_accelerator.cpp:818 VARIABLE sub99_10 LOOP normalize_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U224 SOURCE activation_accelerator.cpp:818 VARIABLE y_95 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U193 SOURCE activation_accelerator.cpp:818 VARIABLE sub99_11 LOOP normalize_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U225 SOURCE activation_accelerator.cpp:818 VARIABLE y_96 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U194 SOURCE activation_accelerator.cpp:818 VARIABLE sub99_12 LOOP normalize_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U226 SOURCE activation_accelerator.cpp:818 VARIABLE y_97 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U195 SOURCE activation_accelerator.cpp:818 VARIABLE sub99_13 LOOP normalize_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U227 SOURCE activation_accelerator.cpp:818 VARIABLE y_98 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U196 SOURCE activation_accelerator.cpp:818 VARIABLE sub99_14 LOOP normalize_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U228 SOURCE activation_accelerator.cpp:818 VARIABLE y_99 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U197 SOURCE activation_accelerator.cpp:818 VARIABLE sub99_15 LOOP normalize_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U229 SOURCE activation_accelerator.cpp:818 VARIABLE y_100 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U198 SOURCE activation_accelerator.cpp:818 VARIABLE sub99_16 LOOP normalize_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U230 SOURCE activation_accelerator.cpp:818 VARIABLE y_101 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U199 SOURCE activation_accelerator.cpp:818 VARIABLE sub99_17 LOOP normalize_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U231 SOURCE activation_accelerator.cpp:818 VARIABLE y_102 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U232 SOURCE activation_accelerator.cpp:818 VARIABLE y_103 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U233 SOURCE activation_accelerator.cpp:818 VARIABLE y_104 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U234 SOURCE activation_accelerator.cpp:818 VARIABLE y_105 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U235 SOURCE activation_accelerator.cpp:818 VARIABLE y_106 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U236 SOURCE activation_accelerator.cpp:818 VARIABLE y_107 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U237 SOURCE activation_accelerator.cpp:818 VARIABLE y_108 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U238 SOURCE activation_accelerator.cpp:818 VARIABLE y_109 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U239 SOURCE activation_accelerator.cpp:818 VARIABLE y_110 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U240 SOURCE activation_accelerator.cpp:818 VARIABLE y_111 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U241 SOURCE activation_accelerator.cpp:818 VARIABLE y_112 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U242 SOURCE activation_accelerator.cpp:818 VARIABLE y_113 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U243 SOURCE activation_accelerator.cpp:818 VARIABLE y_114 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U244 SOURCE activation_accelerator.cpp:818 VARIABLE y_115 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln811_fu_1250_p2 SOURCE activation_accelerator.cpp:811 VARIABLE add_ln811 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 22 BRAM 0 URAM 0}} float_layer_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_70 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_72 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_74 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_75 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_76 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_77 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_78 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_79 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_80 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_81 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_82 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_83 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_84 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_85 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_86 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_87 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_88 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_89 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_90 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_91 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_92 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U284 SOURCE activation_accelerator.cpp:766 VARIABLE sum_93 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:766 VARIABLE sum_94 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U282 SOURCE activation_accelerator.cpp:769 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U291 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U301 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U292 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U302 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U287 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U293 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U303 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U288 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U294 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U289 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U304 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U290 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U295 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U291 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U296 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U285 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U293 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U281 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U297 SOURCE activation_accelerator.cpp:803 VARIABLE var_sum_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U294 SOURCE activation_accelerator.cpp:806 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U286 SOURCE activation_accelerator.cpp:807 VARIABLE x_assign LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U287 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE stddev LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}}} AREA {DSP 97 BRAM 0 URAM 0}} activation_accelerator_Pipeline_bf16_to_float_loop10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_337_p2 SOURCE activation_accelerator.cpp:395 VARIABLE add_ln395 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_rms_norm3_Pipeline_sum_sq_blocks {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U380 SOURCE activation_accelerator.cpp:559 VARIABLE mul LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U368 SOURCE activation_accelerator.cpp:559 VARIABLE add LOOP sum_sq_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U381 SOURCE activation_accelerator.cpp:559 VARIABLE mul_1 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U382 SOURCE activation_accelerator.cpp:559 VARIABLE mul_2 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U370 SOURCE activation_accelerator.cpp:559 VARIABLE add16_2 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U383 SOURCE activation_accelerator.cpp:559 VARIABLE mul_3 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U371 SOURCE activation_accelerator.cpp:559 VARIABLE add16_3 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U384 SOURCE activation_accelerator.cpp:559 VARIABLE mul_4 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U372 SOURCE activation_accelerator.cpp:559 VARIABLE add16_4 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U385 SOURCE activation_accelerator.cpp:559 VARIABLE mul_5 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U373 SOURCE activation_accelerator.cpp:559 VARIABLE add16_5 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U386 SOURCE activation_accelerator.cpp:559 VARIABLE mul_6 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U374 SOURCE activation_accelerator.cpp:559 VARIABLE add16_6 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U387 SOURCE activation_accelerator.cpp:559 VARIABLE mul_7 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U375 SOURCE activation_accelerator.cpp:559 VARIABLE add16_7 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U388 SOURCE activation_accelerator.cpp:559 VARIABLE mul_8 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U376 SOURCE activation_accelerator.cpp:559 VARIABLE add16_8 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U389 SOURCE activation_accelerator.cpp:559 VARIABLE mul_9 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U377 SOURCE activation_accelerator.cpp:559 VARIABLE add16_9 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U390 SOURCE activation_accelerator.cpp:559 VARIABLE mul_s LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U378 SOURCE activation_accelerator.cpp:559 VARIABLE add16_s LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U380 SOURCE activation_accelerator.cpp:559 VARIABLE mul_10 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U381 SOURCE activation_accelerator.cpp:559 VARIABLE mul_11 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U370 SOURCE activation_accelerator.cpp:559 VARIABLE add16_11 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U382 SOURCE activation_accelerator.cpp:559 VARIABLE mul_12 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U371 SOURCE activation_accelerator.cpp:559 VARIABLE add16_12 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U383 SOURCE activation_accelerator.cpp:559 VARIABLE mul_13 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U372 SOURCE activation_accelerator.cpp:559 VARIABLE add16_13 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U384 SOURCE activation_accelerator.cpp:559 VARIABLE mul_14 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U373 SOURCE activation_accelerator.cpp:559 VARIABLE add16_14 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U385 SOURCE activation_accelerator.cpp:559 VARIABLE mul_15 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U374 SOURCE activation_accelerator.cpp:559 VARIABLE add16_15 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U386 SOURCE activation_accelerator.cpp:559 VARIABLE mul_16 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U375 SOURCE activation_accelerator.cpp:559 VARIABLE add16_16 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U387 SOURCE activation_accelerator.cpp:559 VARIABLE mul_17 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U376 SOURCE activation_accelerator.cpp:559 VARIABLE add16_17 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U388 SOURCE activation_accelerator.cpp:559 VARIABLE mul_18 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U377 SOURCE activation_accelerator.cpp:559 VARIABLE add16_18 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U389 SOURCE activation_accelerator.cpp:559 VARIABLE mul_19 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U378 SOURCE activation_accelerator.cpp:559 VARIABLE add16_19 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U390 SOURCE activation_accelerator.cpp:559 VARIABLE mul_20 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U379 SOURCE activation_accelerator.cpp:559 VARIABLE add16_20 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U380 SOURCE activation_accelerator.cpp:559 VARIABLE mul_21 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U381 SOURCE activation_accelerator.cpp:559 VARIABLE mul_22 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U370 SOURCE activation_accelerator.cpp:559 VARIABLE add16_22 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U382 SOURCE activation_accelerator.cpp:559 VARIABLE mul_23 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U371 SOURCE activation_accelerator.cpp:559 VARIABLE add16_23 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U383 SOURCE activation_accelerator.cpp:559 VARIABLE mul_24 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U372 SOURCE activation_accelerator.cpp:559 VARIABLE add16_24 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U384 SOURCE activation_accelerator.cpp:559 VARIABLE mul_25 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U373 SOURCE activation_accelerator.cpp:559 VARIABLE add16_25 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U385 SOURCE activation_accelerator.cpp:559 VARIABLE mul_26 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U374 SOURCE activation_accelerator.cpp:559 VARIABLE add16_26 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U386 SOURCE activation_accelerator.cpp:559 VARIABLE mul_27 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U375 SOURCE activation_accelerator.cpp:559 VARIABLE add16_27 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U387 SOURCE activation_accelerator.cpp:559 VARIABLE mul_28 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U376 SOURCE activation_accelerator.cpp:559 VARIABLE add16_28 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U388 SOURCE activation_accelerator.cpp:559 VARIABLE mul_29 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U377 SOURCE activation_accelerator.cpp:559 VARIABLE add16_29 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U389 SOURCE activation_accelerator.cpp:559 VARIABLE mul_30 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U378 SOURCE activation_accelerator.cpp:559 VARIABLE add16_30 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln552_fu_1210_p2 SOURCE activation_accelerator.cpp:552 VARIABLE add_ln552 LOOP sum_sq_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 53 BRAM 0 URAM 0}} float_rms_norm3_Pipeline_normalize_blocks {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U440 SOURCE activation_accelerator.cpp:585 VARIABLE y LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U441 SOURCE activation_accelerator.cpp:585 VARIABLE y_54 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U442 SOURCE activation_accelerator.cpp:585 VARIABLE y_55 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U443 SOURCE activation_accelerator.cpp:585 VARIABLE y_56 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U444 SOURCE activation_accelerator.cpp:585 VARIABLE y_57 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U445 SOURCE activation_accelerator.cpp:585 VARIABLE y_58 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U446 SOURCE activation_accelerator.cpp:585 VARIABLE y_59 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U447 SOURCE activation_accelerator.cpp:585 VARIABLE y_60 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U448 SOURCE activation_accelerator.cpp:585 VARIABLE y_61 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U449 SOURCE activation_accelerator.cpp:585 VARIABLE y_62 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U450 SOURCE activation_accelerator.cpp:585 VARIABLE y_63 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U451 SOURCE activation_accelerator.cpp:585 VARIABLE y_64 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U452 SOURCE activation_accelerator.cpp:585 VARIABLE y_65 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U453 SOURCE activation_accelerator.cpp:585 VARIABLE y_66 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U454 SOURCE activation_accelerator.cpp:585 VARIABLE y_67 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U455 SOURCE activation_accelerator.cpp:585 VARIABLE y_68 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U456 SOURCE activation_accelerator.cpp:585 VARIABLE y_69 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U457 SOURCE activation_accelerator.cpp:585 VARIABLE y_70 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U458 SOURCE activation_accelerator.cpp:585 VARIABLE y_71 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U459 SOURCE activation_accelerator.cpp:585 VARIABLE y_72 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U460 SOURCE activation_accelerator.cpp:585 VARIABLE y_73 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U462 SOURCE activation_accelerator.cpp:585 VARIABLE y_75 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U463 SOURCE activation_accelerator.cpp:585 VARIABLE y_76 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U464 SOURCE activation_accelerator.cpp:585 VARIABLE y_77 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U465 SOURCE activation_accelerator.cpp:585 VARIABLE y_78 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U466 SOURCE activation_accelerator.cpp:585 VARIABLE y_79 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U467 SOURCE activation_accelerator.cpp:585 VARIABLE y_80 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U468 SOURCE activation_accelerator.cpp:585 VARIABLE y_81 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U469 SOURCE activation_accelerator.cpp:585 VARIABLE y_82 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U470 SOURCE activation_accelerator.cpp:585 VARIABLE y_83 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U471 SOURCE activation_accelerator.cpp:585 VARIABLE y_84 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln578_fu_1114_p2 SOURCE activation_accelerator.cpp:578 VARIABLE add_ln578 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_rms_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:569 VARIABLE sum_sq_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U506 SOURCE activation_accelerator.cpp:573 VARIABLE mean_sq LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE activation_accelerator.cpp:574 VARIABLE x_assign LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U507 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE rms LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}}} AREA {DSP 55 BRAM 0 URAM 0}} activation_accelerator_Pipeline_bf16_to_float_loop9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_337_p2 SOURCE activation_accelerator.cpp:395 VARIABLE add_ln395 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_silu2 {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U654 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U558 SOURCE activation_accelerator.cpp:434 VARIABLE add6 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U622 SOURCE activation_accelerator.cpp:434 VARIABLE sig LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U590 SOURCE activation_accelerator.cpp:436 VARIABLE val LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U655 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U559 SOURCE activation_accelerator.cpp:434 VARIABLE add6_1 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U623 SOURCE activation_accelerator.cpp:434 VARIABLE sig_1 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U591 SOURCE activation_accelerator.cpp:436 VARIABLE val_1 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U656 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_2 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U560 SOURCE activation_accelerator.cpp:434 VARIABLE add6_2 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U624 SOURCE activation_accelerator.cpp:434 VARIABLE sig_2 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U592 SOURCE activation_accelerator.cpp:436 VARIABLE val_2 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U657 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_3 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U561 SOURCE activation_accelerator.cpp:434 VARIABLE add6_3 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U625 SOURCE activation_accelerator.cpp:434 VARIABLE sig_3 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U593 SOURCE activation_accelerator.cpp:436 VARIABLE val_3 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U658 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_4 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U562 SOURCE activation_accelerator.cpp:434 VARIABLE add6_4 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U626 SOURCE activation_accelerator.cpp:434 VARIABLE sig_4 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U594 SOURCE activation_accelerator.cpp:436 VARIABLE val_4 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U659 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_5 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U563 SOURCE activation_accelerator.cpp:434 VARIABLE add6_5 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U627 SOURCE activation_accelerator.cpp:434 VARIABLE sig_5 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U595 SOURCE activation_accelerator.cpp:436 VARIABLE val_5 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U660 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_6 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U564 SOURCE activation_accelerator.cpp:434 VARIABLE add6_6 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U628 SOURCE activation_accelerator.cpp:434 VARIABLE sig_6 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U596 SOURCE activation_accelerator.cpp:436 VARIABLE val_6 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U661 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_7 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U565 SOURCE activation_accelerator.cpp:434 VARIABLE add6_7 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U629 SOURCE activation_accelerator.cpp:434 VARIABLE sig_7 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U597 SOURCE activation_accelerator.cpp:436 VARIABLE val_7 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U662 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_8 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U566 SOURCE activation_accelerator.cpp:434 VARIABLE add6_8 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U630 SOURCE activation_accelerator.cpp:434 VARIABLE sig_8 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U598 SOURCE activation_accelerator.cpp:436 VARIABLE val_8 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U663 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_9 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U567 SOURCE activation_accelerator.cpp:434 VARIABLE add6_9 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U631 SOURCE activation_accelerator.cpp:434 VARIABLE sig_9 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U599 SOURCE activation_accelerator.cpp:436 VARIABLE val_9 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U664 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_s LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U568 SOURCE activation_accelerator.cpp:434 VARIABLE add6_s LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U632 SOURCE activation_accelerator.cpp:434 VARIABLE sig_10 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U600 SOURCE activation_accelerator.cpp:436 VARIABLE val_10 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U665 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_10 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U569 SOURCE activation_accelerator.cpp:434 VARIABLE add6_10 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U633 SOURCE activation_accelerator.cpp:434 VARIABLE sig_11 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U601 SOURCE activation_accelerator.cpp:436 VARIABLE val_11 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U666 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_11 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U570 SOURCE activation_accelerator.cpp:434 VARIABLE add6_11 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U634 SOURCE activation_accelerator.cpp:434 VARIABLE sig_12 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U602 SOURCE activation_accelerator.cpp:436 VARIABLE val_12 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U667 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_12 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U571 SOURCE activation_accelerator.cpp:434 VARIABLE add6_12 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U635 SOURCE activation_accelerator.cpp:434 VARIABLE sig_13 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U603 SOURCE activation_accelerator.cpp:436 VARIABLE val_13 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U668 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_13 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U572 SOURCE activation_accelerator.cpp:434 VARIABLE add6_13 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U636 SOURCE activation_accelerator.cpp:434 VARIABLE sig_14 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U604 SOURCE activation_accelerator.cpp:436 VARIABLE val_14 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U669 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_14 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U573 SOURCE activation_accelerator.cpp:434 VARIABLE add6_14 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U637 SOURCE activation_accelerator.cpp:434 VARIABLE sig_15 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U605 SOURCE activation_accelerator.cpp:436 VARIABLE val_15 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U670 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_15 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U574 SOURCE activation_accelerator.cpp:434 VARIABLE add6_15 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U638 SOURCE activation_accelerator.cpp:434 VARIABLE sig_16 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U606 SOURCE activation_accelerator.cpp:436 VARIABLE val_16 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U671 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_16 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U575 SOURCE activation_accelerator.cpp:434 VARIABLE add6_16 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U639 SOURCE activation_accelerator.cpp:434 VARIABLE sig_17 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U607 SOURCE activation_accelerator.cpp:436 VARIABLE val_17 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U672 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_17 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U576 SOURCE activation_accelerator.cpp:434 VARIABLE add6_17 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U640 SOURCE activation_accelerator.cpp:434 VARIABLE sig_18 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U608 SOURCE activation_accelerator.cpp:436 VARIABLE val_18 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U673 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_18 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U577 SOURCE activation_accelerator.cpp:434 VARIABLE add6_18 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U641 SOURCE activation_accelerator.cpp:434 VARIABLE sig_19 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U609 SOURCE activation_accelerator.cpp:436 VARIABLE val_19 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U674 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_19 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U578 SOURCE activation_accelerator.cpp:434 VARIABLE add6_19 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U642 SOURCE activation_accelerator.cpp:434 VARIABLE sig_20 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U610 SOURCE activation_accelerator.cpp:436 VARIABLE val_20 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U675 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_20 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U579 SOURCE activation_accelerator.cpp:434 VARIABLE add6_20 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U643 SOURCE activation_accelerator.cpp:434 VARIABLE sig_21 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U611 SOURCE activation_accelerator.cpp:436 VARIABLE val_21 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U676 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_21 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U580 SOURCE activation_accelerator.cpp:434 VARIABLE add6_21 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U644 SOURCE activation_accelerator.cpp:434 VARIABLE sig_22 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U612 SOURCE activation_accelerator.cpp:436 VARIABLE val_22 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U677 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_22 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U581 SOURCE activation_accelerator.cpp:434 VARIABLE add6_22 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U645 SOURCE activation_accelerator.cpp:434 VARIABLE sig_23 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U613 SOURCE activation_accelerator.cpp:436 VARIABLE val_23 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U678 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_23 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U582 SOURCE activation_accelerator.cpp:434 VARIABLE add6_23 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U646 SOURCE activation_accelerator.cpp:434 VARIABLE sig_24 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U614 SOURCE activation_accelerator.cpp:436 VARIABLE val_24 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U679 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_24 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U583 SOURCE activation_accelerator.cpp:434 VARIABLE add6_24 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U647 SOURCE activation_accelerator.cpp:434 VARIABLE sig_25 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U615 SOURCE activation_accelerator.cpp:436 VARIABLE val_25 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U680 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_25 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U584 SOURCE activation_accelerator.cpp:434 VARIABLE add6_25 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U648 SOURCE activation_accelerator.cpp:434 VARIABLE sig_26 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U616 SOURCE activation_accelerator.cpp:436 VARIABLE val_26 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U681 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_26 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U585 SOURCE activation_accelerator.cpp:434 VARIABLE add6_26 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U649 SOURCE activation_accelerator.cpp:434 VARIABLE sig_27 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U617 SOURCE activation_accelerator.cpp:436 VARIABLE val_27 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U682 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_27 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U586 SOURCE activation_accelerator.cpp:434 VARIABLE add6_27 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U650 SOURCE activation_accelerator.cpp:434 VARIABLE sig_28 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U618 SOURCE activation_accelerator.cpp:436 VARIABLE val_28 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U683 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_28 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U587 SOURCE activation_accelerator.cpp:434 VARIABLE add6_28 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U651 SOURCE activation_accelerator.cpp:434 VARIABLE sig_29 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U619 SOURCE activation_accelerator.cpp:436 VARIABLE val_29 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U684 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_29 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U588 SOURCE activation_accelerator.cpp:434 VARIABLE add6_29 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U652 SOURCE activation_accelerator.cpp:434 VARIABLE sig_30 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U620 SOURCE activation_accelerator.cpp:436 VARIABLE val_30 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U685 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_30 LOOP silu_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U589 SOURCE activation_accelerator.cpp:434 VARIABLE add6_30 LOOP silu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U653 SOURCE activation_accelerator.cpp:434 VARIABLE sig_31 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U621 SOURCE activation_accelerator.cpp:436 VARIABLE val_31 LOOP silu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln426_fu_1590_p2 SOURCE activation_accelerator.cpp:426 VARIABLE add_ln426 LOOP silu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 384 BRAM 0 URAM 0}} activation_accelerator_Pipeline_bf16_to_float_loop8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_337_p2 SOURCE activation_accelerator.cpp:395 VARIABLE add_ln395 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} generic_erf_float_s {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U778 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499 VARIABLE mul25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U827 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499 VARIABLE s_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U803 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508 VARIABLE s2_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U814 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509 VARIABLE s4_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U815 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510 VARIABLE s6_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U804 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508 VARIABLE mul26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U755 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508 VARIABLE R1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U805 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509 VARIABLE mul27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U756 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509 VARIABLE S1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U806 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510 VARIABLE mul28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U757 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510 VARIABLE R2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U807 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511 VARIABLE mul29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U758 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511 VARIABLE S2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U816 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511 VARIABLE s8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U808 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512 VARIABLE mul30 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U759 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512 VARIABLE R3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U809 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513 VARIABLE mul31 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U760 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513 VARIABLE S3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U810 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514 VARIABLE mul32 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U761 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514 VARIABLE R4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U811 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515 VARIABLE mul33 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U762 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515 VARIABLE S4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U817 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516 VARIABLE mul34 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U767 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516 VARIABLE add10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U818 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516 VARIABLE mul35 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U769 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516 VARIABLE add11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U821 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516 VARIABLE mul36 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U771 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516 VARIABLE R LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U819 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE mul37 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U768 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE add12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U820 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE mul38 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U770 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE add13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U822 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE mul39 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U772 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE add14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U823 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE mul40 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U774 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517 VARIABLE S LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U804 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527 VARIABLE mul41 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U755 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527 VARIABLE R1_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U805 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528 VARIABLE mul42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U756 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528 VARIABLE S1_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U806 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529 VARIABLE mul43 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U757 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529 VARIABLE R2_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U807 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530 VARIABLE mul44 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U758 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530 VARIABLE S2_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U808 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531 VARIABLE mul45 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U759 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531 VARIABLE R3_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U809 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532 VARIABLE mul46 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U760 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532 VARIABLE S3_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U810 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533 VARIABLE mul47 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U761 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533 VARIABLE S4_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U817 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534 VARIABLE mul48 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U767 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534 VARIABLE add15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U818 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534 VARIABLE mul49 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U769 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534 VARIABLE add16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U821 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534 VARIABLE mul50 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U771 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534 VARIABLE R_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U819 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535 VARIABLE mul51 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U768 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535 VARIABLE add17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U820 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535 VARIABLE mul52 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U770 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535 VARIABLE add18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U822 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535 VARIABLE mul53 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U772 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535 VARIABLE S_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U779 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE mul54 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U738 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE x_assign LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U832 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U736 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE sub5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U737 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE add19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U786 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE mul55 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U830 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE div4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U776 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE x_assign_s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U833 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_s LOOP {} BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U825 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545 VARIABLE r_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U831 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547 VARIABLE div5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U777 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547 VARIABLE sub6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U777 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547 VARIABLE sub7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U736 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:477 VARIABLE s_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U786 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482 VARIABLE mul13 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U744 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482 VARIABLE P1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U787 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482 VARIABLE s2_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U788 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483 VARIABLE mul14 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U745 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483 VARIABLE Q1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U794 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483 VARIABLE s4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U789 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484 VARIABLE mul15 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U746 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484 VARIABLE P2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U796 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484 VARIABLE s6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U790 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485 VARIABLE mul16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U747 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485 VARIABLE Q2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U791 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486 VARIABLE mul17 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U748 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486 VARIABLE P3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U792 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487 VARIABLE mul18 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U749 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487 VARIABLE Q3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U799 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490 VARIABLE mul19 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U753 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490 VARIABLE add4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U800 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490 VARIABLE mul20 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U765 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490 VARIABLE add5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U812 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490 VARIABLE mul21 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U767 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490 VARIABLE P LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U801 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491 VARIABLE mul22 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U754 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491 VARIABLE add6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U802 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491 VARIABLE mul23 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U766 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491 VARIABLE add8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U813 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491 VARIABLE mul24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U768 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491 VARIABLE Q LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U829 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493 VARIABLE div2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U775 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493 VARIABLE add9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U775 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493 VARIABLE sub2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U778 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:459 VARIABLE z LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U780 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464 VARIABLE mul4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U739 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464 VARIABLE r1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U781 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464 VARIABLE z2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U782 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465 VARIABLE mul6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U740 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465 VARIABLE r2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U793 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465 VARIABLE z4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U783 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466 VARIABLE mul8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U741 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466 VARIABLE s1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U784 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467 VARIABLE mul9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U742 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467 VARIABLE s2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U785 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468 VARIABLE mul3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U743 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468 VARIABLE s3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U796 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469 VARIABLE mul5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U751 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469 VARIABLE add1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U795 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469 VARIABLE mul7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U763 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469 VARIABLE r LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U797 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470 VARIABLE mul10 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U752 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U798 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470 VARIABLE mul11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U764 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470 VARIABLE s LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U828 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472 VARIABLE y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U824 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473 VARIABLE mul12 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U773 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473 VARIABLE add3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U778 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U779 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456 VARIABLE mul1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U738 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456 VARIABLE add7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U794 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456 VARIABLE mul2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U826 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U750 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:449 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U750 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 242 BRAM 0 URAM 0}} float_gelu2 {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U867 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U899 SOURCE activation_accelerator.cpp:886 VARIABLE mul7 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U835 SOURCE activation_accelerator.cpp:886 VARIABLE add8 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U931 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U868 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_1 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U900 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_1 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U836 SOURCE activation_accelerator.cpp:886 VARIABLE add8_1 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U932 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_1 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U869 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_2 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U901 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_2 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U837 SOURCE activation_accelerator.cpp:886 VARIABLE add8_2 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U933 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_2 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U870 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_3 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U902 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_3 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U838 SOURCE activation_accelerator.cpp:886 VARIABLE add8_3 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U934 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_3 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U871 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_4 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U903 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_4 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U839 SOURCE activation_accelerator.cpp:886 VARIABLE add8_4 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U935 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_4 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U872 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_5 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U904 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_5 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U840 SOURCE activation_accelerator.cpp:886 VARIABLE add8_5 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U936 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_5 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U873 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_6 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U905 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_6 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U841 SOURCE activation_accelerator.cpp:886 VARIABLE add8_6 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U937 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_6 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U874 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_7 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U906 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_7 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U842 SOURCE activation_accelerator.cpp:886 VARIABLE add8_7 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U938 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_7 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U875 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_8 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U907 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_8 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U843 SOURCE activation_accelerator.cpp:886 VARIABLE add8_8 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U939 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_8 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U876 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_9 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U908 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_9 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U844 SOURCE activation_accelerator.cpp:886 VARIABLE add8_9 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U940 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_9 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U877 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_10 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U909 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_s LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U845 SOURCE activation_accelerator.cpp:886 VARIABLE add8_s LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U941 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_10 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U878 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_11 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U910 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_10 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U846 SOURCE activation_accelerator.cpp:886 VARIABLE add8_10 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U942 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_11 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U879 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_12 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U911 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_11 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U847 SOURCE activation_accelerator.cpp:886 VARIABLE add8_11 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U943 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_12 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U880 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_13 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U912 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_12 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U848 SOURCE activation_accelerator.cpp:886 VARIABLE add8_12 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U944 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_13 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U881 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_14 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U913 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_13 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U849 SOURCE activation_accelerator.cpp:886 VARIABLE add8_13 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U945 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_14 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U882 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_15 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U914 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_14 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U850 SOURCE activation_accelerator.cpp:886 VARIABLE add8_14 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U946 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_15 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U883 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_16 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U915 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_15 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U851 SOURCE activation_accelerator.cpp:886 VARIABLE add8_15 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U947 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_16 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U884 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_17 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U916 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_16 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U852 SOURCE activation_accelerator.cpp:886 VARIABLE add8_16 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U948 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_17 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U885 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_18 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U917 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_17 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U853 SOURCE activation_accelerator.cpp:886 VARIABLE add8_17 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U949 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_18 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U886 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_19 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U918 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_18 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U854 SOURCE activation_accelerator.cpp:886 VARIABLE add8_18 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U950 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_19 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U887 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_20 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U919 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_19 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U855 SOURCE activation_accelerator.cpp:886 VARIABLE add8_19 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U951 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_20 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U888 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_21 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U920 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_20 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U856 SOURCE activation_accelerator.cpp:886 VARIABLE add8_20 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U952 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_21 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U889 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_22 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U921 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_21 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U857 SOURCE activation_accelerator.cpp:886 VARIABLE add8_21 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U953 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_22 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U890 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_23 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U922 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_22 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U858 SOURCE activation_accelerator.cpp:886 VARIABLE add8_22 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U954 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_23 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U891 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_24 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U923 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_23 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U859 SOURCE activation_accelerator.cpp:886 VARIABLE add8_23 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U955 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_24 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U892 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_25 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U924 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_24 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U860 SOURCE activation_accelerator.cpp:886 VARIABLE add8_24 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U956 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_25 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U893 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_26 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U925 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_25 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U861 SOURCE activation_accelerator.cpp:886 VARIABLE add8_25 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U957 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_26 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U894 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_27 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U926 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_26 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U862 SOURCE activation_accelerator.cpp:886 VARIABLE add8_26 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U958 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_27 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U895 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_28 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U927 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_27 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U863 SOURCE activation_accelerator.cpp:886 VARIABLE add8_27 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U959 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_28 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U896 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_29 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U928 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_28 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U864 SOURCE activation_accelerator.cpp:886 VARIABLE add8_28 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U960 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_29 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U897 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_30 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U929 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_29 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U865 SOURCE activation_accelerator.cpp:886 VARIABLE add8_29 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U961 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_30 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U898 SOURCE activation_accelerator.cpp:884 VARIABLE erf_arg_31 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U930 SOURCE activation_accelerator.cpp:886 VARIABLE mul7_30 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U866 SOURCE activation_accelerator.cpp:886 VARIABLE add8_30 LOOP gelu_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U962 SOURCE activation_accelerator.cpp:886 VARIABLE xtrue_31 LOOP gelu_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln875_fu_1784_p2 SOURCE activation_accelerator.cpp:875 VARIABLE add_ln875 LOOP gelu_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 8096 BRAM 0 URAM 0}} activation_accelerator_Pipeline_bf16_to_float_loop6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_337_p2 SOURCE activation_accelerator.cpp:395 VARIABLE add_ln395 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_bf16_to_float_loop7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_337_p2 SOURCE activation_accelerator.cpp:395 VARIABLE add_ln395 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_Multiply2 {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1029 SOURCE activation_accelerator.cpp:1259 VARIABLE mut LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1030 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_1 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1031 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_2 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1032 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_3 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1033 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_4 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1034 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_5 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1035 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_6 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1036 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_7 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1037 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_8 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1038 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_9 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1039 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_10 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1040 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_11 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1041 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_12 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_13 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1043 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_14 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1044 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_15 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1045 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_16 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1046 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_17 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1047 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_18 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1048 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_19 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1049 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_20 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1050 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_21 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1051 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_22 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1052 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_23 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1053 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_24 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1054 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_25 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1055 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_26 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1056 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_27 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1057 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_28 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1058 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_29 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1059 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_30 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1060 SOURCE activation_accelerator.cpp:1259 VARIABLE mut_31 LOOP multiply_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1251_fu_1568_p2 SOURCE activation_accelerator.cpp:1251 VARIABLE add_ln1251 LOOP multiply_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 96 BRAM 0 URAM 0}} activation_accelerator_Pipeline_bf16_to_float_loop5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_337_p2 SOURCE activation_accelerator.cpp:395 VARIABLE add_ln395 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_find_max_blocks {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1147_fu_1224_p2 SOURCE activation_accelerator.cpp:1147 VARIABLE add_ln1147 LOOP find_max_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1147_1_fu_1260_p2 SOURCE activation_accelerator.cpp:1147 VARIABLE add_ln1147_1 LOOP find_max_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1138_fu_1296_p2 SOURCE activation_accelerator.cpp:1138 VARIABLE add_ln1138 LOOP find_max_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_exp_and_bucket {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1190_fu_4569_p2 SOURCE activation_accelerator.cpp:1190 VARIABLE add_ln1190 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1190_1_fu_4615_p2 SOURCE activation_accelerator.cpp:1190 VARIABLE add_ln1190_1 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1181_fu_4641_p2 SOURCE activation_accelerator.cpp:1181 VARIABLE add_ln1181 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} round_float32_to_bf16_ieee {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rounded_fu_202_p2 SOURCE activation_accelerator.cpp:59 VARIABLE rounded LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_226_p2 SOURCE activation_accelerator.cpp:63 VARIABLE add_ln63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_normalize_blocks {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1221_fu_3544_p2 SOURCE activation_accelerator.cpp:1221 VARIABLE add_ln1221 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1221_1_fu_3578_p2 SOURCE activation_accelerator.cpp:1221 VARIABLE add_ln1221_1 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1212_fu_2922_p2 SOURCE activation_accelerator.cpp:1212 VARIABLE add_ln1212 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_find_max_blocks1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1147_fu_1224_p2 SOURCE activation_accelerator.cpp:1147 VARIABLE add_ln1147 LOOP find_max_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1147_1_fu_1260_p2 SOURCE activation_accelerator.cpp:1147 VARIABLE add_ln1147_1 LOOP find_max_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1138_fu_1296_p2 SOURCE activation_accelerator.cpp:1138 VARIABLE add_ln1138 LOOP find_max_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_exp_and_bucket2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1190_fu_4569_p2 SOURCE activation_accelerator.cpp:1190 VARIABLE add_ln1190 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1190_1_fu_4615_p2 SOURCE activation_accelerator.cpp:1190 VARIABLE add_ln1190_1 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1181_fu_4641_p2 SOURCE activation_accelerator.cpp:1181 VARIABLE add_ln1181 LOOP exp_and_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3_Pipeline_normalize_blocks3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1221_fu_3544_p2 SOURCE activation_accelerator.cpp:1221 VARIABLE add_ln1221 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1221_1_fu_3578_p2 SOURCE activation_accelerator.cpp:1221 VARIABLE add_ln1221_1 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1212_fu_2922_p2 SOURCE activation_accelerator.cpp:1212 VARIABLE add_ln1212 LOOP normalize_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_safe_softmax3 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_1_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_2_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_3_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_4_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_5_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_6_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_7_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_8_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_9_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_10_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_11_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_12_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_13_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_14_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_15_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_16_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_17_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_18_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_19_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_20_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_21_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_22_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_23_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_24_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_25_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_26_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_27_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_28_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_29_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_30_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_31_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_32_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_33_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_34_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_35_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_36_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_37_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_38_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_39_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_40_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_41_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_42_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_43_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_44_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_45_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_46_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_3_fmaxf_fu_4375 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_4_fmaxf_fu_4430 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_5_fmaxf_fu_4460 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_6_fmaxf_fu_4465 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_7_fmaxf_fu_4470 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_8_fmaxf_fu_4475 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_9_fmaxf_fu_4480 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_33_fmaxf_fu_4340 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_34_fmaxf_fu_4345 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_35_fmaxf_fu_4350 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_36_fmaxf_fu_4355 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_37_fmaxf_fu_4360 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_38_fmaxf_fu_4365 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_39_fmaxf_fu_4370 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_40_fmaxf_fu_4380 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_41_fmaxf_fu_4385 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_42_fmaxf_fu_4390 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_43_fmaxf_fu_4395 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_44_fmaxf_fu_4400 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_45_fmaxf_fu_4405 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_46_fmaxf_fu_4410 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_47_fmaxf_fu_4415 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_48_fmaxf_fu_4420 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_49_fmaxf_fu_4425 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_50_fmaxf_fu_4435 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_51_fmaxf_fu_4440 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_52_fmaxf_fu_4445 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_53_fmaxf_fu_4450 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME local_max_55_fmaxf_fu_4455 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_76_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_77_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_78_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_79_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_80_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_81_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_82_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_83_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_84_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_85_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_86_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_87_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_88_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_89_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_90_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_91_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_92_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_93_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_94_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_95_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_96_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_97_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_98_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_99_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_100_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_101_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_102_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_103_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_104_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_105_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_106_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_107_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_108_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_109_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_110_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_111_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_112_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_113_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_114_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_115_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_116_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_117_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_118_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_119_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_120_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_121_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_122_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_123_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_124_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_125_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_126_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_127_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_128_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_129_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_130_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_131_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_132_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_133_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_134_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_135_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_136_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_137_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_138_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_139_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_140_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_141_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_142_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_143_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_144_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_145_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_146_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_147_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2250 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_149_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_150_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_151_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_152_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_153_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME tmp_94_round_float32_to_bf16_ieee_fu_5065 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_155_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_156_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_157_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_158_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_159_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_160_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_161_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_162_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_163_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_164_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2251 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_166_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME tmp_96_round_float32_to_bf16_ieee_fu_5069 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_168_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_169_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_170_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_171_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_172_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_173_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_174_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_175_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_176_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_177_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2252 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_179_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME tmp_98_round_float32_to_bf16_ieee_fu_5073 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_181_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_182_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_183_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_184_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_185_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_186_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_187_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_188_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_189_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_190_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2253 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_192_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME tmp_100_round_float32_to_bf16_ieee_fu_4949 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_194_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_195_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_196_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_197_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_198_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_199_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_200_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_201_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_202_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_203_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2254 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_205_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME tmp_102_round_float32_to_bf16_ieee_fu_4953 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_207_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_208_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_209_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_210_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_211_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_212_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_213_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_214_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_215_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_216_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2255 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_218_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME tmp_104_round_float32_to_bf16_ieee_fu_4957 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_220_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_221_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_222_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_223_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_224_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_225_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_226_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_227_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_228_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_229_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2256 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_231_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME tmp_106_round_float32_to_bf16_ieee_fu_4961 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_233_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_234_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_235_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_236_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_237_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_238_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2218 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_241_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_242_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2257 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_244_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME tmp_108_round_float32_to_bf16_ieee_fu_4965 SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_246_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_247_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_248_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_249_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_250_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_251_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_252_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_253_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_254_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA yes RTLNAME exp_x_255_U SOURCE activation_accelerator.cpp:1098 VARIABLE exp_x_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2182 SOURCE activation_accelerator.cpp:1108 VARIABLE add_ln1108 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1106_fu_2621_p2 SOURCE activation_accelerator.cpp:1106 VARIABLE add_ln1106 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2185 SOURCE activation_accelerator.cpp:1106 VARIABLE add_ln1106_1 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1108_1_fu_2673_p2 SOURCE activation_accelerator.cpp:1108 VARIABLE add_ln1108_1 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2186 SOURCE activation_accelerator.cpp:1108 VARIABLE add_ln1108_2 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_2729_p2 SOURCE activation_accelerator.cpp:1113 VARIABLE empty_107 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2188 SOURCE activation_accelerator.cpp:1121 VARIABLE add_ln1121 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1147_fu_2771_p2 SOURCE activation_accelerator.cpp:1147 VARIABLE sub_ln1147 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2229 SOURCE activation_accelerator.cpp:1207 VARIABLE sum LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_1 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_2 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_3 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2177 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_4 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2230 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_5 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_6 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_7 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_8 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2178 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_9 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2231 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_10 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_11 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_12 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_13 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2179 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_14 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2232 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_15 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_16 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_17 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_18 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2180 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_19 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2233 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_20 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_21 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_22 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_23 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2181 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_24 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2234 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_25 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_26 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_27 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_28 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2182 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_29 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2235 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_30 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_31 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1147_1_fu_3040_p2 SOURCE activation_accelerator.cpp:1147 VARIABLE sub_ln1147_1 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_32 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_33 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_34 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2172 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_35 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2225 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_36 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_37 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_38 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_39 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2173 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_40 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2226 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_41 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_42 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_43 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_44 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2174 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_45 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2227 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_46 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_47 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_48 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_49 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2175 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_50 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2228 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_51 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_52 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_53 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_54 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2176 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_55 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2229 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_56 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_57 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_58 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_59 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2177 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_60 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2230 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_61 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_62 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 SOURCE activation_accelerator.cpp:1207 VARIABLE sum_63 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1113_fu_3275_p2 SOURCE activation_accelerator.cpp:1113 VARIABLE add_ln1113 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1113_1_fu_3280_p2 SOURCE activation_accelerator.cpp:1113 VARIABLE add_ln1113_1 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1113_2_fu_3285_p2 SOURCE activation_accelerator.cpp:1113 VARIABLE add_ln1113_2 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U2179 SOURCE activation_accelerator.cpp:1113 VARIABLE add_ln1113_3 LOOP tile_loop_tile_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 328 BRAM 256 URAM 0}} activation_accelerator_Pipeline_bf16_to_float_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_337_p2 SOURCE activation_accelerator.cpp:395 VARIABLE add_ln395 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_bf16_to_float_loop4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_337_p2 SOURCE activation_accelerator.cpp:395 VARIABLE add_ln395 LOOP bf16_to_float_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_add2 {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2349 SOURCE activation_accelerator.cpp:919 VARIABLE sum LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2350 SOURCE activation_accelerator.cpp:919 VARIABLE sum_95 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2351 SOURCE activation_accelerator.cpp:919 VARIABLE sum_96 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2352 SOURCE activation_accelerator.cpp:919 VARIABLE sum_97 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2353 SOURCE activation_accelerator.cpp:919 VARIABLE sum_98 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2354 SOURCE activation_accelerator.cpp:919 VARIABLE sum_99 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2355 SOURCE activation_accelerator.cpp:919 VARIABLE sum_100 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2356 SOURCE activation_accelerator.cpp:919 VARIABLE sum_101 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2357 SOURCE activation_accelerator.cpp:919 VARIABLE sum_102 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2358 SOURCE activation_accelerator.cpp:919 VARIABLE sum_103 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2359 SOURCE activation_accelerator.cpp:919 VARIABLE sum_104 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2360 SOURCE activation_accelerator.cpp:919 VARIABLE sum_105 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2361 SOURCE activation_accelerator.cpp:919 VARIABLE sum_106 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2362 SOURCE activation_accelerator.cpp:919 VARIABLE sum_107 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2363 SOURCE activation_accelerator.cpp:919 VARIABLE sum_108 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2364 SOURCE activation_accelerator.cpp:919 VARIABLE sum_109 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2365 SOURCE activation_accelerator.cpp:919 VARIABLE sum_110 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2366 SOURCE activation_accelerator.cpp:919 VARIABLE sum_111 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2367 SOURCE activation_accelerator.cpp:919 VARIABLE sum_112 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2368 SOURCE activation_accelerator.cpp:919 VARIABLE sum_113 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2369 SOURCE activation_accelerator.cpp:919 VARIABLE sum_114 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2370 SOURCE activation_accelerator.cpp:919 VARIABLE sum_115 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2371 SOURCE activation_accelerator.cpp:919 VARIABLE sum_116 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2372 SOURCE activation_accelerator.cpp:919 VARIABLE sum_117 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2373 SOURCE activation_accelerator.cpp:919 VARIABLE sum_118 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2374 SOURCE activation_accelerator.cpp:919 VARIABLE sum_119 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2375 SOURCE activation_accelerator.cpp:919 VARIABLE sum_120 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2376 SOURCE activation_accelerator.cpp:919 VARIABLE sum_121 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2377 SOURCE activation_accelerator.cpp:919 VARIABLE sum_122 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2378 SOURCE activation_accelerator.cpp:919 VARIABLE sum_123 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2379 SOURCE activation_accelerator.cpp:919 VARIABLE sum_124 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2380 SOURCE activation_accelerator.cpp:919 VARIABLE sum_125 LOOP add_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln911_fu_1568_p2 SOURCE activation_accelerator.cpp:911 VARIABLE add_ln911 LOOP add_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 0 URAM 0}} activation_accelerator_Pipeline_stage_0_load0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1305_fu_104_p2 SOURCE activation_accelerator.cpp:1305 VARIABLE add_ln1305 LOOP stage_0_load0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_stage_0_load1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1309_fu_104_p2 SOURCE activation_accelerator.cpp:1309 VARIABLE add_ln1309 LOOP stage_0_load1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_U SOURCE activation_accelerator.cpp:1301 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_1_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_2_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_3_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_4_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_5_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_6_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_7_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_8_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_9_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_10_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_11_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_12_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_13_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_14_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME x_15_U SOURCE activation_accelerator.cpp:1301 VARIABLE x_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_U SOURCE activation_accelerator.cpp:1301 VARIABLE y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_1_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_2_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_3_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_4_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_5_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_6_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_7_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_8_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_9_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_10_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_11_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_12_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_13_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_14_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_15_U SOURCE activation_accelerator.cpp:1301 VARIABLE y_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf0_U SOURCE {} VARIABLE buf0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 46 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf1_U SOURCE {} VARIABLE buf1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 46 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 9120 BRAM 668 URAM 0}} fmaxf {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.06 seconds; current allocated memory: 1.959 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for activation_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for activation_accelerator.
Execute         syn_report -model activation_accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 252.73 sec.
Command     csynth_design done; 314.44 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 303.25 seconds. CPU system time: 5.84 seconds. Elapsed time: 314.44 seconds; current allocated memory: 1.228 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.35 sec.
