<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › dma_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>dma_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __dma_defs_h</span>
<span class="cp">#define __dma_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/dma/inst/dma_common/rtl/dma_regdes.r</span>
<span class="cm"> *     id:           dma_regdes.r,v 1.39 2005/02/10 14:07:23 janb Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:06:51 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c --outfile dma_defs.h ../../inst/dma/inst/dma_common/rtl/dma_regdes.r</span>
<span class="cm"> *      id: $Id: dma_defs.h,v 1.7 2005/04/24 18:30:58 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope dma */</span>

<span class="cm">/* Register rw_data, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_data 0</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_data 0</span>

<span class="cm">/* Register rw_data_next, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_data_next</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_data_next 4</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_data_next 4</span>

<span class="cm">/* Register rw_data_buf, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_data_buf</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_data_buf 8</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_data_buf 8</span>

<span class="cm">/* Register rw_data_ctrl, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eol</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">out_eop</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">wait</span>    <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy2</span>  <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_data_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_data_ctrl 12</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_data_ctrl 12</span>

<span class="cm">/* Register rw_data_stat, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_eop</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy2</span> <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_data_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_data_stat 16</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_data_stat 16</span>

<span class="cm">/* Register rw_data_md, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_data_md</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_data_md 20</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_data_md 20</span>

<span class="cm">/* Register rw_data_md_s, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md_s</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_data_md_s</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_data_md_s 24</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_data_md_s 24</span>

<span class="cm">/* Register rw_data_after, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_data_after</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_data_after 28</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_data_after 28</span>

<span class="cm">/* Register rw_ctxt, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_ctxt</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt 32</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt 32</span>

<span class="cm">/* Register rw_ctxt_next, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_ctxt_next</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_next 36</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_next 36</span>

<span class="cm">/* Register rw_ctxt_ctrl, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eol</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy2</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">store_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy3</span>     <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_ctxt_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_ctrl 40</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_ctrl 40</span>

<span class="cm">/* Register rw_ctxt_stat, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy2</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_ctxt_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_stat 44</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_stat 44</span>

<span class="cm">/* Register rw_ctxt_md0, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md0</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_ctxt_md0</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_md0 48</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_md0 48</span>

<span class="cm">/* Register rw_ctxt_md0_s, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md0_s</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_ctxt_md0_s</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_md0_s 52</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_md0_s 52</span>

<span class="cm">/* Register rw_ctxt_md1, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_ctxt_md1</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_md1 56</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_md1 56</span>

<span class="cm">/* Register rw_ctxt_md1_s, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_ctxt_md1_s</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_md1_s 60</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_md1_s 60</span>

<span class="cm">/* Register rw_ctxt_md2, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_ctxt_md2</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_md2 64</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_md2 64</span>

<span class="cm">/* Register rw_ctxt_md2_s, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_ctxt_md2_s</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_md2_s 68</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_md2_s 68</span>

<span class="cm">/* Register rw_ctxt_md3, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_ctxt_md3</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_md3 72</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_md3 72</span>

<span class="cm">/* Register rw_ctxt_md3_s, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_ctxt_md3_s</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_md3_s 76</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_md3_s 76</span>

<span class="cm">/* Register rw_ctxt_md4, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_ctxt_md4</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_md4 80</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_md4 80</span>

<span class="cm">/* Register rw_ctxt_md4_s, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_ctxt_md4_s</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ctxt_md4_s 84</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ctxt_md4_s 84</span>

<span class="cm">/* Register rw_saved_data, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_saved_data</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_saved_data 88</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_saved_data 88</span>

<span class="cm">/* Register rw_saved_data_buf, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_saved_data_buf</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_saved_data_buf 92</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_saved_data_buf 92</span>

<span class="cm">/* Register rw_group, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_group</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_group 96</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_group 96</span>

<span class="cm">/* Register rw_group_next, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_group_next</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_group_next 100</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_group_next 100</span>

<span class="cm">/* Register rw_group_ctrl, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eol</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tol</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bol</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy2</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy3</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_group_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_group_ctrl 104</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_group_ctrl 104</span>

<span class="cm">/* Register rw_group_stat, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy2</span> <span class="o">:</span> <span class="mi">24</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_group_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_group_stat 108</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_group_stat 108</span>

<span class="cm">/* Register rw_group_md, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_group_md</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_group_md 112</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_group_md 112</span>

<span class="cm">/* Register rw_group_md_s, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">md_s</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_group_md_s</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_group_md_s 116</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_group_md_s 116</span>

<span class="cm">/* Register rw_group_up, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_group_up</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_group_up 120</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_group_up 120</span>

<span class="cm">/* Register rw_group_down, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_dma_rw_group_down</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_group_down 124</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_group_down 124</span>

<span class="cm">/* Register rw_cmd, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cont_data</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">31</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_cmd</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_cmd 128</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_cmd 128</span>

<span class="cm">/* Register rw_cfg, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">en</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stop</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_cfg 132</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_cfg 132</span>

<span class="cm">/* Register rw_stat, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span>           <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">list_state</span>     <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stream_cmd_src</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>         <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">buf</span>            <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_stat 136</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_stat 136</span>

<span class="cm">/* Register rw_intr_mask, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">group</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctxt</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_eop</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stream_cmd</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">27</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_intr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_intr_mask 140</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_intr_mask 140</span>

<span class="cm">/* Register rw_ack_intr, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">group</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctxt</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_eop</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stream_cmd</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">27</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_ack_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_ack_intr 144</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_ack_intr 144</span>

<span class="cm">/* Register r_intr, scope dma, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">group</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctxt</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_eop</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stream_cmd</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">27</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_r_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_r_intr 148</span>

<span class="cm">/* Register r_masked_intr, scope dma, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">group</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctxt</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_eop</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stream_cmd</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">27</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_r_masked_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_r_masked_intr 152</span>

<span class="cm">/* Register rw_stream_cmd, scope dma, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span>  <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">n</span>    <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy2</span> <span class="o">:</span> <span class="mi">7</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">busy</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_dma_rw_stream_cmd</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_dma_rw_stream_cmd 156</span>
<span class="cp">#define REG_WR_ADDR_dma_rw_stream_cmd 156</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_dma_ack_pkt</span>                         <span class="o">=</span> <span class="mh">0x00000100</span><span class="p">,</span>
  <span class="n">regk_dma_anytime</span>                         <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_dma_array</span>                           <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_dma_burst</span>                           <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_dma_client</span>                          <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_dma_copy_next</span>                       <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">regk_dma_copy_up</span>                         <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_dma_data_at_eol</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_dma_dis_c</span>                           <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">regk_dma_dis_g</span>                           <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_dma_idle</span>                            <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_dma_intern</span>                          <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_dma_load_c</span>                          <span class="o">=</span> <span class="mh">0x00000200</span><span class="p">,</span>
  <span class="n">regk_dma_load_c_n</span>                        <span class="o">=</span> <span class="mh">0x00000280</span><span class="p">,</span>
  <span class="n">regk_dma_load_c_next</span>                     <span class="o">=</span> <span class="mh">0x00000240</span><span class="p">,</span>
  <span class="n">regk_dma_load_d</span>                          <span class="o">=</span> <span class="mh">0x00000140</span><span class="p">,</span>
  <span class="n">regk_dma_load_g</span>                          <span class="o">=</span> <span class="mh">0x00000300</span><span class="p">,</span>
  <span class="n">regk_dma_load_g_down</span>                     <span class="o">=</span> <span class="mh">0x000003c0</span><span class="p">,</span>
  <span class="n">regk_dma_load_g_next</span>                     <span class="o">=</span> <span class="mh">0x00000340</span><span class="p">,</span>
  <span class="n">regk_dma_load_g_up</span>                       <span class="o">=</span> <span class="mh">0x00000380</span><span class="p">,</span>
  <span class="n">regk_dma_next_en</span>                         <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">regk_dma_next_pkt</span>                        <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">regk_dma_no</span>                              <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_dma_only_at_wait</span>                    <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_dma_restore</span>                         <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_dma_rst</span>                             <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_dma_running</span>                         <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_dma_rw_cfg_default</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_dma_rw_cmd_default</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_dma_rw_intr_mask_default</span>            <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_dma_rw_stat_default</span>                 <span class="o">=</span> <span class="mh">0x00000101</span><span class="p">,</span>
  <span class="n">regk_dma_rw_stream_cmd_default</span>           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_dma_save_down</span>                       <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_dma_save_up</span>                         <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_dma_set_reg</span>                         <span class="o">=</span> <span class="mh">0x00000050</span><span class="p">,</span>
  <span class="n">regk_dma_set_w_size1</span>                     <span class="o">=</span> <span class="mh">0x00000190</span><span class="p">,</span>
  <span class="n">regk_dma_set_w_size2</span>                     <span class="o">=</span> <span class="mh">0x000001a0</span><span class="p">,</span>
  <span class="n">regk_dma_set_w_size4</span>                     <span class="o">=</span> <span class="mh">0x000001c0</span><span class="p">,</span>
  <span class="n">regk_dma_stopped</span>                         <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_dma_store_c</span>                         <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_dma_store_descr</span>                     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_dma_store_g</span>                         <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_dma_store_md</span>                        <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_dma_sw</span>                              <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_dma_update_down</span>                     <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">regk_dma_yes</span>                             <span class="o">=</span> <span class="mh">0x00000001</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __dma_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
