<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VPU-Test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="display_synthesis_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="display_top_level_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dvi_framebuffer_synthesis_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dvi_framebuffer_synthesis_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dvi_framebuffer_synthesis_test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dvi_framebuffer_synthesis_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dvi_framebuffer_synthesis_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dvi_framebuffer_synthesis_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dvi_framebuffer_synthesis_test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dvi_framebuffer_synthesis_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dvi_framebuffer_synthesis_test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dvi_framebuffer_synthesis_test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dvi_framebuffer_synthesis_test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dvi_framebuffer_synthesis_test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dvi_framebuffer_synthesis_test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dvi_framebuffer_synthesis_test.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dvi_framebuffer_synthesis_test.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dvi_framebuffer_synthesis_test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dvi_framebuffer_synthesis_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dvi_framebuffer_synthesis_test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dvi_framebuffer_synthesis_test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dvi_framebuffer_synthesis_test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dvi_framebuffer_synthesis_test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dvi_framebuffer_synthesis_test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dvi_framebuffer_synthesis_test.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dvi_framebuffer_synthesis_test_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dvi_framebuffer_synthesis_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dvi_framebuffer_synthesis_test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dvi_framebuffer_synthesis_test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dvi_framebuffer_synthesis_test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dvi_framebuffer_synthesis_test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dvi_framebuffer_synthesis_test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dvi_framebuffer_synthesis_test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dvi_framebuffer_synthesis_test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dvi_framebuffer_synthesis_test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dvi_framebuffer_synthesis_test_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dvi_framebuffer_synthesis_test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dvi_framebuffer_synthesis_test_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dvi_framebuffer_synthesis_test_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dvi_framebuffer_synthesis_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="frame_buffer_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/vga_clk_gen.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="vga_clk_gen.v"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="vga_clk_gen_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2verilog.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461795392" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5192478406583690284" xil_pn:start_ts="1461795392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461795393" xil_pn:in_ck="-390639575600116809" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7390398724649144997" xil_pn:start_ts="1461795392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo_xclk.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_xclk.v"/>
      <outfile xil_pn:name="ipcore_dir/frame_cell_block.ngc"/>
      <outfile xil_pn:name="ipcore_dir/frame_cell_block.v"/>
    </transform>
    <transform xil_pn:end_ts="1461795393" xil_pn:in_ck="3664017501326029557" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1461795393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461795395" xil_pn:in_ck="-2238436171003248131" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3348254995585611098" xil_pn:start_ts="1461795393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="vga_clk_gen.v"/>
    </transform>
    <transform xil_pn:end_ts="1461795395" xil_pn:in_ck="3664017501326029557" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1461795395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461795395" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7333663899241271077" xil_pn:start_ts="1461795395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461796137" xil_pn:in_ck="-7810726975234345540" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="4296205006179659673" xil_pn:start_ts="1461796094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.lso"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.ngc"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.ngr"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.prj"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.stx"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.syr"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.xst"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1461796137" xil_pn:in_ck="-3652724962798062698" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2076943212180403793" xil_pn:start_ts="1461796137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461796146" xil_pn:in_ck="-4405939350060044130" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4085488350874170460" xil_pn:start_ts="1461796137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.bld"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.ngd"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1461796172" xil_pn:in_ck="8451090929834977580" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="6733564432430981316" xil_pn:start_ts="1461796146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.pcf"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test_map.map"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test_map.mrp"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test_map.ncd"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test_map.ngm"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test_map.xrpt"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test_summary.xml"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1461796266" xil_pn:in_ck="8469287825193735141" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4097515898943074650" xil_pn:start_ts="1461796172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.ncd"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.pad"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.par"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.ptwx"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.unroutes"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.xpi"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test_pad.csv"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test_pad.txt"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1461796334" xil_pn:in_ck="-2901839330016499374" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="1555517831305455702" xil_pn:start_ts="1461796270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.bgn"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.bit"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.drc"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1461796351" xil_pn:in_ck="-2901839330016512228" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7814804799388247210" xil_pn:start_ts="1461796350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461796266" xil_pn:in_ck="-7305215237513727448" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1461796256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.twr"/>
      <outfile xil_pn:name="dvi_framebuffer_synthesis_test.twx"/>
    </transform>
  </transforms>

</generated_project>
