{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661819124460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661819124461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 29 20:25:24 2022 " "Processing started: Mon Aug 29 20:25:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661819124461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819124461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Sound -c FPGA_Sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Sound -c FPGA_Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819124461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661819125076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesquare/soundtable01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesquare/soundtable01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoundTable01-behavior " "Found design unit 1: SoundTable01-behavior" {  } { { "ScaleSquare/SoundTable01.VHD" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/SoundTable01.VHD" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138517 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoundTable01 " "Found entity 1: SoundTable01" {  } { { "ScaleSquare/SoundTable01.VHD" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/SoundTable01.VHD" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819138517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesquare/sound_square_scale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesquare/sound_square_scale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Square_Scale-behv " "Found design unit 1: Sound_Square_Scale-behv" {  } { { "ScaleSquare/Sound_Square_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138520 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Square_Scale " "Found entity 1: Sound_Square_Scale" {  } { { "ScaleSquare/Sound_Square_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819138520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsawtooth/sound_sawtooth_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsawtooth/sound_sawtooth_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Sawtooth_Middle_C-behv " "Found design unit 1: Sound_Sawtooth_Middle_C-behv" {  } { { "MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138523 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Sawtooth_Middle_C " "Found entity 1: Sound_Sawtooth_Middle_C" {  } { { "MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819138523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsine/sound_pwm_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsine/sound_pwm_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_PWM_Middle_C-behv " "Found design unit 1: Sound_PWM_Middle_C-behv" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_PWM_Middle_C " "Found entity 1: Sound_PWM_Middle_C" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819138525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsquare/sound_sqwave_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsquare/sound_sqwave_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_SQWave_Middle_C-behv " "Found design unit 1: Sound_SQWave_Middle_C-behv" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138528 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_SQWave_Middle_C " "Found entity 1: Sound_SQWave_Middle_C" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819138528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/counterldcnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/counterldcnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterLdInc-behv " "Found design unit 1: counterLdInc-behv" {  } { { "Counters/CounterLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138530 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterLdInc " "Found entity 1: counterLdInc" {  } { { "Counters/CounterLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819138530 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Debounce.vhd " "Can't analyze file -- file Debounce.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1661819138538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Sound-struct " "Found design unit 1: FPGA_Sound-struct" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138541 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Sound " "Found entity 1: FPGA_Sound" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819138541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsine/middlec_256-samples.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsine/middlec_256-samples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MiddleCSineTable-behavior " "Found design unit 1: MiddleCSineTable-behavior" {  } { { "MiddleCSine/MiddleC_256-Samples.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/MiddleC_256-Samples.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138543 ""} { "Info" "ISGN_ENTITY_NAME" "1 MiddleCSineTable " "Found entity 1: MiddleCSineTable" {  } { { "MiddleCSine/MiddleC_256-Samples.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/MiddleC_256-Samples.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819138543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlectriangle/sound_triangle_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlectriangle/sound_triangle_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Triangle_Middle_C-behv " "Found design unit 1: Sound_Triangle_Middle_C-behv" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138546 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Triangle_Middle_C " "Found entity 1: Sound_Triangle_Middle_C" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819138546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/counterupdnldcnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/counterupdnldcnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDnLdCnt-behv " "Found design unit 1: CounterUpDnLdCnt-behv" {  } { { "Counters/CounterUpDnLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterUpDnLdCnt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138549 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDnLdCnt " "Found entity 1: CounterUpDnLdCnt" {  } { { "Counters/CounterUpDnLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterUpDnLdCnt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661819138549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819138549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Sound " "Elaborating entity \"FPGA_Sound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661819138606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_SQWave_Middle_C Sound_SQWave_Middle_C:SQWCounter " "Elaborating entity \"Sound_SQWave_Middle_C\" for hierarchy \"Sound_SQWave_Middle_C:SQWCounter\"" {  } { { "FPGA_Sound.vhd" "SQWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138621 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SQWave Sound_SQWave_Middle_C.vhd(54) " "Inferred latch for \"w_SQWave\" at Sound_SQWave_Middle_C.vhd(54)" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819138622 "|FPGA_Sound|Sound_SQWave_Middle_C:SQWCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_SQWave_Middle_C:SQWCounter\|counterLdInc:SquareWaveCounter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_SQWave_Middle_C:SQWCounter\|counterLdInc:SquareWaveCounter\"" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "SquareWaveCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_PWM_Middle_C Sound_PWM_Middle_C:SineWCounter " "Elaborating entity \"Sound_PWM_Middle_C\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\"" {  } { { "FPGA_Sound.vhd" "SineWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MiddleCSineTable Sound_PWM_Middle_C:SineWCounter\|MiddleCSineTable:SineWaveROM " "Elaborating entity \"MiddleCSineTable\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\|MiddleCSineTable:SineWaveROM\"" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "SineWaveROM" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PreScale_Counter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PreScale_Counter\"" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "PreScale_Counter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PWMCounter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PWMCounter\"" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "PWMCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Sawtooth_Middle_C Sound_Sawtooth_Middle_C:SawWCounter " "Elaborating entity \"Sound_Sawtooth_Middle_C\" for hierarchy \"Sound_Sawtooth_Middle_C:SawWCounter\"" {  } { { "FPGA_Sound.vhd" "SawWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Triangle_Middle_C Sound_Triangle_Middle_C:TriangleMiddleC " "Elaborating entity \"Sound_Triangle_Middle_C\" for hierarchy \"Sound_Triangle_Middle_C:TriangleMiddleC\"" {  } { { "FPGA_Sound.vhd" "TriangleMiddleC" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138632 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_Up Sound_Triangle_Middle_C.vhd(84) " "Inferred latch for \"w_Up\" at Sound_Triangle_Middle_C.vhd(84)" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819138633 "|FPGA_Sound|Sound_Triangle_Middle_C:eTriangleWCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUpDnLdCnt Sound_Triangle_Middle_C:TriangleMiddleC\|CounterUpDnLdCnt:RampCounter " "Elaborating entity \"CounterUpDnLdCnt\" for hierarchy \"Sound_Triangle_Middle_C:TriangleMiddleC\|CounterUpDnLdCnt:RampCounter\"" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "RampCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc counterLdInc:Note1Hz_Counter " "Elaborating entity \"counterLdInc\" for hierarchy \"counterLdInc:Note1Hz_Counter\"" {  } { { "FPGA_Sound.vhd" "Note1Hz_Counter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc counterLdInc:Note_Counter " "Elaborating entity \"counterLdInc\" for hierarchy \"counterLdInc:Note_Counter\"" {  } { { "FPGA_Sound.vhd" "Note_Counter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Square_Scale Sound_Square_Scale:SquareScale " "Elaborating entity \"Sound_Square_Scale\" for hierarchy \"Sound_Square_Scale:SquareScale\"" {  } { { "FPGA_Sound.vhd" "SquareScale" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoundTable01 Sound_Square_Scale:SquareScale\|SoundTable01:SoundTable " "Elaborating entity \"SoundTable01\" for hierarchy \"Sound_Square_Scale:SquareScale\|SoundTable01:SoundTable\"" {  } { { "ScaleSquare/Sound_Square_Scale.vhd" "SoundTable" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819138639 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661819139786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661819143633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661819143633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "501 " "Implemented 501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661819143701 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661819143701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "494 " "Implemented 494 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661819143701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661819143701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661819143730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 29 20:25:43 2022 " "Processing ended: Mon Aug 29 20:25:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661819143730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661819143730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661819143730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661819143730 ""}
