{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473992004394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2015 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus II License Agreement, " "Subscription Agreement, the Altera Quartus II License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 22:13:24 2016 " "Processing started: Thu Sep 15 22:13:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off lab4 -c lab4 --vector_source=/home/firephyz/dev/ece287/lab4/Waveform.vwf --testbench_file=/home/firephyz/dev/ece287/lab4/simulation/modelsim/Waveform.vwf.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off lab4 -c lab4 --vector_source=/home/firephyz/dev/ece287/lab4/Waveform.vwf --testbench_file=/home/firephyz/dev/ece287/lab4/simulation/modelsim/Waveform.vwf.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473992004395 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "test " "Can't find port \"test\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1473992004618 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "/home/firephyz/dev/ece287/lab4/simulation/modelsim/Waveform.vwf.vt " "Generated Verilog Test Bench File /home/firephyz/dev/ece287/lab4/simulation/modelsim/Waveform.vwf.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "Quartus II" 0 -1 1473992004618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1084 " "Peak virtual memory: 1084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473992004632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 22:13:24 2016 " "Processing ended: Thu Sep 15 22:13:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473992004632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473992004632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473992004632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473992004632 ""}
