#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Mar 10 12:43:54 2021
# Process ID: 11708
# Current directory: C:/Workspace/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1
# Command line: vivado.exe -log design_gol_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_gol_wrapper.tcl -notrace
# Log file: C:/Workspace/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/design_gol_wrapper.vdi
# Journal file: C:/Workspace/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_gol_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Workspace/GameOfLife/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 268.562 ; gain = 44.098
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 545 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1115.762 ; gain = 513.430
Finished Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [C:/Workspace/GameOfLife/constraints/microblaze_pins.xdc]
Finished Parsing XDC File [C:/Workspace/GameOfLife/constraints/microblaze_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1115.762 ; gain = 847.199
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.871 . Memory (MB): peak = 1115.762 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fdfe5a62

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.825 . Memory (MB): peak = 1117.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 119 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1e779df55

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1117.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 223 cells and removed 363 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1269d3d70

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1117.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 624 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1269d3d70

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1117.273 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1269d3d70

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1117.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1117.273 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1269d3d70

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1117.273 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 1475 After: 1508
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 12401fc6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1243.113 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12401fc6c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1243.113 ; gain = 125.840
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1243.113 ; gain = 127.352
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1243.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Workspace/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/design_gol_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_gol_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Workspace/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/design_gol_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1243.113 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6ff85821

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1243.113 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1668253a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ec10ba59

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ec10ba59

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1243.113 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ec10ba59

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 263588e50

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 263588e50

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d6e4f8b6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2150d46eb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ef6bad2a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 21202cd9a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1bc04fce8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1d30ce154

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e7ff9e30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1e7ff9e30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 2e1f78868

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1243.113 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2e1f78868

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2ba8f79af

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2ba8f79af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1243.113 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.340. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22c9a6929

Time (s): cpu = 00:01:04 ; elapsed = 00:00:59 . Memory (MB): peak = 1243.113 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 22c9a6929

Time (s): cpu = 00:01:04 ; elapsed = 00:00:59 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22c9a6929

Time (s): cpu = 00:01:04 ; elapsed = 00:00:59 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22c9a6929

Time (s): cpu = 00:01:04 ; elapsed = 00:00:59 . Memory (MB): peak = 1243.113 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 172c34932

Time (s): cpu = 00:01:05 ; elapsed = 00:00:59 . Memory (MB): peak = 1243.113 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 172c34932

Time (s): cpu = 00:01:05 ; elapsed = 00:00:59 . Memory (MB): peak = 1243.113 ; gain = 0.000
Ending Placer Task | Checksum: 119c420c8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:59 . Memory (MB): peak = 1243.113 ; gain = 0.000
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:00 . Memory (MB): peak = 1243.113 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1243.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Workspace/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/design_gol_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1243.113 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1243.113 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1243.113 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ecbad96c ConstDB: 0 ShapeSum: 2d09475c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 62e79b32

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 62e79b32

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 62e79b32

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 62e79b32

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1291.863 ; gain = 48.750
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 290201511

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1291.863 ; gain = 48.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.348 | TNS=-253.804| WHS=-0.262 | THS=-147.704|

Phase 2 Router Initialization | Checksum: 2c6a58eea

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: df76a4e1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1352
 Number of Nodes with overlaps = 412
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.249 | TNS=-311.105| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13badba3c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 711
 Number of Nodes with overlaps = 315
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.651 | TNS=-328.742| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20972fa14

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1291.863 ; gain = 48.750
Phase 4 Rip-up And Reroute | Checksum: 20972fa14

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1be247220

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1291.863 ; gain = 48.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.134 | TNS=-303.555| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1839cc3b3

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1839cc3b3

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.863 ; gain = 48.750
Phase 5 Delay and Skew Optimization | Checksum: 1839cc3b3

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a7c68006

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.863 ; gain = 48.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.114 | TNS=-299.745| WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 180847323

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.863 ; gain = 48.750
Phase 6 Post Hold Fix | Checksum: 180847323

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.953764 %
  Global Horizontal Routing Utilization  = 1.39047 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
Phase 7 Route finalize | Checksum: 11db8b4e9

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11db8b4e9

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2adb2e5c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 1291.863 ; gain = 48.750

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.114 | TNS=-299.745| WHS=0.032  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2adb2e5c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 1291.863 ; gain = 48.750
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 1291.863 ; gain = 48.750

Routing Is Done.
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1291.863 ; gain = 48.750
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1291.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Workspace/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/design_gol_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_gol_wrapper_drc_routed.rpt -pb design_gol_wrapper_drc_routed.pb -rpx design_gol_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Workspace/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/design_gol_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_gol_wrapper_methodology_drc_routed.rpt -rpx design_gol_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Workspace/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/design_gol_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_gol_wrapper_power_routed.rpt -pb design_gol_wrapper_power_summary_routed.pb -rpx design_gol_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: write_bitstream -force design_gol_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_gol_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
84 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1749.430 ; gain = 369.234
INFO: [Common 17-206] Exiting Vivado at Wed Mar 10 12:47:21 2021...
