# Tiny Tapeout project information
project:
  title:        "TT10 HPDL 1414 Uart"      # Project title
  author:       "Andrew Tudoroi"      # Your name
  discord:      "azorikator"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Uart interface for 4xHPDL 1414 PMOD Module"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     12000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_hpdl1414_uart_atudoroi"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "pmod_1414.v"
    - "uart.v"
    - "memory.v"
    # - "memory_init.txt"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "HPDL_D0"
  uo[1]: "HPDL_D1"
  uo[2]: "HPDL_D2"
  uo[3]: "HPDL_D3"
  uo[4]: "HPDL_D4"
  uo[5]: "HPDL_D5"
  uo[6]: "HPDL_D6"
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "HPDL_A0"
  uio[1]: "HPDL_A1"
  uio[2]: "HPDL_WR1"
  uio[3]: "HPDL_WR2"
  uio[4]: "HPDL_WR3"
  uio[5]: "HPDL_WR4"
  uio[6]: "UART_TX"
  uio[7]: "UART_RX"

# Do not change!
yaml_version: 6
