--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program Files\Xilinx ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml TEST_TOP.twx TEST_TOP.ncd -o TEST_TOP.twr
TEST_TOP.pcf -ucf test.ucf

Design file:              TEST_TOP.ncd
Physical constraint file: TEST_TOP.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1473 paths analyzed, 409 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.917ns.
--------------------------------------------------------------------------------

Paths for end point tx/bitTmr_2 (SLICE_X17Y31.D3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_9 (FF)
  Destination:          tx/bitTmr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.423 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_9 to tx/bitTmr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.391   tx/bitTmr<10>
                                                       tx/bitTmr_9
    SLICE_X18Y31.B4      net (fanout=2)        0.971   tx/bitTmr<9>
    SLICE_X18Y31.B       Tilo                  0.203   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X15Y33.D5      net (fanout=4)        0.926   tx/bitDone<13>1
    SLICE_X15Y33.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X17Y31.D3      net (fanout=13)       0.781   tx/bitDone_0
    SLICE_X17Y31.CLK     Tas                   0.322   tx/bitTmr<2>
                                                       tx/bitTmr_2_rstpot
                                                       tx/bitTmr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (1.175ns logic, 2.678ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_6 (FF)
  Destination:          tx/bitTmr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.246 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_6 to tx/bitTmr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.391   tx/bitTmr<6>
                                                       tx/bitTmr_6
    SLICE_X18Y31.B1      net (fanout=2)        0.933   tx/bitTmr<6>
    SLICE_X18Y31.B       Tilo                  0.203   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X15Y33.D5      net (fanout=4)        0.926   tx/bitDone<13>1
    SLICE_X15Y33.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X17Y31.D3      net (fanout=13)       0.781   tx/bitDone_0
    SLICE_X17Y31.CLK     Tas                   0.322   tx/bitTmr<2>
                                                       tx/bitTmr_2_rstpot
                                                       tx/bitTmr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (1.175ns logic, 2.640ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_8 (FF)
  Destination:          tx/bitTmr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.770ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.423 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_8 to tx/bitTmr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BQ      Tcko                  0.391   tx/bitTmr<10>
                                                       tx/bitTmr_8
    SLICE_X18Y31.B5      net (fanout=2)        0.888   tx/bitTmr<8>
    SLICE_X18Y31.B       Tilo                  0.203   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X15Y33.D5      net (fanout=4)        0.926   tx/bitDone<13>1
    SLICE_X15Y33.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X17Y31.D3      net (fanout=13)       0.781   tx/bitDone_0
    SLICE_X17Y31.CLK     Tas                   0.322   tx/bitTmr<2>
                                                       tx/bitTmr_2_rstpot
                                                       tx/bitTmr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.770ns (1.175ns logic, 2.595ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point tx/bitTmr_1 (SLICE_X17Y31.C4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_9 (FF)
  Destination:          tx/bitTmr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.423 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_9 to tx/bitTmr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.391   tx/bitTmr<10>
                                                       tx/bitTmr_9
    SLICE_X18Y31.B4      net (fanout=2)        0.971   tx/bitTmr<9>
    SLICE_X18Y31.B       Tilo                  0.203   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X15Y33.D5      net (fanout=4)        0.926   tx/bitDone<13>1
    SLICE_X15Y33.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X17Y31.C4      net (fanout=13)       0.760   tx/bitDone_0
    SLICE_X17Y31.CLK     Tas                   0.322   tx/bitTmr<2>
                                                       tx/bitTmr_1_rstpot
                                                       tx/bitTmr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.832ns (1.175ns logic, 2.657ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_6 (FF)
  Destination:          tx/bitTmr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.246 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_6 to tx/bitTmr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.391   tx/bitTmr<6>
                                                       tx/bitTmr_6
    SLICE_X18Y31.B1      net (fanout=2)        0.933   tx/bitTmr<6>
    SLICE_X18Y31.B       Tilo                  0.203   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X15Y33.D5      net (fanout=4)        0.926   tx/bitDone<13>1
    SLICE_X15Y33.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X17Y31.C4      net (fanout=13)       0.760   tx/bitDone_0
    SLICE_X17Y31.CLK     Tas                   0.322   tx/bitTmr<2>
                                                       tx/bitTmr_1_rstpot
                                                       tx/bitTmr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (1.175ns logic, 2.619ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_8 (FF)
  Destination:          tx/bitTmr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.423 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_8 to tx/bitTmr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BQ      Tcko                  0.391   tx/bitTmr<10>
                                                       tx/bitTmr_8
    SLICE_X18Y31.B5      net (fanout=2)        0.888   tx/bitTmr<8>
    SLICE_X18Y31.B       Tilo                  0.203   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X15Y33.D5      net (fanout=4)        0.926   tx/bitDone<13>1
    SLICE_X15Y33.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X17Y31.C4      net (fanout=13)       0.760   tx/bitDone_0
    SLICE_X17Y31.CLK     Tas                   0.322   tx/bitTmr<2>
                                                       tx/bitTmr_1_rstpot
                                                       tx/bitTmr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (1.175ns logic, 2.574ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point tx/bitTmr_5 (SLICE_X15Y31.C1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_9 (FF)
  Destination:          tx/bitTmr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.764ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.428 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_9 to tx/bitTmr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.391   tx/bitTmr<10>
                                                       tx/bitTmr_9
    SLICE_X18Y31.B4      net (fanout=2)        0.971   tx/bitTmr<9>
    SLICE_X18Y31.B       Tilo                  0.203   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X15Y33.D5      net (fanout=4)        0.926   tx/bitDone<13>1
    SLICE_X15Y33.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X15Y31.C1      net (fanout=13)       0.692   tx/bitDone_0
    SLICE_X15Y31.CLK     Tas                   0.322   tx/bitTmr<6>
                                                       tx/bitTmr_5_rstpot
                                                       tx/bitTmr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (1.175ns logic, 2.589ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_6 (FF)
  Destination:          tx/bitTmr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.726ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_6 to tx/bitTmr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.391   tx/bitTmr<6>
                                                       tx/bitTmr_6
    SLICE_X18Y31.B1      net (fanout=2)        0.933   tx/bitTmr<6>
    SLICE_X18Y31.B       Tilo                  0.203   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X15Y33.D5      net (fanout=4)        0.926   tx/bitDone<13>1
    SLICE_X15Y33.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X15Y31.C1      net (fanout=13)       0.692   tx/bitDone_0
    SLICE_X15Y31.CLK     Tas                   0.322   tx/bitTmr<6>
                                                       tx/bitTmr_5_rstpot
                                                       tx/bitTmr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (1.175ns logic, 2.551ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_8 (FF)
  Destination:          tx/bitTmr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.681ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.428 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_8 to tx/bitTmr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BQ      Tcko                  0.391   tx/bitTmr<10>
                                                       tx/bitTmr_8
    SLICE_X18Y31.B5      net (fanout=2)        0.888   tx/bitTmr<8>
    SLICE_X18Y31.B       Tilo                  0.203   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X15Y33.D5      net (fanout=4)        0.926   tx/bitDone<13>1
    SLICE_X15Y33.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X15Y31.C1      net (fanout=13)       0.692   tx/bitDone_0
    SLICE_X15Y31.CLK     Tas                   0.322   tx/bitTmr<6>
                                                       tx/bitTmr_5_rstpot
                                                       tx/bitTmr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (1.175ns logic, 2.506ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rx/bitTmr_10 (SLICE_X25Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/bitTmr_10 (FF)
  Destination:          rx/bitTmr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/bitTmr_10 to rx/bitTmr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y49.DQ      Tcko                  0.198   rx/bitTmr<10>
                                                       rx/bitTmr_10
    SLICE_X25Y49.D6      net (fanout=2)        0.023   rx/bitTmr<10>
    SLICE_X25Y49.CLK     Tah         (-Th)    -0.215   rx/bitTmr<10>
                                                       rx/Mmux_bitTmr[10]_GND_10_o_mux_19_OUT21
                                                       rx/bitTmr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point rx/bitTmr_7 (SLICE_X23Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/bitTmr_7 (FF)
  Destination:          rx/bitTmr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/bitTmr_7 to rx/bitTmr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y50.DQ      Tcko                  0.198   rx/bitTmr<7>
                                                       rx/bitTmr_7
    SLICE_X23Y50.D6      net (fanout=4)        0.031   rx/bitTmr<7>
    SLICE_X23Y50.CLK     Tah         (-Th)    -0.215   rx/bitTmr<7>
                                                       rx/Mmux_bitTmr[10]_GND_10_o_mux_19_OUT91
                                                       rx/bitTmr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point rx/baudClkX8Count_2 (SLICE_X25Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/baudClkX8Count_2 (FF)
  Destination:          rx/baudClkX8Count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/baudClkX8Count_2 to rx/baudClkX8Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.AQ      Tcko                  0.198   rx/baudClkX8Count<3>
                                                       rx/baudClkX8Count_2
    SLICE_X25Y46.A6      net (fanout=5)        0.038   rx/baudClkX8Count<2>
    SLICE_X25Y46.CLK     Tah         (-Th)    -0.215   rx/baudClkX8Count<3>
                                                       rx/baudClkX8Count_2_rstpot
                                                       rx/baudClkX8Count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_0/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_1/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.917|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1473 paths, 0 nets, and 501 connections

Design statistics:
   Minimum period:   3.917ns{1}   (Maximum frequency: 255.297MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 23 22:55:58 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



