<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_T_C_U_C_e5de5f84</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_e5de5f84'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_T_C_U_C_e5de5f84')">rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249483"  onclick="showContent('inst_tag_249483')">config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249483_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249483_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249483_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249483_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249484"  onclick="showContent('inst_tag_249484')">config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249484_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249484_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249484_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249484_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249485"  onclick="showContent('inst_tag_249485')">config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249485_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249485_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249485_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249485_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249486"  onclick="showContent('inst_tag_249486')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249486_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249486_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249486_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249486_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249487"  onclick="showContent('inst_tag_249487')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249487_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249487_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249487_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249487_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249488"  onclick="showContent('inst_tag_249488')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249488_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249488_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249488_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249488_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249489"  onclick="showContent('inst_tag_249489')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249489_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249489_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249489_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249489_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249490"  onclick="showContent('inst_tag_249490')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249490_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249490_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249490_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249490_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249491"  onclick="showContent('inst_tag_249491')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249491_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249491_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249491_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249491_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249492"  onclick="showContent('inst_tag_249492')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249492_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249492_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249492_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249492_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249493"  onclick="showContent('inst_tag_249493')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249493_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249493_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249493_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249493_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249494"  onclick="showContent('inst_tag_249494')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249494_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249494_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249494_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249494_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249495"  onclick="showContent('inst_tag_249495')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249495_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249495_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249495_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249495_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249496"  onclick="showContent('inst_tag_249496')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249496_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249496_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249496_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249496_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249497"  onclick="showContent('inst_tag_249497')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249497_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249497_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249497_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249497_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249498"  onclick="showContent('inst_tag_249498')">config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249498_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249498_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249498_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249498_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249499"  onclick="showContent('inst_tag_249499')">config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249499_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249499_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249499_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249499_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249500"  onclick="showContent('inst_tag_249500')">config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249500_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249500_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249500_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249500_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249477"  onclick="showContent('inst_tag_249477')">config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249477_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249477_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249477_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249477_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249478"  onclick="showContent('inst_tag_249478')">config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249478_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249478_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249478_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249478_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249479"  onclick="showContent('inst_tag_249479')">config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249479_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249479_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249479_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249479_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249480"  onclick="showContent('inst_tag_249480')">config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249480_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249480_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249480_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249480_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249481"  onclick="showContent('inst_tag_249481')">config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249481_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249481_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249481_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249481_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2775.html#inst_tag_249482"  onclick="showContent('inst_tag_249482')">config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249482_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249482_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249482_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249482_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_249483'>
<hr>
<a name="inst_tag_249483"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_249483" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249483_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249483_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249483_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249483_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2480" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_1.html#inst_tag_238582" id="tag_urg_inst_238582">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249484'>
<hr>
<a name="inst_tag_249484"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_249484" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249484_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249484_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249484_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249484_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2480" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_1.html#inst_tag_238583" id="tag_urg_inst_238583">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249485'>
<hr>
<a name="inst_tag_249485"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_249485" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249485_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249485_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249485_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249485_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2480" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_1.html#inst_tag_238584" id="tag_urg_inst_238584">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249486'>
<hr>
<a name="inst_tag_249486"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_249486" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249486_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249486_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249486_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249486_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_174894" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_1.html#inst_tag_238602" id="tag_urg_inst_238602">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249487'>
<hr>
<a name="inst_tag_249487"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_249487" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249487_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249487_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249487_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249487_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_174894" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_1.html#inst_tag_238603" id="tag_urg_inst_238603">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249488'>
<hr>
<a name="inst_tag_249488"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_249488" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249488_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249488_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249488_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249488_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_174894" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_1.html#inst_tag_238604" id="tag_urg_inst_238604">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249489'>
<hr>
<a name="inst_tag_249489"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_249489" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249489_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249489_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249489_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249489_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_174894" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_1.html#inst_tag_238606" id="tag_urg_inst_238606">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249490'>
<hr>
<a name="inst_tag_249490"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_249490" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249490_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249490_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249490_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249490_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_174894" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_1.html#inst_tag_238607" id="tag_urg_inst_238607">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249491'>
<hr>
<a name="inst_tag_249491"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_249491" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249491_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249491_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249491_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249491_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_174894" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_1.html#inst_tag_238608" id="tag_urg_inst_238608">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249492'>
<hr>
<a name="inst_tag_249492"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_249492" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249492_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249492_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249492_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249492_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_174895" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_2.html#inst_tag_238694" id="tag_urg_inst_238694">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249493'>
<hr>
<a name="inst_tag_249493"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_249493" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249493_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249493_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249493_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249493_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_174895" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_2.html#inst_tag_238695" id="tag_urg_inst_238695">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249494'>
<hr>
<a name="inst_tag_249494"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_249494" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249494_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249494_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249494_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249494_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_174895" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_2.html#inst_tag_238696" id="tag_urg_inst_238696">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249495'>
<hr>
<a name="inst_tag_249495"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_249495" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249495_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249495_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249495_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249495_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_174895" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_2.html#inst_tag_238698" id="tag_urg_inst_238698">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249496'>
<hr>
<a name="inst_tag_249496"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_249496" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249496_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249496_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249496_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249496_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_174895" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_2.html#inst_tag_238699" id="tag_urg_inst_238699">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249497'>
<hr>
<a name="inst_tag_249497"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_249497" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249497_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249497_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249497_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249497_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1975.html#inst_tag_174895" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_2.html#inst_tag_238700" id="tag_urg_inst_238700">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249498'>
<hr>
<a name="inst_tag_249498"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_249498" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249498_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249498_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249498_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249498_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2481" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_4.html#inst_tag_238857" id="tag_urg_inst_238857">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249499'>
<hr>
<a name="inst_tag_249499"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_249499" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249499_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249499_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249499_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249499_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2481" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_4.html#inst_tag_238858" id="tag_urg_inst_238858">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249500'>
<hr>
<a name="inst_tag_249500"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_249500" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249500_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249500_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249500_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249500_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2481" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_4.html#inst_tag_238859" id="tag_urg_inst_238859">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249477'>
<hr>
<a name="inst_tag_249477"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_249477" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249477_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249477_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249477_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249477_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.27</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.79</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2478" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_0.html#inst_tag_238548" id="tag_urg_inst_238548">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249478'>
<hr>
<a name="inst_tag_249478"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_249478" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249478_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249478_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249478_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249478_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.27</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.79</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2478" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_0.html#inst_tag_238549" id="tag_urg_inst_238549">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249479'>
<hr>
<a name="inst_tag_249479"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_249479" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249479_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249479_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249479_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249479_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.27</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.79</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2478" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_0.html#inst_tag_238550" id="tag_urg_inst_238550">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249480'>
<hr>
<a name="inst_tag_249480"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_249480" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249480_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249480_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249480_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249480_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.27</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.79</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2479" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_0.html#inst_tag_238573" id="tag_urg_inst_238573">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249481'>
<hr>
<a name="inst_tag_249481"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_249481" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249481_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249481_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249481_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249481_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.27</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.79</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2479" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_0.html#inst_tag_238574" id="tag_urg_inst_238574">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_249482'>
<hr>
<a name="inst_tag_249482"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_249482" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2775.html#inst_tag_249482_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249482_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2775.html#inst_tag_249482_Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2775.html#inst_tag_249482_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.27</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.79</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod74.html#inst_tag_2479" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_0.html#inst_tag_238575" id="tag_urg_inst_238575">ursrrerg</a></td>
<td class="s6 cl rt"> 65.40</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_e5de5f84'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2775.html" >rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2775.html" >rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2775.html" >rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2775.html" >rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249483'>
<a name="inst_tag_249483_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249483" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249483_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249483" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249483_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249483" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249483_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249483" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249484'>
<a name="inst_tag_249484_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249484" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249484_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249484" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249484_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249484" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249484_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249484" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249485'>
<a name="inst_tag_249485_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249485" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249485_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249485" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249485_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249485" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249485_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249485" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249486'>
<a name="inst_tag_249486_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249486" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249486_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249486" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249486_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249486" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249486_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249486" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249487'>
<a name="inst_tag_249487_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249487" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249487_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249487" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249487_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249487" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249487_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249487" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249488'>
<a name="inst_tag_249488_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249488" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249488_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249488" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249488_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249488" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249488_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249488" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249489'>
<a name="inst_tag_249489_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249489" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249489_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249489" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249489_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249489" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249489_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249489" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249490'>
<a name="inst_tag_249490_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249490" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249490_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249490" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249490_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249490" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249490_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249490" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249491'>
<a name="inst_tag_249491_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249491" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249491_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249491" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249491_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249491" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249491_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249491" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249492'>
<a name="inst_tag_249492_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249492" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249492_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249492" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249492_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249492" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249492_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249492" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249493'>
<a name="inst_tag_249493_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249493" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249493_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249493" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249493_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249493" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249493_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249493" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249494'>
<a name="inst_tag_249494_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249494" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249494_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249494" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249494_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249494" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249494_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249494" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249495'>
<a name="inst_tag_249495_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249495" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249495_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249495" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249495_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249495" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249495_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249495" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249496'>
<a name="inst_tag_249496_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249496" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249496_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249496" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249496_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249496" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249496_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249496" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249497'>
<a name="inst_tag_249497_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249497" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249497_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249497" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249497_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249497" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249497_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249497" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249498'>
<a name="inst_tag_249498_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249498" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249498_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249498" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249498_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249498" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249498_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249498" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249499'>
<a name="inst_tag_249499_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249499" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249499_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249499" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249499_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249499" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249499_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249499" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249500'>
<a name="inst_tag_249500_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249500" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249500_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249500" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249500_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249500" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249500_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249500" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249477'>
<a name="inst_tag_249477_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249477" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249477_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249477" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249477_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249477" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249477_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249477" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249478'>
<a name="inst_tag_249478_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249478" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249478_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249478" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249478_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249478" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249478_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249478" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249479'>
<a name="inst_tag_249479_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249479" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249479_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249479" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249479_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249479" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249479_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249479" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249480'>
<a name="inst_tag_249480_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249480" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249480_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249480" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249480_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249480" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249480_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249480" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249481'>
<a name="inst_tag_249481_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249481" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249481_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249481" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249481_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249481" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249481_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249481" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_249482'>
<a name="inst_tag_249482_Line"></a>
<b>Line Coverage for Instance : <a href="mod2775.html#inst_tag_249482" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_249482_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2775.html#inst_tag_249482" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_249482_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2775.html#inst_tag_249482" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_249482_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2775.html#inst_tag_249482" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_249477">
    <li>
      <a href="#inst_tag_249477_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249477_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249477_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249477_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249478">
    <li>
      <a href="#inst_tag_249478_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249478_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249478_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249478_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249479">
    <li>
      <a href="#inst_tag_249479_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249479_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249479_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249479_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249480">
    <li>
      <a href="#inst_tag_249480_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249480_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249480_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249480_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249481">
    <li>
      <a href="#inst_tag_249481_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249481_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249481_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249481_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249482">
    <li>
      <a href="#inst_tag_249482_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249482_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249482_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249482_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249483">
    <li>
      <a href="#inst_tag_249483_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249483_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249483_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249483_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249484">
    <li>
      <a href="#inst_tag_249484_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249484_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249484_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249484_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249485">
    <li>
      <a href="#inst_tag_249485_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249485_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249485_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249485_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249486">
    <li>
      <a href="#inst_tag_249486_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249486_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249486_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249486_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249487">
    <li>
      <a href="#inst_tag_249487_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249487_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249487_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249487_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249488">
    <li>
      <a href="#inst_tag_249488_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249488_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249488_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249488_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249489">
    <li>
      <a href="#inst_tag_249489_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249489_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249489_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249489_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249490">
    <li>
      <a href="#inst_tag_249490_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249490_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249490_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249490_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249491">
    <li>
      <a href="#inst_tag_249491_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249491_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249491_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249491_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249492">
    <li>
      <a href="#inst_tag_249492_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249492_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249492_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249492_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249493">
    <li>
      <a href="#inst_tag_249493_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249493_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249493_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249493_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249494">
    <li>
      <a href="#inst_tag_249494_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249494_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249494_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249494_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249495">
    <li>
      <a href="#inst_tag_249495_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249495_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249495_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249495_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249496">
    <li>
      <a href="#inst_tag_249496_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249496_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249496_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249496_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249497">
    <li>
      <a href="#inst_tag_249497_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249497_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249497_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249497_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249498">
    <li>
      <a href="#inst_tag_249498_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249498_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249498_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249498_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249499">
    <li>
      <a href="#inst_tag_249499_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249499_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249499_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249499_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_249500">
    <li>
      <a href="#inst_tag_249500_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_249500_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_249500_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_249500_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_T_C_U_C_e5de5f84">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
