
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
ì
+Loading parts and site information from %s
36*device2O
;/home/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
†
!Parsing RTL primitives file [%s]
14*netlist2e
Q/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
©
*Finished parsing RTL primitives file [%s]
11*netlist2e
Q/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
ì
 Loaded user IP repository '%s'.
1135*coregen2U
A/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IP_GEN2default:defaultZ19-1700
É
"Loaded Vivado IP repository '%s'.
1332*coregen2C
//home/applications/Xilinx/Vivado/2013.4/data/ip2default:defaultZ19-2313
˘
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
add_files: 2default:default2
00:00:052default:default2
00:00:052default:default2
896.4182default:default2
105.1172default:defaultZ17-268
Ä
Command: %s
53*	vivadotcl2X
Dsynth_design -top pcie_gen1x1_sub_sys_wrapper -part xc7a200tfbg676-22default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a200t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a200t2default:defaultZ17-349
ú
%s*synth2å
xStarting RTL Elaboration : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 974.418 ; gain = 281.527
2default:default
˚
synthesizing module '%s'638*oasys2/
pcie_gen1x1_sub_sys_wrapper2default:default2|
f/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.v2default:default2
32default:default8@Z8-638
Œ
synthesizing module '%s'638*oasys2
IBUFDS_GTE22default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
107032default:default8@Z8-638
W
%s*synth2H
4	Parameter CLKCM_CFG bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter CLKRCV_TRST bound to: TRUE - type: string 
2default:default
L
%s*synth2=
)	Parameter CLKSWING_CFG bound to: 2'b11 
2default:default
â
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS_GTE22default:default2
12default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
107032default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2'
pcie_gen1x1_sub_sys2default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
12362default:default8@Z8-638
≈
synthesizing module '%s'638*oasys2
GND2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
41762default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2
GND2default:default2
22default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
41762default:default8@Z8-256
∆
synthesizing module '%s'638*oasys2
VCC2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
357482default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys2
VCC2default:default2
32default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
357482default:default8@Z8-256
˛
synthesizing module '%s'638*oasys29
%pcie_gen1x1_sub_sys_axi_bram_ctrl_0_02default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/synth/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0.vhd2default:default2
1152default:default8@Z8-638
]
%s*synth2N
:	Parameter C_MEMORY_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
b
%s*synth2S
?	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
2default:default
^
%s*synth2O
;	Parameter C_BRAM_ADDR_WIDTH bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ECC_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
2default:default
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
axi_bram_ctrl2default:default2Ó
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/axi_bram_ctrl.vhd2default:default2
1232default:default2
U02default:default2!
axi_bram_ctrl2default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/synth/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0.vhd2default:default2
2692default:default8@Z8-3491
Ù
synthesizing module '%s'638*oasys21
axi_bram_ctrl__parameterized02default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/axi_bram_ctrl.vhd2default:default2
2922default:default8@Z8-638
b
%s*synth2S
?	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
2default:default
]
%s*synth2N
:	Parameter C_MEMORY_DEPTH bound to: 8192 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_BRAM_ADDR_WIDTH bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ECC_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
2default:default
Ï
synthesizing module '%s'638*oasys2%
axi_bram_ctrl_top2default:default2Ù
›/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/axi_bram_ctrl_top.vhd2default:default2
3972default:default8@Z8-638
^
%s*synth2O
;	Parameter C_BRAM_ADDR_WIDTH bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ECC_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
2default:default
⁄
synthesizing module '%s'638*oasys2
full_axi2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/full_axi.vhd2default:default2
3812default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ECC_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Ω
null assignment ignored3449*oasys2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/full_axi.vhd2default:default2
6262default:default8@Z8-3919
ÿ
synthesizing module '%s'638*oasys2
wr_chnl2default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/wr_chnl.vhd2default:default2
4032default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 15 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ECC_TYPE bound to: 0 - type: integer 
2default:default
›
null port '%s' ignored506*oasys2"
FaultInjectECC2default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/wr_chnl.vhd2default:default2
3702default:default8@Z8-506
‹
synthesizing module '%s'638*oasys2
	wrap_brst2default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/wrap_brst.vhd2default:default2
2082default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 15 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
	wrap_brst2default:default2
42default:default2
12default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/wrap_brst.vhd2default:default2
2082default:default8@Z8-256
ø
default block is never used226*oasys2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/wr_chnl.vhd2default:default2
20712default:default8@Z8-226
Ì
synthesizing module '%s'638*oasys2/
axi_bram_ctrl_v3_0_SRL_FIFO2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
1352default:default8@Z8-638
W
%s*synth2H
4	Parameter C_DATA_BITS bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 8 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_XON bound to: 0 - type: bool 
2default:default
∫
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDR2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33252default:default2#
Data_Exists_DFF2default:default2
FDR2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2322default:default8@Z8-3491
≈
synthesizing module '%s'638*oasys2
FDR2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33252default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2
FDR2default:default2
52default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33252default:default8@Z8-256
Ω
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
169582default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2492default:default8@Z8-3491
 
synthesizing module '%s'638*oasys2
MUXCY_L2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
169582default:default8@Z8-638
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2
MUXCY_L2default:default2
62default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
169582default:default8@Z8-256
∑
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
359462default:default2
XORCY_I2default:default2
XORCY2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2562default:default8@Z8-3491
»
synthesizing module '%s'638*oasys2
XORCY2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
359462default:default8@Z8-638
É
%done synthesizing module '%s' (%s#%s)256*oasys2
XORCY2default:default2
72default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
359462default:default8@Z8-256
≥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDRE2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33382default:default2
FDRE_I2default:default2
FDRE2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2622default:default8@Z8-3491
∆
synthesizing module '%s'638*oasys2
FDRE2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33382default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2
FDRE2default:default2
82default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33382default:default8@Z8-256
Ω
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
169582default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2492default:default8@Z8-3491
∑
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
359462default:default2
XORCY_I2default:default2
XORCY2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2562default:default8@Z8-3491
≥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDRE2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33382default:default2
FDRE_I2default:default2
FDRE2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2622default:default8@Z8-3491
Ω
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
169582default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2492default:default8@Z8-3491
∑
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
359462default:default2
XORCY_I2default:default2
XORCY2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2562default:default8@Z8-3491
≥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDRE2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33382default:default2
FDRE_I2default:default2
FDRE2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2622default:default8@Z8-3491
Ω
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
169582default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2492default:default8@Z8-3491
∑
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
359462default:default2
XORCY_I2default:default2
XORCY2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2562default:default8@Z8-3491
≥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDRE2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
33382default:default2
FDRE_I2default:default2
FDRE2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2622default:default8@Z8-3491
∫
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRL16E2default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348002default:default2
SRL16E_I2default:default2
SRL16E2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
2732default:default8@Z8-3491
…
synthesizing module '%s'638*oasys2
SRL16E2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348002default:default8@Z8-638
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL16E2default:default2
92default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
348002default:default8@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_bram_ctrl_v3_0_SRL_FIFO2default:default2
102default:default2
12default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/srl_fifo.vhd2default:default2
1352default:default8@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_chnl2default:default2
112default:default2
12default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/wr_chnl.vhd2default:default2
4032default:default8@Z8-256
ÿ
synthesizing module '%s'638*oasys2
rd_chnl2default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/rd_chnl.vhd2default:default2
3232default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 15 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ECC_TYPE bound to: 0 - type: integer 
2default:default
ø
default block is never used226*oasys2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/rd_chnl.vhd2default:default2
20142default:default8@Z8-226
‡
found unpartitioned %s node3665*oasys2
	construct2default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/rd_chnl.vhd2default:default2
27952default:default8@Z8-4512
î
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_chnl2default:default2
122default:default2
12default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/rd_chnl.vhd2default:default2
3232default:default8@Z8-256
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
full_axi2default:default2
132default:default2
12default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/full_axi.vhd2default:default2
3812default:default8@Z8-256
®
%done synthesizing module '%s' (%s#%s)256*oasys2%
axi_bram_ctrl_top2default:default2
142default:default2
12default:default2Ù
›/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/axi_bram_ctrl_top.vhd2default:default2
3972default:default8@Z8-256
∞
%done synthesizing module '%s' (%s#%s)256*oasys21
axi_bram_ctrl__parameterized02default:default2
152default:default2
12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/axi_bram_ctrl_v3_0/hdl/vhdl/axi_bram_ctrl.vhd2default:default2
2922default:default8@Z8-256
∫
%done synthesizing module '%s' (%s#%s)256*oasys29
%pcie_gen1x1_sub_sys_axi_bram_ctrl_0_02default:default2
162default:default2
12default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/synth/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0.vhd2default:default2
1152default:default8@Z8-256
ƒ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2#
axi_bram_ctrl_02default:default29
%pcie_gen1x1_sub_sys_axi_bram_ctrl_0_02default:default2
512default:default2
492default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
14942default:default8@Z8-350
Ù
synthesizing module '%s'638*oasys26
"pcie_gen1x1_sub_sys_axi_gpio_LED_02default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/synth/pcie_gen1x1_sub_sys_axi_gpio_LED_0.vhd2default:default2
842default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
2default:default
n
%s*synth2_
K	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
2default:default
ƒ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
axi_gpio2default:default2Â
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
1902default:default2
U02default:default2
axi_gpio2default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/synth/pcie_gen1x1_sub_sys_axi_gpio_LED_0.vhd2default:default2
1632default:default8@Z8-3491
Ê
synthesizing module '%s'638*oasys2,
axi_gpio__parameterized02default:default2Á
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
2832default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
2default:default
É
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2Á
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
2202default:default8@Z8-4472
É
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2Á
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
2212default:default8@Z8-4472
Â
synthesizing module '%s'638*oasys2!
axi_lite_ipif2default:default2Ò
⁄/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
2default:default
ÿ
%s*synth2»
≥	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Î
synthesizing module '%s'638*oasys2$
slave_attachment2default:default2Ù
›/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-638
ÿ
%s*synth2»
≥	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
]
%s*synth2N
:	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
È
synthesizing module '%s'638*oasys2#
address_decoder2default:default2Û
‹/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-638
X
%s*synth2I
5	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
2default:default
ÿ
%s*synth2»
≥	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
ﬁ
synthesizing module '%s'638*oasys2
	pselect_f2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b00 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
	pselect_f2default:default2
172default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2-
pselect_f__parameterized02default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b01 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
™
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized02default:default2
172default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2-
pselect_f__parameterized12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b10 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
™
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized12default:default2
172default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2-
pselect_f__parameterized22default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b11 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
™
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized22default:default2
172default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
•
%done synthesizing module '%s' (%s#%s)256*oasys2#
address_decoder2default:default2
182default:default2
12default:default2Û
‹/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-256
»
default block is never used226*oasys2Ù
›/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
4012default:default8@Z8-226
ß
%done synthesizing module '%s' (%s#%s)256*oasys2$
slave_attachment2default:default2
192default:default2
12default:default2Ù
›/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-256
°
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_lite_ipif2default:default2
202default:default2
12default:default2Ò
⁄/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-256
ÿ
synthesizing module '%s'638*oasys2
	GPIO_Core2default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd2default:default2
1732default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_DW bound to: 32 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_GPIO_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
º
default block is never used226*oasys2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd2default:default2
3462default:default8@Z8-226
‹
synthesizing module '%s'638*oasys2
cdc_sync2default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
2default:default
á
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
3852default:default8@Z8-4472
á
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
3872default:default8@Z8-4472
á
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
3882default:default8@Z8-4472
á
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
3892default:default8@Z8-4472
á
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
3902default:default8@Z8-4472
á
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
3912default:default8@Z8-4472
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
cdc_sync2default:default2
212default:default2
12default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2
	GPIO_Core2default:default2
222default:default2
12default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd2default:default2
1732default:default8@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_gpio__parameterized02default:default2
232default:default2
12default:default2Á
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
2832default:default8@Z8-256
∞
%done synthesizing module '%s' (%s#%s)256*oasys26
"pcie_gen1x1_sub_sys_axi_gpio_LED_02default:default2
242default:default2
12default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/synth/pcie_gen1x1_sub_sys_axi_gpio_LED_0.vhd2default:default2
842default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys25
!pcie_gen1x1_sub_sys_axi_gpio_sw_12default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_sw_1/synth/pcie_gen1x1_sub_sys_axi_gpio_sw_1.vhd2default:default2
842default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
2default:default
n
%s*synth2_
K	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
2default:default
¬
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
axi_gpio2default:default2Â
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
1902default:default2
U02default:default2
axi_gpio2default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_sw_1/synth/pcie_gen1x1_sub_sys_axi_gpio_sw_1.vhd2default:default2
1632default:default8@Z8-3491
Ê
synthesizing module '%s'638*oasys2,
axi_gpio__parameterized22default:default2Á
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
2832default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
2default:default
¢
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_gpio__parameterized22default:default2
242default:default2
12default:default2Á
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd2default:default2
2832default:default8@Z8-256
≠
%done synthesizing module '%s' (%s#%s)256*oasys25
!pcie_gen1x1_sub_sys_axi_gpio_sw_12default:default2
252default:default2
12default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_sw_1/synth/pcie_gen1x1_sub_sys_axi_gpio_sw_1.vhd2default:default2
842default:default8@Z8-256
¡
synthesizing module '%s'638*oasys2:
&pcie_gen1x1_sub_sys_axi_mem_intercon_02default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
18622default:default8@Z8-638
∞
synthesizing module '%s'638*oasys2,
m00_couplers_imp_1ULZJWI2default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
32default:default8@Z8-638
„
synthesizing module '%s'638*oasys21
pcie_gen1x1_sub_sys_auto_ds_52default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/synth/pcie_gen1x1_sub_sys_auto_ds_5.v2default:default2
572default:default8@Z8-638
É
synthesizing module '%s'638*oasys21
axi_dwidth_converter_v2_1_top2default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
2default:default
°
synthesizing module '%s'638*oasys2@
,axi_dwidth_converter_v2_1_axi4lite_downsizer2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v2default:default2
642default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
›
%done synthesizing module '%s' (%s#%s)256*oasys2@
,axi_dwidth_converter_v2_1_axi4lite_downsizer2default:default2
262default:default2
12default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v2default:default2
642default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys21
axi_dwidth_converter_v2_1_top2default:default2
272default:default2
12default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys21
pcie_gen1x1_sub_sys_auto_ds_52default:default2
282default:default2
12default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/synth/pcie_gen1x1_sub_sys_auto_ds_5.v2default:default2
572default:default8@Z8-256
„
synthesizing module '%s'638*oasys21
pcie_gen1x1_sub_sys_auto_pc_22default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_pc_2/synth/pcie_gen1x1_sub_sys_auto_pc_2.v2default:default2
572default:default8@Z8-638
Ø
synthesizing module '%s'638*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2ó
Ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_IGNORE_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b010 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
H
%s*synth29
%	Parameter P_SLVERR bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter P_PROTECTION bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
Î
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2
292default:default2
12default:default2ó
Ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys21
pcie_gen1x1_sub_sys_auto_pc_22default:default2
302default:default2
12default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_pc_2/synth/pcie_gen1x1_sub_sys_auto_pc_2.v2default:default2
572default:default8@Z8-256
≥
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_pc2default:default21
pcie_gen1x1_sub_sys_auto_pc_22default:default2
562default:default2
522default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
2782default:default8@Z8-350
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2,
m00_couplers_imp_1ULZJWI2default:default2
312default:default2
12default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
32default:default8@Z8-256
±
synthesizing module '%s'638*oasys2+
m01_couplers_imp_8TWPTO2default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
3332default:default8@Z8-638
„
synthesizing module '%s'638*oasys21
pcie_gen1x1_sub_sys_auto_ds_62default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_6/synth/pcie_gen1x1_sub_sys_auto_ds_6.v2default:default2
572default:default8@Z8-638
ü
%done synthesizing module '%s' (%s#%s)256*oasys21
pcie_gen1x1_sub_sys_auto_ds_62default:default2
322default:default2
12default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_6/synth/pcie_gen1x1_sub_sys_auto_ds_6.v2default:default2
572default:default8@Z8-256
≥
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_ds2default:default21
pcie_gen1x1_sub_sys_auto_ds_62default:default2
402default:default2
382default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
4922default:default8@Z8-350
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2+
m01_couplers_imp_8TWPTO2default:default2
332default:default2
12default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
3332default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2,
m02_couplers_imp_1VY5CJJ2default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
5332default:default8@Z8-638
„
synthesizing module '%s'638*oasys21
pcie_gen1x1_sub_sys_auto_ds_72default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_7/synth/pcie_gen1x1_sub_sys_auto_ds_7.v2default:default2
572default:default8@Z8-638
ü
%done synthesizing module '%s' (%s#%s)256*oasys21
pcie_gen1x1_sub_sys_auto_ds_72default:default2
342default:default2
12default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_7/synth/pcie_gen1x1_sub_sys_auto_ds_7.v2default:default2
572default:default8@Z8-256
≥
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_ds2default:default21
pcie_gen1x1_sub_sys_auto_ds_72default:default2
402default:default2
382default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
6922default:default8@Z8-350
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2,
m02_couplers_imp_1VY5CJJ2default:default2
352default:default2
12default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
5332default:default8@Z8-256
±
synthesizing module '%s'638*oasys2+
m03_couplers_imp_7J72IP2default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
7332default:default8@Z8-638
„
synthesizing module '%s'638*oasys21
pcie_gen1x1_sub_sys_auto_cc_12default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_cc_1/synth/pcie_gen1x1_sub_sys_auto_cc_1.v2default:default2
572default:default8@Z8-638
†
synthesizing module '%s'638*oasys2@
,axi_clock_converter_v2_1_axi_clock_converter2default:default2é
˜/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v2default:default2
712default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_LIGHT_WT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter P_FULLY_REG bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
2default:default
I
%s*synth2:
&	Parameter P_SI_LT_MI bound to: 1'b1 
2default:default
]
%s*synth2N
:	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWBURST_RIGHT bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWSIZE_RIGHT bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWLEN_RIGHT bound to: 21 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWADDR_RIGHT bound to: 29 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWID_RIGHT bound to: 61 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWID_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AW_WIDTH bound to: 62 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_AW_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WSTRB_WIDTH bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WDATA_WIDTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WID_RIGHT bound to: 577 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WID_WIDTH bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_W_WIDTH bound to: 577 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_W_WIDTH bound to: 577 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BID_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_B_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FIFO_B_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARBURST_RIGHT bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARSIZE_RIGHT bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARLEN_RIGHT bound to: 21 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARADDR_RIGHT bound to: 29 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARID_RIGHT bound to: 61 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARID_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AR_WIDTH bound to: 62 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_AR_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RDATA_WIDTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RID_RIGHT bound to: 515 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RID_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_R_WIDTH bound to: 516 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_R_WIDTH bound to: 516 - type: integer 
2default:default
Î
synthesizing module '%s'638*oasys2(
fifo_generator_v11_02default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6612default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DIN_WIDTH_WDCH bound to: 577 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DIN_WIDTH_RDCH bound to: 516 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 15 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 13 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1021 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
˜
synthesizing module '%s'638*oasys2.
fifo_generator_v11_0_synth2default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DIN_WIDTH_WDCH bound to: 577 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DIN_WIDTH_RDCH bound to: 516 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 15 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 13 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1021 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
Á
synthesizing module '%s'638*oasys2&
fifo_generator_top2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
˜
synthesizing module '%s'638*oasys2*
fifo_generator_ramfifo2default:default2˙
„/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
Ì
synthesizing module '%s'638*oasys2%
reset_blk_ramfifo2default:default2ı
ﬁ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ı
ﬁ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2282default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ı
ﬁ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2292default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ı
ﬁ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2312default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ı
ﬁ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2322default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ı
ﬁ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2342default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ı
ﬁ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2352default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ı
ﬁ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
5912default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ı
ﬁ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
5922default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ı
ﬁ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
5932default:default8@Z8-4472
©
%done synthesizing module '%s' (%s#%s)256*oasys2%
reset_blk_ramfifo2default:default2
362default:default2
12default:default2ı
ﬁ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2
	input_blk2default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
	input_blk2default:default2
372default:default2
12default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2
memory2default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 62 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
”
synthesizing module '%s'638*oasys2
dmem2default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 62 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
â
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
distributed2default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1792default:default8@Z8-4472
è
%done synthesizing module '%s' (%s#%s)256*oasys2
dmem2default:default2
382default:default2
12default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2
memory2default:default2
392default:default2
12default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
·
synthesizing module '%s'638*oasys2
clk_x_pntrs2default:default2Ô
ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/clk_x_pntrs.vhd2default:default2
2132default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
Ë
synthesizing module '%s'638*oasys2#
synchronizer_ff2default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/synchronizer_ff.vhd2default:default2
1382default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_WIDTH bound to: 4 - type: integer 
2default:default
å
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/synchronizer_ff.vhd2default:default2
1432default:default8@Z8-4472
§
%done synthesizing module '%s' (%s#%s)256*oasys2#
synchronizer_ff2default:default2
402default:default2
12default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/synchronizer_ff.vhd2default:default2
1382default:default8@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
clk_x_pntrs2default:default2
412default:default2
12default:default2Ô
ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/clk_x_pntrs.vhd2default:default2
2132default:default8@Z8-256
€
synthesizing module '%s'638*oasys2
rd_logic2default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2392default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
·
synthesizing module '%s'638*oasys2
rd_bin_cntr2default:default2Ô
ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_bin_cntr2default:default2
422default:default2
12default:default2Ô
ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2&
rd_status_flags_as2default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_as.vhd2default:default2
1712default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
Ÿ
synthesizing module '%s'638*oasys2
compare2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 4 - type: integer 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2
compare2default:default2
432default:default2
12default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys2&
rd_status_flags_as2default:default2
442default:default2
12default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_as.vhd2default:default2
1712default:default8@Z8-256
Ÿ
synthesizing module '%s'638*oasys2
rd_fwft2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
ø
default block is never used226*oasys2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
2552default:default8@Z8-226
ø
default block is never used226*oasys2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
5792default:default8@Z8-226
ø
default block is never used226*oasys2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
6642default:default8@Z8-226
ï
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_fwft2default:default2
452default:default2
12default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-256
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_logic2default:default2
462default:default2
12default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd2default:default2
2392default:default8@Z8-256
€
synthesizing module '%s'638*oasys2
wr_logic2default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2312default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
·
synthesizing module '%s'638*oasys2
wr_bin_cntr2default:default2Ô
ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_bin_cntr2default:default2
472default:default2
12default:default2Ô
ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd2default:default2
1552default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2&
wr_status_flags_as2default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_as.vhd2default:default2
1722default:default8@Z8-638
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
´
%done synthesizing module '%s' (%s#%s)256*oasys2&
wr_status_flags_as2default:default2
482default:default2
12default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_as.vhd2default:default2
1722default:default8@Z8-256
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_logic2default:default2
492default:default2
12default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd2default:default2
2312default:default8@Z8-256
ﬁ
synthesizing module '%s'638*oasys2

output_blk2default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
ö
%done synthesizing module '%s' (%s#%s)256*oasys2

output_blk2default:default2
502default:default2
12default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2*
fifo_generator_ramfifo2default:default2
512default:default2
12default:default2˙
„/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2&
fifo_generator_top2default:default2
522default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-256
˜
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized02default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 577 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 577 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_BYTE_STRB_WIDTH bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
á
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2˙
„/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 577 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 577 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_BYTE_STRB_WIDTH bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
Ï
synthesizing module '%s'638*oasys2-
input_blk__parameterized02default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 577 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PKTFIFO_DATA_WIDTH bound to: 577 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 577 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_BYTE_STRB_WIDTH bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
®
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized02default:default2
522default:default2
12default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2*
memory__parameterized02default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 577 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 577 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SMALLER_DATA_WIDTH bound to: 577 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
„
synthesizing module '%s'638*oasys2(
dmem__parameterized02default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 577 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 577 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SMALLER_DATA_WIDTH bound to: 577 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
ü
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized02default:default2
522default:default2
12default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized02default:default2
522default:default2
12default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2.
output_blk__parameterized02default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 577 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 577 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PKTFIFO_DATA_WIDTH bound to: 577 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_BYTE_STRB_WIDTH bound to: 64 - type: integer 
2default:default
™
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized02default:default2
522default:default2
12default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2
522default:default2
12default:default2˙
„/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized02default:default2
522default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-256
˜
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
á
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized12default:default2˙
„/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
Ï
synthesizing module '%s'638*oasys2-
input_blk__parameterized12default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
®
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized12default:default2
522default:default2
12default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2*
memory__parameterized12default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SMALLER_DATA_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
„
synthesizing module '%s'638*oasys2(
dmem__parameterized12default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SMALLER_DATA_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
ü
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized12default:default2
522default:default2
12default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized12default:default2
522default:default2
12default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2.
output_blk__parameterized12default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
™
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized12default:default2
522default:default2
12default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized12default:default2
522default:default2
12default:default2˙
„/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized12default:default2
522default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-256
˜
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized22default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 516 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 516 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
á
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized22default:default2˙
„/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 516 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 516 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
Ï
synthesizing module '%s'638*oasys2-
input_blk__parameterized22default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 516 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PKTFIFO_DATA_WIDTH bound to: 516 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 516 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
®
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized22default:default2
522default:default2
12default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2*
memory__parameterized22default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 516 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 516 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SMALLER_DATA_WIDTH bound to: 516 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
„
synthesizing module '%s'638*oasys2(
dmem__parameterized22default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 516 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 516 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SMALLER_DATA_WIDTH bound to: 516 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
ü
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized22default:default2
522default:default2
12default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized22default:default2
522default:default2
12default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/memory.vhd2default:default2
2152default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2.
output_blk__parameterized22default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DIN_WIDTH bound to: 516 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_WIDTH bound to: 516 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PKTFIFO_DATA_WIDTH bound to: 516 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
™
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized22default:default2
522default:default2
12default:default2Ì
÷/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized22default:default2
522default:default2
12default:default2˙
„/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3082default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized22default:default2
522default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/fifo_generator_top.vhd2default:default2
2712default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2.
fifo_generator_v11_0_synth2default:default2
532default:default2
12default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd2default:default2
6782default:default8@Z8-256
ß
%done synthesizing module '%s' (%s#%s)256*oasys2(
fifo_generator_v11_02default:default2
542default:default2
12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd2default:default2
6612default:default8@Z8-256
ç
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2!
asyncfifo_axi2default:default2(
fifo_generator_v11_02default:default2
2302default:default2
2282default:default2é
˜/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v2default:default2
7992default:default8@Z8-350
‹
%done synthesizing module '%s' (%s#%s)256*oasys2@
,axi_clock_converter_v2_1_axi_clock_converter2default:default2
552default:default2
12default:default2é
˜/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v2default:default2
712default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys21
pcie_gen1x1_sub_sys_auto_cc_12default:default2
562default:default2
12default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_cc_1/synth/pcie_gen1x1_sub_sys_auto_cc_1.v2default:default2
572default:default8@Z8-256
¥
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_cc2default:default21
pcie_gen1x1_sub_sys_auto_cc_12default:default2
742default:default2
722default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
10302default:default8@Z8-350
„
synthesizing module '%s'638*oasys21
pcie_gen1x1_sub_sys_auto_pc_32default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_pc_3/synth/pcie_gen1x1_sub_sys_auto_pc_3.v2default:default2
572default:default8@Z8-638
ø
synthesizing module '%s'638*oasys2V
Baxi_protocol_converter_v2_1_axi_protocol_converter__parameterized02default:default2ó
Ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_IGNORE_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b011 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
H
%s*synth29
%	Parameter P_SLVERR bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter P_PROTECTION bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
˚
%done synthesizing module '%s' (%s#%s)256*oasys2V
Baxi_protocol_converter_v2_1_axi_protocol_converter__parameterized02default:default2
562default:default2
12default:default2ó
Ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys21
pcie_gen1x1_sub_sys_auto_pc_32default:default2
572default:default2
12default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_pc_3/synth/pcie_gen1x1_sub_sys_auto_pc_3.v2default:default2
572default:default8@Z8-256
„
synthesizing module '%s'638*oasys21
pcie_gen1x1_sub_sys_auto_us_82default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_us_8/synth/pcie_gen1x1_sub_sys_auto_us_8.v2default:default2
572default:default8@Z8-638
ì
synthesizing module '%s'638*oasys2A
-axi_dwidth_converter_v2_1_top__parameterized02default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
2default:default
ì
synthesizing module '%s'638*oasys29
%axi_dwidth_converter_v2_1_axi_upsizer2default:default2à
Ò/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v2default:default2
722default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_BYPASS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_LIGHTWT bound to: 7 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_FWD_REV bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
I
%s*synth2:
&	Parameter P_SI_LT_MI bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_NO_FIFO bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_PKTFIFO bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_DATAFIFO bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
2default:default
I
%s*synth2:
&	Parameter P_CLK_CONV bound to: 1'b0 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter P_RID_QUEUE bound to: 0 - type: integer 
2default:default
ò
synthesizing module '%s'638*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2à
Ò/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
2default:default
à
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2
582default:default2
12default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
ö
synthesizing module '%s'638*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 7 - type: integer 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2
592default:default2
12default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
™
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2
592default:default2
12default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
™
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2
592default:default2
12default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
™
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2
592default:default2
12default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
à
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2
602default:default2
12default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2
612default:default2
12default:default2à
Ò/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
è
synthesizing module '%s'638*oasys27
#axi_dwidth_converter_v2_1_a_upsizer2default:default2Ü
Ô/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ID_QUEUE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
2default:default
T
%s*synth2E
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
2default:default
c
%s*synth2T
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
2default:default
K
%s*synth2<
(	Parameter C_FIX_BURST bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter C_INCR_BURST bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter C_WRAP_BURST bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
2default:default
å
synthesizing module '%s'638*oasys28
$generic_baseblocks_v2_1_command_fifo2default:default2Ç
Î/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v2default:default2
622default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FIFO_WIDTH bound to: 46 - type: integer 
2default:default
»
%done synthesizing module '%s' (%s#%s)256*oasys28
$generic_baseblocks_v2_1_command_fifo2default:default2
622default:default2
12default:default2Ç
Î/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v2default:default2
622default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_dwidth_converter_v2_1_a_upsizer2default:default2
632default:default2
12default:default2Ü
Ô/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v2default:default2
632default:default8@Z8-256
è
synthesizing module '%s'638*oasys27
#axi_dwidth_converter_v2_1_w_upsizer2default:default2Ü
Ô/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v2default:default2
642default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
2default:default
À
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_dwidth_converter_v2_1_w_upsizer2default:default2
642default:default2
12default:default2Ü
Ô/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v2default:default2
642default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2G
3axi_dwidth_converter_v2_1_a_upsizer__parameterized02default:default2Ü
Ô/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ID_QUEUE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
2default:default
T
%s*synth2E
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
2default:default
c
%s*synth2T
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
2default:default
K
%s*synth2<
(	Parameter C_FIX_BURST bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter C_INCR_BURST bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter C_WRAP_BURST bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2G
3axi_dwidth_converter_v2_1_a_upsizer__parameterized02default:default2
642default:default2
12default:default2Ü
Ô/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v2default:default2
632default:default8@Z8-256
è
synthesizing module '%s'638*oasys27
#axi_dwidth_converter_v2_1_r_upsizer2default:default2Ü
Ô/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v2default:default2
622default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
2default:default
À
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_dwidth_converter_v2_1_r_upsizer2default:default2
652default:default2
12default:default2Ü
Ô/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v2default:default2
622default:default8@Z8-256
®
synthesizing module '%s'638*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2à
Ò/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
2default:default
ò
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
2default:default
‘
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2
652default:default2
12default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
™
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2
652default:default2
12default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
™
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2
652default:default2
12default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
™
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 516 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2
652default:default2
12default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
2default:default
‘
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2
652default:default2
12default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
‰
%done synthesizing module '%s' (%s#%s)256*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2
652default:default2
12default:default2à
Ò/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_dwidth_converter_v2_1_axi_upsizer2default:default2
662default:default2
12default:default2à
Ò/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v2default:default2
722default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys2A
-axi_dwidth_converter_v2_1_top__parameterized02default:default2
662default:default2
12default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys21
pcie_gen1x1_sub_sys_auto_us_82default:default2
672default:default2
12default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_us_8/synth/pcie_gen1x1_sub_sys_auto_us_8.v2default:default2
572default:default8@Z8-256
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2+
m03_couplers_imp_7J72IP2default:default2
682default:default2
12default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
7332default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2+
s00_couplers_imp_5VZGPS2default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
27462default:default8@Z8-638
„
synthesizing module '%s'638*oasys21
pcie_gen1x1_sub_sys_auto_us_92default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_us_9/synth/pcie_gen1x1_sub_sys_auto_us_9.v2default:default2
572default:default8@Z8-638
ì
synthesizing module '%s'638*oasys2A
-axi_dwidth_converter_v2_1_top__parameterized12default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
2default:default
ù
synthesizing module '%s'638*oasys2>
*axi_dwidth_converter_v2_1_axi4lite_upsizer2default:default2ç
ˆ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_upsizer.v2default:default2
612default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_dwidth_converter_v2_1_axi4lite_upsizer2default:default2
692default:default2
12default:default2ç
ˆ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_upsizer.v2default:default2
612default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys2A
-axi_dwidth_converter_v2_1_top__parameterized12default:default2
692default:default2
12default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys21
pcie_gen1x1_sub_sys_auto_us_92default:default2
702default:default2
12default:default2‡
…/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_us_9/synth/pcie_gen1x1_sub_sys_auto_us_9.v2default:default2
572default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2+
s00_couplers_imp_5VZGPS2default:default2
712default:default2
12default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
27462default:default8@Z8-256
⁄
synthesizing module '%s'638*oasys2.
pcie_gen1x1_sub_sys_xbar_02default:default2⁄
√/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/synth/pcie_gen1x1_sub_sys_xbar_0.v2default:default2
572default:default8@Z8-638
˙
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
2default:default
”
%s*synth2√
Æ	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
2default:default
‘
%s*synth2ƒ
Ø	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000011110000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001111 
2default:default
[
%s*synth2L
8	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
‹
%s*synth2Ã
∑	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
€
%s*synth2À
∂	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
X
%s*synth2I
5	Parameter C_R_REGISTER bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
2default:default
◊
%s*synth2«
≤	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
÷
%s*synth2∆
±	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
2default:default
–
%s*synth2¿
´	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
2default:default
Ü
%s*synth2w
c	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
2default:default
é
%s*synth2
k	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
é
%s*synth2
k	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b010 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
X
%s*synth2I
5	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
2default:default
W
%s*synth2H
4	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
2default:default
U
%s*synth2F
2	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
2default:default
T
%s*synth2E
1	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
2default:default
S
%s*synth2D
0	Parameter C_DEBUG bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
2default:default
“
%s*synth2¬
≠	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Q
%s*synth2B
.	Parameter P_LEN bound to: 8 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_LOCK bound to: 1 - type: integer 
2default:default
¸
synthesizing module '%s'638*oasys23
axi_crossbar_v2_1_crossbar_sasd2default:default2˜
‡/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v2default:default2
792default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
”
%s*synth2√
Æ	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
2default:default
”
%s*synth2√
Æ	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000010111111111111111111111111111111000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000000100000000000000111111111111111 
2default:default
é
%s*synth2
k	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
é
%s*synth2
k	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
2default:default
T
%s*synth2E
1	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
2default:default
W
%s*synth2H
4	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
2default:default
–
%s*synth2¿
´	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
“
%s*synth2¬
≠	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_R_REGISTER bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEBUG bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
2default:default
e
%s*synth2V
B	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_RMESG_WIDTH bound to: 68 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_WMESG_WIDTH bound to: 75 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter P_M_SECURE_MASK bound to: 4'b0000 
2default:default
R
%s*synth2C
/	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
2default:default
G
%s*synth28
$	Parameter P_FIXED bound to: 2'b00 
2default:default
T
%s*synth2E
1	Parameter P_BYPASS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_LIGHTWT bound to: 7 - type: integer 
2default:default
W
%s*synth2H
4	Parameter P_FULLY_REG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
Ñ
synthesizing module '%s'638*oasys27
#axi_crossbar_v2_1_addr_arbiter_sasd2default:default2˚
‰/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
652default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
S
%s*synth2D
0	Parameter C_NUM_S bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_GRANT_ENC bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
2default:default
J
%s*synth2;
'	Parameter P_PRIO_MASK bound to: 1'b0 
2default:default
¿
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_crossbar_v2_1_addr_arbiter_sasd2default:default2
722default:default2
12default:default2˚
‰/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
652default:default8@Z8-256
˙
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_NUM_RANGES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_TARGET_ENC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_TARGET_HOT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REGION_ENC bound to: 1 - type: integer 
2default:default
Õ
%s*synth2Ω
®	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
2default:default
Õ
%s*synth2Ω
®	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000010111111111111111111111111111111000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000000100000000000000111111111111111 
2default:default
P
%s*synth2A
-	Parameter C_TARGET_QUAL bound to: 5'b01111 
2default:default
X
%s*synth2I
5	Parameter C_RESOLUTION bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
2default:default
ñ
synthesizing module '%s'638*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2á
/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b001000000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Ü
synthesizing module '%s'638*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2ˇ
Ë/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
¬
%done synthesizing module '%s' (%s#%s)256*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2
732default:default2
12default:default2ˇ
Ë/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-256
“
%done synthesizing module '%s' (%s#%s)256*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2
742default:default2
12default:default2á
/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2á
/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2
742default:default2
12default:default2á
/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2á
/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000000000000100000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2
742default:default2
12default:default2á
/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized22default:default2á
/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b100000000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized22default:default2
742default:default2
12default:default2á
/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
∂
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2
752default:default2
12default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-256
Ú
synthesizing module '%s'638*oasys2.
axi_crossbar_v2_1_splitter2default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
S
%s*synth2D
0	Parameter C_NUM_M bound to: 3 - type: integer 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_crossbar_v2_1_splitter2default:default2
762default:default2
12default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2>
*axi_crossbar_v2_1_splitter__parameterized02default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
S
%s*synth2D
0	Parameter C_NUM_M bound to: 2 - type: integer 
2default:default
æ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_crossbar_v2_1_splitter__parameterized02default:default2
762default:default2
12default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2˝
Ê/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
2default:default
æ
%done synthesizing module '%s' (%s#%s)256*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2
772default:default2
12default:default2˝
Ê/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
í
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2˝
Ê/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
2default:default
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2
772default:default2
12default:default2˝
Ê/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
í
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2˝
Ê/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
2default:default
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2
772default:default2
12default:default2˝
Ê/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
™
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2
772default:default2
12default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
í
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2˝
Ê/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
2default:default
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2
772default:default2
12default:default2˝
Ê/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
˙
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_RESP bound to: 3 - type: integer 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_IDLE bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_DATA bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_RESP bound to: 2'b10 
2default:default
J
%s*synth2;
'	Parameter P_READ_IDLE bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter P_READ_DATA bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
∂
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2
782default:default2
12default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-256
∏
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_crossbar_v2_1_crossbar_sasd2default:default2
792default:default2
12default:default2˜
‡/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v2default:default2
792default:default8@Z8-256
∂
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2
802default:default2
12default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-256
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2.
pcie_gen1x1_sub_sys_xbar_02default:default2
812default:default2
12default:default2⁄
√/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/synth/pcie_gen1x1_sub_sys_xbar_0.v2default:default2
572default:default8@Z8-256
˝
%done synthesizing module '%s' (%s#%s)256*oasys2:
&pcie_gen1x1_sub_sys_axi_mem_intercon_02default:default2
822default:default2
12default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
18622default:default8@Z8-256
˜
synthesizing module '%s'638*oasys27
#pcie_gen1x1_sub_sys_blk_mem_gen_0_02default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_blk_mem_gen_0_0/synth/pcie_gen1x1_sub_sys_blk_mem_gen_0_0.vhd2default:default2
752default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_INIT_FILE bound to: NONE - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
◊
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2$
blk_mem_gen_v8_12default:default2Ê
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1.vhd2default:default2
1232default:default2
U02default:default2$
blk_mem_gen_v8_12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_blk_mem_gen_0_0/synth/pcie_gen1x1_sub_sys_blk_mem_gen_0_0.vhd2default:default2
2272default:default8@Z8-3491
Ô
synthesizing module '%s'638*oasys24
 blk_mem_gen_v8_1__parameterized02default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1.vhd2default:default2
2502default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_INIT_FILE bound to: NONE - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
Î
synthesizing module '%s'638*oasys2*
blk_mem_gen_v8_1_synth2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1_synth.vhd2default:default2
3112default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_INIT_FILE bound to: NONE - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
Ó
synthesizing module '%s'638*oasys24
 blk_mem_gen_v8_1_blk_mem_gen_top2default:default2Á
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_top.vhd2default:default2
4312default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
ˆ
synthesizing module '%s'638*oasys28
$blk_mem_gen_v8_1_blk_mem_input_block2default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEA_I_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ADDRA_WIDTH_CORE bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEB_I_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ADDRB_WIDTH_CORE bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
≤
%done synthesizing module '%s' (%s#%s)256*oasys28
$blk_mem_gen_v8_1_blk_mem_input_block2default:default2
832default:default2
12default:default2Î
‘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2=
)blk_mem_gen_v8_1_blk_mem_gen_generic_cstr2default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_generic_cstr.vhd2default:default2
4422default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TOTAL_PRIMS bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEPTH_RESOLUTION bound to: 2048 - type: integer 
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_START_WIDTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_START_DEPTH bound to: 320000'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_PRIM_WIDTH bound to: 320000'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_PRIM_DEPTH bound to: 320000'b00000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
§@
%s*synth2î@
ˇ?	Parameter C_USED_WIDTH bound to: 320000'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_A bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_B bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
Ë
synthesizing module '%s'638*oasys2+
blk_mem_gen_v8_1_bindec2default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_bindec.vhd2default:default2
1672default:default8@Z8-638
\
%s*synth2M
9	Parameter C_NUM_PRIM_DEPTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
2default:default
§
%done synthesizing module '%s' (%s#%s)256*oasys2+
blk_mem_gen_v8_1_bindec2default:default2
842default:default2
12default:default2Í
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_bindec.vhd2default:default2
1672default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2;
'blk_mem_gen_v8_1_blk_mem_gen_prim_width2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITA_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITB_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10352default:default8@Z8-3919
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10362default:default8@Z8-3919
Ô
synthesizing module '%s'638*oasys2,
blk_mem_gen_prim_wrapper2default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITA_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITB_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
ç
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
56052default:default8@Z8-113
´
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_prim_wrapper2default:default2
852default:default2
12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-256
∏
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_v8_1_blk_mem_gen_prim_width2default:default2
862default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
å
synthesizing module '%s'638*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized02default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_START_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITA_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITB_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10352default:default8@Z8-3919
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10362default:default8@Z8-3919
ˇ
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized02default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_START_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITA_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITB_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
ç
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
56052default:default8@Z8-113
ª
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized02default:default2
862default:default2
12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized02default:default2
862default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
å
synthesizing module '%s'638*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITA_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITB_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10352default:default8@Z8-3919
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10362default:default8@Z8-3919
ˇ
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITA_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITB_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
ç
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
56052default:default8@Z8-113
ª
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized12default:default2
862default:default2
12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized12default:default2
862default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
å
synthesizing module '%s'638*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized22default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_START_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITA_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITB_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10352default:default8@Z8-3919
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10362default:default8@Z8-3919
ˇ
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized22default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_START_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITA_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITB_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
ç
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
56052default:default8@Z8-113
ª
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized22default:default2
862default:default2
12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized22default:default2
862default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
å
synthesizing module '%s'638*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized32default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITA_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITB_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10352default:default8@Z8-3919
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10362default:default8@Z8-3919
ˇ
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized32default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITA_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITB_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
ç
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
56052default:default8@Z8-113
ª
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized32default:default2
862default:default2
12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized32default:default2
862default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
å
synthesizing module '%s'638*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized42default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_START_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITA_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITB_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10352default:default8@Z8-3919
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10362default:default8@Z8-3919
ˇ
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized42default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_START_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITA_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITB_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
ç
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
56052default:default8@Z8-113
ª
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized42default:default2
862default:default2
12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized42default:default2
862default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
å
synthesizing module '%s'638*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized52default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 24 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITA_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITB_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10352default:default8@Z8-3919
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10362default:default8@Z8-3919
ˇ
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized52default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 24 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITA_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITB_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
ç
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
56052default:default8@Z8-113
ª
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized52default:default2
862default:default2
12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized52default:default2
862default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
å
synthesizing module '%s'638*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized62default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 24 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_START_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITA_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_INITB_VAL bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10352default:default8@Z8-3919
¡
null assignment ignored3449*oasys2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10362default:default8@Z8-3919
ˇ
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized62default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 24 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_START_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 4096 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITA_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_SINITB_VAL bound to: 9'b000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 12 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
2default:default
ç
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB36E12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
56052default:default8@Z8-113
ª
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized62default:default2
862default:default2
12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd2default:default2
3872default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2K
7blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized62default:default2
862default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
3932default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys24
 blk_mem_gen_v8_1_blk_mem_gen_mux2default:default2Á
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_mux.vhd2default:default2
2822default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MUX_RST_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_RST_PRIORITY bound to: CE - type: string 
2default:default
T
%s*synth2E
1	Parameter C_RSTRAM bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INIT_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MUX_REGCE_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MUX_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INPUT_MUX_DEPTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_MEM_OUTPUT_REGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_MUX_OUTPUT_REGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ECC_DATA_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
™
%done synthesizing module '%s' (%s#%s)256*oasys24
 blk_mem_gen_v8_1_blk_mem_gen_mux2default:default2
872default:default2
12default:default2Á
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_mux.vhd2default:default2
2822default:default8@Z8-256
˛
synthesizing module '%s'638*oasys2D
0blk_mem_gen_v8_1_blk_mem_gen_mux__parameterized02default:default2Á
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_mux.vhd2default:default2
2822default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: SYNC - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MUX_RST_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_RST_PRIORITY bound to: CE - type: string 
2default:default
T
%s*synth2E
1	Parameter C_RSTRAM bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INIT_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MUX_REGCE_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MUX_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INPUT_MUX_DEPTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_MEM_OUTPUT_REGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_MUX_OUTPUT_REGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ECC_DATA_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
∫
%done synthesizing module '%s' (%s#%s)256*oasys2D
0blk_mem_gen_v8_1_blk_mem_gen_mux__parameterized02default:default2
872default:default2
12default:default2Á
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_mux.vhd2default:default2
2822default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_v8_1_blk_mem_gen_generic_cstr2default:default2
882default:default2
12default:default2
Ÿ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_generic_cstr.vhd2default:default2
4422default:default8@Z8-256
¯
synthesizing module '%s'638*oasys29
%blk_mem_gen_v8_1_blk_mem_output_block2default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-638
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_A_CORE bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_B_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
¥
%done synthesizing module '%s' (%s#%s)256*oasys29
%blk_mem_gen_v8_1_blk_mem_output_block2default:default2
892default:default2
12default:default2Ï
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys24
 blk_mem_gen_v8_1_blk_mem_gen_top2default:default2
902default:default2
12default:default2Á
–/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_top.vhd2default:default2
4312default:default8@Z8-256
ß
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_v8_1_synth2default:default2
912default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1_synth.vhd2default:default2
3112default:default8@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys24
 blk_mem_gen_v8_1__parameterized02default:default2
922default:default2
12default:default2Ë
—/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1.vhd2default:default2
2502default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys27
#pcie_gen1x1_sub_sys_blk_mem_gen_0_02default:default2
932default:default2
12default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_blk_mem_gen_0_0/synth/pcie_gen1x1_sub_sys_blk_mem_gen_0_0.vhd2default:default2
752default:default8@Z8-256
¡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
152default:default2
addra2default:default2
322default:default27
#pcie_gen1x1_sub_sys_blk_mem_gen_0_02default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
17152default:default8@Z8-689
¡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
152default:default2
addrb2default:default2
322default:default27
#pcie_gen1x1_sub_sys_blk_mem_gen_0_02default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
17162default:default8@Z8-689
£
synthesizing module '%s'638*oasys27
#pcie_gen1x1_sub_sys_mig_7series_0_02default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0.v2default:default2
692default:default8@Z8-638
´
synthesizing module '%s'638*oasys2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
742default:default8@Z8-638
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_PER_DM bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ECC_TEST bound to: OFF - type: string 
2default:default
Z
%s*synth2K
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
W
%s*synth2H
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter MEM_DENSITY bound to: 1Gb - type: string 
2default:default
[
%s*synth2L
8	Parameter MEM_SPEEDGRADE bound to: 125 - type: string 
2default:default
\
%s*synth2M
9	Parameter MEM_DEVICE_WIDTH bound to: 8 - type: integer 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter VDD_OP_VOLT bound to: 150 - type: string 
2default:default
[
%s*synth2L
8	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tCKE bound to: 5000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tFAW bound to: 30000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tPRDI bound to: 1000000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRAS bound to: 35000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRCD bound to: 13125 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tREFI bound to: 7800000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRP bound to: 13125 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRRD bound to: 6000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRTP bound to: 7500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tWTR bound to: 7500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter tZQI bound to: 128000000 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter SIMULATION bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default
›
%s*synth2Õ
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
2default:default
ä
%s*synth2˙
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000100010101 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
®
%s*synth2ò
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
2default:default
®
%s*synth2ò
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
2default:default
¿
%s*synth2∞
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000100011010 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000100011011 
2default:default
ﬁ
%s*synth2Œ
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 
2default:default
™
%s*synth2ö
Ö	Parameter DATA0_MAP bound to: 96'b001000001001001000000111001000000110001000000101001000000100001000000011001000000010001000000001 
2default:default
™
%s*synth2ö
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010111001000010110001000010101001000010100001000010011001000010010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA2_MAP bound to: 96'b001000101001001000101000001000100111001000100110001000100101001000100100001000100011001000100010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA3_MAP bound to: 96'b001000111001001000111000001000110111001000110110001000110101001000110100001000110011001000110010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA4_MAP bound to: 96'b000000001001000000000111000000000110000000000101000000000100000000000011000000000010000000000001 
2default:default
™
%s*synth2ö
Ö	Parameter DATA5_MAP bound to: 96'b000000011001000000011000000000010111000000010110000000010101000000010100000000010011000000010010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA6_MAP bound to: 96'b000000101001000000101000000000100111000000100110000000100101000000100100000000100011000000100010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000111000000000110111000000110110000000110101000000110100000000110011000000110010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
™
%s*synth2ö
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
∑
%s*synth2ß
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000000001000110001001000100001001000010001001000000000 
2default:default
∑
%s*synth2ß
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_REFRESH bound to: OFF - type: string 
2default:default
Q
%s*synth2B
.	Parameter WRLVL bound to: ON - type: string 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
a
%s*synth2R
>	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
2default:default
e
%s*synth2V
B	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
2default:default
[
%s*synth2L
8	Parameter SYS_RST_PORT bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
W
%s*synth2H
4	Parameter CAL_WIDTH bound to: HALF - type: string 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_MEM_SIZE bound to: 1073741824 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
2default:default
b
%s*synth2S
?	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
2default:default
b
%s*synth2S
?	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
b
%s*synth2S
?	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
2default:default
W
%s*synth2H
4	Parameter RST_ACT_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ECC_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter TEMP_MON_EN bound to: ON - type: string 
2default:default
^
%s*synth2O
;	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
2default:default
†
synthesizing module '%s'638*oasys21
mig_7series_v2_0_iodelay_ctrl2default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v2default:default2
802default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
e
%s*synth2V
B	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
2default:default
a
%s*synth2R
>	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
2default:default
[
%s*synth2L
8	Parameter SYS_RST_PORT bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter RST_ACT_LOW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
2default:default
≈
synthesizing module '%s'638*oasys2
BUFG2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
6122default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
942default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
6122default:default8@Z8-256
Õ
synthesizing module '%s'638*oasys2

IDELAYCTRL2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
125592default:default8@Z8-638
â
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYCTRL2default:default2
952default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
125592default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_iodelay_ctrl2default:default2
962default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v2default:default2
802default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2-
mig_7series_v2_0_clk_ibuf2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v2default:default2
682default:default8@Z8-638
a
%s*synth2R
>	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
2default:default
_
%s*synth2P
<	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 
2default:default
≠
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v2default:default2
832default:default8@Z8-4472
 
synthesizing module '%s'638*oasys2
IBUFGDS2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
109652default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
X
%s*synth2I
5	Parameter DIFF_TERM bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFGDS2default:default2
972default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
109652default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2-
mig_7series_v2_0_clk_ibuf2default:default2
982default:default2
12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v2default:default2
682default:default8@Z8-256
ñ
synthesizing module '%s'638*oasys2,
mig_7series_v2_0_tempmon2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
692default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
b
%s*synth2S
?	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
2default:default
^
%s*synth2O
;	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
2default:default
≤
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1262default:default8@Z8-4472
≤
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1272default:default8@Z8-4472
≤
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1282default:default8@Z8-4472
≤
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1292default:default8@Z8-4472
≤
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1302default:default8@Z8-4472
≤
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1332default:default8@Z8-4472
≤
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
2142default:default8@Z8-4472
≤
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
2152default:default8@Z8-4472
«
synthesizing module '%s'638*oasys2
XADC2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
357562default:default8@Z8-638
T
%s*synth2E
1	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_DCLK_INVERTED bound to: 1'b0 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
d
%s*synth2U
A	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
2default:default
V
%s*synth2G
3	Parameter INIT_40 bound to: 16'b1000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_41 bound to: 16'b0011111100001111 
2default:default
V
%s*synth2G
3	Parameter INIT_42 bound to: 16'b0000010000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_43 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_44 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_45 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_46 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_47 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_48 bound to: 16'b0000000100000000 
2default:default
V
%s*synth2G
3	Parameter INIT_49 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4A bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4B bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4C bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4D bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4E bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4F bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_50 bound to: 16'b1011010111101101 
2default:default
V
%s*synth2G
3	Parameter INIT_51 bound to: 16'b0101011111100100 
2default:default
V
%s*synth2G
3	Parameter INIT_52 bound to: 16'b1010000101000111 
2default:default
V
%s*synth2G
3	Parameter INIT_53 bound to: 16'b1100101000110011 
2default:default
V
%s*synth2G
3	Parameter INIT_54 bound to: 16'b1010100100111010 
2default:default
V
%s*synth2G
3	Parameter INIT_55 bound to: 16'b0101001011000110 
2default:default
V
%s*synth2G
3	Parameter INIT_56 bound to: 16'b1001010101010101 
2default:default
V
%s*synth2G
3	Parameter INIT_57 bound to: 16'b1010111001001110 
2default:default
V
%s*synth2G
3	Parameter INIT_58 bound to: 16'b0101100110011001 
2default:default
V
%s*synth2G
3	Parameter INIT_59 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5A bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5B bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5C bound to: 16'b0101000100010001 
2default:default
V
%s*synth2G
3	Parameter INIT_5D bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5E bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5F bound to: 16'b0000000000000000 
2default:default
É
%done synthesizing module '%s' (%s#%s)256*oasys2
XADC2default:default2
992default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
357562default:default8@Z8-256
”
%done synthesizing module '%s' (%s#%s)256*oasys2,
mig_7series_v2_0_tempmon2default:default2
1002default:default2
12default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
692default:default8@Z8-256
§
synthesizing module '%s'638*oasys23
mig_7series_v2_0_infrastructure2default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
782default:default8@Z8-638
Y
%s*synth2J
6	Parameter SIMULATION bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
2default:default
^
%s*synth2O
;	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter RST_ACT_LOW bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter VCO_PERIOD bound to: 1250 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CLKOUT0_PERIOD bound to: 2500 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CLKOUT1_PERIOD bound to: 2500 - type: integer 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PERIOD bound to: 40000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PERIOD bound to: 10000 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CLKOUT4_PERIOD bound to: 5000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_PERIOD_NS bound to: 10.000000 - type: float 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_PERIOD_NS bound to: 5.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter MMCM_VCO_MIN_FREQ bound to: 600 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter MMCM_VCO_MAX_FREQ bound to: 1200 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MMCM_VCO_MIN_PERIOD bound to: 833.333333 - type: float 
2default:default
g
%s*synth2X
D	Parameter MMCM_VCO_MAX_PERIOD bound to: 1666.666667 - type: float 
2default:default
`
%s*synth2Q
=	Parameter MMCM_MULT_F_MID bound to: 8.000000 - type: float 
2default:default
h
%s*synth2Y
E	Parameter MMCM_EXPECTED_PERIOD bound to: 1250.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter MMCM_MULT_F bound to: 8.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter MMCM_VCO_FREQ bound to: 0.800000 - type: float 
2default:default
c
%s*synth2T
@	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
2default:default
Ã
synthesizing module '%s'638*oasys2
	PLLE2_ADV2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
263382default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
^
%s*synth2O
;	Parameter COMPENSATION bound to: INTERNAL - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
â
%done synthesizing module '%s' (%s#%s)256*oasys2
	PLLE2_ADV2default:default2
1012default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
263382default:default8@Z8-256
≈
synthesizing module '%s'638*oasys2
BUFH2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
7862default:default8@Z8-638
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFH2default:default2
1022default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
7862default:default8@Z8-256
Õ
synthesizing module '%s'638*oasys2

MMCME2_ADV2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
162812default:default8@Z8-638
W
%s*synth2H
4	Parameter BANDWIDTH bound to: HIGH - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter COMPENSATION bound to: BUF_IN - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
ä
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2default:default2
1032default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
162812default:default8@Z8-256
‚
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_02default:default23
mig_7series_v2_0_infrastructure2default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1292default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_12default:default23
mig_7series_v2_0_infrastructure2default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1302default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_22default:default23
mig_7series_v2_0_infrastructure2default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1312default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_32default:default23
mig_7series_v2_0_infrastructure2default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1322default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_42default:default23
mig_7series_v2_0_infrastructure2default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1332default:default8@Z8-3848
·
%done synthesizing module '%s' (%s#%s)256*oasys23
mig_7series_v2_0_infrastructure2default:default2
1042default:default2
12default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
782default:default8@Z8-256
§
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_memc_ui_top_axi2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
722default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
U
%s*synth2F
2	Parameter ECC_WIDTH bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ECC_TEST bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tCKE bound to: 5000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tFAW bound to: 30000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tPRDI bound to: 1000000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRAS bound to: 35000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRCD bound to: 13125 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tREFI bound to: 7800000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRP bound to: 13125 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRRD bound to: 6000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRTP bound to: 7500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tWTR bound to: 7500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter tZQI bound to: 128000000 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_REFRESH bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter TEMP_MON_EN bound to: ON - type: string 
2default:default
Q
%s*synth2B
.	Parameter WRLVL bound to: ON - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter CAL_WIDTH bound to: HALF - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
W
%s*synth2H
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 
2default:default
[
%s*synth2L
8	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default
›
%s*synth2Õ
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
2default:default
ä
%s*synth2˙
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000100010101 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
®
%s*synth2ò
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
2default:default
®
%s*synth2ò
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
¿
%s*synth2∞
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000100011010 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000100011011 
2default:default
ﬁ
%s*synth2Œ
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 
2default:default
™
%s*synth2ö
Ö	Parameter DATA0_MAP bound to: 96'b001000001001001000000111001000000110001000000101001000000100001000000011001000000010001000000001 
2default:default
™
%s*synth2ö
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010111001000010110001000010101001000010100001000010011001000010010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA2_MAP bound to: 96'b001000101001001000101000001000100111001000100110001000100101001000100100001000100011001000100010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA3_MAP bound to: 96'b001000111001001000111000001000110111001000110110001000110101001000110100001000110011001000110010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA4_MAP bound to: 96'b000000001001000000000111000000000110000000000101000000000100000000000011000000000010000000000001 
2default:default
™
%s*synth2ö
Ö	Parameter DATA5_MAP bound to: 96'b000000011001000000011000000000010111000000010110000000010101000000010100000000010011000000010010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA6_MAP bound to: 96'b000000101001000000101000000000100111000000100110000000100101000000100100000000100011000000100010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000111000000000110111000000110110000000110101000000110100000000110011000000110010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
™
%s*synth2ö
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
∑
%s*synth2ß
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000000001000110001001000100001001000010001001000000000 
2default:default
∑
%s*synth2ß
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
g
%s*synth2X
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
2default:default
b
%s*synth2S
?	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
2default:default
b
%s*synth2S
?	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter INTERFACE bound to: AXI4 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_MC_DATA_WIDTH_LCL bound to: 512 - type: integer 
2default:default
ò
synthesizing module '%s'638*oasys2.
mig_7series_v2_0_mem_intfc2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default
›
%s*synth2Õ
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
2default:default
ä
%s*synth2˙
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000100010101 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
®
%s*synth2ò
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
2default:default
®
%s*synth2ò
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
¿
%s*synth2∞
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000100011010 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000100011011 
2default:default
ﬁ
%s*synth2Œ
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 
2default:default
™
%s*synth2ö
Ö	Parameter DATA0_MAP bound to: 96'b001000001001001000000111001000000110001000000101001000000100001000000011001000000010001000000001 
2default:default
™
%s*synth2ö
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010111001000010110001000010101001000010100001000010011001000010010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA2_MAP bound to: 96'b001000101001001000101000001000100111001000100110001000100101001000100100001000100011001000100010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA3_MAP bound to: 96'b001000111001001000111000001000110111001000110110001000110101001000110100001000110011001000110010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA4_MAP bound to: 96'b000000001001000000000111000000000110000000000101000000000100000000000011000000000010000000000001 
2default:default
™
%s*synth2ö
Ö	Parameter DATA5_MAP bound to: 96'b000000011001000000011000000000010111000000010110000000010101000000010100000000010011000000010010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA6_MAP bound to: 96'b000000101001000000101000000000100111000000100110000000100101000000100100000000100011000000100010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000111000000000110111000000110110000000110101000000110100000000110011000000110010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
™
%s*synth2ö
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
∑
%s*synth2ß
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000000001000110001001000100001001000010001001000000000 
2default:default
∑
%s*synth2ß
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
U
%s*synth2F
2	Parameter ECC_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Y
%s*synth2J
6	Parameter PHASE_DETECT bound to: OFF - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tCKE bound to: 5000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tFAW bound to: 30000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tPRDI bound to: 1000000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRAS bound to: 35000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRCD bound to: 13125 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tREFI bound to: 7800000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRP bound to: 13125 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRRD bound to: 6000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRTP bound to: 7500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tWTR bound to: 7500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter tZQI bound to: 128000000 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WRLVL bound to: ON - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter CAL_WIDTH bound to: HALF - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
2default:default
U
%s*synth2F
2	Parameter nDQS_COL0 bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nDQS_COL1 bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nDQS_COL2 bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nDQS_COL3 bound to: 0 - type: integer 
2default:default
ﬁ
%s*synth2Œ
π	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
2default:default
X
%s*synth2I
5	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_REFRESH bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter TEMP_MON_EN bound to: ON - type: string 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
2default:default
V
%s*synth2G
3	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter CWL_T bound to: 5 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 10000 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nCL bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nCWL bound to: 5 - type: integer 
2default:default
é
synthesizing module '%s'638*oasys2'
mig_7series_v2_0_mc2default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_mc.v2default:default2
732default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
U
%s*synth2F
2	Parameter ECC_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Z
%s*synth2K
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tCKE bound to: 5000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tFAW bound to: 30000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRAS bound to: 35000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRCD bound to: 13125 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tREFI bound to: 7800000 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRP bound to: 13125 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRRD bound to: 6000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRTP bound to: 7500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tWTR bound to: 7500 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter tZQI bound to: 128000000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tPRDI bound to: 1000000 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_REFRESH bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter nPHY_WRLAT bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter nCKE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRAS bound to: 14 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nFAW bound to: 12 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRFC bound to: 44 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nWR_CK bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nWR bound to: 6 - type: integer 
2default:default
S
%s*synth2D
0	Parameter nRRD_CK bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRRD bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter nWTR_CK bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nWTR bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter nRTP_CK bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CL_M bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nCKESR bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tXSDLL bound to: 512 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CODE_WIDTH bound to: 64 - type: integer 
2default:default
ú
synthesizing module '%s'638*oasys2.
mig_7series_v2_0_rank_mach2default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v2default:default2
712default:default8@Z8-638
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
`
%s*synth2Q
=	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nCKESR bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nFAW bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRRD bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nWTR bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
2default:default
û
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_rank_cntrl2default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v2default:default2
792default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
Y
%s*synth2J
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nFAW bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRRD bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nWTR bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nADD_RRD bound to: -4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter nRRD_CLKS bound to: -1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nFAW_CLKS bound to: 3 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter CASWR2CASRD bound to: 13 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CASWR2CASRD_CLKS bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CASRD2CASWR bound to: 9 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
2default:default
 
synthesizing module '%s'638*oasys2
SRLC32E2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
349502default:default8@Z8-638
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
c
%s*synth2T
@	Parameter INIT bound to: 32'b00000000000000000000000000000000 
2default:default
á
%done synthesizing module '%s' (%s#%s)256*oasys2
SRLC32E2default:default2
1052default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
349502default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_rank_cntrl2default:default2
1062default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v2default:default2
792default:default8@Z8-256
†
synthesizing module '%s'638*oasys20
mig_7series_v2_0_rank_common2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v2default:default2
722default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
`
%s*synth2Q
=	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nCKESR bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter MAINT_PRESCALER_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCKESR_CLKS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
©
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_round_robin_arb2default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 3 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 4 - type: integer 
2default:default
˛
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_req_reg2default:default2
62default:default2
52default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1452default:default8@Z8-3936
â
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
dbl_last_master_ns_reg2default:default2
62default:default2
42default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1432default:default8@Z8-3936
Ê
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_round_robin_arb2default:default2
1072default:default2
12default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-256
π
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
Ú
0Net %s in module/entity %s does not have driver.3422*oasys2
	inh_group2default:default2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1532default:default8@Z8-3848
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2
1072default:default2
12default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_rank_common2default:default2
1082default:default2
12default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v2default:default2
722default:default8@Z8-256
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2.
mig_7series_v2_0_rank_mach2default:default2
1092default:default2
12default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v2default:default2
712default:default8@Z8-256
ú
synthesizing module '%s'638*oasys2.
mig_7series_v2_0_bank_mach2default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v2default:default2
722default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRAS bound to: 14 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRFC bound to: 44 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nWR bound to: 6 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nXSDLL bound to: 512 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
\
%s*synth2M
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
2default:default
d
%s*synth2U
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nWTP bound to: 15 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
û
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_bank_cntrl2default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
¢
synthesizing module '%s'638*oasys21
mig_7series_v2_0_bank_compare2default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v2default:default2
742default:default8@Z8-638
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
á
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
col_addr_template_reg2default:default2
162default:default2
142default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v2default:default2
2512default:default8@Z8-3936
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_bank_compare2default:default2
1102default:default2
12default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v2default:default2
742default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_bank_state2default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRCD_CLKS bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRTP_CLKS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OP_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nRP_CLKS bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_bank_state2default:default2
1112default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_bank_queue2default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_bank_queue2default:default2
1122default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_bank_cntrl2default:default2
1132default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_state__parameterized02default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRCD_CLKS bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRTP_CLKS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OP_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nRP_CLKS bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
2default:default
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_state__parameterized02default:default2
1132default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_queue__parameterized02default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_queue__parameterized02default:default2
1132default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:default2
1132default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_state__parameterized12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRCD_CLKS bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRTP_CLKS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OP_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nRP_CLKS bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
2default:default
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_state__parameterized12default:default2
1132default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_queue__parameterized12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_queue__parameterized12default:default2
1132default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:default2
1132default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_state__parameterized22default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRCD_CLKS bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRTP_CLKS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OP_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nRP_CLKS bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
2default:default
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_state__parameterized22default:default2
1132default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_queue__parameterized22default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_queue__parameterized22default:default2
1132default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:default2
1132default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
†
synthesizing module '%s'638*oasys20
mig_7series_v2_0_bank_common2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v2default:default2
732default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRFC bound to: 44 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nXSDLL bound to: 512 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default
V
%s*synth2G
3	Parameter nRFC_CLKS bound to: 11 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nZQCS_CLKS bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
2default:default
^
%s*synth2O
;	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter THREE bound to: 3 - type: integer 
2default:default
›
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_bank_common2default:default2
1142default:default2
12default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v2default:default2
732default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2,
mig_7series_v2_0_arb_mux2default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v2default:default2
692default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
[
%s*synth2L
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRAS bound to: 14 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nWR bound to: 6 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
†
synthesizing module '%s'638*oasys20
mig_7series_v2_0_arb_row_col2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v2default:default2
832default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRAS bound to: 14 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nWR bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
2default:default
π
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized12default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 8 - type: integer 
2default:default
˛
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_req_reg2default:default2
82default:default2
72default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1452default:default8@Z8-3936
â
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
dbl_last_master_ns_reg2default:default2
82default:default2
62default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1432default:default8@Z8-3936
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized12default:default2
1142default:default2
12default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_arb_row_col2default:default2
1152default:default2
12default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v2default:default2
832default:default8@Z8-256
û
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_arb_select2default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
752default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
[
%s*synth2L
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 
2default:default
B
%s*synth23
	Parameter ONE bound to: 1'b1 
2default:default
ÿ
0Net %s in module/entity %s does not have driver.3422*oasys2
	col_row_r2default:default2/
mig_7series_v2_0_arb_select2default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
3902default:default8@Z8-3848
€
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_arb_select2default:default2
1162default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
752default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2,
mig_7series_v2_0_arb_mux2default:default2
1172default:default2
12default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v2default:default2
692default:default8@Z8-256
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2.
mig_7series_v2_0_bank_mach2default:default2
1182default:default2
12default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v2default:default2
722default:default8@Z8-256
ï
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2

bank_mach02default:default2.
mig_7series_v2_0_bank_mach2default:default2
742default:default2
732default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_mc.v2default:default2
6702default:default8@Z8-350
ö
synthesizing module '%s'638*oasys2-
mig_7series_v2_0_col_mach2default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v2default:default2
882default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter nPHY_WRLAT bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_LINE_WIDTH bound to: 27 - type: integer 
2default:default
V
%s*synth2G
3	Parameter FIFO_WIDTH bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REMAINDER bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RAM_CNT bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RAM_WIDTH bound to: 12 - type: integer 
2default:default
…
synthesizing module '%s'638*oasys2
RAM32M2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
282682default:default8@Z8-638
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
Ö
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2
RAM32M2default:default2
1192default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
282682default:default8@Z8-256
ä
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys21
read_fifo.fifo_out_data_r_reg2default:default2
122default:default2
82default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v2default:default2
3962default:default8@Z8-3936
◊
%done synthesizing module '%s' (%s#%s)256*oasys2-
mig_7series_v2_0_col_mach2default:default2
1202default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v2default:default2
882default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2'
mig_7series_v2_0_mc2default:default2
1212default:default2
12default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_mc.v2default:default2
732default:default8@Z8-256
ô
synthesizing module '%s'638*oasys20
mig_7series_v2_0_ddr_phy_top2default:default2ó
Ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 6 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default
›
%s*synth2Õ
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
2default:default
ä
%s*synth2˙
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000100010101 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
®
%s*synth2ò
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
2default:default
®
%s*synth2ò
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
¿
%s*synth2∞
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000100011010 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000100011011 
2default:default
ﬁ
%s*synth2Œ
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 
2default:default
™
%s*synth2ö
Ö	Parameter DATA0_MAP bound to: 96'b001000001001001000000111001000000110001000000101001000000100001000000011001000000010001000000001 
2default:default
™
%s*synth2ö
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010111001000010110001000010101001000010100001000010011001000010010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA2_MAP bound to: 96'b001000101001001000101000001000100111001000100110001000100101001000100100001000100011001000100010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA3_MAP bound to: 96'b001000111001001000111000001000110111001000110110001000110101001000110100001000110011001000110010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA4_MAP bound to: 96'b000000001001000000000111000000000110000000000101000000000100000000000011000000000010000000000001 
2default:default
™
%s*synth2ö
Ö	Parameter DATA5_MAP bound to: 96'b000000011001000000011000000000010111000000010110000000010101000000010100000000010011000000010010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA6_MAP bound to: 96'b000000101001000000101000000000100111000000100110000000100101000000100100000000100011000000100010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000111000000000110111000000110110000000110101000000110100000000110011000000110010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
™
%s*synth2ö
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
∑
%s*synth2ß
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000000001000110001001000100001001000010001001000000000 
2default:default
∑
%s*synth2ß
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
Q
%s*synth2B
.	Parameter WRLVL bound to: ON - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter RD_PATH_REG bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 10000 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
S
%s*synth2D
0	Parameter WRLVL_W bound to: ON - type: string 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 3 - type: integer 
2default:default
I
%s*synth2:
&	Parameter CTL_BANK bound to: 3'b001 
2default:default
S
%s*synth2D
0	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
2default:default
ß
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
712default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 
2default:default
›
%s*synth2Õ
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
2default:default
ä
%s*synth2˙
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000100100101000100101010000100101011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000100010101 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
®
%s*synth2ò
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
2default:default
®
%s*synth2ò
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
¿
%s*synth2∞
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000100011010 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000100011011 
2default:default
ﬁ
%s*synth2Œ
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 
2default:default
™
%s*synth2ö
Ö	Parameter DATA0_MAP bound to: 96'b001000001001001000000111001000000110001000000101001000000100001000000011001000000010001000000001 
2default:default
™
%s*synth2ö
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010111001000010110001000010101001000010100001000010011001000010010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA2_MAP bound to: 96'b001000101001001000101000001000100111001000100110001000100101001000100100001000100011001000100010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA3_MAP bound to: 96'b001000111001001000111000001000110111001000110110001000110101001000110100001000110011001000110010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA4_MAP bound to: 96'b000000001001000000000111000000000110000000000101000000000100000000000011000000000010000000000001 
2default:default
™
%s*synth2ö
Ö	Parameter DATA5_MAP bound to: 96'b000000011001000000011000000000010111000000010110000000010101000000010100000000010011000000010010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA6_MAP bound to: 96'b000000101001000000101000000000100111000000100110000000100101000000100100000000100011000000100010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000111000000000110111000000110110000000110101000000110100000000110011000000110010 
2default:default
™
%s*synth2ö
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
™
%s*synth2ö
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
´
%s*synth2õ
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
∑
%s*synth2ß
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000000001000110001001000100001001000010001001000000000 
2default:default
∑
%s*synth2ß
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter DQ_PER_DQS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter PHASE_DIV bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 10000 - type: integer 
2default:default
ê
%s*synth2Ä
Î	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111001000000111000000000110111000000110110000000110101000000110100000000110011000000110010000000101001000000101000000000100111000000100110000000100101000000100100000000100011000000100010000000011001000000011000000000010111000000010110000000010101000000010100000000010011000000010010000000001001000000000111000000000110000000000101000000000100000000000011000000000010000000000001001000111001001000111000001000110111001000110110001000110101001000110100001000110011001000110010001000101001001000101000001000100111001000100110001000100101001000100100001000100011001000100010001000011001001000011000001000010111001000010110001000010101001000010100001000010011001000010010001000001001001000000111001000000110001000000101001000000100001000000011001000000010001000000001 
2default:default
ß
%s*synth2ó
Ç	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001000000100001000000010001000000000000001000110001001000100001001000010001001000000000 
2default:default
ú
%s*synth2å
x	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000100000000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000011 
2default:default
Ê
%s*synth2÷
¡	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000010000000000010000000000010000000000001000000000000000000000000000000000000000000000000000000000010000000000010000000000010000000000001 
2default:default
Ö
%s*synth2v
b	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000001 
2default:default
Ö
%s*synth2v
b	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
Ö
%s*synth2v
b	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000001 
2default:default
k
%s*synth2\
H	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
2default:default
l
%s*synth2]
I	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
2default:default
k
%s*synth2\
H	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: B - type: string 
2default:default
d
%s*synth2U
A	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: B - type: string 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter INT_DELAY bound to: 0.479200 - type: float 
2default:default
a
%s*synth2R
>	Parameter HALF_CYCLE_DELAY bound to: 0.500000 - type: float 
2default:default
_
%s*synth2P
<	Parameter MC_OCLK_DELAY bound to: 17.060400 - type: float 
2default:default
e
%s*synth2V
B	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
2default:default
«
synthesizing module '%s'638*oasys2
OBUF2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
175922default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
R
%s*synth2C
/	Parameter DRIVE bound to: 12 - type: integer 
2default:default
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUF2default:default2
1222default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
175922default:default8@Z8-256
»
synthesizing module '%s'638*oasys2
OBUFT2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
177532default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
R
%s*synth2C
/	Parameter DRIVE bound to: 12 - type: integer 
2default:default
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFT2default:default2
1232default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
177532default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2'
IOBUF_INTERMDISABLE2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
138192default:default8@Z8-638
[
%s*synth2L
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
]
%s*synth2N
:	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
2default:default
R
%s*synth2C
/	Parameter DRIVE bound to: 12 - type: integer 
2default:default
ì
%done synthesizing module '%s' (%s#%s)256*oasys2'
IOBUF_INTERMDISABLE2default:default2
1242default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
138192default:default8@Z8-256
ÿ
synthesizing module '%s'638*oasys2)
IOBUFDS_INTERMDISABLE2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
134212default:default8@Z8-638
X
%s*synth2I
5	Parameter DIFF_TERM bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter DQS_BIAS bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
]
%s*synth2N
:	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2)
IOBUFDS_INTERMDISABLE2default:default2
1252default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
134212default:default8@Z8-256
°
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-638
P
%s*synth2A
-	Parameter TCQ bound to: 25 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter DEPTH bound to: 8 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 32 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PTR_BITS bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
2default:default
∞
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
1112default:default8@Z8-4472
∞
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
1122default:default8@Z8-4472
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
1262default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-256
´
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
phy_ctl_pre_fifo_02default:default24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
82default:default2
72default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
13032default:default8@Z8-350
±
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized02default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-638
P
%s*synth2A
-	Parameter TCQ bound to: 25 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter DEPTH bound to: 8 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 6 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PTR_BITS bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
2default:default
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized02default:default2
1262default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-256
´
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
phy_ctl_pre_fifo_12default:default24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
82default:default2
72default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
13202default:default8@Z8-350
´
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
phy_ctl_pre_fifo_22default:default24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
82default:default2
72default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
13372default:default8@Z8-350
ó
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_ddr_mc_phy2default:default2ñ
ˇ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
\
%s*synth2M
9	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
R
%s*synth2C
/	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
2default:default
b
%s*synth2S
?	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000011 
2default:default
ò
%s*synth2à
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000100000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default
Ö
%s*synth2v
b	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000001 
2default:default
_
%s*synth2P
<	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
2default:default
h
%s*synth2Y
E	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default
ä
%s*synth2{
g	Parameter PHY_0_IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
V
%s*synth2G
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter PHY_0_DATA_CTL bound to: 4'b1111 
2default:default
\
%s*synth2M
9	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default
Ö
%s*synth2v
b	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
2default:default
h
%s*synth2Y
E	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default
ä
%s*synth2{
g	Parameter PHY_1_IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
P
%s*synth2A
-	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
2default:default
\
%s*synth2M
9	Parameter PHY_1_CMD_OFFSET bound to: 8 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default
Ö
%s*synth2v
b	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000001 
2default:default
_
%s*synth2P
<	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
2default:default
h
%s*synth2Y
E	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default
ä
%s*synth2{
g	Parameter PHY_2_IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
P
%s*synth2A
-	Parameter PHY_2_DATA_CTL bound to: 4'b1111 
2default:default
\
%s*synth2M
9	Parameter PHY_2_CMD_OFFSET bound to: 8 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
b
%s*synth2S
?	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter TCK bound to: 2500 - type: integer 
2default:default
T
%s*synth2E
1	Parameter N_LANES bound to: 11 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter RCLK_NEG_EDGE bound to: 3'b000 
2default:default
N
%s*synth2?
+	Parameter RCLK_POS_EDGE bound to: 3'b111 
2default:default
°
%s*synth2ë
}	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
°
%s*synth2ë
}	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
°
%s*synth2ë
}	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
d
%s*synth2U
A	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
2default:default
d
%s*synth2U
A	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
2default:default
o
%s*synth2`
L	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
2default:default
V
%s*synth2G
3	Parameter DDR_TCK bound to: 2500 - type: integer 
2default:default
c
%s*synth2T
@	Parameter FREQ_REF_PERIOD bound to: 2500.000000 - type: float 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
W
%s*synth2H
4	Parameter PO_S3_TAPS bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PI_S2_TAPS bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PO_S2_TAPS bound to: 128 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
2default:default
k
%s*synth2\
H	Parameter PI_STG2_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
2default:default
h
%s*synth2Y
E	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
2default:default
p
%s*synth2a
M	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 1296.500000 - type: float 
2default:default
q
%s*synth2b
N	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 793.000000 - type: float 
2default:default
k
%s*synth2\
H	Parameter PO_STG2_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
2default:default
a
%s*synth2R
>	Parameter PO_S2_TAPS_SIZE bound to: 19.531250 - type: float 
2default:default
h
%s*synth2Y
E	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
2default:default
P
%s*synth2A
-	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter PO_CIRC_BUF_OFFSET bound to: 410.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PI_S2_TAPS_SIZE bound to: 19.531250 - type: float 
2default:default
e
%s*synth2V
B	Parameter PI_MAX_STG2_DELAY bound to: 1230.468750 - type: float 
2default:default
f
%s*synth2W
C	Parameter PI_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
2default:default
f
%s*synth2W
C	Parameter PO_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
2default:default
\
%s*synth2M
9	Parameter PO_DELAY bound to: 3261.375000 - type: float 
2default:default
_
%s*synth2P
<	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RCLK_DELAY_INT bound to: 2471 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PO_DELAY_INT bound to: 3261 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PI_OFFSET bound to: -1710.000000 - type: float 
2default:default
e
%s*synth2V
B	Parameter PI_STG2_DELAY_CAND bound to: 790.000000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter PI_STG2_DELAY bound to: 790.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter DEFAULT_RCLK_DELAY bound to: 40 - type: integer 
2default:default
U
%s*synth2F
2	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
2default:default
b
%s*synth2S
?	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
b
%s*synth2S
?	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
b
%s*synth2S
?	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
p
%s*synth2a
M	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
t
%s*synth2e
Q	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
_
%s*synth2P
<	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
2default:default
ü
synthesizing module '%s'638*oasys23
mig_7series_v2_0_ddr_phy_4lanes2default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-638
b
%s*synth2S
?	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
ò
%s*synth2à
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
V
%s*synth2G
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 
2default:default
L
%s*synth2=
)	Parameter BYTE_LANES bound to: 4'b1111 
2default:default
L
%s*synth2=
)	Parameter DATA_CTL_N bound to: 4'b1111 
2default:default
w
%s*synth2h
T	Parameter BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 
2default:default

%s*synth2p
\	Parameter BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000001 
2default:default
Y
%s*synth2J
6	Parameter LANE_REMAP bound to: 16'b0011001000010000 
2default:default
X
%s*synth2I
5	Parameter LAST_BANK bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PC_BURST_MODE bound to: TRUE - type: string 
2default:default
O
%s*synth2@
,	Parameter PC_DATA_CTL_N bound to: 4'b1111 
2default:default
Y
%s*synth2J
6	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_CO_DURATION bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_DI_DURATION bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_DO_DURATION bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
2default:default
i
%s*synth2Z
F	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
i
%s*synth2Z
F	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_BYTE_LANES bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_DATA_LANES bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_A bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_B bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_C bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_D bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_A bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_B bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_C bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_D bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_A bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_B bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_C bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_D bound to: 1'b1 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter IO_A_START bound to: 41 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_A_END bound to: 40 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_B_START bound to: 43 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_B_END bound to: 42 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_C_START bound to: 45 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_C_END bound to: 44 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_D_START bound to: 47 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_D_END bound to: 46 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_A_X_START bound to: 41 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_A_X_END bound to: 40 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_B_X_START bound to: 43 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_B_X_END bound to: 42 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_C_X_START bound to: 45 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_C_X_END bound to: 44 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_D_X_START bound to: 47 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_D_X_END bound to: 46 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
∆
synthesizing module '%s'638*oasys2
BUFIO2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
8112default:default8@Z8-638
É
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFIO2default:default2
1272default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
8112default:default8@Z8-256
ù
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_byte_lane2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: A - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001011111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000001 
2default:default
ò
%s*synth2à
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
•
%s*synth2ï
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
2default:default
£
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_ddr_if_post_fifo2default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
682default:default8@Z8-638
P
%s*synth2A
-	Parameter TCQ bound to: 25 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter DEPTH bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 80 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PTR_BITS bound to: 2 - type: integer 
2default:default
∞
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
972default:default8@Z8-4472
Ç
-case statement is not full and has no default155*oasys2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
1102default:default8@Z8-155
‡
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_ddr_if_post_fifo2default:default2
1282default:default2
12default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
682default:default8@Z8-256
±
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-638
P
%s*synth2A
-	Parameter TCQ bound to: 25 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter DEPTH bound to: 9 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 80 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PTR_BITS bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
2default:default
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized12default:default2
1282default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-256
–
synthesizing module '%s'638*oasys2!
PHASER_IN_PHY2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
260242default:default8@Z8-638
X
%s*synth2I
5	Parameter BURST_MODE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter FREQ_REF_DIV bound to: NONE - type: string 
2default:default
c
%s*synth2T
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter WR_CYCLES bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
`
%s*synth2Q
=	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
2default:default
V
%s*synth2G
3	Parameter CLKOUT_DIV bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FINE_DELAY bound to: 33 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
c
%s*synth2T
@	Parameter PHASEREFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
ç
%done synthesizing module '%s' (%s#%s)256*oasys2!
PHASER_IN_PHY2default:default2
1292default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
260242default:default8@Z8-256
—
synthesizing module '%s'638*oasys2"
PHASER_OUT_PHY2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
261612default:default8@Z8-638
\
%s*synth2M
9	Parameter COARSE_BYPASS bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter DATA_CTL_N bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter PO bound to: 3'b111 
2default:default
V
%s*synth2G
3	Parameter CLKOUT_DIV bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter COARSE_DELAY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FINE_DELAY bound to: 60 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OCLK_DELAY bound to: 34 - type: integer 
2default:default
a
%s*synth2R
>	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
c
%s*synth2T
@	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
é
%done synthesizing module '%s' (%s#%s)256*oasys2"
PHASER_OUT_PHY2default:default2
1302default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
261612default:default8@Z8-256
 
synthesizing module '%s'638*oasys2
IN_FIFO2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
131732default:default8@Z8-638
d
%s*synth2U
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
_
%s*synth2P
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
á
%done synthesizing module '%s' (%s#%s)256*oasys2
IN_FIFO2default:default2
1312default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
131732default:default8@Z8-256
À
synthesizing module '%s'638*oasys2
OUT_FIFO2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
215992default:default8@Z8-638
d
%s*synth2U
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
]
%s*synth2N
:	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
à
%done synthesizing module '%s' (%s#%s)256*oasys2
OUT_FIFO2default:default2
1322default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
215992default:default8@Z8-256
•
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_ddr_byte_group_io2default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001011111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000001 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2í
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¶
%s*synth2ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
Ã
synthesizing module '%s'638*oasys2
	ISERDESE22default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
155562default:default8@Z8-638
V
%s*synth2G
3	Parameter DATA_RATE bound to: DDR - type: string 
2default:default
`
%s*synth2Q
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
U
%s*synth2F
2	Parameter IOBDELAY bound to: IFD - type: string 
2default:default
W
%s*synth2H
4	Parameter OFB_USED bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_Q1 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q2 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q3 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q4 bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_CLKB_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_OCLK_INVERTED bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q1 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q2 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q3 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q4 bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter NUM_CE bound to: 2 - type: integer 
2default:default
â
%done synthesizing module '%s' (%s#%s)256*oasys2
	ISERDESE22default:default2
1332default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
155562default:default8@Z8-256
À
synthesizing module '%s'638*oasys2
IDELAYE22default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
125712default:default8@Z8-638
[
%s*synth2L
8	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DELAY_SRC bound to: IDATAIN - type: string 
2default:default
c
%s*synth2T
@	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
W
%s*synth2H
4	Parameter PIPE_SEL bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IDELAY_VALUE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SIM_DELAY_D bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
2default:default
à
%done synthesizing module '%s' (%s#%s)256*oasys2
IDELAYE22default:default2
1342default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
125712default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2
	OSERDESE22default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
214862default:default8@Z8-638
Y
%s*synth2J
6	Parameter DATA_RATE_OQ bound to: DDR - type: string 
2default:default
Y
%s*synth2J
6	Parameter DATA_RATE_TQ bound to: DDR - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
W
%s*synth2H
4	Parameter TBYTE_CTL bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter TBYTE_SRC bound to: TRUE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_OQ bound to: 1'b1 
2default:default
F
%s*synth27
#	Parameter INIT_TQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D4_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D5_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D6_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D7_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D8_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T4_INVERTED bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_OQ bound to: 1'b1 
2default:default
G
%s*synth28
$	Parameter SRVAL_TQ bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
â
%done synthesizing module '%s' (%s#%s)256*oasys2
	OSERDESE22default:default2
1352default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
214862default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2-
OSERDESE2__parameterized02default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
214862default:default8@Z8-638
Y
%s*synth2J
6	Parameter DATA_RATE_OQ bound to: DDR - type: string 
2default:default
Y
%s*synth2J
6	Parameter DATA_RATE_TQ bound to: DDR - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
W
%s*synth2H
4	Parameter TBYTE_CTL bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter TBYTE_SRC bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_OQ bound to: 1'b1 
2default:default
F
%s*synth27
#	Parameter INIT_TQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D4_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D5_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D6_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D7_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D8_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T4_INVERTED bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_OQ bound to: 1'b1 
2default:default
G
%s*synth28
$	Parameter SRVAL_TQ bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
OSERDESE2__parameterized02default:default2
1352default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
214862default:default8@Z8-256
«
synthesizing module '%s'638*oasys2
ODDR2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
209152default:default8@Z8-638
_
%s*synth2P
<	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter SRTYPE bound to: SYNC - type: string 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR2default:default2
1362default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
209152default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_ddr_byte_group_io2default:default2
1372default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
÷
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
÷
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
⁄
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_byte_lane2default:default2
1382default:default2
12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: B - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
2default:default
ò
%s*synth2à
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
•
%s*synth2ï
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
2default:default
µ
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2í
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¶
%s*synth2ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2
1382default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
Ê
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
Ê
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
Í
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2
1382default:default2
12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: C - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
2default:default
ò
%s*synth2à
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 2 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
•
%s*synth2ï
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
2default:default
Ê
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
Ê
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
Í
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2
1382default:default2
12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: D - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
2default:default
ò
%s*synth2à
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 3 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
•
%s*synth2ï
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
2default:default
Ê
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
Ê
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
Í
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2
1382default:default2
12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
Œ
synthesizing module '%s'638*oasys2
PHY_CONTROL2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
262522default:default8@Z8-638
X
%s*synth2I
5	Parameter BURST_MODE bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MULTI_REGION bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SYNC_MODE bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter AO_TOGGLE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CLK_RATIO bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CMD_OFFSET bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CO_DURATION bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DI_DURATION bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DO_DURATION bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter EVENTS_DELAY bound to: 18 - type: integer 
2default:default
_
%s*synth2P
<	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_0 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_1 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_2 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_3 bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_0 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_1 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_2 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_3 bound to: 7 - type: integer 
2default:default
ã
%done synthesizing module '%s' (%s#%s)256*oasys2
PHY_CONTROL2default:default2
1392default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
262522default:default8@Z8-256
Õ
synthesizing module '%s'638*oasys2

PHASER_REF2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
262362default:default8@Z8-638
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
ä
%done synthesizing module '%s' (%s#%s)256*oasys2

PHASER_REF2default:default2
1402default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
262362default:default8@Z8-256
Ô
default block is never used226*oasys2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
14932default:default8@Z8-226
»
merging register '%s' into '%s'3619*oasys2(
B_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7252default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys2(
C_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7262default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys2(
D_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7272default:default8@Z8-4471
‹
%done synthesizing module '%s' (%s#%s)256*oasys23
mig_7series_v2_0_ddr_phy_4lanes2default:default2
1412default:default2
12default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2C
/mig_7series_v2_0_ddr_phy_4lanes__parameterized02default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-638
b
%s*synth2S
?	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
ò
%s*synth2à
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
V
%s*synth2G
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 
2default:default
L
%s*synth2=
)	Parameter BYTE_LANES bound to: 4'b1110 
2default:default
L
%s*synth2=
)	Parameter DATA_CTL_N bound to: 4'b0000 
2default:default
w
%s*synth2h
T	Parameter BITLANES bound to: 48'b111111111110111100110000110010110100000000000000 
2default:default

%s*synth2p
\	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter LANE_REMAP bound to: 16'b0011001000010000 
2default:default
X
%s*synth2I
5	Parameter LAST_BANK bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter A_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
b
%s*synth2S
?	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter B_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
b
%s*synth2S
?	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
[
%s*synth2L
8	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter D_PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
b
%s*synth2S
?	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter A_PO_CLKOUT_DIV bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PO_CLKOUT_DIV bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PC_BURST_MODE bound to: TRUE - type: string 
2default:default
O
%s*synth2@
,	Parameter PC_DATA_CTL_N bound to: 4'b0000 
2default:default
Y
%s*synth2J
6	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_CO_DURATION bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_DI_DURATION bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_DO_DURATION bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
2default:default
i
%s*synth2Z
F	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
i
%s*synth2Z
F	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_BYTE_LANES bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_DATA_LANES bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_A bound to: 1'b1 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_B bound to: 1'b1 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_C bound to: 1'b1 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_D bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_A bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_B bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_C bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_D bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_A bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_B bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_C bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_D bound to: 1'b0 
2default:default
\
%s*synth2M
9	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter IO_A_START bound to: 41 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_A_END bound to: 40 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_B_START bound to: 43 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_B_END bound to: 42 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_C_START bound to: 45 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_C_END bound to: 44 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_D_START bound to: 47 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_D_END bound to: 46 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_A_X_START bound to: 41 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_A_X_END bound to: 40 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_B_X_START bound to: 43 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_B_X_END bound to: 42 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_C_X_START bound to: 45 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_C_X_END bound to: 44 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_D_X_START bound to: 47 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_D_X_END bound to: 46 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
≠
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: B - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b110010110100 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
ò
%s*synth2à
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
j
%s*synth2[
G	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
2default:default
•
%s*synth2ï
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
2default:default
·
synthesizing module '%s'638*oasys22
PHASER_OUT_PHY__parameterized02default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
261612default:default8@Z8-638
\
%s*synth2M
9	Parameter COARSE_BYPASS bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter DATA_CTL_N bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter PO bound to: 3'b111 
2default:default
V
%s*synth2G
3	Parameter CLKOUT_DIV bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter COARSE_DELAY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FINE_DELAY bound to: 60 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OCLK_DELAY bound to: 34 - type: integer 
2default:default
a
%s*synth2R
>	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
c
%s*synth2T
@	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
2default:default
û
%done synthesizing module '%s' (%s#%s)256*oasys22
PHASER_OUT_PHY__parameterized02default:default2
1412default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
261612default:default8@Z8-256
€
synthesizing module '%s'638*oasys2,
OUT_FIFO__parameterized02default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
215992default:default8@Z8-638
d
%s*synth2U
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
]
%s*synth2N
:	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
ò
%done synthesizing module '%s' (%s#%s)256*oasys2,
OUT_FIFO__parameterized02default:default2
1412default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
215992default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b110010110100 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
2default:default
¢
%s*synth2í
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
2default:default
¶
%s*synth2ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
‹
synthesizing module '%s'638*oasys2-
OSERDESE2__parameterized12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
214862default:default8@Z8-638
Y
%s*synth2J
6	Parameter DATA_RATE_OQ bound to: SDR - type: string 
2default:default
Y
%s*synth2J
6	Parameter DATA_RATE_TQ bound to: SDR - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
X
%s*synth2I
5	Parameter TBYTE_CTL bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TBYTE_SRC bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_OQ bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_TQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D4_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D5_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D6_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D7_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D8_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T4_INVERTED bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_OQ bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_TQ bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys2-
OSERDESE2__parameterized12default:default2
1412default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
214862default:default8@Z8-256
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
ı
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
˜
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2
1412default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
Ï
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
Ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
Ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
Ï
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
Í
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2
1412default:default2
12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: C - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b111100110000 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
ò
%s*synth2à
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 2 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
2default:default
•
%s*synth2ï
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
2default:default
µ
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b111100110000 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
2default:default
¢
%s*synth2í
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
2default:default
¶
%s*synth2ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
ı
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
˜
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2
1412default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
…
synthesizing module '%s'638*oasys2
OBUFDS2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
176062default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFDS2default:default2
1422default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
176062default:default8@Z8-256
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
Ï
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
Ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
Ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
Ï
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
Í
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2
1422default:default2
12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: D - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b111111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
ò
%s*synth2à
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 2500.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 3 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
2default:default
•
%s*synth2ï
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
2default:default
µ
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized32default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b111111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
2default:default
¢
%s*synth2í
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
Ñ
%s*synth2u
a	Parameter IODELAY_GRP bound to: PCIE_GEN1X1_SUB_SYS_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
2default:default
¶
%s*synth2ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized32default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
ı
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized32default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
˜
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized32default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized32default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized32default:default2
1422default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
Ï
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
Ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
Ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
Ï
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
Í
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized52default:default2
1422default:default2
12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
ﬁ
synthesizing module '%s'638*oasys2/
PHY_CONTROL__parameterized02default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
262522default:default8@Z8-638
X
%s*synth2I
5	Parameter BURST_MODE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MULTI_REGION bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SYNC_MODE bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter AO_TOGGLE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CLK_RATIO bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CMD_OFFSET bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CO_DURATION bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DI_DURATION bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DO_DURATION bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter EVENTS_DELAY bound to: 18 - type: integer 
2default:default
_
%s*synth2P
<	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_0 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_1 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_2 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_3 bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_0 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_1 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_2 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_3 bound to: 7 - type: integer 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2/
PHY_CONTROL__parameterized02default:default2
1422default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
262522default:default8@Z8-256
Ô
default block is never used226*oasys2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
14932default:default8@Z8-226
»
merging register '%s' into '%s'3619*oasys2(
C_rst_primitives_reg2default:default2(
B_rst_primitives_reg2default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7262default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys2(
D_rst_primitives_reg2default:default2(
B_rst_primitives_reg2default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7272default:default8@Z8-4471
ı
0Net %s in module/entity %s does not have driver.3422*oasys2)
A_pi_dqs_out_of_range2default:default2C
/mig_7series_v2_0_ddr_phy_4lanes__parameterized02default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
4152default:default8@Z8-3848
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2C
/mig_7series_v2_0_ddr_phy_4lanes__parameterized02default:default2
1422default:default2
12default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_ddr_mc_phy2default:default2
1432default:default2
12default:default2ñ
ˇ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v2default:default2
702default:default8@Z8-256
¢
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
u_ddr_mc_phy2default:default2/
mig_7series_v2_0_ddr_mc_phy2default:default2
862default:default2
852default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-350
Â
0Net %s in module/entity %s does not have driver.3422*oasys2!
phy_data_full2default:default27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
2202default:default8@Z8-3848
‰
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2
1442default:default2
12default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
712default:default8@Z8-256
ù
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_calib_top2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
822default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 10000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
V
%s*synth2G
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
ﬁ
%s*synth2Œ
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 
2default:default
S
%s*synth2D
0	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
2default:default
I
%s*synth2:
&	Parameter CTL_BANK bound to: 3'b001 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
[
%s*synth2L
8	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
2default:default
_
%s*synth2P
<	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
R
%s*synth2C
/	Parameter TEST_AL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
O
%s*synth2@
,	Parameter nCL bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nCWL bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WRLVL bound to: ON - type: string 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
]
%s*synth2N
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter OCAL_EN bound to: ON - type: string 
2default:default
a
%s*synth2R
>	Parameter DQS_FOUND_N_CTL_LANES bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
2default:default
õ
synthesizing module '%s'638*oasys21
mig_7series_v2_0_ddr_prbs_gen2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v2default:default2
922default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter PRBS_WIDTH bound to: 64 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
2default:default
d
%s*synth2U
A	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
2default:default
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_ddr_prbs_gen2default:default2
1452default:default2
12default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v2default:default2
922default:default8@Z8-256
õ
synthesizing module '%s'638*oasys21
mig_7series_v2_0_ddr_phy_init2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
892default:default8@Z8-638
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 10000 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
2default:default
V
%s*synth2G
3	Parameter VREF bound to: EXTERNAL - type: string 
2default:default
V
%s*synth2G
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
O
%s*synth2@
,	Parameter nCL bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nCWL bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 110000 - type: integer 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 60 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: OFF - type: string 
2default:default
Q
%s*synth2B
.	Parameter WRLVL bound to: ON - type: string 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
R
%s*synth2C
/	Parameter TEST_AL bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter ADDR_INC bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter RTT_NOM2 bound to: 40 - type: string 
2default:default
T
%s*synth2E
1	Parameter RTT_NOM3 bound to: 40 - type: string 
2default:default
W
%s*synth2H
4	Parameter RTT_NOM_int bound to: 60 - type: string 
2default:default
J
%s*synth2;
'	Parameter BURST4_FLAG bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter CLK_MEM_PERIOD bound to: 2500 - type: integer 
2default:default
d
%s*synth2U
A	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
2default:default
b
%s*synth2S
?	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
2default:default
b
%s*synth2S
?	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PWRON_RESET_DELAY_CNT bound to: 20 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PWRON_CKE_DELAY_CNT bound to: 70 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DDR2_INIT_PRE_CNT bound to: 39 - type: integer 
2default:default
[
%s*synth2L
8	Parameter TXPR_DELAY_CNT bound to: 22 - type: integer 
2default:default
e
%s*synth2V
B	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter TWR_CYC bound to: 6 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CNTNEXT_CMD bound to: 7'b1111111 
2default:default
L
%s*synth2=
)	Parameter INIT_CNT_MR2 bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter INIT_CNT_MR3 bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter INIT_CNT_MR1 bound to: 2'b10 
2default:default
L
%s*synth2=
)	Parameter INIT_CNT_MR0 bound to: 2'b11 
2default:default
P
%s*synth2A
-	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
2default:default
M
%s*synth2>
*	Parameter REG_RC0 bound to: 8'b00000000 
2default:default
M
%s*synth2>
*	Parameter REG_RC1 bound to: 8'b00000001 
2default:default
M
%s*synth2>
*	Parameter REG_RC2 bound to: 8'b00000010 
2default:default
M
%s*synth2>
*	Parameter REG_RC3 bound to: 8'b00000011 
2default:default
M
%s*synth2>
*	Parameter REG_RC4 bound to: 8'b00000100 
2default:default
M
%s*synth2>
*	Parameter REG_RC5 bound to: 8'b00000101 
2default:default
T
%s*synth2E
1	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
2default:default
N
%s*synth2?
+	Parameter REG_RC10 bound to: 8'b10000010 
2default:default
L
%s*synth2=
)	Parameter VREF_ENCODING bound to: 1'b0 
2default:default
W
%s*synth2H
4	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
2default:default
N
%s*synth2?
+	Parameter REG_RC11 bound to: 8'b10000011 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
2default:default
M
%s*synth2>
*	Parameter INIT_IDLE bound to: 6'b000000 
2default:default
V
%s*synth2G
3	Parameter INIT_WAIT_CKE_EXIT bound to: 6'b000001 
2default:default
P
%s*synth2A
-	Parameter INIT_LOAD_MR bound to: 6'b000010 
2default:default
U
%s*synth2F
2	Parameter INIT_LOAD_MR_WAIT bound to: 6'b000011 
2default:default
M
%s*synth2>
*	Parameter INIT_ZQCL bound to: 6'b000100 
2default:default
Y
%s*synth2J
6	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 6'b000101 
2default:default
T
%s*synth2E
1	Parameter INIT_WRLVL_START bound to: 6'b000110 
2default:default
S
%s*synth2D
0	Parameter INIT_WRLVL_WAIT bound to: 6'b000111 
2default:default
V
%s*synth2G
3	Parameter INIT_WRLVL_LOAD_MR bound to: 6'b001000 
2default:default
[
%s*synth2L
8	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 6'b001001 
2default:default
W
%s*synth2H
4	Parameter INIT_WRLVL_LOAD_MR2 bound to: 6'b001010 
2default:default
\
%s*synth2M
9	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 6'b001011 
2default:default
R
%s*synth2C
/	Parameter INIT_RDLVL_ACT bound to: 6'b001100 
2default:default
W
%s*synth2H
4	Parameter INIT_RDLVL_ACT_WAIT bound to: 6'b001101 
2default:default
Y
%s*synth2J
6	Parameter INIT_RDLVL_STG1_WRITE bound to: 6'b001110 
2default:default
^
%s*synth2O
;	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 6'b001111 
2default:default
X
%s*synth2I
5	Parameter INIT_RDLVL_STG1_READ bound to: 6'b010000 
2default:default
X
%s*synth2I
5	Parameter INIT_RDLVL_STG2_READ bound to: 6'b010001 
2default:default
]
%s*synth2N
:	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 6'b010010 
2default:default
Z
%s*synth2K
7	Parameter INIT_PRECHARGE_PREWAIT bound to: 6'b010011 
2default:default
R
%s*synth2C
/	Parameter INIT_PRECHARGE bound to: 6'b010100 
2default:default
W
%s*synth2H
4	Parameter INIT_PRECHARGE_WAIT bound to: 6'b010101 
2default:default
M
%s*synth2>
*	Parameter INIT_DONE bound to: 6'b010110 
2default:default
W
%s*synth2H
4	Parameter INIT_DDR2_PRECHARGE bound to: 6'b010111 
2default:default
\
%s*synth2M
9	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 6'b011000 
2default:default
P
%s*synth2A
-	Parameter INIT_REFRESH bound to: 6'b011001 
2default:default
U
%s*synth2F
2	Parameter INIT_REFRESH_WAIT bound to: 6'b011010 
2default:default
R
%s*synth2C
/	Parameter INIT_REG_WRITE bound to: 6'b011011 
2default:default
W
%s*synth2H
4	Parameter INIT_REG_WRITE_WAIT bound to: 6'b011100 
2default:default
X
%s*synth2I
5	Parameter INIT_DDR2_MULTI_RANK bound to: 6'b011101 
2default:default
]
%s*synth2N
:	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 6'b011110 
2default:default
R
%s*synth2C
/	Parameter INIT_WRCAL_ACT bound to: 6'b011111 
2default:default
W
%s*synth2H
4	Parameter INIT_WRCAL_ACT_WAIT bound to: 6'b100000 
2default:default
T
%s*synth2E
1	Parameter INIT_WRCAL_WRITE bound to: 6'b100001 
2default:default
Y
%s*synth2J
6	Parameter INIT_WRCAL_WRITE_READ bound to: 6'b100010 
2default:default
S
%s*synth2D
0	Parameter INIT_WRCAL_READ bound to: 6'b100011 
2default:default
X
%s*synth2I
5	Parameter INIT_WRCAL_READ_WAIT bound to: 6'b100100 
2default:default
Y
%s*synth2J
6	Parameter INIT_WRCAL_MULT_READS bound to: 6'b100101 
2default:default
[
%s*synth2L
8	Parameter INIT_PI_PHASELOCK_READS bound to: 6'b100110 
2default:default
Q
%s*synth2B
.	Parameter INIT_MPR_RDEN bound to: 6'b100111 
2default:default
Q
%s*synth2B
.	Parameter INIT_MPR_WAIT bound to: 6'b101000 
2default:default
Q
%s*synth2B
.	Parameter INIT_MPR_READ bound to: 6'b101001 
2default:default
\
%s*synth2M
9	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 6'b101010 
2default:default
T
%s*synth2E
1	Parameter INIT_MPR_DISABLE bound to: 6'b101011 
2default:default
Y
%s*synth2J
6	Parameter INIT_MPR_DISABLE_WAIT bound to: 6'b101100 
2default:default
V
%s*synth2G
3	Parameter INIT_OCLKDELAY_ACT bound to: 6'b101101 
2default:default
[
%s*synth2L
8	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 6'b101110 
2default:default
X
%s*synth2I
5	Parameter INIT_OCLKDELAY_WRITE bound to: 6'b101111 
2default:default
]
%s*synth2N
:	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 6'b110000 
2default:default
W
%s*synth2H
4	Parameter INIT_OCLKDELAY_READ bound to: 6'b110001 
2default:default
\
%s*synth2M
9	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 6'b110010 
2default:default
Z
%s*synth2K
7	Parameter INIT_REFRESH_RNK2_WAIT bound to: 6'b110011 
2default:default
≤
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4902default:default8@Z8-4472
≤
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4912default:default8@Z8-4472
≤
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4922default:default8@Z8-4472
≤
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4932default:default8@Z8-4472
≠
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
5322default:default8@Z8-4472
≠
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
5332default:default8@Z8-4472
∂
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
16852default:default8@Z8-3536
≤
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
	full_case2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
16852default:default8@Z8-3536
Ì
default block is never used226*oasys2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
43742default:default8@Z8-226
Ç
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
rdlvl_start_dly0_r_reg2default:default2
162default:default2
152default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10182default:default8@Z8-3936
Å
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
wrcal_start_dly_r_reg2default:default2
162default:default2
152default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10202default:default8@Z8-3936
Ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2-
oclkdelay_start_dly_r_reg2default:default2
162default:default2
152default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10222default:default8@Z8-3936
√
merging register '%s' into '%s'3619*oasys2&
calib_cmd_wren_reg2default:default2&
calib_ctl_wren_reg2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33512default:default8@Z8-4471
‰
merging register '%s' into '%s'3619*oasys20
gen_rnk[1].mr2_r_reg[1][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
‰
merging register '%s' into '%s'3619*oasys20
gen_rnk[1].mr1_r_reg[1][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
‰
merging register '%s' into '%s'3619*oasys20
gen_rnk[2].mr2_r_reg[2][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
‰
merging register '%s' into '%s'3619*oasys20
gen_rnk[2].mr1_r_reg[2][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
‰
merging register '%s' into '%s'3619*oasys20
gen_rnk[3].mr2_r_reg[3][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
‰
merging register '%s' into '%s'3619*oasys20
gen_rnk[3].mr1_r_reg[3][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
Ÿ
0Net %s in module/entity %s does not have driver.3422*oasys2!
calib_aux_out2default:default21
mig_7series_v2_0_ddr_phy_init2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
2472default:default8@Z8-3848
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_ddr_phy_init2default:default2
1462default:default2
12default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
892default:default8@Z8-256
ù
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_phy_wrcal2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
772default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 10000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_READS bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COARSE_CNT bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter FINE_CNT bound to: 22 - type: integer 
2default:default
K
%s*synth2<
(	Parameter CAL2_IDLE bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter CAL2_READ_WAIT bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
2default:default
Q
%s*synth2B
.	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
2default:default
R
%s*synth2C
/	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
2default:default
R
%s*synth2C
/	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
2default:default
K
%s*synth2<
(	Parameter CAL2_DONE bound to: 4'b0110 
2default:default
R
%s*synth2C
/	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
2default:default
J
%s*synth2;
'	Parameter CAL2_ERR bound to: 4'b1000 
2default:default
Ä
-case statement is not full and has no default155*oasys2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
11152default:default8@Z8-155
Œ
merging register '%s' into '%s'3619*oasys2)
rd_mux_sel_r_reg[3:0]2default:default2.
po_stg2_wrcal_cnt_reg[3:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4232default:default8@Z8-4471
œ
0Net %s in module/entity %s does not have driver.3422*oasys2
i2default:default22
mig_7series_v2_0_ddr_phy_wrcal2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
1552default:default8@Z8-3848
⁄
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_phy_wrcal2default:default2
1472default:default2
12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
772default:default8@Z8-256
ù
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_phy_wrlvl2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
902default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 10000 - type: integer 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
J
%s*synth2;
'	Parameter WL_IDLE bound to: 5'b00000 
2default:default
J
%s*synth2;
'	Parameter WL_INIT bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
2default:default
Y
%s*synth2J
6	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
2default:default
X
%s*synth2I
5	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
2default:default
S
%s*synth2D
0	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
2default:default
X
%s*synth2I
5	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
2default:default
N
%s*synth2?
+	Parameter WL_FINE_INC bound to: 5'b00111 
2default:default
J
%s*synth2;
'	Parameter WL_WAIT bound to: 5'b01000 
2default:default
P
%s*synth2A
-	Parameter WL_EDGE_CHECK bound to: 5'b01001 
2default:default
O
%s*synth2@
,	Parameter WL_DQS_CHECK bound to: 5'b01010 
2default:default
M
%s*synth2>
*	Parameter WL_DQS_CNT bound to: 5'b01011 
2default:default
S
%s*synth2D
0	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
2default:default
S
%s*synth2D
0	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
2default:default
N
%s*synth2?
+	Parameter WL_FINE_DEC bound to: 5'b01110 
2default:default
S
%s*synth2D
0	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
2default:default
O
%s*synth2@
,	Parameter WL_CORSE_INC bound to: 5'b10000 
2default:default
T
%s*synth2E
1	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
2default:default
U
%s*synth2F
2	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
2default:default
U
%s*synth2F
2	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
2default:default
O
%s*synth2@
,	Parameter WL_CORSE_DEC bound to: 5'b10100 
2default:default
T
%s*synth2E
1	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
2default:default
U
%s*synth2F
2	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
2default:default
S
%s*synth2D
0	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
2default:default
U
%s*synth2F
2	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
2default:default
Y
%s*synth2J
6	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
2default:default
T
%s*synth2E
1	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
2default:default
X
%s*synth2I
5	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
2default:default
W
%s*synth2H
4	Parameter COARSE_TAPS bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
2default:default
[
%s*synth2L
8	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter REDO_COARSE bound to: 2 - type: integer 
2default:default
ˇ
-case statement is not full and has no default155*oasys2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
7972default:default8@Z8-155
œ
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[1][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[2][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[3][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[4][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[5][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[6][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
œ
merging register '%s' into '%s'3619*oasys2,
add_smallest_reg[7][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5162default:default8@Z8-4471
Œ
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[0][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
Œ
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[1][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
Œ
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[2][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
Œ
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[3][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
Œ
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[4][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
Œ
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[5][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
Œ
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[6][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
Œ
merging register '%s' into '%s'3619*oasys2+
add_largest_reg[7][5:0]2default:default2,
add_smallest_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
5172default:default8@Z8-4471
—
merging register '%s' into '%s'3619*oasys2+
dqs_wl_po_en_stg2_c_reg2default:default2/
dqs_wl_po_stg2_c_incdec_reg2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
6282default:default8@Z8-4471
⁄
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_phy_wrlvl2default:default2
1482default:default2
12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl.v2default:default2
902default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2>
*mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay2default:default2•
é/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v2default:default2
682default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHASER_TAP_RES bound to: 19 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
2default:default
S
%s*synth2D
0	Parameter TAP_CNT bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter TAP_DEC bound to: 29 - type: integer 
2default:default
œ
merging register '%s' into '%s'3619*oasys2$
po_en_stg2_c_reg2default:default2(
po_stg2_c_incdec_reg2default:default2•
é/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v2default:default2
1622default:default8@Z8-4471
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2>
*mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay2default:default2
1492default:default2
12default:default2•
é/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v2default:default2
682default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2:
&mig_7series_v2_0_ddr_phy_oclkdelay_cal2default:default2°
ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
692default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 2500 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
S
%s*synth2D
0	Parameter OCAL_EN bound to: ON - type: string 
2default:default
S
%s*synth2D
0	Parameter TAP_CNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter WAIT_CNT bound to: 15 - type: integer 
2default:default
V
%s*synth2G
3	Parameter MINUS_32 bound to: TRUE - type: string 
2default:default
L
%s*synth2=
)	Parameter OCAL_IDLE bound to: 5'b00000 
2default:default
T
%s*synth2E
1	Parameter OCAL_NEW_DQS_WAIT bound to: 5'b00001 
2default:default
P
%s*synth2A
-	Parameter OCAL_STG3_SEL bound to: 5'b00010 
2default:default
U
%s*synth2F
2	Parameter OCAL_STG3_SEL_WAIT bound to: 5'b00011 
2default:default
T
%s*synth2E
1	Parameter OCAL_STG3_EN_WAIT bound to: 5'b00100 
2default:default
P
%s*synth2A
-	Parameter OCAL_STG3_DEC bound to: 5'b00101 
2default:default
Q
%s*synth2B
.	Parameter OCAL_STG3_WAIT bound to: 5'b00110 
2default:default
Q
%s*synth2B
.	Parameter OCAL_STG3_CALC bound to: 5'b00111 
2default:default
P
%s*synth2A
-	Parameter OCAL_STG3_INC bound to: 5'b01000 
2default:default
U
%s*synth2F
2	Parameter OCAL_STG3_INC_WAIT bound to: 5'b01001 
2default:default
P
%s*synth2A
-	Parameter OCAL_STG2_SEL bound to: 5'b01010 
2default:default
Q
%s*synth2B
.	Parameter OCAL_STG2_WAIT bound to: 5'b01011 
2default:default
P
%s*synth2A
-	Parameter OCAL_STG2_INC bound to: 5'b01100 
2default:default
P
%s*synth2A
-	Parameter OCAL_STG2_DEC bound to: 5'b01101 
2default:default
U
%s*synth2F
2	Parameter OCAL_STG2_DEC_WAIT bound to: 5'b01110 
2default:default
P
%s*synth2A
-	Parameter OCAL_NEXT_DQS bound to: 5'b01111 
2default:default
T
%s*synth2E
1	Parameter OCAL_NEW_DQS_READ bound to: 5'b10000 
2default:default
U
%s*synth2F
2	Parameter OCAL_INC_DONE_WAIT bound to: 5'b10001 
2default:default
U
%s*synth2F
2	Parameter OCAL_STG3_DEC_WAIT bound to: 5'b10010 
2default:default
U
%s*synth2F
2	Parameter OCAL_DEC_DONE_WAIT bound to: 5'b10011 
2default:default
L
%s*synth2=
)	Parameter OCAL_DONE bound to: 5'b10100 
2default:default
á
-case statement is not full and has no default155*oasys2°
ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
8912default:default8@Z8-155
‰
merging register '%s' into '%s'3619*oasys2$
rd_active_r3_reg2default:default2A
-gen_pat_match_div4.pat_data_match_valid_r_reg2default:default2°
ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
4342default:default8@Z8-4471
Í
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mig_7series_v2_0_ddr_phy_oclkdelay_cal2default:default2
1502default:default2
12default:default2°
ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
692default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
792default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nCL bound to: 6 - type: integer 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
P
%s*synth2A
-	Parameter nCWL bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
_
%s*synth2P
<	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_READS bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_PRESENT bound to: 20'b00000000111100001111 
2default:default
O
%s*synth2@
,	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
2default:default
N
%s*synth2?
+	Parameter RST_POSTWAIT bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter RST_POSTWAIT1 bound to: 4'b0010 
2default:default
J
%s*synth2;
'	Parameter RST_WAIT bound to: 4'b0011 
2default:default
O
%s*synth2@
,	Parameter FINE_ADJ_INIT bound to: 4'b0100 
2default:default
J
%s*synth2;
'	Parameter FINE_INC bound to: 4'b0101 
2default:default
O
%s*synth2@
,	Parameter FINE_INC_WAIT bound to: 4'b0110 
2default:default
R
%s*synth2C
/	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
2default:default
P
%s*synth2A
-	Parameter DETECT_PREWAIT bound to: 4'b1000 
2default:default
Q
%s*synth2B
.	Parameter DETECT_DQSFOUND bound to: 4'b1001 
2default:default
L
%s*synth2=
)	Parameter PRECH_WAIT bound to: 4'b1010 
2default:default
J
%s*synth2;
'	Parameter FINE_DEC bound to: 4'b1011 
2default:default
O
%s*synth2@
,	Parameter FINE_DEC_WAIT bound to: 4'b1100 
2default:default
R
%s*synth2C
/	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
2default:default
L
%s*synth2=
)	Parameter FINAL_WAIT bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter FINE_ADJ_DONE bound to: 4'b1111 
2default:default
æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
2052default:default8@Z8-4472
æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
2062default:default8@Z8-4472
æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
2072default:default8@Z8-4472
˜
0Net %s in module/entity %s does not have driver.3422*oasys2'
dqsfound_retry_done2default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
1312default:default8@Z8-3848

%done synthesizing module '%s' (%s#%s)256*oasys2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2
1512default:default2
12default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
792default:default8@Z8-256
ù
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_phy_rdlvl2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
812default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 10000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 
2default:default
S
%s*synth2D
0	Parameter OCAL_EN bound to: ON - type: string 
2default:default
Y
%s*synth2J
6	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
2default:default
b
%s*synth2S
?	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
2default:default
M
%s*synth2>
*	Parameter CAL1_IDLE bound to: 6'b000000 
2default:default
U
%s*synth2F
2	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
2default:default
Y
%s*synth2J
6	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
2default:default
S
%s*synth2D
0	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
2default:default
X
%s*synth2I
5	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
2default:default
]
%s*synth2N
:	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
2default:default
X
%s*synth2I
5	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
2default:default
]
%s*synth2N
:	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
2default:default
T
%s*synth2E
1	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
2default:default
U
%s*synth2F
2	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
2default:default
Z
%s*synth2K
7	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
2default:default
R
%s*synth2C
/	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
2default:default
U
%s*synth2F
2	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
2default:default
Z
%s*synth2K
7	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
2default:default
Q
%s*synth2B
.	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
2default:default
M
%s*synth2>
*	Parameter CAL1_DONE bound to: 6'b001111 
2default:default
\
%s*synth2M
9	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
2default:default
W
%s*synth2H
4	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
2default:default
S
%s*synth2D
0	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
2default:default
X
%s*synth2I
5	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
2default:default
X
%s*synth2I
5	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
2default:default
]
%s*synth2N
:	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
2default:default
Z
%s*synth2K
7	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
2default:default
R
%s*synth2C
/	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
2default:default
W
%s*synth2H
4	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
2default:default
S
%s*synth2D
0	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
2default:default
X
%s*synth2I
5	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
2default:default
R
%s*synth2C
/	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
2default:default
R
%s*synth2C
/	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
2default:default
Y
%s*synth2J
6	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
2default:default
S
%s*synth2D
0	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
2default:default
W
%s*synth2H
4	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
2default:default
X
%s*synth2I
5	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
2default:default
Ä
-case statement is not full and has no default155*oasys2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
27012default:default8@Z8-155
“
merging register '%s' into '%s'3619*oasys22
cal1_cnt_cpt_timing_r_reg[3:0]2default:default2)
rd_mux_sel_r_reg[3:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
5862default:default8@Z8-4471
⁄
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_phy_rdlvl2default:default2
1522default:default2
12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
812default:default8@Z8-256
ß
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_ddr_phy_prbs_rdlvl2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v2default:default2
792default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 
2default:default
M
%s*synth2>
*	Parameter PRBS_IDLE bound to: 6'b000000 
2default:default
U
%s*synth2F
2	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
2default:default
T
%s*synth2E
1	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
2default:default
P
%s*synth2A
-	Parameter PRBS_DEC_DQS bound to: 6'b000011 
2default:default
U
%s*synth2F
2	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
2default:default
P
%s*synth2A
-	Parameter PRBS_INC_DQS bound to: 6'b000101 
2default:default
U
%s*synth2F
2	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
2default:default
R
%s*synth2C
/	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
2default:default
R
%s*synth2C
/	Parameter PRBS_TAP_CHECK bound to: 6'b001000 
2default:default
Q
%s*synth2B
.	Parameter PRBS_NEXT_DQS bound to: 6'b001001 
2default:default
X
%s*synth2I
5	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001010 
2default:default
M
%s*synth2>
*	Parameter PRBS_DONE bound to: 6'b001011 
2default:default
Z
%s*synth2K
7	Parameter NUM_SAMPLES_CNT bound to: 12'b111111111111 
2default:default
[
%s*synth2L
8	Parameter NUM_SAMPLES_CNT1 bound to: 12'b111111111111 
2default:default
[
%s*synth2L
8	Parameter NUM_SAMPLES_CNT2 bound to: 12'b111111111111 
2default:default
Ñ
-case statement is not full and has no default155*oasys2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v2default:default2
6802default:default8@Z8-155
‰
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_ddr_phy_prbs_rdlvl2default:default2
1532default:default2
12default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v2default:default2
792default:default8@Z8-256
°
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_ddr_phy_tempmon2default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v2default:default2
692default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter BAND1_TEMP_MIN bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND2_TEMP_MIN bound to: 12 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND3_TEMP_MIN bound to: 46 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND4_TEMP_MIN bound to: 82 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TEMP_HYST bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HYST_OFFSET bound to: 40 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND1_OFFSET bound to: 2218 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND2_OFFSET bound to: 2316 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND3_OFFSET bound to: 2592 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BAND4_OFFSET bound to: 2885 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND0_DEC_OFFSET bound to: 2178 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND1_INC_OFFSET bound to: 2258 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND1_DEC_OFFSET bound to: 2276 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND2_INC_OFFSET bound to: 2356 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND2_DEC_OFFSET bound to: 2552 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND3_INC_OFFSET bound to: 2632 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND3_DEC_OFFSET bound to: 2845 - type: integer 
2default:default
_
%s*synth2P
<	Parameter BAND4_INC_OFFSET bound to: 2925 - type: integer 
2default:default
D
%s*synth25
!	Parameter INIT bound to: 2'b00 
2default:default
D
%s*synth25
!	Parameter IDLE bound to: 2'b01 
2default:default
F
%s*synth27
#	Parameter UPDATE bound to: 2'b10 
2default:default
D
%s*synth25
!	Parameter WAIT bound to: 2'b11 
2default:default
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_ddr_phy_tempmon2default:default2
1542default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v2default:default2
692default:default8@Z8-256
⁄
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_calib_top2default:default2
1552default:default2
12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
822default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_ddr_phy_top2default:default2
1562default:default2
12default:default2ó
Ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v2default:default2
702default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2.
mig_7series_v2_0_mem_intfc2default:default2
1572default:default2
12default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v2default:default2
702default:default8@Z8-256
é
synthesizing module '%s'638*oasys2+
mig_7series_v2_0_ui_top2default:default2ë
˙/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v2default:default2
712default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
U
%s*synth2F
2	Parameter ECC_TEST bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter REG_CTRL bound to: ON - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
2default:default
W
%s*synth2H
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 6 - type: integer 
2default:default
é
synthesizing module '%s'638*oasys2+
mig_7series_v2_0_ui_cmd2default:default2ë
˙/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 14 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
2default:default
À
%done synthesizing module '%s' (%s#%s)256*oasys2+
mig_7series_v2_0_ui_cmd2default:default2
1582default:default2
12default:default2ë
˙/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v2default:default2
702default:default8@Z8-256
ó
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_ui_wr_data2default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
1312default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ECC_TEST bound to: OFF - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WR_BUF_WIDTH bound to: 576 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FULL_RAM_CNT bound to: 96 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REMAINDER bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter RAM_CNT bound to: 96 - type: integer 
2default:default
W
%s*synth2H
4	Parameter RAM_WIDTH bound to: 576 - type: integer 
2default:default
˚
-case statement is not full and has no default155*oasys2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
3422default:default8@Z8-155
˚
-case statement is not full and has no default155*oasys2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
3802default:default8@Z8-155
‘
merging register '%s' into '%s'3619*oasys2+
app_wdf_rdy_r_copy1_reg2default:default26
"occupied_counter.app_wdf_rdy_r_reg2default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
2652default:default8@Z8-4471
‘
merging register '%s' into '%s'3619*oasys2+
app_wdf_rdy_r_copy2_reg2default:default26
"occupied_counter.app_wdf_rdy_r_reg2default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
1812default:default8@Z8-4471
‘
merging register '%s' into '%s'3619*oasys2+
app_wdf_rdy_r_copy3_reg2default:default26
"occupied_counter.app_wdf_rdy_r_reg2default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
2672default:default8@Z8-4471
‘
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_ui_wr_data2default:default2
1592default:default2
12default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
1312default:default8@Z8-256
ó
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_ui_rd_data2default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
1402default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Z
%s*synth2K
7	Parameter RD_BUF_WIDTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FULL_RAM_CNT bound to: 85 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REMAINDER bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter RAM_CNT bound to: 86 - type: integer 
2default:default
W
%s*synth2H
4	Parameter RAM_WIDTH bound to: 516 - type: integer 
2default:default
™
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3212default:default8@Z8-4472
˚
-case statement is not full and has no default155*oasys2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3922default:default8@Z8-155
Í
merging register '%s' into '%s'3619*oasys2>
*not_strict_mode.app_rd_data_valid_copy_reg2default:default29
%not_strict_mode.app_rd_data_valid_reg2default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3802default:default8@Z8-4471
‘
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_ui_rd_data2default:default2
1602default:default2
12default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
1402default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2+
mig_7series_v2_0_ui_top2default:default2
1612default:default2
12default:default2ë
˙/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v2default:default2
712default:default8@Z8-256
è
synthesizing module '%s'638*oasys2+
mig_7series_v2_0_axi_mc2default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc.v2default:default2
902default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MC_DATA_WIDTH bound to: 512 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
2default:default
b
%s*synth2S
?	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
2default:default
R
%s*synth2C
/	Parameter C_ECC bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter P_AXSIZE bound to: 6 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_USE_UPSIZER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_D2_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_D2_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys2;
'mig_7series_v2_0_ddr_axi_register_slice2default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWADDR_LEN bound to: 30 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AWID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AW_SIZE bound to: 61 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WDATA_LEN bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WID_RIGHT bound to: 577 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_W_SIZE bound to: 578 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BID_LEN bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_B_SIZE bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARADDR_LEN bound to: 30 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ARID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AR_SIZE bound to: 61 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RDATA_LEN bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RID_RIGHT bound to: 515 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_R_SIZE bound to: 516 - type: integer 
2default:default
∑
&Detected and applied attribute %s = %s3620*oasys2
iob2default:default2
false2default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
2062default:default8@Z8-4472
±
synthesizing module '%s'638*oasys2<
(mig_7series_v2_0_ddr_axic_register_slice2default:default2£
å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 61 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2<
(mig_7series_v2_0_ddr_axic_register_slice2default:default2
1622default:default2
12default:default2£
å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
¡
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized02default:default2£
å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 578 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
˛
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized02default:default2
1622default:default2
12default:default2£
å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
¡
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized12default:default2£
å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
˛
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized12default:default2
1622default:default2
12default:default2£
å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
¡
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized22default:default2£
å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 516 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
˛
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized22default:default2
1622default:default2
12default:default2£
å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2;
'mig_7series_v2_0_ddr_axi_register_slice2default:default2
1632default:default2
12default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-256
•
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_axi_mc_aw_channel2default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_aw_channel.v2default:default2
572default:default8@Z8-638
V
%s*synth2G
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 6 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_ECC bound to: OFF - type: string 
2default:default
L
%s*synth2=
)	Parameter P_CMD_WRITE bound to: 3'b000 
2default:default
K
%s*synth2<
(	Parameter P_CMD_READ bound to: 3'b001 
2default:default
R
%s*synth2C
/	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
2default:default
≠
synthesizing module '%s'638*oasys2:
&mig_7series_v2_0_axi_mc_cmd_translator2default:default2°
ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v2default:default2
622default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
2default:default
°
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_axi_mc_incr_cmd2default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
642default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
2default:default
∞
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
1262default:default8@Z8-4472
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_axi_mc_incr_cmd2default:default2
1642default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
642default:default8@Z8-256
°
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_axi_mc_wrap_cmd2default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v2default:default2
972default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
2default:default
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_axi_mc_wrap_cmd2default:default2
1652default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v2default:default2
972default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mig_7series_v2_0_axi_mc_cmd_translator2default:default2
1662default:default2
12default:default2°
ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v2default:default2
622default:default8@Z8-256
•
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_axi_mc_wr_cmd_fsm2default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wr_cmd_fsm.v2default:default2
762default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 0 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_axi_mc_wr_cmd_fsm2default:default2
1672default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wr_cmd_fsm.v2default:default2
762default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_axi_mc_aw_channel2default:default2
1682default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_aw_channel.v2default:default2
572default:default8@Z8-256
£
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_axi_mc_w_channel2default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v2default:default2
642default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_ECC bound to: OFF - type: string 
2default:default
L
%s*synth2=
)	Parameter SM_FIRST_DATA bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter SM_SECOND_DATA bound to: 1'b1 
2default:default
ﬂ
0Net %s in module/entity %s does not have driver.3422*oasys2 
cmd_wr_bytes2default:default25
!mig_7series_v2_0_axi_mc_w_channel2default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v2default:default2
962default:default8@Z8-3848
‡
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_axi_mc_w_channel2default:default2
1692default:default2
12default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v2default:default2
642default:default8@Z8-256
£
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_axi_mc_b_channel2default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_b_channel.v2default:default2
832default:default8@Z8-638
V
%s*synth2G
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter P_WIDTH bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter P_DEPTH bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_AWIDTH bound to: 3 - type: integer 
2default:default
F
%s*synth27
#	Parameter P_OKAY bound to: 2'b00 
2default:default
H
%s*synth29
%	Parameter P_EXOKAY bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter P_SLVERR bound to: 2'b10 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
ô
synthesizing module '%s'638*oasys20
mig_7series_v2_0_axi_mc_fifo2default:default2ó
Ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 3 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 8 - type: integer 
2default:default
I
%s*synth2:
&	Parameter C_EMPTY bound to: 4'b1111 
2default:default
L
%s*synth2=
)	Parameter C_EMPTY_PRE bound to: 3'b000 
2default:default
G
%s*synth28
$	Parameter C_FULL bound to: 3'b111 
2default:default
K
%s*synth2<
(	Parameter C_FULL_PRE bound to: 3'b110 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_axi_mc_fifo2default:default2
1702default:default2
12default:default2ó
Ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_axi_mc_b_channel2default:default2
1712default:default2
12default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_b_channel.v2default:default2
832default:default8@Z8-256
•
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_axi_mc_ar_channel2default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_ar_channel.v2default:default2
572default:default8@Z8-638
V
%s*synth2G
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 6 - type: integer 
2default:default
L
%s*synth2=
)	Parameter P_CMD_WRITE bound to: 3'b000 
2default:default
K
%s*synth2<
(	Parameter P_CMD_READ bound to: 3'b001 
2default:default
Ω
synthesizing module '%s'638*oasys2J
6mig_7series_v2_0_axi_mc_cmd_translator__parameterized02default:default2°
ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v2default:default2
622default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 1 - type: integer 
2default:default
j
%s*synth2[
G	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
2default:default
±
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_axi_mc_incr_cmd__parameterized02default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
642default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
2default:default
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_axi_mc_incr_cmd__parameterized02default:default2
1712default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
642default:default8@Z8-256
±
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_axi_mc_wrap_cmd__parameterized02default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v2default:default2
972default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
2default:default
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_axi_mc_wrap_cmd__parameterized02default:default2
1712default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v2default:default2
972default:default8@Z8-256
˙
%done synthesizing module '%s' (%s#%s)256*oasys2J
6mig_7series_v2_0_axi_mc_cmd_translator__parameterized02default:default2
1712default:default2
12default:default2°
ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v2default:default2
622default:default8@Z8-256
ü
synthesizing module '%s'638*oasys23
mig_7series_v2_0_axi_mc_cmd_fsm2default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_fsm.v2default:default2
722default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 1 - type: integer 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys23
mig_7series_v2_0_axi_mc_cmd_fsm2default:default2
1722default:default2
12default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_fsm.v2default:default2
722default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_axi_mc_ar_channel2default:default2
1732default:default2
12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_ar_channel.v2default:default2
572default:default8@Z8-256
£
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_axi_mc_r_channel2default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v2default:default2
672default:default8@Z8-638
V
%s*synth2G
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
2default:default
S
%s*synth2D
0	Parameter P_WIDTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_DEPTH bound to: 30 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_AWIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter P_D_WIDTH bound to: 513 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_DEPTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_AWIDTH bound to: 5 - type: integer 
2default:default
F
%s*synth27
#	Parameter P_OKAY bound to: 2'b00 
2default:default
H
%s*synth29
%	Parameter P_EXOKAY bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter P_SLVERR bound to: 2'b10 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
D
%s*synth25
!	Parameter ZERO bound to: 2'b10 
2default:default
C
%s*synth24
 	Parameter ONE bound to: 2'b11 
2default:default
C
%s*synth24
 	Parameter TWO bound to: 2'b01 
2default:default
©
synthesizing module '%s'638*oasys2@
,mig_7series_v2_0_axi_mc_fifo__parameterized02default:default2ó
Ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-638
U
%s*synth2F
2	Parameter C_WIDTH bound to: 513 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 32 - type: integer 
2default:default
K
%s*synth2<
(	Parameter C_EMPTY bound to: 6'b111111 
2default:default
N
%s*synth2?
+	Parameter C_EMPTY_PRE bound to: 5'b00000 
2default:default
I
%s*synth2:
&	Parameter C_FULL bound to: 5'b11111 
2default:default
M
%s*synth2>
*	Parameter C_FULL_PRE bound to: 5'b11110 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2@
,mig_7series_v2_0_axi_mc_fifo__parameterized02default:default2
1732default:default2
12default:default2ó
Ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-256
©
synthesizing module '%s'638*oasys2@
,mig_7series_v2_0_axi_mc_fifo__parameterized12default:default2ó
Ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 30 - type: integer 
2default:default
K
%s*synth2<
(	Parameter C_EMPTY bound to: 6'b111111 
2default:default
N
%s*synth2?
+	Parameter C_EMPTY_PRE bound to: 5'b00000 
2default:default
I
%s*synth2:
&	Parameter C_FULL bound to: 5'b11101 
2default:default
M
%s*synth2>
*	Parameter C_FULL_PRE bound to: 5'b11100 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2@
,mig_7series_v2_0_axi_mc_fifo__parameterized12default:default2
1732default:default2
12default:default2ó
Ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-256
‘
Nreplacing case/wildcard equality operator %s with logical equality operator %s589*oasys2
===2default:default2
==2default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v2default:default2
1892default:default8@Z8-589
Ç
-case statement is not full and has no default155*oasys2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v2default:default2
3162default:default8@Z8-155
‡
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_axi_mc_r_channel2default:default2
1742default:default2
12default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v2default:default2
672default:default8@Z8-256
ß
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_axi_mc_cmd_arbiter2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_arbiter.v2default:default2
612default:default8@Z8-638
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
2default:default
‰
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_axi_mc_cmd_arbiter2default:default2
1752default:default2
12default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_arbiter.v2default:default2
612default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2+
mig_7series_v2_0_axi_mc2default:default2
1762default:default2
12default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc.v2default:default2
902default:default8@Z8-256
⁄
0Net %s in module/entity %s does not have driver.3422*oasys2
error2default:default24
 mig_7series_v2_0_memc_ui_top_axi2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
5192default:default8@Z8-3848
Â
0Net %s in module/entity %s does not have driver.3422*oasys2$
app_correct_en_i2default:default24
 mig_7series_v2_0_memc_ui_top_axi2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
4652default:default8@Z8-3848
·
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_memc_ui_top_axi2default:default2
1772default:default2
12default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
722default:default8@Z8-256
Ó
0Net %s in module/entity %s does not have driver.3422*oasys2&
s_axi_ctrl_awvalid2default:default2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
6832default:default8@Z8-3848
Ì
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_awaddr2default:default2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
6852default:default8@Z8-3848
Ì
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_wvalid2default:default2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
6872default:default8@Z8-3848
Ï
0Net %s in module/entity %s does not have driver.3422*oasys2$
s_axi_ctrl_wdata2default:default2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
6892default:default8@Z8-3848
Ì
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_bready2default:default2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
6922default:default8@Z8-3848
Ó
0Net %s in module/entity %s does not have driver.3422*oasys2&
s_axi_ctrl_arvalid2default:default2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
6952default:default8@Z8-3848
Ì
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_araddr2default:default2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
6972default:default8@Z8-3848
Ì
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_rready2default:default2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
7002default:default8@Z8-3848
Â
0Net %s in module/entity %s does not have driver.3422*oasys2
	clk_ref_p2default:default2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
7092default:default8@Z8-3848
Â
0Net %s in module/entity %s does not have driver.3422*oasys2
	clk_ref_n2default:default2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
7102default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2!
device_temp_i2default:default2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
7132default:default8@Z8-3848
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2;
'pcie_gen1x1_sub_sys_mig_7series_0_0_mig2default:default2
1782default:default2
12default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0_mig.v2default:default2
742default:default8@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys27
#pcie_gen1x1_sub_sys_mig_7series_0_02default:default2
1792default:default2
12default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/pcie_gen1x1_sub_sys_mig_7series_0_0.v2default:default2
692default:default8@Z8-256
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2!
mig_7series_02default:default27
#pcie_gen1x1_sub_sys_mig_7series_0_02default:default2
632default:default2
572default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
17292default:default8@Z8-350
È
synthesizing module '%s'638*oasys23
pcie_gen1x1_sub_sys_pcie_7x_0_02default:default2‰
Õ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/synth/pcie_gen1x1_sub_sys_pcie_7x_0_0.v2default:default2
572default:default8@Z8-638
Ã
synthesizing module '%s'638*oasys2$
pcie_7x_v3_0_top2default:default2÷
ø/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_7x_v3_0_top.v2default:default2
552default:default8@Z8-638
y
%s*synth2j
V	Parameter c_component_name bound to: pcie_gen1x1_sub_sys_pcie_7x_0_0 - type: string 
2default:default
[
%s*synth2L
8	Parameter dev_port_type bound to: 0000 - type: string 
2default:default
Z
%s*synth2K
7	Parameter c_dev_port_type bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_header_type bound to: 00 - type: string 
2default:default
_
%s*synth2P
<	Parameter c_upstream_facing bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter max_lnk_wdt bound to: 000001 - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_max_lnk_wdt bound to: 01 - type: string 
2default:default
V
%s*synth2G
3	Parameter max_lnk_spd bound to: 1 - type: string 
2default:default
E
%s*synth26
"	Parameter c_gen1 bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter c_int_width bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter pci_exp_int_freq bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter c_pcie_fast_config bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter bar_0 bound to: FFFF8000 - type: string 
2default:default
W
%s*synth2H
4	Parameter bar_1 bound to: FFFF0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter bar_2 bound to: FFFF0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter bar_3 bound to: C0000000 - type: string 
2default:default
W
%s*synth2H
4	Parameter bar_4 bound to: 00000000 - type: string 
2default:default
W
%s*synth2H
4	Parameter bar_5 bound to: 00000000 - type: string 
2default:default
Z
%s*synth2K
7	Parameter xrom_bar bound to: 00000000 - type: string 
2default:default
V
%s*synth2G
3	Parameter cost_table bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter ven_id bound to: 10EE - type: string 
2default:default
T
%s*synth2E
1	Parameter dev_id bound to: 7011 - type: string 
2default:default
R
%s*synth2C
/	Parameter rev_id bound to: 00 - type: string 
2default:default
[
%s*synth2L
8	Parameter subsys_ven_id bound to: 10EE - type: string 
2default:default
W
%s*synth2H
4	Parameter subsys_id bound to: 0007 - type: string 
2default:default
Z
%s*synth2K
7	Parameter class_code bound to: 058000 - type: string 
2default:default
a
%s*synth2R
>	Parameter cardbus_cis_ptr bound to: 00000000 - type: string 
2default:default
R
%s*synth2C
/	Parameter cap_ver bound to: 2 - type: string 
2default:default
j
%s*synth2[
G	Parameter c_pcie_cap_slot_implemented bound to: FALSE - type: string 
2default:default
P
%s*synth2A
-	Parameter mps bound to: 010 - type: string 
2default:default
O
%s*synth2@
,	Parameter cmps bound to: 2 - type: string 
2default:default
^
%s*synth2O
;	Parameter ext_tag_fld_sup bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter c_dev_control_ext_tag_default bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter phantm_func_sup bound to: 00 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_phantom_functions bound to: 0 - type: string 
2default:default
]
%s*synth2N
:	Parameter ep_l0s_accpt_lat bound to: 000 - type: string 
2default:default
]
%s*synth2N
:	Parameter c_ep_l0s_accpt_lat bound to: 0 - type: string 
2default:default
\
%s*synth2M
9	Parameter ep_l1_accpt_lat bound to: 111 - type: string 
2default:default
\
%s*synth2M
9	Parameter c_ep_l1_accpt_lat bound to: 7 - type: string 
2default:default
h
%s*synth2Y
E	Parameter c_cpl_timeout_disable_sup bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter c_cpl_timeout_range bound to: 0010 - type: string 
2default:default
c
%s*synth2T
@	Parameter c_cpl_timeout_ranges_sup bound to: 2 - type: string 
2default:default
[
%s*synth2L
8	Parameter c_buf_opt_bma bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter c_perf_level_high bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_tx_last_tlp bound to: 29 - type: string 
2default:default
[
%s*synth2L
8	Parameter c_rx_ram_limit bound to: 7FF - type: string 
2default:default
S
%s*synth2D
0	Parameter c_fc_ph bound to: 32 - type: string 
2default:default
T
%s*synth2E
1	Parameter c_fc_pd bound to: 437 - type: string 
2default:default
T
%s*synth2E
1	Parameter c_fc_nph bound to: 12 - type: string 
2default:default
T
%s*synth2E
1	Parameter c_fc_npd bound to: 24 - type: string 
2default:default
U
%s*synth2F
2	Parameter c_fc_cplh bound to: 36 - type: string 
2default:default
V
%s*synth2G
3	Parameter c_fc_cpld bound to: 461 - type: string 
2default:default
W
%s*synth2H
4	Parameter c_cpl_inf bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter c_cpl_infinite bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter c_surprise_dn_err_cap bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter c_dll_lnk_actv_cap bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter c_lnk_bndwdt_notif bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter c_external_clocking bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_trgt_lnk_spd bound to: 0 - type: string 
2default:default
e
%s*synth2V
B	Parameter c_hw_auton_spd_disable bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter c_de_emph bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter slot_clk bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter c_rcb bound to: 0 - type: string 
2default:default
]
%s*synth2N
:	Parameter c_root_cap_crs bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter c_slot_cap_attn_butn bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter c_slot_cap_attn_ind bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter c_slot_cap_pwr_ctrl bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter c_slot_cap_pwr_ind bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter c_slot_cap_hotplug_surprise bound to: FALSE - type: string 
2default:default
e
%s*synth2V
B	Parameter c_slot_cap_hotplug_cap bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter c_slot_cap_mrl bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter c_slot_cap_elec_interlock bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter c_slot_cap_no_cmd_comp_sup bound to: FALSE - type: string 
2default:default
e
%s*synth2V
B	Parameter c_slot_cap_pwr_limit_value bound to: 0 - type: string 
2default:default
e
%s*synth2V
B	Parameter c_slot_cap_pwr_limit_scale bound to: 0 - type: string 
2default:default
g
%s*synth2X
D	Parameter c_slot_cap_physical_slot_num bound to: 0 - type: string 
2default:default
R
%s*synth2C
/	Parameter intx bound to: TRUE - type: string 
2default:default
R
%s*synth2C
/	Parameter int_pin bound to: 1 - type: string 
2default:default
Z
%s*synth2K
7	Parameter c_msi_cap_on bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter c_pm_cap_next_ptr bound to: 48 - type: string 
2default:default
\
%s*synth2M
9	Parameter c_msi_64b_addr bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter c_msi bound to: 0 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_msi_mult_msg_extn bound to: 0 - type: string 
2default:default
f
%s*synth2W
C	Parameter c_msi_per_vctr_mask_cap bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter c_msix_cap_on bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter c_msix_next_ptr bound to: 00 - type: string 
2default:default
_
%s*synth2P
<	Parameter c_pcie_cap_next_ptr bound to: 00 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_msix_table_size bound to: 000 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_msix_table_offset bound to: 0 - type: string 
2default:default
[
%s*synth2L
8	Parameter c_msix_table_bir bound to: 0 - type: string 
2default:default
\
%s*synth2M
9	Parameter c_msix_pba_offset bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_msix_pba_bir bound to: 0 - type: string 
2default:default
N
%s*synth2?
+	Parameter dsi bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_dsi_bool bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter d1_sup bound to: 0 - type: string 
2default:default
[
%s*synth2L
8	Parameter c_d1_support bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter d2_sup bound to: 0 - type: string 
2default:default
[
%s*synth2L
8	Parameter c_d2_support bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter pme_sup bound to: 0F - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_pme_support bound to: 0F - type: string 
2default:default
Y
%s*synth2J
6	Parameter no_soft_rst bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter pwr_con_d0_state bound to: 00 - type: string 
2default:default
`
%s*synth2Q
=	Parameter con_scl_fctr_d0_state bound to: 0 - type: string 
2default:default
\
%s*synth2M
9	Parameter pwr_con_d1_state bound to: 00 - type: string 
2default:default
`
%s*synth2Q
=	Parameter con_scl_fctr_d1_state bound to: 0 - type: string 
2default:default
\
%s*synth2M
9	Parameter pwr_con_d2_state bound to: 00 - type: string 
2default:default
`
%s*synth2Q
=	Parameter con_scl_fctr_d2_state bound to: 0 - type: string 
2default:default
\
%s*synth2M
9	Parameter pwr_con_d3_state bound to: 00 - type: string 
2default:default
`
%s*synth2Q
=	Parameter con_scl_fctr_d3_state bound to: 0 - type: string 
2default:default
\
%s*synth2M
9	Parameter pwr_dis_d0_state bound to: 00 - type: string 
2default:default
`
%s*synth2Q
=	Parameter dis_scl_fctr_d0_state bound to: 0 - type: string 
2default:default
\
%s*synth2M
9	Parameter pwr_dis_d1_state bound to: 00 - type: string 
2default:default
`
%s*synth2Q
=	Parameter dis_scl_fctr_d1_state bound to: 0 - type: string 
2default:default
\
%s*synth2M
9	Parameter pwr_dis_d2_state bound to: 00 - type: string 
2default:default
`
%s*synth2Q
=	Parameter dis_scl_fctr_d2_state bound to: 0 - type: string 
2default:default
\
%s*synth2M
9	Parameter pwr_dis_d3_state bound to: 00 - type: string 
2default:default
`
%s*synth2Q
=	Parameter dis_scl_fctr_d3_state bound to: 0 - type: string 
2default:default
_
%s*synth2P
<	Parameter c_dsn_cap_enabled bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter c_dsn_base_ptr bound to: 100 - type: string 
2default:default
_
%s*synth2P
<	Parameter c_vc_cap_enabled bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter c_vc_base_ptr bound to: 000 - type: string 
2default:default
d
%s*synth2U
A	Parameter c_vc_cap_reject_snoop bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter c_vsec_cap_enabled bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter c_vsec_base_ptr bound to: 000 - type: string 
2default:default
\
%s*synth2M
9	Parameter c_vsec_next_ptr bound to: 000 - type: string 
2default:default
[
%s*synth2L
8	Parameter c_dsn_next_ptr bound to: 000 - type: string 
2default:default
Z
%s*synth2K
7	Parameter c_vc_next_ptr bound to: 000 - type: string 
2default:default
`
%s*synth2Q
=	Parameter c_pci_cfg_space_addr bound to: 3F - type: string 
2default:default
e
%s*synth2V
B	Parameter c_ext_pci_cfg_space_addr bound to: 3FF - type: string 
2default:default
Z
%s*synth2K
7	Parameter c_last_cfg_dw bound to: 10C - type: string 
2default:default
g
%s*synth2X
D	Parameter c_enable_msg_route bound to: 00000000000 - type: string 
2default:default
S
%s*synth2D
0	Parameter bram_lat bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_rx_raddr_lat bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_rx_rdata_lat bound to: 2 - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_rx_write_lat bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_tx_raddr_lat bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_tx_rdata_lat bound to: 2 - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_tx_write_lat bound to: 0 - type: string 
2default:default
f
%s*synth2W
C	Parameter c_ll_ack_timeout_enable bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter c_ll_ack_timeout_function bound to: 0 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_ll_ack_timeout bound to: 0000 - type: string 
2default:default
i
%s*synth2Z
F	Parameter c_ll_replay_timeout_enable bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter c_ll_replay_timeout_func bound to: 1 - type: string 
2default:default
a
%s*synth2R
>	Parameter c_ll_replay_timeout bound to: 0000 - type: string 
2default:default
`
%s*synth2Q
=	Parameter c_dis_lane_reverse bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter c_upconfig_capable bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter c_disable_scrambling bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter c_disable_tx_aspm_l0s bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter c_rev_gt_order bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter c_pcie_dbg_ports bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter pci_exp_ref_freq bound to: 0 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_xlnx_ref_board bound to: NONE - type: string 
2default:default
a
%s*synth2R
>	Parameter c_downstream_link_num bound to: 00 - type: string 
2default:default
Z
%s*synth2K
7	Parameter c_pcie_blk_locn bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter c_ur_atomic bound to: FALSE - type: string 
2default:default
x
%s*synth2i
U	Parameter c_dev_cap2_atomicop32_completer_supported bound to: FALSE - type: string 
2default:default
x
%s*synth2i
U	Parameter c_dev_cap2_atomicop64_completer_supported bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter c_dev_cap2_cas128_completer_supported bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter c_dev_cap2_tph_completer_supported bound to: 00 - type: string 
2default:default
r
%s*synth2c
O	Parameter c_dev_cap2_ari_forwarding_supported bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter c_dev_cap2_atomicop_routing_supported bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter c_link_cap_aspm_optionality bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter c_aer_cap_on bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter c_aer_base_ptr bound to: 000 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_aer_cap_nextptr bound to: 000 - type: string 
2default:default
k
%s*synth2\
H	Parameter c_aer_cap_ecrc_check_capable bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter c_aer_cap_multiheader bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter c_aer_cap_permit_rooterr_update bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter c_rbar_cap_on bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter c_rbar_base_ptr bound to: 000 - type: string 
2default:default
_
%s*synth2P
<	Parameter c_rbar_cap_nextptr bound to: 000 - type: string 
2default:default
U
%s*synth2F
2	Parameter c_rbar_num bound to: 0 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_rbar_cap_sup0 bound to: 00001 - type: string 
2default:default
\
%s*synth2M
9	Parameter c_rbar_cap_index0 bound to: 0 - type: string 
2default:default
j
%s*synth2[
G	Parameter c_rbar_cap_control_encodedbar0 bound to: 00 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_rbar_cap_sup1 bound to: 00001 - type: string 
2default:default
\
%s*synth2M
9	Parameter c_rbar_cap_index1 bound to: 0 - type: string 
2default:default
j
%s*synth2[
G	Parameter c_rbar_cap_control_encodedbar1 bound to: 00 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_rbar_cap_sup2 bound to: 00001 - type: string 
2default:default
\
%s*synth2M
9	Parameter c_rbar_cap_index2 bound to: 0 - type: string 
2default:default
j
%s*synth2[
G	Parameter c_rbar_cap_control_encodedbar2 bound to: 00 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_rbar_cap_sup3 bound to: 00001 - type: string 
2default:default
\
%s*synth2M
9	Parameter c_rbar_cap_index3 bound to: 0 - type: string 
2default:default
j
%s*synth2[
G	Parameter c_rbar_cap_control_encodedbar3 bound to: 00 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_rbar_cap_sup4 bound to: 00001 - type: string 
2default:default
\
%s*synth2M
9	Parameter c_rbar_cap_index4 bound to: 0 - type: string 
2default:default
j
%s*synth2[
G	Parameter c_rbar_cap_control_encodedbar4 bound to: 00 - type: string 
2default:default
^
%s*synth2O
;	Parameter c_rbar_cap_sup5 bound to: 00001 - type: string 
2default:default
\
%s*synth2M
9	Parameter c_rbar_cap_index5 bound to: 0 - type: string 
2default:default
j
%s*synth2[
G	Parameter c_rbar_cap_control_encodedbar5 bound to: 00 - type: string 
2default:default
X
%s*synth2I
5	Parameter c_recrc_check bound to: 0 - type: string 
2default:default
a
%s*synth2R
>	Parameter c_recrc_check_trim bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter c_disable_rx_poisoned_resp bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter c_trn_np_fc bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter c_ur_inv_req bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter c_ur_prs_response bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter c_silicon_rev bound to: 2 - type: string 
2default:default
n
%s*synth2_
K	Parameter c_aer_cap_optional_err_support bound to: 000000 - type: string 
2default:default
W
%s*synth2H
4	Parameter PIPE_SIM bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PL_INTERFACE bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CFG_MGMT_IF bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter CFG_CTL_IF bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter CFG_STATUS_IF bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RCV_MSG_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter CFG_FC_IF bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter ERR_REPORTING_IF bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter c_aer_cap_ecrc_gen_capable bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
â
synthesizing module '%s'638*oasys2)
pcie_7x_v3_0_core_top2default:default2é
˜/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_core_top.v2default:default2
642default:default8@Z8-638
Z
%s*synth2K
7	Parameter CFG_VEND_ID bound to: 16'b0001000011101110 
2default:default
Y
%s*synth2J
6	Parameter CFG_DEV_ID bound to: 16'b0111000000010001 
2default:default
P
%s*synth2A
-	Parameter CFG_REV_ID bound to: 8'b00000000 
2default:default
a
%s*synth2R
>	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001000011101110 
2default:default
\
%s*synth2M
9	Parameter CFG_SUBSYS_ID bound to: 16'b0000000000000111 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -32768 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BAR1 bound to: -65536 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BAR2 bound to: -65536 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter BAR3 bound to: -1073741824 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
2default:default
b
%s*synth2S
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
e
%s*synth2V
B	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
2default:default
[
%s*synth2L
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
Z
%s*synth2K
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
2default:default
h
%s*synth2Y
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
k
%s*synth2\
H	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
2default:default
c
%s*synth2T
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b000001 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
I
%s*synth2:
&	Parameter RBAR_NUM bound to: 3'b000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter TRN_NP_FC bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_INV_REQ bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
K
%s*synth2<
(	Parameter INFER_EI bound to: 5'b00000 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
T
%s*synth2E
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
K
%s*synth2<
(	Parameter RP_AUTO_SPD bound to: 2'b01 
2default:default
V
%s*synth2G
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PL_INTERFACE bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CFG_MGMT_IF bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter CFG_CTL_IF bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter CFG_STATUS_IF bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RCV_MSG_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter CFG_FC_IF bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
f
%s*synth2W
C	Parameter ENABLE_FAST_SIM_TRAINING bound to: TRUE - type: string 
2default:default
ú
synthesizing module '%s'638*oasys2<
(pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_top2default:default2é
˜/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_top.v2default:default2
622default:default8@Z8-638
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -32768 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BAR1 bound to: -65536 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BAR2 bound to: -65536 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter BAR3 bound to: -1073741824 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
T
%s*synth2E
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
e
%s*synth2V
B	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
2default:default
[
%s*synth2L
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
K
%s*synth2<
(	Parameter INFER_EI bound to: 5'b00000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
2default:default
h
%s*synth2Y
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
k
%s*synth2\
H	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
2default:default
c
%s*synth2T
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b000001 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
X
%s*synth2I
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
I
%s*synth2:
&	Parameter RBAR_NUM bound to: 3'b000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
K
%s*synth2<
(	Parameter RP_AUTO_SPD bound to: 2'b01 
2default:default
V
%s*synth2G
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter TRN_NP_FC bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_INV_REQ bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
¶
synthesizing module '%s'638*oasys2A
-pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_top2default:default2ì
¸/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_top.v2default:default2
682default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
§
synthesizing module '%s'638*oasys2@
,pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx2default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx.v2default:default2
702default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
∂
synthesizing module '%s'638*oasys2I
5pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx_pipeline2default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx_pipeline.v2default:default2
702default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys2I
5pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx_pipeline2default:default2
1802default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx_pipeline.v2default:default2
702default:default8@Z8-256
∂
synthesizing module '%s'638*oasys2I
5pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx_null_gen2default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx_null_gen.v2default:default2
712default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 
2default:default
P
%s*synth2A
-	Parameter IDLE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN_PACKET bound to: 1 - type: integer 
2default:default
Ô
default block is never used226*oasys2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx_null_gen.v2default:default2
2462default:default8@Z8-226
Û
%done synthesizing module '%s' (%s#%s)256*oasys2I
5pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx_null_gen2default:default2
1812default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx_null_gen.v2default:default2
712default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2@
,pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx2default:default2
1822default:default2
12default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx.v2default:default2
702default:default8@Z8-256
§
synthesizing module '%s'638*oasys2@
,pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx2default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx.v2default:default2
702default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
∂
synthesizing module '%s'638*oasys2I
5pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx_pipeline2default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx_pipeline.v2default:default2
712default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys2I
5pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx_pipeline2default:default2
1832default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx_pipeline.v2default:default2
712default:default8@Z8-256
∏
synthesizing module '%s'638*oasys2J
6pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx_thrtl_ctl2default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx_thrtl_ctl.v2default:default2
712default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ROOT_PORT bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter TBUF_AV_MIN bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter TBUF_AV_GAP bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter TBUF_GAP_TIME bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
2default:default
`
%s*synth2Q
=	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
2default:default
M
%s*synth2>
*	Parameter LINKSTATE_L0 bound to: 3'b000 
2default:default
Q
%s*synth2B
.	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
2default:default
W
%s*synth2H
4	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
2default:default
Y
%s*synth2J
6	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
2default:default
Q
%s*synth2B
.	Parameter PM_ENTER_L1 bound to: 8'b00100000 
2default:default
M
%s*synth2>
*	Parameter POWERSTATE_D0 bound to: 2'b00 
2default:default
P
%s*synth2A
-	Parameter IDLE bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter THROTTLE bound to: 1 - type: integer 
2default:default

default block is never used226*oasys2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx_thrtl_ctl.v2default:default2
5712default:default8@Z8-226
ı
%done synthesizing module '%s' (%s#%s)256*oasys2J
6pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx_thrtl_ctl2default:default2
1842default:default2
12default:default2ú
Ö/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx_thrtl_ctl.v2default:default2
712default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2@
,pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx2default:default2
1852default:default2
12default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx.v2default:default2
702default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2A
-pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_top2default:default2
1862default:default2
12default:default2ì
¸/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_top.v2default:default2
682default:default8@Z8-256
ö
synthesizing module '%s'638*oasys2;
'pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_7x2default:default2ç
ˆ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_7x.v2default:default2
632default:default8@Z8-638
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -32768 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BAR1 bound to: -65536 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BAR2 bound to: -65536 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter BAR3 bound to: -1073741824 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
2default:default
b
%s*synth2S
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
T
%s*synth2E
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
e
%s*synth2V
B	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
2default:default
[
%s*synth2L
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
K
%s*synth2<
(	Parameter INFER_EI bound to: 5'b00000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
2default:default
h
%s*synth2Y
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
k
%s*synth2\
H	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
2default:default
c
%s*synth2T
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b000001 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
X
%s*synth2I
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
I
%s*synth2:
&	Parameter RBAR_NUM bound to: 3'b000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
K
%s*synth2<
(	Parameter RP_AUTO_SPD bound to: 2'b01 
2default:default
V
%s*synth2G
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter TRN_NP_FC bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_INV_REQ bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
¨
synthesizing module '%s'638*oasys2D
0pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_top_7x2default:default2ñ
ˇ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_top_7x.v2default:default2
722default:default8@Z8-638
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
\
%s*synth2M
9	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter MPS_BYTES bound to: 512 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BYTES_TX bound to: 16080 - type: integer 
2default:default
S
%s*synth2D
0	Parameter ROWS_TX bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter COLS_TX bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter ROWS_RX bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter COLS_RX bound to: 4 - type: integer 
2default:default
¶
synthesizing module '%s'638*oasys2A
-pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_brams_7x2default:default2ì
¸/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_brams_7x.v2default:default2
652default:default8@Z8-638
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
U
%s*synth2F
2	Parameter NUM_BRAMS bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
J
%s*synth2;
'	Parameter WIDTH bound to: 7'b0010010 
2default:default
§
synthesizing module '%s'638*oasys2@
,pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_7x2default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_7x.v2default:default2
632default:default8@Z8-638
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
J
%s*synth2;
'	Parameter WIDTH bound to: 7'b0010010 
2default:default
U
%s*synth2F
2	Parameter ADDR_MSB bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter ADDR_LO_BITS bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter D_MSB bound to: 15 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DP_LSB bound to: 16 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DP_MSB bound to: 17 - type: integer 
2default:default
O
%s*synth2@
,	Parameter DPW bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
2default:default
W
%s*synth2H
4	Parameter DEVICE bound to: 7SERIES - type: string 
2default:default
W
%s*synth2H
4	Parameter BRAM_SIZE bound to: 36Kb - type: string 
2default:default
T
%s*synth2E
1	Parameter WE_WIDTH bound to: 2 - type: integer 
2default:default
€
synthesizing module '%s'638*oasys2"
BRAM_TDP_MACRO2default:default2h
R/home/applications/Xilinx/Vivado/2013.4/data/verilog/src/unimacro/BRAM_TDP_MACRO.v2default:default2
282default:default8@Z8-638
W
%s*synth2H
4	Parameter BRAM_SIZE bound to: 36Kb - type: string 
2default:default
W
%s*synth2H
4	Parameter DEVICE bound to: 7SERIES - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
Q
%s*synth2B
.	Parameter READ_WIDTH_A bound to: 7'b0010010 
2default:default
Q
%s*synth2B
.	Parameter READ_WIDTH_B bound to: 7'b0010010 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
V
%s*synth2G
3	Parameter SIM_MODE bound to: FAST - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
R
%s*synth2C
/	Parameter WRITE_WIDTH_A bound to: 7'b0010010 
2default:default
R
%s*synth2C
/	Parameter WRITE_WIDTH_B bound to: 7'b0010010 
2default:default
V
%s*synth2G
3	Parameter WRITEA_P bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter WRITEB_P bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter READA_P bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter READB_P bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter valid_width_a bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter valid_width_b bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter rd_width_a bound to: 18 - type: integer 
2default:default
W
%s*synth2H
4	Parameter rd_width_b bound to: 18 - type: integer 
2default:default
W
%s*synth2H
4	Parameter wr_width_a bound to: 18 - type: integer 
2default:default
W
%s*synth2H
4	Parameter wr_width_b bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DIA_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DIB_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DOA_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DOB_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DIPA_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DIPB_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DOPA_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DOPB_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter WEA_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter WEB_WIDTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter least_width_A bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter least_width_B bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter ADDRA_WIDTH bound to: 11 - type: integer 
2default:default
X
%s*synth2I
5	Parameter ADDRB_WIDTH bound to: 11 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MAX_ADDRA_SIZE bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MAX_ADDRB_SIZE bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DIA_SIZE bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DIB_SIZE bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DIPA_SIZE bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DIPB_SIZE bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DOA_SIZE bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DOB_SIZE bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DOPA_SIZE bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter MAX_DOPB_SIZE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter MAX_WEA_SIZE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter MAX_WEB_SIZE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter fin_rd_widtha bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter fin_rd_widthb bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter fin_wr_widtha bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter fin_wr_widthb bound to: 18 - type: integer 
2default:default
^
%s*synth2O
;	Parameter sim_device_pm bound to: 7SERIES - type: string 
2default:default
€
synthesizing module '%s'638*oasys2,
RAMB36E1__parameterized02default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
336352default:default8@Z8-638
Z
%s*synth2K
7	Parameter EN_ECC_READ bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
a
%s*synth2R
>	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
2default:default
a
%s*synth2R
>	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
ò
%done synthesizing module '%s' (%s#%s)256*oasys2,
RAMB36E1__parameterized02default:default2
1872default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
336352default:default8@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys2"
BRAM_TDP_MACRO2default:default2
1882default:default2
12default:default2h
R/home/applications/Xilinx/Vivado/2013.4/data/verilog/src/unimacro/BRAM_TDP_MACRO.v2default:default2
282default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2@
,pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_7x2default:default2
1892default:default2
12default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_7x.v2default:default2
632default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2A
-pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_brams_7x2default:default2
1902default:default2
12default:default2ì
¸/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_brams_7x.v2default:default2
652default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2D
0pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_top_7x2default:default2
1912default:default2
12default:default2ñ
ˇ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_top_7x.v2default:default2
722default:default8@Z8-256
À
synthesizing module '%s'638*oasys2
PCIE_2_12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
216682default:default8@Z8-638
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter TRN_NP_FC bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_INV_REQ bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
f
%s*synth2W
C	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
\
%s*synth2M
9	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
2default:default
_
%s*synth2P
<	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
2default:default
`
%s*synth2Q
=	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
2default:default
`
%s*synth2Q
=	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE0 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE1 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE2 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE3 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE4 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE5 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE6 bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter PM_DATA_SCALE7 bound to: 2'b00 
2default:default
K
%s*synth2<
(	Parameter RP_AUTO_SPD bound to: 2'b01 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
2default:default
P
%s*synth2A
-	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
2default:default
I
%s*synth2:
&	Parameter RBAR_NUM bound to: 3'b000 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -32768 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BAR1 bound to: -65536 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BAR2 bound to: -65536 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter BAR3 bound to: -1073741824 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
K
%s*synth2<
(	Parameter INFER_EI bound to: 5'b00000 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
2default:default
_
%s*synth2P
<	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
2default:default
V
%s*synth2G
3	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
2default:default
S
%s*synth2D
0	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b000001 
2default:default
T
%s*synth2E
1	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
[
%s*synth2L
8	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
2default:default
Z
%s*synth2K
7	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
à
%done synthesizing module '%s' (%s#%s)256*oasys2
PCIE_2_12default:default2
1922default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
216682default:default8@Z8-256
◊
%done synthesizing module '%s' (%s#%s)256*oasys2;
'pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_7x2default:default2
1932default:default2
12default:default2ç
ˆ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_7x.v2default:default2
632default:default8@Z8-256
∞
synthesizing module '%s'638*oasys2F
2pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_pipeline2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_pipeline.v2default:default2
632default:default8@Z8-638
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
®
synthesizing module '%s'638*oasys2B
.pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_misc2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_misc.v2default:default2
632default:default8@Z8-638
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Â
%done synthesizing module '%s' (%s#%s)256*oasys2B
.pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_misc2default:default2
1942default:default2
12default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_misc.v2default:default2
632default:default8@Z8-256
®
synthesizing module '%s'638*oasys2B
.pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_lane2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_lane.v2default:default2
632default:default8@Z8-638
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Â
%done synthesizing module '%s' (%s#%s)256*oasys2B
.pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_lane2default:default2
1952default:default2
12default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_lane.v2default:default2
632default:default8@Z8-256
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2F
2pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_pipeline2default:default2
1962default:default2
12default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_pipeline.v2default:default2
632default:default8@Z8-256
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2<
(pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_top2default:default2
1972default:default2
12default:default2é
˜/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_top.v2default:default2
622default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2:
&pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_top2default:default2å
ı/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_top.v2default:default2
622default:default8@Z8-638
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USERCLK2_FREQ bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
2default:default
∂
synthesizing module '%s'638*oasys2I
5pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_rx_valid_filter_7x2default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_rx_valid_filter_7x.v2default:default2
622default:default8@Z8-638
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter EIOS_DET_IDL bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
2default:default
P
%s*synth2A
-	Parameter EIOS_DET_STR0 bound to: 5'b00100 
2default:default
P
%s*synth2A
-	Parameter EIOS_DET_STR1 bound to: 5'b01000 
2default:default
P
%s*synth2A
-	Parameter EIOS_DET_DONE bound to: 5'b10000 
2default:default
N
%s*synth2?
+	Parameter EIOS_COM bound to: 8'b10111100 
2default:default
N
%s*synth2?
+	Parameter EIOS_IDL bound to: 8'b01111100 
2default:default
O
%s*synth2@
,	Parameter FTSOS_COM bound to: 8'b10111100 
2default:default
O
%s*synth2@
,	Parameter FTSOS_FTS bound to: 8'b00111100 
2default:default
P
%s*synth2A
-	Parameter USER_RXVLD_IDL bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter USER_RXVLD_EI bound to: 4'b0010 
2default:default
S
%s*synth2D
0	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
2default:default
S
%s*synth2D
0	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
2default:default
Å
-case statement is not full and has no default155*oasys2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_rx_valid_filter_7x.v2default:default2
1902default:default8@Z8-155
Û
%done synthesizing module '%s' (%s#%s)256*oasys2I
5pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_rx_valid_filter_7x2default:default2
1982default:default2
12default:default2õ
Ñ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_rx_valid_filter_7x.v2default:default2
622default:default8@Z8-256
•
synthesizing module '%s'638*oasys2@
,pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_wrapper2default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_wrapper.v2default:default2
1562default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
b
%s*synth2S
?	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
2default:default
^
%s*synth2O
;	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK1_FREQ bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK2_FREQ bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
K
%s*synth2<
(	Parameter TXEQ_FS bound to: 6'b101000 
2default:default
K
%s*synth2<
(	Parameter TXEQ_LF bound to: 6'b001111 
2default:default
a
%s*synth2R
>	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000010000000000 
2default:default
¨
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_wrapper.v2default:default2
4052default:default8@Z8-4472
¨
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_wrapper.v2default:default2
4062default:default8@Z8-4472
†
synthesizing module '%s'638*oasys2>
*pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_clock2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_clock.v2default:default2
672default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK1_FREQ bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK2_FREQ bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
2default:default
M
%s*synth2>
*	Parameter PCIE_GEN1_MODE bound to: 1'b1 
2default:default
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_clock.v2default:default2
1372default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_clock.v2default:default2
1382default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_clock.v2default:default2
1392default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_clock.v2default:default2
1412default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_clock.v2default:default2
1422default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_clock.v2default:default2
1432default:default8@Z8-4472
›
synthesizing module '%s'638*oasys2.
MMCME2_ADV__parameterized02default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
162812default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
ö
%done synthesizing module '%s' (%s#%s)256*oasys2.
MMCME2_ADV__parameterized02default:default2
1982default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
162812default:default8@Z8-256
…
synthesizing module '%s'638*oasys2
BUFGCTRL2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
6662default:default8@Z8-638
[
%s*synth2L
8	Parameter PRESELECT_I0 bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PRESELECT_I1 bound to: FALSE - type: string 
2default:default
N
%s*synth2?
+	Parameter IS_CE0_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CE1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_I0_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_I1_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_S0_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_S1_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter INIT_OUT bound to: 0 - type: integer 
2default:default
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFGCTRL2default:default2
1992default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
6662default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2>
*pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_clock2default:default2
2002default:default2
12default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_clock.v2default:default2
672default:default8@Z8-256
®
synthesizing module '%s'638*oasys2B
.pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
672default:default8@Z8-638
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CFG_WAIT_MAX bound to: 6'b111111 
2default:default
\
%s*synth2M
9	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter FSM_IDLE bound to: 5'b00000 
2default:default
O
%s*synth2@
,	Parameter FSM_CFG_WAIT bound to: 5'b00001 
2default:default
O
%s*synth2@
,	Parameter FSM_PLLRESET bound to: 5'b00010 
2default:default
T
%s*synth2E
1	Parameter FSM_DRP_X16_START bound to: 5'b00011 
2default:default
S
%s*synth2D
0	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
2default:default
N
%s*synth2?
+	Parameter FSM_PLLLOCK bound to: 5'b00101 
2default:default
N
%s*synth2?
+	Parameter FSM_GTRESET bound to: 5'b00110 
2default:default
W
%s*synth2H
4	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b00111 
2default:default
W
%s*synth2H
4	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01000 
2default:default
T
%s*synth2E
1	Parameter FSM_DRP_X20_START bound to: 5'b01001 
2default:default
S
%s*synth2D
0	Parameter FSM_DRP_X20_DONE bound to: 5'b01010 
2default:default
P
%s*synth2A
-	Parameter FSM_MMCM_LOCK bound to: 5'b01011 
2default:default
P
%s*synth2A
-	Parameter FSM_RESETDONE bound to: 5'b01100 
2default:default
S
%s*synth2D
0	Parameter FSM_TXSYNC_START bound to: 5'b01101 
2default:default
R
%s*synth2C
/	Parameter FSM_TXSYNC_DONE bound to: 5'b01110 
2default:default
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1122default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1132default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1142default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1152default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1162default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1172default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1182default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1192default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1202default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1222default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1232default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1242default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1252default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1262default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1272default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1282default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1292default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
1302default:default8@Z8-4472
Â
%done synthesizing module '%s' (%s#%s)256*oasys2B
.pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset2default:default2
2012default:default2
12default:default2î
˝/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset.v2default:default2
672default:default8@Z8-256
†
synthesizing module '%s'638*oasys2>
*pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
662default:default8@Z8-638
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_IDLE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
2default:default
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1012default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1022default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1032default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1042default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1052default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1062default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1072default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1092default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1102default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1112default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1122default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1132default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1142default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
1152default:default8@Z8-4472
›
%done synthesizing module '%s' (%s#%s)256*oasys2>
*pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset2default:default2
2022default:default2
12default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset.v2default:default2
662default:default8@Z8-256
û
synthesizing module '%s'638*oasys2=
)pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
672default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter RXVALID_MAX bound to: 4'b1111 
2default:default
a
%s*synth2R
>	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
2default:default
H
%s*synth29
%	Parameter FSM_IDLE bound to: 2'b00 
2default:default
M
%s*synth2>
*	Parameter FSM_RESETOVRD bound to: 2'b01 
2default:default
N
%s*synth2?
+	Parameter FSM_RESET_INIT bound to: 2'b10 
2default:default
I
%s*synth2:
&	Parameter FSM_RESET bound to: 2'b11 
2default:default
e
%s*synth2V
B	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
2default:default
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1292default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1302default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1312default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1322default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1332default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1342default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1352default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1362default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1372default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1382default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1392default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1402default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1412default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1422default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1432default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1452default:default8@Z8-4472
©
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
1462default:default8@Z8-4472
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44722default:default2
1002default:defaultZ17-14
„
default block is never used226*oasys2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
3542default:default8@Z8-226
€
%done synthesizing module '%s' (%s#%s)256*oasys2=
)pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user2default:default2
2032default:default2
12default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user.v2default:default2
672default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2A
-pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_rate2default:default2ì
¸/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_rate.v2default:default2
672default:default8@Z8-638
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
2default:default
T
%s*synth2E
1	Parameter FSM_IDLE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter FSM_TXDATA_WAIT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_PCLK_SEL bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_X16_START bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_DRP_X16_DONE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_RATE_SEL bound to: 5 - type: integer 
2default:default
^
%s*synth2O
;	Parameter FSM_RXPMARESETDONE bound to: 6 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_X20_START bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_DRP_X20_DONE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_RATE_DONE bound to: 9 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_TXSYNC_START bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_TXSYNC_DONE bound to: 11 - type: integer 
2default:default
U
%s*synth2F
2	Parameter FSM_DONE bound to: 12 - type: integer 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2A
-pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_rate2default:default2
2042default:default2
12default:default2ì
¸/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_rate.v2default:default2
672default:default8@Z8-256
û
synthesizing module '%s'638*oasys2=
)pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_sync2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_sync.v2default:default2
712default:default8@Z8-638
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
2default:default
Q
%s*synth2B
.	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
2default:default
T
%s*synth2E
1	Parameter FSM_TXSYNC_START bound to: 6'b000100 
2default:default
T
%s*synth2E
1	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
2default:default
T
%s*synth2E
1	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
2default:default
T
%s*synth2E
1	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
2default:default
R
%s*synth2C
/	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
2default:default
’
merging register '%s' into '%s'3619*oasys26
"rxsync_fsm_disable.rxsync_done_reg2default:default22
rxsync_fsm_disable.rxdlyen_reg2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_sync.v2default:default2
6122default:default8@Z8-4471
€
%done synthesizing module '%s' (%s#%s)256*oasys2=
)pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_sync2default:default2
2052default:default2
12default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_sync.v2default:default2
712default:default8@Z8-256
§
synthesizing module '%s'638*oasys2@
,pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_drp2default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_drp.v2default:default2
672default:default8@Z8-638
L
%s*synth2=
)	Parameter LOAD_CNT_MAX bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter INDEX_MAX bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter ADDR_RX_DATAWIDTH bound to: 9'b000010001 
2default:default
`
%s*synth2Q
=	Parameter MASK_RX_DATAWIDTH bound to: 16'b1111011111111111 
2default:default
_
%s*synth2P
<	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
2default:default
T
%s*synth2E
1	Parameter FSM_IDLE bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_LOAD bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_READ bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_RRDY bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter FSM_WRITE bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_WRDY bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_DONE bound to: 6 - type: integer 
2default:default
·
%done synthesizing module '%s' (%s#%s)256*oasys2@
,pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_drp2default:default2
2062default:default2
12default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_drp.v2default:default2
672default:default8@Z8-256
ö
synthesizing module '%s'638*oasys2;
'pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_eq2default:default2ç
ˆ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_eq.v2default:default2
672default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
2default:default
S
%s*synth2D
0	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
2default:default
T
%s*synth2E
1	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
2default:default
R
%s*synth2C
/	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
2default:default
R
%s*synth2C
/	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
2default:default
Q
%s*synth2B
.	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
2default:default
Q
%s*synth2B
.	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
2default:default
S
%s*synth2D
0	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
2default:default
T
%s*synth2E
1	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
2default:default
O
%s*synth2@
,	Parameter FSM_RXEQ_LF bound to: 6'b001000 
2default:default
\
%s*synth2M
9	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
2default:default
Q
%s*synth2B
.	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_00 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_01 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_02 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_03 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_04 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_05 bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_06 bound to: 6'b001010 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_07 bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_08 bound to: 6'b001010 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_09 bound to: 6'b001101 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_10 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
2default:default
û
synthesizing module '%s'638*oasys2=
)pcie_gen1x1_sub_sys_pcie_7x_0_0_rxeq_scan2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_rxeq_scan.v2default:default2
662default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
2default:default
h
%s*synth2Y
E	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
2default:default
J
%s*synth2;
'	Parameter FSM_IDLE bound to: 4'b0001 
2default:default
L
%s*synth2=
)	Parameter FSM_PRESET bound to: 4'b0010 
2default:default
N
%s*synth2?
+	Parameter FSM_CONVERGE bound to: 4'b0100 
2default:default
U
%s*synth2F
2	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
2default:default
e
%s*synth2V
B	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
2default:default
l
%s*synth2]
I	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2=
)pcie_gen1x1_sub_sys_pcie_7x_0_0_rxeq_scan2default:default2
2072default:default2
12default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_rxeq_scan.v2default:default2
662default:default8@Z8-256
·
default block is never used226*oasys2ç
ˆ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_eq.v2default:default2
4012default:default8@Z8-226
◊
%done synthesizing module '%s' (%s#%s)256*oasys2;
'pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_eq2default:default2
2082default:default2
12default:default2ç
ˆ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_eq.v2default:default2
672default:default8@Z8-256
û
synthesizing module '%s'638*oasys2=
)pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_common2default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_common.v2default:default2
562default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
ú
synthesizing module '%s'638*oasys2<
(pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_drp2default:default2é
˜/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_drp.v2default:default2
672default:default8@Z8-638
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
L
%s*synth2=
)	Parameter LOAD_CNT_MAX bound to: 2'b11 
2default:default
J
%s*synth2;
'	Parameter INDEX_MAX bound to: 3'b110 
2default:default
U
%s*synth2F
2	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
2default:default
S
%s*synth2D
0	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
2default:default
S
%s*synth2D
0	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
2default:default
R
%s*synth2C
/	Parameter ADDR_CRSCODE bound to: 8'b10001000 
2default:default
`
%s*synth2Q
=	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
2default:default
c
%s*synth2T
@	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
2default:default
X
%s*synth2I
5	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
2default:default
^
%s*synth2O
;	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
2default:default
\
%s*synth2M
9	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
2default:default
\
%s*synth2M
9	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
2default:default
i
%s*synth2Z
F	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
2default:default
l
%s*synth2]
I	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
2default:default
a
%s*synth2R
>	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
2default:default
i
%s*synth2Z
F	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
2default:default
l
%s*synth2]
I	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
2default:default
a
%s*synth2R
>	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
2default:default
i
%s*synth2Z
F	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
2default:default
l
%s*synth2]
I	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
2default:default
a
%s*synth2R
>	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
2default:default
Y
%s*synth2J
6	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
2default:default
_
%s*synth2P
<	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
2default:default
^
%s*synth2O
;	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
2default:default
]
%s*synth2N
:	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
2default:default
\
%s*synth2M
9	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
2default:default
]
%s*synth2N
:	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
2default:default
\
%s*synth2M
9	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
2default:default
O
%s*synth2@
,	Parameter FSM_IDLE bound to: 9'b000000001 
2default:default
O
%s*synth2@
,	Parameter FSM_LOAD bound to: 9'b000000010 
2default:default
O
%s*synth2@
,	Parameter FSM_READ bound to: 9'b000000100 
2default:default
O
%s*synth2@
,	Parameter FSM_RRDY bound to: 9'b000001000 
2default:default
P
%s*synth2A
-	Parameter FSM_WRITE bound to: 9'b000010000 
2default:default
O
%s*synth2@
,	Parameter FSM_WRDY bound to: 9'b000100000 
2default:default
O
%s*synth2@
,	Parameter FSM_DONE bound to: 9'b001000000 
2default:default
T
%s*synth2E
1	Parameter FSM_QPLLRESET bound to: 9'b010000000 
2default:default
S
%s*synth2D
0	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
2default:default
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2<
(pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_drp2default:default2
2092default:default2
12default:default2é
˜/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_drp.v2default:default2
672default:default8@Z8-256
§
synthesizing module '%s'638*oasys2@
,pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_wrapper2default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_wrapper.v2default:default2
672default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter QPLL_FBDIV bound to: 10'b0100100000 
2default:default
O
%s*synth2@
,	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
2default:default
á
%s*synth2x
d	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000010000000000000000000000001000000000000 
2default:default
Œ
synthesizing module '%s'638*oasys2 
GTPE2_COMMON2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
77682default:default8@Z8-638
`
%s*synth2Q
=	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
Q
%s*synth2B
.	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter IS_GTGREFCLK0_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter IS_GTGREFCLK1_INVERTED bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter IS_PLL0LOCKDETCLK_INVERTED bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter IS_PLL1LOCKDETCLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PLL0_DMON_CFG bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PLL1_DMON_CFG bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
2default:default
Y
%s*synth2J
6	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter PLL0_INIT_CFG bound to: 24'b000000000000000000011110 
2default:default
d
%s*synth2U
A	Parameter PLL1_INIT_CFG bound to: 24'b000000000000000000011110 
2default:default
b
%s*synth2S
?	Parameter PLL0_CFG bound to: 27'b000000111110000001001001100 
2default:default
b
%s*synth2S
?	Parameter PLL1_CFG bound to: 27'b000000111110000001001001100 
2default:default
S
%s*synth2D
0	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b001 
2default:default
S
%s*synth2D
0	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
2default:default
V
%s*synth2G
3	Parameter COMMON_CFG bound to: 0 - type: integer 
2default:default
á
%s*synth2x
d	Parameter BIAS_CFG bound to: 64'b0000000000000000000000000000000000000000000001010000000000000001 
2default:default
T
%s*synth2E
1	Parameter PLL_CLKOUT_CFG bound to: 8'b00000000 
2default:default
T
%s*synth2E
1	Parameter PLL0_LOCK_CFG bound to: 9'b111101000 
2default:default
T
%s*synth2E
1	Parameter PLL1_LOCK_CFG bound to: 9'b111101000 
2default:default
V
%s*synth2G
3	Parameter PLL0_FBDIV bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PLL0_FBDIV_45 bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PLL0_REFCLK_DIV bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter PLL1_FBDIV bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PLL1_FBDIV_45 bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PLL1_REFCLK_DIV bound to: 1 - type: integer 
2default:default
ã
%done synthesizing module '%s' (%s#%s)256*oasys2 
GTPE2_COMMON2default:default2
2102default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
77682default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2@
,pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_wrapper2default:default2
2112default:default2
12default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_wrapper.v2default:default2
672default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2=
)pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_common2default:default2
2122default:default2
12default:default2è
¯/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_common.v2default:default2
562default:default8@Z8-256
†
synthesizing module '%s'638*oasys2>
*pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_wrapper2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_wrapper.v2default:default2
672default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
2default:default
^
%s*synth2O
;	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CPLL_FBDIV bound to: 5 - type: integer 
2default:default
S
%s*synth2D
0	Parameter OUT_DIV bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CLK25_DIV bound to: 4 - type: integer 
2default:default
H
%s*synth29
%	Parameter CLKMUX_PD bound to: 1'b0 
2default:default
_
%s*synth2P
<	Parameter CPLL_CFG bound to: 24'b101101000000011111001100 
2default:default
Z
%s*synth2K
7	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
2default:default
\
%s*synth2M
9	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
2default:default
P
%s*synth2A
-	Parameter TX_RXDETECT_REF bound to: 3'b000 
2default:default
I
%s*synth2:
&	Parameter OOBCLK_SEL bound to: 1'b1 
2default:default
]
%s*synth2N
:	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
2default:default
|
%s*synth2m
Y	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001001 
2default:default
ï
%s*synth2Ö
q	Parameter RXCDR_CFG_GTX bound to: 72'b000100010000011111111110010000000110000000000001000001000000000000000000 
2default:default
†
%s*synth2ê
|	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
2default:default
†
%s*synth2ê
|	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
2default:default
J
%s*synth2;
'	Parameter TXSYNC_OVRD bound to: 1'b1 
2default:default
J
%s*synth2;
'	Parameter RXSYNC_OVRD bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter TXSYNC_MULTILANE bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter RXSYNC_MULTILANE bound to: 1'b0 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 13 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MAX_LAT bound to: 15 - type: integer 
2default:default
œ
synthesizing module '%s'638*oasys2!
GTPE2_CHANNEL2default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
70662default:default8@Z8-638
a
%s*synth2R
>	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
2default:default
b
%s*synth2S
?	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
2default:default
V
%s*synth2G
3	Parameter RXBUF_EN bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
2default:default
Y
%s*synth2J
6	Parameter RXSLIDE_MODE bound to: PMA - type: string 
2default:default
c
%s*synth2T
@	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
2default:default
a
%s*synth2R
>	Parameter SATA_PLL_CFG bound to: VCO_3000MHZ - type: string 
2default:default
a
%s*synth2R
>	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
W
%s*synth2H
4	Parameter TXBUF_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
2default:default
[
%s*synth2L
8	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
2default:default
d
%s*synth2U
A	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
2default:default
P
%s*synth2A
-	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter ACJTAG_MODE bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter ACJTAG_RESET bound to: 1'b0 
2default:default
H
%s*synth29
%	Parameter CFOK_CFG4 bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter CLK_COMMON_SWING bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_CLKRSVD0_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_CLKRSVD1_INVERTED bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter IS_DMONITORCLK_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter IS_SIGVALIDCLK_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter LOOPBACK_CFG bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter PMA_LOOPBACK_CFG bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter PMA_RSV5 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter PMA_RSV6 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter PMA_RSV7 bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter RXLPM_BIAS_STARTUP_DISABLE bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter RXLPM_CFG1 bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter RXLPM_CM_CFG bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter RXLPM_HOLD_DURING_EIDLE bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter RXLPM_INCM_CFG bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter RXLPM_IPCM_CFG bound to: 1'b0 
2default:default
H
%s*synth29
%	Parameter RXPI_CFG1 bound to: 1'b1 
2default:default
H
%s*synth29
%	Parameter RXPI_CFG2 bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter RXSYNC_MULTILANE bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter RXSYNC_OVRD bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter RX_CLKMUX_EN bound to: 1'b1 
2default:default
H
%s*synth29
%	Parameter TXOOB_CFG bound to: 1'b1 
2default:default
H
%s*synth29
%	Parameter TXPI_CFG3 bound to: 1'b0 
2default:default
H
%s*synth29
%	Parameter TXPI_CFG4 bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter TXPI_GREY_SEL bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter TXSYNC_MULTILANE bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter TXSYNC_OVRD bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter TX_CLKMUX_EN bound to: 1'b1 
2default:default
P
%s*synth2A
-	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter UCODEER_CLR bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter ES_HORZ_OFFSET bound to: 12'b000000010000 
2default:default
`
%s*synth2Q
=	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
2default:default
U
%s*synth2F
2	Parameter RX_OS_CFG bound to: 13'b0000010000000 
2default:default
Y
%s*synth2J
6	Parameter RXLPM_HF_CFG bound to: 14'b00001111110000 
2default:default
Y
%s*synth2J
6	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
2default:default
\
%s*synth2M
9	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
2default:default
[
%s*synth2L
8	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
2default:default
X
%s*synth2I
5	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
2default:default
\
%s*synth2M
9	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
2default:default
Z
%s*synth2K
7	Parameter RX_BIAS_CFG bound to: 16'b0000111100110011 
2default:default
X
%s*synth2I
5	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
2default:default
\
%s*synth2M
9	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
2default:default
W
%s*synth2H
4	Parameter TXPH_CFG bound to: 16'b0000011110000000 
2default:default
]
%s*synth2N
:	Parameter RXLPM_LF_CFG bound to: 18'b000000001111110000 
2default:default
]
%s*synth2N
:	Parameter ADAPT_CFG0 bound to: 20'b00000000000000000000 
2default:default
I
%s*synth2:
&	Parameter CFOK_CFG5 bound to: 2'b00 
2default:default
Q
%s*synth2B
.	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
2default:default
H
%s*synth29
%	Parameter PMA_RSV3 bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter RX_CM_SEL bound to: 2'b11 
2default:default
I
%s*synth2:
&	Parameter TXPI_CFG0 bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter TXPI_CFG1 bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter TXPI_CFG2 bound to: 2'b00 
2default:default
c
%s*synth2T
@	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
2default:default
b
%s*synth2S
?	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
2default:default
_
%s*synth2P
<	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
2default:default
b
%s*synth2S
?	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
2default:default
M
%s*synth2>
*	Parameter GEARBOX_MODE bound to: 3'b000 
2default:default
N
%s*synth2?
+	Parameter RXLPM_GC_CFG2 bound to: 3'b001 
2default:default
P
%s*synth2A
-	Parameter RXLPM_OSINT_CFG bound to: 3'b100 
2default:default
J
%s*synth2;
'	Parameter RXPI_CFG0 bound to: 3'b000 
2default:default
O
%s*synth2@
,	Parameter SATA_BURST_VAL bound to: 3'b100 
2default:default
O
%s*synth2@
,	Parameter SATA_EIDLE_VAL bound to: 3'b100 
2default:default
O
%s*synth2@
,	Parameter TERM_RCAL_OVRD bound to: 3'b000 
2default:default
J
%s*synth2;
'	Parameter TXPI_CFG5 bound to: 3'b000 
2default:default
Q
%s*synth2B
.	Parameter TXPI_SYNFREQ_PPM bound to: 3'b000 
2default:default
V
%s*synth2G
3	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
2default:default
X
%s*synth2I
5	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b010 
2default:default
P
%s*synth2A
-	Parameter TX_RXDETECT_REF bound to: 3'b011 
2default:default
U
%s*synth2F
2	Parameter PMA_RSV bound to: 819 - type: integer 
2default:default
W
%s*synth2H
4	Parameter PMA_RSV2 bound to: 8256 - type: integer 
2default:default
S
%s*synth2D
0	Parameter TST_RSV bound to: 0 - type: integer 
2default:default
K
%s*synth2<
(	Parameter CFOK_CFG6 bound to: 4'b0000 
2default:default
X
%s*synth2I
5	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
2default:default
X
%s*synth2I
5	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
2default:default
V
%s*synth2G
3	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
2default:default
V
%s*synth2G
3	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
2default:default
W
%s*synth2H
4	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
2default:default
U
%s*synth2F
2	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
2default:default
J
%s*synth2;
'	Parameter PMA_RSV4 bound to: 4'b0000 
2default:default
T
%s*synth2E
1	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
2default:default
T
%s*synth2E
1	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
2default:default
K
%s*synth2<
(	Parameter RXLPM_CFG bound to: 4'b0110 
2default:default
O
%s*synth2@
,	Parameter RXLPM_HF_CFG3 bound to: 4'b0000 
2default:default
L
%s*synth2=
)	Parameter RX_CM_TRIM bound to: 4'b1010 
2default:default
T
%s*synth2E
1	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
2default:default
r
%s*synth2c
O	Parameter CFOK_CFG bound to: 43'b1001001000000000000000001000000111010000000 
2default:default
|
%s*synth2m
Y	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000100000000 
2default:default
N
%s*synth2?
+	Parameter ES_PRESCALE bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter RXBUFRESET_TIME bound to: 5'b00001 
2default:default
V
%s*synth2G
3	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
2default:default
T
%s*synth2E
1	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
2default:default
T
%s*synth2E
1	Parameter RXISCANRESET_TIME bound to: 5'b00001 
2default:default
P
%s*synth2A
-	Parameter RXLPM_HF_CFG2 bound to: 5'b01010 
2default:default
P
%s*synth2A
-	Parameter RXLPM_LF_CFG2 bound to: 5'b01010 
2default:default
T
%s*synth2E
1	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
2default:default
W
%s*synth2H
4	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter RXPCSRESET_TIME bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter RXPMARESET_TIME bound to: 5'b00011 
2default:default
R
%s*synth2C
/	Parameter TXPCSRESET_TIME bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter TXPMARESET_TIME bound to: 5'b00011 
2default:default
N
%s*synth2?
+	Parameter ES_CONTROL bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
2default:default
Q
%s*synth2B
.	Parameter RX_BUFFER_CFG bound to: 6'b000000 
2default:default
N
%s*synth2?
+	Parameter RX_DDI_SEL bound to: 6'b000000 
2default:default
N
%s*synth2?
+	Parameter TX_DEEMPH0 bound to: 6'b010100 
2default:default
N
%s*synth2?
+	Parameter TX_DEEMPH1 bound to: 6'b001011 
2default:default
N
%s*synth2?
+	Parameter CFOK_CFG2 bound to: 7'b0100000 
2default:default
N
%s*synth2?
+	Parameter CFOK_CFG3 bound to: 7'b0100000 
2default:default
T
%s*synth2E
1	Parameter RXLPMRESET_TIME bound to: 7'b0001111 
2default:default
N
%s*synth2?
+	Parameter RXOOB_CFG bound to: 7'b0000110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
2default:default
ú
%s*synth2å
x	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ú
%s*synth2å
x	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ù
%s*synth2ç
y	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
2default:default
Y
%s*synth2J
6	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
2default:default
U
%s*synth2F
2	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
2default:default
R
%s*synth2C
/	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
2default:default
ú
%s*synth2å
x	Parameter RXCDR_CFG bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
2default:default
U
%s*synth2F
2	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
2default:default
Q
%s*synth2B
.	Parameter RXDLY_LCFG bound to: 9'b000110000 
2default:default
S
%s*synth2D
0	Parameter RXLPM_GC_CFG bound to: 9'b111100010 
2default:default
Q
%s*synth2B
.	Parameter TXDLY_LCFG bound to: 9'b000110000 
2default:default
[
%s*synth2L
8	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
2default:default
[
%s*synth2L
8	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
2default:default
[
%s*synth2L
8	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
2default:default
S
%s*synth2D
0	Parameter ES_PMA_CFG bound to: 10'b0000000000 
2default:default
\
%s*synth2M
9	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MAX_LAT bound to: 15 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
2default:default
_
%s*synth2P
<	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter RXOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter SAS_MAX_COM bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter SAS_MIN_COM bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TXOUT_DIV bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
2default:default
å
%done synthesizing module '%s' (%s#%s)256*oasys2!
GTPE2_CHANNEL2default:default2
2132default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
70662default:default8@Z8-256
ä
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
82default:default2
	RXDISPERR2default:default2
42default:default2!
GTPE2_CHANNEL2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_wrapper.v2default:default2
10112default:default8@Z8-689
ç
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
82default:default2 
RXNOTINTABLE2default:default2
42default:default2!
GTPE2_CHANNEL2default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_wrapper.v2default:default2
10122default:default8@Z8-689
›
%done synthesizing module '%s' (%s#%s)256*oasys2>
*pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_wrapper2default:default2
2142default:default2
12default:default2ê
˘/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_wrapper.v2default:default2
672default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2@
,pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_wrapper2default:default2
2152default:default2
12default:default2í
˚/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_wrapper.v2default:default2
1562default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2:
&pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_top2default:default2
2162default:default2
12default:default2å
ı/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_top.v2default:default2
622default:default8@Z8-256
∆
%done synthesizing module '%s' (%s#%s)256*oasys2)
pcie_7x_v3_0_core_top2default:default2
2172default:default2
12default:default2é
˜/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0_core_top.v2default:default2
642default:default8@Z8-256
â
%done synthesizing module '%s' (%s#%s)256*oasys2$
pcie_7x_v3_0_top2default:default2
2182default:default2
12default:default2÷
ø/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_7x_v3_0_top.v2default:default2
552default:default8@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys23
pcie_gen1x1_sub_sys_pcie_7x_0_02default:default2
2192default:default2
12default:default2‰
Õ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/synth/pcie_gen1x1_sub_sys_pcie_7x_0_0.v2default:default2
572default:default8@Z8-256
∏
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	pcie_7x_02default:default23
pcie_gen1x1_sub_sys_pcie_7x_0_02default:default2
332default:default2
252default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
17872default:default8@Z8-350
∫
synthesizing module '%s'638*oasys2N
:pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_02default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/synth/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0.v2default:default2
562default:default8@Z8-638
È
synthesizing module '%s'638*oasys26
"pcie_axi_stream_to_axi_lite_bridge2default:default2‚
À/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/pcie_axi_stream_to_axi_lite_bridge.v2default:default2
52default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
b
%s*synth2S
?	Parameter AXI_BAR_0_ADDR bound to: 536870912 - type: integer 
2default:default
_
%s*synth2P
<	Parameter AXI_BAR_0_MASK bound to: -32768 - type: integer 
2default:default
c
%s*synth2T
@	Parameter AXI_BAR_1_ADDR bound to: 1073741824 - type: integer 
2default:default
_
%s*synth2P
<	Parameter AXI_BAR_1_MASK bound to: -65536 - type: integer 
2default:default
c
%s*synth2T
@	Parameter AXI_BAR_2_ADDR bound to: 1073807360 - type: integer 
2default:default
_
%s*synth2P
<	Parameter AXI_BAR_2_MASK bound to: -65536 - type: integer 
2default:default
d
%s*synth2U
A	Parameter AXI_BAR_3_ADDR bound to: -2147483648 - type: integer 
2default:default
d
%s*synth2U
A	Parameter AXI_BAR_3_MASK bound to: -1073741824 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
2default:default
ª
synthesizing module '%s'638*oasys2
pcie_app_7x2default:default2À
¥/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/pcie_app_7x.v2default:default2
82default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
´
synthesizing module '%s'638*oasys2
PIO2default:default2√
¨/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/PIO.v2default:default2
52default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
≤
synthesizing module '%s'638*oasys2
PIO_EP2default:default2∆
Ø/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/PIO_EP.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
ø
synthesizing module '%s'638*oasys2!
PIO_RX_ENGINE2default:default2Õ
∂/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/PIO_RX_ENGINE.v2default:default2
62default:default8@Z8-638
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PIO_RX_MEM_RD32_FMT_TYPE bound to: 7'b0000000 
2default:default
]
%s*synth2N
:	Parameter PIO_RX_MEM_WR32_FMT_TYPE bound to: 7'b1000000 
2default:default
]
%s*synth2N
:	Parameter PIO_RX_MEM_RD64_FMT_TYPE bound to: 7'b0100000 
2default:default
]
%s*synth2N
:	Parameter PIO_RX_MEM_WR64_FMT_TYPE bound to: 7'b1100000 
2default:default
\
%s*synth2M
9	Parameter PIO_RX_IO_RD32_FMT_TYPE bound to: 7'b0000010 
2default:default
\
%s*synth2M
9	Parameter PIO_RX_IO_WR32_FMT_TYPE bound to: 7'b1000010 
2default:default
V
%s*synth2G
3	Parameter PIO_RX_RST_STATE bound to: 8'b00000000 
2default:default
\
%s*synth2M
9	Parameter PIO_RX_MEM_RD32_DW1DW2 bound to: 8'b00000001 
2default:default
\
%s*synth2M
9	Parameter PIO_RX_MEM_WR32_DW1DW2 bound to: 8'b00000010 
2default:default
\
%s*synth2M
9	Parameter PIO_RX_MEM_RD64_DW1DW2 bound to: 8'b00000100 
2default:default
\
%s*synth2M
9	Parameter PIO_RX_MEM_WR64_DW1DW2 bound to: 8'b00001000 
2default:default
Y
%s*synth2J
6	Parameter PIO_RX_MEM_WR64_DW3 bound to: 8'b00010000 
2default:default
W
%s*synth2H
4	Parameter PIO_RX_WAIT_STATE bound to: 8'b00100000 
2default:default
Y
%s*synth2J
6	Parameter PIO_RX_IO_WR_DW1DW2 bound to: 8'b01000000 
2default:default
a
%s*synth2R
>	Parameter PIO_RX_IO_MEM_WR_WAIT_STATE bound to: 8'b10000000 
2default:default
¸
%done synthesizing module '%s' (%s#%s)256*oasys2!
PIO_RX_ENGINE2default:default2
2202default:default2
12default:default2Õ
∂/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/PIO_RX_ENGINE.v2default:default2
62default:default8@Z8-256
ø
synthesizing module '%s'638*oasys2!
PIO_TX_ENGINE2default:default2Õ
∂/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/PIO_TX_ENGINE.v2default:default2
52default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter KEEP_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter PIO_CPLD_FMT_TYPE bound to: 7'b1001010 
2default:default
U
%s*synth2F
2	Parameter PIO_CPL_FMT_TYPE bound to: 7'b0001010 
2default:default
O
%s*synth2@
,	Parameter PIO_TX_RST_STATE bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter PIO_TX_CPLD_QW1 bound to: 1'b1 
2default:default
°
default block is never used226*oasys2Õ
∂/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/PIO_TX_ENGINE.v2default:default2
1672default:default8@Z8-226
¸
%done synthesizing module '%s' (%s#%s)256*oasys2!
PIO_TX_ENGINE2default:default2
2212default:default2
12default:default2Õ
∂/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/PIO_TX_ENGINE.v2default:default2
52default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2
PIO_EP2default:default2
2222default:default2
12default:default2∆
Ø/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/PIO_EP.v2default:default2
622default:default8@Z8-256
º
synthesizing module '%s'638*oasys2
PIO_TO_CTRL2default:default2À
¥/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/PIO_TO_CTRL.v2default:default2
612default:default8@Z8-638
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
˘
%done synthesizing module '%s' (%s#%s)256*oasys2
PIO_TO_CTRL2default:default2
2232default:default2
12default:default2À
¥/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/PIO_TO_CTRL.v2default:default2
612default:default8@Z8-256
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2
PIO2default:default2
2242default:default2
12default:default2√
¨/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/PIO.v2default:default2
52default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys2
pcie_app_7x2default:default2
2252default:default2
12default:default2À
¥/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/pcie_app_7x.v2default:default2
82default:default8@Z8-256
…
synthesizing module '%s'638*oasys2&
axi_lite_master_if2default:default2“
ª/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/axi_lite_master_if.v2default:default2
12default:default8@Z8-638
b
%s*synth2S
?	Parameter AXI_BAR_0_ADDR bound to: 536870912 - type: integer 
2default:default
_
%s*synth2P
<	Parameter AXI_BAR_0_MASK bound to: -32768 - type: integer 
2default:default
c
%s*synth2T
@	Parameter AXI_BAR_1_ADDR bound to: 1073741824 - type: integer 
2default:default
_
%s*synth2P
<	Parameter AXI_BAR_1_MASK bound to: -65536 - type: integer 
2default:default
c
%s*synth2T
@	Parameter AXI_BAR_2_ADDR bound to: 1073807360 - type: integer 
2default:default
_
%s*synth2P
<	Parameter AXI_BAR_2_MASK bound to: -65536 - type: integer 
2default:default
d
%s*synth2U
A	Parameter AXI_BAR_3_ADDR bound to: -2147483648 - type: integer 
2default:default
d
%s*synth2U
A	Parameter AXI_BAR_3_MASK bound to: -1073741824 - type: integer 
2default:default
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2&
axi_lite_master_if2default:default2
2262default:default2
12default:default2“
ª/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/axi_lite_master_if.v2default:default2
12default:default8@Z8-256
„
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2‚
À/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/pcie_axi_stream_to_axi_lite_bridge.v2default:default2
1972default:default8@Z8-4446
ø
synthesizing module '%s'638*oasys2!
axiLite_debug2default:default2Õ
∂/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/axiLite_debug.v2default:default2
12default:default8@Z8-638
¸
%done synthesizing module '%s' (%s#%s)256*oasys2!
axiLite_debug2default:default2
2272default:default2
12default:default2Õ
∂/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/axiLite_debug.v2default:default2
12default:default8@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys26
"pcie_axi_stream_to_axi_lite_bridge2default:default2
2282default:default2
12default:default2‚
À/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/work/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.srcs/sources_1/imports/src/pcie_axi_stream_to_axi_lite_bridge.v2default:default2
52default:default8@Z8-256
˜
%done synthesizing module '%s' (%s#%s)256*oasys2N
:pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_02default:default2
2292default:default2
12default:default2ö
É/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0/synth/pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0.v2default:default2
562default:default8@Z8-256
í
synthesizing module '%s'638*oasys2@
,pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_02default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/synth/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0.vhd2default:default2
712default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default
˙
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2"
proc_sys_reset2default:default2˚
Ê/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1402default:default2
U02default:default2"
proc_sys_reset2default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/synth/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0.vhd2default:default2
1172default:default8@Z8-3491
Ç
synthesizing module '%s'638*oasys22
proc_sys_reset__parameterized02default:default2˝
Ê/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default
‹
synthesizing module '%s'638*oasys2
lpf2default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-638
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
¿
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRL162default:default2Y
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
347842default:default2
	POR_SRL_I2default:default2
SRL162default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1882default:default8@Z8-3491
»
synthesizing module '%s'638*oasys2
SRL162default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
347842default:default8@Z8-638
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL162default:default2
2302default:default2
12default:default2[
E/home/applications/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v2default:default2
347842default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
lpf2default:default2
2312default:default2
12default:default2Ú
€/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2
sequence2default:default2˜
‡/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-638
‰
synthesizing module '%s'638*oasys2
upcnt_n2default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-638
R
%s*synth2C
/	Parameter C_SIZE bound to: 6 - type: integer 
2default:default
°
%done synthesizing module '%s' (%s#%s)256*oasys2
upcnt_n2default:default2
2322default:default2
12default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2
sequence2default:default2
2332default:default2
12default:default2˜
‡/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys22
proc_sys_reset__parameterized02default:default2
2342default:default2
12default:default2˝
Ê/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys2@
,pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_02default:default2
2352default:default2
12default:default2Ä
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/synth/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0.vhd2default:default2
712default:default8@Z8-256
—
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2*
rst_mig_7series_0_100M2default:default2@
,pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_02default:default2
102default:default2
62default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
18462default:default8@Z8-350
è
synthesizing module '%s'638*oasys2?
+pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_12default:default2˛
Á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1/synth/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1.vhd2default:default2
712default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default
¯
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2"
proc_sys_reset2default:default2˚
Ê/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1402default:default2
U02default:default2"
proc_sys_reset2default:default2˛
Á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1/synth/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1.vhd2default:default2
1172default:default8@Z8-3491
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2?
+pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_12default:default2
2362default:default2
12default:default2˛
Á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1/synth/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1.vhd2default:default2
712default:default8@Z8-256
œ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2)
rst_pcie_sys_clk_100M2default:default2?
+pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_12default:default2
102default:default2
62default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
18532default:default8@Z8-350
Î
%done synthesizing module '%s' (%s#%s)256*oasys2'
pcie_gen1x1_sub_sys2default:default2
2372default:default2
12default:default2≥
ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/hdl/pcie_gen1x1_sub_sys.v2default:default2
12362default:default8@Z8-256
∏
%done synthesizing module '%s' (%s#%s)256*oasys2/
pcie_gen1x1_sub_sys_wrapper2default:default2
2382default:default2
12default:default2|
f/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.v2default:default2
32default:default8@Z8-256
ù
%s*synth2ç
yFinished RTL Elaboration : Time (s): cpu = 00:03:14 ; elapsed = 00:03:18 . Memory (MB): peak = 1339.289 ; gain = 646.398
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
ï
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2Ó
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd2default:default2
10492default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
√
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_clk2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
iserdes_clkdiv2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
√
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_rst2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
√
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_clk2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
iserdes_clkdiv2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
√
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_rst2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
√
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_clk2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
iserdes_clkdiv2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
√
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_rst2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6322default:default8@Z8-3295
√
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2

auxout_clk2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
 
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2%
idelayctrl_refclk2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[887]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[886]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[885]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[884]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[883]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[882]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[881]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[880]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[807]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[806]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[805]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[804]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[803]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[802]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[801]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[800]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[727]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[726]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[725]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[724]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[723]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[722]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[721]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[720]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[711]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[710]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[709]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[708]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[707]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[706]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[705]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[704]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[639]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[638]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[637]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[636]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[631]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[630]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[629]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[628]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
∆
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[623]2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-32952default:default2
1002default:defaultZ17-14
^
-Analyzing %s Unisim elements for replacement
17*netlist2
4332default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
´
Loading clock regions from %s
13*device2t
`/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml2default:defaultZ21-13
¨
Loading clock buffers from %s
11*device2u
a/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml2default:defaultZ21-11
©
&Loading clock placement rules from %s
318*place2i
U/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ß
)Loading package pin functions from %s...
17*device2e
Q/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
®
Loading package from %s
16*device2w
c/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml2default:defaultZ21-16
ú
Loading io standards from %s
15*device2f
R/home/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
®
+Loading device configuration modes from %s
14*device2d
P/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
‚
ôCould not create '%s' constraint because cell '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved inside the database.
527*constraints2
SLEW2default:default2ú
Öpcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf	2default:default2
SLEW2default:default2
Vivado2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6762default:default8@Z18-549
5

Processing XDC Constraints
244*projectZ1-262
‰
$Parsing XDC File [%s] for cell '%s'
848*designutils2‰
œ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/pcie_gen1x1_sub_sys_axi_gpio_LED_0.xdc2default:default29
%pcie_gen1x1_sub_sys_i/axi_gpio_LED/U02default:defaultZ20-848
Ì
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‰
œ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/pcie_gen1x1_sub_sys_axi_gpio_LED_0.xdc2default:default29
%pcie_gen1x1_sub_sys_i/axi_gpio_LED/U02default:defaultZ20-847
Í
$Parsing XDC File [%s] for cell '%s'
848*designutils2Í
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/pcie_gen1x1_sub_sys_axi_gpio_LED_0_board.xdc2default:default29
%pcie_gen1x1_sub_sys_i/axi_gpio_LED/U02default:defaultZ20-848
Û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Í
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/pcie_gen1x1_sub_sys_axi_gpio_LED_0_board.xdc2default:default29
%pcie_gen1x1_sub_sys_i/axi_gpio_LED/U02default:defaultZ20-847
·
$Parsing XDC File [%s] for cell '%s'
848*designutils2‚
Õ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_sw_1/pcie_gen1x1_sub_sys_axi_gpio_sw_1.xdc2default:default28
$pcie_gen1x1_sub_sys_i/axi_gpio_sw/U02default:defaultZ20-848
Í
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‚
Õ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_sw_1/pcie_gen1x1_sub_sys_axi_gpio_sw_1.xdc2default:default28
$pcie_gen1x1_sub_sys_i/axi_gpio_sw/U02default:defaultZ20-847
Á
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ë
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_sw_1/pcie_gen1x1_sub_sys_axi_gpio_sw_1_board.xdc2default:default28
$pcie_gen1x1_sub_sys_i/axi_gpio_sw/U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ë
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_sw_1/pcie_gen1x1_sub_sys_axi_gpio_sw_1_board.xdc2default:default28
$pcie_gen1x1_sub_sys_i/axi_gpio_sw/U02default:defaultZ20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2¢
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default27
#pcie_gen1x1_sub_sys_i/mig_7series_02default:defaultZ20-848
©
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¢
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default27
#pcie_gen1x1_sub_sys_i/mig_7series_02default:defaultZ20-847
/
Deriving generated clocks
2*timingZ38-2
«
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2¢
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2¨
ó/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.runs/synth_1/.Xil/pcie_gen1x1_sub_sys_wrapper_propImpl.xdc2default:defaultZ1-236
Í
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ï
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0_board.xdc2default:default27
#pcie_gen1x1_sub_sys_i/mig_7series_02default:defaultZ20-848
Û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ï
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0_board.xdc2default:default27
#pcie_gen1x1_sub_sys_i/mig_7series_02default:defaultZ20-847
é
$Parsing XDC File [%s] for cell '%s'
848*designutils2è
˙/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0-PCIE_X0Y0.xdc2default:default28
$pcie_gen1x1_sub_sys_i/pcie_7x_0/inst2default:defaultZ20-848
ó
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2è
˙/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0-PCIE_X0Y0.xdc2default:default28
$pcie_gen1x1_sub_sys_i/pcie_7x_0/inst2default:defaultZ20-847
/
Deriving generated clocks
2*timingZ38-2
¥
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2è
˙/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0-PCIE_X0Y0.xdc2default:default2¨
ó/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.runs/synth_1/.Xil/pcie_gen1x1_sub_sys_wrapper_propImpl.xdc2default:defaultZ1-236
Ç
$Parsing XDC File [%s] for cell '%s'
848*designutils2¯
„/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0.xdc2default:default2C
/pcie_gen1x1_sub_sys_i/rst_mig_7series_0_100M/U02default:defaultZ20-848
ã
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¯
„/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0.xdc2default:default2C
/pcie_gen1x1_sub_sys_i/rst_mig_7series_0_100M/U02default:defaultZ20-847
à
$Parsing XDC File [%s] for cell '%s'
848*designutils2˛
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0_board.xdc2default:default2C
/pcie_gen1x1_sub_sys_i/rst_mig_7series_0_100M/U02default:defaultZ20-848
ë
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2˛
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0_board.xdc2default:default2C
/pcie_gen1x1_sub_sys_i/rst_mig_7series_0_100M/U02default:defaultZ20-847
ˇ
$Parsing XDC File [%s] for cell '%s'
848*designutils2ˆ
·/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1.xdc2default:default2B
.pcie_gen1x1_sub_sys_i/rst_pcie_sys_clk_100M/U02default:defaultZ20-848
à
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ˆ
·/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1.xdc2default:default2B
.pcie_gen1x1_sub_sys_i/rst_pcie_sys_clk_100M/U02default:defaultZ20-847
Ö
$Parsing XDC File [%s] for cell '%s'
848*designutils2¸
Á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1_board.xdc2default:default2B
.pcie_gen1x1_sub_sys_i/rst_pcie_sys_clk_100M/U02default:defaultZ20-848
é
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¸
Á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1_board.xdc2default:default2B
.pcie_gen1x1_sub_sys_i/rst_pcie_sys_clk_100M/U02default:defaultZ20-847
≤
Parsing XDC File [%s]
179*designutils2|
h/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.xdc2default:defaultZ20-179
©
No clocks matched '%s'.
627*	planAhead2U
Ainst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk12default:default2~
h/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.xdc2default:default2
102default:default8@Z12-627
õ
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2~
h/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.xdc2default:default2
102default:default8@Z12-626
±
No clocks matched '%s'.
627*	planAhead2]
Iu_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i2default:default2~
h/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.xdc2default:default2
102default:default8@Z12-627
õ
aNo clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
626*	planAhead2~
h/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.xdc2default:default2
102default:default8@Z12-626
ä
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2$
set_clock_groups2default:default2i
U-group [get_clocks inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1]2default:default2~
h/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.xdc2default:default2
102default:default8@Z12-1387
ª
Finished Parsing XDC File [%s]
178*designutils2|
h/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.xdc2default:defaultZ20-178
†
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2|
h/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.xdc2default:default2¨
ó/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.runs/synth_1/.Xil/pcie_gen1x1_sub_sys_wrapper_propImpl.xdc2default:defaultZ1-236
√
Parsing XDC File [%s]
179*designutils2å
x/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.runs/synth_1/dont_touch.xdc2default:defaultZ20-179
Ã
Finished Parsing XDC File [%s]
178*designutils2å
x/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.runs/synth_1/dont_touch.xdc2default:defaultZ20-178
±
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2å
x/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.runs/synth_1/dont_touch.xdc2default:default2¨
ó/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.runs/synth_1/.Xil/pcie_gen1x1_sub_sys_wrapper_propImpl.xdc2default:defaultZ1-236
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/pcie_gen1x1_sub_sys_auto_ds_5_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m00_couplers/auto_ds/inst2default:defaultZ20-848
Ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/pcie_gen1x1_sub_sys_auto_ds_5_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m00_couplers/auto_ds/inst2default:defaultZ20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_6/pcie_gen1x1_sub_sys_auto_ds_6_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m01_couplers/auto_ds/inst2default:defaultZ20-848
Ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_6/pcie_gen1x1_sub_sys_auto_ds_6_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m01_couplers/auto_ds/inst2default:defaultZ20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_7/pcie_gen1x1_sub_sys_auto_ds_7_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m02_couplers/auto_ds/inst2default:defaultZ20-848
Ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_7/pcie_gen1x1_sub_sys_auto_ds_7_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m02_couplers/auto_ds/inst2default:defaultZ20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_us_8/pcie_gen1x1_sub_sys_auto_us_8_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst2default:defaultZ20-848
Ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_us_8/pcie_gen1x1_sub_sys_auto_us_8_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst2default:defaultZ20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_cc_1/pcie_gen1x1_sub_sys_auto_cc_1_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst2default:defaultZ20-848
Ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_cc_1/pcie_gen1x1_sub_sys_auto_cc_1_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst2default:defaultZ20-847
Ü
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_cc_1/pcie_gen1x1_sub_sys_auto_cc_1_clocks.xdc2default:default2¨
ó/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.runs/synth_1/.Xil/pcie_gen1x1_sub_sys_wrapper_propImpl.xdc2default:defaultZ1-236
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_us_9/pcie_gen1x1_sub_sys_auto_us_9_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst2default:defaultZ20-848
Ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_us_9/pcie_gen1x1_sub_sys_auto_us_9_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst2default:defaultZ20-847
?
&Completed Processing XDC Constraints

245*projectZ1-263
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
æ
!Unisim Transformation Summary:
%s111*project2Å
Ï  A total of 267 instances were transformed.
  FDR => FDRE: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 8 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (OBUFT, IBUF_INTERMDISABLE): 64 instances
  MUXCY_L => MUXCY: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 187 instances
  SRL16 => SRL16E: 2 instances
2default:defaultZ1-111
∑
%s*synth2ß
íFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:44 ; elapsed = 00:03:48 . Memory (MB): peak = 1814.516 ; gain = 1121.625
2default:default
ü
%s*synth2è
{Finished RTL Optimization : Time (s): cpu = 00:03:44 ; elapsed = 00:03:48 . Memory (MB): peak = 1814.516 ; gain = 1121.625
2default:default
≤
3inferred FSM for state register '%s' in module '%s'802*oasys2I
5GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg2default:default2
wr_chnl2default:defaultZ8-802
å
3inferred FSM for state register '%s' in module '%s'802*oasys2#
rlast_sm_cs_reg2default:default2
rd_chnl2default:defaultZ8-802
π
merging register '%s' into '%s'3619*oasys22
gen_axilite.s_axi_wready_i_reg2default:default23
gen_axilite.s_axi_awready_i_reg2default:default2ˆ
ﬂ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
1362default:default8@Z8-4471
Ú
merging register '%s' into '%s'3619*oasys2:
&xadc_supplied_temperature.xadc_den_reg2default:default2B
.xadc_supplied_temperature.sample_timer_clr_reg2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
2862default:default8@Z8-4471
È
merging register '%s' into '%s'3619*oasys29
%gen_div4_ca_tieoff.phy_cas_n_reg[3:2]2default:default29
%gen_div4_ca_tieoff.phy_ras_n_reg[3:2]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
31392default:default8@Z8-4471
Ë
merging register '%s' into '%s'3619*oasys28
$gen_div4_ca_tieoff.phy_we_n_reg[3:2]2default:default29
%gen_div4_ca_tieoff.phy_ras_n_reg[3:2]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
31402default:default8@Z8-4471
Ò
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
Ò
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
Ò
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
Ò
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
Ü
merging register '%s' into '%s'3619*oasys2H
4gen_no_mirror.div_clk_loop[1].phy_address_reg[27:14]2default:default2G
3gen_no_mirror.div_clk_loop[0].phy_address_reg[13:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45242default:default8@Z8-4471
˝
merging register '%s' into '%s'3619*oasys2C
/gen_no_mirror.div_clk_loop[1].phy_bank_reg[5:3]2default:default2C
/gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45252default:default8@Z8-4471
Ü
merging register '%s' into '%s'3619*oasys2H
4gen_no_mirror.div_clk_loop[2].phy_address_reg[41:28]2default:default2G
3gen_no_mirror.div_clk_loop[0].phy_address_reg[13:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45242default:default8@Z8-4471
˝
merging register '%s' into '%s'3619*oasys2C
/gen_no_mirror.div_clk_loop[2].phy_bank_reg[8:6]2default:default2C
/gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45252default:default8@Z8-4471
Ü
merging register '%s' into '%s'3619*oasys2H
4gen_no_mirror.div_clk_loop[3].phy_address_reg[55:42]2default:default2G
3gen_no_mirror.div_clk_loop[0].phy_address_reg[13:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45242default:default8@Z8-4471
˛
merging register '%s' into '%s'3619*oasys2D
0gen_no_mirror.div_clk_loop[3].phy_bank_reg[11:9]2default:default2C
/gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]2default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45252default:default8@Z8-4471
ƒ
merging register '%s' into '%s'3619*oasys2'
temp_wrcal_done_reg2default:default2%
wrcal_act_req_reg2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
11032default:default8@Z8-4471
Ÿ
merging register '%s' into '%s'3619*oasys21
po_coarse_tap_cnt_reg[1][2:0]2default:default21
po_coarse_tap_cnt_reg[0][2:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4112default:default8@Z8-4471
Ÿ
merging register '%s' into '%s'3619*oasys21
po_coarse_tap_cnt_reg[2][2:0]2default:default21
po_coarse_tap_cnt_reg[0][2:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4112default:default8@Z8-4471
Ÿ
merging register '%s' into '%s'3619*oasys21
po_coarse_tap_cnt_reg[3][2:0]2default:default21
po_coarse_tap_cnt_reg[0][2:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4112default:default8@Z8-4471
Ÿ
merging register '%s' into '%s'3619*oasys21
po_coarse_tap_cnt_reg[4][2:0]2default:default21
po_coarse_tap_cnt_reg[0][2:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4112default:default8@Z8-4471
Ÿ
merging register '%s' into '%s'3619*oasys21
po_coarse_tap_cnt_reg[5][2:0]2default:default21
po_coarse_tap_cnt_reg[0][2:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4112default:default8@Z8-4471
Ÿ
merging register '%s' into '%s'3619*oasys21
po_coarse_tap_cnt_reg[6][2:0]2default:default21
po_coarse_tap_cnt_reg[0][2:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4112default:default8@Z8-4471
Ÿ
merging register '%s' into '%s'3619*oasys21
po_coarse_tap_cnt_reg[7][2:0]2default:default21
po_coarse_tap_cnt_reg[0][2:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4112default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2/
po_fine_tap_cnt_reg[1][5:0]2default:default2/
po_fine_tap_cnt_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4122default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2/
po_fine_tap_cnt_reg[2][5:0]2default:default2/
po_fine_tap_cnt_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4122default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2/
po_fine_tap_cnt_reg[3][5:0]2default:default2/
po_fine_tap_cnt_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4122default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2/
po_fine_tap_cnt_reg[4][5:0]2default:default2/
po_fine_tap_cnt_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4122default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2/
po_fine_tap_cnt_reg[5][5:0]2default:default2/
po_fine_tap_cnt_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4122default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2/
po_fine_tap_cnt_reg[6][5:0]2default:default2/
po_fine_tap_cnt_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4122default:default8@Z8-4471
’
merging register '%s' into '%s'3619*oasys2/
po_fine_tap_cnt_reg[7][5:0]2default:default2/
po_fine_tap_cnt_reg[0][5:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4122default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_fall2_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7812default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_rise2_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7762default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_rise3_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7862default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_fall0_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8032default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_fall1_r_reg[0:0]2default:default2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8132default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_fall3_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8332default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_rise0_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7982default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_rise1_r_reg[0:0]2default:default2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8082default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_rise2_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8182default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_fall0_r_reg[1:1]2default:default2R
>gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1:1]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7612default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_fall2_r_reg[1:1]2default:default2R
>gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1:1]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7812default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_rise0_r_reg[1:1]2default:default2R
>gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1:1]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7562default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_rise2_r_reg[1:1]2default:default2R
>gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1:1]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7762default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early2_match_fall1_r_reg[1:1]2default:default2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1:1]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8132default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early2_match_fall3_r_reg[1:1]2default:default2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1:1]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8332default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early2_match_rise1_r_reg[1:1]2default:default2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1:1]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8082default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early2_match_rise3_r_reg[1:1]2default:default2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1:1]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8282default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early1_match_rise3_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg[2:2]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7862default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_fall0_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg[2:2]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8032default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_fall1_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg[2:2]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8132default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_fall2_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg[2:2]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8232default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_fall3_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg[2:2]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8332default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_rise0_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg[2:2]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7982default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_rise1_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg[2:2]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8082default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_rise2_r_reg[2:2]2default:default2U
Agen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg[2:2]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8182default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_fall0_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg[3:3]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7612default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_fall3_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3:3]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7912default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_rise0_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg[3:3]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7562default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_rise3_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3:3]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7862default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early2_match_fall1_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r_reg[3:3]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8132default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early2_match_fall2_r_reg[3:3]2default:default2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg[3:3]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8232default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early2_match_fall3_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3:3]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8332default:default8@Z8-4471
û
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early2_match_rise1_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_rise1_r_reg[3:3]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8082default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early2_match_rise2_r_reg[3:3]2default:default2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg[3:3]2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8182default:default8@Z8-4471
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44712default:default2
1002default:defaultZ17-14
Ù
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2°
ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
8912default:default8@Z8-3537
Ù
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2°
ä/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v2default:default2
8912default:default8@Z8-3537
¨
3inferred FSM for state register '%s' in module '%s'802*oasys2$
ocal_state_r_reg2default:default2:
&mig_7series_v2_0_ddr_phy_oclkdelay_cal2default:defaultZ8-802
≥
3inferred FSM for state register '%s' in module '%s'802*oasys2(
fine_adj_state_r_reg2default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:defaultZ8-802
Ì
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
27012default:default8@Z8-3537
Ì
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
25622default:default8@Z8-3537
Ò
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v2default:default2
6802default:default8@Z8-3537
Ò
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2û
á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v2default:default2
6802default:default8@Z8-3537
©
3inferred FSM for state register '%s' in module '%s'802*oasys2$
prbs_state_r_reg2default:default27
#mig_7series_v2_0_ddr_phy_prbs_rdlvl2default:defaultZ8-802
Ë
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
3802default:default8@Z8-3537
Ë
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2ï
˛/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3922default:default8@Z8-3537
´
3inferred FSM for state register '%s' in module '%s'802*oasys2
fsm_reg2default:default2B
.pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset2default:defaultZ8-802
π
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2)
txsync_fsm.fsm_tx_reg2default:default2=
)pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_sync2default:defaultZ8-3898
¶
3inferred FSM for state register '%s' in module '%s'802*oasys2
fsm_reg2default:default2=
)pcie_gen1x1_sub_sys_pcie_7x_0_0_rxeq_scan2default:defaultZ8-802
ß
3inferred FSM for state register '%s' in module '%s'802*oasys2

fsm_tx_reg2default:default2;
'pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_eq2default:defaultZ8-802
ß
3inferred FSM for state register '%s' in module '%s'802*oasys2

fsm_rx_reg2default:default2;
'pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_eq2default:defaultZ8-802
™
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2
fsm_reg2default:default2<
(pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_drp2default:defaultZ8-3898
Â
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2I
5GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg2default:default2
one-hot2default:default2
wr_chnl2default:defaultZ8-3354
ø
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2#
rlast_sm_cs_reg2default:default2
one-hot2default:default2
rd_chnl2default:defaultZ8-3354
‚
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_02default:default23
mig_7series_v2_0_infrastructure2default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1292default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_12default:default23
mig_7series_v2_0_infrastructure2default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1302default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_22default:default23
mig_7series_v2_0_infrastructure2default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1312default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_32default:default23
mig_7series_v2_0_infrastructure2default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1322default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_42default:default23
mig_7series_v2_0_infrastructure2default:default2ü
à/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1332default:default8@Z8-3848
Ú
0Net %s in module/entity %s does not have driver.3422*oasys2
	inh_group2default:default2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2¢
ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1532default:default8@Z8-3848
ÿ
0Net %s in module/entity %s does not have driver.3422*oasys2
	col_row_r2default:default2/
mig_7series_v2_0_arb_select2default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
3902default:default8@Z8-3848
÷
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
÷
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
Ê
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
Ê
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
Ê
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
Ê
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
Ê
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
Ê
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
ı
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
˜
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
Ï
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
Ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
Ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
Ï
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized32default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
ı
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
˜
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
Ò
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ù
Ü/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
‚
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
Ï
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
Ó
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized42default:default2ô
Ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-38482default:default2
1002default:defaultZ17-14
ﬂ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2$
ocal_state_r_reg2default:default2
one-hot2default:default2:
&mig_7series_v2_0_ddr_phy_oclkdelay_cal2default:defaultZ8-3354
Ê
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2(
fine_adj_state_r_reg2default:default2
one-hot2default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:defaultZ8-3354
ﬁ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
fsm_reg2default:default2
one-hot2default:default2B
.pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset2default:defaultZ8-3354
Ÿ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
fsm_reg2default:default2
one-hot2default:default2=
)pcie_gen1x1_sub_sys_pcie_7x_0_0_rxeq_scan2default:defaultZ8-3354
⁄
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2

fsm_tx_reg2default:default2
one-hot2default:default2;
'pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_eq2default:defaultZ8-3354
⁄
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2

fsm_rx_reg2default:default2
one-hot2default:default2;
'pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_eq2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
z
%s*synth2k
W+------+-----------------------------------------------------+------------+----------+
2default:default
z
%s*synth2k
W|      |RTL Partition                                        |Replication |Instances |
2default:default
z
%s*synth2k
W+------+-----------------------------------------------------+------------+----------+
2default:default
z
%s*synth2k
W|1     |mig_7series_v2_0_ddr_byte_lane__parameterized4__GC0  |           1|       495|
2default:default
z
%s*synth2k
W|2     |mig_7series_v2_0_ddr_phy_4lanes__parameterized0__GC0 |           1|      1575|
2default:default
z
%s*synth2k
W|3     |mig_7series_v2_0_ddr_mc_phy__GC0                     |           1|      8260|
2default:default
z
%s*synth2k
W|4     |mig_7series_v2_0_ddr_mc_phy_wrapper__GC0             |           1|       633|
2default:default
z
%s*synth2k
W|5     |mig_7series_v2_0_ddr_phy_top__GC0                    |           1|     29713|
2default:default
z
%s*synth2k
W|6     |mig_7series_v2_0_mc                                  |           1|      4374|
2default:default
z
%s*synth2k
W|7     |mig_7series_v2_0_memc_ui_top_axi__GC0                |           1|      7516|
2default:default
z
%s*synth2k
W|8     |pcie_gen1x1_sub_sys_mig_7series_0_0_mig__GC0         |           1|       304|
2default:default
z
%s*synth2k
W|9     |pcie_gen1x1_sub_sys__GC0                             |           1|     24334|
2default:default
z
%s*synth2k
W+------+-----------------------------------------------------+------------+----------+
2default:default
|
%s*synth2m
YPart Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
2default:default
≥
%s*synth2£
éFinished Loading Part and Timing Information : Time (s): cpu = 00:04:02 ; elapsed = 00:04:07 . Memory (MB): peak = 1814.516 ; gain = 1121.625
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 10    
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 9     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 12    
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 14    
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 11    
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 64    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 59    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 53    
2default:default
Q
%s*synth2B
.	   3 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 27    
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 66    
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 117   
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit         XORs := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 10    
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 10    
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 10    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              577 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              576 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              516 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	              320 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               68 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               56 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               46 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 23    
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 22    
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 170   
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 164   
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 83    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 220   
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 122   
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 127   
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2725  
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                  3x6  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input     56 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	   9 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     28 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  21 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 31    
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     21 Bit        Muxes := 22    
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 30    
2default:default
Q
%s*synth2B
.	  15 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  10 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 43    
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  13 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 222   
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   9 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  36 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  36 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  13 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  30 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  14 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 228   
2default:default
Q
%s*synth2B
.	  16 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 76    
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  22 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 137   
2default:default
Q
%s*synth2B
.	  17 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 93    
2default:default
Q
%s*synth2B
.	  11 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  14 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  29 Input      3 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 162   
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	  22 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  14 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	  34 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 283   
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	  29 Input      1 Bit        Muxes := 50    
2default:default
Q
%s*synth2B
.	  34 Input      1 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 23    
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 45    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1409  
2default:default
Q
%s*synth2B
.	  22 Input      1 Bit        Muxes := 44    
2default:default
Q
%s*synth2B
.	  14 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 194   
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit        Muxes := 27    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
G
%s*synth28
$Module pcie_gen1x1_sub_sys_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module mig_7series_v2_0_clk_ibuf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_round_robin_arb 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_round_robin_arb__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
H
%s*synth29
%Module mig_7series_v2_0_rank_common 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 22    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_rank_cntrl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
F
%s*synth27
#Module mig_7series_v2_0_rank_mach 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module mig_7series_v2_0_bank_common 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_round_robin_arb__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_round_robin_arb__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_round_robin_arb__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_round_robin_arb__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
H
%s*synth29
%Module mig_7series_v2_0_arb_row_col 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_arb_select 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     21 Bit        Muxes := 22    
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 19    
2default:default
D
%s*synth25
!Module mig_7series_v2_0_arb_mux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_bank_compare 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_bank_state 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 16    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_bank_queue 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
G
%s*synth28
$Module mig_7series_v2_0_bank_cntrl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_bank_compare__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_state__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 16    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_queue__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_cntrl__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_bank_compare__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_state__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 16    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_queue__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_cntrl__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_bank_compare__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_state__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 16    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_queue__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_cntrl__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module mig_7series_v2_0_bank_mach 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module mig_7series_v2_0_col_mach 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
?
%s*synth20
Module mig_7series_v2_0_mc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               56 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
[
%s*synth2L
8Module mig_7series_v2_0_ddr_phy_4lanes__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 43    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 48    
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
`
%s*synth2Q
=Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.Module mig_7series_v2_0_ddr_byte_group_io__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_byte_lane__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
`
%s*synth2Q
=Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
b
%s*synth2S
?Module mig_7series_v2_0_ddr_byte_group_io__parameterized0__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
]
%s*synth2N
:Module mig_7series_v2_0_ddr_byte_lane__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
a
%s*synth2R
>Module mig_7series_v2_0_ddr_byte_group_io__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
]
%s*synth2N
:Module mig_7series_v2_0_ddr_byte_lane__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
a
%s*synth2R
>Module mig_7series_v2_0_ddr_byte_group_io__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
]
%s*synth2N
:Module mig_7series_v2_0_ddr_byte_lane__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_phy_4lanes__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 62    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 62    
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_if_post_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_byte_group_io 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_byte_lane 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
a
%s*synth2R
>Module mig_7series_v2_0_ddr_byte_group_io__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
a
%s*synth2R
>Module mig_7series_v2_0_ddr_byte_group_io__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
K
%s*synth2<
(Module mig_7series_v2_0_ddr_phy_4lanes 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 62    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 62    
2default:default
G
%s*synth28
$Module mig_7series_v2_0_ddr_mc_phy 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 6     
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_ddr_of_pre_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
O
%s*synth2@
,Module mig_7series_v2_0_ddr_mc_phy_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_ddr_prbs_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_ddr_phy_init 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 15    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 89    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   9 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 74    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 31    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 3     
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_phy_wrcal 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 303   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 64    
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 16    
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_phy_wrlvl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 19    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 35    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 41    
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 41    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  30 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	  29 Input      3 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 116   
2default:default
Q
%s*synth2B
.	  29 Input      1 Bit        Muxes := 50    
2default:default
V
%s*synth2G
3Module mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
R
%s*synth2C
/Module mig_7series_v2_0_ddr_phy_oclkdelay_cal 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 26    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 161   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 27    
2default:default
Q
%s*synth2B
.	  21 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	  22 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  22 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 64    
2default:default
Q
%s*synth2B
.	  22 Input      1 Bit        Muxes := 44    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 42    
2default:default
U
%s*synth2F
2Module mig_7series_v2_0_ddr_phy_dqs_found_cal_hr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 11    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  16 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	  17 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 33    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 20    
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_phy_rdlvl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 14    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              320 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 18    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 37    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 685   
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                  3x6  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 48    
2default:default
Q
%s*synth2B
.	  36 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  36 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  34 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 255   
2default:default
Q
%s*synth2B
.	  34 Input      1 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 64    
2default:default
O
%s*synth2@
,Module mig_7series_v2_0_ddr_phy_prbs_rdlvl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 159   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  13 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  13 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	  14 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  14 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 64    
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_ddr_phy_tempmon 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 25    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_calib_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 34    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 33    
2default:default
H
%s*synth29
%Module mig_7series_v2_0_ddr_phy_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     56 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
F
%s*synth27
#Module mig_7series_v2_0_mem_intfc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module mig_7series_v2_0_ui_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_ui_wr_data 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              576 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_ui_rd_data 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
C
%s*synth24
 Module mig_7series_v2_0_ui_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_ddr_axic_register_slice__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule mig_7series_v2_0_ddr_axic_register_slice__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule mig_7series_v2_0_ddr_axic_register_slice__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_ddr_axic_register_slice__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule mig_7series_v2_0_ddr_axic_register_slice__parameterized2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module mig_7series_v2_0_ddr_axi_register_slice__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_ddr_axic_register_slice__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module mig_7series_v2_0_ddr_axic_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module mig_7series_v2_0_ddr_axi_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_axi_mc_incr_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_axi_mc_wrap_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
R
%s*synth2C
/Module mig_7series_v2_0_axi_mc_cmd_translator 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_axi_mc_wr_cmd_fsm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_axi_mc_aw_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_axi_mc_w_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
H
%s*synth29
%Module mig_7series_v2_0_axi_mc_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_axi_mc_b_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_axi_mc_incr_cmd__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_axi_mc_wrap_cmd__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
b
%s*synth2S
?Module mig_7series_v2_0_axi_mc_cmd_translator__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
K
%s*synth2<
(Module mig_7series_v2_0_axi_mc_cmd_fsm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_axi_mc_ar_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
X
%s*synth2I
5Module mig_7series_v2_0_axi_mc_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
X
%s*synth2I
5Module mig_7series_v2_0_axi_mc_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_axi_mc_r_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
O
%s*synth2@
,Module mig_7series_v2_0_axi_mc_cmd_arbiter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     28 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
C
%s*synth24
 Module mig_7series_v2_0_axi_mc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_memc_ui_top_axi 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_iodelay_ctrl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 1     
2default:default
D
%s*synth25
!Module mig_7series_v2_0_tempmon 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
K
%s*synth2<
(Module mig_7series_v2_0_infrastructure 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
S
%s*synth2D
0Module pcie_gen1x1_sub_sys_mig_7series_0_0_mig 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module pcie_gen1x1_sub_sys_mig_7series_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module wrap_brst 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module axi_bram_ctrl_v3_0_SRL_FIFO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
3
%s*synth2$
Module wr_chnl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 70    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 28    
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 13    
2default:default
8
%s*synth2)
Module wrap_brst__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
3
%s*synth2$
Module rd_chnl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 89    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 49    
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 23    
2default:default
4
%s*synth2%
Module full_axi 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module axi_bram_ctrl_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module axi_bram_ctrl__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module pselect_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
;
%s*synth2,
Module address_decoder 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module slave_attachment 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
9
%s*synth2*
Module axi_lite_ipif 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module cdc_sync 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
5
%s*synth2&
Module GPIO_Core 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module axi_gpio__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
N
%s*synth2?
+Module pcie_gen1x1_sub_sys_axi_gpio_LED_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
8
%s*synth2)
Module pselect_f__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
H
%s*synth29
%Module pselect_f__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
H
%s*synth29
%Module pselect_f__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
H
%s*synth29
%Module pselect_f__parameterized2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
>
%s*synth2/
Module address_decoder__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
?
%s*synth20
Module slave_attachment__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
<
%s*synth2-
Module axi_lite_ipif__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module cdc_sync__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
8
%s*synth2)
Module GPIO_Core__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module axi_gpio__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
M
%s*synth2>
*Module pcie_gen1x1_sub_sys_axi_gpio_sw_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
X
%s*synth2I
5Module axi_dwidth_converter_v2_1_axi4lite_downsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 19    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 18    
2default:default
I
%s*synth2:
&Module axi_dwidth_converter_v2_1_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_gen1x1_sub_sys_auto_ds_5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
^
%s*synth2O
;Module axi_protocol_converter_v2_1_axi_protocol_converter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_gen1x1_sub_sys_auto_pc_2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module m00_couplers_imp_1ULZJWI 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module axi_dwidth_converter_v2_1_axi4lite_downsizer__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 19    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 18    
2default:default
L
%s*synth2=
)Module axi_dwidth_converter_v2_1_top__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_gen1x1_sub_sys_auto_ds_6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module m01_couplers_imp_8TWPTO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module axi_dwidth_converter_v2_1_axi4lite_downsizer__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 19    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 18    
2default:default
L
%s*synth2=
)Module axi_dwidth_converter_v2_1_top__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_gen1x1_sub_sys_auto_ds_7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module m02_couplers_imp_1VY5CJJ 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module reset_blk_ramfifo__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
8
%s*synth2)
Module input_blk__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module output_blk__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module dmem__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module memory__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__30 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__29 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__28 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__27 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
:
%s*synth2+
Module clk_x_pntrs__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 6     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
:
%s*synth2+
Module rd_bin_cntr__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module compare__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
7
%s*synth2(
Module compare__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
A
%s*synth22
Module rd_status_flags_as__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
Module rd_fwft__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
7
%s*synth2(
Module rd_logic__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module wr_bin_cntr__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
7
%s*synth2(
Module compare__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
7
%s*synth2(
Module compare__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
A
%s*synth22
Module wr_status_flags_as__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module wr_logic__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module fifo_generator_ramfifo__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module fifo_generator_top__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module reset_blk_ramfifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
E
%s*synth26
"Module input_blk__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module output_blk__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module dmem__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module memory__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              577 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module synchronizer_ff__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module synchronizer_ff__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module synchronizer_ff__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module synchronizer_ff__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module synchronizer_ff__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
;
%s*synth2,
Module synchronizer_ff 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
7
%s*synth2(
Module clk_x_pntrs 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 6     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
7
%s*synth2(
Module rd_bin_cntr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
6
%s*synth2'
Module compare__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
3
%s*synth2$
Module compare 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
>
%s*synth2/
Module rd_status_flags_as 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
3
%s*synth2$
Module rd_fwft 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
4
%s*synth2%
Module rd_logic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module wr_bin_cntr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
6
%s*synth2'
Module compare__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
6
%s*synth2'
Module compare__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
>
%s*synth2/
Module wr_status_flags_as 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
4
%s*synth2%
Module wr_logic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module reset_blk_ramfifo__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
E
%s*synth26
"Module input_blk__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module output_blk__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module dmem__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module memory__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
:
%s*synth2+
Module clk_x_pntrs__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 6     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
:
%s*synth2+
Module rd_bin_cntr__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module compare__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
7
%s*synth2(
Module compare__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
A
%s*synth22
Module rd_status_flags_as__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
Module rd_fwft__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
7
%s*synth2(
Module rd_logic__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module wr_bin_cntr__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
7
%s*synth2(
Module compare__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
6
%s*synth2'
Module compare__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
A
%s*synth22
Module wr_status_flags_as__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module wr_logic__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module reset_blk_ramfifo__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
5
%s*synth2&
Module input_blk 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module output_blk 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
Module dmem 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
2
%s*synth2#
Module memory 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
:
%s*synth2+
Module clk_x_pntrs__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 6     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
:
%s*synth2+
Module rd_bin_cntr__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module compare__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
7
%s*synth2(
Module compare__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
A
%s*synth22
Module rd_status_flags_as__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
Module rd_fwft__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
7
%s*synth2(
Module rd_logic__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module wr_bin_cntr__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
6
%s*synth2'
Module compare__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
6
%s*synth2'
Module compare__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
A
%s*synth22
Module wr_status_flags_as__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module wr_logic__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module fifo_generator_ramfifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module fifo_generator_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module reset_blk_ramfifo__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
E
%s*synth26
"Module input_blk__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module output_blk__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module dmem__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module memory__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              516 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
?
%s*synth20
Module synchronizer_ff__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module synchronizer_ff__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module synchronizer_ff__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module synchronizer_ff__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
:
%s*synth2+
Module clk_x_pntrs__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 6     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
:
%s*synth2+
Module rd_bin_cntr__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module compare__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
7
%s*synth2(
Module compare__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
A
%s*synth22
Module rd_status_flags_as__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
Module rd_fwft__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
7
%s*synth2(
Module rd_logic__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module wr_bin_cntr__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
6
%s*synth2'
Module compare__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
6
%s*synth2'
Module compare__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
A
%s*synth22
Module wr_status_flags_as__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module wr_logic__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module fifo_generator_v11_0_synth 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module fifo_generator_v11_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
X
%s*synth2I
5Module axi_clock_converter_v2_1_axi_clock_converter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_gen1x1_sub_sys_auto_cc_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
n
%s*synth2_
KModule axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_gen1x1_sub_sys_auto_pc_3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_infrastructure_v1_1_axi2vector 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module axi_register_slice_v2_1_axic_register_slice__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module axi_register_slice_v2_1_axic_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_infrastructure_v1_1_vector2axi 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module axi_register_slice_v2_1_axi_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_command_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               46 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
O
%s*synth2@
,Module axi_dwidth_converter_v2_1_a_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
O
%s*synth2@
,Module axi_dwidth_converter_v2_1_w_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 129   
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 133   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 130   
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 131   
2default:default
S
%s*synth2D
0Module generic_baseblocks_v2_1_command_fifo__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               46 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
_
%s*synth2P
<Module axi_dwidth_converter_v2_1_a_upsizer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
O
%s*synth2@
,Module axi_dwidth_converter_v2_1_r_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              512 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
^
%s*synth2O
;Module axi_infrastructure_v1_1_axi2vector__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized3__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              516 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
^
%s*synth2O
;Module axi_infrastructure_v1_1_vector2axi__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
f
%s*synth2W
CModule axi_register_slice_v2_1_axi_register_slice__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module axi_dwidth_converter_v2_1_axi_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module axi_dwidth_converter_v2_1_top__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_gen1x1_sub_sys_auto_us_8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module m03_couplers_imp_7J72IP 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module axi_dwidth_converter_v2_1_axi4lite_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
Y
%s*synth2J
6Module axi_dwidth_converter_v2_1_top__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module pcie_gen1x1_sub_sys_auto_us_9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module s00_couplers_imp_5VZGPS 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module axi_crossbar_v2_1_addr_arbiter_sasd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module generic_baseblocks_v2_1_carry_and 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module generic_baseblocks_v2_1_comparator_static 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_addr_decoder 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module axi_crossbar_v2_1_splitter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
V
%s*synth2G
3Module axi_crossbar_v2_1_splitter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module generic_baseblocks_v2_1_mux_enc__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
N
%s*synth2?
+Module generic_baseblocks_v2_1_mux_enc__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
N
%s*synth2?
+Module generic_baseblocks_v2_1_mux_enc__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
^
%s*synth2O
;Module generic_baseblocks_v2_1_mux_enc__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module generic_baseblocks_v2_1_mux_enc__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               68 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
K
%s*synth2<
(Module generic_baseblocks_v2_1_mux_enc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_decerr_slave 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
K
%s*synth2<
(Module axi_crossbar_v2_1_crossbar_sasd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_axi_crossbar 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module pcie_gen1x1_sub_sys_xbar_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module pcie_gen1x1_sub_sys_axi_mem_intercon_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module blk_mem_gen_v8_1_blk_mem_input_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module blk_mem_gen_v8_1_blk_mem_output_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module blk_mem_gen_v8_1_bindec__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
C
%s*synth24
 Module blk_mem_gen_v8_1_bindec 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
D
%s*synth25
!Module blk_mem_gen_prim_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module blk_mem_gen_v8_1_blk_mem_gen_prim_width 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
c
%s*synth2T
@Module blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
c
%s*synth2T
@Module blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
c
%s*synth2T
@Module blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
c
%s*synth2T
@Module blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
c
%s*synth2T
@Module blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
c
%s*synth2T
@Module blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
c
%s*synth2T
@Module blk_mem_gen_v8_1_blk_mem_gen_prim_width__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module blk_mem_gen_v8_1_blk_mem_gen_mux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
\
%s*synth2M
9Module blk_mem_gen_v8_1_blk_mem_gen_mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
U
%s*synth2F
2Module blk_mem_gen_v8_1_blk_mem_gen_generic_cstr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module blk_mem_gen_v8_1_blk_mem_gen_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module blk_mem_gen_v8_1_synth 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module blk_mem_gen_v8_1__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module pcie_gen1x1_sub_sys_blk_mem_gen_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
a
%s*synth2R
>Module pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx_pipeline 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 14    
2default:default
a
%s*synth2R
>Module pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx_null_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
X
%s*synth2I
5Module pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_rx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
a
%s*synth2R
>Module pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx_pipeline 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
b
%s*synth2S
?Module pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx_thrtl_ctl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 18    
2default:default
X
%s*synth2I
5Module pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_tx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module pcie_gen1x1_sub_sys_pcie_7x_0_0_axi_basic_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_7x__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_7x__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_7x__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_7x__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
\
%s*synth2M
9Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_brams_7x__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_7x__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_7x__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module BRAM_TDP_MACRO__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_7x__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module BRAM_TDP_MACRO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
X
%s*synth2I
5Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_brams_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
\
%s*synth2M
9Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_bram_top_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_misc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_lane 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
^
%s*synth2O
;Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_pipe_pipeline 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pcie_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
V
%s*synth2G
3Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_clock 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Z
%s*synth2K
7Module pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 28    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	  15 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
V
%s*synth2G
3Module pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit        Muxes := 6     
2default:default
U
%s*synth2F
2Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_user 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
Y
%s*synth2J
6Module pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_rate 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  14 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  14 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
U
%s*synth2F
2Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_sync 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
X
%s*synth2I
5Module pcie_gen1x1_sub_sys_pcie_7x_0_0_gtp_pipe_drp 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
U
%s*synth2F
2Module pcie_gen1x1_sub_sys_pcie_7x_0_0_rxeq_scan 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
S
%s*synth2D
0Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_eq 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
T
%s*synth2E
1Module pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_drp 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  10 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 3     
2default:default
X
%s*synth2I
5Module pcie_gen1x1_sub_sys_pcie_7x_0_0_qpll_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_common 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
X
%s*synth2I
5Module pcie_gen1x1_sub_sys_pcie_7x_0_0_pipe_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
a
%s*synth2R
>Module pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_rx_valid_filter_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
R
%s*synth2C
/Module pcie_gen1x1_sub_sys_pcie_7x_0_0_gt_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
A
%s*synth22
Module pcie_7x_v3_0_core_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
<
%s*synth2-
Module pcie_7x_v3_0_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module pcie_gen1x1_sub_sys_pcie_7x_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module PIO_RX_ENGINE 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   9 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module PIO_TX_ENGINE 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   6 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  11 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
2
%s*synth2#
Module PIO_EP 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module PIO_TO_CTRL 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
/
%s*synth2 
Module PIO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
7
%s*synth2(
Module pcie_app_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module axi_lite_master_if 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
9
%s*synth2*
Module axiLite_debug 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
N
%s*synth2?
+Module pcie_axi_stream_to_axi_lite_bridge 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
f
%s*synth2W
CModule pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
Module lpf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
3
%s*synth2$
Module upcnt_n 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
4
%s*synth2%
Module sequence 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
J
%s*synth2;
'Module proc_sys_reset__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
X
%s*synth2I
5Module pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
2
%s*synth2#
Module lpf__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
6
%s*synth2'
Module upcnt_n__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
7
%s*synth2(
Module sequence__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
M
%s*synth2>
*Module proc_sys_reset__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
W
%s*synth2H
4Module pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module pcie_gen1x1_sub_sys 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2K
7\has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 2default:default2=
)blk_mem_gen_v8_1_blk_mem_gen_generic_cstr2default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2K
7\has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 2default:default2=
)blk_mem_gen_v8_1_blk_mem_gen_generic_cstr2default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys25
!\arb_row_col0/sent_col_lcl_r_reg 2default:default2,
mig_7series_v2_0_arb_mux2default:defaultZ8-3332
≈
ESequential element (%s) is unused and will be removed from module %s.3332*oasys27
#\arb_select0/col_mux.col_rmw_r_reg 2default:default2,
mig_7series_v2_0_arb_mux2default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys28
$\arb_select0/col_mux.col_size_r_reg 2default:default2,
mig_7series_v2_0_arb_mux2default:defaultZ8-3332
≈
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2/
mig_7series_v2_0_bank_cntrl2default:defaultZ8-3332
≈
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2/
mig_7series_v2_0_bank_cntrl2default:defaultZ8-3332
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:defaultZ8-3332
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:defaultZ8-3332
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:defaultZ8-3332
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:defaultZ8-3332
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:defaultZ8-3332
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2c
O\rank_mach0/rank_common0/periodic_read_request.periodic_rd_arb0/grant_r_reg[0] 2default:default2'
mig_7series_v2_0_mc2default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[31] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[30] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[29] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[28] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[27] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[26] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[25] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[24] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[23] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[22] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[21] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[20] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[19] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[18] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[17] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[16] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[15] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[14] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[13] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[12] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[31] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[30] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[29] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[28] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[27] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[26] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[25] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[24] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[23] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[22] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[21] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[20] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[19] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[18] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[17] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[16] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[15] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[14] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[13] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
¿
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[12] 2default:default26
"mig_7series_v2_0_ddr_phy_4lanes__22default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[31] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[30] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[29] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[28] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[27] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[26] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[25] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[24] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[23] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[22] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[21] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[20] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[19] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[18] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[17] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[16] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[15] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[14] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[13] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[12] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[31] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[30] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[29] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[28] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[27] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[26] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[25] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[24] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[23] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[22] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[21] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[20] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[19] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[18] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[17] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[16] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[15] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[14] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[13] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\rclk_delay_reg[12] 2default:default23
mig_7series_v2_0_ddr_phy_4lanes2default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
\oclkdelay_start_dly_r_reg[14] 2default:default21
mig_7series_v2_0_ddr_phy_init2default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
\oclkdelay_start_dly_r_reg[13] 2default:default21
mig_7series_v2_0_ddr_phy_init2default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
\oclkdelay_start_dly_r_reg[12] 2default:default21
mig_7series_v2_0_ddr_phy_init2default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
\oclkdelay_start_dly_r_reg[11] 2default:default21
mig_7series_v2_0_ddr_phy_init2default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
\oclkdelay_start_dly_r_reg[10] 2default:default21
mig_7series_v2_0_ddr_phy_init2default:defaultZ8-3332
≈
ESequential element (%s) is unused and will be removed from module %s.3332*oasys22
\oclkdelay_start_dly_r_reg[9] 2default:default21
mig_7series_v2_0_ddr_phy_init2default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
Ö
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2-
oclkdelay_start_dly_r_reg2default:default2
152default:default2
142default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10222default:default8@Z8-3936
Å
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
wrcal_start_dly_r_reg2default:default2
152default:default2
142default:default2ò
Å/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10202default:default8@Z8-3936
ï
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2M
9inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg2default:default2
682default:default2
672default:default2â
Ú/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_xbar_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
´
%s*synth2õ
ÜFinished Cross Boundary Optimization : Time (s): cpu = 00:04:08 ; elapsed = 00:04:12 . Memory (MB): peak = 1814.516 ; gain = 1121.625
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
6
%s*synth2'

Distributed RAM: 
2default:default
¶
%s*synth2ñ
Å+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+---------------+---------------------------------------------------------------------------------------------------------------------------+
2default:default
ß
%s*synth2ó
Ç|Module Name                                          | RTL Object                                                                                                                                     | Inference Criteria | Size (depth X width) | Primitives    | Hierarchical Name                                                                                                         | 
2default:default
¶
%s*synth2ñ
Å+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+---------------+---------------------------------------------------------------------------------------------------------------------------+
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_byte_lane__parameterized4__GC0  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                      | Implied            | 16 X 80              | RAM32M x 14   | ram__51                                                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes__parameterized0__GC0 | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                      | Implied            | 16 X 80              | RAM32M x 14   | ram__53                                                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes__parameterized0__GC0 | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                      | Implied            | 16 X 80              | RAM32M x 14   | ram__55                                                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                          | Implied            | 4 X 80               | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__57                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                      | Implied            | 16 X 80              | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__59                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                          | Implied            | 4 X 80               | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__61                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                      | Implied            | 16 X 80              | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__63                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                          | Implied            | 4 X 80               | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__65                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                      | Implied            | 16 X 80              | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__67                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                          | Implied            | 4 X 80               | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__69                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                      | Implied            | 16 X 80              | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__71                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                          | Implied            | 4 X 80               | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__73                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                      | Implied            | 16 X 80              | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__75                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                          | Implied            | 4 X 80               | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__77                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                      | Implied            | 16 X 80              | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__79                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                          | Implied            | 4 X 80               | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__81                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                      | Implied            | 16 X 80              | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__83                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                          | Implied            | 4 X 80               | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__85                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|mig_7series_v2_0_ddr_phy_4lanes                      | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                      | Implied            | 16 X 80              | RAM32M x 14   | mig_7series_v2_0_ddr_phy_4lanes/ram__87                                                                                   | 
2default:default
ß
%s*synth2ó
Ç|axi_clock_converter_v2_1_axi_clock_converter         | gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 16 X 62              | RAM32M x 11   | pcie_gen1x1_sub_sys_axi_mem_intercon_0/pcie_gen1x1_sub_sys_auto_cc_1/axi_clock_converter_v2_1_axi_clock_converter/ram__89 | 
2default:default
ß
%s*synth2ó
Ç|axi_clock_converter_v2_1_axi_clock_converter         | gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 16 X 577             | RAM32M x 97   | pcie_gen1x1_sub_sys_axi_mem_intercon_0/pcie_gen1x1_sub_sys_auto_cc_1/axi_clock_converter_v2_1_axi_clock_converter/ram__91 | 
2default:default
ß
%s*synth2ó
Ç|axi_clock_converter_v2_1_axi_clock_converter         | gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 16 X 3               | RAM32M x 1    | pcie_gen1x1_sub_sys_axi_mem_intercon_0/pcie_gen1x1_sub_sys_auto_cc_1/axi_clock_converter_v2_1_axi_clock_converter/ram__93 | 
2default:default
ß
%s*synth2ó
Ç|axi_clock_converter_v2_1_axi_clock_converter         | gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg  | User Attribute     | 16 X 62              | RAM32M x 11   | pcie_gen1x1_sub_sys_axi_mem_intercon_0/pcie_gen1x1_sub_sys_auto_cc_1/axi_clock_converter_v2_1_axi_clock_converter/ram__95 | 
2default:default
ß
%s*synth2ó
Ç|axi_clock_converter_v2_1_axi_clock_converter         | gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg  | User Attribute     | 16 X 516             | RAM32M x 86   | pcie_gen1x1_sub_sys_axi_mem_intercon_0/pcie_gen1x1_sub_sys_auto_cc_1/axi_clock_converter_v2_1_axi_clock_converter/ram__97 | 
2default:default
ß
%s*synth2ó
Ç+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+---------------+---------------------------------------------------------------------------------------------------------------------------+

2default:default
∆
%s*synth2∂
°Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
ê
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2ß
ípcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\pi_dqs_found_lanes_r1_reg[6] 2default:defaultZ8-3333
˘
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ê
|pcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_wrlvl /\add_smallest_reg[0][5] 2default:defaultZ8-3333
‰
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2|
hpcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_dlyinc_dq_r_reg2default:defaultZ8-3333
Ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ú
ápcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r_reg[5] 2default:defaultZ8-3333
È
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ä
lpcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/ddr_phy_tempmon_0/\tempmon_state_reg[2] 2default:defaultZ8-3333
Í
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Å
mpcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\odd_cwl.phy_cas_n_reg[0] 2default:defaultZ8-3333
Ê
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2~
jpcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\calib_cas_slot_reg[0] 2default:defaultZ8-3333
Ê
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2~
jpcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/\calib_cas_slot_reg[1] 2default:defaultZ8-3333
¯
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2è
{pcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\oclk_calib.u_ddr_phy_oclkdelay_cal /po_stg3_incdec_reg2default:defaultZ8-3333
Ç
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ô
Ñpcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_stg2_f_incdec_reg2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2i
Upcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/dbg_pi_f_en_r_reg2default:defaultZ8-3333
ÿ
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2p
\pcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\calib_zero_ctrl_reg[2] 2default:defaultZ8-3333
í
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2©
îpcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\pi_dqs_found_any_bank_r_reg[1] 2default:defaultZ8-3333
‡
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
dpcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_init/temp_lmr_done_reg2default:defaultZ8-3333
ë
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2®
ìpcie_gen1x1_sub_sys_i/mig_7series_0/\u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[1] 2default:defaultZ8-3333
é
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2•
êpcie_gen1x1_sub_sys_i/mig_7series_0/\u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] 2default:defaultZ8-3333
ë
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2®
ìpcie_gen1x1_sub_sys_i/mig_7series_0/\u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[1] 2default:defaultZ8-3333
œ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2g
Spcie_gen1x1_sub_sys_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[31] 2default:defaultZ8-3333
œ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2g
Spcie_gen1x1_sub_sys_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[31] 2default:defaultZ8-3333
Â
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2}
ipcie_gen1x1_sub_sys_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r_reg 2default:defaultZ8-3333
⁄
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2r
^pcie_gen1x1_sub_sys_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_addr_r1_reg[2] 2default:defaultZ8-3333
Ÿ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2q
]pcie_gen1x1_sub_sys_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2±
úpcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_migi_6/\temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state_reg[2] 2default:defaultZ8-3333
ê
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2ß
ípcie_gen1x1_sub_sys_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\pi_dqs_found_lanes_r1_reg[7] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2≈
∞pcie_gen1x1_sub_sys_i/mig_7series_0/\u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2≈
∞pcie_gen1x1_sub_sys_i/mig_7series_0/\u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2≈
∞pcie_gen1x1_sub_sys_i/mig_7series_0/\u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2≈
∞pcie_gen1x1_sub_sys_i/mig_7series_0/\u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2] 2default:defaultZ8-3333
œ
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2g
Spcie_gen1x1_sub_sys_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[25] 2default:defaultZ8-3333
œ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2g
Spcie_gen1x1_sub_sys_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[26] 2default:defaultZ8-3333
œ
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2g
Spcie_gen1x1_sub_sys_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[25] 2default:defaultZ8-3333
œ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2g
Spcie_gen1x1_sub_sys_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[26] 2default:defaultZ8-3333
†
%s*synth2ê
|Finished Area Optimization : Time (s): cpu = 00:04:50 ; elapsed = 00:04:55 . Memory (MB): peak = 1876.129 ; gain = 1183.238
2default:default
Ø
%s*synth2ü
äFinished Applying XDC Timing Constraints : Time (s): cpu = 00:04:51 ; elapsed = 00:04:56 . Memory (MB): peak = 1963.129 ; gain = 1270.238
2default:default
¢
%s*synth2í
~Finished Timing Optimization : Time (s): cpu = 00:04:56 ; elapsed = 00:05:01 . Memory (MB): peak = 2003.137 ; gain = 1310.246
2default:default
°
%s*synth2ë
}Finished Technology Mapping : Time (s): cpu = 00:05:22 ; elapsed = 00:05:27 . Memory (MB): peak = 2078.270 ; gain = 1385.379
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
õ
%s*synth2ã
wFinished IO Insertion : Time (s): cpu = 00:05:25 ; elapsed = 00:05:30 . Memory (MB): peak = 2078.270 ; gain = 1385.379
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
¨
%s*synth2ú
áFinished Renaming Generated Instances : Time (s): cpu = 00:05:25 ; elapsed = 00:05:30 . Memory (MB): peak = 2078.270 ; gain = 1385.379
2default:default
©
%s*synth2ô
ÑFinished Rebuilding User Hierarchy : Time (s): cpu = 00:05:27 ; elapsed = 00:05:32 . Memory (MB): peak = 2078.270 ; gain = 1385.379
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
ˇ
%s*synth2Ô
⁄+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
Ä
%s*synth2
€|Module Name                         | RTL Name                                                                                                                                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
ˇ
%s*synth2Ô
⁄+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[5]                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/gen_pat_match_div4.pat_data_match_valid_r_reg                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r6_reg                                                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
Ä
%s*synth2
€|pcie_gen1x1_sub_sys_mig_7series_0_0 | u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | NO                | 1      | 0       | 
2default:default
Ä
%s*synth2
€+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
<
%s*synth2-

Dynamic Shift Register:
2default:default
ó
%s*synth2á
s+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
2default:default
ò
%s*synth2à
t|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
2default:default
ó
%s*synth2á
s+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
2default:default
ò
%s*synth2à
t|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 32     | 46         | 0      | 46      | 0      | 0      | 0      | 
2default:default
ò
%s*synth2à
t|dsrl__1     | memory_reg[7]                 | 8      | 1          | 1      | 0       | 0      | 0      | 0      | 
2default:default
ò
%s*synth2à
t|dsrl__2     | memory_reg[31]                | 32     | 513        | 0      | 513     | 0      | 0      | 0      | 
2default:default
ò
%s*synth2à
t|dsrl__3     | memory_reg[29]                | 32     | 4          | 0      | 4       | 0      | 0      | 0      | 
2default:default
ò
%s*synth2à
t+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
J
%s*synth2;
'+------+----------------------+------+
2default:default
J
%s*synth2;
'|      |Cell                  |Count |
2default:default
J
%s*synth2;
'+------+----------------------+------+
2default:default
J
%s*synth2;
'|1     |BUFG                  |     4|
2default:default
J
%s*synth2;
'|2     |BUFGCTRL_1            |     1|
2default:default
J
%s*synth2;
'|3     |BUFH                  |     2|
2default:default
J
%s*synth2;
'|4     |BUFIO                 |     3|
2default:default
J
%s*synth2;
'|5     |CARRY4                |   154|
2default:default
J
%s*synth2;
'|6     |GND                   |     1|
2default:default
J
%s*synth2;
'|7     |GTPE2_CHANNEL_1       |     1|
2default:default
J
%s*synth2;
'|8     |GTPE2_COMMON          |     1|
2default:default
J
%s*synth2;
'|9     |IBUFDS_GTE2           |     1|
2default:default
J
%s*synth2;
'|10    |IDELAYCTRL            |     1|
2default:default
J
%s*synth2;
'|11    |IDELAYE2_1            |    64|
2default:default
J
%s*synth2;
'|12    |INV                   |     8|
2default:default
J
%s*synth2;
'|13    |IN_FIFO               |     8|
2default:default
J
%s*synth2;
'|14    |ISERDESE2_1           |    64|
2default:default
J
%s*synth2;
'|15    |LUT1                  |   556|
2default:default
J
%s*synth2;
'|16    |LUT2                  |  1184|
2default:default
J
%s*synth2;
'|17    |LUT3                  |  4351|
2default:default
J
%s*synth2;
'|18    |LUT4                  |  1451|
2default:default
J
%s*synth2;
'|19    |LUT5                  |  3096|
2default:default
J
%s*synth2;
'|20    |LUT6                  |  4497|
2default:default
J
%s*synth2;
'|21    |MMCME2_ADV            |     2|
2default:default
J
%s*synth2;
'|22    |MUXCY_L               |     3|
2default:default
J
%s*synth2;
'|23    |MUXF7                 |   470|
2default:default
J
%s*synth2;
'|24    |MUXF8                 |    66|
2default:default
J
%s*synth2;
'|25    |ODDR_1                |    17|
2default:default
J
%s*synth2;
'|26    |OSERDESE2_1           |    23|
2default:default
J
%s*synth2;
'|27    |OSERDESE2_2           |     8|
2default:default
J
%s*synth2;
'|28    |OSERDESE2_3           |    72|
2default:default
J
%s*synth2;
'|29    |OUT_FIFO_1            |     3|
2default:default
J
%s*synth2;
'|30    |OUT_FIFO_2            |     8|
2default:default
J
%s*synth2;
'|31    |PCIE_2_1              |     1|
2default:default
J
%s*synth2;
'|32    |PHASER_IN_PHY_1       |     8|
2default:default
J
%s*synth2;
'|33    |PHASER_OUT_PHY_1      |     3|
2default:default
J
%s*synth2;
'|34    |PHASER_OUT_PHY_2      |     8|
2default:default
J
%s*synth2;
'|35    |PHASER_REF            |     3|
2default:default
J
%s*synth2;
'|36    |PHY_CONTROL           |     3|
2default:default
J
%s*synth2;
'|37    |PLLE2_ADV_1           |     1|
2default:default
J
%s*synth2;
'|38    |RAM32M                |   631|
2default:default
J
%s*synth2;
'|39    |RAMB36E1_1            |     8|
2default:default
J
%s*synth2;
'|40    |RAMB36E1_2            |     8|
2default:default
J
%s*synth2;
'|41    |SRL16                 |     2|
2default:default
J
%s*synth2;
'|42    |SRL16E                |    26|
2default:default
J
%s*synth2;
'|43    |SRLC32E               |   603|
2default:default
J
%s*synth2;
'|44    |XADC                  |     1|
2default:default
J
%s*synth2;
'|45    |XORCY                 |     4|
2default:default
J
%s*synth2;
'|46    |FDCE                  |   310|
2default:default
J
%s*synth2;
'|47    |FDPE                  |   132|
2default:default
J
%s*synth2;
'|48    |FDR                   |     1|
2default:default
J
%s*synth2;
'|49    |FDRE                  | 15067|
2default:default
J
%s*synth2;
'|50    |FDSE                  |   259|
2default:default
J
%s*synth2;
'|51    |IBUF                  |    10|
2default:default
J
%s*synth2;
'|52    |IBUFGDS               |     1|
2default:default
J
%s*synth2;
'|53    |IOBUFDS_INTERMDISABLE |     8|
2default:default
J
%s*synth2;
'|54    |IOBUF_INTERMDISABLE   |    64|
2default:default
J
%s*synth2;
'|55    |OBUF                  |    30|
2default:default
J
%s*synth2;
'|56    |OBUFDS                |     1|
2default:default
J
%s*synth2;
'|57    |OBUFT                 |     8|
2default:default
J
%s*synth2;
'+------+----------------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
Ó
%s*synth2ﬁ
…+------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
2default:default
Ó
%s*synth2ﬁ
…|      |Instance                                                                                                                    |Module                                                     |Cells |
2default:default
Ó
%s*synth2ﬁ
…+------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
2default:default
Ó
%s*synth2ﬁ
…|1     |top                                                                                                                         |                                                           | 33321|
2default:default
Ó
%s*synth2ﬁ
…|2     |  pcie_gen1x1_sub_sys_i                                                                                                     |pcie_gen1x1_sub_sys                                        | 33304|
2default:default
Ó
%s*synth2ﬁ
…|3     |    mig_7series_0                                                                                                           |pcie_gen1x1_sub_sys_mig_7series_0_0                        | 19539|
2default:default
Ó
%s*synth2ﬁ
…|4     |      \u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl  |mig_7series_v2_0_ddr_phy_rdlvl                             |  2085|
2default:default
Ó
%s*synth2ﬁ
…|5     |    axi_bram_ctrl_0                                                                                                         |pcie_gen1x1_sub_sys_axi_bram_ctrl_0_0                      |   702|
2default:default
Ó
%s*synth2ﬁ
…|6     |    axi_gpio_LED                                                                                                            |pcie_gen1x1_sub_sys_axi_gpio_LED_0                         |    90|
2default:default
Ó
%s*synth2ﬁ
…|7     |      U0                                                                                                                    |axi_gpio__parameterized0                                   |    90|
2default:default
Ó
%s*synth2ﬁ
…|8     |    axi_gpio_sw                                                                                                             |pcie_gen1x1_sub_sys_axi_gpio_sw_1                          |    90|
2default:default
Ó
%s*synth2ﬁ
…|9     |      U0                                                                                                                    |axi_gpio__parameterized2                                   |    90|
2default:default
Ó
%s*synth2ﬁ
…|10    |    axi_mem_intercon                                                                                                        |pcie_gen1x1_sub_sys_axi_mem_intercon_0                     |  9831|
2default:default
Ó
%s*synth2ﬁ
…|11    |      \m00_couplers/auto_ds                                                                                                 |pcie_gen1x1_sub_sys_auto_ds_5                              |   206|
2default:default
Ó
%s*synth2ﬁ
…|12    |        inst                                                                                                                |axi_dwidth_converter_v2_1_top                              |   206|
2default:default
Ó
%s*synth2ﬁ
…|13    |      \m00_couplers/auto_pc                                                                                                 |pcie_gen1x1_sub_sys_auto_pc_2                              |     0|
2default:default
Ó
%s*synth2ﬁ
…|14    |      \m01_couplers/auto_ds                                                                                                 |pcie_gen1x1_sub_sys_auto_ds_6                              |   206|
2default:default
Ó
%s*synth2ﬁ
…|15    |        inst                                                                                                                |axi_dwidth_converter_v2_1_top__2                           |   206|
2default:default
Ó
%s*synth2ﬁ
…|16    |      \m02_couplers/auto_ds                                                                                                 |pcie_gen1x1_sub_sys_auto_ds_7                              |   206|
2default:default
Ó
%s*synth2ﬁ
…|17    |        inst                                                                                                                |axi_dwidth_converter_v2_1_top__1                           |   206|
2default:default
Ó
%s*synth2ﬁ
…|18    |      \m03_couplers/auto_cc                                                                                                 |pcie_gen1x1_sub_sys_auto_cc_1                              |  3264|
2default:default
Ó
%s*synth2ﬁ
…|19    |        inst                                                                                                                |axi_clock_converter_v2_1_axi_clock_converter               |  3264|
2default:default
Ó
%s*synth2ﬁ
…|20    |      \m03_couplers/auto_pc                                                                                                 |pcie_gen1x1_sub_sys_auto_pc_3                              |     0|
2default:default
Ó
%s*synth2ﬁ
…|21    |      \m03_couplers/auto_us                                                                                                 |pcie_gen1x1_sub_sys_auto_us_8                              |  5346|
2default:default
Ó
%s*synth2ﬁ
…|22    |        inst                                                                                                                |axi_dwidth_converter_v2_1_top__parameterized0              |  5346|
2default:default
Ó
%s*synth2ﬁ
…|23    |      \s00_couplers/auto_us                                                                                                 |pcie_gen1x1_sub_sys_auto_us_9                              |    72|
2default:default
Ó
%s*synth2ﬁ
…|24    |        inst                                                                                                                |axi_dwidth_converter_v2_1_top__parameterized1              |    72|
2default:default
Ó
%s*synth2ﬁ
…|25    |      xbar                                                                                                                  |pcie_gen1x1_sub_sys_xbar_0                                 |   530|
2default:default
Ó
%s*synth2ﬁ
…|26    |    blk_mem_gen_0                                                                                                           |pcie_gen1x1_sub_sys_blk_mem_gen_0_0                        |    80|
2default:default
Ó
%s*synth2ﬁ
…|27    |    pcie_7x_0                                                                                                               |pcie_gen1x1_sub_sys_pcie_7x_0_0                            |  1938|
2default:default
Ó
%s*synth2ﬁ
…|28    |      inst                                                                                                                  |pcie_7x_v3_0_top                                           |  1938|
2default:default
Ó
%s*synth2ﬁ
…|29    |    pcie_axi_stream_to_axi_lite_bridge_0                                                                                    |pcie_gen1x1_sub_sys_pcie_axi_stream_to_axi_lite_bridge_0_0 |   904|
2default:default
Ó
%s*synth2ﬁ
…|30    |    rst_mig_7series_0_100M                                                                                                  |pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0               |    65|
2default:default
Ó
%s*synth2ﬁ
…|31    |      U0                                                                                                                    |proc_sys_reset__parameterized0                             |    65|
2default:default
Ó
%s*synth2ﬁ
…|32    |    rst_pcie_sys_clk_100M                                                                                                   |pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1                |    65|
2default:default
Ó
%s*synth2ﬁ
…|33    |      U0                                                                                                                    |proc_sys_reset__parameterized0__1                          |    65|
2default:default
Ó
%s*synth2ﬁ
…+------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
2default:default
®
%s*synth2ò
ÉFinished Writing Synthesis Report : Time (s): cpu = 00:05:28 ; elapsed = 00:05:33 . Memory (MB): peak = 2078.270 ; gain = 1385.379
2default:default
l
%s*synth2]
ISynthesis finished with 0 errors, 0 critical warnings and 1884 warnings.
2default:default
¶
%s*synth2ñ
ÅSynthesis Optimization Complete : Time (s): cpu = 00:05:28 ; elapsed = 00:05:33 . Memory (MB): peak = 2078.270 ; gain = 1385.379
2default:default
^
-Analyzing %s Unisim elements for replacement
17*netlist2
8862default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
D
Pushed %s inverter(s).
98*opt2
642default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
•
!Unisim Transformation Summary:
%s111*project2Ë
”  A total of 710 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FDR => FDRE: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 8 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 631 instances
  SRL16 => SRL16E: 2 instances
  SRLC32E => SRL16E: 1 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¡
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
10432default:default2
3182default:default2
12default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˛
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:05:362default:default2
00:05:422default:default2
2235.7622default:default2
1339.3442default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
Ç
vreport_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2235.766 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Mon Mar 10 09:43:11 20142default:defaultZ17-206