#####################################################################################
# 1. SETUP SECTION
#####################################################################################
# 
# set VSIM_RTL 1
# 1
# 
# Create libraries and map paths to names
# 
# vlib work
# vmap work work
# QuestaSim-64 vmap 2022.4_1 Lib Mapping Utility 2022.11 Nov 11 2022
# vmap work work 
# Copying /sw/rhel7/siemens/questa_sim-2022.4_1/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# source input/0_setup_design.tcl 
# input/rtl0_test.sv input/rtl0_tb.sv
# 
#####################################################################################
# 2. COMPILATION (ANALYSIS)
#####################################################################################
# 
# Compile RTL model and testbench to 'work'
# 
# if { [info exists RTL_FILES ] } {
#     eval vlog -work work ${RTL_FILES}
# }
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 02:35:27 on Jul 27,2024
# vlog -reportprogress 300 -work work input/rtl0.sv 
# -- Compiling module rtl0
# -- Compiling module register
# -- Compiling module add3
# 
# Top level modules:
# 	rtl0
# End time: 02:35:27 on Jul 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# eval vlog -timescale 1ns/1ps -work work ${TESTBENCH_FILES}
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 02:35:27 on Jul 27,2024
# vlog -reportprogress 300 -timescale 1ns/1ps -work work input/rtl0_test.sv input/rtl0_tb.sv 
# -- Compiling program rtl0_test
# ** Warning: input/rtl0_test.sv(17): (vlog-2244) Variable 'data' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# -- Compiling module rtl0_tb
# 
# Top level modules:
# 	rtl0_tb
# End time: 02:35:27 on Jul 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vdir -l
# Library vendor : Model Technology
# Maximum unnamed designs : 3
# MODULE add3
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sat Jul 27 02:35:27 2024
#     Debug Symbol file exists
#     DU Coverage Signature: =QR^ZNRGDUc`LgiA`c]2<2
#     Verilog version: :1m?j6oOT]Skk[WdFRA4c1
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab0_rtl0/workdir
#     Source modified time: Mon Jul  1 18:47:09 2024
#     HDL source file: input/rtl0.sv
#     Source file: input/rtl0.sv
#     Start location: input/rtl0.sv:34:8
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE register
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sat Jul 27 02:35:27 2024
#     Debug Symbol file exists
#     DU Coverage Signature: g];o3IAejJVJR:hnOlRBo2
#     Verilog version: 8>eW4hP4?kMAam?]X>G6?2
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab0_rtl0/workdir
#     Source modified time: Mon Jul  1 18:47:09 2024
#     HDL source file: input/rtl0.sv
#     Source file: input/rtl0.sv
#     Start location: input/rtl0.sv:18:15
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE rtl0
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sat Jul 27 02:35:27 2024
#     Debug Symbol file exists
#     DU Coverage Signature: DBAzY3U7WGM:`I8SGU1C?2
#     Verilog version: oNDb[7eM=7TJX77JJmdNQ3
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab0_rtl0/workdir
#     Source modified time: Mon Jul  1 18:47:09 2024
#     HDL source file: input/rtl0.sv
#     Source file: input/rtl0.sv
#     Start location: input/rtl0.sv:1:16
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE rtl0_tb
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sat Jul 27 02:35:27 2024
#     Debug Symbol file exists
#     DU Coverage Signature: Q6@XF3hOzUa3RKRM2ZL]Y3
#     Verilog version: VnKhegZffV`XWFi_a2JWO1
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab0_rtl0/workdir
#     Source modified time: Mon Jul  1 18:47:09 2024
#     HDL source file: input/rtl0_tb.sv
#     Source file: input/rtl0_tb.sv
#     Start location: input/rtl0_tb.sv:3:28
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# PROGRAM rtl0_test
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sat Jul 27 02:35:27 2024
#     Debug Symbol file exists
#     DU Coverage Signature: c_EaL4R3C_F0ajU?eX6o73
#     Verilog version: QB3S0o8nTM^NfcmZVoI?l1
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab0_rtl0/workdir
#     Source modified time: Mon Jul  1 18:47:09 2024
#     HDL source file: input/rtl0_test.sv
#     Source file: input/rtl0_test.sv
#     Start location: input/rtl0_test.sv:3:0
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# 
#####################################################################################
# 3. ELABORATION
#####################################################################################
# 
# Code optimization
# vopt -work work +acc -debugdb ${DESIGN_NAME}_tb -o ${DESIGN_NAME}_opt
# QuestaSim-64 vopt 2022.4_1 Compiler 2022.11 Nov 11 2022
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 02:35:27 on Jul 27,2024
# vopt -reportprogress 300 -work work "+acc" -debugdb rtl0_tb -o rtl0_opt 
# 
# Top level modules:
# 	rtl0_tb
# 
# Analyzing design...
# -- Loading module rtl0_tb
# -- Loading module rtl0
# -- Loading module register
# -- Loading module add3
# -- Loading program rtl0_test
# Optimizing 5 design-units (inlining 0/8 module instances):
# -- Optimizing program rtl0_test(fast)
# ** Warning: input/rtl0_test.sv(17): (vopt-2244) Variable 'data' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# -- Optimizing module rtl0(fast)
# -- Processing module rtl0(fast) for debug
# -- Optimizing module rtl0_tb(fast)
# -- Processing module rtl0_tb(fast) for debug
# -- Optimizing module register(fast)
# -- Processing module register(fast) for debug
# -- Optimizing module add3(fast)
# -- Processing module add3(fast) for debug
# Optimized design name is rtl0_opt
# End time: 02:35:28 on Jul 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# 
# Elaboration
# vsim +nowarnTSCALE -t 1ps -msgmode both -debugdb -fsmdebug ${DESIGN_NAME}_opt
# vsim "+nowarnTSCALE" -t 1ps -msgmode both -debugdb -fsmdebug rtl0_opt 
# Start time: 02:35:28 on Jul 27,2024
# Loading sv_std.std
# Loading work.rtl0_tb(fast)
# Loading work.rtl0(fast)
# Loading work.register(fast)
# Loading work.add3(fast)
# Loading work.rtl0_test(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 
# Set up data logging (log all data)
# add log -r /*
# 
# Setup and configure Wave window
# source input/vsim_waves.tcl
# 
# Start switching activity recording
# power add -r /${DESIGN_NAME}_tb/DUT/*
# power on -r /${DESIGN_NAME}_tb/DUT/*
# 
#####################################################################################
# 4. SIMULATION
#####################################################################################
# 
# Simulate
# run -all
# data_in	data_out
#       0	       0
#       1	       0
#       2	       1
#       3	       3
#       4	       6
#       5	       9
#       6	      12
#       7	      15
#       8	      18
#       9	      21
# ** Note: $finish    : input/rtl0_test.sv(43)
#    Time: 415 ns  Iteration: 3  Instance: /rtl0_tb/TEST
# End time: 02:35:34 on Jul 27,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
