Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2357
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00002187592144764494
power__switching__total,0.000003193616521457443
power__leakage__total,0.000001753256128722569
power__total,0.000026822794097824953
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2507186473841646
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2507283895914812
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.18960425433034175
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.452215944157556
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.189604
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.840521
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25150698902067115
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25151620387203616
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7946639682325216
timing__setup__ws__corner:nom_slow_1p08V_125C,15.045252580741248
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.794664
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.601080
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.251019989677146
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25102948208427506
timing__hold__ws__corner:nom_typ_1p20V_25C,0.4047199911981516
timing__setup__ws__corner:nom_typ_1p20V_25C,15.304796085886412
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.404720
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.403484
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2507186473841646
clock__skew__worst_setup,0.2507283895914812
timing__hold__ws,0.18960425433034175
timing__setup__ws,15.045252580741248
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.189604
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.601080
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,55
design__instance__area__stdcell,700.358
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0241991
design__instance__utilization__stdcell,0.0241991
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,9
design__instance__area__class:inverter,50.8032
design__instance__count__class:sequential_cell,4
design__instance__area__class:sequential_cell,199.584
design__instance__count__class:multi_input_combinational_cell,27
design__instance__area__class:multi_input_combinational_cell,228.614
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,851.735
design__violations,0
design__instance__count__class:timing_repair_buffer,8
design__instance__area__class:timing_repair_buffer,121.565
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,7
global_route__vias,165
global_route__wirelength,982
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,74
route__net__special,2
route__drc_errors__iter:0,1
route__wirelength__iter:0,784
route__drc_errors__iter:1,0
route__wirelength__iter:1,787
route__drc_errors,0
route__wirelength,787
route__vias,193
route__vias__singlecut,193
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,100.56
design__instance__count__class:fill_cell,2302
design__instance__area__class:fill_cell,28241.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,21
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,21
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,21
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,21
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19995
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000537795
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000699265
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000476844
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000699265
design_powergrid__voltage__worst,0.0000699265
design_powergrid__voltage__worst__net:VPWR,1.19995
design_powergrid__drop__worst,0.0000699265
design_powergrid__drop__worst__net:VPWR,0.0000537795
design_powergrid__voltage__worst__net:VGND,0.0000699265
design_powergrid__drop__worst__net:VGND,0.0000699265
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000005329999999999999790571171554010021509384387172758579254150390625
ir__drop__worst,0.0000537999999999999998947890211820066497239167802035808563232421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
