INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dilsh/LAB10/LAB10.srcs/sim_1/imports/new/TB_Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Mux_8_to_1
