Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/stb_from_utf8/stb_from_utf8.ip --synthesis=VERILOG --output-directory=/home/canesche/HLStools/intel/a.prj/components/stb_from_utf8/stb_from_utf8 --family="Arria 10" --part=10AX115U1F45I1SG
Info: stb_from_utf8: "Transforming system: stb_from_utf8"
Info: stb_from_utf8: "Naming system components in system: stb_from_utf8"
Info: stb_from_utf8: "Processing generation queue"
Info: stb_from_utf8: "Generating: stb_from_utf8"
Info: stb_from_utf8: "Generating: stb_from_utf8_internal"
Info: stb_from_utf8: Done "stb_from_utf8" with 2 modules, 220 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/stb_from_utf8/stb_from_utf8.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/HLStools/intel/a.prj/components/stb_from_utf8/stb_from_utf8 --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
