// Seed: 3246917601
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input supply1 id_2,
    input supply1 id_3
    , id_8,
    input supply0 id_4,
    input supply0 id_5,
    input uwire id_6
);
  id_9(
      .id_0(1), .id_1(id_8), .id_2(), .id_3(1'b0), .id_4(1), .id_5(), .id_6(id_8)
  ); module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
