

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Thu Feb 08 19:38:41 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATDbits	set	3980
    48   000000                     _LATD	set	3980
    49   000000                     _TRISD	set	3989
    50   000000                     _ADCON1bits	set	4033
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55   000818                     __pcinit:
    56                           	callstack 0
    57   000818                     start_initialization:
    58                           	callstack 0
    59   000818                     __initialization:
    60                           	callstack 0
    61   000818                     end_of_initialization:
    62                           	callstack 0
    63   000818                     __end_of__initialization:
    64                           	callstack 0
    65   000818  0100               	movlb	0
    66   00081A  EF01  F004         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69   000000                     __pcstackCOMRAM:
    70                           	callstack 0
    71   000000                     
    72                           ; 1 bytes @ 0x0
    73 ;;
    74 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    75 ;;
    76 ;; *************** function _main *****************
    77 ;; Defined at:
    78 ;;		line 19 in file "entradasSalidas.c"
    79 ;; Parameters:    Size  Location     Type
    80 ;;		None
    81 ;; Auto vars:     Size  Location     Type
    82 ;;		None
    83 ;; Return value:  Size  Location     Type
    84 ;;                  1    wreg      void 
    85 ;; Registers used:
    86 ;;		wreg, status,2
    87 ;; Tracked objects:
    88 ;;		On entry : 0/0
    89 ;;		On exit  : 0/0
    90 ;;		Unchanged: 0/0
    91 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    92 ;;      Params:         0       0       0       0       0       0       0       0       0
    93 ;;      Locals:         0       0       0       0       0       0       0       0       0
    94 ;;      Temps:          0       0       0       0       0       0       0       0       0
    95 ;;      Totals:         0       0       0       0       0       0       0       0       0
    96 ;;Total ram usage:        0 bytes
    97 ;; This function calls:
    98 ;;		Nothing
    99 ;; This function is called by:
   100 ;;		Startup code after reset
   101 ;; This function uses a non-reentrant model
   102 ;;
   103                           
   104                           	psect	text0
   105   000802                     __ptext0:
   106                           	callstack 0
   107   000802                     _main:
   108                           	callstack 31
   109   000802                     
   110                           ;entradasSalidas.c: 20:     ADCON1bits.PCFG = 0x0F;
   111   000802  0E0F               	movlw	15
   112   000804  12C1               	iorwf	193,f,c	;volatile
   113                           
   114                           ;entradasSalidas.c: 21:     TRISD = 0x00;
   115   000806  0E00               	movlw	0
   116   000808  6E95               	movwf	149,c	;volatile
   117                           
   118                           ;entradasSalidas.c: 22:     LATD = 0x00;
   119   00080A  0E00               	movlw	0
   120   00080C  6E8C               	movwf	140,c	;volatile
   121   00080E                     l694:
   122                           
   123                           ;entradasSalidas.c: 25:         LATDbits.LD0 = 1;
   124   00080E  808C               	bsf	140,0,c	;volatile
   125   000810  EF07  F004         	goto	l694
   126   000814  EF00  F000         	goto	start
   127   000818                     __end_of_main:
   128                           	callstack 0
   129                           
   130                           	psect	smallconst
   131   000800                     __psmallconst:
   132                           	callstack 0
   133   000800  00                 	db	0
   134   000801  00                 	db	0	; dummy byte at the end
   135   000000                     
   136                           	psect	rparam
   137   000000                     
   138                           	psect	config
   139                           
   140                           ;Config register CONFIG1L @ 0x300000
   141                           ;	PLL Prescaler Selection bits
   142                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   143                           ;	System Clock Postscaler Selection bits
   144                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   145                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   146                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   147   300000                     	org	3145728
   148   300000  21                 	db	33
   149                           
   150                           ;Config register CONFIG1H @ 0x300001
   151                           ;	Oscillator Selection bits
   152                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   153                           ;	Fail-Safe Clock Monitor Enable bit
   154                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   155                           ;	Internal/External Oscillator Switchover bit
   156                           ;	IESO = OFF, Oscillator Switchover mode disabled
   157   300001                     	org	3145729
   158   300001  0E                 	db	14
   159                           
   160                           ;Config register CONFIG2L @ 0x300002
   161                           ;	Power-up Timer Enable bit
   162                           ;	PWRT = OFF, PWRT disabled
   163                           ;	Brown-out Reset Enable bits
   164                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   165                           ;	Brown-out Reset Voltage bits
   166                           ;	BORV = 3, Minimum setting 2.05V
   167                           ;	USB Voltage Regulator Enable bit
   168                           ;	VREGEN = OFF, USB voltage regulator disabled
   169   300002                     	org	3145730
   170   300002  19                 	db	25
   171                           
   172                           ;Config register CONFIG2H @ 0x300003
   173                           ;	Watchdog Timer Enable bit
   174                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   175                           ;	Watchdog Timer Postscale Select bits
   176                           ;	WDTPS = 32768, 1:32768
   177   300003                     	org	3145731
   178   300003  1E                 	db	30
   179                           
   180                           ; Padding undefined space
   181   300004                     	org	3145732
   182   300004  FF                 	db	255
   183                           
   184                           ;Config register CONFIG3H @ 0x300005
   185                           ;	CCP2 MUX bit
   186                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   187                           ;	PORTB A/D Enable bit
   188                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   189                           ;	Low-Power Timer 1 Oscillator Enable bit
   190                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   191                           ;	MCLR Pin Enable bit
   192                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   193   300005                     	org	3145733
   194   300005  81                 	db	129
   195                           
   196                           ;Config register CONFIG4L @ 0x300006
   197                           ;	Stack Full/Underflow Reset Enable bit
   198                           ;	STVREN = ON, Stack full/underflow will cause Reset
   199                           ;	Single-Supply ICSP Enable bit
   200                           ;	LVP = OFF, Single-Supply ICSP disabled
   201                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   202                           ;	ICPRT = OFF, ICPORT disabled
   203                           ;	Extended Instruction Set Enable bit
   204                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   205                           ;	Background Debugger Enable bit
   206                           ;	DEBUG = 0x1, unprogrammed default
   207   300006                     	org	3145734
   208   300006  81                 	db	129
   209                           
   210                           ; Padding undefined space
   211   300007                     	org	3145735
   212   300007  FF                 	db	255
   213                           
   214                           ;Config register CONFIG5L @ 0x300008
   215                           ;	Code Protection bit
   216                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   217                           ;	Code Protection bit
   218                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   219                           ;	Code Protection bit
   220                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   221                           ;	Code Protection bit
   222                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   223   300008                     	org	3145736
   224   300008  0F                 	db	15
   225                           
   226                           ;Config register CONFIG5H @ 0x300009
   227                           ;	Boot Block Code Protection bit
   228                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   229                           ;	Data EEPROM Code Protection bit
   230                           ;	CPD = OFF, Data EEPROM is not code-protected
   231   300009                     	org	3145737
   232   300009  C0                 	db	192
   233                           
   234                           ;Config register CONFIG6L @ 0x30000A
   235                           ;	Write Protection bit
   236                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   237                           ;	Write Protection bit
   238                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   239                           ;	Write Protection bit
   240                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   241                           ;	Write Protection bit
   242                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   243   30000A                     	org	3145738
   244   30000A  0F                 	db	15
   245                           
   246                           ;Config register CONFIG6H @ 0x30000B
   247                           ;	Configuration Register Write Protection bit
   248                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   249                           ;	Boot Block Write Protection bit
   250                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   251                           ;	Data EEPROM Write Protection bit
   252                           ;	WRTD = OFF, Data EEPROM is not write-protected
   253   30000B                     	org	3145739
   254   30000B  E0                 	db	224
   255                           
   256                           ;Config register CONFIG7L @ 0x30000C
   257                           ;	Table Read Protection bit
   258                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   259                           ;	Table Read Protection bit
   260                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   261                           ;	Table Read Protection bit
   262                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   263                           ;	Table Read Protection bit
   264                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   265   30000C                     	org	3145740
   266   30000C  0F                 	db	15
   267                           
   268                           ;Config register CONFIG7H @ 0x30000D
   269                           ;	Boot Block Table Read Protection bit
   270                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   271   30000D                     	org	3145741
   272   30000D  40                 	db	64
   273                           tosu	equ	0xFFF
   274                           tosh	equ	0xFFE
   275                           tosl	equ	0xFFD
   276                           stkptr	equ	0xFFC
   277                           pclatu	equ	0xFFB
   278                           pclath	equ	0xFFA
   279                           pcl	equ	0xFF9
   280                           tblptru	equ	0xFF8
   281                           tblptrh	equ	0xFF7
   282                           tblptrl	equ	0xFF6
   283                           tablat	equ	0xFF5
   284                           prodh	equ	0xFF4
   285                           prodl	equ	0xFF3
   286                           indf0	equ	0xFEF
   287                           postinc0	equ	0xFEE
   288                           postdec0	equ	0xFED
   289                           preinc0	equ	0xFEC
   290                           plusw0	equ	0xFEB
   291                           fsr0h	equ	0xFEA
   292                           fsr0l	equ	0xFE9
   293                           wreg	equ	0xFE8
   294                           indf1	equ	0xFE7
   295                           postinc1	equ	0xFE6
   296                           postdec1	equ	0xFE5
   297                           preinc1	equ	0xFE4
   298                           plusw1	equ	0xFE3
   299                           fsr1h	equ	0xFE2
   300                           fsr1l	equ	0xFE1
   301                           bsr	equ	0xFE0
   302                           indf2	equ	0xFDF
   303                           postinc2	equ	0xFDE
   304                           postdec2	equ	0xFDD
   305                           preinc2	equ	0xFDC
   306                           plusw2	equ	0xFDB
   307                           fsr2h	equ	0xFDA
   308                           fsr2l	equ	0xFD9
   309                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          3E      0       0      20        0.0%
BITBIGSFRlh         2B      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BITBIGSFRlll        2C      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Thu Feb 08 19:38:41 2024

                    l692 0802                      l694 080E                     _LATD 0F8C  
                   _main 0802                     start 0000             ___param_bank 0000  
                  ?_main 0000                    _TRISD 0F95          __initialization 0818  
           __end_of_main 0818                   ??_main 0000            __activetblptr 0000  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 0818            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 0818                  __ramtop 0800                  __ptext0 0802  
   end_of_initialization 0818      start_initialization 0818              __smallconst 0800  
               _LATDbits 0F8C               _ADCON1bits 0FC1                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
