 Verilog RTL Projects

This repository contains basic Verilog RTL programs.
These projects are created for practice and learning digital logic design.

Projects Included

Multiplexers (2:1, 4:1)

Demultiplexers (1:2, 1:4)

Decoders (2:4, 3:8)

Encoders (4:2, 8:3, Priority Encoder)

Adders (Half Adder, Full Adder)

Subtractors (Half Subtractor, Full Subtractor)

Comparators (1-bit, 2-bit, 4-bit, Magnitude Comparator)

Files in Each Folder

design.v – Verilog code

testbench.v – Testbench

Author

K Veera Prasad Naik
