Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar  7 03:35:04 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper_csn
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
|      Characteristics      |                              WorstPath to Src                              |                                        Path #1                                       |                             WorstPath from Dst                             |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| Requirement               |                                                                      6.250 |                                                                                6.250 |                                                                      6.250 |
| Path Delay                |                                                                      4.218 |                                                                                4.751 |                                                                      3.934 |
| Logic Delay               | 1.505(36%)                                                                 | 1.713(37%)                                                                           | 1.553(40%)                                                                 |
| Net Delay                 | 2.713(64%)                                                                 | 3.038(63%)                                                                           | 2.381(60%)                                                                 |
| Clock Skew                |                                                                     -0.092 |                                                                               -0.089 |                                                                     -0.089 |
| Slack                     |                                                                      1.932 |                                                                                1.402 |                                                                      2.218 |
| Timing Exception          |                                                                            |                                                                                      |                                                                            |
| Bounding Box Size         | 2% x 0%                                                                    | 6% x 1%                                                                              | 1% x 0%                                                                    |
| Clock Region Distance     | (0, 0)                                                                     | (0, 0)                                                                               | (0, 0)                                                                     |
| Cumulative Fanout         |                                                                         50 |                                                                                   88 |                                                                        151 |
| Fixed Loc                 |                                                                          0 |                                                                                    0 |                                                                          0 |
| Fixed Route               |                                                                          0 |                                                                                    0 |                                                                          0 |
| Hold Fix Detour           |                                                                          0 |                                                                                    0 |                                                                          0 |
| Combined LUT Pairs        |                                                                          0 |                                                                                    0 |                                                                          0 |
| Clock Relationship        | Safely Timed                                                               | Safely Timed                                                                         | Safely Timed                                                               |
| Logic Levels              |                                                                         13 |                                                                                   15 |                                                                         13 |
| Routes                    |                                                                         13 |                                                                                   15 |                                                                         13 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT3 FDRE |
| Start Point Clock         | clk                                                                        | clk                                                                                  | clk                                                                        |
| End Point Clock           | clk                                                                        | clk                                                                                  | clk                                                                        |
| DSP Block                 | None                                                                       | None                                                                                 | None                                                                       |
| BRAM                      | None                                                                       | None                                                                                 | None                                                                       |
| IO Crossings              |                                                                          0 |                                                                                    0 |                                                                          0 |
| SLR Crossings             |                                                                          0 |                                                                                    0 |                                                                          0 |
| PBlocks                   |                                                                          0 |                                                                                    0 |                                                                          0 |
| High Fanout               |                                                                          9 |                                                                                   16 |                                                                         38 |
| Dont Touch                |                                                                          0 |                                                                                    0 |                                                                          0 |
| Mark Debug                |                                                                          0 |                                                                                    0 |                                                                          0 |
| Start Point Pin Primitive | FDRE/C                                                                     | FDRE/C                                                                               | FDRE/C                                                                     |
| End Point Pin Primitive   | FDRE/D                                                                     | FDRE/D                                                                               | FDRE/D                                                                     |
| Start Point Pin           | sr_p.sr_1[274]/C                                                           | ret_array_1_13.idx_ret_54[0]/C                                                       | ret_array_2_5.idx_ret_14[0]/C                                              |
| End Point Pin             | ret_array_1_13.idx_ret_54[0]/D                                             | ret_array_2_5.idx_ret_14[0]/D                                                        | ret_array_3_7.idx[4]/D                                                     |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                              WorstPath to Src                              |                                     Path #2                                     |       WorstPath from Dst      |
+---------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                      6.250 |                                                                           6.250 |                         6.250 |
| Path Delay                |                                                                      4.218 |                                                                           4.732 |                         2.182 |
| Logic Delay               | 1.505(36%)                                                                 | 1.674(36%)                                                                      | 0.536(25%)                    |
| Net Delay                 | 2.713(64%)                                                                 | 3.058(64%)                                                                      | 1.646(75%)                    |
| Clock Skew                |                                                                     -0.092 |                                                                          -0.083 |                        -0.096 |
| Slack                     |                                                                      1.932 |                                                                           1.427 |                         3.963 |
| Timing Exception          |                                                                            |                                                                                 |                               |
| Bounding Box Size         | 2% x 0%                                                                    | 6% x 1%                                                                         | 0% x 0%                       |
| Clock Region Distance     | (0, 0)                                                                     | (0, 0)                                                                          | (0, 0)                        |
| Cumulative Fanout         |                                                                         50 |                                                                              87 |                            27 |
| Fixed Loc                 |                                                                          0 |                                                                               0 |                             0 |
| Fixed Route               |                                                                          0 |                                                                               0 |                             0 |
| Hold Fix Detour           |                                                                          0 |                                                                               0 |                             0 |
| Combined LUT Pairs        |                                                                          0 |                                                                               0 |                             0 |
| Clock Relationship        | Safely Timed                                                               | Safely Timed                                                                    | Safely Timed                  |
| Logic Levels              |                                                                         13 |                                                                              14 |                             4 |
| Routes                    |                                                                         13 |                                                                              15 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT5 LUT5 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                                                                        | clk                                                                             | clk                           |
| End Point Clock           | clk                                                                        | clk                                                                             | clk                           |
| DSP Block                 | None                                                                       | None                                                                            | None                          |
| BRAM                      | None                                                                       | None                                                                            | None                          |
| IO Crossings              |                                                                          0 |                                                                               0 |                             0 |
| SLR Crossings             |                                                                          0 |                                                                               0 |                             0 |
| PBlocks                   |                                                                          0 |                                                                               0 |                             0 |
| High Fanout               |                                                                          9 |                                                                              16 |                            18 |
| Dont Touch                |                                                                          0 |                                                                               0 |                             0 |
| Mark Debug                |                                                                          0 |                                                                               0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                     | FDRE/C                                                                          | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                     | FDRE/D                                                                          | FDRE/D                        |
| Start Point Pin           | sr_p.sr_1[274]/C                                                           | ret_array_1_13.idx_ret_54[0]/C                                                  | ret_array_2_11.idx_ret_27/C   |
| End Point Pin             | ret_array_1_13.idx_ret_54[0]/D                                             | ret_array_2_11.idx_ret_27/D                                                     | ret_array_3_9.idx[5]/D        |
+---------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                              WorstPath to Src                              |                                        Path #3                                       |                                WorstPath from Dst                               |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
| Requirement               |                                                                      6.250 |                                                                                6.250 |                                                                           6.250 |
| Path Delay                |                                                                      4.218 |                                                                                4.729 |                                                                           4.369 |
| Logic Delay               | 1.505(36%)                                                                 | 1.714(37%)                                                                           | 1.673(39%)                                                                      |
| Net Delay                 | 2.713(64%)                                                                 | 3.015(63%)                                                                           | 2.696(61%)                                                                      |
| Clock Skew                |                                                                     -0.092 |                                                                               -0.077 |                                                                          -0.109 |
| Slack                     |                                                                      1.932 |                                                                                1.436 |                                                                           1.763 |
| Timing Exception          |                                                                            |                                                                                      |                                                                                 |
| Bounding Box Size         | 2% x 0%                                                                    | 6% x 1%                                                                              | 2% x 0%                                                                         |
| Clock Region Distance     | (0, 0)                                                                     | (0, 0)                                                                               | (0, 0)                                                                          |
| Cumulative Fanout         |                                                                         50 |                                                                                   88 |                                                                             153 |
| Fixed Loc                 |                                                                          0 |                                                                                    0 |                                                                               0 |
| Fixed Route               |                                                                          0 |                                                                                    0 |                                                                               0 |
| Hold Fix Detour           |                                                                          0 |                                                                                    0 |                                                                               0 |
| Combined LUT Pairs        |                                                                          0 |                                                                                    0 |                                                                               0 |
| Clock Relationship        | Safely Timed                                                               | Safely Timed                                                                         | Safely Timed                                                                    |
| Logic Levels              |                                                                         13 |                                                                                   15 |                                                                              14 |
| Routes                    |                                                                         13 |                                                                                   15 |                                                                              14 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE |
| Start Point Clock         | clk                                                                        | clk                                                                                  | clk                                                                             |
| End Point Clock           | clk                                                                        | clk                                                                                  | clk                                                                             |
| DSP Block                 | None                                                                       | None                                                                                 | None                                                                            |
| BRAM                      | None                                                                       | None                                                                                 | None                                                                            |
| IO Crossings              |                                                                          0 |                                                                                    0 |                                                                               0 |
| SLR Crossings             |                                                                          0 |                                                                                    0 |                                                                               0 |
| PBlocks                   |                                                                          0 |                                                                                    0 |                                                                               0 |
| High Fanout               |                                                                          9 |                                                                                   16 |                                                                              39 |
| Dont Touch                |                                                                          0 |                                                                                    0 |                                                                               0 |
| Mark Debug                |                                                                          0 |                                                                                    0 |                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                     | FDRE/C                                                                               | FDRE/C                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                     | FDRE/D                                                                               | FDRE/D                                                                          |
| Start Point Pin           | sr_p.sr_1[274]/C                                                           | ret_array_1_13.idx_ret_54[0]/C                                                       | ret_array_2_11.idx_ret_16[0]/C                                                  |
| End Point Pin             | ret_array_1_13.idx_ret_54[0]/D                                             | ret_array_2_11.idx_ret_16[0]/D                                                       | ret_array_3_10.idx[7]/D                                                         |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |                              WorstPath to Src                              |                                        Path #4                                       |     WorstPath from Dst    |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                                                                      6.250 |                                                                                6.250 |                     0.000 |
| Path Delay                |                                                                      4.218 |                                                                                4.713 |                     0.416 |
| Logic Delay               | 1.505(36%)                                                                 | 1.692(36%)                                                                           | 0.093(23%)                |
| Net Delay                 | 2.713(64%)                                                                 | 3.021(64%)                                                                           | 0.323(77%)                |
| Clock Skew                |                                                                     -0.092 |                                                                               -0.091 |                    -0.964 |
| Slack                     |                                                                      1.932 |                                                                                1.438 |                       inf |
| Timing Exception          |                                                                            |                                                                                      | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                                                                    | 4% x 1%                                                                              | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                                                                     | (0, 0)                                                                               | (0, 0)                    |
| Cumulative Fanout         |                                                                         50 |                                                                                   97 |                         1 |
| Fixed Loc                 |                                                                          0 |                                                                                    0 |                         0 |
| Fixed Route               |                                                                          0 |                                                                                    0 |                         0 |
| Hold Fix Detour           |                                                                          0 |                                                                                    0 |                         0 |
| Combined LUT Pairs        |                                                                          0 |                                                                                    0 |                         0 |
| Clock Relationship        | Safely Timed                                                               | Safely Timed                                                                         | No Common Primary Clock   |
| Logic Levels              |                                                                         13 |                                                                                   15 |                         0 |
| Routes                    |                                                                         13 |                                                                                   16 |                         1 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk                                                                        | clk                                                                                  | clk                       |
| End Point Clock           | clk                                                                        | clk                                                                                  | clk_wrapper               |
| DSP Block                 | None                                                                       | None                                                                                 | None                      |
| BRAM                      | None                                                                       | None                                                                                 | None                      |
| IO Crossings              |                                                                          0 |                                                                                    0 |                         0 |
| SLR Crossings             |                                                                          0 |                                                                                    0 |                         0 |
| PBlocks                   |                                                                          0 |                                                                                    0 |                         0 |
| High Fanout               |                                                                          9 |                                                                                   16 |                         1 |
| Dont Touch                |                                                                          0 |                                                                                    0 |                         0 |
| Mark Debug                |                                                                          0 |                                                                                    0 |                         0 |
| Start Point Pin Primitive | FDRE/C                                                                     | FDRE/C                                                                               | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                                                                     | FDRE/D                                                                               | FDRE/D                    |
| Start Point Pin           | sr_p.sr_1[274]/C                                                           | ret_array_1_13.idx_ret_54[0]/C                                                       | sr_p.sr_1[13]/C           |
| End Point Pin             | ret_array_1_13.idx_ret_54[0]/D                                             | sr_p.sr_1[13]/D                                                                      | delay_block[0][13]/D      |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
|      Characteristics      |                              WorstPath to Src                              |                                        Path #5                                       |                             WorstPath from Dst                             |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| Requirement               |                                                                      6.250 |                                                                                6.250 |                                                                      6.250 |
| Path Delay                |                                                                      4.218 |                                                                                4.691 |                                                                      4.023 |
| Logic Delay               | 1.505(36%)                                                                 | 1.714(37%)                                                                           | 1.582(40%)                                                                 |
| Net Delay                 | 2.713(64%)                                                                 | 2.977(63%)                                                                           | 2.441(60%)                                                                 |
| Clock Skew                |                                                                     -0.092 |                                                                               -0.083 |                                                                     -0.092 |
| Slack                     |                                                                      1.932 |                                                                                1.468 |                                                                      2.126 |
| Timing Exception          |                                                                            |                                                                                      |                                                                            |
| Bounding Box Size         | 2% x 0%                                                                    | 6% x 1%                                                                              | 1% x 0%                                                                    |
| Clock Region Distance     | (0, 0)                                                                     | (0, 0)                                                                               | (0, 0)                                                                     |
| Cumulative Fanout         |                                                                         50 |                                                                                   88 |                                                                        154 |
| Fixed Loc                 |                                                                          0 |                                                                                    0 |                                                                          0 |
| Fixed Route               |                                                                          0 |                                                                                    0 |                                                                          0 |
| Hold Fix Detour           |                                                                          0 |                                                                                    0 |                                                                          0 |
| Combined LUT Pairs        |                                                                          0 |                                                                                    0 |                                                                          0 |
| Clock Relationship        | Safely Timed                                                               | Safely Timed                                                                         | Safely Timed                                                               |
| Logic Levels              |                                                                         13 |                                                                                   15 |                                                                         13 |
| Routes                    |                                                                         13 |                                                                                   15 |                                                                         13 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT3 FDRE |
| Start Point Clock         | clk                                                                        | clk                                                                                  | clk                                                                        |
| End Point Clock           | clk                                                                        | clk                                                                                  | clk                                                                        |
| DSP Block                 | None                                                                       | None                                                                                 | None                                                                       |
| BRAM                      | None                                                                       | None                                                                                 | None                                                                       |
| IO Crossings              |                                                                          0 |                                                                                    0 |                                                                          0 |
| SLR Crossings             |                                                                          0 |                                                                                    0 |                                                                          0 |
| PBlocks                   |                                                                          0 |                                                                                    0 |                                                                          0 |
| High Fanout               |                                                                          9 |                                                                                   16 |                                                                         38 |
| Dont Touch                |                                                                          0 |                                                                                    0 |                                                                          0 |
| Mark Debug                |                                                                          0 |                                                                                    0 |                                                                          0 |
| Start Point Pin Primitive | FDRE/C                                                                     | FDRE/C                                                                               | FDRE/C                                                                     |
| End Point Pin Primitive   | FDRE/D                                                                     | FDRE/D                                                                               | FDRE/D                                                                     |
| Start Point Pin           | sr_p.sr_1[274]/C                                                           | ret_array_1_13.idx_ret_54[0]/C                                                       | ret_array_2_5.idx_ret_14[1]/C                                              |
| End Point Pin             | ret_array_1_13.idx_ret_54[0]/D                                             | ret_array_2_5.idx_ret_14[1]/D                                                        | ret_array_3_7.idx[4]/D                                                     |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |                            WorstPath to Src                           |                                     Path #6                                     |    WorstPath from Dst   |
+---------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------+
| Requirement               |                                                                 6.250 |                                                                           6.250 |                   6.250 |
| Path Delay                |                                                                 4.378 |                                                                           4.636 |                   0.597 |
| Logic Delay               | 1.479(34%)                                                            | 1.787(39%)                                                                      | 0.096(17%)              |
| Net Delay                 | 2.899(66%)                                                            | 2.849(61%)                                                                      | 0.501(83%)              |
| Clock Skew                |                                                                -0.053 |                                                                          -0.114 |                  -0.083 |
| Slack                     |                                                                 1.811 |                                                                           1.491 |                   5.561 |
| Timing Exception          |                                                                       |                                                                                 |                         |
| Bounding Box Size         | 5% x 1%                                                               | 2% x 0%                                                                         | 1% x 0%                 |
| Clock Region Distance     | (0, 0)                                                                | (0, 0)                                                                          | (0, 0)                  |
| Cumulative Fanout         |                                                                    99 |                                                                             152 |                       1 |
| Fixed Loc                 |                                                                     0 |                                                                               0 |                       0 |
| Fixed Route               |                                                                     0 |                                                                               0 |                       0 |
| Hold Fix Detour           |                                                                     0 |                                                                               0 |                       0 |
| Combined LUT Pairs        |                                                                     0 |                                                                               0 |                       0 |
| Clock Relationship        | Safely Timed                                                          | Safely Timed                                                                    | Safely Timed            |
| Logic Levels              |                                                                    12 |                                                                              14 |                       0 |
| Routes                    |                                                                    12 |                                                                              14 |                       1 |
| Logical Path              | FDRE LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                                                                   | clk                                                                             | clk                     |
| End Point Clock           | clk                                                                   | clk                                                                             | clk                     |
| DSP Block                 | None                                                                  | None                                                                            | None                    |
| BRAM                      | None                                                                  | None                                                                            | None                    |
| IO Crossings              |                                                                     0 |                                                                               0 |                       0 |
| SLR Crossings             |                                                                     0 |                                                                               0 |                       0 |
| PBlocks                   |                                                                     0 |                                                                               0 |                       0 |
| High Fanout               |                                                                    24 |                                                                              39 |                       1 |
| Dont Touch                |                                                                     0 |                                                                               0 |                       0 |
| Mark Debug                |                                                                     0 |                                                                               0 |                       0 |
| Start Point Pin Primitive | FDRE/C                                                                | FDRE/C                                                                          | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D                                                                | FDRE/D                                                                          | FDRE/D                  |
| Start Point Pin           | ret_array_1_13.idx_ret_52[3]/C                                        | ret_array_2_11.idx_ret_15[1]/C                                                  | ret_array_3_10.idx[7]/C |
| End Point Pin             | ret_array_2_11.idx_ret_15[1]/D                                        | ret_array_3_10.idx[7]/D                                                         | sr_p.sr_1[141]/D        |
+---------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |                              WorstPath to Src                              |                                        Path #7                                       |     WorstPath from Dst    |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                                                                      6.250 |                                                                                6.250 |                     0.000 |
| Path Delay                |                                                                      4.218 |                                                                                4.668 |                     0.333 |
| Logic Delay               | 1.505(36%)                                                                 | 1.627(35%)                                                                           | 0.096(29%)                |
| Net Delay                 | 2.713(64%)                                                                 | 3.041(65%)                                                                           | 0.237(71%)                |
| Clock Skew                |                                                                     -0.092 |                                                                               -0.077 |                    -0.995 |
| Slack                     |                                                                      1.932 |                                                                                1.497 |                       inf |
| Timing Exception          |                                                                            |                                                                                      | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                                                                    | 5% x 1%                                                                              | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                                                                     | (0, 0)                                                                               | (0, 0)                    |
| Cumulative Fanout         |                                                                         50 |                                                                                   97 |                         1 |
| Fixed Loc                 |                                                                          0 |                                                                                    0 |                         0 |
| Fixed Route               |                                                                          0 |                                                                                    0 |                         0 |
| Hold Fix Detour           |                                                                          0 |                                                                                    0 |                         0 |
| Combined LUT Pairs        |                                                                          0 |                                                                                    0 |                         0 |
| Clock Relationship        | Safely Timed                                                               | Safely Timed                                                                         | No Common Primary Clock   |
| Logic Levels              |                                                                         13 |                                                                                   15 |                         0 |
| Routes                    |                                                                         13 |                                                                                   15 |                         1 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk                                                                        | clk                                                                                  | clk                       |
| End Point Clock           | clk                                                                        | clk                                                                                  | clk_wrapper               |
| DSP Block                 | None                                                                       | None                                                                                 | None                      |
| BRAM                      | None                                                                       | None                                                                                 | None                      |
| IO Crossings              |                                                                          0 |                                                                                    0 |                         0 |
| SLR Crossings             |                                                                          0 |                                                                                    0 |                         0 |
| PBlocks                   |                                                                          0 |                                                                                    0 |                         0 |
| High Fanout               |                                                                          9 |                                                                                   16 |                         1 |
| Dont Touch                |                                                                          0 |                                                                                    0 |                         0 |
| Mark Debug                |                                                                          0 |                                                                                    0 |                         0 |
| Start Point Pin Primitive | FDRE/C                                                                     | FDRE/C                                                                               | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                                                                     | FDRE/D                                                                               | FDRE/D                    |
| Start Point Pin           | sr_p.sr_1[274]/C                                                           | ret_array_1_13.idx_ret_54[0]/C                                                       | sr_p.sr_1[18]/C           |
| End Point Pin             | ret_array_1_13.idx_ret_54[0]/D                                             | sr_p.sr_1[18]/D                                                                      | delay_block[0][18]/D      |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |                              WorstPath to Src                              |                                        Path #8                                       |     WorstPath from Dst    |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                                                                      6.250 |                                                                                6.250 |                     0.000 |
| Path Delay                |                                                                      4.218 |                                                                                4.660 |                     0.616 |
| Logic Delay               | 1.505(36%)                                                                 | 1.626(35%)                                                                           | 0.095(16%)                |
| Net Delay                 | 2.713(64%)                                                                 | 3.034(65%)                                                                           | 0.521(84%)                |
| Clock Skew                |                                                                     -0.092 |                                                                               -0.077 |                    -1.001 |
| Slack                     |                                                                      1.932 |                                                                                1.505 |                       inf |
| Timing Exception          |                                                                            |                                                                                      | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                                                                    | 5% x 1%                                                                              | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                                                                     | (0, 0)                                                                               | (0, 0)                    |
| Cumulative Fanout         |                                                                         50 |                                                                                   97 |                         1 |
| Fixed Loc                 |                                                                          0 |                                                                                    0 |                         0 |
| Fixed Route               |                                                                          0 |                                                                                    0 |                         0 |
| Hold Fix Detour           |                                                                          0 |                                                                                    0 |                         0 |
| Combined LUT Pairs        |                                                                          0 |                                                                                    0 |                         0 |
| Clock Relationship        | Safely Timed                                                               | Safely Timed                                                                         | No Common Primary Clock   |
| Logic Levels              |                                                                         13 |                                                                                   15 |                         0 |
| Routes                    |                                                                         13 |                                                                                   15 |                         1 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk                                                                        | clk                                                                                  | clk                       |
| End Point Clock           | clk                                                                        | clk                                                                                  | clk_wrapper               |
| DSP Block                 | None                                                                       | None                                                                                 | None                      |
| BRAM                      | None                                                                       | None                                                                                 | None                      |
| IO Crossings              |                                                                          0 |                                                                                    0 |                         0 |
| SLR Crossings             |                                                                          0 |                                                                                    0 |                         0 |
| PBlocks                   |                                                                          0 |                                                                                    0 |                         0 |
| High Fanout               |                                                                          9 |                                                                                   16 |                         1 |
| Dont Touch                |                                                                          0 |                                                                                    0 |                         0 |
| Mark Debug                |                                                                          0 |                                                                                    0 |                         0 |
| Start Point Pin Primitive | FDRE/C                                                                     | FDRE/C                                                                               | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                                                                     | FDRE/D                                                                               | FDRE/D                    |
| Start Point Pin           | sr_p.sr_1[274]/C                                                           | ret_array_1_13.idx_ret_54[0]/C                                                       | sr_p.sr_1[21]/C           |
| End Point Pin             | ret_array_1_13.idx_ret_54[0]/D                                             | sr_p.sr_1[21]/D                                                                      | delay_block[0][21]/D      |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
|      Characteristics      |                              WorstPath to Src                              |                                        Path #9                                       |                             WorstPath from Dst                             |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| Requirement               |                                                                      6.250 |                                                                                6.250 |                                                                      6.250 |
| Path Delay                |                                                                      4.218 |                                                                                4.645 |                                                                      4.190 |
| Logic Delay               | 1.505(36%)                                                                 | 1.738(38%)                                                                           | 1.631(39%)                                                                 |
| Net Delay                 | 2.713(64%)                                                                 | 2.907(62%)                                                                           | 2.559(61%)                                                                 |
| Clock Skew                |                                                                     -0.092 |                                                                               -0.081 |                                                                     -0.104 |
| Slack                     |                                                                      1.932 |                                                                                1.516 |                                                                      1.947 |
| Timing Exception          |                                                                            |                                                                                      |                                                                            |
| Bounding Box Size         | 2% x 0%                                                                    | 6% x 1%                                                                              | 2% x 0%                                                                    |
| Clock Region Distance     | (0, 0)                                                                     | (0, 0)                                                                               | (0, 0)                                                                     |
| Cumulative Fanout         |                                                                         50 |                                                                                   88 |                                                                        151 |
| Fixed Loc                 |                                                                          0 |                                                                                    0 |                                                                          0 |
| Fixed Route               |                                                                          0 |                                                                                    0 |                                                                          0 |
| Hold Fix Detour           |                                                                          0 |                                                                                    0 |                                                                          0 |
| Combined LUT Pairs        |                                                                          0 |                                                                                    0 |                                                                          0 |
| Clock Relationship        | Safely Timed                                                               | Safely Timed                                                                         | Safely Timed                                                               |
| Logic Levels              |                                                                         13 |                                                                                   15 |                                                                         13 |
| Routes                    |                                                                         13 |                                                                                   15 |                                                                         13 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE |
| Start Point Clock         | clk                                                                        | clk                                                                                  | clk                                                                        |
| End Point Clock           | clk                                                                        | clk                                                                                  | clk                                                                        |
| DSP Block                 | None                                                                       | None                                                                                 | None                                                                       |
| BRAM                      | None                                                                       | None                                                                                 | None                                                                       |
| IO Crossings              |                                                                          0 |                                                                                    0 |                                                                          0 |
| SLR Crossings             |                                                                          0 |                                                                                    0 |                                                                          0 |
| PBlocks                   |                                                                          0 |                                                                                    0 |                                                                          0 |
| High Fanout               |                                                                          9 |                                                                                   16 |                                                                         39 |
| Dont Touch                |                                                                          0 |                                                                                    0 |                                                                          0 |
| Mark Debug                |                                                                          0 |                                                                                    0 |                                                                          0 |
| Start Point Pin Primitive | FDRE/C                                                                     | FDRE/C                                                                               | FDRE/C                                                                     |
| End Point Pin Primitive   | FDRE/D                                                                     | FDRE/D                                                                               | FDRE/D                                                                     |
| Start Point Pin           | sr_p.sr_1[274]/C                                                           | ret_array_1_13.idx_ret_54[0]/C                                                       | ret_array_2_11.idx_ret_16[2]/C                                             |
| End Point Pin             | ret_array_1_13.idx_ret_54[0]/D                                             | ret_array_2_11.idx_ret_16[2]/D                                                       | ret_array_3_10.idx[7]/D                                                    |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
|      Characteristics      |                              WorstPath to Src                              |                                       Path #10                                       |                           WorstPath from Dst                          |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
| Requirement               |                                                                      6.250 |                                                                                6.250 |                                                                 6.250 |
| Path Delay                |                                                                      4.218 |                                                                                4.630 |                                                                 3.612 |
| Logic Delay               | 1.505(36%)                                                                 | 1.713(37%)                                                                           | 1.330(37%)                                                            |
| Net Delay                 | 2.713(64%)                                                                 | 2.917(63%)                                                                           | 2.282(63%)                                                            |
| Clock Skew                |                                                                     -0.092 |                                                                               -0.081 |                                                                -0.098 |
| Slack                     |                                                                      1.932 |                                                                                1.531 |                                                                 2.531 |
| Timing Exception          |                                                                            |                                                                                      |                                                                       |
| Bounding Box Size         | 2% x 0%                                                                    | 6% x 1%                                                                              | 1% x 0%                                                               |
| Clock Region Distance     | (0, 0)                                                                     | (0, 0)                                                                               | (0, 0)                                                                |
| Cumulative Fanout         |                                                                         50 |                                                                                   88 |                                                                   151 |
| Fixed Loc                 |                                                                          0 |                                                                                    0 |                                                                     0 |
| Fixed Route               |                                                                          0 |                                                                                    0 |                                                                     0 |
| Hold Fix Detour           |                                                                          0 |                                                                                    0 |                                                                     0 |
| Combined LUT Pairs        |                                                                          0 |                                                                                    0 |                                                                     0 |
| Clock Relationship        | Safely Timed                                                               | Safely Timed                                                                         | Safely Timed                                                          |
| Logic Levels              |                                                                         13 |                                                                                   15 |                                                                    12 |
| Routes                    |                                                                         13 |                                                                                   15 |                                                                    12 |
| Logical Path              | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT3 FDRE |
| Start Point Clock         | clk                                                                        | clk                                                                                  | clk                                                                   |
| End Point Clock           | clk                                                                        | clk                                                                                  | clk                                                                   |
| DSP Block                 | None                                                                       | None                                                                                 | None                                                                  |
| BRAM                      | None                                                                       | None                                                                                 | None                                                                  |
| IO Crossings              |                                                                          0 |                                                                                    0 |                                                                     0 |
| SLR Crossings             |                                                                          0 |                                                                                    0 |                                                                     0 |
| PBlocks                   |                                                                          0 |                                                                                    0 |                                                                     0 |
| High Fanout               |                                                                          9 |                                                                                   16 |                                                                    38 |
| Dont Touch                |                                                                          0 |                                                                                    0 |                                                                     0 |
| Mark Debug                |                                                                          0 |                                                                                    0 |                                                                     0 |
| Start Point Pin Primitive | FDRE/C                                                                     | FDRE/C                                                                               | FDRE/C                                                                |
| End Point Pin Primitive   | FDRE/D                                                                     | FDRE/D                                                                               | FDRE/D                                                                |
| Start Point Pin           | sr_p.sr_1[274]/C                                                           | ret_array_1_13.idx_ret_54[0]/C                                                       | ret_array_2_5.idx_ret_14[2]/C                                         |
| End Point Pin             | ret_array_1_13.idx_ret_54[0]/D                                             | ret_array_2_5.idx_ret_14[2]/D                                                        | ret_array_3_7.idx[4]/D                                                |
+---------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+-----+----+----+----+----+----+----+----+----+----+-----+----+
| End Point Clock | Requirement |  0  |  1 |  2 |  3 |  4  |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 |  14 | 15 |
+-----------------+-------------+-----+----+----+----+-----+----+----+----+----+----+----+----+----+----+-----+----+
| clk             | 6.250ns     | 135 | 12 | 92 | 87 | 117 | 91 | 44 | 24 | 24 | 35 | 44 | 10 | 72 | 84 | 108 | 21 |
+-----------------+-------------+-----+----+----+----+-----+----+----+----+----+----+----+----+----+----+-----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+-----------+----------------------------------------------------------------------------+------+----------------+-----------------+---------+----------+------------+-----------+-------------+------------+------------+-----+------+------+------+
|  Instance |                                   Module                                   | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3    |    LUT4   |     LUT5    |    LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+-----------+----------------------------------------------------------------------------+------+----------------+-----------------+---------+----------+------------+-----------+-------------+------------+------------+-----+------+------+------+
| (top)     |                                                                wrapper_csn | 0.75 |           3.02 |            4940 | 0(0.0%) | 40(1.5%) | 460(17.0%) | 231(8.5%) | 1570(57.9%) | 409(15.1%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst | muon_sorter_I022_O022_D001_CSN_VHDL_DATAFMT012210-freq160retfan10000_rev_1 | 0.70 |           3.53 |            3596 | 0(0.0%) | 36(1.4%) | 460(17.6%) | 137(5.2%) | 1570(60.1%) | 409(15.7%) |          0 |   0 |    0 |    0 |    0 |
+-----------+----------------------------------------------------------------------------+------+----------------+-----------------+---------+----------+------------+-----------+-------------+------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |       100% | (CLEM_X61Y515,CLEM_X61Y515)     | wrapper_csn(100%) |            0% |             7 | 87%          | 0%         |  37% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       100% | (CLEM_X65Y514,CLEL_R_X66Y517)   | wrapper_csn(100%) |            0% |       6.08594 | 88%          | 0%         |  35% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |       107% | (CLEL_R_X63Y520,CLEL_R_X63Y520) | wrapper_csn(100%) |            0% |         7.375 | 75%          | NA         |  31% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |        79% | (CLEL_R_X66Y517,CLEL_R_X66Y517) | wrapper_csn(100%) |            0% |         7.875 | 87%          | NA         |  18% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+-------+------------------+------------------+-------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type | Congestion Level | Percentage Tiles |       Congestion Window       |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+-------+------------------+------------------+-------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Short |                1 |           0.004% | (CLEM_X60Y520,CLEM_X60Y522)   | wrapper_csn(100%) |            0% |       3.54167 | 54%          | 0%         |  91% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Short |                0 |           0.002% | (CLEM_X63Y513,CLEM_X63Y513)   | wrapper_csn(100%) |            0% |             6 | 87%          | 0%         |  25% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short |                2 |           0.014% | (CLEL_R_X62Y516,CLEM_X65Y517) | wrapper_csn(100%) |            0% |           5.9 | 93%          | 0%         |  37% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+-------+------------------+------------------+-------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEL_R_X63Y517 | 379             | 396          | 36%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y516 | 379             | 397          | 35%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y515 | 379             | 398          | 35%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y514   | 377             | 399          | 34%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y517   | 377             | 396          | 34%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y515   | 377             | 398          | 34%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y518 | 379             | 395          | 34%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y518   | 377             | 395          | 32%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y519 | 379             | 394          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y516   | 377             | 397          | 31%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEM_X65Y515   | 384             | 398          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y515 | 379             | 398          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEM_X64Y514   | 380             | 399          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y514   | 377             | 399          | 30%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y517 | 379             | 396          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEM_X65Y514   | 384             | 399          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X63Y516 | 379             | 397          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEM_X66Y515   | 389             | 398          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEM_X64Y516   | 380             | 397          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEM_X63Y517   | 377             | 396          | 29%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


