Running: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/augusto/Dropbox/Projeto_Sistemas_Digitais/sms/sms_tb_isim_beh.exe -prj /home/augusto/Dropbox/Projeto_Sistemas_Digitais/sms/sms_tb_beh.prj work.sms_tb 
ISim P.49d (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/augusto/Dropbox/Projeto_Sistemas_Digitais/sms/ula.vhd" into library work
Parsing VHDL file "/home/augusto/Dropbox/Projeto_Sistemas_Digitais/sms/sms_core.vhd" into library work
Parsing VHDL file "/home/augusto/Dropbox/Projeto_Sistemas_Digitais/sms/ipcore_dir/ram.vhd" into library work
Parsing VHDL file "/home/augusto/Dropbox/Projeto_Sistemas_Digitais/sms/sms.vhd" into library work
Parsing VHDL file "/home/augusto/Dropbox/Projeto_Sistemas_Digitais/sms/sms_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101384 KB
Fuse CPU Usage: 2020 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl of entity ula [ula_default]
Compiling architecture rtl of entity sms_core [sms_core_default]
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture ram_a of entity ram [ram_default]
Compiling architecture rtl of entity sms [sms_default]
Compiling architecture behavior of entity sms_tb
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable /home/augusto/Dropbox/Projeto_Sistemas_Digitais/sms/sms_tb_isim_beh.exe
Fuse Memory Usage: 419452 KB
Fuse CPU Usage: 2410 ms
GCC CPU Usage: 1840 ms
