// Invensense MPU_RA

// X left, Y back, Z up

#define MPU6000ES_REV_C4        0x14
#define MPU6000ES_REV_C5        0x15
#define MPU6000ES_REV_D6        0x16
#define MPU6000ES_REV_D7        0x17
#define MPU6000ES_REV_D8        0x18
#define MPU6000_REV_C4          0x54
#define MPU6000_REV_C5          0x55
#define MPU6000_REV_D6          0x56
#define MPU6000_REV_D7          0x57
#define MPU6000_REV_D8          0x58
#define MPU6000_REV_D9          0x59

#define MPU_RA_PRODUCT_ID       0x0C

#define MPU_RA_AUX_VDDIO        0x01
#define MPU_RA_SMPLRT_DIV       0x19


#define MPU_RA_CONFIG           0x1A // LPF
#define MPU_RA_GYRO_CONFIG      0x1B


#define MPU_RA_ACC_CONFIG       0x1C
#define MPU_RA_ACC_CONFIG2      0x1D // MPU6500

#define MPU_RA_FF_THR           0x1D


#define MPU_RA_FF_DUR           0x1E
#define MPU_RA_MOT_THR          0x1F
#define MPU_RA_MOT_DUR          0x20
#define MPU_RA_ZRMOT_THR        0x21
#define MPU_RA_ZRMOT_DUR        0x22
#define MPU_RA_FIFO_EN          0x23
#define MPU_RA_I2C_MST_CTRL     0x24
#define MPU_RA_I2C_SLV0_ADDR    0x25
#define MPU_RA_I2C_SLV0_REG     0x26
#define MPU_RA_I2C_SLV0_CTRL    0x27
#define MPU_RA_I2C_SLV1_ADDR    0x28
#define MPU_RA_I2C_SLV1_REG     0x29
#define MPU_RA_I2C_SLV1_CTRL    0x2A
#define MPU_RA_I2C_SLV2_ADDR    0x2B
#define MPU_RA_I2C_SLV2_REG     0x2C
#define MPU_RA_I2C_SLV2_CTRL    0x2D
#define MPU_RA_I2C_SLV3_ADDR    0x2E
#define MPU_RA_I2C_SLV3_REG     0x2F
#define MPU_RA_I2C_SLV3_CTRL    0x30
#define MPU_RA_I2C_SLV4_ADDR    0x31
#define MPU_RA_I2C_SLV4_REG     0x32
#define MPU_RA_I2C_SLV4_DO      0x33
#define MPU_RA_I2C_SLV4_CTRL    0x34
#define MPU_RA_I2C_SLV4_DI      0x35
#define MPU_RA_I2C_MST_STATUS   0x36
#define MPU_RA_INT_PIN_CFG      0x37
#define MPU_RA_INT_ENABLE       0x38
#define MPU_RA_INT_STATUS       0x3A
#define MPU_RA_ACC_XOUT_H     0x3B
#define MPU_RA_ACC_XOUT_L     0x3C
#define MPU_RA_ACC_YOUT_H     0x3D
#define MPU_RA_ACC_YOUT_L     0x3E
#define MPU_RA_ACC_ZOUT_H     0x3F
#define MPU_RA_ACC_ZOUT_L     0x40
#define MPU_RA_TEMP_OUT_H       0x41
#define MPU_RA_TEMP_OUT_L       0x42
#define MPU_RA_GYRO_XOUT_H      0x43
#define MPU_RA_GYRO_XOUT_L      0x44
#define MPU_RA_GYRO_YOUT_H      0x45
#define MPU_RA_GYRO_YOUT_L      0x46
#define MPU_RA_GYRO_ZOUT_H      0x47
#define MPU_RA_GYRO_ZOUT_L      0x48
#define MPU_RA_EXT_SENS_DATA_00 0x49
#define MPU_RA_EXT_SENS_DATA_01 0x4A
#define MPU_RA_EXT_SENS_DATA_02 0x4B
#define MPU_RA_EXT_SENS_DATA_03 0x4C
#define MPU_RA_EXT_SENS_DATA_04 0x4D
#define MPU_RA_EXT_SENS_DATA_05 0x4E
#define MPU_RA_EXT_SENS_DATA_06 0x4F
#define MPU_RA_EXT_SENS_DATA_07 0x50
#define MPU_RA_EXT_SENS_DATA_08 0x51
#define MPU_RA_EXT_SENS_DATA_09 0x52
#define MPU_RA_EXT_SENS_DATA_10 0x53
#define MPU_RA_EXT_SENS_DATA_11 0x54
#define MPU_RA_EXT_SENS_DATA_12 0x55
#define MPU_RA_EXT_SENS_DATA_13 0x56
#define MPU_RA_EXT_SENS_DATA_14 0x57
#define MPU_RA_EXT_SENS_DATA_15 0x58
#define MPU_RA_EXT_SENS_DATA_16 0x59
#define MPU_RA_EXT_SENS_DATA_17 0x5A
#define MPU_RA_EXT_SENS_DATA_18 0x5B
#define MPU_RA_EXT_SENS_DATA_19 0x5C
#define MPU_RA_EXT_SENS_DATA_20 0x5D
#define MPU_RA_EXT_SENS_DATA_21 0x5E
#define MPU_RA_EXT_SENS_DATA_22 0x5F
#define MPU_RA_EXT_SENS_DATA_23 0x60
#define MPU_RA_MOT_DETECT_STATUS    0x61
#define MPU_RA_I2C_SLV0_DO      0x63
#define MPU_RA_I2C_SLV1_DO      0x64
#define MPU_RA_I2C_SLV2_DO      0x65
#define MPU_RA_I2C_SLV3_DO      0x66
#define MPU_RA_I2C_MST_DELAY_CTRL   0x67


#define MPU_RA_SIGNAL_PATH_RESET    0x68

#define MPU_RA_MOT_DETECT_CTRL      0x69
#define MPU_RA_USER_CTRL        0x6A


#define MPU_RA_PWR_MGMT_1       0x6B


#define MPU_RA_PWR_MGMT_2       0x6C
#define MPU_RA_FIFO_COUNTH      0x72
#define MPU_RA_FIFO_COUNTL      0x73
#define MPU_RA_FIFO_R_W         0x74
#define MPU_RA_WHO_AM_I         0x75

#define MPU_RA_VDDIO_BIT           7

#define MPU_RA_VDDIO_LEVEL_VLOGIC  0
#define MPU_RA_VDDIO_LEVEL_VDD     1

#define MPU_RA_CFG_EXT_SYNC_SET_BIT    5
#define MPU_RA_CFG_EXT_SYNC_SET_LENGTH 3
#define MPU_RA_CFG_DLPF_CFG_BIT    2
#define MPU_RA_CFG_DLPF_CFG_LENGTH 3

#define MPU_RA_EXT_SYNC_DISABLED       0x0
#define MPU_RA_EXT_SYNC_TEMP_OUT_L     0x1
#define MPU_RA_EXT_SYNC_GYRO_XOUT_L    0x2
#define MPU_RA_EXT_SYNC_GYRO_YOUT_L    0x3
#define MPU_RA_EXT_SYNC_GYRO_ZOUT_L    0x4
#define MPU_RA_EXT_SYNC_ACC_XOUT_L   0x5
#define MPU_RA_EXT_SYNC_ACC_YOUT_L   0x6
#define MPU_RA_EXT_SYNC_ACC_ZOUT_L   0x7

#define MPU_RA_DLPF_BW_256         0x00
#define MPU_RA_DLPF_BW_188         0x01
#define MPU_RA_DLPF_BW_98          0x02
#define MPU_RA_DLPF_BW_42          0x03
#define MPU_RA_DLPF_BW_20          0x04
#define MPU_RA_DLPF_BW_10          0x05
#define MPU_RA_DLPF_BW_5           0x06

#define MPU_RA_GCONFIG_FS_SEL_BIT      4
#define MPU_RA_GCONFIG_FS_SEL_LENGTH   2

#define MPU_RA_GYRO_FS_250         0x00
#define MPU_RA_GYRO_FS_500         0x01
#define MPU_RA_GYRO_FS_1000        0x02
#define MPU_RA_GYRO_FS_2000        0x03

#define MPU_RA_ACONFIG_XA_ST_BIT           7
#define MPU_RA_ACONFIG_YA_ST_BIT           6
#define MPU_RA_ACONFIG_ZA_ST_BIT           5
#define MPU_RA_ACONFIG_AFS_SEL_BIT         4
#define MPU_RA_ACONFIG_AFS_SEL_LENGTH      2
#define MPU_RA_ACONFIG_ACC_HPF_BIT       2
#define MPU_RA_ACONFIG_ACC_HPF_LENGTH    3

#define MPU_RA_ACC_FS_2          0x00
#define MPU_RA_ACC_FS_4          0x01
#define MPU_RA_ACC_FS_8          0x02
#define MPU_RA_ACC_FS_16         0x03

#define MPU_RA_DHPF_RESET          0x00
#define MPU_RA_DHPF_5              0x01
#define MPU_RA_DHPF_2P5            0x02
#define MPU_RA_DHPF_1P25           0x03
#define MPU_RA_DHPF_0P63           0x04
#define MPU_RA_DHPF_HOLD           0x07

#define MPU_RA_TEMP_FIFO_EN_BIT    7
#define MPU_RA_XG_FIFO_EN_BIT      6
#define MPU_RA_YG_FIFO_EN_BIT      5
#define MPU_RA_ZG_FIFO_EN_BIT      4
#define MPU_RA_ACC_FIFO_EN_BIT   3
#define MPU_RA_SLV2_FIFO_EN_BIT    2
#define MPU_RA_SLV1_FIFO_EN_BIT    1
#define MPU_RA_SLV0_FIFO_EN_BIT    0

#define MPU_RA_MULT_MST_EN_BIT     7
#define MPU_RA_WAIT_FOR_ES_BIT     6
#define MPU_RA_SLV_3_FIFO_EN_BIT   5
#define MPU_RA_I2C_MST_P_NSR_BIT   4
#define MPU_RA_I2C_MST_CLK_BIT     3
#define MPU_RA_I2C_MST_CLK_LENGTH  4

#define MPU_RA_CLOCK_DIV_348       0x0
#define MPU_RA_CLOCK_DIV_333       0x1
#define MPU_RA_CLOCK_DIV_320       0x2
#define MPU_RA_CLOCK_DIV_308       0x3
#define MPU_RA_CLOCK_DIV_296       0x4
#define MPU_RA_CLOCK_DIV_286       0x5
#define MPU_RA_CLOCK_DIV_276       0x6
#define MPU_RA_CLOCK_DIV_267       0x7
#define MPU_RA_CLOCK_DIV_258       0x8
#define MPU_RA_CLOCK_DIV_500       0x9
#define MPU_RA_CLOCK_DIV_471       0xA
#define MPU_RA_CLOCK_DIV_444       0xB
#define MPU_RA_CLOCK_DIV_421       0xC
#define MPU_RA_CLOCK_DIV_400       0xD
#define MPU_RA_CLOCK_DIV_381       0xE
#define MPU_RA_CLOCK_DIV_364       0xF

#define MPU_RA_I2C_SLV_RW_BIT      7
#define MPU_RA_I2C_SLV_ADDR_BIT    6
#define MPU_RA_I2C_SLV_ADDR_LENGTH 7
#define MPU_RA_I2C_SLV_EN_BIT      7
#define MPU_RA_I2C_SLV_BYTE_SW_BIT 6
#define MPU_RA_I2C_SLV_REG_DIS_BIT 5
#define MPU_RA_I2C_SLV_GRP_BIT     4
#define MPU_RA_I2C_SLV_LEN_BIT     3
#define MPU_RA_I2C_SLV_LEN_LENGTH  4

#define MPU_RA_I2C_SLV4_RW_BIT         7
#define MPU_RA_I2C_SLV4_ADDR_BIT       6
#define MPU_RA_I2C_SLV4_ADDR_LENGTH    7
#define MPU_RA_I2C_SLV4_EN_BIT         7
#define MPU_RA_I2C_SLV4_INT_EN_BIT     6
#define MPU_RA_I2C_SLV4_REG_DIS_BIT    5
#define MPU_RA_I2C_SLV4_MST_DLY_BIT    4
#define MPU_RA_I2C_SLV4_MST_DLY_LENGTH 5

#define MPU_RA_MST_PASS_THROUGH_BIT    7
#define MPU_RA_MST_I2C_SLV4_DONE_BIT   6
#define MPU_RA_MST_I2C_LOST_ARB_BIT    5
#define MPU_RA_MST_I2C_SLV4_NACK_BIT   4
#define MPU_RA_MST_I2C_SLV3_NACK_BIT   3
#define MPU_RA_MST_I2C_SLV2_NACK_BIT   2
#define MPU_RA_MST_I2C_SLV1_NACK_BIT   1
#define MPU_RA_MST_I2C_SLV0_NACK_BIT   0

#define MPU_RA_INTCFG_INT_LEVEL_BIT        7
#define MPU_RA_INTCFG_INT_OPEN_BIT         6
#define MPU_RA_INTCFG_LATCH_INT_EN_BIT     5
#define MPU_RA_INTCFG_INT_RD_CLEAR_BIT     4
#define MPU_RA_INTCFG_FSYNC_INT_LEVEL_BIT  3
#define MPU_RA_INTCFG_FSYNC_INT_EN_BIT     2
#define MPU_RA_INTCFG_I2C_BYPASS_EN_BIT    1
#define MPU_RA_INTCFG_CLKOUT_EN_BIT        0

#define MPU_RA_INTMODE_ACTIVEHIGH  0x00
#define MPU_RA_INTMODE_ACTIVELOW   0x01

#define MPU_RA_INTDRV_PUSHPULL     0x00
#define MPU_RA_INTDRV_OPENDRAIN    0x01

#define MPU_RA_INTLATCH_50USPULSE  0x00
#define MPU_RA_INTLATCH_WAITCLEAR  0x01

#define MPU_RA_INTCLEAR_STATUSREAD 0x00
#define MPU_RA_INTCLEAR_ANYREAD    0x01

#define MPU_RA_INTERRUPT_FF_BIT            7
#define MPU_RA_INTERRUPT_MOT_BIT           6
#define MPU_RA_INTERRUPT_ZMOT_BIT          5
#define MPU_RA_INTERRUPT_FIFO_OFLOW_BIT    4
#define MPU_RA_INTERRUPT_I2C_MST_INT_BIT   3
#define MPU_RA_INTERRUPT_DATA_RDY_BIT      0

#define MPU_RA_MOTION_MOT_XNEG_BIT     7
#define MPU_RA_MOTION_MOT_XPOS_BIT     6
#define MPU_RA_MOTION_MOT_YNEG_BIT     5
#define MPU_RA_MOTION_MOT_YPOS_BIT     4
#define MPU_RA_MOTION_MOT_ZNEG_BIT     3
#define MPU_RA_MOTION_MOT_ZPOS_BIT     2
#define MPU_RA_MOTION_MOT_ZRMOT_BIT    0

#define MPU_RA_DELAYCTRL_DELAY_ES_SHADOW_BIT   7
#define MPU_RA_DELAYCTRL_I2C_SLV4_DLY_EN_BIT   4
#define MPU_RA_DELAYCTRL_I2C_SLV3_DLY_EN_BIT   3
#define MPU_RA_DELAYCTRL_I2C_SLV2_DLY_EN_BIT   2
#define MPU_RA_DELAYCTRL_I2C_SLV1_DLY_EN_BIT   1
#define MPU_RA_DELAYCTRL_I2C_SLV0_DLY_EN_BIT   0

#define MPU_RA_PATHRESET_GYRO_RESET_BIT    2
#define MPU_RA_PATHRESET_ACC_RESET_BIT   1
#define MPU_RA_PATHRESET_TEMP_RESET_BIT    0

#define MPU_RA_DETECT_ACC_ON_DELAY_BIT       5
#define MPU_RA_DETECT_ACC_ON_DELAY_LENGTH    2
#define MPU_RA_DETECT_FF_COUNT_BIT             3
#define MPU_RA_DETECT_FF_COUNT_LENGTH          2
#define MPU_RA_DETECT_MOT_COUNT_BIT            1
#define MPU_RA_DETECT_MOT_COUNT_LENGTH         2

#define MPU_RA_DETECT_DECREMENT_RESET  0x0
#define MPU_RA_DETECT_DECREMENT_1      0x1
#define MPU_RA_DETECT_DECREMENT_2      0x2
#define MPU_RA_DETECT_DECREMENT_4      0x3

#define MPU_RA_USERCTRL_FIFO_EN_BIT            6
#define MPU_RA_USERCTRL_I2C_MST_EN_BIT         5
#define MPU_RA_USERCTRL_I2C_IF_DIS_BIT         4
#define MPU_RA_USERCTRL_FIFO_RESET_BIT         2
#define MPU_RA_USERCTRL_I2C_MST_RESET_BIT      1
#define MPU_RA_USERCTRL_SIG_COND_RESET_BIT     0

#define MPU_RA_PWR1_DEVICE_RESET_BIT   7
#define MPU_RA_PWR1_SLEEP_BIT          6
#define MPU_RA_PWR1_CYCLE_BIT          5
#define MPU_RA_PWR1_TEMP_DIS_BIT       3
#define MPU_RA_PWR1_CLK_SEL_BIT        2
#define MPU_RA_PWR1_CLK_SEL_LENGTH     3

#define MPU_RA_CLOCK_INTERNAL          0x00
#define MPU_RA_CLOCK_PLL_XGYRO         0x01
#define MPU_RA_CLOCK_PLL_YGYRO         0x02
#define MPU_RA_CLOCK_PLL_ZGYRO         0x03
#define MPU_RA_CLOCK_PLL_EXT32K        0x04
#define MPU_RA_CLOCK_PLL_EXT19M        0x05
#define MPU_RA_CLOCK_KEEP_RESET        0x07

#define MPU_RA_PWR2_LP_WAKE_CTRL_BIT       7
#define MPU_RA_PWR2_LP_WAKE_CTRL_LENGTH    2
#define MPU_RA_PWR2_STBY_XA_BIT            5
#define MPU_RA_PWR2_STBY_YA_BIT            4
#define MPU_RA_PWR2_STBY_ZA_BIT            3
#define MPU_RA_PWR2_STBY_XG_BIT            2
#define MPU_RA_PWR2_STBY_YG_BIT            1
#define MPU_RA_PWR2_STBY_ZG_BIT            0

#define MPU_RA_WAKE_FREQ_1P25      0x0
#define MPU_RA_WAKE_FREQ_2P5       0x1
#define MPU_RA_WAKE_FREQ_5         0x2
#define MPU_RA_WAKE_FREQ_10        0x3

#define MPU_RA_WHO_AM_I_BIT        6
#define MPU_RA_WHO_AM_I_LENGTH     6

#define DMP_MEM_START_ADDR 0x6E
#define DMP_MEM_R_W 0x6F

#define INV_MAX_NUM_ACCEL_SAMPLES      (8)

#define DMP_REF_QUATERNION             (0)
#define DMP_REF_GYROS                  (DMP_REF_QUATERNION + 4) // 4
#define DMP_REF_CONTROL                (DMP_REF_GYROS + 3)      // 7
#define DMP_REF_RAW                    (DMP_REF_CONTROL + 4)    // 11
#define DMP_REF_RAW_EXTERNAL           (DMP_REF_RAW + 8)        // 19
#define DMP_REF_ACCEL                  (DMP_REF_RAW_EXTERNAL + 6)       // 25
#define DMP_REF_QUANT_ACCEL            (DMP_REF_ACCEL + 3)      // 28
#define DMP_REF_QUATERNION_6AXIS       (DMP_REF_QUANT_ACCEL + INV_MAX_NUM_ACCEL_SAMPLES) // 36
#define DMP_REF_EIS                    (DMP_REF_QUATERNION_6AXIS + 4)   // 40
#define DMP_REF_DMP_PACKET             (DMP_REF_EIS + 3)        // 43
#define DMP_REF_GARBAGE                (DMP_REF_DMP_PACKET + 1) // 44
#define DMP_REF_LAST                   (DMP_REF_GARBAGE + 1)    // 45

#define MPU_1G 8192
