Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar  6 19:05:24 2019
| Host         : HERO-VI running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    991.949        0.000                      0                  665        0.141        0.000                      0                  665      499.500        0.000                       0                   602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       991.949        0.000                      0                  665        0.141        0.000                      0                  665      499.500        0.000                       0                   602  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      991.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             991.949ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/priv/mevect_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.817ns  (logic 1.106ns (14.148%)  route 6.711ns (85.852%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 1003.901 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.230     4.161    riscv/pc/CLK
    SLICE_X31Y112        FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.313     4.474 f  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           1.176     5.650    riscv/inst/Q[6]
    SLICE_X37Y107        LUT5 (Prop_lut5_I0_O)        0.211     5.861 r  riscv/inst/O_data_reg[31]_i_15/O
                         net (fo=17, routed)          1.177     7.038    riscv/pc/O_address_reg[6]_0
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.097     7.135 r  riscv/pc/O_data_reg[10]_i_3/O
                         net (fo=8, routed)           1.198     8.333    riscv/pc/O_data_reg[10]_i_3_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.430 f  riscv/pc/mcause[0]_i_10/O
                         net (fo=1, routed)           0.269     8.699    riscv/pc/mcause[0]_i_10_n_1
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.796 f  riscv/pc/mcause[0]_i_5/O
                         net (fo=1, routed)           0.746     9.542    riscv/pc/mcause[0]_i_5_n_1
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.097     9.639 f  riscv/pc/mcause[0]_i_4/O
                         net (fo=5, routed)           0.384    10.022    riscv/decode/flag_illegalinst
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.097    10.119 f  riscv/decode/mevect[31]_i_5/O
                         net (fo=41, routed)          0.369    10.489    riscv/decode/exception
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.097    10.586 r  riscv/decode/mevect[31]_i_2/O
                         net (fo=32, routed)          1.392    11.978    riscv/priv/E[0]
    SLICE_X36Y117        FDRE                                         r  riscv/priv/mevect_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263  1001.263 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443  1002.706    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072  1002.778 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.123  1003.901    riscv/priv/CLK
    SLICE_X36Y117        FDRE                                         r  riscv/priv/mevect_reg[27]/C
                         clock pessimism              0.212  1004.113    
                         clock uncertainty           -0.035  1004.078    
    SLICE_X36Y117        FDRE (Setup_fdre_C_CE)      -0.150  1003.928    riscv/priv/mevect_reg[27]
  -------------------------------------------------------------------
                         required time                       1003.928    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                991.949    

Slack (MET) :             991.949ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/priv/mevect_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.817ns  (logic 1.106ns (14.148%)  route 6.711ns (85.852%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 1003.901 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.230     4.161    riscv/pc/CLK
    SLICE_X31Y112        FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.313     4.474 f  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           1.176     5.650    riscv/inst/Q[6]
    SLICE_X37Y107        LUT5 (Prop_lut5_I0_O)        0.211     5.861 r  riscv/inst/O_data_reg[31]_i_15/O
                         net (fo=17, routed)          1.177     7.038    riscv/pc/O_address_reg[6]_0
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.097     7.135 r  riscv/pc/O_data_reg[10]_i_3/O
                         net (fo=8, routed)           1.198     8.333    riscv/pc/O_data_reg[10]_i_3_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.430 f  riscv/pc/mcause[0]_i_10/O
                         net (fo=1, routed)           0.269     8.699    riscv/pc/mcause[0]_i_10_n_1
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.796 f  riscv/pc/mcause[0]_i_5/O
                         net (fo=1, routed)           0.746     9.542    riscv/pc/mcause[0]_i_5_n_1
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.097     9.639 f  riscv/pc/mcause[0]_i_4/O
                         net (fo=5, routed)           0.384    10.022    riscv/decode/flag_illegalinst
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.097    10.119 f  riscv/decode/mevect[31]_i_5/O
                         net (fo=41, routed)          0.369    10.489    riscv/decode/exception
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.097    10.586 r  riscv/decode/mevect[31]_i_2/O
                         net (fo=32, routed)          1.392    11.978    riscv/priv/E[0]
    SLICE_X36Y117        FDRE                                         r  riscv/priv/mevect_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263  1001.263 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443  1002.706    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072  1002.778 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.123  1003.901    riscv/priv/CLK
    SLICE_X36Y117        FDRE                                         r  riscv/priv/mevect_reg[30]/C
                         clock pessimism              0.212  1004.113    
                         clock uncertainty           -0.035  1004.078    
    SLICE_X36Y117        FDRE (Setup_fdre_C_CE)      -0.150  1003.928    riscv/priv/mevect_reg[30]
  -------------------------------------------------------------------
                         required time                       1003.928    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                991.949    

Slack (MET) :             991.950ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/priv/mevect_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 1.106ns (14.112%)  route 6.731ns (85.888%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 1003.904 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.230     4.161    riscv/pc/CLK
    SLICE_X31Y112        FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.313     4.474 f  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           1.176     5.650    riscv/inst/Q[6]
    SLICE_X37Y107        LUT5 (Prop_lut5_I0_O)        0.211     5.861 r  riscv/inst/O_data_reg[31]_i_15/O
                         net (fo=17, routed)          1.177     7.038    riscv/pc/O_address_reg[6]_0
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.097     7.135 r  riscv/pc/O_data_reg[10]_i_3/O
                         net (fo=8, routed)           1.198     8.333    riscv/pc/O_data_reg[10]_i_3_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.430 f  riscv/pc/mcause[0]_i_10/O
                         net (fo=1, routed)           0.269     8.699    riscv/pc/mcause[0]_i_10_n_1
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.796 f  riscv/pc/mcause[0]_i_5/O
                         net (fo=1, routed)           0.746     9.542    riscv/pc/mcause[0]_i_5_n_1
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.097     9.639 f  riscv/pc/mcause[0]_i_4/O
                         net (fo=5, routed)           0.384    10.022    riscv/decode/flag_illegalinst
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.097    10.119 f  riscv/decode/mevect[31]_i_5/O
                         net (fo=41, routed)          0.369    10.489    riscv/decode/exception
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.097    10.586 r  riscv/decode/mevect[31]_i_2/O
                         net (fo=32, routed)          1.412    11.998    riscv/priv/E[0]
    SLICE_X33Y114        FDRE                                         r  riscv/priv/mevect_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263  1001.263 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443  1002.706    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072  1002.778 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.126  1003.904    riscv/priv/CLK
    SLICE_X33Y114        FDRE                                         r  riscv/priv/mevect_reg[18]/C
                         clock pessimism              0.230  1004.134    
                         clock uncertainty           -0.035  1004.099    
    SLICE_X33Y114        FDRE (Setup_fdre_C_CE)      -0.150  1003.949    riscv/priv/mevect_reg[18]
  -------------------------------------------------------------------
                         required time                       1003.949    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                991.950    

Slack (MET) :             991.950ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/priv/mevect_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 1.106ns (14.112%)  route 6.731ns (85.888%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 1003.904 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.230     4.161    riscv/pc/CLK
    SLICE_X31Y112        FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.313     4.474 f  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           1.176     5.650    riscv/inst/Q[6]
    SLICE_X37Y107        LUT5 (Prop_lut5_I0_O)        0.211     5.861 r  riscv/inst/O_data_reg[31]_i_15/O
                         net (fo=17, routed)          1.177     7.038    riscv/pc/O_address_reg[6]_0
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.097     7.135 r  riscv/pc/O_data_reg[10]_i_3/O
                         net (fo=8, routed)           1.198     8.333    riscv/pc/O_data_reg[10]_i_3_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.430 f  riscv/pc/mcause[0]_i_10/O
                         net (fo=1, routed)           0.269     8.699    riscv/pc/mcause[0]_i_10_n_1
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.796 f  riscv/pc/mcause[0]_i_5/O
                         net (fo=1, routed)           0.746     9.542    riscv/pc/mcause[0]_i_5_n_1
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.097     9.639 f  riscv/pc/mcause[0]_i_4/O
                         net (fo=5, routed)           0.384    10.022    riscv/decode/flag_illegalinst
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.097    10.119 f  riscv/decode/mevect[31]_i_5/O
                         net (fo=41, routed)          0.369    10.489    riscv/decode/exception
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.097    10.586 r  riscv/decode/mevect[31]_i_2/O
                         net (fo=32, routed)          1.412    11.998    riscv/priv/E[0]
    SLICE_X33Y114        FDRE                                         r  riscv/priv/mevect_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263  1001.263 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443  1002.706    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072  1002.778 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.126  1003.904    riscv/priv/CLK
    SLICE_X33Y114        FDRE                                         r  riscv/priv/mevect_reg[23]/C
                         clock pessimism              0.230  1004.134    
                         clock uncertainty           -0.035  1004.099    
    SLICE_X33Y114        FDRE (Setup_fdre_C_CE)      -0.150  1003.949    riscv/priv/mevect_reg[23]
  -------------------------------------------------------------------
                         required time                       1003.949    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                991.950    

Slack (MET) :             991.950ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/priv/mevect_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 1.106ns (14.112%)  route 6.731ns (85.888%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 1003.904 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.230     4.161    riscv/pc/CLK
    SLICE_X31Y112        FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.313     4.474 f  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           1.176     5.650    riscv/inst/Q[6]
    SLICE_X37Y107        LUT5 (Prop_lut5_I0_O)        0.211     5.861 r  riscv/inst/O_data_reg[31]_i_15/O
                         net (fo=17, routed)          1.177     7.038    riscv/pc/O_address_reg[6]_0
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.097     7.135 r  riscv/pc/O_data_reg[10]_i_3/O
                         net (fo=8, routed)           1.198     8.333    riscv/pc/O_data_reg[10]_i_3_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.430 f  riscv/pc/mcause[0]_i_10/O
                         net (fo=1, routed)           0.269     8.699    riscv/pc/mcause[0]_i_10_n_1
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.796 f  riscv/pc/mcause[0]_i_5/O
                         net (fo=1, routed)           0.746     9.542    riscv/pc/mcause[0]_i_5_n_1
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.097     9.639 f  riscv/pc/mcause[0]_i_4/O
                         net (fo=5, routed)           0.384    10.022    riscv/decode/flag_illegalinst
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.097    10.119 f  riscv/decode/mevect[31]_i_5/O
                         net (fo=41, routed)          0.369    10.489    riscv/decode/exception
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.097    10.586 r  riscv/decode/mevect[31]_i_2/O
                         net (fo=32, routed)          1.412    11.998    riscv/priv/E[0]
    SLICE_X33Y114        FDRE                                         r  riscv/priv/mevect_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263  1001.263 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443  1002.706    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072  1002.778 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.126  1003.904    riscv/priv/CLK
    SLICE_X33Y114        FDRE                                         r  riscv/priv/mevect_reg[24]/C
                         clock pessimism              0.230  1004.134    
                         clock uncertainty           -0.035  1004.099    
    SLICE_X33Y114        FDRE (Setup_fdre_C_CE)      -0.150  1003.949    riscv/priv/mevect_reg[24]
  -------------------------------------------------------------------
                         required time                       1003.949    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                991.950    

Slack (MET) :             991.950ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/priv/mevect_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 1.106ns (14.112%)  route 6.731ns (85.888%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 1003.904 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.230     4.161    riscv/pc/CLK
    SLICE_X31Y112        FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.313     4.474 f  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           1.176     5.650    riscv/inst/Q[6]
    SLICE_X37Y107        LUT5 (Prop_lut5_I0_O)        0.211     5.861 r  riscv/inst/O_data_reg[31]_i_15/O
                         net (fo=17, routed)          1.177     7.038    riscv/pc/O_address_reg[6]_0
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.097     7.135 r  riscv/pc/O_data_reg[10]_i_3/O
                         net (fo=8, routed)           1.198     8.333    riscv/pc/O_data_reg[10]_i_3_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.430 f  riscv/pc/mcause[0]_i_10/O
                         net (fo=1, routed)           0.269     8.699    riscv/pc/mcause[0]_i_10_n_1
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.796 f  riscv/pc/mcause[0]_i_5/O
                         net (fo=1, routed)           0.746     9.542    riscv/pc/mcause[0]_i_5_n_1
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.097     9.639 f  riscv/pc/mcause[0]_i_4/O
                         net (fo=5, routed)           0.384    10.022    riscv/decode/flag_illegalinst
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.097    10.119 f  riscv/decode/mevect[31]_i_5/O
                         net (fo=41, routed)          0.369    10.489    riscv/decode/exception
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.097    10.586 r  riscv/decode/mevect[31]_i_2/O
                         net (fo=32, routed)          1.412    11.998    riscv/priv/E[0]
    SLICE_X33Y114        FDRE                                         r  riscv/priv/mevect_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263  1001.263 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443  1002.706    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072  1002.778 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.126  1003.904    riscv/priv/CLK
    SLICE_X33Y114        FDRE                                         r  riscv/priv/mevect_reg[31]/C
                         clock pessimism              0.230  1004.134    
                         clock uncertainty           -0.035  1004.099    
    SLICE_X33Y114        FDRE (Setup_fdre_C_CE)      -0.150  1003.949    riscv/priv/mevect_reg[31]
  -------------------------------------------------------------------
                         required time                       1003.949    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                991.950    

Slack (MET) :             991.974ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/priv/mevect_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 1.106ns (14.137%)  route 6.718ns (85.863%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 1003.901 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.230     4.161    riscv/pc/CLK
    SLICE_X31Y112        FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.313     4.474 f  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           1.176     5.650    riscv/inst/Q[6]
    SLICE_X37Y107        LUT5 (Prop_lut5_I0_O)        0.211     5.861 r  riscv/inst/O_data_reg[31]_i_15/O
                         net (fo=17, routed)          1.177     7.038    riscv/pc/O_address_reg[6]_0
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.097     7.135 r  riscv/pc/O_data_reg[10]_i_3/O
                         net (fo=8, routed)           1.198     8.333    riscv/pc/O_data_reg[10]_i_3_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.430 f  riscv/pc/mcause[0]_i_10/O
                         net (fo=1, routed)           0.269     8.699    riscv/pc/mcause[0]_i_10_n_1
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.796 f  riscv/pc/mcause[0]_i_5/O
                         net (fo=1, routed)           0.746     9.542    riscv/pc/mcause[0]_i_5_n_1
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.097     9.639 f  riscv/pc/mcause[0]_i_4/O
                         net (fo=5, routed)           0.384    10.022    riscv/decode/flag_illegalinst
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.097    10.119 f  riscv/decode/mevect[31]_i_5/O
                         net (fo=41, routed)          0.369    10.489    riscv/decode/exception
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.097    10.586 r  riscv/decode/mevect[31]_i_2/O
                         net (fo=32, routed)          1.399    11.985    riscv/priv/E[0]
    SLICE_X34Y117        FDRE                                         r  riscv/priv/mevect_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263  1001.263 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443  1002.706    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072  1002.778 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.123  1003.901    riscv/priv/CLK
    SLICE_X34Y117        FDRE                                         r  riscv/priv/mevect_reg[17]/C
                         clock pessimism              0.212  1004.113    
                         clock uncertainty           -0.035  1004.078    
    SLICE_X34Y117        FDRE (Setup_fdre_C_CE)      -0.119  1003.959    riscv/priv/mevect_reg[17]
  -------------------------------------------------------------------
                         required time                       1003.959    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                991.974    

Slack (MET) :             991.974ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/priv/mevect_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 1.106ns (14.137%)  route 6.718ns (85.863%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 1003.901 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.230     4.161    riscv/pc/CLK
    SLICE_X31Y112        FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.313     4.474 f  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           1.176     5.650    riscv/inst/Q[6]
    SLICE_X37Y107        LUT5 (Prop_lut5_I0_O)        0.211     5.861 r  riscv/inst/O_data_reg[31]_i_15/O
                         net (fo=17, routed)          1.177     7.038    riscv/pc/O_address_reg[6]_0
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.097     7.135 r  riscv/pc/O_data_reg[10]_i_3/O
                         net (fo=8, routed)           1.198     8.333    riscv/pc/O_data_reg[10]_i_3_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.430 f  riscv/pc/mcause[0]_i_10/O
                         net (fo=1, routed)           0.269     8.699    riscv/pc/mcause[0]_i_10_n_1
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.796 f  riscv/pc/mcause[0]_i_5/O
                         net (fo=1, routed)           0.746     9.542    riscv/pc/mcause[0]_i_5_n_1
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.097     9.639 f  riscv/pc/mcause[0]_i_4/O
                         net (fo=5, routed)           0.384    10.022    riscv/decode/flag_illegalinst
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.097    10.119 f  riscv/decode/mevect[31]_i_5/O
                         net (fo=41, routed)          0.369    10.489    riscv/decode/exception
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.097    10.586 r  riscv/decode/mevect[31]_i_2/O
                         net (fo=32, routed)          1.399    11.985    riscv/priv/E[0]
    SLICE_X34Y117        FDRE                                         r  riscv/priv/mevect_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263  1001.263 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443  1002.706    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072  1002.778 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.123  1003.901    riscv/priv/CLK
    SLICE_X34Y117        FDRE                                         r  riscv/priv/mevect_reg[19]/C
                         clock pessimism              0.212  1004.113    
                         clock uncertainty           -0.035  1004.078    
    SLICE_X34Y117        FDRE (Setup_fdre_C_CE)      -0.119  1003.959    riscv/priv/mevect_reg[19]
  -------------------------------------------------------------------
                         required time                       1003.959    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                991.974    

Slack (MET) :             991.974ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/priv/mevect_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 1.106ns (14.137%)  route 6.718ns (85.863%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 1003.901 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.230     4.161    riscv/pc/CLK
    SLICE_X31Y112        FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.313     4.474 f  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           1.176     5.650    riscv/inst/Q[6]
    SLICE_X37Y107        LUT5 (Prop_lut5_I0_O)        0.211     5.861 r  riscv/inst/O_data_reg[31]_i_15/O
                         net (fo=17, routed)          1.177     7.038    riscv/pc/O_address_reg[6]_0
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.097     7.135 r  riscv/pc/O_data_reg[10]_i_3/O
                         net (fo=8, routed)           1.198     8.333    riscv/pc/O_data_reg[10]_i_3_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.430 f  riscv/pc/mcause[0]_i_10/O
                         net (fo=1, routed)           0.269     8.699    riscv/pc/mcause[0]_i_10_n_1
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.796 f  riscv/pc/mcause[0]_i_5/O
                         net (fo=1, routed)           0.746     9.542    riscv/pc/mcause[0]_i_5_n_1
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.097     9.639 f  riscv/pc/mcause[0]_i_4/O
                         net (fo=5, routed)           0.384    10.022    riscv/decode/flag_illegalinst
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.097    10.119 f  riscv/decode/mevect[31]_i_5/O
                         net (fo=41, routed)          0.369    10.489    riscv/decode/exception
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.097    10.586 r  riscv/decode/mevect[31]_i_2/O
                         net (fo=32, routed)          1.399    11.985    riscv/priv/E[0]
    SLICE_X34Y117        FDRE                                         r  riscv/priv/mevect_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263  1001.263 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443  1002.706    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072  1002.778 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.123  1003.901    riscv/priv/CLK
    SLICE_X34Y117        FDRE                                         r  riscv/priv/mevect_reg[26]/C
                         clock pessimism              0.212  1004.113    
                         clock uncertainty           -0.035  1004.078    
    SLICE_X34Y117        FDRE (Setup_fdre_C_CE)      -0.119  1003.959    riscv/priv/mevect_reg[26]
  -------------------------------------------------------------------
                         required time                       1003.959    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                991.974    

Slack (MET) :             991.974ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/priv/mevect_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 1.106ns (14.137%)  route 6.718ns (85.863%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 1003.901 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.230     4.161    riscv/pc/CLK
    SLICE_X31Y112        FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.313     4.474 f  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           1.176     5.650    riscv/inst/Q[6]
    SLICE_X37Y107        LUT5 (Prop_lut5_I0_O)        0.211     5.861 r  riscv/inst/O_data_reg[31]_i_15/O
                         net (fo=17, routed)          1.177     7.038    riscv/pc/O_address_reg[6]_0
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.097     7.135 r  riscv/pc/O_data_reg[10]_i_3/O
                         net (fo=8, routed)           1.198     8.333    riscv/pc/O_data_reg[10]_i_3_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.430 f  riscv/pc/mcause[0]_i_10/O
                         net (fo=1, routed)           0.269     8.699    riscv/pc/mcause[0]_i_10_n_1
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.097     8.796 f  riscv/pc/mcause[0]_i_5/O
                         net (fo=1, routed)           0.746     9.542    riscv/pc/mcause[0]_i_5_n_1
    SLICE_X37Y104        LUT6 (Prop_lut6_I2_O)        0.097     9.639 f  riscv/pc/mcause[0]_i_4/O
                         net (fo=5, routed)           0.384    10.022    riscv/decode/flag_illegalinst
    SLICE_X35Y107        LUT3 (Prop_lut3_I0_O)        0.097    10.119 f  riscv/decode/mevect[31]_i_5/O
                         net (fo=41, routed)          0.369    10.489    riscv/decode/exception
    SLICE_X34Y107        LUT5 (Prop_lut5_I3_O)        0.097    10.586 r  riscv/decode/mevect[31]_i_2/O
                         net (fo=32, routed)          1.399    11.985    riscv/priv/E[0]
    SLICE_X34Y117        FDRE                                         r  riscv/priv/mevect_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263  1001.263 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443  1002.706    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072  1002.778 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.123  1003.901    riscv/priv/CLK
    SLICE_X34Y117        FDRE                                         r  riscv/priv/mevect_reg[29]/C
                         clock pessimism              0.212  1004.113    
                         clock uncertainty           -0.035  1004.078    
    SLICE_X34Y117        FDRE (Setup_fdre_C_CE)      -0.119  1003.959    riscv/priv/mevect_reg[29]
  -------------------------------------------------------------------
                         required time                       1003.959    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                991.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/pc/O_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.189ns (66.313%)  route 0.096ns (33.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.560     1.479    riscv/priv/CLK
    SLICE_X39Y110        FDRE                                         r  riscv/priv/mevect_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  riscv/priv/mevect_reg[8]/Q
                         net (fo=2, routed)           0.096     1.716    riscv/mux_priv/Q[8]
    SLICE_X38Y110        LUT3 (Prop_lut3_I0_O)        0.048     1.764 r  riscv/mux_priv/O_address[8]_i_1/O
                         net (fo=1, routed)           0.000     1.764    riscv/pc/mevect_reg[31]_0[8]
    SLICE_X38Y110        FDRE                                         r  riscv/pc/O_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.832     1.997    riscv/pc/CLK
    SLICE_X38Y110        FDRE                                         r  riscv/pc/O_address_reg[8]/C
                         clock pessimism             -0.504     1.492    
    SLICE_X38Y110        FDRE (Hold_fdre_C_D)         0.131     1.623    riscv/pc/O_address_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/pc/O_address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.414%)  route 0.132ns (41.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.561     1.480    riscv/priv/CLK
    SLICE_X32Y113        FDRE                                         r  riscv/priv/mevect_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  riscv/priv/mevect_reg[13]/Q
                         net (fo=2, routed)           0.132     1.754    riscv/mux_priv/Q[13]
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  riscv/mux_priv/O_address[13]_i_1/O
                         net (fo=1, routed)           0.000     1.799    riscv/pc/mevect_reg[31]_0[13]
    SLICE_X31Y113        FDRE                                         r  riscv/pc/O_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.831     1.996    riscv/pc/CLK
    SLICE_X31Y113        FDRE                                         r  riscv/pc/O_address_reg[13]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X31Y113        FDRE (Hold_fdre_C_D)         0.091     1.586    riscv/pc/O_address_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/pc/O_address_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.187ns (56.203%)  route 0.146ns (43.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.558     1.477    riscv/priv/CLK
    SLICE_X36Y117        FDRE                                         r  riscv/priv/mevect_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  riscv/priv/mevect_reg[30]/Q
                         net (fo=2, routed)           0.146     1.764    riscv/mux_priv/Q[30]
    SLICE_X37Y117        LUT3 (Prop_lut3_I0_O)        0.046     1.810 r  riscv/mux_priv/O_address[30]_i_1/O
                         net (fo=1, routed)           0.000     1.810    riscv/pc/mevect_reg[31]_0[30]
    SLICE_X37Y117        FDRE                                         r  riscv/pc/O_address_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.827     1.992    riscv/pc/CLK
    SLICE_X37Y117        FDRE                                         r  riscv/pc/O_address_reg[30]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X37Y117        FDRE (Hold_fdre_C_D)         0.107     1.597    riscv/pc/O_address_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 riscv/pc/O_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/priv/mepc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.303%)  route 0.163ns (46.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.560     1.479    riscv/pc/CLK
    SLICE_X32Y116        FDRE                                         r  riscv/pc/O_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  riscv/pc/O_address_reg[18]/Q
                         net (fo=4, routed)           0.163     1.783    riscv/pc/Q[18]
    SLICE_X37Y116        LUT3 (Prop_lut3_I0_O)        0.045     1.828 r  riscv/pc/mepc[18]_i_1/O
                         net (fo=1, routed)           0.000     1.828    riscv/priv/D[18]
    SLICE_X37Y116        FDRE                                         r  riscv/priv/mepc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.828     1.993    riscv/priv/CLK
    SLICE_X37Y116        FDRE                                         r  riscv/priv/mepc_reg[18]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.092     1.605    riscv/priv/mepc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/pc/O_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.210ns (59.119%)  route 0.145ns (40.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.562     1.481    riscv/priv/CLK
    SLICE_X34Y110        FDRE                                         r  riscv/priv/mevect_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  riscv/priv/mevect_reg[7]/Q
                         net (fo=2, routed)           0.145     1.791    riscv/mux_priv/Q[7]
    SLICE_X35Y110        LUT3 (Prop_lut3_I0_O)        0.046     1.837 r  riscv/mux_priv/O_address[7]_i_1/O
                         net (fo=1, routed)           0.000     1.837    riscv/pc/mevect_reg[31]_0[7]
    SLICE_X35Y110        FDRE                                         r  riscv/pc/O_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.833     1.998    riscv/pc/CLK
    SLICE_X35Y110        FDRE                                         r  riscv/pc/O_address_reg[7]/C
                         clock pessimism             -0.503     1.494    
    SLICE_X35Y110        FDRE (Hold_fdre_C_D)         0.107     1.601    riscv/pc/O_address_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/pc/O_address_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.189ns (46.957%)  route 0.213ns (53.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.559     1.478    riscv/priv/CLK
    SLICE_X36Y116        FDRE                                         r  riscv/priv/mevect_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  riscv/priv/mevect_reg[28]/Q
                         net (fo=2, routed)           0.213     1.833    riscv/mux_priv/Q[28]
    SLICE_X38Y114        LUT3 (Prop_lut3_I0_O)        0.048     1.881 r  riscv/mux_priv/O_address[28]_i_1/O
                         net (fo=1, routed)           0.000     1.881    riscv/pc/mevect_reg[31]_0[28]
    SLICE_X38Y114        FDRE                                         r  riscv/pc/O_address_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.829     1.994    riscv/pc/CLK
    SLICE_X38Y114        FDRE                                         r  riscv/pc/O_address_reg[28]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.131     1.645    riscv/pc/O_address_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/pc/O_address_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.877%)  route 0.134ns (39.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.558     1.477    riscv/priv/CLK
    SLICE_X34Y117        FDRE                                         r  riscv/priv/mevect_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  riscv/priv/mevect_reg[19]/Q
                         net (fo=2, routed)           0.134     1.776    riscv/mux_priv/Q[19]
    SLICE_X37Y117        LUT3 (Prop_lut3_I0_O)        0.045     1.821 r  riscv/mux_priv/O_address[19]_i_1/O
                         net (fo=1, routed)           0.000     1.821    riscv/pc/mevect_reg[31]_0[19]
    SLICE_X37Y117        FDRE                                         r  riscv/pc/O_address_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.827     1.992    riscv/pc/CLK
    SLICE_X37Y117        FDRE                                         r  riscv/pc/O_address_reg[19]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X37Y117        FDRE (Hold_fdre_C_D)         0.091     1.582    riscv/pc/O_address_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/pc/O_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.003%)  route 0.165ns (46.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.563     1.482    riscv/priv/CLK
    SLICE_X32Y110        FDRE                                         r  riscv/priv/mevect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  riscv/priv/mevect_reg[0]/Q
                         net (fo=2, routed)           0.165     1.788    riscv/mux_priv/Q[0]
    SLICE_X32Y109        LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  riscv/mux_priv/O_address[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    riscv/pc/mevect_reg[31]_0[0]
    SLICE_X32Y109        FDRE                                         r  riscv/pc/O_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.835     2.000    riscv/pc/CLK
    SLICE_X32Y109        FDRE                                         r  riscv/pc/O_address_reg[0]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X32Y109        FDRE (Hold_fdre_C_D)         0.092     1.591    riscv/pc/O_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/pc/O_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.187ns (50.268%)  route 0.185ns (49.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.563     1.482    riscv/priv/CLK
    SLICE_X36Y107        FDRE                                         r  riscv/priv/mevect_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  riscv/priv/mevect_reg[3]/Q
                         net (fo=2, routed)           0.185     1.808    riscv/mux_priv/Q[3]
    SLICE_X35Y108        LUT3 (Prop_lut3_I0_O)        0.046     1.854 r  riscv/mux_priv/O_address[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    riscv/pc/mevect_reg[31]_0[3]
    SLICE_X35Y108        FDRE                                         r  riscv/pc/O_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.834     1.999    riscv/pc/CLK
    SLICE_X35Y108        FDRE                                         r  riscv/pc/O_address_reg[3]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X35Y108        FDRE (Hold_fdre_C_D)         0.107     1.605    riscv/pc/O_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            riscv/pc/O_address_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.187ns (49.859%)  route 0.188ns (50.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.558     1.477    riscv/priv/CLK
    SLICE_X36Y117        FDRE                                         r  riscv/priv/mevect_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  riscv/priv/mevect_reg[27]/Q
                         net (fo=2, routed)           0.188     1.806    riscv/mux_priv/Q[27]
    SLICE_X35Y117        LUT3 (Prop_lut3_I0_O)        0.046     1.852 r  riscv/mux_priv/O_address[27]_i_1/O
                         net (fo=1, routed)           0.000     1.852    riscv/pc/mevect_reg[31]_0[27]
    SLICE_X35Y117        FDRE                                         r  riscv/pc/O_address_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.827     1.992    riscv/pc/CLK
    SLICE_X35Y117        FDRE                                         r  riscv/pc/O_address_reg[27]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X35Y117        FDRE (Hold_fdre_C_D)         0.107     1.598    riscv/pc/O_address_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { CLK1MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         1000.000    998.408    BUFGCTRL_X0Y16  CLK1MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X28Y113   led/O_led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X34Y105   led/O_led_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X33Y105   led/O_led_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X33Y105   led/O_led_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X33Y105   led/O_led_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X34Y105   led/O_led_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X33Y105   led/O_led_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X34Y107   led/O_led_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X35Y113   led/O_led_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X34Y105   led/O_led_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X34Y105   led/O_led_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X34Y105   led/O_led_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X34Y105   led/O_led_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y116   riscv/priv/mevect_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X32Y107   riscv/priv/mstatus_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X32Y109   riscv/priv/mstatus_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X33Y107   riscv/priv/mstatus_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X46Y109   riscv/regs/register_reg[12][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X30Y107   riscv/regs/register_reg[12][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X28Y113   led/O_led_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X28Y113   led/O_led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X34Y105   led/O_led_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X33Y105   led/O_led_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X33Y105   led/O_led_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X33Y105   led/O_led_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X33Y105   led/O_led_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X33Y105   led/O_led_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X33Y105   led/O_led_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X34Y105   led/O_led_reg[14]/C



