<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Feb 16 11:24:48 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_0" PORT="clk"/>
        <CONNECTION INSTANCE="ENCODEC_0" PORT="clk"/>
        <CONNECTION INSTANCE="APB_Slave_0" PORT="pclk"/>
        <CONNECTION INSTANCE="APB_Master_0" PORT="pclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dv" SIGIS="undef" SIGNAME="APB_Slave_0_dv">
      <CONNECTIONS>
        <CONNECTION INSTANCE="APB_Slave_0" PORT="dv"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="f_full" SIGIS="undef" SIGNAME="FIFO_0_f_full">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_0" PORT="f_full"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="47" NAME="fifo_data_frame" RIGHT="0" SIGIS="undef" SIGNAME="ENCODEC_0_fifo_data_frame">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ENCODEC_0" PORT="fifo_data_frame"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fifo_w_en" SIGIS="undef" SIGNAME="ENCODEC_0_fifo_w_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ENCODEC_0" PORT="fifo_w_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_enable" SIGIS="undef" SIGNAME="External_Ports_i_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ENCODEC_0" PORT="i_enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="preset_n" SIGIS="undef" SIGNAME="External_Ports_preset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="APB_Slave_0" PORT="preset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="pwdata_out" RIGHT="0" SIGIS="undef" SIGNAME="APB_Slave_0_pwdata_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="APB_Slave_0" PORT="pwdata_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="47" NAME="wr_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wr_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_0" PORT="wr_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="External_Ports_wr_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_0" PORT="wr_en"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/APB_Master_0" HWVERSION="1.0" INSTANCE="APB_Master_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="APB_Master" VLNV="xilinx.com:module_ref:APB_Master:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACCESS" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="IDLE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="SETUP" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_APB_Master_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="ext_addr" RIGHT="0" SIGIS="undef" SIGNAME="ENCODEC_0_o_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ENCODEC_0" PORT="o_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ext_psel" RIGHT="0" SIGIS="undef" SIGNAME="ENCODEC_0_o_slave_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ENCODEC_0" PORT="o_slave_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_write" SIGIS="undef" SIGNAME="ENCODEC_0_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ENCODEC_0" PORT="write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="master_ready" SIGIS="undef" SIGNAME="APB_Master_0_master_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ENCODEC_0" PORT="APB_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="paddr" RIGHT="0" SIGIS="undef" SIGNAME="APB_Master_0_paddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Slave_0" PORT="paddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pclk" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="penable" SIGIS="undef" SIGNAME="APB_Master_0_penable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Slave_0" PORT="penable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="prdata" RIGHT="0" SIGIS="undef" SIGNAME="APB_Master_0_prdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ENCODEC_0" PORT="i_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pready" SIGIS="undef" SIGNAME="APB_Slave_0_pready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Slave_0" PORT="pready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="psel" RIGHT="0" SIGIS="undef" SIGNAME="APB_Master_0_psel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Slave_0" PORT="psel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pwdataa" RIGHT="0" SIGIS="undef" SIGNAME="APB_Master_0_pwdataa">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Slave_0" PORT="pwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pwrite" SIGIS="undef" SIGNAME="APB_Master_0_pwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Slave_0" PORT="pwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="slv_prdata" RIGHT="0" SIGIS="undef" SIGNAME="APB_Slave_0_prdata_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Slave_0" PORT="prdata_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="slv_pwdata" RIGHT="0" SIGIS="undef" SIGNAME="ENCODEC_0_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ENCODEC_0" PORT="o_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid" SIGIS="undef" SIGNAME="ENCODEC_0_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ENCODEC_0" PORT="valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/APB_Slave_0" HWVERSION="1.0" INSTANCE="APB_Slave_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="APB_Slave" VLNV="xilinx.com:module_ref:APB_Slave:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IDLE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="READ" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="WRITE" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_APB_Slave_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="dv" SIGIS="undef" SIGNAME="APB_Slave_0_dv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="paddr" RIGHT="0" SIGIS="undef" SIGNAME="APB_Master_0_paddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="paddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pclk" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="penable" SIGIS="undef" SIGNAME="APB_Master_0_penable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="penable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="prdata_out" RIGHT="0" SIGIS="undef" SIGNAME="APB_Slave_0_prdata_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="slv_prdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pready" SIGIS="undef" SIGNAME="APB_Slave_0_pready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="pready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="preset_n" SIGIS="undef" SIGNAME="External_Ports_preset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="preset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="psel" RIGHT="0" SIGIS="undef" SIGNAME="APB_Master_0_psel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="psel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pwdata" RIGHT="0" SIGIS="undef" SIGNAME="APB_Master_0_pwdataa">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="pwdataa"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pwdata_out" RIGHT="0" SIGIS="undef" SIGNAME="APB_Slave_0_pwdata_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pwdata_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pwrite" SIGIS="undef" SIGNAME="APB_Master_0_pwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="pwrite"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ENCODEC_0" HWVERSION="1.0" INSTANCE="ENCODEC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ENCODEC" VLNV="xilinx.com:module_ref:ENCODEC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_DECODE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="DATA_SAMPLE" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="FIFO_READ" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="IDLE" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="R_ADDR" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="R_DATA_READ" VALUE="&quot;1001&quot;"/>
        <PARAMETER NAME="R_FIFO_WRITE" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="W_ACK" VALUE="&quot;0110&quot;"/>
        <PARAMETER NAME="W_DATA_WRITE" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="W_FIFO_READ" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ENCODEC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="APB_ready" SIGIS="undef" SIGNAME="APB_Master_0_master_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="master_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="f_empty" SIGIS="undef" SIGNAME="FIFO_0_f_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_0" PORT="f_empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="fifo_data_frame" RIGHT="0" SIGIS="undef" SIGNAME="ENCODEC_0_fifo_data_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fifo_data_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_w_en" SIGIS="undef" SIGNAME="ENCODEC_0_fifo_w_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fifo_w_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="i_Data_Frame" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_0" PORT="rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_enable" SIGIS="undef" SIGNAME="External_Ports_i_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_read_data" RIGHT="0" SIGIS="undef" SIGNAME="APB_Master_0_prdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="prdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_addr" RIGHT="0" SIGIS="undef" SIGNAME="ENCODEC_0_o_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="ext_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_data" RIGHT="0" SIGIS="undef" SIGNAME="ENCODEC_0_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="slv_pwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_read_en" SIGIS="undef" SIGNAME="ENCODEC_0_o_read_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="o_slave_sel" RIGHT="0" SIGIS="undef" SIGNAME="ENCODEC_0_o_slave_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="ext_psel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid" SIGIS="undef" SIGNAME="ENCODEC_0_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write" SIGIS="undef" SIGNAME="ENCODEC_0_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="APB_Master_0" PORT="ext_write"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/FIFO_0" HWVERSION="1.0" INSTANCE="FIFO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FIFO" VLNV="xilinx.com:module_ref:FIFO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="data_width" VALUE="48"/>
        <PARAMETER NAME="depth" VALUE="128"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_FIFO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="f_empty" SIGIS="undef" SIGNAME="FIFO_0_f_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ENCODEC_0" PORT="f_empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="f_full" SIGIS="undef" SIGNAME="FIFO_0_f_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="f_full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="rd_data" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ENCODEC_0" PORT="i_Data_Frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="ENCODEC_0_o_read_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ENCODEC_0" PORT="o_read_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="wr_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wr_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="External_Ports_wr_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
