
First_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007268  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000344  08007400  08007400  00017400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007744  08007744  00020bec  2**0
                  CONTENTS
  4 .ARM          00000000  08007744  08007744  00020bec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007744  08007744  00020bec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007744  08007744  00017744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007748  08007748  00017748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000bec  20000000  0800774c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c538  20000bec  08008338  00020bec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000d124  08008338  0002d124  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020bec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012035  00000000  00000000  00020c1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002345  00000000  00000000  00032c51  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010c8  00000000  00000000  00034f98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fe0  00000000  00000000  00036060  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000225be  00000000  00000000  00037040  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000106bc  00000000  00000000  000595fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d5f8d  00000000  00000000  00069cba  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013fc47  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004be0  00000000  00000000  0013fcc4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000bec 	.word	0x20000bec
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080073e8 	.word	0x080073e8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000bf0 	.word	0x20000bf0
 80001d4:	080073e8 	.word	0x080073e8

080001d8 <strcmp>:
 80001d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e0:	2a01      	cmp	r2, #1
 80001e2:	bf28      	it	cs
 80001e4:	429a      	cmpcs	r2, r3
 80001e6:	d0f7      	beq.n	80001d8 <strcmp>
 80001e8:	1ad0      	subs	r0, r2, r3
 80001ea:	4770      	bx	lr

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_drsub>:
 80001fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000200:	e002      	b.n	8000208 <__adddf3>
 8000202:	bf00      	nop

08000204 <__aeabi_dsub>:
 8000204:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000208 <__adddf3>:
 8000208:	b530      	push	{r4, r5, lr}
 800020a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800020e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000212:	ea94 0f05 	teq	r4, r5
 8000216:	bf08      	it	eq
 8000218:	ea90 0f02 	teqeq	r0, r2
 800021c:	bf1f      	itttt	ne
 800021e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000222:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000226:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800022e:	f000 80e2 	beq.w	80003f6 <__adddf3+0x1ee>
 8000232:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000236:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023a:	bfb8      	it	lt
 800023c:	426d      	neglt	r5, r5
 800023e:	dd0c      	ble.n	800025a <__adddf3+0x52>
 8000240:	442c      	add	r4, r5
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	ea82 0000 	eor.w	r0, r2, r0
 800024e:	ea83 0101 	eor.w	r1, r3, r1
 8000252:	ea80 0202 	eor.w	r2, r0, r2
 8000256:	ea81 0303 	eor.w	r3, r1, r3
 800025a:	2d36      	cmp	r5, #54	; 0x36
 800025c:	bf88      	it	hi
 800025e:	bd30      	pophi	{r4, r5, pc}
 8000260:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000264:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000268:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800026c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x70>
 8000272:	4240      	negs	r0, r0
 8000274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000278:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800027c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000280:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x84>
 8000286:	4252      	negs	r2, r2
 8000288:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800028c:	ea94 0f05 	teq	r4, r5
 8000290:	f000 80a7 	beq.w	80003e2 <__adddf3+0x1da>
 8000294:	f1a4 0401 	sub.w	r4, r4, #1
 8000298:	f1d5 0e20 	rsbs	lr, r5, #32
 800029c:	db0d      	blt.n	80002ba <__adddf3+0xb2>
 800029e:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a2:	fa22 f205 	lsr.w	r2, r2, r5
 80002a6:	1880      	adds	r0, r0, r2
 80002a8:	f141 0100 	adc.w	r1, r1, #0
 80002ac:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b0:	1880      	adds	r0, r0, r2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	4159      	adcs	r1, r3
 80002b8:	e00e      	b.n	80002d8 <__adddf3+0xd0>
 80002ba:	f1a5 0520 	sub.w	r5, r5, #32
 80002be:	f10e 0e20 	add.w	lr, lr, #32
 80002c2:	2a01      	cmp	r2, #1
 80002c4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002c8:	bf28      	it	cs
 80002ca:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	18c0      	adds	r0, r0, r3
 80002d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002dc:	d507      	bpl.n	80002ee <__adddf3+0xe6>
 80002de:	f04f 0e00 	mov.w	lr, #0
 80002e2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002e6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ea:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f2:	d31b      	bcc.n	800032c <__adddf3+0x124>
 80002f4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002f8:	d30c      	bcc.n	8000314 <__adddf3+0x10c>
 80002fa:	0849      	lsrs	r1, r1, #1
 80002fc:	ea5f 0030 	movs.w	r0, r0, rrx
 8000300:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000304:	f104 0401 	add.w	r4, r4, #1
 8000308:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800030c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000310:	f080 809a 	bcs.w	8000448 <__adddf3+0x240>
 8000314:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000318:	bf08      	it	eq
 800031a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800031e:	f150 0000 	adcs.w	r0, r0, #0
 8000322:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000326:	ea41 0105 	orr.w	r1, r1, r5
 800032a:	bd30      	pop	{r4, r5, pc}
 800032c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000330:	4140      	adcs	r0, r0
 8000332:	eb41 0101 	adc.w	r1, r1, r1
 8000336:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800033a:	f1a4 0401 	sub.w	r4, r4, #1
 800033e:	d1e9      	bne.n	8000314 <__adddf3+0x10c>
 8000340:	f091 0f00 	teq	r1, #0
 8000344:	bf04      	itt	eq
 8000346:	4601      	moveq	r1, r0
 8000348:	2000      	moveq	r0, #0
 800034a:	fab1 f381 	clz	r3, r1
 800034e:	bf08      	it	eq
 8000350:	3320      	addeq	r3, #32
 8000352:	f1a3 030b 	sub.w	r3, r3, #11
 8000356:	f1b3 0220 	subs.w	r2, r3, #32
 800035a:	da0c      	bge.n	8000376 <__adddf3+0x16e>
 800035c:	320c      	adds	r2, #12
 800035e:	dd08      	ble.n	8000372 <__adddf3+0x16a>
 8000360:	f102 0c14 	add.w	ip, r2, #20
 8000364:	f1c2 020c 	rsb	r2, r2, #12
 8000368:	fa01 f00c 	lsl.w	r0, r1, ip
 800036c:	fa21 f102 	lsr.w	r1, r1, r2
 8000370:	e00c      	b.n	800038c <__adddf3+0x184>
 8000372:	f102 0214 	add.w	r2, r2, #20
 8000376:	bfd8      	it	le
 8000378:	f1c2 0c20 	rsble	ip, r2, #32
 800037c:	fa01 f102 	lsl.w	r1, r1, r2
 8000380:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000384:	bfdc      	itt	le
 8000386:	ea41 010c 	orrle.w	r1, r1, ip
 800038a:	4090      	lslle	r0, r2
 800038c:	1ae4      	subs	r4, r4, r3
 800038e:	bfa2      	ittt	ge
 8000390:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000394:	4329      	orrge	r1, r5
 8000396:	bd30      	popge	{r4, r5, pc}
 8000398:	ea6f 0404 	mvn.w	r4, r4
 800039c:	3c1f      	subs	r4, #31
 800039e:	da1c      	bge.n	80003da <__adddf3+0x1d2>
 80003a0:	340c      	adds	r4, #12
 80003a2:	dc0e      	bgt.n	80003c2 <__adddf3+0x1ba>
 80003a4:	f104 0414 	add.w	r4, r4, #20
 80003a8:	f1c4 0220 	rsb	r2, r4, #32
 80003ac:	fa20 f004 	lsr.w	r0, r0, r4
 80003b0:	fa01 f302 	lsl.w	r3, r1, r2
 80003b4:	ea40 0003 	orr.w	r0, r0, r3
 80003b8:	fa21 f304 	lsr.w	r3, r1, r4
 80003bc:	ea45 0103 	orr.w	r1, r5, r3
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f1c4 040c 	rsb	r4, r4, #12
 80003c6:	f1c4 0220 	rsb	r2, r4, #32
 80003ca:	fa20 f002 	lsr.w	r0, r0, r2
 80003ce:	fa01 f304 	lsl.w	r3, r1, r4
 80003d2:	ea40 0003 	orr.w	r0, r0, r3
 80003d6:	4629      	mov	r1, r5
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	fa21 f004 	lsr.w	r0, r1, r4
 80003de:	4629      	mov	r1, r5
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	f094 0f00 	teq	r4, #0
 80003e6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ea:	bf06      	itte	eq
 80003ec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f0:	3401      	addeq	r4, #1
 80003f2:	3d01      	subne	r5, #1
 80003f4:	e74e      	b.n	8000294 <__adddf3+0x8c>
 80003f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fa:	bf18      	it	ne
 80003fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000400:	d029      	beq.n	8000456 <__adddf3+0x24e>
 8000402:	ea94 0f05 	teq	r4, r5
 8000406:	bf08      	it	eq
 8000408:	ea90 0f02 	teqeq	r0, r2
 800040c:	d005      	beq.n	800041a <__adddf3+0x212>
 800040e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000412:	bf04      	itt	eq
 8000414:	4619      	moveq	r1, r3
 8000416:	4610      	moveq	r0, r2
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	ea91 0f03 	teq	r1, r3
 800041e:	bf1e      	ittt	ne
 8000420:	2100      	movne	r1, #0
 8000422:	2000      	movne	r0, #0
 8000424:	bd30      	popne	{r4, r5, pc}
 8000426:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042a:	d105      	bne.n	8000438 <__adddf3+0x230>
 800042c:	0040      	lsls	r0, r0, #1
 800042e:	4149      	adcs	r1, r1
 8000430:	bf28      	it	cs
 8000432:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000436:	bd30      	pop	{r4, r5, pc}
 8000438:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800043c:	bf3c      	itt	cc
 800043e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000442:	bd30      	popcc	{r4, r5, pc}
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000448:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800044c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000450:	f04f 0000 	mov.w	r0, #0
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045a:	bf1a      	itte	ne
 800045c:	4619      	movne	r1, r3
 800045e:	4610      	movne	r0, r2
 8000460:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000464:	bf1c      	itt	ne
 8000466:	460b      	movne	r3, r1
 8000468:	4602      	movne	r2, r0
 800046a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800046e:	bf06      	itte	eq
 8000470:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000474:	ea91 0f03 	teqeq	r1, r3
 8000478:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	bf00      	nop

08000480 <__aeabi_ui2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000494:	f04f 0500 	mov.w	r5, #0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e750      	b.n	8000340 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_i2d>:
 80004a0:	f090 0f00 	teq	r0, #0
 80004a4:	bf04      	itt	eq
 80004a6:	2100      	moveq	r1, #0
 80004a8:	4770      	bxeq	lr
 80004aa:	b530      	push	{r4, r5, lr}
 80004ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004b8:	bf48      	it	mi
 80004ba:	4240      	negmi	r0, r0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e73e      	b.n	8000340 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_f2d>:
 80004c4:	0042      	lsls	r2, r0, #1
 80004c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d2:	bf1f      	itttt	ne
 80004d4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e0:	4770      	bxne	lr
 80004e2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004e6:	bf08      	it	eq
 80004e8:	4770      	bxeq	lr
 80004ea:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ee:	bf04      	itt	eq
 80004f0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000500:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000504:	e71c      	b.n	8000340 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_ul2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f04f 0500 	mov.w	r5, #0
 8000516:	e00a      	b.n	800052e <__aeabi_l2d+0x16>

08000518 <__aeabi_l2d>:
 8000518:	ea50 0201 	orrs.w	r2, r0, r1
 800051c:	bf08      	it	eq
 800051e:	4770      	bxeq	lr
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000526:	d502      	bpl.n	800052e <__aeabi_l2d+0x16>
 8000528:	4240      	negs	r0, r0
 800052a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800052e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000532:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000536:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053a:	f43f aed8 	beq.w	80002ee <__adddf3+0xe6>
 800053e:	f04f 0203 	mov.w	r2, #3
 8000542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000546:	bf18      	it	ne
 8000548:	3203      	addne	r2, #3
 800054a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054e:	bf18      	it	ne
 8000550:	3203      	addne	r2, #3
 8000552:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000556:	f1c2 0320 	rsb	r3, r2, #32
 800055a:	fa00 fc03 	lsl.w	ip, r0, r3
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 fe03 	lsl.w	lr, r1, r3
 8000566:	ea40 000e 	orr.w	r0, r0, lr
 800056a:	fa21 f102 	lsr.w	r1, r1, r2
 800056e:	4414      	add	r4, r2
 8000570:	e6bd      	b.n	80002ee <__adddf3+0xe6>
 8000572:	bf00      	nop

08000574 <__aeabi_dmul>:
 8000574:	b570      	push	{r4, r5, r6, lr}
 8000576:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800057e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000582:	bf1d      	ittte	ne
 8000584:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000588:	ea94 0f0c 	teqne	r4, ip
 800058c:	ea95 0f0c 	teqne	r5, ip
 8000590:	f000 f8de 	bleq	8000750 <__aeabi_dmul+0x1dc>
 8000594:	442c      	add	r4, r5
 8000596:	ea81 0603 	eor.w	r6, r1, r3
 800059a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800059e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005a6:	bf18      	it	ne
 80005a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b4:	d038      	beq.n	8000628 <__aeabi_dmul+0xb4>
 80005b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ba:	f04f 0500 	mov.w	r5, #0
 80005be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ca:	f04f 0600 	mov.w	r6, #0
 80005ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d2:	f09c 0f00 	teq	ip, #0
 80005d6:	bf18      	it	ne
 80005d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005e8:	d204      	bcs.n	80005f4 <__aeabi_dmul+0x80>
 80005ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ee:	416d      	adcs	r5, r5
 80005f0:	eb46 0606 	adc.w	r6, r6, r6
 80005f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000600:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000604:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000608:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800060c:	bf88      	it	hi
 800060e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000612:	d81e      	bhi.n	8000652 <__aeabi_dmul+0xde>
 8000614:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000618:	bf08      	it	eq
 800061a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800061e:	f150 0000 	adcs.w	r0, r0, #0
 8000622:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800062c:	ea46 0101 	orr.w	r1, r6, r1
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	ea81 0103 	eor.w	r1, r1, r3
 8000638:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800063c:	bfc2      	ittt	gt
 800063e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000642:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000646:	bd70      	popgt	{r4, r5, r6, pc}
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f04f 0e00 	mov.w	lr, #0
 8000650:	3c01      	subs	r4, #1
 8000652:	f300 80ab 	bgt.w	80007ac <__aeabi_dmul+0x238>
 8000656:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065a:	bfde      	ittt	le
 800065c:	2000      	movle	r0, #0
 800065e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000662:	bd70      	pople	{r4, r5, r6, pc}
 8000664:	f1c4 0400 	rsb	r4, r4, #0
 8000668:	3c20      	subs	r4, #32
 800066a:	da35      	bge.n	80006d8 <__aeabi_dmul+0x164>
 800066c:	340c      	adds	r4, #12
 800066e:	dc1b      	bgt.n	80006a8 <__aeabi_dmul+0x134>
 8000670:	f104 0414 	add.w	r4, r4, #20
 8000674:	f1c4 0520 	rsb	r5, r4, #32
 8000678:	fa00 f305 	lsl.w	r3, r0, r5
 800067c:	fa20 f004 	lsr.w	r0, r0, r4
 8000680:	fa01 f205 	lsl.w	r2, r1, r5
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800068c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	fa21 f604 	lsr.w	r6, r1, r4
 8000698:	eb42 0106 	adc.w	r1, r2, r6
 800069c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a0:	bf08      	it	eq
 80006a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	f1c4 040c 	rsb	r4, r4, #12
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f304 	lsl.w	r3, r0, r4
 80006b4:	fa20 f005 	lsr.w	r0, r0, r5
 80006b8:	fa01 f204 	lsl.w	r2, r1, r4
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	f141 0100 	adc.w	r1, r1, #0
 80006cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d0:	bf08      	it	eq
 80006d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d6:	bd70      	pop	{r4, r5, r6, pc}
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f205 	lsl.w	r2, r0, r5
 80006e0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e4:	fa20 f304 	lsr.w	r3, r0, r4
 80006e8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ec:	ea43 0302 	orr.w	r3, r3, r2
 80006f0:	fa21 f004 	lsr.w	r0, r1, r4
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	fa21 f204 	lsr.w	r2, r1, r4
 80006fc:	ea20 0002 	bic.w	r0, r0, r2
 8000700:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000708:	bf08      	it	eq
 800070a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f094 0f00 	teq	r4, #0
 8000714:	d10f      	bne.n	8000736 <__aeabi_dmul+0x1c2>
 8000716:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071a:	0040      	lsls	r0, r0, #1
 800071c:	eb41 0101 	adc.w	r1, r1, r1
 8000720:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000724:	bf08      	it	eq
 8000726:	3c01      	subeq	r4, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1a6>
 800072a:	ea41 0106 	orr.w	r1, r1, r6
 800072e:	f095 0f00 	teq	r5, #0
 8000732:	bf18      	it	ne
 8000734:	4770      	bxne	lr
 8000736:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073a:	0052      	lsls	r2, r2, #1
 800073c:	eb43 0303 	adc.w	r3, r3, r3
 8000740:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000744:	bf08      	it	eq
 8000746:	3d01      	subeq	r5, #1
 8000748:	d0f7      	beq.n	800073a <__aeabi_dmul+0x1c6>
 800074a:	ea43 0306 	orr.w	r3, r3, r6
 800074e:	4770      	bx	lr
 8000750:	ea94 0f0c 	teq	r4, ip
 8000754:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000758:	bf18      	it	ne
 800075a:	ea95 0f0c 	teqne	r5, ip
 800075e:	d00c      	beq.n	800077a <__aeabi_dmul+0x206>
 8000760:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000764:	bf18      	it	ne
 8000766:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076a:	d1d1      	bne.n	8000710 <__aeabi_dmul+0x19c>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	bd70      	pop	{r4, r5, r6, pc}
 800077a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800077e:	bf06      	itte	eq
 8000780:	4610      	moveq	r0, r2
 8000782:	4619      	moveq	r1, r3
 8000784:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000788:	d019      	beq.n	80007be <__aeabi_dmul+0x24a>
 800078a:	ea94 0f0c 	teq	r4, ip
 800078e:	d102      	bne.n	8000796 <__aeabi_dmul+0x222>
 8000790:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000794:	d113      	bne.n	80007be <__aeabi_dmul+0x24a>
 8000796:	ea95 0f0c 	teq	r5, ip
 800079a:	d105      	bne.n	80007a8 <__aeabi_dmul+0x234>
 800079c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a0:	bf1c      	itt	ne
 80007a2:	4610      	movne	r0, r2
 80007a4:	4619      	movne	r1, r3
 80007a6:	d10a      	bne.n	80007be <__aeabi_dmul+0x24a>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007c6:	bd70      	pop	{r4, r5, r6, pc}

080007c8 <__aeabi_ddiv>:
 80007c8:	b570      	push	{r4, r5, r6, lr}
 80007ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007d6:	bf1d      	ittte	ne
 80007d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007dc:	ea94 0f0c 	teqne	r4, ip
 80007e0:	ea95 0f0c 	teqne	r5, ip
 80007e4:	f000 f8a7 	bleq	8000936 <__aeabi_ddiv+0x16e>
 80007e8:	eba4 0405 	sub.w	r4, r4, r5
 80007ec:	ea81 0e03 	eor.w	lr, r1, r3
 80007f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007f8:	f000 8088 	beq.w	800090c <__aeabi_ddiv+0x144>
 80007fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000800:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000804:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000808:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800080c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000810:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000814:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000818:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800081c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000820:	429d      	cmp	r5, r3
 8000822:	bf08      	it	eq
 8000824:	4296      	cmpeq	r6, r2
 8000826:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800082e:	d202      	bcs.n	8000836 <__aeabi_ddiv+0x6e>
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	1ab6      	subs	r6, r6, r2
 8000838:	eb65 0503 	sbc.w	r5, r5, r3
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000846:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 000c 	orrcs.w	r0, r0, ip
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000892:	ebb6 0e02 	subs.w	lr, r6, r2
 8000896:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089a:	bf22      	ittt	cs
 800089c:	1ab6      	subcs	r6, r6, r2
 800089e:	4675      	movcs	r5, lr
 80008a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008a8:	d018      	beq.n	80008dc <__aeabi_ddiv+0x114>
 80008aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008c6:	d1c0      	bne.n	800084a <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	d10b      	bne.n	80008e6 <__aeabi_ddiv+0x11e>
 80008ce:	ea41 0100 	orr.w	r1, r1, r0
 80008d2:	f04f 0000 	mov.w	r0, #0
 80008d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008da:	e7b6      	b.n	800084a <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e0:	bf04      	itt	eq
 80008e2:	4301      	orreq	r1, r0
 80008e4:	2000      	moveq	r0, #0
 80008e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ea:	bf88      	it	hi
 80008ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f0:	f63f aeaf 	bhi.w	8000652 <__aeabi_dmul+0xde>
 80008f4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008f8:	bf04      	itt	eq
 80008fa:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000902:	f150 0000 	adcs.w	r0, r0, #0
 8000906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090a:	bd70      	pop	{r4, r5, r6, pc}
 800090c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000910:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000914:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000918:	bfc2      	ittt	gt
 800091a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800091e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000922:	bd70      	popgt	{r4, r5, r6, pc}
 8000924:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000928:	f04f 0e00 	mov.w	lr, #0
 800092c:	3c01      	subs	r4, #1
 800092e:	e690      	b.n	8000652 <__aeabi_dmul+0xde>
 8000930:	ea45 0e06 	orr.w	lr, r5, r6
 8000934:	e68d      	b.n	8000652 <__aeabi_dmul+0xde>
 8000936:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093a:	ea94 0f0c 	teq	r4, ip
 800093e:	bf08      	it	eq
 8000940:	ea95 0f0c 	teqeq	r5, ip
 8000944:	f43f af3b 	beq.w	80007be <__aeabi_dmul+0x24a>
 8000948:	ea94 0f0c 	teq	r4, ip
 800094c:	d10a      	bne.n	8000964 <__aeabi_ddiv+0x19c>
 800094e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000952:	f47f af34 	bne.w	80007be <__aeabi_dmul+0x24a>
 8000956:	ea95 0f0c 	teq	r5, ip
 800095a:	f47f af25 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e72c      	b.n	80007be <__aeabi_dmul+0x24a>
 8000964:	ea95 0f0c 	teq	r5, ip
 8000968:	d106      	bne.n	8000978 <__aeabi_ddiv+0x1b0>
 800096a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800096e:	f43f aefd 	beq.w	800076c <__aeabi_dmul+0x1f8>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e722      	b.n	80007be <__aeabi_dmul+0x24a>
 8000978:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800097c:	bf18      	it	ne
 800097e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000982:	f47f aec5 	bne.w	8000710 <__aeabi_dmul+0x19c>
 8000986:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098a:	f47f af0d 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800098e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000992:	f47f aeeb 	bne.w	800076c <__aeabi_dmul+0x1f8>
 8000996:	e712      	b.n	80007be <__aeabi_dmul+0x24a>

08000998 <__gedf2>:
 8000998:	f04f 3cff 	mov.w	ip, #4294967295
 800099c:	e006      	b.n	80009ac <__cmpdf2+0x4>
 800099e:	bf00      	nop

080009a0 <__ledf2>:
 80009a0:	f04f 0c01 	mov.w	ip, #1
 80009a4:	e002      	b.n	80009ac <__cmpdf2+0x4>
 80009a6:	bf00      	nop

080009a8 <__cmpdf2>:
 80009a8:	f04f 0c01 	mov.w	ip, #1
 80009ac:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009bc:	bf18      	it	ne
 80009be:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c2:	d01b      	beq.n	80009fc <__cmpdf2+0x54>
 80009c4:	b001      	add	sp, #4
 80009c6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ca:	bf0c      	ite	eq
 80009cc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d0:	ea91 0f03 	teqne	r1, r3
 80009d4:	bf02      	ittt	eq
 80009d6:	ea90 0f02 	teqeq	r0, r2
 80009da:	2000      	moveq	r0, #0
 80009dc:	4770      	bxeq	lr
 80009de:	f110 0f00 	cmn.w	r0, #0
 80009e2:	ea91 0f03 	teq	r1, r3
 80009e6:	bf58      	it	pl
 80009e8:	4299      	cmppl	r1, r3
 80009ea:	bf08      	it	eq
 80009ec:	4290      	cmpeq	r0, r2
 80009ee:	bf2c      	ite	cs
 80009f0:	17d8      	asrcs	r0, r3, #31
 80009f2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009f6:	f040 0001 	orr.w	r0, r0, #1
 80009fa:	4770      	bx	lr
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__cmpdf2+0x64>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d107      	bne.n	8000a1c <__cmpdf2+0x74>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d1d6      	bne.n	80009c4 <__cmpdf2+0x1c>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d0d3      	beq.n	80009c4 <__cmpdf2+0x1c>
 8000a1c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop

08000a24 <__aeabi_cdrcmple>:
 8000a24:	4684      	mov	ip, r0
 8000a26:	4610      	mov	r0, r2
 8000a28:	4662      	mov	r2, ip
 8000a2a:	468c      	mov	ip, r1
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4663      	mov	r3, ip
 8000a30:	e000      	b.n	8000a34 <__aeabi_cdcmpeq>
 8000a32:	bf00      	nop

08000a34 <__aeabi_cdcmpeq>:
 8000a34:	b501      	push	{r0, lr}
 8000a36:	f7ff ffb7 	bl	80009a8 <__cmpdf2>
 8000a3a:	2800      	cmp	r0, #0
 8000a3c:	bf48      	it	mi
 8000a3e:	f110 0f00 	cmnmi.w	r0, #0
 8000a42:	bd01      	pop	{r0, pc}

08000a44 <__aeabi_dcmpeq>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff fff4 	bl	8000a34 <__aeabi_cdcmpeq>
 8000a4c:	bf0c      	ite	eq
 8000a4e:	2001      	moveq	r0, #1
 8000a50:	2000      	movne	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmplt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffea 	bl	8000a34 <__aeabi_cdcmpeq>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmple>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffe0 	bl	8000a34 <__aeabi_cdcmpeq>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpge>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffce 	bl	8000a24 <__aeabi_cdrcmple>
 8000a88:	bf94      	ite	ls
 8000a8a:	2001      	movls	r0, #1
 8000a8c:	2000      	movhi	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpgt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffc4 	bl	8000a24 <__aeabi_cdrcmple>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2uiz>:
 8000af8:	004a      	lsls	r2, r1, #1
 8000afa:	d211      	bcs.n	8000b20 <__aeabi_d2uiz+0x28>
 8000afc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b00:	d211      	bcs.n	8000b26 <__aeabi_d2uiz+0x2e>
 8000b02:	d50d      	bpl.n	8000b20 <__aeabi_d2uiz+0x28>
 8000b04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b0c:	d40e      	bmi.n	8000b2c <__aeabi_d2uiz+0x34>
 8000b0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d102      	bne.n	8000b32 <__aeabi_d2uiz+0x3a>
 8000b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b30:	4770      	bx	lr
 8000b32:	f04f 0000 	mov.w	r0, #0
 8000b36:	4770      	bx	lr

08000b38 <serialOut>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void serialOut(UART_HandleTypeDef *huart, char _out[], uint32_t len){
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	60b9      	str	r1, [r7, #8]
 8000b42:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(huart, (uint8_t *) _out, len, 100);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	b29a      	uxth	r2, r3
 8000b48:	2364      	movs	r3, #100	; 0x64
 8000b4a:	68b9      	ldr	r1, [r7, #8]
 8000b4c:	68f8      	ldr	r0, [r7, #12]
 8000b4e:	f005 fe1f 	bl	8006790 <HAL_UART_Transmit>
}
 8000b52:	bf00      	nop
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
	...

08000b5c <printStr>:

void printStr(char str[])
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
	serialOut(&huart2, str, strlen(str));
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f7ff fb41 	bl	80001ec <strlen>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	6879      	ldr	r1, [r7, #4]
 8000b70:	4803      	ldr	r0, [pc, #12]	; (8000b80 <printStr+0x24>)
 8000b72:	f7ff ffe1 	bl	8000b38 <serialOut>
}
 8000b76:	bf00      	nop
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	2000d09c 	.word	0x2000d09c

08000b84 <printChar>:

void printChar(char chr)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
	char str1[2] = {chr , '\0'};
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	753b      	strb	r3, [r7, #20]
 8000b92:	2300      	movs	r3, #0
 8000b94:	757b      	strb	r3, [r7, #21]
	char str2[5] = "";
 8000b96:	2300      	movs	r3, #0
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	743b      	strb	r3, [r7, #16]
	strcpy(str2,str1);
 8000b9e:	f107 0214 	add.w	r2, r7, #20
 8000ba2:	f107 030c 	add.w	r3, r7, #12
 8000ba6:	4611      	mov	r1, r2
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f006 fad9 	bl	8007160 <strcpy>
	serialOut(&huart2, str2, strlen(str2));
 8000bae:	f107 030c 	add.w	r3, r7, #12
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff fb1a 	bl	80001ec <strlen>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	f107 030c 	add.w	r3, r7, #12
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4803      	ldr	r0, [pc, #12]	; (8000bd0 <printChar+0x4c>)
 8000bc2:	f7ff ffb9 	bl	8000b38 <serialOut>
}
 8000bc6:	bf00      	nop
 8000bc8:	3718      	adds	r7, #24
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	2000d09c 	.word	0x2000d09c

08000bd4 <printInt>:

void printInt(int i)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	char str[5];
	itoa(i, str, 10);
 8000bdc:	f107 0308 	add.w	r3, r7, #8
 8000be0:	220a      	movs	r2, #10
 8000be2:	4619      	mov	r1, r3
 8000be4:	6878      	ldr	r0, [r7, #4]
 8000be6:	f006 fab1 	bl	800714c <itoa>
	serialOut(&huart2, str, strlen(str));
 8000bea:	f107 0308 	add.w	r3, r7, #8
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff fafc 	bl	80001ec <strlen>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	f107 0308 	add.w	r3, r7, #8
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4803      	ldr	r0, [pc, #12]	; (8000c0c <printInt+0x38>)
 8000bfe:	f7ff ff9b 	bl	8000b38 <serialOut>
}
 8000c02:	bf00      	nop
 8000c04:	3710      	adds	r7, #16
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	2000d09c 	.word	0x2000d09c

08000c10 <printWaveform>:
	strcat(newstr, "\r\n");
	serialOut(&huart2, str, strlen(newstr));
}

void printWaveform(short data[], int size)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
	for(int i = 0; i<size; i++)
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	60fb      	str	r3, [r7, #12]
 8000c1e:	e00e      	b.n	8000c3e <printWaveform+0x2e>
	{
		printStr(",");
 8000c20:	480b      	ldr	r0, [pc, #44]	; (8000c50 <printWaveform+0x40>)
 8000c22:	f7ff ff9b 	bl	8000b5c <printStr>
		printInt(data[i]);
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	687a      	ldr	r2, [r7, #4]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff ffce 	bl	8000bd4 <printInt>
	for(int i = 0; i<size; i++)
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	60fb      	str	r3, [r7, #12]
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	429a      	cmp	r2, r3
 8000c44:	dbec      	blt.n	8000c20 <printWaveform+0x10>
	}
}
 8000c46:	bf00      	nop
 8000c48:	3710      	adds	r7, #16
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	08007404 	.word	0x08007404

08000c54 <readSerial>:
 * Read "readsize" number of characters from serial port, and outputs to outputString
 * Returns 1 if timed out, else 0
 * printchar echoes the typed character back to the PC
 */
int readSerial(char* outputString, int readsize, int timeout, int printchar)
{
 8000c54:	b5b0      	push	{r4, r5, r7, lr}
 8000c56:	b08c      	sub	sp, #48	; 0x30
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	607a      	str	r2, [r7, #4]
 8000c60:	603b      	str	r3, [r7, #0]
 8000c62:	466b      	mov	r3, sp
 8000c64:	461d      	mov	r5, r3
	int starttime = HAL_GetTick();
 8000c66:	f001 f985 	bl	8001f74 <HAL_GetTick>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	61fb      	str	r3, [r7, #28]
	char rxedString[readsize+1];
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	1c58      	adds	r0, r3, #1
 8000c72:	1e43      	subs	r3, r0, #1
 8000c74:	61bb      	str	r3, [r7, #24]
 8000c76:	4603      	mov	r3, r0
 8000c78:	4619      	mov	r1, r3
 8000c7a:	f04f 0200 	mov.w	r2, #0
 8000c7e:	f04f 0300 	mov.w	r3, #0
 8000c82:	f04f 0400 	mov.w	r4, #0
 8000c86:	00d4      	lsls	r4, r2, #3
 8000c88:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000c8c:	00cb      	lsls	r3, r1, #3
 8000c8e:	4603      	mov	r3, r0
 8000c90:	4619      	mov	r1, r3
 8000c92:	f04f 0200 	mov.w	r2, #0
 8000c96:	f04f 0300 	mov.w	r3, #0
 8000c9a:	f04f 0400 	mov.w	r4, #0
 8000c9e:	00d4      	lsls	r4, r2, #3
 8000ca0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000ca4:	00cb      	lsls	r3, r1, #3
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	3307      	adds	r3, #7
 8000caa:	08db      	lsrs	r3, r3, #3
 8000cac:	00db      	lsls	r3, r3, #3
 8000cae:	ebad 0d03 	sub.w	sp, sp, r3
 8000cb2:	466b      	mov	r3, sp
 8000cb4:	3300      	adds	r3, #0
 8000cb6:	617b      	str	r3, [r7, #20]
	for(int i = 0; i<readsize; i++)
 8000cb8:	2300      	movs	r3, #0
 8000cba:	627b      	str	r3, [r7, #36]	; 0x24
 8000cbc:	e007      	b.n	8000cce <readSerial+0x7a>
	{
		rxedString[i] = '#';
 8000cbe:	697a      	ldr	r2, [r7, #20]
 8000cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc2:	4413      	add	r3, r2
 8000cc4:	2223      	movs	r2, #35	; 0x23
 8000cc6:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<readsize; i++)
 8000cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cca:	3301      	adds	r3, #1
 8000ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8000cce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	dbf3      	blt.n	8000cbe <readSerial+0x6a>
	}
	char rxedChar[1] = "#";
 8000cd6:	2323      	movs	r3, #35	; 0x23
 8000cd8:	743b      	strb	r3, [r7, #16]
	int charnum = 0;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62bb      	str	r3, [r7, #40]	; 0x28
	while (1)
	{
		  HAL_UART_Receive(&huart2, (uint8_t *)rxedChar, 1, 100);
 8000cde:	f107 0110 	add.w	r1, r7, #16
 8000ce2:	2364      	movs	r3, #100	; 0x64
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	482a      	ldr	r0, [pc, #168]	; (8000d90 <readSerial+0x13c>)
 8000ce8:	f005 fde6 	bl	80068b8 <HAL_UART_Receive>

		  if (rxedChar[0] == '\n' || rxedChar[0] == '\r') {
 8000cec:	7c3b      	ldrb	r3, [r7, #16]
 8000cee:	2b0a      	cmp	r3, #10
 8000cf0:	d028      	beq.n	8000d44 <readSerial+0xf0>
 8000cf2:	7c3b      	ldrb	r3, [r7, #16]
 8000cf4:	2b0d      	cmp	r3, #13
 8000cf6:	d025      	beq.n	8000d44 <readSerial+0xf0>
			  break;
		  }

		  if(rxedChar[0] != '#')
 8000cf8:	7c3b      	ldrb	r3, [r7, #16]
 8000cfa:	2b23      	cmp	r3, #35	; 0x23
 8000cfc:	d011      	beq.n	8000d22 <readSerial+0xce>
		  {
			  rxedString[charnum] = rxedChar[0];
 8000cfe:	7c39      	ldrb	r1, [r7, #16]
 8000d00:	697a      	ldr	r2, [r7, #20]
 8000d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d04:	4413      	add	r3, r2
 8000d06:	460a      	mov	r2, r1
 8000d08:	701a      	strb	r2, [r3, #0]
			  charnum += 1;
 8000d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	62bb      	str	r3, [r7, #40]	; 0x28
			  if(printchar == 1)
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d103      	bne.n	8000d1e <readSerial+0xca>
			  {
				  printChar(rxedChar[0]);
 8000d16:	7c3b      	ldrb	r3, [r7, #16]
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff ff33 	bl	8000b84 <printChar>
			  }
			  rxedChar[0] = '#';
 8000d1e:	2323      	movs	r3, #35	; 0x23
 8000d20:	743b      	strb	r3, [r7, #16]
		  }

		  if(rxedString[readsize-1] != '#')
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	3b01      	subs	r3, #1
 8000d26:	697a      	ldr	r2, [r7, #20]
 8000d28:	5cd3      	ldrb	r3, [r2, r3]
 8000d2a:	2b23      	cmp	r3, #35	; 0x23
 8000d2c:	d109      	bne.n	8000d42 <readSerial+0xee>
		  {
			  break; //String is full
		  }

		  if(HAL_GetTick()-starttime > timeout)
 8000d2e:	f001 f921 	bl	8001f74 <HAL_GetTick>
 8000d32:	4602      	mov	r2, r0
 8000d34:	69fb      	ldr	r3, [r7, #28]
 8000d36:	1ad2      	subs	r2, r2, r3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d9cf      	bls.n	8000cde <readSerial+0x8a>
		  {
			  return 1;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e020      	b.n	8000d84 <readSerial+0x130>
			  break; //String is full
 8000d42:	bf00      	nop
		  }
	}

	int truesize = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0; i<readsize; i++)
 8000d48:	2300      	movs	r3, #0
 8000d4a:	623b      	str	r3, [r7, #32]
 8000d4c:	e00b      	b.n	8000d66 <readSerial+0x112>
	{
		if(rxedString[i] != '#')
 8000d4e:	697a      	ldr	r2, [r7, #20]
 8000d50:	6a3b      	ldr	r3, [r7, #32]
 8000d52:	4413      	add	r3, r2
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	2b23      	cmp	r3, #35	; 0x23
 8000d58:	d002      	beq.n	8000d60 <readSerial+0x10c>
		{
			truesize += 1;
 8000d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0; i<readsize; i++)
 8000d60:	6a3b      	ldr	r3, [r7, #32]
 8000d62:	3301      	adds	r3, #1
 8000d64:	623b      	str	r3, [r7, #32]
 8000d66:	6a3a      	ldr	r2, [r7, #32]
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	dbef      	blt.n	8000d4e <readSerial+0xfa>
		}
	}
	rxedString[truesize] = 0; //Terminates string correctly
 8000d6e:	697a      	ldr	r2, [r7, #20]
 8000d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d72:	4413      	add	r3, r2
 8000d74:	2200      	movs	r2, #0
 8000d76:	701a      	strb	r2, [r3, #0]

	strcpy(outputString, rxedString);
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	68f8      	ldr	r0, [r7, #12]
 8000d7e:	f006 f9ef 	bl	8007160 <strcpy>
	return 0;
 8000d82:	2300      	movs	r3, #0
 8000d84:	46ad      	mov	sp, r5
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3730      	adds	r7, #48	; 0x30
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bdb0      	pop	{r4, r5, r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	2000d09c 	.word	0x2000d09c

08000d94 <measureFrequency>:
	uint32_t value = HAL_ADC_GetValue(&hadc1);
	return value;
}

int measureFrequency(short* data, int samples_taken, double timeframe, int trigger_level)
{
 8000d94:	b5b0      	push	{r4, r5, r7, lr}
 8000d96:	b08a      	sub	sp, #40	; 0x28
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6178      	str	r0, [r7, #20]
 8000d9c:	6139      	str	r1, [r7, #16]
 8000d9e:	ed87 0b02 	vstr	d0, [r7, #8]
 8000da2:	607a      	str	r2, [r7, #4]
	int high = 0;
 8000da4:	2300      	movs	r3, #0
 8000da6:	627b      	str	r3, [r7, #36]	; 0x24
	int cycles = 0;
 8000da8:	2300      	movs	r3, #0
 8000daa:	623b      	str	r3, [r7, #32]
	for(int i = 0; i<samples_taken; i++)
 8000dac:	2300      	movs	r3, #0
 8000dae:	61fb      	str	r3, [r7, #28]
 8000db0:	e021      	b.n	8000df6 <measureFrequency+0x62>
	{
		if(high == 0)
 8000db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d10c      	bne.n	8000dd2 <measureFrequency+0x3e>
		{
			if(data[i] > trigger_level)
 8000db8:	69fb      	ldr	r3, [r7, #28]
 8000dba:	005b      	lsls	r3, r3, #1
 8000dbc:	697a      	ldr	r2, [r7, #20]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	da11      	bge.n	8000df0 <measureFrequency+0x5c>
			{
				high = 1;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	627b      	str	r3, [r7, #36]	; 0x24
 8000dd0:	e00e      	b.n	8000df0 <measureFrequency+0x5c>
			}
		}
		else
		{
			if(data[i] < trigger_level)
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	005b      	lsls	r3, r3, #1
 8000dd6:	697a      	ldr	r2, [r7, #20]
 8000dd8:	4413      	add	r3, r2
 8000dda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dde:	461a      	mov	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4293      	cmp	r3, r2
 8000de4:	dd04      	ble.n	8000df0 <measureFrequency+0x5c>
			{
				high = 0;
 8000de6:	2300      	movs	r3, #0
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
				cycles++;
 8000dea:	6a3b      	ldr	r3, [r7, #32]
 8000dec:	3301      	adds	r3, #1
 8000dee:	623b      	str	r3, [r7, #32]
	for(int i = 0; i<samples_taken; i++)
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	3301      	adds	r3, #1
 8000df4:	61fb      	str	r3, [r7, #28]
 8000df6:	69fa      	ldr	r2, [r7, #28]
 8000df8:	693b      	ldr	r3, [r7, #16]
 8000dfa:	429a      	cmp	r2, r3
 8000dfc:	dbd9      	blt.n	8000db2 <measureFrequency+0x1e>
			}
		}
	}
	return round(cycles / (timeframe/1000));
 8000dfe:	6a38      	ldr	r0, [r7, #32]
 8000e00:	f7ff fb4e 	bl	80004a0 <__aeabi_i2d>
 8000e04:	4604      	mov	r4, r0
 8000e06:	460d      	mov	r5, r1
 8000e08:	f04f 0200 	mov.w	r2, #0
 8000e0c:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <measureFrequency+0xb8>)
 8000e0e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e12:	f7ff fcd9 	bl	80007c8 <__aeabi_ddiv>
 8000e16:	4602      	mov	r2, r0
 8000e18:	460b      	mov	r3, r1
 8000e1a:	4620      	mov	r0, r4
 8000e1c:	4629      	mov	r1, r5
 8000e1e:	f7ff fcd3 	bl	80007c8 <__aeabi_ddiv>
 8000e22:	4603      	mov	r3, r0
 8000e24:	460c      	mov	r4, r1
 8000e26:	ec44 3b17 	vmov	d7, r3, r4
 8000e2a:	eeb0 0a47 	vmov.f32	s0, s14
 8000e2e:	eef0 0a67 	vmov.f32	s1, s15
 8000e32:	f006 fa8f 	bl	8007354 <round>
 8000e36:	ec54 3b10 	vmov	r3, r4, d0
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	4621      	mov	r1, r4
 8000e3e:	f7ff fe33 	bl	8000aa8 <__aeabi_d2iz>
 8000e42:	4603      	mov	r3, r0
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3728      	adds	r7, #40	; 0x28
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bdb0      	pop	{r4, r5, r7, pc}
 8000e4c:	408f4000 	.word	0x408f4000

08000e50 <compressWaveform>:

/**
 * Either extrapolates between samples to fit resolution_x or uses multiple samples per pixel
 */
void compressWaveform(short* data, short *newdata, int samples_taken, int resolution_x, int output_offset)
{
 8000e50:	b5b0      	push	{r4, r5, r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
 8000e5c:	603b      	str	r3, [r7, #0]
	for(int current_pixel = 0; current_pixel<resolution_x; current_pixel++)
 8000e5e:	2300      	movs	r3, #0
 8000e60:	617b      	str	r3, [r7, #20]
 8000e62:	e030      	b.n	8000ec6 <compressWaveform+0x76>
	{
		newdata[current_pixel+output_offset] = data[(int)(((double)current_pixel/resolution_x)*samples_taken)];
 8000e64:	6978      	ldr	r0, [r7, #20]
 8000e66:	f7ff fb1b 	bl	80004a0 <__aeabi_i2d>
 8000e6a:	4604      	mov	r4, r0
 8000e6c:	460d      	mov	r5, r1
 8000e6e:	6838      	ldr	r0, [r7, #0]
 8000e70:	f7ff fb16 	bl	80004a0 <__aeabi_i2d>
 8000e74:	4602      	mov	r2, r0
 8000e76:	460b      	mov	r3, r1
 8000e78:	4620      	mov	r0, r4
 8000e7a:	4629      	mov	r1, r5
 8000e7c:	f7ff fca4 	bl	80007c8 <__aeabi_ddiv>
 8000e80:	4603      	mov	r3, r0
 8000e82:	460c      	mov	r4, r1
 8000e84:	4625      	mov	r5, r4
 8000e86:	461c      	mov	r4, r3
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f7ff fb09 	bl	80004a0 <__aeabi_i2d>
 8000e8e:	4602      	mov	r2, r0
 8000e90:	460b      	mov	r3, r1
 8000e92:	4620      	mov	r0, r4
 8000e94:	4629      	mov	r1, r5
 8000e96:	f7ff fb6d 	bl	8000574 <__aeabi_dmul>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	460c      	mov	r4, r1
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	4621      	mov	r1, r4
 8000ea2:	f7ff fe01 	bl	8000aa8 <__aeabi_d2iz>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	68fa      	ldr	r2, [r7, #12]
 8000eac:	441a      	add	r2, r3
 8000eae:	6979      	ldr	r1, [r7, #20]
 8000eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eb2:	440b      	add	r3, r1
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	68b9      	ldr	r1, [r7, #8]
 8000eb8:	440b      	add	r3, r1
 8000eba:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000ebe:	801a      	strh	r2, [r3, #0]
	for(int current_pixel = 0; current_pixel<resolution_x; current_pixel++)
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	617b      	str	r3, [r7, #20]
 8000ec6:	697a      	ldr	r2, [r7, #20]
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	dbca      	blt.n	8000e64 <compressWaveform+0x14>
			current_pixel++;
		}
		newdata[current_pixel] += data[current_sample];
		current_sample++;
	}*/
}
 8000ece:	bf00      	nop
 8000ed0:	3718      	adds	r7, #24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000ed8 <getWaveform>:

/**
 * Get the set amount of samples in the timeframe, and store in data
 */
void getWaveform(short* data_out, int resolution_x, double sample_time)
{
 8000ed8:	b5b0      	push	{r4, r5, r7, lr}
 8000eda:	b092      	sub	sp, #72	; 0x48
 8000edc:	af02      	add	r7, sp, #8
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	ed87 0b00 	vstr	d0, [r7]

	//samples_needed = 220000*timeframe*0.001;
	//printInt(samples_needed);
	//int samples_needed = (double)samples_per_ms*timeframe;

	int samples_needed = (sample_time/25.1)*MAX_SAMPLES; //At 61.5 cycles per reading, 25000 samples are taken in 25.1ms
 8000ee6:	a3a6      	add	r3, pc, #664	; (adr r3, 8001180 <getWaveform+0x2a8>)
 8000ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000ef0:	f7ff fc6a 	bl	80007c8 <__aeabi_ddiv>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	460c      	mov	r4, r1
 8000ef8:	4625      	mov	r5, r4
 8000efa:	461c      	mov	r4, r3
 8000efc:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff facd 	bl	80004a0 <__aeabi_i2d>
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4620      	mov	r0, r4
 8000f0c:	4629      	mov	r1, r5
 8000f0e:	f7ff fb31 	bl	8000574 <__aeabi_dmul>
 8000f12:	4603      	mov	r3, r0
 8000f14:	460c      	mov	r4, r1
 8000f16:	4618      	mov	r0, r3
 8000f18:	4621      	mov	r1, r4
 8000f1a:	f7ff fdc5 	bl	8000aa8 <__aeabi_d2iz>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	63bb      	str	r3, [r7, #56]	; 0x38
	if(samples_needed < MAX_SAMPLES)
 8000f22:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8000f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	da3b      	bge.n	8000fa4 <getWaveform+0xcc>
	{
		if(debug)
 8000f2c:	4b8a      	ldr	r3, [pc, #552]	; (8001158 <getWaveform+0x280>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d008      	beq.n	8000f46 <getWaveform+0x6e>
		{
			printStr("High sample rate mode\n\r");
 8000f34:	4889      	ldr	r0, [pc, #548]	; (800115c <getWaveform+0x284>)
 8000f36:	f7ff fe11 	bl	8000b5c <printStr>
			printInt(samples_needed);
 8000f3a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000f3c:	f7ff fe4a 	bl	8000bd4 <printInt>
			printStr(" samples needed\n\r");
 8000f40:	4887      	ldr	r0, [pc, #540]	; (8001160 <getWaveform+0x288>)
 8000f42:	f7ff fe0b 	bl	8000b5c <printStr>
		}
		sample_completed = 0;
 8000f46:	4b87      	ldr	r3, [pc, #540]	; (8001164 <getWaveform+0x28c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data, samples_needed);
 8000f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000f4e:	461a      	mov	r2, r3
 8000f50:	4985      	ldr	r1, [pc, #532]	; (8001168 <getWaveform+0x290>)
 8000f52:	4886      	ldr	r0, [pc, #536]	; (800116c <getWaveform+0x294>)
 8000f54:	f001 fa32 	bl	80023bc <HAL_ADC_Start_DMA>
		unsigned long t1 = DWT->CYCCNT; //32400
 8000f58:	4b85      	ldr	r3, [pc, #532]	; (8001170 <getWaveform+0x298>)
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	61fb      	str	r3, [r7, #28]
		while(sample_completed == 0)
 8000f5e:	e001      	b.n	8000f64 <getWaveform+0x8c>
		{
			int a = 1;
 8000f60:	2301      	movs	r3, #1
 8000f62:	617b      	str	r3, [r7, #20]
		while(sample_completed == 0)
 8000f64:	4b7f      	ldr	r3, [pc, #508]	; (8001164 <getWaveform+0x28c>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d0f9      	beq.n	8000f60 <getWaveform+0x88>
		}
		unsigned long time2 = (DWT->CYCCNT);
 8000f6c:	4b80      	ldr	r3, [pc, #512]	; (8001170 <getWaveform+0x298>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	61bb      	str	r3, [r7, #24]
		HAL_ADC_Stop_DMA(&hadc1);
 8000f72:	487e      	ldr	r0, [pc, #504]	; (800116c <getWaveform+0x294>)
 8000f74:	f001 fb3e 	bl	80025f4 <HAL_ADC_Stop_DMA>
		//printStr("Time:");
		//printInt(time2);
		/*
		printStr("Time2:");
		printInt(t1);*/
		if(debug)
 8000f78:	4b77      	ldr	r3, [pc, #476]	; (8001158 <getWaveform+0x280>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d008      	beq.n	8000f92 <getWaveform+0xba>
		{
			printStr("time delta:");
 8000f80:	487c      	ldr	r0, [pc, #496]	; (8001174 <getWaveform+0x29c>)
 8000f82:	f7ff fdeb 	bl	8000b5c <printStr>
			printInt(time2-t1);
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff fe21 	bl	8000bd4 <printInt>

		//HAL_ADC_Start_IT(&hadc1);
		//printStr("Data:");
		//printInt(data[0]);

		compressWaveform(data, data_out, samples_needed, resolution_x, 0);
 8000f92:	2300      	movs	r3, #0
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f9a:	68f9      	ldr	r1, [r7, #12]
 8000f9c:	4872      	ldr	r0, [pc, #456]	; (8001168 <getWaveform+0x290>)
 8000f9e:	f7ff ff57 	bl	8000e50 <compressWaveform>
			printInt(datasets_done);
			printStr(" out of ");
			printInt(datasets_needed);*/
		}
	}
}
 8000fa2:	e0d5      	b.n	8001150 <getWaveform+0x278>
		if(debug)
 8000fa4:	4b6c      	ldr	r3, [pc, #432]	; (8001158 <getWaveform+0x280>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d008      	beq.n	8000fbe <getWaveform+0xe6>
			printStr("mode 2\n\r");
 8000fac:	4872      	ldr	r0, [pc, #456]	; (8001178 <getWaveform+0x2a0>)
 8000fae:	f7ff fdd5 	bl	8000b5c <printStr>
			printInt(samples_needed);
 8000fb2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000fb4:	f7ff fe0e 	bl	8000bd4 <printInt>
			printStr(" samples needed\n\r");
 8000fb8:	4869      	ldr	r0, [pc, #420]	; (8001160 <getWaveform+0x288>)
 8000fba:	f7ff fdcf 	bl	8000b5c <printStr>
		double datasets_needed = (double)samples_needed/MAX_SAMPLES;
 8000fbe:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000fc0:	f7ff fa6e 	bl	80004a0 <__aeabi_i2d>
 8000fc4:	4604      	mov	r4, r0
 8000fc6:	460d      	mov	r5, r1
 8000fc8:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fa67 	bl	80004a0 <__aeabi_i2d>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	4620      	mov	r0, r4
 8000fd8:	4629      	mov	r1, r5
 8000fda:	f7ff fbf5 	bl	80007c8 <__aeabi_ddiv>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	460c      	mov	r4, r1
 8000fe2:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		int datasets_done = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	63fb      	str	r3, [r7, #60]	; 0x3c
		int samples_per_dataset = ((double)MAX_SAMPLES/samples_needed)*resolution_x;
 8000fea:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fa56 	bl	80004a0 <__aeabi_i2d>
 8000ff4:	4604      	mov	r4, r0
 8000ff6:	460d      	mov	r5, r1
 8000ff8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000ffa:	f7ff fa51 	bl	80004a0 <__aeabi_i2d>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4620      	mov	r0, r4
 8001004:	4629      	mov	r1, r5
 8001006:	f7ff fbdf 	bl	80007c8 <__aeabi_ddiv>
 800100a:	4603      	mov	r3, r0
 800100c:	460c      	mov	r4, r1
 800100e:	4625      	mov	r5, r4
 8001010:	461c      	mov	r4, r3
 8001012:	68b8      	ldr	r0, [r7, #8]
 8001014:	f7ff fa44 	bl	80004a0 <__aeabi_i2d>
 8001018:	4602      	mov	r2, r0
 800101a:	460b      	mov	r3, r1
 800101c:	4620      	mov	r0, r4
 800101e:	4629      	mov	r1, r5
 8001020:	f7ff faa8 	bl	8000574 <__aeabi_dmul>
 8001024:	4603      	mov	r3, r0
 8001026:	460c      	mov	r4, r1
 8001028:	4618      	mov	r0, r3
 800102a:	4621      	mov	r1, r4
 800102c:	f7ff fd3c 	bl	8000aa8 <__aeabi_d2iz>
 8001030:	4603      	mov	r3, r0
 8001032:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(datasets_done < datasets_needed)
 8001034:	e07d      	b.n	8001132 <getWaveform+0x25a>
			sample_completed = 0;
 8001036:	4b4b      	ldr	r3, [pc, #300]	; (8001164 <getWaveform+0x28c>)
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
			if(datasets_needed - datasets_done > 1)
 800103c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800103e:	f7ff fa2f 	bl	80004a0 <__aeabi_i2d>
 8001042:	4603      	mov	r3, r0
 8001044:	460c      	mov	r4, r1
 8001046:	461a      	mov	r2, r3
 8001048:	4623      	mov	r3, r4
 800104a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800104e:	f7ff f8d9 	bl	8000204 <__aeabi_dsub>
 8001052:	4603      	mov	r3, r0
 8001054:	460c      	mov	r4, r1
 8001056:	4618      	mov	r0, r3
 8001058:	4621      	mov	r1, r4
 800105a:	f04f 0200 	mov.w	r2, #0
 800105e:	4b47      	ldr	r3, [pc, #284]	; (800117c <getWaveform+0x2a4>)
 8001060:	f7ff fd18 	bl	8000a94 <__aeabi_dcmpgt>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d027      	beq.n	80010ba <getWaveform+0x1e2>
				HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data, MAX_SAMPLES);
 800106a:	f246 13a8 	movw	r3, #25000	; 0x61a8
 800106e:	461a      	mov	r2, r3
 8001070:	493d      	ldr	r1, [pc, #244]	; (8001168 <getWaveform+0x290>)
 8001072:	483e      	ldr	r0, [pc, #248]	; (800116c <getWaveform+0x294>)
 8001074:	f001 f9a2 	bl	80023bc <HAL_ADC_Start_DMA>
				while(sample_completed == 0)
 8001078:	e001      	b.n	800107e <getWaveform+0x1a6>
					int a = 1;
 800107a:	2301      	movs	r3, #1
 800107c:	623b      	str	r3, [r7, #32]
				while(sample_completed == 0)
 800107e:	4b39      	ldr	r3, [pc, #228]	; (8001164 <getWaveform+0x28c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0f9      	beq.n	800107a <getWaveform+0x1a2>
				HAL_ADC_Stop_DMA(&hadc1);
 8001086:	4839      	ldr	r0, [pc, #228]	; (800116c <getWaveform+0x294>)
 8001088:	f001 fab4 	bl	80025f4 <HAL_ADC_Stop_DMA>
				printInt(samples_per_dataset);
 800108c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800108e:	f7ff fda1 	bl	8000bd4 <printInt>
				compressWaveform(data, data_out, MAX_SAMPLES, samples_per_dataset, datasets_done * samples_per_dataset);
 8001092:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8001096:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001098:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800109a:	fb02 f303 	mul.w	r3, r2, r3
 800109e:	9300      	str	r3, [sp, #0]
 80010a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010a2:	460a      	mov	r2, r1
 80010a4:	68f9      	ldr	r1, [r7, #12]
 80010a6:	4830      	ldr	r0, [pc, #192]	; (8001168 <getWaveform+0x290>)
 80010a8:	f7ff fed2 	bl	8000e50 <compressWaveform>
				printInt(data_out[0]);
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fd8e 	bl	8000bd4 <printInt>
 80010b8:	e038      	b.n	800112c <getWaveform+0x254>
				int samples_current_dataset = MAX_SAMPLES*(datasets_needed - datasets_done);
 80010ba:	f246 13a8 	movw	r3, #25000	; 0x61a8
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff f9ee 	bl	80004a0 <__aeabi_i2d>
 80010c4:	4604      	mov	r4, r0
 80010c6:	460d      	mov	r5, r1
 80010c8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80010ca:	f7ff f9e9 	bl	80004a0 <__aeabi_i2d>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80010d6:	f7ff f895 	bl	8000204 <__aeabi_dsub>
 80010da:	4602      	mov	r2, r0
 80010dc:	460b      	mov	r3, r1
 80010de:	4620      	mov	r0, r4
 80010e0:	4629      	mov	r1, r5
 80010e2:	f7ff fa47 	bl	8000574 <__aeabi_dmul>
 80010e6:	4603      	mov	r3, r0
 80010e8:	460c      	mov	r4, r1
 80010ea:	4618      	mov	r0, r3
 80010ec:	4621      	mov	r1, r4
 80010ee:	f7ff fcdb 	bl	8000aa8 <__aeabi_d2iz>
 80010f2:	4603      	mov	r3, r0
 80010f4:	62bb      	str	r3, [r7, #40]	; 0x28
				HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data, samples_current_dataset);
 80010f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010f8:	461a      	mov	r2, r3
 80010fa:	491b      	ldr	r1, [pc, #108]	; (8001168 <getWaveform+0x290>)
 80010fc:	481b      	ldr	r0, [pc, #108]	; (800116c <getWaveform+0x294>)
 80010fe:	f001 f95d 	bl	80023bc <HAL_ADC_Start_DMA>
				while(sample_completed == 0)
 8001102:	e001      	b.n	8001108 <getWaveform+0x230>
					int a = 1;
 8001104:	2301      	movs	r3, #1
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
				while(sample_completed == 0)
 8001108:	4b16      	ldr	r3, [pc, #88]	; (8001164 <getWaveform+0x28c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d0f9      	beq.n	8001104 <getWaveform+0x22c>
				HAL_ADC_Stop_DMA(&hadc1);
 8001110:	4816      	ldr	r0, [pc, #88]	; (800116c <getWaveform+0x294>)
 8001112:	f001 fa6f 	bl	80025f4 <HAL_ADC_Stop_DMA>
				compressWaveform(data, data_out, samples_current_dataset, samples_per_dataset, datasets_done * samples_per_dataset);
 8001116:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001118:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800111a:	fb02 f303 	mul.w	r3, r2, r3
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001122:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001124:	68f9      	ldr	r1, [r7, #12]
 8001126:	4810      	ldr	r0, [pc, #64]	; (8001168 <getWaveform+0x290>)
 8001128:	f7ff fe92 	bl	8000e50 <compressWaveform>
			datasets_done++;
 800112c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800112e:	3301      	adds	r3, #1
 8001130:	63fb      	str	r3, [r7, #60]	; 0x3c
		while(datasets_done < datasets_needed)
 8001132:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001134:	f7ff f9b4 	bl	80004a0 <__aeabi_i2d>
 8001138:	4603      	mov	r3, r0
 800113a:	460c      	mov	r4, r1
 800113c:	461a      	mov	r2, r3
 800113e:	4623      	mov	r3, r4
 8001140:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001144:	f7ff fca6 	bl	8000a94 <__aeabi_dcmpgt>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	f47f af73 	bne.w	8001036 <getWaveform+0x15e>
}
 8001150:	bf00      	nop
 8001152:	3740      	adds	r7, #64	; 0x40
 8001154:	46bd      	mov	sp, r7
 8001156:	bdb0      	pop	{r4, r5, r7, pc}
 8001158:	20000c08 	.word	0x20000c08
 800115c:	08007408 	.word	0x08007408
 8001160:	08007420 	.word	0x08007420
 8001164:	20000c10 	.word	0x20000c10
 8001168:	20000d00 	.word	0x20000d00
 800116c:	20000c6c 	.word	0x20000c6c
 8001170:	e0001000 	.word	0xe0001000
 8001174:	08007434 	.word	0x08007434
 8001178:	08007440 	.word	0x08007440
 800117c:	3ff00000 	.word	0x3ff00000
 8001180:	9999999a 	.word	0x9999999a
 8001184:	40391999 	.word	0x40391999

08001188 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
	sample_completed = 1;
 8001190:	4b04      	ldr	r3, [pc, #16]	; (80011a4 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001192:	2201      	movs	r2, #1
 8001194:	601a      	str	r2, [r3, #0]
}
 8001196:	bf00      	nop
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	20000c10 	.word	0x20000c10

080011a8 <changeAFGWaveform>:
{
    HAL_ADC_IRQHandler(&hadc1);
}

void changeAFGWaveform(char* name)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	if(strcmp(name, "square") == 0)
 80011b0:	4935      	ldr	r1, [pc, #212]	; (8001288 <changeAFGWaveform+0xe0>)
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff f810 	bl	80001d8 <strcmp>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d111      	bne.n	80011e2 <changeAFGWaveform+0x3a>
	{
		for(int i = 0; i<128; i++)
 80011be:	2300      	movs	r3, #0
 80011c0:	617b      	str	r3, [r7, #20]
 80011c2:	e00a      	b.n	80011da <changeAFGWaveform+0x32>
		{
			LUT_CurrentWave[i] = LUT_SquareWave[i];
 80011c4:	4a31      	ldr	r2, [pc, #196]	; (800128c <changeAFGWaveform+0xe4>)
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011cc:	4930      	ldr	r1, [pc, #192]	; (8001290 <changeAFGWaveform+0xe8>)
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<128; i++)
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	3301      	adds	r3, #1
 80011d8:	617b      	str	r3, [r7, #20]
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	2b7f      	cmp	r3, #127	; 0x7f
 80011de:	ddf1      	ble.n	80011c4 <changeAFGWaveform+0x1c>
	}
	else
	{
		printStr("Invalid waveform name");
	}
}
 80011e0:	e04d      	b.n	800127e <changeAFGWaveform+0xd6>
	else if(strcmp(name, "sine") == 0)
 80011e2:	492c      	ldr	r1, [pc, #176]	; (8001294 <changeAFGWaveform+0xec>)
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7fe fff7 	bl	80001d8 <strcmp>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d111      	bne.n	8001214 <changeAFGWaveform+0x6c>
		for(int i = 0; i<128; i++)
 80011f0:	2300      	movs	r3, #0
 80011f2:	613b      	str	r3, [r7, #16]
 80011f4:	e00a      	b.n	800120c <changeAFGWaveform+0x64>
			LUT_CurrentWave[i] = LUT_SineWave[i];
 80011f6:	4a28      	ldr	r2, [pc, #160]	; (8001298 <changeAFGWaveform+0xf0>)
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011fe:	4924      	ldr	r1, [pc, #144]	; (8001290 <changeAFGWaveform+0xe8>)
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<128; i++)
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	3301      	adds	r3, #1
 800120a:	613b      	str	r3, [r7, #16]
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	2b7f      	cmp	r3, #127	; 0x7f
 8001210:	ddf1      	ble.n	80011f6 <changeAFGWaveform+0x4e>
}
 8001212:	e034      	b.n	800127e <changeAFGWaveform+0xd6>
	else if(strcmp(name, "sawtooth") == 0)
 8001214:	4921      	ldr	r1, [pc, #132]	; (800129c <changeAFGWaveform+0xf4>)
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7fe ffde 	bl	80001d8 <strcmp>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d111      	bne.n	8001246 <changeAFGWaveform+0x9e>
		for(int i = 0; i<128; i++)
 8001222:	2300      	movs	r3, #0
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	e00a      	b.n	800123e <changeAFGWaveform+0x96>
			LUT_CurrentWave[i] = LUT_SawtoothWave[i];
 8001228:	4a1d      	ldr	r2, [pc, #116]	; (80012a0 <changeAFGWaveform+0xf8>)
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001230:	4917      	ldr	r1, [pc, #92]	; (8001290 <changeAFGWaveform+0xe8>)
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<128; i++)
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	3301      	adds	r3, #1
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	2b7f      	cmp	r3, #127	; 0x7f
 8001242:	ddf1      	ble.n	8001228 <changeAFGWaveform+0x80>
}
 8001244:	e01b      	b.n	800127e <changeAFGWaveform+0xd6>
	else if(strcmp(name, "noise") == 0)
 8001246:	4917      	ldr	r1, [pc, #92]	; (80012a4 <changeAFGWaveform+0xfc>)
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f7fe ffc5 	bl	80001d8 <strcmp>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d111      	bne.n	8001278 <changeAFGWaveform+0xd0>
		for(int i = 0; i<128; i++)
 8001254:	2300      	movs	r3, #0
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	e00a      	b.n	8001270 <changeAFGWaveform+0xc8>
			LUT_CurrentWave[i] = LUT_Noise[i];
 800125a:	4a13      	ldr	r2, [pc, #76]	; (80012a8 <changeAFGWaveform+0x100>)
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001262:	490b      	ldr	r1, [pc, #44]	; (8001290 <changeAFGWaveform+0xe8>)
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<128; i++)
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	3301      	adds	r3, #1
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	2b7f      	cmp	r3, #127	; 0x7f
 8001274:	ddf1      	ble.n	800125a <changeAFGWaveform+0xb2>
}
 8001276:	e002      	b.n	800127e <changeAFGWaveform+0xd6>
		printStr("Invalid waveform name");
 8001278:	480c      	ldr	r0, [pc, #48]	; (80012ac <changeAFGWaveform+0x104>)
 800127a:	f7ff fc6f 	bl	8000b5c <printStr>
}
 800127e:	bf00      	nop
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	0800744c 	.word	0x0800744c
 800128c:	20000200 	.word	0x20000200
 8001290:	20000800 	.word	0x20000800
 8001294:	08007454 	.word	0x08007454
 8001298:	20000000 	.word	0x20000000
 800129c:	0800745c 	.word	0x0800745c
 80012a0:	20000400 	.word	0x20000400
 80012a4:	08007468 	.word	0x08007468
 80012a8:	20000600 	.word	0x20000600
 80012ac:	08007470 	.word	0x08007470

080012b0 <startAFG>:

void startAFG()
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af02      	add	r7, sp, #8
    HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)LUT_CurrentWave, 128, DAC_ALIGN_12B_R);
 80012b6:	2300      	movs	r3, #0
 80012b8:	9300      	str	r3, [sp, #0]
 80012ba:	2380      	movs	r3, #128	; 0x80
 80012bc:	4a05      	ldr	r2, [pc, #20]	; (80012d4 <startAFG+0x24>)
 80012be:	2100      	movs	r1, #0
 80012c0:	4805      	ldr	r0, [pc, #20]	; (80012d8 <startAFG+0x28>)
 80012c2:	f002 fc89 	bl	8003bd8 <HAL_DAC_Start_DMA>
    HAL_TIM_Base_Start(&htim2);
 80012c6:	4805      	ldr	r0, [pc, #20]	; (80012dc <startAFG+0x2c>)
 80012c8:	f004 fdc0 	bl	8005e4c <HAL_TIM_Base_Start>
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000800 	.word	0x20000800
 80012d8:	20000c14 	.word	0x20000c14
 80012dc:	2000d050 	.word	0x2000d050

080012e0 <stopAFG>:

void stopAFG()
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
	HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80012e4:	2100      	movs	r1, #0
 80012e6:	4802      	ldr	r0, [pc, #8]	; (80012f0 <stopAFG+0x10>)
 80012e8:	f002 fbfd 	bl	8003ae6 <HAL_DAC_Stop_DMA>
}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000c14 	.word	0x20000c14

080012f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f4:	b5b0      	push	{r4, r5, r7, lr}
 80012f6:	b09a      	sub	sp, #104	; 0x68
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fa:	f000 fde1 	bl	8001ec0 <HAL_Init>

  /* USER CODE BEGIN Init */

  //Enable clock cycle counter
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80012fe:	4bc1      	ldr	r3, [pc, #772]	; (8001604 <main+0x310>)
 8001300:	68db      	ldr	r3, [r3, #12]
 8001302:	4ac0      	ldr	r2, [pc, #768]	; (8001604 <main+0x310>)
 8001304:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001308:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 800130a:	4bbf      	ldr	r3, [pc, #764]	; (8001608 <main+0x314>)
 800130c:	2200      	movs	r2, #0
 800130e:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001310:	4bbd      	ldr	r3, [pc, #756]	; (8001608 <main+0x314>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4abc      	ldr	r2, [pc, #752]	; (8001608 <main+0x314>)
 8001316:	f043 0301 	orr.w	r3, r3, #1
 800131a:	6013      	str	r3, [r2, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800131c:	f000 f9a0 	bl	8001660 <SystemClock_Config>
  // RCC->APB1ENR |= RCC_APB1ENR_DAC1EN;

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001320:	f000 fb42 	bl	80019a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001324:	f000 fb1a 	bl	800195c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001328:	f000 fae8 	bl	80018fc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800132c:	f000 f9fe 	bl	800172c <MX_ADC1_Init>
  MX_DAC1_Init();
 8001330:	f000 fa6c 	bl	800180c <MX_DAC1_Init>
  MX_TIM2_Init();
 8001334:	f000 fa94 	bl	8001860 <MX_TIM2_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  if(debug) { printStr("Ready\n\r"); }
 8001338:	4bb4      	ldr	r3, [pc, #720]	; (800160c <main+0x318>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d002      	beq.n	8001346 <main+0x52>
 8001340:	48b3      	ldr	r0, [pc, #716]	; (8001610 <main+0x31c>)
 8001342:	f7ff fc0b 	bl	8000b5c <printStr>

  while(1)
  {
	  printStr(">");
 8001346:	48b3      	ldr	r0, [pc, #716]	; (8001614 <main+0x320>)
 8001348:	f7ff fc08 	bl	8000b5c <printStr>
	  char input[2];
	  while(readSerial(input, 1, 100000, debug) == 1)
 800134c:	e002      	b.n	8001354 <main+0x60>
	  {
		  printStr(">");
 800134e:	48b1      	ldr	r0, [pc, #708]	; (8001614 <main+0x320>)
 8001350:	f7ff fc04 	bl	8000b5c <printStr>
	  while(readSerial(input, 1, 100000, debug) == 1)
 8001354:	4bad      	ldr	r3, [pc, #692]	; (800160c <main+0x318>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f107 0044 	add.w	r0, r7, #68	; 0x44
 800135c:	4aae      	ldr	r2, [pc, #696]	; (8001618 <main+0x324>)
 800135e:	2101      	movs	r1, #1
 8001360:	f7ff fc78 	bl	8000c54 <readSerial>
 8001364:	4603      	mov	r3, r0
 8001366:	2b01      	cmp	r3, #1
 8001368:	d0f1      	beq.n	800134e <main+0x5a>
	  }

	  if(input[0] == 'A') //Acquire data
 800136a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800136e:	2b41      	cmp	r3, #65	; 0x41
 8001370:	d162      	bne.n	8001438 <main+0x144>
	  {
 8001372:	466b      	mov	r3, sp
 8001374:	461d      	mov	r5, r3
		  short newdata[resolution_x];
 8001376:	4ba9      	ldr	r3, [pc, #676]	; (800161c <main+0x328>)
 8001378:	6818      	ldr	r0, [r3, #0]
 800137a:	1e43      	subs	r3, r0, #1
 800137c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800137e:	4603      	mov	r3, r0
 8001380:	4619      	mov	r1, r3
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	f04f 0300 	mov.w	r3, #0
 800138a:	f04f 0400 	mov.w	r4, #0
 800138e:	0114      	lsls	r4, r2, #4
 8001390:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8001394:	010b      	lsls	r3, r1, #4
 8001396:	4603      	mov	r3, r0
 8001398:	4619      	mov	r1, r3
 800139a:	f04f 0200 	mov.w	r2, #0
 800139e:	f04f 0300 	mov.w	r3, #0
 80013a2:	f04f 0400 	mov.w	r4, #0
 80013a6:	0114      	lsls	r4, r2, #4
 80013a8:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 80013ac:	010b      	lsls	r3, r1, #4
 80013ae:	4603      	mov	r3, r0
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	3301      	adds	r3, #1
 80013b4:	3307      	adds	r3, #7
 80013b6:	08db      	lsrs	r3, r3, #3
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	ebad 0d03 	sub.w	sp, sp, r3
 80013be:	466b      	mov	r3, sp
 80013c0:	3301      	adds	r3, #1
 80013c2:	085b      	lsrs	r3, r3, #1
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	64bb      	str	r3, [r7, #72]	; 0x48
		  for(int i = 0; i<resolution_x; i++)
 80013c8:	2300      	movs	r3, #0
 80013ca:	667b      	str	r3, [r7, #100]	; 0x64
 80013cc:	e007      	b.n	80013de <main+0xea>
		  {
			  newdata[i] = 0;
 80013ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80013d0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80013d2:	2100      	movs	r1, #0
 80013d4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		  for(int i = 0; i<resolution_x; i++)
 80013d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80013da:	3301      	adds	r3, #1
 80013dc:	667b      	str	r3, [r7, #100]	; 0x64
 80013de:	4b8f      	ldr	r3, [pc, #572]	; (800161c <main+0x328>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80013e4:	429a      	cmp	r2, r3
 80013e6:	dbf2      	blt.n	80013ce <main+0xda>
		  }
		  getWaveform(newdata, resolution_x, sample_time);
 80013e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80013ea:	4b8c      	ldr	r3, [pc, #560]	; (800161c <main+0x328>)
 80013ec:	6819      	ldr	r1, [r3, #0]
 80013ee:	4b8c      	ldr	r3, [pc, #560]	; (8001620 <main+0x32c>)
 80013f0:	ed93 7b00 	vldr	d7, [r3]
 80013f4:	eeb0 0a47 	vmov.f32	s0, s14
 80013f8:	eef0 0a67 	vmov.f32	s1, s15
 80013fc:	4610      	mov	r0, r2
 80013fe:	f7ff fd6b 	bl	8000ed8 <getWaveform>
		  printWaveform(newdata, resolution_x);
 8001402:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001404:	4b85      	ldr	r3, [pc, #532]	; (800161c <main+0x328>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4619      	mov	r1, r3
 800140a:	4610      	mov	r0, r2
 800140c:	f7ff fc00 	bl	8000c10 <printWaveform>
		  printInt(measureFrequency(newdata, 1920, sample_time, 3000));
 8001410:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001412:	4b83      	ldr	r3, [pc, #524]	; (8001620 <main+0x32c>)
 8001414:	ed93 7b00 	vldr	d7, [r3]
 8001418:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800141c:	eeb0 0a47 	vmov.f32	s0, s14
 8001420:	eef0 0a67 	vmov.f32	s1, s15
 8001424:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 8001428:	f7ff fcb4 	bl	8000d94 <measureFrequency>
 800142c:	4603      	mov	r3, r0
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff fbd0 	bl	8000bd4 <printInt>
 8001434:	46ad      	mov	sp, r5
 8001436:	e786      	b.n	8001346 <main+0x52>
	  }
	  else if(input[0] == 'S') //Set variable
 8001438:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800143c:	2b53      	cmp	r3, #83	; 0x53
 800143e:	f040 8109 	bne.w	8001654 <main+0x360>
	  {
		  if(debug) { printStr("SetVar"); }
 8001442:	4b72      	ldr	r3, [pc, #456]	; (800160c <main+0x318>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d002      	beq.n	8001450 <main+0x15c>
 800144a:	4876      	ldr	r0, [pc, #472]	; (8001624 <main+0x330>)
 800144c:	f7ff fb86 	bl	8000b5c <printStr>

		  char variable_name[21];
		  readSerial(variable_name, 20, 20000, 1);
 8001450:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8001454:	2301      	movs	r3, #1
 8001456:	f644 6220 	movw	r2, #20000	; 0x4e20
 800145a:	2114      	movs	r1, #20
 800145c:	f7ff fbfa 	bl	8000c54 <readSerial>
		  variable_name[20] = '\0';
 8001460:	2300      	movs	r3, #0
 8001462:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

		  char variable_value[21];
		  readSerial(variable_value, 20, 20000, 1);
 8001466:	f107 0014 	add.w	r0, r7, #20
 800146a:	2301      	movs	r3, #1
 800146c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001470:	2114      	movs	r1, #20
 8001472:	f7ff fbef 	bl	8000c54 <readSerial>
		  variable_value[20] = '\0';
 8001476:	2300      	movs	r3, #0
 8001478:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

		  if(strcmp(variable_name, "resolution_x") == 0)
 800147c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001480:	4969      	ldr	r1, [pc, #420]	; (8001628 <main+0x334>)
 8001482:	4618      	mov	r0, r3
 8001484:	f7fe fea8 	bl	80001d8 <strcmp>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d113      	bne.n	80014b6 <main+0x1c2>
		  {
			  char *end;
			  int newval = strtol(variable_value, &end, 10);
 800148e:	f107 0110 	add.w	r1, r7, #16
 8001492:	f107 0314 	add.w	r3, r7, #20
 8001496:	220a      	movs	r2, #10
 8001498:	4618      	mov	r0, r3
 800149a:	f005 fee5 	bl	8007268 <strtol>
 800149e:	6538      	str	r0, [r7, #80]	; 0x50
			  if(newval == 0)
 80014a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d103      	bne.n	80014ae <main+0x1ba>
			  {
				  printStr("Invalid number");
 80014a6:	4861      	ldr	r0, [pc, #388]	; (800162c <main+0x338>)
 80014a8:	f7ff fb58 	bl	8000b5c <printStr>
 80014ac:	e74b      	b.n	8001346 <main+0x52>
			  }
			  else
			  {
				  resolution_x = newval;
 80014ae:	4a5b      	ldr	r2, [pc, #364]	; (800161c <main+0x328>)
 80014b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014b2:	6013      	str	r3, [r2, #0]
 80014b4:	e747      	b.n	8001346 <main+0x52>
			  }
		  }
		  else if(strcmp(variable_name, "resolution_y") == 0)
 80014b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014ba:	495d      	ldr	r1, [pc, #372]	; (8001630 <main+0x33c>)
 80014bc:	4618      	mov	r0, r3
 80014be:	f7fe fe8b 	bl	80001d8 <strcmp>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d113      	bne.n	80014f0 <main+0x1fc>
		  {
			  char *end;
			  int newval = strtol(variable_value, &end, 10);
 80014c8:	f107 010c 	add.w	r1, r7, #12
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	220a      	movs	r2, #10
 80014d2:	4618      	mov	r0, r3
 80014d4:	f005 fec8 	bl	8007268 <strtol>
 80014d8:	6578      	str	r0, [r7, #84]	; 0x54
			  if(newval == 0)
 80014da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d103      	bne.n	80014e8 <main+0x1f4>
			  {
				  printStr("Invalid number");
 80014e0:	4852      	ldr	r0, [pc, #328]	; (800162c <main+0x338>)
 80014e2:	f7ff fb3b 	bl	8000b5c <printStr>
 80014e6:	e72e      	b.n	8001346 <main+0x52>
			  }
			  else
			  {
				  resolution_y = newval;
 80014e8:	4a52      	ldr	r2, [pc, #328]	; (8001634 <main+0x340>)
 80014ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80014ec:	6013      	str	r3, [r2, #0]
 80014ee:	e72a      	b.n	8001346 <main+0x52>
			  }
		  }
		  else if(strcmp(variable_name, "sample_time") == 0)
 80014f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014f4:	4950      	ldr	r1, [pc, #320]	; (8001638 <main+0x344>)
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7fe fe6e 	bl	80001d8 <strcmp>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d118      	bne.n	8001534 <main+0x240>
		  {
			  char *end;
			  int newval = strtol(variable_value, &end, 10);
 8001502:	f107 0108 	add.w	r1, r7, #8
 8001506:	f107 0314 	add.w	r3, r7, #20
 800150a:	220a      	movs	r2, #10
 800150c:	4618      	mov	r0, r3
 800150e:	f005 feab 	bl	8007268 <strtol>
 8001512:	65b8      	str	r0, [r7, #88]	; 0x58
			  if(newval == 0)
 8001514:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001516:	2b00      	cmp	r3, #0
 8001518:	d103      	bne.n	8001522 <main+0x22e>
			  {
				  printStr("Invalid number");
 800151a:	4844      	ldr	r0, [pc, #272]	; (800162c <main+0x338>)
 800151c:	f7ff fb1e 	bl	8000b5c <printStr>
 8001520:	e711      	b.n	8001346 <main+0x52>
			  }
			  else
			  {
				  sample_time = newval;
 8001522:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001524:	f7fe ffbc 	bl	80004a0 <__aeabi_i2d>
 8001528:	4603      	mov	r3, r0
 800152a:	460c      	mov	r4, r1
 800152c:	4a3c      	ldr	r2, [pc, #240]	; (8001620 <main+0x32c>)
 800152e:	e9c2 3400 	strd	r3, r4, [r2]
 8001532:	e708      	b.n	8001346 <main+0x52>
			  }
		  }
		  else if(strcmp(variable_name, "afg_freq") == 0)
 8001534:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001538:	4940      	ldr	r1, [pc, #256]	; (800163c <main+0x348>)
 800153a:	4618      	mov	r0, r3
 800153c:	f7fe fe4c 	bl	80001d8 <strcmp>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d12d      	bne.n	80015a2 <main+0x2ae>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 8001546:	1d39      	adds	r1, r7, #4
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	220a      	movs	r2, #10
 800154e:	4618      	mov	r0, r3
 8001550:	f005 fe8a 	bl	8007268 <strtol>
 8001554:	65f8      	str	r0, [r7, #92]	; 0x5c
			  if(endptr == variable_value)
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	429a      	cmp	r2, r3
 800155e:	d103      	bne.n	8001568 <main+0x274>
			  {
				  printStr("Invalid number");
 8001560:	4832      	ldr	r0, [pc, #200]	; (800162c <main+0x338>)
 8001562:	f7ff fafb 	bl	8000b5c <printStr>
 8001566:	e6ee      	b.n	8001346 <main+0x52>
			  }
			  else
			  {
				  if(newval>0)
 8001568:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800156a:	2b00      	cmp	r3, #0
 800156c:	dd16      	ble.n	800159c <main+0x2a8>
				  {
					  TIM2->ARR = round(TIMER_FREQ_TIMES_ARR/newval);
 800156e:	4a34      	ldr	r2, [pc, #208]	; (8001640 <main+0x34c>)
 8001570:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001572:	fb92 f3f3 	sdiv	r3, r2, r3
 8001576:	4618      	mov	r0, r3
 8001578:	f7fe ff92 	bl	80004a0 <__aeabi_i2d>
 800157c:	4602      	mov	r2, r0
 800157e:	460b      	mov	r3, r1
 8001580:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8001584:	4610      	mov	r0, r2
 8001586:	4619      	mov	r1, r3
 8001588:	f7ff fab6 	bl	8000af8 <__aeabi_d2uiz>
 800158c:	4603      	mov	r3, r0
 800158e:	62e3      	str	r3, [r4, #44]	; 0x2c
					  AFG_Freq = newval;
 8001590:	4a2c      	ldr	r2, [pc, #176]	; (8001644 <main+0x350>)
 8001592:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001594:	6013      	str	r3, [r2, #0]
					  startAFG();
 8001596:	f7ff fe8b 	bl	80012b0 <startAFG>
 800159a:	e6d4      	b.n	8001346 <main+0x52>
				  }
				  else
				  {
					  stopAFG();
 800159c:	f7ff fea0 	bl	80012e0 <stopAFG>
 80015a0:	e6d1      	b.n	8001346 <main+0x52>
				  }
			  }
		  }
		  else if(strcmp(variable_name, "afg_waveform") == 0)
 80015a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015a6:	4928      	ldr	r1, [pc, #160]	; (8001648 <main+0x354>)
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7fe fe15 	bl	80001d8 <strcmp>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d105      	bne.n	80015c0 <main+0x2cc>
		  {
			  changeAFGWaveform(variable_value);
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff fdf5 	bl	80011a8 <changeAFGWaveform>
 80015be:	e6c2      	b.n	8001346 <main+0x52>
		  }
		  else if(strcmp(variable_name, "DEBUG") == 0)
 80015c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015c4:	4921      	ldr	r1, [pc, #132]	; (800164c <main+0x358>)
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7fe fe06 	bl	80001d8 <strcmp>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d114      	bne.n	80015fc <main+0x308>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 80015d2:	4639      	mov	r1, r7
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	220a      	movs	r2, #10
 80015da:	4618      	mov	r0, r3
 80015dc:	f005 fe44 	bl	8007268 <strtol>
 80015e0:	6638      	str	r0, [r7, #96]	; 0x60
			  if(endptr == variable_value)
 80015e2:	683a      	ldr	r2, [r7, #0]
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d103      	bne.n	80015f4 <main+0x300>
			  {
				  printStr("Invalid number");
 80015ec:	480f      	ldr	r0, [pc, #60]	; (800162c <main+0x338>)
 80015ee:	f7ff fab5 	bl	8000b5c <printStr>
 80015f2:	e6a8      	b.n	8001346 <main+0x52>
			  }
			  else
			  {
				  debug = newval;
 80015f4:	4a05      	ldr	r2, [pc, #20]	; (800160c <main+0x318>)
 80015f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015f8:	6013      	str	r3, [r2, #0]
 80015fa:	e6a4      	b.n	8001346 <main+0x52>
			  }
		  }
		  else
		  {
			  printStr("Variable not found. Valid variables are resolution_x, sample_time, afg_freq, afg_waveform and DEBUG");
 80015fc:	4814      	ldr	r0, [pc, #80]	; (8001650 <main+0x35c>)
 80015fe:	f7ff faad 	bl	8000b5c <printStr>
 8001602:	e6a0      	b.n	8001346 <main+0x52>
 8001604:	e000edf0 	.word	0xe000edf0
 8001608:	e0001000 	.word	0xe0001000
 800160c:	20000c08 	.word	0x20000c08
 8001610:	08007488 	.word	0x08007488
 8001614:	08007490 	.word	0x08007490
 8001618:	000186a0 	.word	0x000186a0
 800161c:	20000a00 	.word	0x20000a00
 8001620:	20000a08 	.word	0x20000a08
 8001624:	08007494 	.word	0x08007494
 8001628:	0800749c 	.word	0x0800749c
 800162c:	080074ac 	.word	0x080074ac
 8001630:	080074bc 	.word	0x080074bc
 8001634:	20000a04 	.word	0x20000a04
 8001638:	080074cc 	.word	0x080074cc
 800163c:	080074d8 	.word	0x080074d8
 8001640:	00088b80 	.word	0x00088b80
 8001644:	20000c0c 	.word	0x20000c0c
 8001648:	080074e4 	.word	0x080074e4
 800164c:	080074f4 	.word	0x080074f4
 8001650:	080074fc 	.word	0x080074fc
		  }
	  }
	  else
	  {
		  printStr("Invalid command. Use A to acquire data or S to set a variable");
 8001654:	4801      	ldr	r0, [pc, #4]	; (800165c <main+0x368>)
 8001656:	f7ff fa81 	bl	8000b5c <printStr>
  {
 800165a:	e674      	b.n	8001346 <main+0x52>
 800165c:	08007560 	.word	0x08007560

08001660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b0a6      	sub	sp, #152	; 0x98
 8001664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001666:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800166a:	2228      	movs	r2, #40	; 0x28
 800166c:	2100      	movs	r1, #0
 800166e:	4618      	mov	r0, r3
 8001670:	f005 fd6e 	bl	8007150 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001674:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001684:	1d3b      	adds	r3, r7, #4
 8001686:	2258      	movs	r2, #88	; 0x58
 8001688:	2100      	movs	r1, #0
 800168a:	4618      	mov	r0, r3
 800168c:	f005 fd60 	bl	8007150 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001690:	2302      	movs	r3, #2
 8001692:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001694:	2301      	movs	r3, #1
 8001696:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001698:	2310      	movs	r3, #16
 800169a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800169e:	2302      	movs	r3, #2
 80016a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016ac:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80016b0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80016b4:	2300      	movs	r3, #0
 80016b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ba:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80016be:	4618      	mov	r0, r3
 80016c0:	f003 f802 	bl	80046c8 <HAL_RCC_OscConfig>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80016ca:	f000 f9d5 	bl	8001a78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016ce:	230f      	movs	r3, #15
 80016d0:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016d2:	2302      	movs	r3, #2
 80016d4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016d6:	2300      	movs	r3, #0
 80016d8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016de:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016e0:	2300      	movs	r3, #0
 80016e2:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016e4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80016e8:	2102      	movs	r1, #2
 80016ea:	4618      	mov	r0, r3
 80016ec:	f003 ff02 	bl	80054f4 <HAL_RCC_ClockConfig>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80016f6:	f000 f9bf 	bl	8001a78 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 80016fa:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <SystemClock_Config+0xc8>)
 80016fc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016fe:	2300      	movs	r3, #0
 8001700:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001702:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001706:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8001708:	2300      	movs	r3, #0
 800170a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800170c:	1d3b      	adds	r3, r7, #4
 800170e:	4618      	mov	r0, r3
 8001710:	f004 f926 	bl	8005960 <HAL_RCCEx_PeriphCLKConfig>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800171a:	f000 f9ad 	bl	8001a78 <Error_Handler>
  }
}
 800171e:	bf00      	nop
 8001720:	3798      	adds	r7, #152	; 0x98
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	00100082 	.word	0x00100082

0800172c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b08a      	sub	sp, #40	; 0x28
 8001730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001732:	f107 031c 	add.w	r3, r7, #28
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800173e:	1d3b      	adds	r3, r7, #4
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
 800174c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800174e:	4b2e      	ldr	r3, [pc, #184]	; (8001808 <MX_ADC1_Init+0xdc>)
 8001750:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001754:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001756:	4b2c      	ldr	r3, [pc, #176]	; (8001808 <MX_ADC1_Init+0xdc>)
 8001758:	2200      	movs	r2, #0
 800175a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800175c:	4b2a      	ldr	r3, [pc, #168]	; (8001808 <MX_ADC1_Init+0xdc>)
 800175e:	2200      	movs	r2, #0
 8001760:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001762:	4b29      	ldr	r3, [pc, #164]	; (8001808 <MX_ADC1_Init+0xdc>)
 8001764:	2200      	movs	r2, #0
 8001766:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001768:	4b27      	ldr	r3, [pc, #156]	; (8001808 <MX_ADC1_Init+0xdc>)
 800176a:	2201      	movs	r2, #1
 800176c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800176e:	4b26      	ldr	r3, [pc, #152]	; (8001808 <MX_ADC1_Init+0xdc>)
 8001770:	2200      	movs	r2, #0
 8001772:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001776:	4b24      	ldr	r3, [pc, #144]	; (8001808 <MX_ADC1_Init+0xdc>)
 8001778:	2200      	movs	r2, #0
 800177a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800177c:	4b22      	ldr	r3, [pc, #136]	; (8001808 <MX_ADC1_Init+0xdc>)
 800177e:	2201      	movs	r2, #1
 8001780:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001782:	4b21      	ldr	r3, [pc, #132]	; (8001808 <MX_ADC1_Init+0xdc>)
 8001784:	2200      	movs	r2, #0
 8001786:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001788:	4b1f      	ldr	r3, [pc, #124]	; (8001808 <MX_ADC1_Init+0xdc>)
 800178a:	2201      	movs	r2, #1
 800178c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800178e:	4b1e      	ldr	r3, [pc, #120]	; (8001808 <MX_ADC1_Init+0xdc>)
 8001790:	2201      	movs	r2, #1
 8001792:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001796:	4b1c      	ldr	r3, [pc, #112]	; (8001808 <MX_ADC1_Init+0xdc>)
 8001798:	2204      	movs	r2, #4
 800179a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800179c:	4b1a      	ldr	r3, [pc, #104]	; (8001808 <MX_ADC1_Init+0xdc>)
 800179e:	2200      	movs	r2, #0
 80017a0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80017a2:	4b19      	ldr	r3, [pc, #100]	; (8001808 <MX_ADC1_Init+0xdc>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017a8:	4817      	ldr	r0, [pc, #92]	; (8001808 <MX_ADC1_Init+0xdc>)
 80017aa:	f000 fc0d 	bl	8001fc8 <HAL_ADC_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80017b4:	f000 f960 	bl	8001a78 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80017b8:	2300      	movs	r3, #0
 80017ba:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80017bc:	f107 031c 	add.w	r3, r7, #28
 80017c0:	4619      	mov	r1, r3
 80017c2:	4811      	ldr	r0, [pc, #68]	; (8001808 <MX_ADC1_Init+0xdc>)
 80017c4:	f001 fd98 	bl	80032f8 <HAL_ADCEx_MultiModeConfigChannel>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80017ce:	f000 f953 	bl	8001a78 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80017d2:	2301      	movs	r3, #1
 80017d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017d6:	2301      	movs	r3, #1
 80017d8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80017da:	2300      	movs	r3, #0
 80017dc:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 80017de:	2305      	movs	r3, #5
 80017e0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80017e2:	2300      	movs	r3, #0
 80017e4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017ea:	1d3b      	adds	r3, r7, #4
 80017ec:	4619      	mov	r1, r3
 80017ee:	4806      	ldr	r0, [pc, #24]	; (8001808 <MX_ADC1_Init+0xdc>)
 80017f0:	f001 fa96 	bl	8002d20 <HAL_ADC_ConfigChannel>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80017fa:	f000 f93d 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017fe:	bf00      	nop
 8001800:	3728      	adds	r7, #40	; 0x28
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000c6c 	.word	0x20000c6c

0800180c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001812:	1d3b      	adds	r3, r7, #4
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800181c:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <MX_DAC1_Init+0x4c>)
 800181e:	4a0f      	ldr	r2, [pc, #60]	; (800185c <MX_DAC1_Init+0x50>)
 8001820:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001822:	480d      	ldr	r0, [pc, #52]	; (8001858 <MX_DAC1_Init+0x4c>)
 8001824:	f002 f93d 	bl	8003aa2 <HAL_DAC_Init>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 800182e:	f000 f923 	bl	8001a78 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001832:	2324      	movs	r3, #36	; 0x24
 8001834:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001836:	2300      	movs	r3, #0
 8001838:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800183a:	1d3b      	adds	r3, r7, #4
 800183c:	2200      	movs	r2, #0
 800183e:	4619      	mov	r1, r3
 8001840:	4805      	ldr	r0, [pc, #20]	; (8001858 <MX_DAC1_Init+0x4c>)
 8001842:	f002 fad1 	bl	8003de8 <HAL_DAC_ConfigChannel>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 800184c:	f000 f914 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001850:	bf00      	nop
 8001852:	3710      	adds	r7, #16
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000c14 	.word	0x20000c14
 800185c:	40007400 	.word	0x40007400

08001860 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b088      	sub	sp, #32
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001866:	f107 0310 	add.w	r3, r7, #16
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
 8001870:	609a      	str	r2, [r3, #8]
 8001872:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800187e:	4b1e      	ldr	r3, [pc, #120]	; (80018f8 <MX_TIM2_Init+0x98>)
 8001880:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001884:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001886:	4b1c      	ldr	r3, [pc, #112]	; (80018f8 <MX_TIM2_Init+0x98>)
 8001888:	2200      	movs	r2, #0
 800188a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800188c:	4b1a      	ldr	r3, [pc, #104]	; (80018f8 <MX_TIM2_Init+0x98>)
 800188e:	2200      	movs	r2, #0
 8001890:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 624;
 8001892:	4b19      	ldr	r3, [pc, #100]	; (80018f8 <MX_TIM2_Init+0x98>)
 8001894:	f44f 721c 	mov.w	r2, #624	; 0x270
 8001898:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800189a:	4b17      	ldr	r3, [pc, #92]	; (80018f8 <MX_TIM2_Init+0x98>)
 800189c:	2200      	movs	r2, #0
 800189e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018a0:	4b15      	ldr	r3, [pc, #84]	; (80018f8 <MX_TIM2_Init+0x98>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018a6:	4814      	ldr	r0, [pc, #80]	; (80018f8 <MX_TIM2_Init+0x98>)
 80018a8:	f004 fa78 	bl	8005d9c <HAL_TIM_Base_Init>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80018b2:	f000 f8e1 	bl	8001a78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018bc:	f107 0310 	add.w	r3, r7, #16
 80018c0:	4619      	mov	r1, r3
 80018c2:	480d      	ldr	r0, [pc, #52]	; (80018f8 <MX_TIM2_Init+0x98>)
 80018c4:	f004 fc49 	bl	800615a <HAL_TIM_ConfigClockSource>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80018ce:	f000 f8d3 	bl	8001a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80018d2:	2320      	movs	r3, #32
 80018d4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018d6:	2300      	movs	r3, #0
 80018d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018da:	1d3b      	adds	r3, r7, #4
 80018dc:	4619      	mov	r1, r3
 80018de:	4806      	ldr	r0, [pc, #24]	; (80018f8 <MX_TIM2_Init+0x98>)
 80018e0:	f004 fe5e 	bl	80065a0 <HAL_TIMEx_MasterConfigSynchronization>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80018ea:	f000 f8c5 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018ee:	bf00      	nop
 80018f0:	3720      	adds	r7, #32
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	2000d050 	.word	0x2000d050

080018fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001900:	4b14      	ldr	r3, [pc, #80]	; (8001954 <MX_USART2_UART_Init+0x58>)
 8001902:	4a15      	ldr	r2, [pc, #84]	; (8001958 <MX_USART2_UART_Init+0x5c>)
 8001904:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1843200;
 8001906:	4b13      	ldr	r3, [pc, #76]	; (8001954 <MX_USART2_UART_Init+0x58>)
 8001908:	f44f 12e1 	mov.w	r2, #1843200	; 0x1c2000
 800190c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800190e:	4b11      	ldr	r3, [pc, #68]	; (8001954 <MX_USART2_UART_Init+0x58>)
 8001910:	2200      	movs	r2, #0
 8001912:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001914:	4b0f      	ldr	r3, [pc, #60]	; (8001954 <MX_USART2_UART_Init+0x58>)
 8001916:	2200      	movs	r2, #0
 8001918:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800191a:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <MX_USART2_UART_Init+0x58>)
 800191c:	2200      	movs	r2, #0
 800191e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001920:	4b0c      	ldr	r3, [pc, #48]	; (8001954 <MX_USART2_UART_Init+0x58>)
 8001922:	220c      	movs	r2, #12
 8001924:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001926:	4b0b      	ldr	r3, [pc, #44]	; (8001954 <MX_USART2_UART_Init+0x58>)
 8001928:	2200      	movs	r2, #0
 800192a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800192c:	4b09      	ldr	r3, [pc, #36]	; (8001954 <MX_USART2_UART_Init+0x58>)
 800192e:	2200      	movs	r2, #0
 8001930:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001932:	4b08      	ldr	r3, [pc, #32]	; (8001954 <MX_USART2_UART_Init+0x58>)
 8001934:	2200      	movs	r2, #0
 8001936:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001938:	4b06      	ldr	r3, [pc, #24]	; (8001954 <MX_USART2_UART_Init+0x58>)
 800193a:	2200      	movs	r2, #0
 800193c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800193e:	4805      	ldr	r0, [pc, #20]	; (8001954 <MX_USART2_UART_Init+0x58>)
 8001940:	f004 fed8 	bl	80066f4 <HAL_UART_Init>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800194a:	f000 f895 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	2000d09c 	.word	0x2000d09c
 8001958:	40004400 	.word	0x40004400

0800195c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001962:	4b10      	ldr	r3, [pc, #64]	; (80019a4 <MX_DMA_Init+0x48>)
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	4a0f      	ldr	r2, [pc, #60]	; (80019a4 <MX_DMA_Init+0x48>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	6153      	str	r3, [r2, #20]
 800196e:	4b0d      	ldr	r3, [pc, #52]	; (80019a4 <MX_DMA_Init+0x48>)
 8001970:	695b      	ldr	r3, [r3, #20]
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800197a:	2200      	movs	r2, #0
 800197c:	2100      	movs	r1, #0
 800197e:	200b      	movs	r0, #11
 8001980:	f002 f859 	bl	8003a36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001984:	200b      	movs	r0, #11
 8001986:	f002 f872 	bl	8003a6e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800198a:	2200      	movs	r2, #0
 800198c:	2100      	movs	r1, #0
 800198e:	200d      	movs	r0, #13
 8001990:	f002 f851 	bl	8003a36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001994:	200d      	movs	r0, #13
 8001996:	f002 f86a 	bl	8003a6e <HAL_NVIC_EnableIRQ>

}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40021000 	.word	0x40021000

080019a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b08a      	sub	sp, #40	; 0x28
 80019ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	60da      	str	r2, [r3, #12]
 80019bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019be:	4b2b      	ldr	r3, [pc, #172]	; (8001a6c <MX_GPIO_Init+0xc4>)
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	4a2a      	ldr	r2, [pc, #168]	; (8001a6c <MX_GPIO_Init+0xc4>)
 80019c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80019c8:	6153      	str	r3, [r2, #20]
 80019ca:	4b28      	ldr	r3, [pc, #160]	; (8001a6c <MX_GPIO_Init+0xc4>)
 80019cc:	695b      	ldr	r3, [r3, #20]
 80019ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80019d2:	613b      	str	r3, [r7, #16]
 80019d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019d6:	4b25      	ldr	r3, [pc, #148]	; (8001a6c <MX_GPIO_Init+0xc4>)
 80019d8:	695b      	ldr	r3, [r3, #20]
 80019da:	4a24      	ldr	r2, [pc, #144]	; (8001a6c <MX_GPIO_Init+0xc4>)
 80019dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80019e0:	6153      	str	r3, [r2, #20]
 80019e2:	4b22      	ldr	r3, [pc, #136]	; (8001a6c <MX_GPIO_Init+0xc4>)
 80019e4:	695b      	ldr	r3, [r3, #20]
 80019e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ee:	4b1f      	ldr	r3, [pc, #124]	; (8001a6c <MX_GPIO_Init+0xc4>)
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	4a1e      	ldr	r2, [pc, #120]	; (8001a6c <MX_GPIO_Init+0xc4>)
 80019f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f8:	6153      	str	r3, [r2, #20]
 80019fa:	4b1c      	ldr	r3, [pc, #112]	; (8001a6c <MX_GPIO_Init+0xc4>)
 80019fc:	695b      	ldr	r3, [r3, #20]
 80019fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a02:	60bb      	str	r3, [r7, #8]
 8001a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a06:	4b19      	ldr	r3, [pc, #100]	; (8001a6c <MX_GPIO_Init+0xc4>)
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	4a18      	ldr	r2, [pc, #96]	; (8001a6c <MX_GPIO_Init+0xc4>)
 8001a0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a10:	6153      	str	r3, [r2, #20]
 8001a12:	4b16      	ldr	r3, [pc, #88]	; (8001a6c <MX_GPIO_Init+0xc4>)
 8001a14:	695b      	ldr	r3, [r3, #20]
 8001a16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a1a:	607b      	str	r3, [r7, #4]
 8001a1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a1e:	2200      	movs	r2, #0
 8001a20:	2120      	movs	r1, #32
 8001a22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a26:	f002 fe37 	bl	8004698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a30:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <MX_GPIO_Init+0xc8>)
 8001a32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a34:	2300      	movs	r3, #0
 8001a36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	480d      	ldr	r0, [pc, #52]	; (8001a74 <MX_GPIO_Init+0xcc>)
 8001a40:	f002 fca0 	bl	8004384 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001a44:	2320      	movs	r3, #32
 8001a46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a50:	2300      	movs	r3, #0
 8001a52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a5e:	f002 fc91 	bl	8004384 <HAL_GPIO_Init>

}
 8001a62:	bf00      	nop
 8001a64:	3728      	adds	r7, #40	; 0x28
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	10210000 	.word	0x10210000
 8001a74:	48000800 	.word	0x48000800

08001a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a7c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a7e:	e7fe      	b.n	8001a7e <Error_Handler+0x6>

08001a80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a86:	4b0f      	ldr	r3, [pc, #60]	; (8001ac4 <HAL_MspInit+0x44>)
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	4a0e      	ldr	r2, [pc, #56]	; (8001ac4 <HAL_MspInit+0x44>)
 8001a8c:	f043 0301 	orr.w	r3, r3, #1
 8001a90:	6193      	str	r3, [r2, #24]
 8001a92:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <HAL_MspInit+0x44>)
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	607b      	str	r3, [r7, #4]
 8001a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a9e:	4b09      	ldr	r3, [pc, #36]	; (8001ac4 <HAL_MspInit+0x44>)
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	4a08      	ldr	r2, [pc, #32]	; (8001ac4 <HAL_MspInit+0x44>)
 8001aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa8:	61d3      	str	r3, [r2, #28]
 8001aaa:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <HAL_MspInit+0x44>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab2:	603b      	str	r3, [r7, #0]
 8001ab4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ab6:	2007      	movs	r0, #7
 8001ab8:	f001 ffb2 	bl	8003a20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001abc:	bf00      	nop
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	40021000 	.word	0x40021000

08001ac8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08a      	sub	sp, #40	; 0x28
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ae8:	d154      	bne.n	8001b94 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001aea:	4b2c      	ldr	r3, [pc, #176]	; (8001b9c <HAL_ADC_MspInit+0xd4>)
 8001aec:	695b      	ldr	r3, [r3, #20]
 8001aee:	4a2b      	ldr	r2, [pc, #172]	; (8001b9c <HAL_ADC_MspInit+0xd4>)
 8001af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001af4:	6153      	str	r3, [r2, #20]
 8001af6:	4b29      	ldr	r3, [pc, #164]	; (8001b9c <HAL_ADC_MspInit+0xd4>)
 8001af8:	695b      	ldr	r3, [r3, #20]
 8001afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001afe:	613b      	str	r3, [r7, #16]
 8001b00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b02:	4b26      	ldr	r3, [pc, #152]	; (8001b9c <HAL_ADC_MspInit+0xd4>)
 8001b04:	695b      	ldr	r3, [r3, #20]
 8001b06:	4a25      	ldr	r2, [pc, #148]	; (8001b9c <HAL_ADC_MspInit+0xd4>)
 8001b08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b0c:	6153      	str	r3, [r2, #20]
 8001b0e:	4b23      	ldr	r3, [pc, #140]	; (8001b9c <HAL_ADC_MspInit+0xd4>)
 8001b10:	695b      	ldr	r3, [r3, #20]
 8001b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b26:	f107 0314 	add.w	r3, r7, #20
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b30:	f002 fc28 	bl	8004384 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001b34:	4b1a      	ldr	r3, [pc, #104]	; (8001ba0 <HAL_ADC_MspInit+0xd8>)
 8001b36:	4a1b      	ldr	r2, [pc, #108]	; (8001ba4 <HAL_ADC_MspInit+0xdc>)
 8001b38:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b3a:	4b19      	ldr	r3, [pc, #100]	; (8001ba0 <HAL_ADC_MspInit+0xd8>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b40:	4b17      	ldr	r3, [pc, #92]	; (8001ba0 <HAL_ADC_MspInit+0xd8>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001b46:	4b16      	ldr	r3, [pc, #88]	; (8001ba0 <HAL_ADC_MspInit+0xd8>)
 8001b48:	2280      	movs	r2, #128	; 0x80
 8001b4a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b4c:	4b14      	ldr	r3, [pc, #80]	; (8001ba0 <HAL_ADC_MspInit+0xd8>)
 8001b4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b52:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b54:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <HAL_ADC_MspInit+0xd8>)
 8001b56:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b5a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001b5c:	4b10      	ldr	r3, [pc, #64]	; (8001ba0 <HAL_ADC_MspInit+0xd8>)
 8001b5e:	2220      	movs	r2, #32
 8001b60:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001b62:	4b0f      	ldr	r3, [pc, #60]	; (8001ba0 <HAL_ADC_MspInit+0xd8>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001b68:	480d      	ldr	r0, [pc, #52]	; (8001ba0 <HAL_ADC_MspInit+0xd8>)
 8001b6a:	f002 fa1e 	bl	8003faa <HAL_DMA_Init>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8001b74:	f7ff ff80 	bl	8001a78 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a09      	ldr	r2, [pc, #36]	; (8001ba0 <HAL_ADC_MspInit+0xd8>)
 8001b7c:	639a      	str	r2, [r3, #56]	; 0x38
 8001b7e:	4a08      	ldr	r2, [pc, #32]	; (8001ba0 <HAL_ADC_MspInit+0xd8>)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001b84:	2200      	movs	r2, #0
 8001b86:	2100      	movs	r1, #0
 8001b88:	2012      	movs	r0, #18
 8001b8a:	f001 ff54 	bl	8003a36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001b8e:	2012      	movs	r0, #18
 8001b90:	f001 ff6d 	bl	8003a6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b94:	bf00      	nop
 8001b96:	3728      	adds	r7, #40	; 0x28
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	20000cbc 	.word	0x20000cbc
 8001ba4:	40020008 	.word	0x40020008

08001ba8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08a      	sub	sp, #40	; 0x28
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 0314 	add.w	r3, r7, #20
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a31      	ldr	r2, [pc, #196]	; (8001c8c <HAL_DAC_MspInit+0xe4>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d15b      	bne.n	8001c82 <HAL_DAC_MspInit+0xda>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001bca:	4b31      	ldr	r3, [pc, #196]	; (8001c90 <HAL_DAC_MspInit+0xe8>)
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	4a30      	ldr	r2, [pc, #192]	; (8001c90 <HAL_DAC_MspInit+0xe8>)
 8001bd0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001bd4:	61d3      	str	r3, [r2, #28]
 8001bd6:	4b2e      	ldr	r3, [pc, #184]	; (8001c90 <HAL_DAC_MspInit+0xe8>)
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001bde:	613b      	str	r3, [r7, #16]
 8001be0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be2:	4b2b      	ldr	r3, [pc, #172]	; (8001c90 <HAL_DAC_MspInit+0xe8>)
 8001be4:	695b      	ldr	r3, [r3, #20]
 8001be6:	4a2a      	ldr	r2, [pc, #168]	; (8001c90 <HAL_DAC_MspInit+0xe8>)
 8001be8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bec:	6153      	str	r3, [r2, #20]
 8001bee:	4b28      	ldr	r3, [pc, #160]	; (8001c90 <HAL_DAC_MspInit+0xe8>)
 8001bf0:	695b      	ldr	r3, [r3, #20]
 8001bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001bfa:	2310      	movs	r3, #16
 8001bfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c06:	f107 0314 	add.w	r3, r7, #20
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c10:	f002 fbb8 	bl	8004384 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 8001c14:	4b1f      	ldr	r3, [pc, #124]	; (8001c94 <HAL_DAC_MspInit+0xec>)
 8001c16:	4a20      	ldr	r2, [pc, #128]	; (8001c98 <HAL_DAC_MspInit+0xf0>)
 8001c18:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c1a:	4b1e      	ldr	r3, [pc, #120]	; (8001c94 <HAL_DAC_MspInit+0xec>)
 8001c1c:	2210      	movs	r2, #16
 8001c1e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c20:	4b1c      	ldr	r3, [pc, #112]	; (8001c94 <HAL_DAC_MspInit+0xec>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001c26:	4b1b      	ldr	r3, [pc, #108]	; (8001c94 <HAL_DAC_MspInit+0xec>)
 8001c28:	2280      	movs	r2, #128	; 0x80
 8001c2a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c2c:	4b19      	ldr	r3, [pc, #100]	; (8001c94 <HAL_DAC_MspInit+0xec>)
 8001c2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c32:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c34:	4b17      	ldr	r3, [pc, #92]	; (8001c94 <HAL_DAC_MspInit+0xec>)
 8001c36:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c3a:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001c3c:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <HAL_DAC_MspInit+0xec>)
 8001c3e:	2220      	movs	r2, #32
 8001c40:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8001c42:	4b14      	ldr	r3, [pc, #80]	; (8001c94 <HAL_DAC_MspInit+0xec>)
 8001c44:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c48:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001c4a:	4812      	ldr	r0, [pc, #72]	; (8001c94 <HAL_DAC_MspInit+0xec>)
 8001c4c:	f002 f9ad 	bl	8003faa <HAL_DMA_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <HAL_DAC_MspInit+0xb2>
    {
      Error_Handler();
 8001c56:	f7ff ff0f 	bl	8001a78 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 8001c5a:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <HAL_DAC_MspInit+0xf4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a0f      	ldr	r2, [pc, #60]	; (8001c9c <HAL_DAC_MspInit+0xf4>)
 8001c60:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001c64:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a0a      	ldr	r2, [pc, #40]	; (8001c94 <HAL_DAC_MspInit+0xec>)
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	4a09      	ldr	r2, [pc, #36]	; (8001c94 <HAL_DAC_MspInit+0xec>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6253      	str	r3, [r2, #36]	; 0x24

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001c72:	2200      	movs	r2, #0
 8001c74:	2100      	movs	r1, #0
 8001c76:	2036      	movs	r0, #54	; 0x36
 8001c78:	f001 fedd 	bl	8003a36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c7c:	2036      	movs	r0, #54	; 0x36
 8001c7e:	f001 fef6 	bl	8003a6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001c82:	bf00      	nop
 8001c84:	3728      	adds	r7, #40	; 0x28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40007400 	.word	0x40007400
 8001c90:	40021000 	.word	0x40021000
 8001c94:	20000c28 	.word	0x20000c28
 8001c98:	40020030 	.word	0x40020030
 8001c9c:	40010000 	.word	0x40010000

08001ca0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cb0:	d113      	bne.n	8001cda <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <HAL_TIM_Base_MspInit+0x44>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	4a0b      	ldr	r2, [pc, #44]	; (8001ce4 <HAL_TIM_Base_MspInit+0x44>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	61d3      	str	r3, [r2, #28]
 8001cbe:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <HAL_TIM_Base_MspInit+0x44>)
 8001cc0:	69db      	ldr	r3, [r3, #28]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2100      	movs	r1, #0
 8001cce:	201c      	movs	r0, #28
 8001cd0:	f001 feb1 	bl	8003a36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cd4:	201c      	movs	r0, #28
 8001cd6:	f001 feca 	bl	8003a6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001cda:	bf00      	nop
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40021000 	.word	0x40021000

08001ce8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b08a      	sub	sp, #40	; 0x28
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf0:	f107 0314 	add.w	r3, r7, #20
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	60da      	str	r2, [r3, #12]
 8001cfe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a17      	ldr	r2, [pc, #92]	; (8001d64 <HAL_UART_MspInit+0x7c>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d128      	bne.n	8001d5c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d0a:	4b17      	ldr	r3, [pc, #92]	; (8001d68 <HAL_UART_MspInit+0x80>)
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	4a16      	ldr	r2, [pc, #88]	; (8001d68 <HAL_UART_MspInit+0x80>)
 8001d10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d14:	61d3      	str	r3, [r2, #28]
 8001d16:	4b14      	ldr	r3, [pc, #80]	; (8001d68 <HAL_UART_MspInit+0x80>)
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1e:	613b      	str	r3, [r7, #16]
 8001d20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d22:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <HAL_UART_MspInit+0x80>)
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	4a10      	ldr	r2, [pc, #64]	; (8001d68 <HAL_UART_MspInit+0x80>)
 8001d28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d2c:	6153      	str	r3, [r2, #20]
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	; (8001d68 <HAL_UART_MspInit+0x80>)
 8001d30:	695b      	ldr	r3, [r3, #20]
 8001d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d3a:	230c      	movs	r3, #12
 8001d3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d42:	2300      	movs	r3, #0
 8001d44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d46:	2300      	movs	r3, #0
 8001d48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d4a:	2307      	movs	r3, #7
 8001d4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d4e:	f107 0314 	add.w	r3, r7, #20
 8001d52:	4619      	mov	r1, r3
 8001d54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d58:	f002 fb14 	bl	8004384 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d5c:	bf00      	nop
 8001d5e:	3728      	adds	r7, #40	; 0x28
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40004400 	.word	0x40004400
 8001d68:	40021000 	.word	0x40021000

08001d6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d70:	e7fe      	b.n	8001d70 <NMI_Handler+0x4>
	...

08001d74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  printStr("Error: Hard fault");
 8001d78:	4801      	ldr	r0, [pc, #4]	; (8001d80 <HardFault_Handler+0xc>)
 8001d7a:	f7fe feef 	bl	8000b5c <printStr>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d7e:	e7fe      	b.n	8001d7e <HardFault_Handler+0xa>
 8001d80:	080075a0 	.word	0x080075a0

08001d84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d88:	e7fe      	b.n	8001d88 <MemManage_Handler+0x4>
	...

08001d8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  printStr("Error: Bus fault");
 8001d90:	4801      	ldr	r0, [pc, #4]	; (8001d98 <BusFault_Handler+0xc>)
 8001d92:	f7fe fee3 	bl	8000b5c <printStr>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d96:	e7fe      	b.n	8001d96 <BusFault_Handler+0xa>
 8001d98:	080075b4 	.word	0x080075b4

08001d9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
  printStr("Error: Usage fault");
 8001da0:	4801      	ldr	r0, [pc, #4]	; (8001da8 <UsageFault_Handler+0xc>)
 8001da2:	f7fe fedb 	bl	8000b5c <printStr>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001da6:	e7fe      	b.n	8001da6 <UsageFault_Handler+0xa>
 8001da8:	080075c8 	.word	0x080075c8

08001dac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001db0:	bf00      	nop
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr

08001dba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dbe:	bf00      	nop
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dda:	f000 f8b7 	bl	8001f4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
	...

08001de4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001de8:	4802      	ldr	r0, [pc, #8]	; (8001df4 <DMA1_Channel1_IRQHandler+0x10>)
 8001dea:	f002 f9bd 	bl	8004168 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	20000cbc 	.word	0x20000cbc

08001df8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001dfc:	4802      	ldr	r0, [pc, #8]	; (8001e08 <DMA1_Channel3_IRQHandler+0x10>)
 8001dfe:	f002 f9b3 	bl	8004168 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000c28 	.word	0x20000c28

08001e0c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e10:	4802      	ldr	r0, [pc, #8]	; (8001e1c <ADC1_2_IRQHandler+0x10>)
 8001e12:	f000 fc51 	bl	80026b8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20000c6c 	.word	0x20000c6c

08001e20 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e24:	4802      	ldr	r0, [pc, #8]	; (8001e30 <TIM2_IRQHandler+0x10>)
 8001e26:	f004 f879 	bl	8005f1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	2000d050 	.word	0x2000d050

08001e34 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8001e38:	4802      	ldr	r0, [pc, #8]	; (8001e44 <TIM6_DAC_IRQHandler+0x10>)
 8001e3a:	f001 ff7b 	bl	8003d34 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	20000c14 	.word	0x20000c14

08001e48 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e4c:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <SystemInit+0x20>)
 8001e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e52:	4a05      	ldr	r2, [pc, #20]	; (8001e68 <SystemInit+0x20>)
 8001e54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	e000ed00 	.word	0xe000ed00

08001e6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001e6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ea4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e70:	480d      	ldr	r0, [pc, #52]	; (8001ea8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e72:	490e      	ldr	r1, [pc, #56]	; (8001eac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e74:	4a0e      	ldr	r2, [pc, #56]	; (8001eb0 <LoopForever+0xe>)
  movs r3, #0
 8001e76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e78:	e002      	b.n	8001e80 <LoopCopyDataInit>

08001e7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e7e:	3304      	adds	r3, #4

08001e80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e84:	d3f9      	bcc.n	8001e7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e86:	4a0b      	ldr	r2, [pc, #44]	; (8001eb4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e88:	4c0b      	ldr	r4, [pc, #44]	; (8001eb8 <LoopForever+0x16>)
  movs r3, #0
 8001e8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e8c:	e001      	b.n	8001e92 <LoopFillZerobss>

08001e8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e90:	3204      	adds	r2, #4

08001e92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e94:	d3fb      	bcc.n	8001e8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e96:	f7ff ffd7 	bl	8001e48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e9a:	f005 f91b 	bl	80070d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e9e:	f7ff fa29 	bl	80012f4 <main>

08001ea2 <LoopForever>:

LoopForever:
    b LoopForever
 8001ea2:	e7fe      	b.n	8001ea2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ea4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001ea8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001eac:	20000bec 	.word	0x20000bec
  ldr r2, =_sidata
 8001eb0:	0800774c 	.word	0x0800774c
  ldr r2, =_sbss
 8001eb4:	20000bec 	.word	0x20000bec
  ldr r4, =_ebss
 8001eb8:	2000d124 	.word	0x2000d124

08001ebc <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ebc:	e7fe      	b.n	8001ebc <ADC3_IRQHandler>
	...

08001ec0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec4:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <HAL_Init+0x28>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a07      	ldr	r2, [pc, #28]	; (8001ee8 <HAL_Init+0x28>)
 8001eca:	f043 0310 	orr.w	r3, r3, #16
 8001ece:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed0:	2003      	movs	r0, #3
 8001ed2:	f001 fda5 	bl	8003a20 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	f000 f808 	bl	8001eec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001edc:	f7ff fdd0 	bl	8001a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40022000 	.word	0x40022000

08001eec <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ef4:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <HAL_InitTick+0x54>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <HAL_InitTick+0x58>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	4619      	mov	r1, r3
 8001efe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f001 fdbd 	bl	8003a8a <HAL_SYSTICK_Config>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e00e      	b.n	8001f38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b0f      	cmp	r3, #15
 8001f1e:	d80a      	bhi.n	8001f36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f20:	2200      	movs	r2, #0
 8001f22:	6879      	ldr	r1, [r7, #4]
 8001f24:	f04f 30ff 	mov.w	r0, #4294967295
 8001f28:	f001 fd85 	bl	8003a36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f2c:	4a06      	ldr	r2, [pc, #24]	; (8001f48 <HAL_InitTick+0x5c>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	e000      	b.n	8001f38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20000a10 	.word	0x20000a10
 8001f44:	20000a18 	.word	0x20000a18
 8001f48:	20000a14 	.word	0x20000a14

08001f4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f50:	4b06      	ldr	r3, [pc, #24]	; (8001f6c <HAL_IncTick+0x20>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	461a      	mov	r2, r3
 8001f56:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <HAL_IncTick+0x24>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	4a04      	ldr	r2, [pc, #16]	; (8001f70 <HAL_IncTick+0x24>)
 8001f5e:	6013      	str	r3, [r2, #0]
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	20000a18 	.word	0x20000a18
 8001f70:	2000d120 	.word	0x2000d120

08001f74 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  return uwTick;  
 8001f78:	4b03      	ldr	r3, [pc, #12]	; (8001f88 <HAL_GetTick+0x14>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	2000d120 	.word	0x2000d120

08001f8c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b09a      	sub	sp, #104	; 0x68
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e1e3      	b.n	80023b0 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	691b      	ldr	r3, [r3, #16]
 8001fec:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	f003 0310 	and.w	r3, r3, #16
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d176      	bne.n	80020e8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d152      	bne.n	80020a8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2200      	movs	r2, #0
 8002018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f7ff fd53 	bl	8001ac8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d13b      	bne.n	80020a8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f001 fb17 	bl	8003664 <ADC_Disable>
 8002036:	4603      	mov	r3, r0
 8002038:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002040:	f003 0310 	and.w	r3, r3, #16
 8002044:	2b00      	cmp	r3, #0
 8002046:	d12f      	bne.n	80020a8 <HAL_ADC_Init+0xe0>
 8002048:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800204c:	2b00      	cmp	r3, #0
 800204e:	d12b      	bne.n	80020a8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002054:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002058:	f023 0302 	bic.w	r3, r3, #2
 800205c:	f043 0202 	orr.w	r2, r3, #2
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689a      	ldr	r2, [r3, #8]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002072:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	689a      	ldr	r2, [r3, #8]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002082:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002084:	4b92      	ldr	r3, [pc, #584]	; (80022d0 <HAL_ADC_Init+0x308>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a92      	ldr	r2, [pc, #584]	; (80022d4 <HAL_ADC_Init+0x30c>)
 800208a:	fba2 2303 	umull	r2, r3, r2, r3
 800208e:	0c9a      	lsrs	r2, r3, #18
 8002090:	4613      	mov	r3, r2
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	4413      	add	r3, r2
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800209a:	e002      	b.n	80020a2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	3b01      	subs	r3, #1
 80020a0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d1f9      	bne.n	800209c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d007      	beq.n	80020c6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80020c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020c4:	d110      	bne.n	80020e8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ca:	f023 0312 	bic.w	r3, r3, #18
 80020ce:	f043 0210 	orr.w	r2, r3, #16
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020da:	f043 0201 	orr.w	r2, r3, #1
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ec:	f003 0310 	and.w	r3, r3, #16
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f040 8150 	bne.w	8002396 <HAL_ADC_Init+0x3ce>
 80020f6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f040 814b 	bne.w	8002396 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800210a:	2b00      	cmp	r3, #0
 800210c:	f040 8143 	bne.w	8002396 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002114:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002118:	f043 0202 	orr.w	r2, r3, #2
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002128:	d004      	beq.n	8002134 <HAL_ADC_Init+0x16c>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a6a      	ldr	r2, [pc, #424]	; (80022d8 <HAL_ADC_Init+0x310>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d101      	bne.n	8002138 <HAL_ADC_Init+0x170>
 8002134:	4b69      	ldr	r3, [pc, #420]	; (80022dc <HAL_ADC_Init+0x314>)
 8002136:	e000      	b.n	800213a <HAL_ADC_Init+0x172>
 8002138:	4b69      	ldr	r3, [pc, #420]	; (80022e0 <HAL_ADC_Init+0x318>)
 800213a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002144:	d102      	bne.n	800214c <HAL_ADC_Init+0x184>
 8002146:	4b64      	ldr	r3, [pc, #400]	; (80022d8 <HAL_ADC_Init+0x310>)
 8002148:	60fb      	str	r3, [r7, #12]
 800214a:	e01a      	b.n	8002182 <HAL_ADC_Init+0x1ba>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a61      	ldr	r2, [pc, #388]	; (80022d8 <HAL_ADC_Init+0x310>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d103      	bne.n	800215e <HAL_ADC_Init+0x196>
 8002156:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	e011      	b.n	8002182 <HAL_ADC_Init+0x1ba>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a60      	ldr	r2, [pc, #384]	; (80022e4 <HAL_ADC_Init+0x31c>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d102      	bne.n	800216e <HAL_ADC_Init+0x1a6>
 8002168:	4b5f      	ldr	r3, [pc, #380]	; (80022e8 <HAL_ADC_Init+0x320>)
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	e009      	b.n	8002182 <HAL_ADC_Init+0x1ba>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a5d      	ldr	r2, [pc, #372]	; (80022e8 <HAL_ADC_Init+0x320>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d102      	bne.n	800217e <HAL_ADC_Init+0x1b6>
 8002178:	4b5a      	ldr	r3, [pc, #360]	; (80022e4 <HAL_ADC_Init+0x31c>)
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	e001      	b.n	8002182 <HAL_ADC_Init+0x1ba>
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f003 0303 	and.w	r3, r3, #3
 800218c:	2b01      	cmp	r3, #1
 800218e:	d108      	bne.n	80021a2 <HAL_ADC_Init+0x1da>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	2b01      	cmp	r3, #1
 800219c:	d101      	bne.n	80021a2 <HAL_ADC_Init+0x1da>
 800219e:	2301      	movs	r3, #1
 80021a0:	e000      	b.n	80021a4 <HAL_ADC_Init+0x1dc>
 80021a2:	2300      	movs	r3, #0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d11c      	bne.n	80021e2 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80021a8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d010      	beq.n	80021d0 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 0303 	and.w	r3, r3, #3
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d107      	bne.n	80021ca <HAL_ADC_Init+0x202>
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d101      	bne.n	80021ca <HAL_ADC_Init+0x202>
 80021c6:	2301      	movs	r3, #1
 80021c8:	e000      	b.n	80021cc <HAL_ADC_Init+0x204>
 80021ca:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d108      	bne.n	80021e2 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80021d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	431a      	orrs	r2, r3
 80021de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021e0:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	7e5b      	ldrb	r3, [r3, #25]
 80021e6:	035b      	lsls	r3, r3, #13
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80021ec:	2a01      	cmp	r2, #1
 80021ee:	d002      	beq.n	80021f6 <HAL_ADC_Init+0x22e>
 80021f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80021f4:	e000      	b.n	80021f8 <HAL_ADC_Init+0x230>
 80021f6:	2200      	movs	r2, #0
 80021f8:	431a      	orrs	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	431a      	orrs	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	4313      	orrs	r3, r2
 8002206:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002208:	4313      	orrs	r3, r2
 800220a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d11b      	bne.n	800224e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	7e5b      	ldrb	r3, [r3, #25]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d109      	bne.n	8002232 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002222:	3b01      	subs	r3, #1
 8002224:	045a      	lsls	r2, r3, #17
 8002226:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002228:	4313      	orrs	r3, r2
 800222a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800222e:	663b      	str	r3, [r7, #96]	; 0x60
 8002230:	e00d      	b.n	800224e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800223a:	f043 0220 	orr.w	r2, r3, #32
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002246:	f043 0201 	orr.w	r2, r3, #1
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002252:	2b01      	cmp	r3, #1
 8002254:	d054      	beq.n	8002300 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a22      	ldr	r2, [pc, #136]	; (80022e4 <HAL_ADC_Init+0x31c>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d004      	beq.n	800226a <HAL_ADC_Init+0x2a2>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a20      	ldr	r2, [pc, #128]	; (80022e8 <HAL_ADC_Init+0x320>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d140      	bne.n	80022ec <HAL_ADC_Init+0x324>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800226e:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002272:	d02a      	beq.n	80022ca <HAL_ADC_Init+0x302>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002278:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800227c:	d022      	beq.n	80022c4 <HAL_ADC_Init+0x2fc>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002282:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002286:	d01a      	beq.n	80022be <HAL_ADC_Init+0x2f6>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800228c:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8002290:	d012      	beq.n	80022b8 <HAL_ADC_Init+0x2f0>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002296:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 800229a:	d00a      	beq.n	80022b2 <HAL_ADC_Init+0x2ea>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a0:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 80022a4:	d002      	beq.n	80022ac <HAL_ADC_Init+0x2e4>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022aa:	e023      	b.n	80022f4 <HAL_ADC_Init+0x32c>
 80022ac:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80022b0:	e020      	b.n	80022f4 <HAL_ADC_Init+0x32c>
 80022b2:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80022b6:	e01d      	b.n	80022f4 <HAL_ADC_Init+0x32c>
 80022b8:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80022bc:	e01a      	b.n	80022f4 <HAL_ADC_Init+0x32c>
 80022be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022c2:	e017      	b.n	80022f4 <HAL_ADC_Init+0x32c>
 80022c4:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80022c8:	e014      	b.n	80022f4 <HAL_ADC_Init+0x32c>
 80022ca:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80022ce:	e011      	b.n	80022f4 <HAL_ADC_Init+0x32c>
 80022d0:	20000a10 	.word	0x20000a10
 80022d4:	431bde83 	.word	0x431bde83
 80022d8:	50000100 	.word	0x50000100
 80022dc:	50000300 	.word	0x50000300
 80022e0:	50000700 	.word	0x50000700
 80022e4:	50000400 	.word	0x50000400
 80022e8:	50000500 	.word	0x50000500
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80022f8:	4313      	orrs	r3, r2
 80022fa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022fc:	4313      	orrs	r3, r2
 80022fe:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f003 030c 	and.w	r3, r3, #12
 800230a:	2b00      	cmp	r3, #0
 800230c:	d114      	bne.n	8002338 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	6812      	ldr	r2, [r2, #0]
 8002318:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800231c:	f023 0302 	bic.w	r3, r3, #2
 8002320:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	7e1b      	ldrb	r3, [r3, #24]
 8002326:	039a      	lsls	r2, r3, #14
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	4313      	orrs	r3, r2
 8002332:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002334:	4313      	orrs	r3, r2
 8002336:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68da      	ldr	r2, [r3, #12]
 800233e:	4b1e      	ldr	r3, [pc, #120]	; (80023b8 <HAL_ADC_Init+0x3f0>)
 8002340:	4013      	ands	r3, r2
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	6812      	ldr	r2, [r2, #0]
 8002346:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002348:	430b      	orrs	r3, r1
 800234a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	691b      	ldr	r3, [r3, #16]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d10c      	bne.n	800236e <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	f023 010f 	bic.w	r1, r3, #15
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	1e5a      	subs	r2, r3, #1
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	430a      	orrs	r2, r1
 800236a:	631a      	str	r2, [r3, #48]	; 0x30
 800236c:	e007      	b.n	800237e <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f022 020f 	bic.w	r2, r2, #15
 800237c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002388:	f023 0303 	bic.w	r3, r3, #3
 800238c:	f043 0201 	orr.w	r2, r3, #1
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	641a      	str	r2, [r3, #64]	; 0x40
 8002394:	e00a      	b.n	80023ac <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f023 0312 	bic.w	r3, r3, #18
 800239e:	f043 0210 	orr.w	r2, r3, #16
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80023a6:	2301      	movs	r3, #1
 80023a8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80023ac:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3768      	adds	r7, #104	; 0x68
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	fff0c007 	.word	0xfff0c007

080023bc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023c8:	2300      	movs	r3, #0
 80023ca:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f003 0304 	and.w	r3, r3, #4
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	f040 80f7 	bne.w	80025ca <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d101      	bne.n	80023ea <HAL_ADC_Start_DMA+0x2e>
 80023e6:	2302      	movs	r3, #2
 80023e8:	e0f2      	b.n	80025d0 <HAL_ADC_Start_DMA+0x214>
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023fa:	d004      	beq.n	8002406 <HAL_ADC_Start_DMA+0x4a>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a75      	ldr	r2, [pc, #468]	; (80025d8 <HAL_ADC_Start_DMA+0x21c>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d109      	bne.n	800241a <HAL_ADC_Start_DMA+0x5e>
 8002406:	4b75      	ldr	r3, [pc, #468]	; (80025dc <HAL_ADC_Start_DMA+0x220>)
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f003 031f 	and.w	r3, r3, #31
 800240e:	2b00      	cmp	r3, #0
 8002410:	bf0c      	ite	eq
 8002412:	2301      	moveq	r3, #1
 8002414:	2300      	movne	r3, #0
 8002416:	b2db      	uxtb	r3, r3
 8002418:	e008      	b.n	800242c <HAL_ADC_Start_DMA+0x70>
 800241a:	4b71      	ldr	r3, [pc, #452]	; (80025e0 <HAL_ADC_Start_DMA+0x224>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f003 031f 	and.w	r3, r3, #31
 8002422:	2b00      	cmp	r3, #0
 8002424:	bf0c      	ite	eq
 8002426:	2301      	moveq	r3, #1
 8002428:	2300      	movne	r3, #0
 800242a:	b2db      	uxtb	r3, r3
 800242c:	2b00      	cmp	r3, #0
 800242e:	f000 80c5 	beq.w	80025bc <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f001 f8b8 	bl	80035a8 <ADC_Enable>
 8002438:	4603      	mov	r3, r0
 800243a:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800243c:	7dfb      	ldrb	r3, [r7, #23]
 800243e:	2b00      	cmp	r3, #0
 8002440:	f040 80b7 	bne.w	80025b2 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800244c:	f023 0301 	bic.w	r3, r3, #1
 8002450:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002460:	d004      	beq.n	800246c <HAL_ADC_Start_DMA+0xb0>
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a5c      	ldr	r2, [pc, #368]	; (80025d8 <HAL_ADC_Start_DMA+0x21c>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d106      	bne.n	800247a <HAL_ADC_Start_DMA+0xbe>
 800246c:	4b5b      	ldr	r3, [pc, #364]	; (80025dc <HAL_ADC_Start_DMA+0x220>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f003 031f 	and.w	r3, r3, #31
 8002474:	2b00      	cmp	r3, #0
 8002476:	d010      	beq.n	800249a <HAL_ADC_Start_DMA+0xde>
 8002478:	e005      	b.n	8002486 <HAL_ADC_Start_DMA+0xca>
 800247a:	4b59      	ldr	r3, [pc, #356]	; (80025e0 <HAL_ADC_Start_DMA+0x224>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f003 031f 	and.w	r3, r3, #31
 8002482:	2b00      	cmp	r3, #0
 8002484:	d009      	beq.n	800249a <HAL_ADC_Start_DMA+0xde>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800248e:	d004      	beq.n	800249a <HAL_ADC_Start_DMA+0xde>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a53      	ldr	r2, [pc, #332]	; (80025e4 <HAL_ADC_Start_DMA+0x228>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d115      	bne.n	80024c6 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d036      	beq.n	8002522 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80024bc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80024c4:	e02d      	b.n	8002522 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024da:	d004      	beq.n	80024e6 <HAL_ADC_Start_DMA+0x12a>
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a3d      	ldr	r2, [pc, #244]	; (80025d8 <HAL_ADC_Start_DMA+0x21c>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d10a      	bne.n	80024fc <HAL_ADC_Start_DMA+0x140>
 80024e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	bf14      	ite	ne
 80024f4:	2301      	movne	r3, #1
 80024f6:	2300      	moveq	r3, #0
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	e008      	b.n	800250e <HAL_ADC_Start_DMA+0x152>
 80024fc:	4b39      	ldr	r3, [pc, #228]	; (80025e4 <HAL_ADC_Start_DMA+0x228>)
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002504:	2b00      	cmp	r3, #0
 8002506:	bf14      	ite	ne
 8002508:	2301      	movne	r3, #1
 800250a:	2300      	moveq	r3, #0
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b00      	cmp	r3, #0
 8002510:	d007      	beq.n	8002522 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002516:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800251a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002526:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800252a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800252e:	d106      	bne.n	800253e <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002534:	f023 0206 	bic.w	r2, r3, #6
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	645a      	str	r2, [r3, #68]	; 0x44
 800253c:	e002      	b.n	8002544 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2200      	movs	r2, #0
 8002542:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2200      	movs	r2, #0
 8002548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002550:	4a25      	ldr	r2, [pc, #148]	; (80025e8 <HAL_ADC_Start_DMA+0x22c>)
 8002552:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002558:	4a24      	ldr	r2, [pc, #144]	; (80025ec <HAL_ADC_Start_DMA+0x230>)
 800255a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002560:	4a23      	ldr	r2, [pc, #140]	; (80025f0 <HAL_ADC_Start_DMA+0x234>)
 8002562:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	221c      	movs	r2, #28
 800256a:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f042 0210 	orr.w	r2, r2, #16
 800257a:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	68da      	ldr	r2, [r3, #12]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0201 	orr.w	r2, r2, #1
 800258a:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	3340      	adds	r3, #64	; 0x40
 8002596:	4619      	mov	r1, r3
 8002598:	68ba      	ldr	r2, [r7, #8]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f001 fd4c 	bl	8004038 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689a      	ldr	r2, [r3, #8]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f042 0204 	orr.w	r2, r2, #4
 80025ae:	609a      	str	r2, [r3, #8]
 80025b0:	e00d      	b.n	80025ce <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80025ba:	e008      	b.n	80025ce <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80025c8:	e001      	b.n	80025ce <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80025ca:	2302      	movs	r3, #2
 80025cc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80025ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3718      	adds	r7, #24
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	50000100 	.word	0x50000100
 80025dc:	50000300 	.word	0x50000300
 80025e0:	50000700 	.word	0x50000700
 80025e4:	50000400 	.word	0x50000400
 80025e8:	080034dd 	.word	0x080034dd
 80025ec:	08003557 	.word	0x08003557
 80025f0:	08003573 	.word	0x08003573

080025f4 <HAL_ADC_Stop_DMA>:
  *         dedicated MultimodeStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025fc:	2300      	movs	r3, #0
 80025fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002606:	2b01      	cmp	r3, #1
 8002608:	d101      	bne.n	800260e <HAL_ADC_Stop_DMA+0x1a>
 800260a:	2302      	movs	r3, #2
 800260c:	e050      	b.n	80026b0 <HAL_ADC_Stop_DMA+0xbc>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2201      	movs	r2, #1
 8002612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002616:	216c      	movs	r1, #108	; 0x6c
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f001 f883 	bl	8003724 <ADC_ConversionStop>
 800261e:	4603      	mov	r3, r0
 8002620:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002622:	7bfb      	ldrb	r3, [r7, #15]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d13e      	bne.n	80026a6 <HAL_ADC_Stop_DMA+0xb2>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	68da      	ldr	r2, [r3, #12]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 0201 	bic.w	r2, r2, #1
 8002636:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800263c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002640:	2b02      	cmp	r3, #2
 8002642:	d10f      	bne.n	8002664 <HAL_ADC_Stop_DMA+0x70>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002648:	4618      	mov	r0, r3
 800264a:	f001 fd54 	bl	80040f6 <HAL_DMA_Abort>
 800264e:	4603      	mov	r3, r0
 8002650:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002652:	7bfb      	ldrb	r3, [r7, #15]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d005      	beq.n	8002664 <HAL_ADC_Stop_DMA+0x70>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f022 0210 	bic.w	r2, r2, #16
 8002672:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to retain a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 8002674:	7bfb      	ldrb	r3, [r7, #15]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d105      	bne.n	8002686 <HAL_ADC_Stop_DMA+0x92>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 fff2 	bl	8003664 <ADC_Disable>
 8002680:	4603      	mov	r3, r0
 8002682:	73fb      	strb	r3, [r7, #15]
 8002684:	e002      	b.n	800268c <HAL_ADC_Stop_DMA+0x98>
    }
    else
    {
      ADC_Disable(hadc);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 ffec 	bl	8003664 <ADC_Disable>
    }
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800268c:	7bfb      	ldrb	r3, [r7, #15]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d109      	bne.n	80026a6 <HAL_ADC_Stop_DMA+0xb2>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800269a:	f023 0301 	bic.w	r3, r3, #1
 800269e:	f043 0201 	orr.w	r2, r3, #1
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3710      	adds	r7, #16
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b086      	sub	sp, #24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80026c4:	2300      	movs	r3, #0
 80026c6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 80026c8:	2300      	movs	r3, #0
 80026ca:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0304 	and.w	r3, r3, #4
 80026d6:	2b04      	cmp	r3, #4
 80026d8:	d106      	bne.n	80026e8 <HAL_ADC_IRQHandler+0x30>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f003 0304 	and.w	r3, r3, #4
 80026e4:	2b04      	cmp	r3, #4
 80026e6:	d00f      	beq.n	8002708 <HAL_ADC_IRQHandler+0x50>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80026f2:	2b08      	cmp	r3, #8
 80026f4:	f040 80c0 	bne.w	8002878 <HAL_ADC_IRQHandler+0x1c0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f003 0308 	and.w	r3, r3, #8
 8002702:	2b08      	cmp	r3, #8
 8002704:	f040 80b8 	bne.w	8002878 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270c:	f003 0310 	and.w	r3, r3, #16
 8002710:	2b00      	cmp	r3, #0
 8002712:	d105      	bne.n	8002720 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002718:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002728:	d004      	beq.n	8002734 <HAL_ADC_IRQHandler+0x7c>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a95      	ldr	r2, [pc, #596]	; (8002984 <HAL_ADC_IRQHandler+0x2cc>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d106      	bne.n	8002742 <HAL_ADC_IRQHandler+0x8a>
 8002734:	4b94      	ldr	r3, [pc, #592]	; (8002988 <HAL_ADC_IRQHandler+0x2d0>)
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f003 031f 	and.w	r3, r3, #31
 800273c:	2b00      	cmp	r3, #0
 800273e:	d03e      	beq.n	80027be <HAL_ADC_IRQHandler+0x106>
 8002740:	e005      	b.n	800274e <HAL_ADC_IRQHandler+0x96>
 8002742:	4b92      	ldr	r3, [pc, #584]	; (800298c <HAL_ADC_IRQHandler+0x2d4>)
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f003 031f 	and.w	r3, r3, #31
 800274a:	2b00      	cmp	r3, #0
 800274c:	d037      	beq.n	80027be <HAL_ADC_IRQHandler+0x106>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002756:	d004      	beq.n	8002762 <HAL_ADC_IRQHandler+0xaa>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a89      	ldr	r2, [pc, #548]	; (8002984 <HAL_ADC_IRQHandler+0x2cc>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d106      	bne.n	8002770 <HAL_ADC_IRQHandler+0xb8>
 8002762:	4b89      	ldr	r3, [pc, #548]	; (8002988 <HAL_ADC_IRQHandler+0x2d0>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 031f 	and.w	r3, r3, #31
 800276a:	2b05      	cmp	r3, #5
 800276c:	d027      	beq.n	80027be <HAL_ADC_IRQHandler+0x106>
 800276e:	e005      	b.n	800277c <HAL_ADC_IRQHandler+0xc4>
 8002770:	4b86      	ldr	r3, [pc, #536]	; (800298c <HAL_ADC_IRQHandler+0x2d4>)
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f003 031f 	and.w	r3, r3, #31
 8002778:	2b05      	cmp	r3, #5
 800277a:	d020      	beq.n	80027be <HAL_ADC_IRQHandler+0x106>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002784:	d004      	beq.n	8002790 <HAL_ADC_IRQHandler+0xd8>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a7e      	ldr	r2, [pc, #504]	; (8002984 <HAL_ADC_IRQHandler+0x2cc>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d106      	bne.n	800279e <HAL_ADC_IRQHandler+0xe6>
 8002790:	4b7d      	ldr	r3, [pc, #500]	; (8002988 <HAL_ADC_IRQHandler+0x2d0>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 031f 	and.w	r3, r3, #31
 8002798:	2b09      	cmp	r3, #9
 800279a:	d010      	beq.n	80027be <HAL_ADC_IRQHandler+0x106>
 800279c:	e005      	b.n	80027aa <HAL_ADC_IRQHandler+0xf2>
 800279e:	4b7b      	ldr	r3, [pc, #492]	; (800298c <HAL_ADC_IRQHandler+0x2d4>)
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 031f 	and.w	r3, r3, #31
 80027a6:	2b09      	cmp	r3, #9
 80027a8:	d009      	beq.n	80027be <HAL_ADC_IRQHandler+0x106>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027b2:	d004      	beq.n	80027be <HAL_ADC_IRQHandler+0x106>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a75      	ldr	r2, [pc, #468]	; (8002990 <HAL_ADC_IRQHandler+0x2d8>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d104      	bne.n	80027c8 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	613b      	str	r3, [r7, #16]
 80027c6:	e00f      	b.n	80027e8 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027d0:	d004      	beq.n	80027dc <HAL_ADC_IRQHandler+0x124>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a6b      	ldr	r2, [pc, #428]	; (8002984 <HAL_ADC_IRQHandler+0x2cc>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d102      	bne.n	80027e2 <HAL_ADC_IRQHandler+0x12a>
 80027dc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80027e0:	e000      	b.n	80027e4 <HAL_ADC_IRQHandler+0x12c>
 80027e2:	4b6b      	ldr	r3, [pc, #428]	; (8002990 <HAL_ADC_IRQHandler+0x2d8>)
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d139      	bne.n	800286a <HAL_ADC_IRQHandler+0x1b2>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d134      	bne.n	800286a <HAL_ADC_IRQHandler+0x1b2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0308 	and.w	r3, r3, #8
 800280a:	2b08      	cmp	r3, #8
 800280c:	d12d      	bne.n	800286a <HAL_ADC_IRQHandler+0x1b2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f003 0304 	and.w	r3, r3, #4
 8002818:	2b00      	cmp	r3, #0
 800281a:	d11a      	bne.n	8002852 <HAL_ADC_IRQHandler+0x19a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f022 020c 	bic.w	r2, r2, #12
 800282a:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002830:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d112      	bne.n	800286a <HAL_ADC_IRQHandler+0x1b2>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	f043 0201 	orr.w	r2, r3, #1
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	641a      	str	r2, [r3, #64]	; 0x40
 8002850:	e00b      	b.n	800286a <HAL_ADC_IRQHandler+0x1b2>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002856:	f043 0210 	orr.w	r2, r3, #16
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002862:	f043 0201 	orr.w	r2, r3, #1
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7fe fc8c 	bl	8001188 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	220c      	movs	r2, #12
 8002876:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0320 	and.w	r3, r3, #32
 8002882:	2b20      	cmp	r3, #32
 8002884:	d106      	bne.n	8002894 <HAL_ADC_IRQHandler+0x1dc>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f003 0320 	and.w	r3, r3, #32
 8002890:	2b20      	cmp	r3, #32
 8002892:	d00f      	beq.n	80028b4 <HAL_ADC_IRQHandler+0x1fc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 800289e:	2b40      	cmp	r3, #64	; 0x40
 80028a0:	f040 813c 	bne.w	8002b1c <HAL_ADC_IRQHandler+0x464>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028ae:	2b40      	cmp	r3, #64	; 0x40
 80028b0:	f040 8134 	bne.w	8002b1c <HAL_ADC_IRQHandler+0x464>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028c8:	d004      	beq.n	80028d4 <HAL_ADC_IRQHandler+0x21c>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a2d      	ldr	r2, [pc, #180]	; (8002984 <HAL_ADC_IRQHandler+0x2cc>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d106      	bne.n	80028e2 <HAL_ADC_IRQHandler+0x22a>
 80028d4:	4b2c      	ldr	r3, [pc, #176]	; (8002988 <HAL_ADC_IRQHandler+0x2d0>)
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 031f 	and.w	r3, r3, #31
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d03e      	beq.n	800295e <HAL_ADC_IRQHandler+0x2a6>
 80028e0:	e005      	b.n	80028ee <HAL_ADC_IRQHandler+0x236>
 80028e2:	4b2a      	ldr	r3, [pc, #168]	; (800298c <HAL_ADC_IRQHandler+0x2d4>)
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f003 031f 	and.w	r3, r3, #31
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d037      	beq.n	800295e <HAL_ADC_IRQHandler+0x2a6>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028f6:	d004      	beq.n	8002902 <HAL_ADC_IRQHandler+0x24a>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a21      	ldr	r2, [pc, #132]	; (8002984 <HAL_ADC_IRQHandler+0x2cc>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d106      	bne.n	8002910 <HAL_ADC_IRQHandler+0x258>
 8002902:	4b21      	ldr	r3, [pc, #132]	; (8002988 <HAL_ADC_IRQHandler+0x2d0>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f003 031f 	and.w	r3, r3, #31
 800290a:	2b05      	cmp	r3, #5
 800290c:	d027      	beq.n	800295e <HAL_ADC_IRQHandler+0x2a6>
 800290e:	e005      	b.n	800291c <HAL_ADC_IRQHandler+0x264>
 8002910:	4b1e      	ldr	r3, [pc, #120]	; (800298c <HAL_ADC_IRQHandler+0x2d4>)
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f003 031f 	and.w	r3, r3, #31
 8002918:	2b05      	cmp	r3, #5
 800291a:	d020      	beq.n	800295e <HAL_ADC_IRQHandler+0x2a6>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002924:	d004      	beq.n	8002930 <HAL_ADC_IRQHandler+0x278>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a16      	ldr	r2, [pc, #88]	; (8002984 <HAL_ADC_IRQHandler+0x2cc>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d106      	bne.n	800293e <HAL_ADC_IRQHandler+0x286>
 8002930:	4b15      	ldr	r3, [pc, #84]	; (8002988 <HAL_ADC_IRQHandler+0x2d0>)
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 031f 	and.w	r3, r3, #31
 8002938:	2b09      	cmp	r3, #9
 800293a:	d010      	beq.n	800295e <HAL_ADC_IRQHandler+0x2a6>
 800293c:	e005      	b.n	800294a <HAL_ADC_IRQHandler+0x292>
 800293e:	4b13      	ldr	r3, [pc, #76]	; (800298c <HAL_ADC_IRQHandler+0x2d4>)
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	f003 031f 	and.w	r3, r3, #31
 8002946:	2b09      	cmp	r3, #9
 8002948:	d009      	beq.n	800295e <HAL_ADC_IRQHandler+0x2a6>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002952:	d004      	beq.n	800295e <HAL_ADC_IRQHandler+0x2a6>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a0d      	ldr	r2, [pc, #52]	; (8002990 <HAL_ADC_IRQHandler+0x2d8>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d104      	bne.n	8002968 <HAL_ADC_IRQHandler+0x2b0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	613b      	str	r3, [r7, #16]
 8002966:	e018      	b.n	800299a <HAL_ADC_IRQHandler+0x2e2>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002970:	d004      	beq.n	800297c <HAL_ADC_IRQHandler+0x2c4>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a03      	ldr	r2, [pc, #12]	; (8002984 <HAL_ADC_IRQHandler+0x2cc>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d10b      	bne.n	8002994 <HAL_ADC_IRQHandler+0x2dc>
 800297c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002980:	e009      	b.n	8002996 <HAL_ADC_IRQHandler+0x2de>
 8002982:	bf00      	nop
 8002984:	50000100 	.word	0x50000100
 8002988:	50000300 	.word	0x50000300
 800298c:	50000700 	.word	0x50000700
 8002990:	50000400 	.word	0x50000400
 8002994:	4b9d      	ldr	r3, [pc, #628]	; (8002c0c <HAL_ADC_IRQHandler+0x554>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f040 80b2 	bne.w	8002b0e <HAL_ADC_IRQHandler+0x456>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00d      	beq.n	80029d0 <HAL_ADC_IRQHandler+0x318>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f040 80a5 	bne.w	8002b0e <HAL_ADC_IRQHandler+0x456>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f040 809f 	bne.w	8002b0e <HAL_ADC_IRQHandler+0x456>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029da:	2b40      	cmp	r3, #64	; 0x40
 80029dc:	f040 8097 	bne.w	8002b0e <HAL_ADC_IRQHandler+0x456>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029e8:	d004      	beq.n	80029f4 <HAL_ADC_IRQHandler+0x33c>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a88      	ldr	r2, [pc, #544]	; (8002c10 <HAL_ADC_IRQHandler+0x558>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d106      	bne.n	8002a02 <HAL_ADC_IRQHandler+0x34a>
 80029f4:	4b87      	ldr	r3, [pc, #540]	; (8002c14 <HAL_ADC_IRQHandler+0x55c>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f003 031f 	and.w	r3, r3, #31
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d03e      	beq.n	8002a7e <HAL_ADC_IRQHandler+0x3c6>
 8002a00:	e005      	b.n	8002a0e <HAL_ADC_IRQHandler+0x356>
 8002a02:	4b85      	ldr	r3, [pc, #532]	; (8002c18 <HAL_ADC_IRQHandler+0x560>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 031f 	and.w	r3, r3, #31
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d037      	beq.n	8002a7e <HAL_ADC_IRQHandler+0x3c6>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a16:	d004      	beq.n	8002a22 <HAL_ADC_IRQHandler+0x36a>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a7c      	ldr	r2, [pc, #496]	; (8002c10 <HAL_ADC_IRQHandler+0x558>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d106      	bne.n	8002a30 <HAL_ADC_IRQHandler+0x378>
 8002a22:	4b7c      	ldr	r3, [pc, #496]	; (8002c14 <HAL_ADC_IRQHandler+0x55c>)
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f003 031f 	and.w	r3, r3, #31
 8002a2a:	2b06      	cmp	r3, #6
 8002a2c:	d027      	beq.n	8002a7e <HAL_ADC_IRQHandler+0x3c6>
 8002a2e:	e005      	b.n	8002a3c <HAL_ADC_IRQHandler+0x384>
 8002a30:	4b79      	ldr	r3, [pc, #484]	; (8002c18 <HAL_ADC_IRQHandler+0x560>)
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f003 031f 	and.w	r3, r3, #31
 8002a38:	2b06      	cmp	r3, #6
 8002a3a:	d020      	beq.n	8002a7e <HAL_ADC_IRQHandler+0x3c6>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a44:	d004      	beq.n	8002a50 <HAL_ADC_IRQHandler+0x398>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a71      	ldr	r2, [pc, #452]	; (8002c10 <HAL_ADC_IRQHandler+0x558>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d106      	bne.n	8002a5e <HAL_ADC_IRQHandler+0x3a6>
 8002a50:	4b70      	ldr	r3, [pc, #448]	; (8002c14 <HAL_ADC_IRQHandler+0x55c>)
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f003 031f 	and.w	r3, r3, #31
 8002a58:	2b07      	cmp	r3, #7
 8002a5a:	d010      	beq.n	8002a7e <HAL_ADC_IRQHandler+0x3c6>
 8002a5c:	e005      	b.n	8002a6a <HAL_ADC_IRQHandler+0x3b2>
 8002a5e:	4b6e      	ldr	r3, [pc, #440]	; (8002c18 <HAL_ADC_IRQHandler+0x560>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 031f 	and.w	r3, r3, #31
 8002a66:	2b07      	cmp	r3, #7
 8002a68:	d009      	beq.n	8002a7e <HAL_ADC_IRQHandler+0x3c6>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a72:	d004      	beq.n	8002a7e <HAL_ADC_IRQHandler+0x3c6>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a64      	ldr	r2, [pc, #400]	; (8002c0c <HAL_ADC_IRQHandler+0x554>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d104      	bne.n	8002a88 <HAL_ADC_IRQHandler+0x3d0>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	60fb      	str	r3, [r7, #12]
 8002a86:	e00f      	b.n	8002aa8 <HAL_ADC_IRQHandler+0x3f0>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a90:	d004      	beq.n	8002a9c <HAL_ADC_IRQHandler+0x3e4>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a5e      	ldr	r2, [pc, #376]	; (8002c10 <HAL_ADC_IRQHandler+0x558>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d102      	bne.n	8002aa2 <HAL_ADC_IRQHandler+0x3ea>
 8002a9c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002aa0:	e000      	b.n	8002aa4 <HAL_ADC_IRQHandler+0x3ec>
 8002aa2:	4b5a      	ldr	r3, [pc, #360]	; (8002c0c <HAL_ADC_IRQHandler+0x554>)
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	60fb      	str	r3, [r7, #12]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d12d      	bne.n	8002b0e <HAL_ADC_IRQHandler+0x456>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f003 0308 	and.w	r3, r3, #8
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d11a      	bne.n	8002af6 <HAL_ADC_IRQHandler+0x43e>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002ace:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d112      	bne.n	8002b0e <HAL_ADC_IRQHandler+0x456>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aec:	f043 0201 	orr.w	r2, r3, #1
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	641a      	str	r2, [r3, #64]	; 0x40
 8002af4:	e00b      	b.n	8002b0e <HAL_ADC_IRQHandler+0x456>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afa:	f043 0210 	orr.w	r2, r3, #16
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b06:	f043 0201 	orr.w	r2, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 f8de 	bl	8002cd0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2260      	movs	r2, #96	; 0x60
 8002b1a:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b26:	2b80      	cmp	r3, #128	; 0x80
 8002b28:	d113      	bne.n	8002b52 <HAL_ADC_IRQHandler+0x49a>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b34:	2b80      	cmp	r3, #128	; 0x80
 8002b36:	d10c      	bne.n	8002b52 <HAL_ADC_IRQHandler+0x49a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f7ff fa2b 	bl	8001fa0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2280      	movs	r2, #128	; 0x80
 8002b50:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b60:	d115      	bne.n	8002b8e <HAL_ADC_IRQHandler+0x4d6>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b70:	d10d      	bne.n	8002b8e <HAL_ADC_IRQHandler+0x4d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 f8ba 	bl	8002cf8 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b8c:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b9c:	d115      	bne.n	8002bca <HAL_ADC_IRQHandler+0x512>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ba8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bac:	d10d      	bne.n	8002bca <HAL_ADC_IRQHandler+0x512>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 f8a6 	bl	8002d0c <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bc8:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0310 	and.w	r3, r3, #16
 8002bd4:	2b10      	cmp	r3, #16
 8002bd6:	d151      	bne.n	8002c7c <HAL_ADC_IRQHandler+0x5c4>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f003 0310 	and.w	r3, r3, #16
 8002be2:	2b10      	cmp	r3, #16
 8002be4:	d14a      	bne.n	8002c7c <HAL_ADC_IRQHandler+0x5c4>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d102      	bne.n	8002bf4 <HAL_ADC_IRQHandler+0x53c>
    {
      overrun_error = 1U;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	617b      	str	r3, [r7, #20]
 8002bf2:	e02d      	b.n	8002c50 <HAL_ADC_IRQHandler+0x598>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bfc:	d004      	beq.n	8002c08 <HAL_ADC_IRQHandler+0x550>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a03      	ldr	r2, [pc, #12]	; (8002c10 <HAL_ADC_IRQHandler+0x558>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d109      	bne.n	8002c1c <HAL_ADC_IRQHandler+0x564>
 8002c08:	4b02      	ldr	r3, [pc, #8]	; (8002c14 <HAL_ADC_IRQHandler+0x55c>)
 8002c0a:	e008      	b.n	8002c1e <HAL_ADC_IRQHandler+0x566>
 8002c0c:	50000400 	.word	0x50000400
 8002c10:	50000100 	.word	0x50000100
 8002c14:	50000300 	.word	0x50000300
 8002c18:	50000700 	.word	0x50000700
 8002c1c:	4b2b      	ldr	r3, [pc, #172]	; (8002ccc <HAL_ADC_IRQHandler+0x614>)
 8002c1e:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f003 031f 	and.w	r3, r3, #31
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d109      	bne.n	8002c40 <HAL_ADC_IRQHandler+0x588>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d10a      	bne.n	8002c50 <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	617b      	str	r3, [r7, #20]
 8002c3e:	e007      	b.n	8002c50 <HAL_ADC_IRQHandler+0x598>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d001      	beq.n	8002c50 <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d10e      	bne.n	8002c74 <HAL_ADC_IRQHandler+0x5bc>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c66:	f043 0202 	orr.w	r2, r3, #2
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f7ff f9a0 	bl	8001fb4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2210      	movs	r2, #16
 8002c7a:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c8a:	d11b      	bne.n	8002cc4 <HAL_ADC_IRQHandler+0x60c>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c9a:	d113      	bne.n	8002cc4 <HAL_ADC_IRQHandler+0x60c>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca0:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cac:	f043 0208 	orr.w	r2, r3, #8
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cbc:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 f810 	bl	8002ce4 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8002cc4:	bf00      	nop
 8002cc6:	3718      	adds	r7, #24
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	50000700 	.word	0x50000700

08002cd0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8002d00:	bf00      	nop
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8002d14:	bf00      	nop
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b09b      	sub	sp, #108	; 0x6c
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002d30:	2300      	movs	r3, #0
 8002d32:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d101      	bne.n	8002d42 <HAL_ADC_ConfigChannel+0x22>
 8002d3e:	2302      	movs	r3, #2
 8002d40:	e2cb      	b.n	80032da <HAL_ADC_ConfigChannel+0x5ba>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f003 0304 	and.w	r3, r3, #4
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f040 82af 	bne.w	80032b8 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	2b04      	cmp	r3, #4
 8002d60:	d81c      	bhi.n	8002d9c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	4413      	add	r3, r2
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	461a      	mov	r2, r3
 8002d76:	231f      	movs	r3, #31
 8002d78:	4093      	lsls	r3, r2
 8002d7a:	43db      	mvns	r3, r3
 8002d7c:	4019      	ands	r1, r3
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	6818      	ldr	r0, [r3, #0]
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	685a      	ldr	r2, [r3, #4]
 8002d86:	4613      	mov	r3, r2
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	4413      	add	r3, r2
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	fa00 f203 	lsl.w	r2, r0, r3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	430a      	orrs	r2, r1
 8002d98:	631a      	str	r2, [r3, #48]	; 0x30
 8002d9a:	e063      	b.n	8002e64 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	2b09      	cmp	r3, #9
 8002da2:	d81e      	bhi.n	8002de2 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685a      	ldr	r2, [r3, #4]
 8002dae:	4613      	mov	r3, r2
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	4413      	add	r3, r2
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	3b1e      	subs	r3, #30
 8002db8:	221f      	movs	r2, #31
 8002dba:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	4019      	ands	r1, r3
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	6818      	ldr	r0, [r3, #0]
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	4413      	add	r3, r2
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	3b1e      	subs	r3, #30
 8002dd4:	fa00 f203 	lsl.w	r2, r0, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	635a      	str	r2, [r3, #52]	; 0x34
 8002de0:	e040      	b.n	8002e64 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	2b0e      	cmp	r3, #14
 8002de8:	d81e      	bhi.n	8002e28 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685a      	ldr	r2, [r3, #4]
 8002df4:	4613      	mov	r3, r2
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	4413      	add	r3, r2
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	3b3c      	subs	r3, #60	; 0x3c
 8002dfe:	221f      	movs	r2, #31
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	43db      	mvns	r3, r3
 8002e06:	4019      	ands	r1, r3
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	6818      	ldr	r0, [r3, #0]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	4613      	mov	r3, r2
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	4413      	add	r3, r2
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	3b3c      	subs	r3, #60	; 0x3c
 8002e1a:	fa00 f203 	lsl.w	r2, r0, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	430a      	orrs	r2, r1
 8002e24:	639a      	str	r2, [r3, #56]	; 0x38
 8002e26:	e01d      	b.n	8002e64 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	4413      	add	r3, r2
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	3b5a      	subs	r3, #90	; 0x5a
 8002e3c:	221f      	movs	r2, #31
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	43db      	mvns	r3, r3
 8002e44:	4019      	ands	r1, r3
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	6818      	ldr	r0, [r3, #0]
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	4413      	add	r3, r2
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	3b5a      	subs	r3, #90	; 0x5a
 8002e58:	fa00 f203 	lsl.w	r2, r0, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	430a      	orrs	r2, r1
 8002e62:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 030c 	and.w	r3, r3, #12
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f040 80e5 	bne.w	800303e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2b09      	cmp	r3, #9
 8002e7a:	d91c      	bls.n	8002eb6 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6999      	ldr	r1, [r3, #24]
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	4613      	mov	r3, r2
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	4413      	add	r3, r2
 8002e8c:	3b1e      	subs	r3, #30
 8002e8e:	2207      	movs	r2, #7
 8002e90:	fa02 f303 	lsl.w	r3, r2, r3
 8002e94:	43db      	mvns	r3, r3
 8002e96:	4019      	ands	r1, r3
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	6898      	ldr	r0, [r3, #8]
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	005b      	lsls	r3, r3, #1
 8002ea4:	4413      	add	r3, r2
 8002ea6:	3b1e      	subs	r3, #30
 8002ea8:	fa00 f203 	lsl.w	r2, r0, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	619a      	str	r2, [r3, #24]
 8002eb4:	e019      	b.n	8002eea <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6959      	ldr	r1, [r3, #20]
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	4413      	add	r3, r2
 8002ec6:	2207      	movs	r2, #7
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	4019      	ands	r1, r3
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	6898      	ldr	r0, [r3, #8]
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	4413      	add	r3, r2
 8002ede:	fa00 f203 	lsl.w	r2, r0, r3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	695a      	ldr	r2, [r3, #20]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	08db      	lsrs	r3, r3, #3
 8002ef6:	f003 0303 	and.w	r3, r3, #3
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	691b      	ldr	r3, [r3, #16]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	2b03      	cmp	r3, #3
 8002f0a:	d84f      	bhi.n	8002fac <HAL_ADC_ConfigChannel+0x28c>
 8002f0c:	a201      	add	r2, pc, #4	; (adr r2, 8002f14 <HAL_ADC_ConfigChannel+0x1f4>)
 8002f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f12:	bf00      	nop
 8002f14:	08002f25 	.word	0x08002f25
 8002f18:	08002f47 	.word	0x08002f47
 8002f1c:	08002f69 	.word	0x08002f69
 8002f20:	08002f8b 	.word	0x08002f8b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f2a:	4b9f      	ldr	r3, [pc, #636]	; (80031a8 <HAL_ADC_ConfigChannel+0x488>)
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	683a      	ldr	r2, [r7, #0]
 8002f30:	6812      	ldr	r2, [r2, #0]
 8002f32:	0691      	lsls	r1, r2, #26
 8002f34:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f36:	430a      	orrs	r2, r1
 8002f38:	431a      	orrs	r2, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f42:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002f44:	e07e      	b.n	8003044 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002f4c:	4b96      	ldr	r3, [pc, #600]	; (80031a8 <HAL_ADC_ConfigChannel+0x488>)
 8002f4e:	4013      	ands	r3, r2
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	6812      	ldr	r2, [r2, #0]
 8002f54:	0691      	lsls	r1, r2, #26
 8002f56:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f64:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002f66:	e06d      	b.n	8003044 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002f6e:	4b8e      	ldr	r3, [pc, #568]	; (80031a8 <HAL_ADC_ConfigChannel+0x488>)
 8002f70:	4013      	ands	r3, r2
 8002f72:	683a      	ldr	r2, [r7, #0]
 8002f74:	6812      	ldr	r2, [r2, #0]
 8002f76:	0691      	lsls	r1, r2, #26
 8002f78:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	431a      	orrs	r2, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f86:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002f88:	e05c      	b.n	8003044 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002f90:	4b85      	ldr	r3, [pc, #532]	; (80031a8 <HAL_ADC_ConfigChannel+0x488>)
 8002f92:	4013      	ands	r3, r2
 8002f94:	683a      	ldr	r2, [r7, #0]
 8002f96:	6812      	ldr	r2, [r2, #0]
 8002f98:	0691      	lsls	r1, r2, #26
 8002f9a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002fa8:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002faa:	e04b      	b.n	8003044 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fb2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	069b      	lsls	r3, r3, #26
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d107      	bne.n	8002fd0 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002fce:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002fd6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	069b      	lsls	r3, r3, #26
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d107      	bne.n	8002ff4 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002ff2:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ffa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	069b      	lsls	r3, r3, #26
 8003004:	429a      	cmp	r2, r3
 8003006:	d107      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003016:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800301e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	069b      	lsls	r3, r3, #26
 8003028:	429a      	cmp	r2, r3
 800302a:	d10a      	bne.n	8003042 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800303a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 800303c:	e001      	b.n	8003042 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800303e:	bf00      	nop
 8003040:	e000      	b.n	8003044 <HAL_ADC_ConfigChannel+0x324>
      break;
 8003042:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 0303 	and.w	r3, r3, #3
 800304e:	2b01      	cmp	r3, #1
 8003050:	d108      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x344>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	2b01      	cmp	r3, #1
 800305e:	d101      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x344>
 8003060:	2301      	movs	r3, #1
 8003062:	e000      	b.n	8003066 <HAL_ADC_ConfigChannel+0x346>
 8003064:	2300      	movs	r3, #0
 8003066:	2b00      	cmp	r3, #0
 8003068:	f040 8131 	bne.w	80032ce <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d00f      	beq.n	8003094 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2201      	movs	r2, #1
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	43da      	mvns	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	400a      	ands	r2, r1
 800308e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003092:	e049      	b.n	8003128 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2201      	movs	r2, #1
 80030a2:	409a      	lsls	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2b09      	cmp	r3, #9
 80030b4:	d91c      	bls.n	80030f0 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6999      	ldr	r1, [r3, #24]
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	4613      	mov	r3, r2
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	4413      	add	r3, r2
 80030c6:	3b1b      	subs	r3, #27
 80030c8:	2207      	movs	r2, #7
 80030ca:	fa02 f303 	lsl.w	r3, r2, r3
 80030ce:	43db      	mvns	r3, r3
 80030d0:	4019      	ands	r1, r3
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	6898      	ldr	r0, [r3, #8]
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	4613      	mov	r3, r2
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	4413      	add	r3, r2
 80030e0:	3b1b      	subs	r3, #27
 80030e2:	fa00 f203 	lsl.w	r2, r0, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	619a      	str	r2, [r3, #24]
 80030ee:	e01b      	b.n	8003128 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6959      	ldr	r1, [r3, #20]
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	1c5a      	adds	r2, r3, #1
 80030fc:	4613      	mov	r3, r2
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	4413      	add	r3, r2
 8003102:	2207      	movs	r2, #7
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	43db      	mvns	r3, r3
 800310a:	4019      	ands	r1, r3
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	6898      	ldr	r0, [r3, #8]
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	1c5a      	adds	r2, r3, #1
 8003116:	4613      	mov	r3, r2
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	4413      	add	r3, r2
 800311c:	fa00 f203 	lsl.w	r2, r0, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	430a      	orrs	r2, r1
 8003126:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003130:	d004      	beq.n	800313c <HAL_ADC_ConfigChannel+0x41c>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a1d      	ldr	r2, [pc, #116]	; (80031ac <HAL_ADC_ConfigChannel+0x48c>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d101      	bne.n	8003140 <HAL_ADC_ConfigChannel+0x420>
 800313c:	4b1c      	ldr	r3, [pc, #112]	; (80031b0 <HAL_ADC_ConfigChannel+0x490>)
 800313e:	e000      	b.n	8003142 <HAL_ADC_ConfigChannel+0x422>
 8003140:	4b1c      	ldr	r3, [pc, #112]	; (80031b4 <HAL_ADC_ConfigChannel+0x494>)
 8003142:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2b10      	cmp	r3, #16
 800314a:	d105      	bne.n	8003158 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800314c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003154:	2b00      	cmp	r3, #0
 8003156:	d015      	beq.n	8003184 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800315c:	2b11      	cmp	r3, #17
 800315e:	d105      	bne.n	800316c <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003160:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00b      	beq.n	8003184 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003170:	2b12      	cmp	r3, #18
 8003172:	f040 80ac 	bne.w	80032ce <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003176:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800317e:	2b00      	cmp	r3, #0
 8003180:	f040 80a5 	bne.w	80032ce <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800318c:	d102      	bne.n	8003194 <HAL_ADC_ConfigChannel+0x474>
 800318e:	4b07      	ldr	r3, [pc, #28]	; (80031ac <HAL_ADC_ConfigChannel+0x48c>)
 8003190:	60fb      	str	r3, [r7, #12]
 8003192:	e023      	b.n	80031dc <HAL_ADC_ConfigChannel+0x4bc>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a04      	ldr	r2, [pc, #16]	; (80031ac <HAL_ADC_ConfigChannel+0x48c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d10c      	bne.n	80031b8 <HAL_ADC_ConfigChannel+0x498>
 800319e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80031a2:	60fb      	str	r3, [r7, #12]
 80031a4:	e01a      	b.n	80031dc <HAL_ADC_ConfigChannel+0x4bc>
 80031a6:	bf00      	nop
 80031a8:	83fff000 	.word	0x83fff000
 80031ac:	50000100 	.word	0x50000100
 80031b0:	50000300 	.word	0x50000300
 80031b4:	50000700 	.word	0x50000700
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a4a      	ldr	r2, [pc, #296]	; (80032e8 <HAL_ADC_ConfigChannel+0x5c8>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d102      	bne.n	80031c8 <HAL_ADC_ConfigChannel+0x4a8>
 80031c2:	4b4a      	ldr	r3, [pc, #296]	; (80032ec <HAL_ADC_ConfigChannel+0x5cc>)
 80031c4:	60fb      	str	r3, [r7, #12]
 80031c6:	e009      	b.n	80031dc <HAL_ADC_ConfigChannel+0x4bc>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a47      	ldr	r2, [pc, #284]	; (80032ec <HAL_ADC_ConfigChannel+0x5cc>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d102      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x4b8>
 80031d2:	4b45      	ldr	r3, [pc, #276]	; (80032e8 <HAL_ADC_ConfigChannel+0x5c8>)
 80031d4:	60fb      	str	r3, [r7, #12]
 80031d6:	e001      	b.n	80031dc <HAL_ADC_ConfigChannel+0x4bc>
 80031d8:	2300      	movs	r3, #0
 80031da:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f003 0303 	and.w	r3, r3, #3
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d108      	bne.n	80031fc <HAL_ADC_ConfigChannel+0x4dc>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0301 	and.w	r3, r3, #1
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d101      	bne.n	80031fc <HAL_ADC_ConfigChannel+0x4dc>
 80031f8:	2301      	movs	r3, #1
 80031fa:	e000      	b.n	80031fe <HAL_ADC_ConfigChannel+0x4de>
 80031fc:	2300      	movs	r3, #0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d150      	bne.n	80032a4 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003202:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003204:	2b00      	cmp	r3, #0
 8003206:	d010      	beq.n	800322a <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f003 0303 	and.w	r3, r3, #3
 8003210:	2b01      	cmp	r3, #1
 8003212:	d107      	bne.n	8003224 <HAL_ADC_ConfigChannel+0x504>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0301 	and.w	r3, r3, #1
 800321c:	2b01      	cmp	r3, #1
 800321e:	d101      	bne.n	8003224 <HAL_ADC_ConfigChannel+0x504>
 8003220:	2301      	movs	r3, #1
 8003222:	e000      	b.n	8003226 <HAL_ADC_ConfigChannel+0x506>
 8003224:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003226:	2b00      	cmp	r3, #0
 8003228:	d13c      	bne.n	80032a4 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2b10      	cmp	r3, #16
 8003230:	d11d      	bne.n	800326e <HAL_ADC_ConfigChannel+0x54e>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800323a:	d118      	bne.n	800326e <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800323c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003244:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003246:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003248:	4b29      	ldr	r3, [pc, #164]	; (80032f0 <HAL_ADC_ConfigChannel+0x5d0>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a29      	ldr	r2, [pc, #164]	; (80032f4 <HAL_ADC_ConfigChannel+0x5d4>)
 800324e:	fba2 2303 	umull	r2, r3, r2, r3
 8003252:	0c9a      	lsrs	r2, r3, #18
 8003254:	4613      	mov	r3, r2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	4413      	add	r3, r2
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800325e:	e002      	b.n	8003266 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	3b01      	subs	r3, #1
 8003264:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1f9      	bne.n	8003260 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800326c:	e02e      	b.n	80032cc <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2b11      	cmp	r3, #17
 8003274:	d10b      	bne.n	800328e <HAL_ADC_ConfigChannel+0x56e>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800327e:	d106      	bne.n	800328e <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003280:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003288:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800328a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800328c:	e01e      	b.n	80032cc <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2b12      	cmp	r3, #18
 8003294:	d11a      	bne.n	80032cc <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003296:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800329e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032a0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80032a2:	e013      	b.n	80032cc <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a8:	f043 0220 	orr.w	r2, r3, #32
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80032b6:	e00a      	b.n	80032ce <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032bc:	f043 0220 	orr.w	r2, r3, #32
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80032ca:	e000      	b.n	80032ce <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80032cc:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80032d6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80032da:	4618      	mov	r0, r3
 80032dc:	376c      	adds	r7, #108	; 0x6c
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	50000400 	.word	0x50000400
 80032ec:	50000500 	.word	0x50000500
 80032f0:	20000a10 	.word	0x20000a10
 80032f4:	431bde83 	.word	0x431bde83

080032f8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b099      	sub	sp, #100	; 0x64
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003310:	d102      	bne.n	8003318 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003312:	4b6d      	ldr	r3, [pc, #436]	; (80034c8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003314:	60bb      	str	r3, [r7, #8]
 8003316:	e01a      	b.n	800334e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a6a      	ldr	r2, [pc, #424]	; (80034c8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d103      	bne.n	800332a <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8003322:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003326:	60bb      	str	r3, [r7, #8]
 8003328:	e011      	b.n	800334e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a67      	ldr	r2, [pc, #412]	; (80034cc <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d102      	bne.n	800333a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003334:	4b66      	ldr	r3, [pc, #408]	; (80034d0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003336:	60bb      	str	r3, [r7, #8]
 8003338:	e009      	b.n	800334e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a64      	ldr	r2, [pc, #400]	; (80034d0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d102      	bne.n	800334a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003344:	4b61      	ldr	r3, [pc, #388]	; (80034cc <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003346:	60bb      	str	r3, [r7, #8]
 8003348:	e001      	b.n	800334e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800334a:	2300      	movs	r3, #0
 800334c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d101      	bne.n	8003358 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e0b0      	b.n	80034ba <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800335e:	2b01      	cmp	r3, #1
 8003360:	d101      	bne.n	8003366 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003362:	2302      	movs	r3, #2
 8003364:	e0a9      	b.n	80034ba <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f003 0304 	and.w	r3, r3, #4
 8003378:	2b00      	cmp	r3, #0
 800337a:	f040 808d 	bne.w	8003498 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f003 0304 	and.w	r3, r3, #4
 8003386:	2b00      	cmp	r3, #0
 8003388:	f040 8086 	bne.w	8003498 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003394:	d004      	beq.n	80033a0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a4b      	ldr	r2, [pc, #300]	; (80034c8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d101      	bne.n	80033a4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80033a0:	4b4c      	ldr	r3, [pc, #304]	; (80034d4 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80033a2:	e000      	b.n	80033a6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80033a4:	4b4c      	ldr	r3, [pc, #304]	; (80034d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80033a6:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d040      	beq.n	8003432 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80033b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	6859      	ldr	r1, [r3, #4]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80033c2:	035b      	lsls	r3, r3, #13
 80033c4:	430b      	orrs	r3, r1
 80033c6:	431a      	orrs	r2, r3
 80033c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033ca:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f003 0303 	and.w	r3, r3, #3
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d108      	bne.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0301 	and.w	r3, r3, #1
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d101      	bne.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80033e8:	2301      	movs	r3, #1
 80033ea:	e000      	b.n	80033ee <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80033ec:	2300      	movs	r3, #0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d15c      	bne.n	80034ac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f003 0303 	and.w	r3, r3, #3
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d107      	bne.n	800340e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0301 	and.w	r3, r3, #1
 8003406:	2b01      	cmp	r3, #1
 8003408:	d101      	bne.n	800340e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800340e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003410:	2b00      	cmp	r3, #0
 8003412:	d14b      	bne.n	80034ac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003414:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800341c:	f023 030f 	bic.w	r3, r3, #15
 8003420:	683a      	ldr	r2, [r7, #0]
 8003422:	6811      	ldr	r1, [r2, #0]
 8003424:	683a      	ldr	r2, [r7, #0]
 8003426:	6892      	ldr	r2, [r2, #8]
 8003428:	430a      	orrs	r2, r1
 800342a:	431a      	orrs	r2, r3
 800342c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800342e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003430:	e03c      	b.n	80034ac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003432:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800343a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800343c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f003 0303 	and.w	r3, r3, #3
 8003448:	2b01      	cmp	r3, #1
 800344a:	d108      	bne.n	800345e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	2b01      	cmp	r3, #1
 8003458:	d101      	bne.n	800345e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800345a:	2301      	movs	r3, #1
 800345c:	e000      	b.n	8003460 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800345e:	2300      	movs	r3, #0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d123      	bne.n	80034ac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f003 0303 	and.w	r3, r3, #3
 800346c:	2b01      	cmp	r3, #1
 800346e:	d107      	bne.n	8003480 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b01      	cmp	r3, #1
 800347a:	d101      	bne.n	8003480 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800347c:	2301      	movs	r3, #1
 800347e:	e000      	b.n	8003482 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003480:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003482:	2b00      	cmp	r3, #0
 8003484:	d112      	bne.n	80034ac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003486:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800348e:	f023 030f 	bic.w	r3, r3, #15
 8003492:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003494:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003496:	e009      	b.n	80034ac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349c:	f043 0220 	orr.w	r2, r3, #32
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80034aa:	e000      	b.n	80034ae <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80034ac:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80034b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80034ba:	4618      	mov	r0, r3
 80034bc:	3764      	adds	r7, #100	; 0x64
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	50000100 	.word	0x50000100
 80034cc:	50000400 	.word	0x50000400
 80034d0:	50000500 	.word	0x50000500
 80034d4:	50000300 	.word	0x50000300
 80034d8:	50000700 	.word	0x50000700

080034dc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ee:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d126      	bne.n	8003544 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800350c:	2b00      	cmp	r3, #0
 800350e:	d115      	bne.n	800353c <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003514:	2b00      	cmp	r3, #0
 8003516:	d111      	bne.n	800353c <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003528:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d105      	bne.n	800353c <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003534:	f043 0201 	orr.w	r2, r3, #1
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800353c:	68f8      	ldr	r0, [r7, #12]
 800353e:	f7fd fe23 	bl	8001188 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003542:	e004      	b.n	800354e <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	4798      	blx	r3
}
 800354e:	bf00      	nop
 8003550:	3710      	adds	r7, #16
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003556:	b580      	push	{r7, lr}
 8003558:	b084      	sub	sp, #16
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003562:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003564:	68f8      	ldr	r0, [r7, #12]
 8003566:	f7fe fd11 	bl	8001f8c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800356a:	bf00      	nop
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003572:	b580      	push	{r7, lr}
 8003574:	b084      	sub	sp, #16
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003584:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003590:	f043 0204 	orr.w	r2, r3, #4
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f7fe fd0b 	bl	8001fb4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800359e:	bf00      	nop
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
	...

080035a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035b0:	2300      	movs	r3, #0
 80035b2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f003 0303 	and.w	r3, r3, #3
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d108      	bne.n	80035d4 <ADC_Enable+0x2c>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0301 	and.w	r3, r3, #1
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d101      	bne.n	80035d4 <ADC_Enable+0x2c>
 80035d0:	2301      	movs	r3, #1
 80035d2:	e000      	b.n	80035d6 <ADC_Enable+0x2e>
 80035d4:	2300      	movs	r3, #0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d13c      	bne.n	8003654 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	4b1f      	ldr	r3, [pc, #124]	; (8003660 <ADC_Enable+0xb8>)
 80035e2:	4013      	ands	r3, r2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00d      	beq.n	8003604 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ec:	f043 0210 	orr.w	r2, r3, #16
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f8:	f043 0201 	orr.w	r2, r3, #1
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e028      	b.n	8003656 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	689a      	ldr	r2, [r3, #8]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f042 0201 	orr.w	r2, r2, #1
 8003612:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003614:	f7fe fcae 	bl	8001f74 <HAL_GetTick>
 8003618:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800361a:	e014      	b.n	8003646 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800361c:	f7fe fcaa 	bl	8001f74 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b02      	cmp	r3, #2
 8003628:	d90d      	bls.n	8003646 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362e:	f043 0210 	orr.w	r2, r3, #16
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363a:	f043 0201 	orr.w	r2, r3, #1
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e007      	b.n	8003656 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	2b01      	cmp	r3, #1
 8003652:	d1e3      	bne.n	800361c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	8000003f 	.word	0x8000003f

08003664 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800366c:	2300      	movs	r3, #0
 800366e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f003 0303 	and.w	r3, r3, #3
 800367a:	2b01      	cmp	r3, #1
 800367c:	d108      	bne.n	8003690 <ADC_Disable+0x2c>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b01      	cmp	r3, #1
 800368a:	d101      	bne.n	8003690 <ADC_Disable+0x2c>
 800368c:	2301      	movs	r3, #1
 800368e:	e000      	b.n	8003692 <ADC_Disable+0x2e>
 8003690:	2300      	movs	r3, #0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d040      	beq.n	8003718 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 030d 	and.w	r3, r3, #13
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d10f      	bne.n	80036c4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689a      	ldr	r2, [r3, #8]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f042 0202 	orr.w	r2, r2, #2
 80036b2:	609a      	str	r2, [r3, #8]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2203      	movs	r2, #3
 80036ba:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80036bc:	f7fe fc5a 	bl	8001f74 <HAL_GetTick>
 80036c0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80036c2:	e022      	b.n	800370a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c8:	f043 0210 	orr.w	r2, r3, #16
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d4:	f043 0201 	orr.w	r2, r3, #1
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e01c      	b.n	800371a <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036e0:	f7fe fc48 	bl	8001f74 <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d90d      	bls.n	800370a <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f2:	f043 0210 	orr.w	r2, r3, #16
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036fe:	f043 0201 	orr.w	r2, r3, #1
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e007      	b.n	800371a <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	2b01      	cmp	r3, #1
 8003716:	d0e3      	beq.n	80036e0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
	...

08003724 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b086      	sub	sp, #24
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 800372e:	2300      	movs	r3, #0
 8003730:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003732:	2300      	movs	r3, #0
 8003734:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003736:	2300      	movs	r3, #0
 8003738:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f003 030c 	and.w	r3, r3, #12
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 8093 	beq.w	8003870 <ADC_ConversionStop+0x14c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003754:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003758:	d12a      	bne.n	80037b0 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800375e:	2b01      	cmp	r3, #1
 8003760:	d126      	bne.n	80037b0 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003766:	2b01      	cmp	r3, #1
 8003768:	d122      	bne.n	80037b0 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 800376a:	230c      	movs	r3, #12
 800376c:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800376e:	e014      	b.n	800379a <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	4a42      	ldr	r2, [pc, #264]	; (800387c <ADC_ConversionStop+0x158>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d90d      	bls.n	8003794 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377c:	f043 0210 	orr.w	r2, r3, #16
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003788:	f043 0201 	orr.w	r2, r3, #1
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e06e      	b.n	8003872 <ADC_ConversionStop+0x14e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	3301      	adds	r3, #1
 8003798:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037a4:	2b40      	cmp	r3, #64	; 0x40
 80037a6:	d1e3      	bne.n	8003770 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2240      	movs	r2, #64	; 0x40
 80037ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	2b60      	cmp	r3, #96	; 0x60
 80037b4:	d015      	beq.n	80037e2 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f003 0304 	and.w	r3, r3, #4
 80037c0:	2b04      	cmp	r3, #4
 80037c2:	d10e      	bne.n	80037e2 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d107      	bne.n	80037e2 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	689a      	ldr	r2, [r3, #8]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f042 0210 	orr.w	r2, r2, #16
 80037e0:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	2b0c      	cmp	r3, #12
 80037e6:	d015      	beq.n	8003814 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d10e      	bne.n	8003814 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8003800:	2b00      	cmp	r3, #0
 8003802:	d107      	bne.n	8003814 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689a      	ldr	r2, [r3, #8]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f042 0220 	orr.w	r2, r2, #32
 8003812:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	2b60      	cmp	r3, #96	; 0x60
 8003818:	d004      	beq.n	8003824 <ADC_ConversionStop+0x100>
 800381a:	2b6c      	cmp	r3, #108	; 0x6c
 800381c:	d105      	bne.n	800382a <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800381e:	230c      	movs	r3, #12
 8003820:	617b      	str	r3, [r7, #20]
        break;
 8003822:	e005      	b.n	8003830 <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003824:	2308      	movs	r3, #8
 8003826:	617b      	str	r3, [r7, #20]
        break;
 8003828:	e002      	b.n	8003830 <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800382a:	2304      	movs	r3, #4
 800382c:	617b      	str	r3, [r7, #20]
        break;
 800382e:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003830:	f7fe fba0 	bl	8001f74 <HAL_GetTick>
 8003834:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003836:	e014      	b.n	8003862 <ADC_ConversionStop+0x13e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003838:	f7fe fb9c 	bl	8001f74 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b0b      	cmp	r3, #11
 8003844:	d90d      	bls.n	8003862 <ADC_ConversionStop+0x13e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384a:	f043 0210 	orr.w	r2, r3, #16
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003856:	f043 0201 	orr.w	r2, r3, #1
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e007      	b.n	8003872 <ADC_ConversionStop+0x14e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	4013      	ands	r3, r2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1e3      	bne.n	8003838 <ADC_ConversionStop+0x114>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3718      	adds	r7, #24
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	000993ff 	.word	0x000993ff

08003880 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003880:	b480      	push	{r7}
 8003882:	b085      	sub	sp, #20
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f003 0307 	and.w	r3, r3, #7
 800388e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003890:	4b0c      	ldr	r3, [pc, #48]	; (80038c4 <__NVIC_SetPriorityGrouping+0x44>)
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003896:	68ba      	ldr	r2, [r7, #8]
 8003898:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800389c:	4013      	ands	r3, r2
 800389e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038b2:	4a04      	ldr	r2, [pc, #16]	; (80038c4 <__NVIC_SetPriorityGrouping+0x44>)
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	60d3      	str	r3, [r2, #12]
}
 80038b8:	bf00      	nop
 80038ba:	3714      	adds	r7, #20
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr
 80038c4:	e000ed00 	.word	0xe000ed00

080038c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038c8:	b480      	push	{r7}
 80038ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038cc:	4b04      	ldr	r3, [pc, #16]	; (80038e0 <__NVIC_GetPriorityGrouping+0x18>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	0a1b      	lsrs	r3, r3, #8
 80038d2:	f003 0307 	and.w	r3, r3, #7
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr
 80038e0:	e000ed00 	.word	0xe000ed00

080038e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	4603      	mov	r3, r0
 80038ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	db0b      	blt.n	800390e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038f6:	79fb      	ldrb	r3, [r7, #7]
 80038f8:	f003 021f 	and.w	r2, r3, #31
 80038fc:	4907      	ldr	r1, [pc, #28]	; (800391c <__NVIC_EnableIRQ+0x38>)
 80038fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003902:	095b      	lsrs	r3, r3, #5
 8003904:	2001      	movs	r0, #1
 8003906:	fa00 f202 	lsl.w	r2, r0, r2
 800390a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800390e:	bf00      	nop
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	e000e100 	.word	0xe000e100

08003920 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	4603      	mov	r3, r0
 8003928:	6039      	str	r1, [r7, #0]
 800392a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800392c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003930:	2b00      	cmp	r3, #0
 8003932:	db0a      	blt.n	800394a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	b2da      	uxtb	r2, r3
 8003938:	490c      	ldr	r1, [pc, #48]	; (800396c <__NVIC_SetPriority+0x4c>)
 800393a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800393e:	0112      	lsls	r2, r2, #4
 8003940:	b2d2      	uxtb	r2, r2
 8003942:	440b      	add	r3, r1
 8003944:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003948:	e00a      	b.n	8003960 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	b2da      	uxtb	r2, r3
 800394e:	4908      	ldr	r1, [pc, #32]	; (8003970 <__NVIC_SetPriority+0x50>)
 8003950:	79fb      	ldrb	r3, [r7, #7]
 8003952:	f003 030f 	and.w	r3, r3, #15
 8003956:	3b04      	subs	r3, #4
 8003958:	0112      	lsls	r2, r2, #4
 800395a:	b2d2      	uxtb	r2, r2
 800395c:	440b      	add	r3, r1
 800395e:	761a      	strb	r2, [r3, #24]
}
 8003960:	bf00      	nop
 8003962:	370c      	adds	r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr
 800396c:	e000e100 	.word	0xe000e100
 8003970:	e000ed00 	.word	0xe000ed00

08003974 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003974:	b480      	push	{r7}
 8003976:	b089      	sub	sp, #36	; 0x24
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f003 0307 	and.w	r3, r3, #7
 8003986:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	f1c3 0307 	rsb	r3, r3, #7
 800398e:	2b04      	cmp	r3, #4
 8003990:	bf28      	it	cs
 8003992:	2304      	movcs	r3, #4
 8003994:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	3304      	adds	r3, #4
 800399a:	2b06      	cmp	r3, #6
 800399c:	d902      	bls.n	80039a4 <NVIC_EncodePriority+0x30>
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	3b03      	subs	r3, #3
 80039a2:	e000      	b.n	80039a6 <NVIC_EncodePriority+0x32>
 80039a4:	2300      	movs	r3, #0
 80039a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039a8:	f04f 32ff 	mov.w	r2, #4294967295
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	43da      	mvns	r2, r3
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	401a      	ands	r2, r3
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039bc:	f04f 31ff 	mov.w	r1, #4294967295
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	fa01 f303 	lsl.w	r3, r1, r3
 80039c6:	43d9      	mvns	r1, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039cc:	4313      	orrs	r3, r2
         );
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3724      	adds	r7, #36	; 0x24
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
	...

080039dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3b01      	subs	r3, #1
 80039e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039ec:	d301      	bcc.n	80039f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039ee:	2301      	movs	r3, #1
 80039f0:	e00f      	b.n	8003a12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039f2:	4a0a      	ldr	r2, [pc, #40]	; (8003a1c <SysTick_Config+0x40>)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	3b01      	subs	r3, #1
 80039f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039fa:	210f      	movs	r1, #15
 80039fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003a00:	f7ff ff8e 	bl	8003920 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a04:	4b05      	ldr	r3, [pc, #20]	; (8003a1c <SysTick_Config+0x40>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a0a:	4b04      	ldr	r3, [pc, #16]	; (8003a1c <SysTick_Config+0x40>)
 8003a0c:	2207      	movs	r2, #7
 8003a0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	e000e010 	.word	0xe000e010

08003a20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f7ff ff29 	bl	8003880 <__NVIC_SetPriorityGrouping>
}
 8003a2e:	bf00      	nop
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a36:	b580      	push	{r7, lr}
 8003a38:	b086      	sub	sp, #24
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	60b9      	str	r1, [r7, #8]
 8003a40:	607a      	str	r2, [r7, #4]
 8003a42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a44:	2300      	movs	r3, #0
 8003a46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a48:	f7ff ff3e 	bl	80038c8 <__NVIC_GetPriorityGrouping>
 8003a4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	68b9      	ldr	r1, [r7, #8]
 8003a52:	6978      	ldr	r0, [r7, #20]
 8003a54:	f7ff ff8e 	bl	8003974 <NVIC_EncodePriority>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a5e:	4611      	mov	r1, r2
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7ff ff5d 	bl	8003920 <__NVIC_SetPriority>
}
 8003a66:	bf00      	nop
 8003a68:	3718      	adds	r7, #24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b082      	sub	sp, #8
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	4603      	mov	r3, r0
 8003a76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7ff ff31 	bl	80038e4 <__NVIC_EnableIRQ>
}
 8003a82:	bf00      	nop
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b082      	sub	sp, #8
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f7ff ffa2 	bl	80039dc <SysTick_Config>
 8003a98:	4603      	mov	r3, r0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b082      	sub	sp, #8
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e014      	b.n	8003ade <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	791b      	ldrb	r3, [r3, #4]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d105      	bne.n	8003aca <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f7fe f86f 	bl	8001ba8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2202      	movs	r2, #2
 8003ace:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected  
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b084      	sub	sp, #16
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
 8003aee:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003af0:	2300      	movs	r3, #0
 8003af2:	73fb      	strb	r3, [r7, #15]
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Disable the selected DAC channel DMA request */
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	6819      	ldr	r1, [r3, #0]
 8003afa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	fa02 f303 	lsl.w	r3, r2, r3
 8003b04:	43da      	mvns	r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	400a      	ands	r2, r1
 8003b0c:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	6819      	ldr	r1, [r3, #0]
 8003b14:	2201      	movs	r2, #1
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1c:	43da      	mvns	r2, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	400a      	ands	r2, r1
 8003b24:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA channel */
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d10f      	bne.n	8003b4c <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);   
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	4618      	mov	r0, r3
 8003b32:	f000 fae0 	bl	80040f6 <HAL_DMA_Abort>
 8003b36:	4603      	mov	r3, r0
 8003b38:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	e00e      	b.n	8003b6a <HAL_DAC_Stop_DMA+0x84>
  /* For all products including channel 2U */
  /* DAC channel 2 is available on top of DAC channel 1U */
  else /* Channel2 is used */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);   
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	4618      	mov	r0, r3
 8003b52:	f000 fad0 	bl	80040f6 <HAL_DMA_Abort>
 8003b56:	4603      	mov	r3, r0
 8003b58:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003b68:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */
    
  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8003b6a:	7bfb      	ldrb	r3, [r7, #15]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d003      	beq.n	8003b78 <HAL_DAC_Stop_DMA+0x92>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2204      	movs	r2, #4
 8003b74:	711a      	strb	r2, [r3, #4]
 8003b76:	e002      	b.n	8003b7e <HAL_DAC_Stop_DMA+0x98>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	711a      	strb	r2, [r3, #4]
  }
  
  /* Return function status */
  return status;
 8003b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3710      	adds	r7, #16
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback1 could be implemented in the user file
   */
}
 8003b90:	bf00      	nop
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8003bb8:	bf00      	nop
 8003bba:	370c      	adds	r7, #12
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr

08003bc4 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
 8003be4:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 8003be6:	2300      	movs	r3, #0
 8003be8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	795b      	ldrb	r3, [r3, #5]
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d101      	bne.n	8003bf6 <HAL_DAC_Start_DMA+0x1e>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e08e      	b.n	8003d14 <HAL_DAC_Start_DMA+0x13c>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d12a      	bne.n	8003c5e <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	4a43      	ldr	r2, [pc, #268]	; (8003d1c <HAL_DAC_Start_DMA+0x144>)
 8003c0e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	4a42      	ldr	r2, [pc, #264]	; (8003d20 <HAL_DAC_Start_DMA+0x148>)
 8003c16:	62da      	str	r2, [r3, #44]	; 0x2c
      
    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	4a41      	ldr	r2, [pc, #260]	; (8003d24 <HAL_DAC_Start_DMA+0x14c>)
 8003c1e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c2e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1U */
    switch(Alignment)
 8003c30:	6a3b      	ldr	r3, [r7, #32]
 8003c32:	2b04      	cmp	r3, #4
 8003c34:	d009      	beq.n	8003c4a <HAL_DAC_Start_DMA+0x72>
 8003c36:	2b08      	cmp	r3, #8
 8003c38:	d00c      	beq.n	8003c54 <HAL_DAC_Start_DMA+0x7c>
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d000      	beq.n	8003c40 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003c3e:	e039      	b.n	8003cb4 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3308      	adds	r3, #8
 8003c46:	617b      	str	r3, [r7, #20]
        break;
 8003c48:	e034      	b.n	8003cb4 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	330c      	adds	r3, #12
 8003c50:	617b      	str	r3, [r7, #20]
        break;
 8003c52:	e02f      	b.n	8003cb4 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	3310      	adds	r3, #16
 8003c5a:	617b      	str	r3, [r7, #20]
        break;
 8003c5c:	e02a      	b.n	8003cb4 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	4a31      	ldr	r2, [pc, #196]	; (8003d28 <HAL_DAC_Start_DMA+0x150>)
 8003c64:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	4a30      	ldr	r2, [pc, #192]	; (8003d2c <HAL_DAC_Start_DMA+0x154>)
 8003c6c:	62da      	str	r2, [r3, #44]	; 0x2c
       
    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	4a2f      	ldr	r2, [pc, #188]	; (8003d30 <HAL_DAC_Start_DMA+0x158>)
 8003c74:	631a      	str	r2, [r3, #48]	; 0x30
 
    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003c84:	601a      	str	r2, [r3, #0]
   
    /* Case of use of channel 2U */
    switch(Alignment)
 8003c86:	6a3b      	ldr	r3, [r7, #32]
 8003c88:	2b04      	cmp	r3, #4
 8003c8a:	d009      	beq.n	8003ca0 <HAL_DAC_Start_DMA+0xc8>
 8003c8c:	2b08      	cmp	r3, #8
 8003c8e:	d00c      	beq.n	8003caa <HAL_DAC_Start_DMA+0xd2>
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d000      	beq.n	8003c96 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003c94:	e00e      	b.n	8003cb4 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	3314      	adds	r3, #20
 8003c9c:	617b      	str	r3, [r7, #20]
        break;
 8003c9e:	e009      	b.n	8003cb4 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	3318      	adds	r3, #24
 8003ca6:	617b      	str	r3, [r7, #20]
        break;
 8003ca8:	e004      	b.n	8003cb4 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	331c      	adds	r3, #28
 8003cb0:	617b      	str	r3, [r7, #20]
        break;
 8003cb2:	bf00      	nop
    }
  }
 
  /* Enable the DMA Channel */
  if(Channel == DAC_CHANNEL_1)
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d10f      	bne.n	8003cda <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cc8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6898      	ldr	r0, [r3, #8]
 8003cce:	6879      	ldr	r1, [r7, #4]
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	697a      	ldr	r2, [r7, #20]
 8003cd4:	f000 f9b0 	bl	8004038 <HAL_DMA_Start_IT>
 8003cd8:	e00e      	b.n	8003cf8 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003ce8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	68d8      	ldr	r0, [r3, #12]
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	f000 f9a0 	bl	8004038 <HAL_DMA_Start_IT>
  }
 
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	715a      	strb	r2, [r3, #5]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6819      	ldr	r1, [r3, #0]
 8003d04:	2201      	movs	r2, #1
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	409a      	lsls	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3718      	adds	r7, #24
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	08003ed3 	.word	0x08003ed3
 8003d20:	08003ef5 	.word	0x08003ef5
 8003d24:	08003f11 	.word	0x08003f11
 8003d28:	08003f3f 	.word	0x08003f3f
 8003d2c:	08003f61 	.word	0x08003f61
 8003d30:	08003f7d 	.word	0x08003f7d

08003d34 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(struct __DAC_HandleTypeDef* hdac)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d4a:	d120      	bne.n	8003d8e <HAL_DAC_IRQHandler+0x5a>
  { 
    /* Check underrun flag of DAC channel 1U */
    if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d52:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d5a:	d118      	bne.n	8003d8e <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2204      	movs	r2, #4
 8003d60:	711a      	strb	r2, [r3, #4]
    
      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	691b      	ldr	r3, [r3, #16]
 8003d66:	f043 0201 	orr.w	r2, r3, #1
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	611a      	str	r2, [r3, #16]
          
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d76:	635a      	str	r2, [r3, #52]	; 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d86:	601a      	str	r2, [r3, #0]
    
      /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f7ff ff1b 	bl	8003bc4 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif
    }
  }
  
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d9c:	d120      	bne.n	8003de0 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003da4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003da8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003dac:	d118      	bne.n	8003de0 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2204      	movs	r2, #4
 8003db2:	711a      	strb	r2, [r3, #4]
    
      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	691b      	ldr	r3, [r3, #16]
 8003db8:	f043 0202 	orr.w	r2, r3, #2
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	611a      	str	r2, [r3, #16]
    
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003dc8:	635a      	str	r2, [r3, #52]	; 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003dd8:	601a      	str	r2, [r3, #0]
   
      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 f86f 	bl	8003ebe <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif
    }
  }
}
 8003de0:	bf00      	nop
 8003de2:	3708      	adds	r7, #8
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b087      	sub	sp, #28
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003df4:	2300      	movs	r3, #0
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	2300      	movs	r3, #0
 8003dfa:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	795b      	ldrb	r3, [r3, #5]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d101      	bne.n	8003e08 <HAL_DAC_ConfigChannel+0x20>
 8003e04:	2302      	movs	r3, #2
 8003e06:	e036      	b.n	8003e76 <HAL_DAC_ConfigChannel+0x8e>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2202      	movs	r2, #2
 8003e12:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8003e1c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	fa02 f303 	lsl.w	r3, r2, r3
 8003e26:	43db      	mvns	r3, r3
 8003e28:	697a      	ldr	r2, [r7, #20]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	6819      	ldr	r1, [r3, #0]
 8003e56:	22c0      	movs	r2, #192	; 0xc0
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5e:	43da      	mvns	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	400a      	ands	r2, r1
 8003e66:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	371c      	adds	r7, #28
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr

08003e82 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr

08003eaa <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003eb2:	bf00      	nop
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr

08003ebe <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003ebe:	b480      	push	{r7}
 8003ec0:	b083      	sub	sp, #12
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003ec6:	bf00      	nop
 8003ec8:	370c      	adds	r7, #12
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr

08003ed2 <DAC_DMAConvCpltCh1>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	b084      	sub	sp, #16
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ede:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f7ff fe51 	bl	8003b88 <HAL_DAC_ConvCpltCallbackCh1>
#endif 
  
  hdac->State= HAL_DAC_STATE_READY;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	711a      	strb	r2, [r3, #4]
}
 8003eec:	bf00      	nop
 8003eee:	3710      	adds	r7, #16
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <DAC_DMAHalfConvCpltCh1>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f00:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	f7ff fe4a 	bl	8003b9c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif
}
 8003f08:	bf00      	nop
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1c:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	f043 0204 	orr.w	r2, r3, #4
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else  
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f7ff fe40 	bl	8003bb0 <HAL_DAC_ErrorCallbackCh1>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2201      	movs	r2, #1
 8003f34:	711a      	strb	r2, [r3, #4]
}
 8003f36:	bf00      	nop
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b084      	sub	sp, #16
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4a:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f7ff ff98 	bl	8003e82 <HAL_DACEx_ConvCpltCallbackCh2>
#endif
  
  hdac->State= HAL_DAC_STATE_READY;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2201      	movs	r2, #1
 8003f56:	711a      	strb	r2, [r3, #4]
}
 8003f58:	bf00      	nop
 8003f5a:	3710      	adds	r7, #16
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6c:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 8003f6e:	68f8      	ldr	r0, [r7, #12]
 8003f70:	f7ff ff91 	bl	8003e96 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif
}
 8003f74:	bf00      	nop
 8003f76:	3710      	adds	r7, #16
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f88:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	f043 0204 	orr.w	r2, r3, #4
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else 
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8003f96:	68f8      	ldr	r0, [r7, #12]
 8003f98:	f7ff ff87 	bl	8003eaa <HAL_DACEx_ErrorCallbackCh2>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	711a      	strb	r2, [r3, #4]
}
 8003fa2:	bf00      	nop
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b084      	sub	sp, #16
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d101      	bne.n	8003fc0 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e037      	b.n	8004030 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2202      	movs	r2, #2
 8003fc4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003fd6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003fda:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003fe4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ff0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ffc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	69db      	ldr	r3, [r3, #28]
 8004002:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004004:	68fa      	ldr	r2, [r7, #12]
 8004006:	4313      	orrs	r3, r2
 8004008:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68fa      	ldr	r2, [r7, #12]
 8004010:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f97a 	bl	800430c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800402e:	2300      	movs	r3, #0
}  
 8004030:	4618      	mov	r0, r3
 8004032:	3710      	adds	r7, #16
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b086      	sub	sp, #24
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
 8004044:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8004046:	2300      	movs	r3, #0
 8004048:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004050:	2b01      	cmp	r3, #1
 8004052:	d101      	bne.n	8004058 <HAL_DMA_Start_IT+0x20>
 8004054:	2302      	movs	r3, #2
 8004056:	e04a      	b.n	80040ee <HAL_DMA_Start_IT+0xb6>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004066:	2b01      	cmp	r3, #1
 8004068:	d13a      	bne.n	80040e0 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2202      	movs	r2, #2
 800406e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f022 0201 	bic.w	r2, r2, #1
 8004086:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	68b9      	ldr	r1, [r7, #8]
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f000 f90d 	bl	80042ae <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004098:	2b00      	cmp	r3, #0
 800409a:	d008      	beq.n	80040ae <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f042 020e 	orr.w	r2, r2, #14
 80040aa:	601a      	str	r2, [r3, #0]
 80040ac:	e00f      	b.n	80040ce <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f042 020a 	orr.w	r2, r2, #10
 80040bc:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 0204 	bic.w	r2, r2, #4
 80040cc:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f042 0201 	orr.w	r2, r2, #1
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	e005      	b.n	80040ec <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80040e8:	2302      	movs	r3, #2
 80040ea:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80040ec:	7dfb      	ldrb	r3, [r7, #23]
} 
 80040ee:	4618      	mov	r0, r3
 80040f0:	3718      	adds	r7, #24
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80040f6:	b480      	push	{r7}
 80040f8:	b083      	sub	sp, #12
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004104:	2b02      	cmp	r3, #2
 8004106:	d008      	beq.n	800411a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2204      	movs	r2, #4
 800410c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e020      	b.n	800415c <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 020e 	bic.w	r2, r2, #14
 8004128:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f022 0201 	bic.w	r2, r2, #1
 8004138:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004142:	2101      	movs	r1, #1
 8004144:	fa01 f202 	lsl.w	r2, r1, r2
 8004148:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004184:	2204      	movs	r2, #4
 8004186:	409a      	lsls	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	4013      	ands	r3, r2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d024      	beq.n	80041da <HAL_DMA_IRQHandler+0x72>
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	f003 0304 	and.w	r3, r3, #4
 8004196:	2b00      	cmp	r3, #0
 8004198:	d01f      	beq.n	80041da <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0320 	and.w	r3, r3, #32
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d107      	bne.n	80041b8 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 0204 	bic.w	r2, r2, #4
 80041b6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c0:	2104      	movs	r1, #4
 80041c2:	fa01 f202 	lsl.w	r2, r1, r2
 80041c6:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d06a      	beq.n	80042a6 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80041d8:	e065      	b.n	80042a6 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041de:	2202      	movs	r2, #2
 80041e0:	409a      	lsls	r2, r3
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	4013      	ands	r3, r2
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d02c      	beq.n	8004244 <HAL_DMA_IRQHandler+0xdc>
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	f003 0302 	and.w	r3, r3, #2
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d027      	beq.n	8004244 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0320 	and.w	r3, r3, #32
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10b      	bne.n	800421a <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 020a 	bic.w	r2, r2, #10
 8004210:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004222:	2102      	movs	r1, #2
 8004224:	fa01 f202 	lsl.w	r2, r1, r2
 8004228:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004236:	2b00      	cmp	r3, #0
 8004238:	d035      	beq.n	80042a6 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004242:	e030      	b.n	80042a6 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004248:	2208      	movs	r2, #8
 800424a:	409a      	lsls	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	4013      	ands	r3, r2
 8004250:	2b00      	cmp	r3, #0
 8004252:	d028      	beq.n	80042a6 <HAL_DMA_IRQHandler+0x13e>
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	f003 0308 	and.w	r3, r3, #8
 800425a:	2b00      	cmp	r3, #0
 800425c:	d023      	beq.n	80042a6 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f022 020e 	bic.w	r2, r2, #14
 800426c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004276:	2101      	movs	r1, #1
 8004278:	fa01 f202 	lsl.w	r2, r1, r2
 800427c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004298:	2b00      	cmp	r3, #0
 800429a:	d004      	beq.n	80042a6 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	4798      	blx	r3
    }
  }
}  
 80042a4:	e7ff      	b.n	80042a6 <HAL_DMA_IRQHandler+0x13e>
 80042a6:	bf00      	nop
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042ae:	b480      	push	{r7}
 80042b0:	b085      	sub	sp, #20
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	60f8      	str	r0, [r7, #12]
 80042b6:	60b9      	str	r1, [r7, #8]
 80042b8:	607a      	str	r2, [r7, #4]
 80042ba:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042c4:	2101      	movs	r1, #1
 80042c6:	fa01 f202 	lsl.w	r2, r1, r2
 80042ca:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	683a      	ldr	r2, [r7, #0]
 80042d2:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	2b10      	cmp	r3, #16
 80042da:	d108      	bne.n	80042ee <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68ba      	ldr	r2, [r7, #8]
 80042ea:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80042ec:	e007      	b.n	80042fe <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	60da      	str	r2, [r3, #12]
}
 80042fe:	bf00      	nop
 8004300:	3714      	adds	r7, #20
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
	...

0800430c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	461a      	mov	r2, r3
 800431a:	4b14      	ldr	r3, [pc, #80]	; (800436c <DMA_CalcBaseAndBitshift+0x60>)
 800431c:	429a      	cmp	r2, r3
 800431e:	d80f      	bhi.n	8004340 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	461a      	mov	r2, r3
 8004326:	4b12      	ldr	r3, [pc, #72]	; (8004370 <DMA_CalcBaseAndBitshift+0x64>)
 8004328:	4413      	add	r3, r2
 800432a:	4a12      	ldr	r2, [pc, #72]	; (8004374 <DMA_CalcBaseAndBitshift+0x68>)
 800432c:	fba2 2303 	umull	r2, r3, r2, r3
 8004330:	091b      	lsrs	r3, r3, #4
 8004332:	009a      	lsls	r2, r3, #2
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4a0f      	ldr	r2, [pc, #60]	; (8004378 <DMA_CalcBaseAndBitshift+0x6c>)
 800433c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800433e:	e00e      	b.n	800435e <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	461a      	mov	r2, r3
 8004346:	4b0d      	ldr	r3, [pc, #52]	; (800437c <DMA_CalcBaseAndBitshift+0x70>)
 8004348:	4413      	add	r3, r2
 800434a:	4a0a      	ldr	r2, [pc, #40]	; (8004374 <DMA_CalcBaseAndBitshift+0x68>)
 800434c:	fba2 2303 	umull	r2, r3, r2, r3
 8004350:	091b      	lsrs	r3, r3, #4
 8004352:	009a      	lsls	r2, r3, #2
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a09      	ldr	r2, [pc, #36]	; (8004380 <DMA_CalcBaseAndBitshift+0x74>)
 800435c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800435e:	bf00      	nop
 8004360:	370c      	adds	r7, #12
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	40020407 	.word	0x40020407
 8004370:	bffdfff8 	.word	0xbffdfff8
 8004374:	cccccccd 	.word	0xcccccccd
 8004378:	40020000 	.word	0x40020000
 800437c:	bffdfbf8 	.word	0xbffdfbf8
 8004380:	40020400 	.word	0x40020400

08004384 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004384:	b480      	push	{r7}
 8004386:	b087      	sub	sp, #28
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800438e:	2300      	movs	r3, #0
 8004390:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004392:	e160      	b.n	8004656 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	2101      	movs	r1, #1
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	fa01 f303 	lsl.w	r3, r1, r3
 80043a0:	4013      	ands	r3, r2
 80043a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	f000 8152 	beq.w	8004650 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d00b      	beq.n	80043cc <HAL_GPIO_Init+0x48>
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	2b02      	cmp	r3, #2
 80043ba:	d007      	beq.n	80043cc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80043c0:	2b11      	cmp	r3, #17
 80043c2:	d003      	beq.n	80043cc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	2b12      	cmp	r3, #18
 80043ca:	d130      	bne.n	800442e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	2203      	movs	r2, #3
 80043d8:	fa02 f303 	lsl.w	r3, r2, r3
 80043dc:	43db      	mvns	r3, r3
 80043de:	693a      	ldr	r2, [r7, #16]
 80043e0:	4013      	ands	r3, r2
 80043e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	68da      	ldr	r2, [r3, #12]
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	005b      	lsls	r3, r3, #1
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	693a      	ldr	r2, [r7, #16]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	693a      	ldr	r2, [r7, #16]
 80043fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004402:	2201      	movs	r2, #1
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	fa02 f303 	lsl.w	r3, r2, r3
 800440a:	43db      	mvns	r3, r3
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	4013      	ands	r3, r2
 8004410:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	091b      	lsrs	r3, r3, #4
 8004418:	f003 0201 	and.w	r2, r3, #1
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	fa02 f303 	lsl.w	r3, r2, r3
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	4313      	orrs	r3, r2
 8004426:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	005b      	lsls	r3, r3, #1
 8004438:	2203      	movs	r2, #3
 800443a:	fa02 f303 	lsl.w	r3, r2, r3
 800443e:	43db      	mvns	r3, r3
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	4013      	ands	r3, r2
 8004444:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	689a      	ldr	r2, [r3, #8]
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	fa02 f303 	lsl.w	r3, r2, r3
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	4313      	orrs	r3, r2
 8004456:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	2b02      	cmp	r3, #2
 8004464:	d003      	beq.n	800446e <HAL_GPIO_Init+0xea>
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b12      	cmp	r3, #18
 800446c:	d123      	bne.n	80044b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	08da      	lsrs	r2, r3, #3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	3208      	adds	r2, #8
 8004476:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800447a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	f003 0307 	and.w	r3, r3, #7
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	220f      	movs	r2, #15
 8004486:	fa02 f303 	lsl.w	r3, r2, r3
 800448a:	43db      	mvns	r3, r3
 800448c:	693a      	ldr	r2, [r7, #16]
 800448e:	4013      	ands	r3, r2
 8004490:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	691a      	ldr	r2, [r3, #16]
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	f003 0307 	and.w	r3, r3, #7
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	fa02 f303 	lsl.w	r3, r2, r3
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	08da      	lsrs	r2, r3, #3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	3208      	adds	r2, #8
 80044b0:	6939      	ldr	r1, [r7, #16]
 80044b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	005b      	lsls	r3, r3, #1
 80044c0:	2203      	movs	r2, #3
 80044c2:	fa02 f303 	lsl.w	r3, r2, r3
 80044c6:	43db      	mvns	r3, r3
 80044c8:	693a      	ldr	r2, [r7, #16]
 80044ca:	4013      	ands	r3, r2
 80044cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	f003 0203 	and.w	r2, r3, #3
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	fa02 f303 	lsl.w	r3, r2, r3
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f000 80ac 	beq.w	8004650 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044f8:	4b5e      	ldr	r3, [pc, #376]	; (8004674 <HAL_GPIO_Init+0x2f0>)
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	4a5d      	ldr	r2, [pc, #372]	; (8004674 <HAL_GPIO_Init+0x2f0>)
 80044fe:	f043 0301 	orr.w	r3, r3, #1
 8004502:	6193      	str	r3, [r2, #24]
 8004504:	4b5b      	ldr	r3, [pc, #364]	; (8004674 <HAL_GPIO_Init+0x2f0>)
 8004506:	699b      	ldr	r3, [r3, #24]
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	60bb      	str	r3, [r7, #8]
 800450e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004510:	4a59      	ldr	r2, [pc, #356]	; (8004678 <HAL_GPIO_Init+0x2f4>)
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	089b      	lsrs	r3, r3, #2
 8004516:	3302      	adds	r3, #2
 8004518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800451c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	f003 0303 	and.w	r3, r3, #3
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	220f      	movs	r2, #15
 8004528:	fa02 f303 	lsl.w	r3, r2, r3
 800452c:	43db      	mvns	r3, r3
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	4013      	ands	r3, r2
 8004532:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800453a:	d025      	beq.n	8004588 <HAL_GPIO_Init+0x204>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a4f      	ldr	r2, [pc, #316]	; (800467c <HAL_GPIO_Init+0x2f8>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d01f      	beq.n	8004584 <HAL_GPIO_Init+0x200>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a4e      	ldr	r2, [pc, #312]	; (8004680 <HAL_GPIO_Init+0x2fc>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d019      	beq.n	8004580 <HAL_GPIO_Init+0x1fc>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a4d      	ldr	r2, [pc, #308]	; (8004684 <HAL_GPIO_Init+0x300>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d013      	beq.n	800457c <HAL_GPIO_Init+0x1f8>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a4c      	ldr	r2, [pc, #304]	; (8004688 <HAL_GPIO_Init+0x304>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d00d      	beq.n	8004578 <HAL_GPIO_Init+0x1f4>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a4b      	ldr	r2, [pc, #300]	; (800468c <HAL_GPIO_Init+0x308>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d007      	beq.n	8004574 <HAL_GPIO_Init+0x1f0>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a4a      	ldr	r2, [pc, #296]	; (8004690 <HAL_GPIO_Init+0x30c>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d101      	bne.n	8004570 <HAL_GPIO_Init+0x1ec>
 800456c:	2306      	movs	r3, #6
 800456e:	e00c      	b.n	800458a <HAL_GPIO_Init+0x206>
 8004570:	2307      	movs	r3, #7
 8004572:	e00a      	b.n	800458a <HAL_GPIO_Init+0x206>
 8004574:	2305      	movs	r3, #5
 8004576:	e008      	b.n	800458a <HAL_GPIO_Init+0x206>
 8004578:	2304      	movs	r3, #4
 800457a:	e006      	b.n	800458a <HAL_GPIO_Init+0x206>
 800457c:	2303      	movs	r3, #3
 800457e:	e004      	b.n	800458a <HAL_GPIO_Init+0x206>
 8004580:	2302      	movs	r3, #2
 8004582:	e002      	b.n	800458a <HAL_GPIO_Init+0x206>
 8004584:	2301      	movs	r3, #1
 8004586:	e000      	b.n	800458a <HAL_GPIO_Init+0x206>
 8004588:	2300      	movs	r3, #0
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	f002 0203 	and.w	r2, r2, #3
 8004590:	0092      	lsls	r2, r2, #2
 8004592:	4093      	lsls	r3, r2
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	4313      	orrs	r3, r2
 8004598:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800459a:	4937      	ldr	r1, [pc, #220]	; (8004678 <HAL_GPIO_Init+0x2f4>)
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	089b      	lsrs	r3, r3, #2
 80045a0:	3302      	adds	r3, #2
 80045a2:	693a      	ldr	r2, [r7, #16]
 80045a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045a8:	4b3a      	ldr	r3, [pc, #232]	; (8004694 <HAL_GPIO_Init+0x310>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	43db      	mvns	r3, r3
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	4013      	ands	r3, r2
 80045b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d003      	beq.n	80045cc <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80045c4:	693a      	ldr	r2, [r7, #16]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80045cc:	4a31      	ldr	r2, [pc, #196]	; (8004694 <HAL_GPIO_Init+0x310>)
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80045d2:	4b30      	ldr	r3, [pc, #192]	; (8004694 <HAL_GPIO_Init+0x310>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	43db      	mvns	r3, r3
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	4013      	ands	r3, r2
 80045e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d003      	beq.n	80045f6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80045ee:	693a      	ldr	r2, [r7, #16]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80045f6:	4a27      	ldr	r2, [pc, #156]	; (8004694 <HAL_GPIO_Init+0x310>)
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80045fc:	4b25      	ldr	r3, [pc, #148]	; (8004694 <HAL_GPIO_Init+0x310>)
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	43db      	mvns	r3, r3
 8004606:	693a      	ldr	r2, [r7, #16]
 8004608:	4013      	ands	r3, r2
 800460a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d003      	beq.n	8004620 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004618:	693a      	ldr	r2, [r7, #16]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	4313      	orrs	r3, r2
 800461e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004620:	4a1c      	ldr	r2, [pc, #112]	; (8004694 <HAL_GPIO_Init+0x310>)
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004626:	4b1b      	ldr	r3, [pc, #108]	; (8004694 <HAL_GPIO_Init+0x310>)
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	43db      	mvns	r3, r3
 8004630:	693a      	ldr	r2, [r7, #16]
 8004632:	4013      	ands	r3, r2
 8004634:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d003      	beq.n	800464a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8004642:	693a      	ldr	r2, [r7, #16]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	4313      	orrs	r3, r2
 8004648:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800464a:	4a12      	ldr	r2, [pc, #72]	; (8004694 <HAL_GPIO_Init+0x310>)
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	3301      	adds	r3, #1
 8004654:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	fa22 f303 	lsr.w	r3, r2, r3
 8004660:	2b00      	cmp	r3, #0
 8004662:	f47f ae97 	bne.w	8004394 <HAL_GPIO_Init+0x10>
  }
}
 8004666:	bf00      	nop
 8004668:	371c      	adds	r7, #28
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	40021000 	.word	0x40021000
 8004678:	40010000 	.word	0x40010000
 800467c:	48000400 	.word	0x48000400
 8004680:	48000800 	.word	0x48000800
 8004684:	48000c00 	.word	0x48000c00
 8004688:	48001000 	.word	0x48001000
 800468c:	48001400 	.word	0x48001400
 8004690:	48001800 	.word	0x48001800
 8004694:	40010400 	.word	0x40010400

08004698 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	460b      	mov	r3, r1
 80046a2:	807b      	strh	r3, [r7, #2]
 80046a4:	4613      	mov	r3, r2
 80046a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046a8:	787b      	ldrb	r3, [r7, #1]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d003      	beq.n	80046b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80046ae:	887a      	ldrh	r2, [r7, #2]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80046b4:	e002      	b.n	80046bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80046b6:	887a      	ldrh	r2, [r7, #2]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80046bc:	bf00      	nop
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	1d3b      	adds	r3, r7, #4
 80046d2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046d4:	1d3b      	adds	r3, r7, #4
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d102      	bne.n	80046e2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	f000 bf01 	b.w	80054e4 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046e2:	1d3b      	adds	r3, r7, #4
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 8160 	beq.w	80049b2 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80046f2:	4bae      	ldr	r3, [pc, #696]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f003 030c 	and.w	r3, r3, #12
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d00c      	beq.n	8004718 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80046fe:	4bab      	ldr	r3, [pc, #684]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f003 030c 	and.w	r3, r3, #12
 8004706:	2b08      	cmp	r3, #8
 8004708:	d159      	bne.n	80047be <HAL_RCC_OscConfig+0xf6>
 800470a:	4ba8      	ldr	r3, [pc, #672]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8004712:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004716:	d152      	bne.n	80047be <HAL_RCC_OscConfig+0xf6>
 8004718:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800471c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004720:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004724:	fa93 f3a3 	rbit	r3, r3
 8004728:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800472c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004730:	fab3 f383 	clz	r3, r3
 8004734:	b2db      	uxtb	r3, r3
 8004736:	095b      	lsrs	r3, r3, #5
 8004738:	b2db      	uxtb	r3, r3
 800473a:	f043 0301 	orr.w	r3, r3, #1
 800473e:	b2db      	uxtb	r3, r3
 8004740:	2b01      	cmp	r3, #1
 8004742:	d102      	bne.n	800474a <HAL_RCC_OscConfig+0x82>
 8004744:	4b99      	ldr	r3, [pc, #612]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	e015      	b.n	8004776 <HAL_RCC_OscConfig+0xae>
 800474a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800474e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004752:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8004756:	fa93 f3a3 	rbit	r3, r3
 800475a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800475e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004762:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004766:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800476a:	fa93 f3a3 	rbit	r3, r3
 800476e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004772:	4b8e      	ldr	r3, [pc, #568]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 8004774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004776:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800477a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800477e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8004782:	fa92 f2a2 	rbit	r2, r2
 8004786:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800478a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800478e:	fab2 f282 	clz	r2, r2
 8004792:	b2d2      	uxtb	r2, r2
 8004794:	f042 0220 	orr.w	r2, r2, #32
 8004798:	b2d2      	uxtb	r2, r2
 800479a:	f002 021f 	and.w	r2, r2, #31
 800479e:	2101      	movs	r1, #1
 80047a0:	fa01 f202 	lsl.w	r2, r1, r2
 80047a4:	4013      	ands	r3, r2
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	f000 8102 	beq.w	80049b0 <HAL_RCC_OscConfig+0x2e8>
 80047ac:	1d3b      	adds	r3, r7, #4
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	f040 80fc 	bne.w	80049b0 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	f000 be93 	b.w	80054e4 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047be:	1d3b      	adds	r3, r7, #4
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047c8:	d106      	bne.n	80047d8 <HAL_RCC_OscConfig+0x110>
 80047ca:	4b78      	ldr	r3, [pc, #480]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a77      	ldr	r2, [pc, #476]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 80047d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d4:	6013      	str	r3, [r2, #0]
 80047d6:	e030      	b.n	800483a <HAL_RCC_OscConfig+0x172>
 80047d8:	1d3b      	adds	r3, r7, #4
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10c      	bne.n	80047fc <HAL_RCC_OscConfig+0x134>
 80047e2:	4b72      	ldr	r3, [pc, #456]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a71      	ldr	r2, [pc, #452]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 80047e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047ec:	6013      	str	r3, [r2, #0]
 80047ee:	4b6f      	ldr	r3, [pc, #444]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a6e      	ldr	r2, [pc, #440]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 80047f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047f8:	6013      	str	r3, [r2, #0]
 80047fa:	e01e      	b.n	800483a <HAL_RCC_OscConfig+0x172>
 80047fc:	1d3b      	adds	r3, r7, #4
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004806:	d10c      	bne.n	8004822 <HAL_RCC_OscConfig+0x15a>
 8004808:	4b68      	ldr	r3, [pc, #416]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a67      	ldr	r2, [pc, #412]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 800480e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004812:	6013      	str	r3, [r2, #0]
 8004814:	4b65      	ldr	r3, [pc, #404]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a64      	ldr	r2, [pc, #400]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 800481a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800481e:	6013      	str	r3, [r2, #0]
 8004820:	e00b      	b.n	800483a <HAL_RCC_OscConfig+0x172>
 8004822:	4b62      	ldr	r3, [pc, #392]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a61      	ldr	r2, [pc, #388]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 8004828:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800482c:	6013      	str	r3, [r2, #0]
 800482e:	4b5f      	ldr	r3, [pc, #380]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a5e      	ldr	r2, [pc, #376]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 8004834:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004838:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800483a:	1d3b      	adds	r3, r7, #4
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d059      	beq.n	80048f8 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004844:	f7fd fb96 	bl	8001f74 <HAL_GetTick>
 8004848:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800484c:	e00a      	b.n	8004864 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800484e:	f7fd fb91 	bl	8001f74 <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b64      	cmp	r3, #100	; 0x64
 800485c:	d902      	bls.n	8004864 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	f000 be40 	b.w	80054e4 <HAL_RCC_OscConfig+0xe1c>
 8004864:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004868:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800486c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8004870:	fa93 f3a3 	rbit	r3, r3
 8004874:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8004878:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800487c:	fab3 f383 	clz	r3, r3
 8004880:	b2db      	uxtb	r3, r3
 8004882:	095b      	lsrs	r3, r3, #5
 8004884:	b2db      	uxtb	r3, r3
 8004886:	f043 0301 	orr.w	r3, r3, #1
 800488a:	b2db      	uxtb	r3, r3
 800488c:	2b01      	cmp	r3, #1
 800488e:	d102      	bne.n	8004896 <HAL_RCC_OscConfig+0x1ce>
 8004890:	4b46      	ldr	r3, [pc, #280]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	e015      	b.n	80048c2 <HAL_RCC_OscConfig+0x1fa>
 8004896:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800489a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800489e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80048a2:	fa93 f3a3 	rbit	r3, r3
 80048a6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80048aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048ae:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80048b2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80048b6:	fa93 f3a3 	rbit	r3, r3
 80048ba:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80048be:	4b3b      	ldr	r3, [pc, #236]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 80048c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80048c6:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80048ca:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80048ce:	fa92 f2a2 	rbit	r2, r2
 80048d2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80048d6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80048da:	fab2 f282 	clz	r2, r2
 80048de:	b2d2      	uxtb	r2, r2
 80048e0:	f042 0220 	orr.w	r2, r2, #32
 80048e4:	b2d2      	uxtb	r2, r2
 80048e6:	f002 021f 	and.w	r2, r2, #31
 80048ea:	2101      	movs	r1, #1
 80048ec:	fa01 f202 	lsl.w	r2, r1, r2
 80048f0:	4013      	ands	r3, r2
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d0ab      	beq.n	800484e <HAL_RCC_OscConfig+0x186>
 80048f6:	e05c      	b.n	80049b2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f8:	f7fd fb3c 	bl	8001f74 <HAL_GetTick>
 80048fc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004900:	e00a      	b.n	8004918 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004902:	f7fd fb37 	bl	8001f74 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	2b64      	cmp	r3, #100	; 0x64
 8004910:	d902      	bls.n	8004918 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	f000 bde6 	b.w	80054e4 <HAL_RCC_OscConfig+0xe1c>
 8004918:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800491c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004920:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004924:	fa93 f3a3 	rbit	r3, r3
 8004928:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 800492c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004930:	fab3 f383 	clz	r3, r3
 8004934:	b2db      	uxtb	r3, r3
 8004936:	095b      	lsrs	r3, r3, #5
 8004938:	b2db      	uxtb	r3, r3
 800493a:	f043 0301 	orr.w	r3, r3, #1
 800493e:	b2db      	uxtb	r3, r3
 8004940:	2b01      	cmp	r3, #1
 8004942:	d102      	bne.n	800494a <HAL_RCC_OscConfig+0x282>
 8004944:	4b19      	ldr	r3, [pc, #100]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	e015      	b.n	8004976 <HAL_RCC_OscConfig+0x2ae>
 800494a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800494e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004952:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8004956:	fa93 f3a3 	rbit	r3, r3
 800495a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800495e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004962:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004966:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800496a:	fa93 f3a3 	rbit	r3, r3
 800496e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004972:	4b0e      	ldr	r3, [pc, #56]	; (80049ac <HAL_RCC_OscConfig+0x2e4>)
 8004974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004976:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800497a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800497e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8004982:	fa92 f2a2 	rbit	r2, r2
 8004986:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800498a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800498e:	fab2 f282 	clz	r2, r2
 8004992:	b2d2      	uxtb	r2, r2
 8004994:	f042 0220 	orr.w	r2, r2, #32
 8004998:	b2d2      	uxtb	r2, r2
 800499a:	f002 021f 	and.w	r2, r2, #31
 800499e:	2101      	movs	r1, #1
 80049a0:	fa01 f202 	lsl.w	r2, r1, r2
 80049a4:	4013      	ands	r3, r2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1ab      	bne.n	8004902 <HAL_RCC_OscConfig+0x23a>
 80049aa:	e002      	b.n	80049b2 <HAL_RCC_OscConfig+0x2ea>
 80049ac:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049b2:	1d3b      	adds	r3, r7, #4
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0302 	and.w	r3, r3, #2
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f000 8170 	beq.w	8004ca2 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80049c2:	4bd0      	ldr	r3, [pc, #832]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f003 030c 	and.w	r3, r3, #12
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00c      	beq.n	80049e8 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80049ce:	4bcd      	ldr	r3, [pc, #820]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f003 030c 	and.w	r3, r3, #12
 80049d6:	2b08      	cmp	r3, #8
 80049d8:	d16d      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x3ee>
 80049da:	4bca      	ldr	r3, [pc, #808]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80049e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049e6:	d166      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x3ee>
 80049e8:	2302      	movs	r3, #2
 80049ea:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ee:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80049f2:	fa93 f3a3 	rbit	r3, r3
 80049f6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80049fa:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049fe:	fab3 f383 	clz	r3, r3
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	095b      	lsrs	r3, r3, #5
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	f043 0301 	orr.w	r3, r3, #1
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d102      	bne.n	8004a18 <HAL_RCC_OscConfig+0x350>
 8004a12:	4bbc      	ldr	r3, [pc, #752]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	e013      	b.n	8004a40 <HAL_RCC_OscConfig+0x378>
 8004a18:	2302      	movs	r3, #2
 8004a1a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a1e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004a22:	fa93 f3a3 	rbit	r3, r3
 8004a26:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004a2a:	2302      	movs	r3, #2
 8004a2c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004a30:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004a34:	fa93 f3a3 	rbit	r3, r3
 8004a38:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004a3c:	4bb1      	ldr	r3, [pc, #708]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a40:	2202      	movs	r2, #2
 8004a42:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004a46:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8004a4a:	fa92 f2a2 	rbit	r2, r2
 8004a4e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8004a52:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004a56:	fab2 f282 	clz	r2, r2
 8004a5a:	b2d2      	uxtb	r2, r2
 8004a5c:	f042 0220 	orr.w	r2, r2, #32
 8004a60:	b2d2      	uxtb	r2, r2
 8004a62:	f002 021f 	and.w	r2, r2, #31
 8004a66:	2101      	movs	r1, #1
 8004a68:	fa01 f202 	lsl.w	r2, r1, r2
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d007      	beq.n	8004a82 <HAL_RCC_OscConfig+0x3ba>
 8004a72:	1d3b      	adds	r3, r7, #4
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d002      	beq.n	8004a82 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	f000 bd31 	b.w	80054e4 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a82:	4ba0      	ldr	r3, [pc, #640]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a8a:	1d3b      	adds	r3, r7, #4
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	21f8      	movs	r1, #248	; 0xf8
 8004a92:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a96:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8004a9a:	fa91 f1a1 	rbit	r1, r1
 8004a9e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8004aa2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004aa6:	fab1 f181 	clz	r1, r1
 8004aaa:	b2c9      	uxtb	r1, r1
 8004aac:	408b      	lsls	r3, r1
 8004aae:	4995      	ldr	r1, [pc, #596]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ab4:	e0f5      	b.n	8004ca2 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ab6:	1d3b      	adds	r3, r7, #4
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	f000 8085 	beq.w	8004bcc <HAL_RCC_OscConfig+0x504>
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8004acc:	fa93 f3a3 	rbit	r3, r3
 8004ad0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8004ad4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ad8:	fab3 f383 	clz	r3, r3
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004ae2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	461a      	mov	r2, r3
 8004aea:	2301      	movs	r3, #1
 8004aec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aee:	f7fd fa41 	bl	8001f74 <HAL_GetTick>
 8004af2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004af6:	e00a      	b.n	8004b0e <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004af8:	f7fd fa3c 	bl	8001f74 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d902      	bls.n	8004b0e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	f000 bceb 	b.w	80054e4 <HAL_RCC_OscConfig+0xe1c>
 8004b0e:	2302      	movs	r3, #2
 8004b10:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b14:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8004b18:	fa93 f3a3 	rbit	r3, r3
 8004b1c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8004b20:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b24:	fab3 f383 	clz	r3, r3
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	095b      	lsrs	r3, r3, #5
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	f043 0301 	orr.w	r3, r3, #1
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d102      	bne.n	8004b3e <HAL_RCC_OscConfig+0x476>
 8004b38:	4b72      	ldr	r3, [pc, #456]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	e013      	b.n	8004b66 <HAL_RCC_OscConfig+0x49e>
 8004b3e:	2302      	movs	r3, #2
 8004b40:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b44:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8004b48:	fa93 f3a3 	rbit	r3, r3
 8004b4c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8004b50:	2302      	movs	r3, #2
 8004b52:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004b56:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004b5a:	fa93 f3a3 	rbit	r3, r3
 8004b5e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004b62:	4b68      	ldr	r3, [pc, #416]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 8004b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b66:	2202      	movs	r2, #2
 8004b68:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8004b6c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8004b70:	fa92 f2a2 	rbit	r2, r2
 8004b74:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8004b78:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004b7c:	fab2 f282 	clz	r2, r2
 8004b80:	b2d2      	uxtb	r2, r2
 8004b82:	f042 0220 	orr.w	r2, r2, #32
 8004b86:	b2d2      	uxtb	r2, r2
 8004b88:	f002 021f 	and.w	r2, r2, #31
 8004b8c:	2101      	movs	r1, #1
 8004b8e:	fa01 f202 	lsl.w	r2, r1, r2
 8004b92:	4013      	ands	r3, r2
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d0af      	beq.n	8004af8 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b98:	4b5a      	ldr	r3, [pc, #360]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ba0:	1d3b      	adds	r3, r7, #4
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	21f8      	movs	r1, #248	; 0xf8
 8004ba8:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bac:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8004bb0:	fa91 f1a1 	rbit	r1, r1
 8004bb4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8004bb8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004bbc:	fab1 f181 	clz	r1, r1
 8004bc0:	b2c9      	uxtb	r1, r1
 8004bc2:	408b      	lsls	r3, r1
 8004bc4:	494f      	ldr	r1, [pc, #316]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	600b      	str	r3, [r1, #0]
 8004bca:	e06a      	b.n	8004ca2 <HAL_RCC_OscConfig+0x5da>
 8004bcc:	2301      	movs	r3, #1
 8004bce:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bd2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8004bd6:	fa93 f3a3 	rbit	r3, r3
 8004bda:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8004bde:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004be2:	fab3 f383 	clz	r3, r3
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004bec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bf8:	f7fd f9bc 	bl	8001f74 <HAL_GetTick>
 8004bfc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c00:	e00a      	b.n	8004c18 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c02:	f7fd f9b7 	bl	8001f74 <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d902      	bls.n	8004c18 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	f000 bc66 	b.w	80054e4 <HAL_RCC_OscConfig+0xe1c>
 8004c18:	2302      	movs	r3, #2
 8004c1a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004c22:	fa93 f3a3 	rbit	r3, r3
 8004c26:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8004c2a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c2e:	fab3 f383 	clz	r3, r3
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	095b      	lsrs	r3, r3, #5
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	f043 0301 	orr.w	r3, r3, #1
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d102      	bne.n	8004c48 <HAL_RCC_OscConfig+0x580>
 8004c42:	4b30      	ldr	r3, [pc, #192]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	e013      	b.n	8004c70 <HAL_RCC_OscConfig+0x5a8>
 8004c48:	2302      	movs	r3, #2
 8004c4a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c52:	fa93 f3a3 	rbit	r3, r3
 8004c56:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004c60:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004c64:	fa93 f3a3 	rbit	r3, r3
 8004c68:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004c6c:	4b25      	ldr	r3, [pc, #148]	; (8004d04 <HAL_RCC_OscConfig+0x63c>)
 8004c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c70:	2202      	movs	r2, #2
 8004c72:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8004c76:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8004c7a:	fa92 f2a2 	rbit	r2, r2
 8004c7e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8004c82:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004c86:	fab2 f282 	clz	r2, r2
 8004c8a:	b2d2      	uxtb	r2, r2
 8004c8c:	f042 0220 	orr.w	r2, r2, #32
 8004c90:	b2d2      	uxtb	r2, r2
 8004c92:	f002 021f 	and.w	r2, r2, #31
 8004c96:	2101      	movs	r1, #1
 8004c98:	fa01 f202 	lsl.w	r2, r1, r2
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1af      	bne.n	8004c02 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ca2:	1d3b      	adds	r3, r7, #4
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0308 	and.w	r3, r3, #8
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	f000 80da 	beq.w	8004e66 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cb2:	1d3b      	adds	r3, r7, #4
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	695b      	ldr	r3, [r3, #20]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d069      	beq.n	8004d90 <HAL_RCC_OscConfig+0x6c8>
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004cc6:	fa93 f3a3 	rbit	r3, r3
 8004cca:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8004cce:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cd2:	fab3 f383 	clz	r3, r3
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	461a      	mov	r2, r3
 8004cda:	4b0b      	ldr	r3, [pc, #44]	; (8004d08 <HAL_RCC_OscConfig+0x640>)
 8004cdc:	4413      	add	r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ce6:	f7fd f945 	bl	8001f74 <HAL_GetTick>
 8004cea:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cee:	e00d      	b.n	8004d0c <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cf0:	f7fd f940 	bl	8001f74 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d905      	bls.n	8004d0c <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e3ef      	b.n	80054e4 <HAL_RCC_OscConfig+0xe1c>
 8004d04:	40021000 	.word	0x40021000
 8004d08:	10908120 	.word	0x10908120
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d12:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004d16:	fa93 f2a3 	rbit	r2, r3
 8004d1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8004d1e:	601a      	str	r2, [r3, #0]
 8004d20:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8004d24:	2202      	movs	r2, #2
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	fa93 f2a3 	rbit	r2, r3
 8004d32:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004d36:	601a      	str	r2, [r3, #0]
 8004d38:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004d3c:	2202      	movs	r2, #2
 8004d3e:	601a      	str	r2, [r3, #0]
 8004d40:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	fa93 f2a3 	rbit	r2, r3
 8004d4a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004d4e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d50:	4ba4      	ldr	r3, [pc, #656]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004d52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d54:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004d58:	2102      	movs	r1, #2
 8004d5a:	6019      	str	r1, [r3, #0]
 8004d5c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	fa93 f1a3 	rbit	r1, r3
 8004d66:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004d6a:	6019      	str	r1, [r3, #0]
  return result;
 8004d6c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	fab3 f383 	clz	r3, r3
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	f003 031f 	and.w	r3, r3, #31
 8004d82:	2101      	movs	r1, #1
 8004d84:	fa01 f303 	lsl.w	r3, r1, r3
 8004d88:	4013      	ands	r3, r2
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d0b0      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x628>
 8004d8e:	e06a      	b.n	8004e66 <HAL_RCC_OscConfig+0x79e>
 8004d90:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004d94:	2201      	movs	r2, #1
 8004d96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d98:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	fa93 f2a3 	rbit	r2, r3
 8004da2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004da6:	601a      	str	r2, [r3, #0]
  return result;
 8004da8:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004dac:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dae:	fab3 f383 	clz	r3, r3
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	461a      	mov	r2, r3
 8004db6:	4b8c      	ldr	r3, [pc, #560]	; (8004fe8 <HAL_RCC_OscConfig+0x920>)
 8004db8:	4413      	add	r3, r2
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dc2:	f7fd f8d7 	bl	8001f74 <HAL_GetTick>
 8004dc6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dca:	e009      	b.n	8004de0 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dcc:	f7fd f8d2 	bl	8001f74 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d901      	bls.n	8004de0 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e381      	b.n	80054e4 <HAL_RCC_OscConfig+0xe1c>
 8004de0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004de4:	2202      	movs	r2, #2
 8004de6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	fa93 f2a3 	rbit	r2, r3
 8004df2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8004df6:	601a      	str	r2, [r3, #0]
 8004df8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004dfc:	2202      	movs	r2, #2
 8004dfe:	601a      	str	r2, [r3, #0]
 8004e00:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	fa93 f2a3 	rbit	r2, r3
 8004e0a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8004e0e:	601a      	str	r2, [r3, #0]
 8004e10:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004e14:	2202      	movs	r2, #2
 8004e16:	601a      	str	r2, [r3, #0]
 8004e18:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	fa93 f2a3 	rbit	r2, r3
 8004e22:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004e26:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e28:	4b6e      	ldr	r3, [pc, #440]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004e2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e2c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004e30:	2102      	movs	r1, #2
 8004e32:	6019      	str	r1, [r3, #0]
 8004e34:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	fa93 f1a3 	rbit	r1, r3
 8004e3e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004e42:	6019      	str	r1, [r3, #0]
  return result;
 8004e44:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	fab3 f383 	clz	r3, r3
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	f003 031f 	and.w	r3, r3, #31
 8004e5a:	2101      	movs	r1, #1
 8004e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e60:	4013      	ands	r3, r2
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1b2      	bne.n	8004dcc <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e66:	1d3b      	adds	r3, r7, #4
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	f000 8157 	beq.w	8005124 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e76:	2300      	movs	r3, #0
 8004e78:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e7c:	4b59      	ldr	r3, [pc, #356]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004e7e:	69db      	ldr	r3, [r3, #28]
 8004e80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d112      	bne.n	8004eae <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e88:	4b56      	ldr	r3, [pc, #344]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004e8a:	69db      	ldr	r3, [r3, #28]
 8004e8c:	4a55      	ldr	r2, [pc, #340]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004e8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e92:	61d3      	str	r3, [r2, #28]
 8004e94:	4b53      	ldr	r3, [pc, #332]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004e96:	69db      	ldr	r3, [r3, #28]
 8004e98:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004e9c:	f107 030c 	add.w	r3, r7, #12
 8004ea0:	601a      	str	r2, [r3, #0]
 8004ea2:	f107 030c 	add.w	r3, r7, #12
 8004ea6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eae:	4b4f      	ldr	r3, [pc, #316]	; (8004fec <HAL_RCC_OscConfig+0x924>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d11a      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004eba:	4b4c      	ldr	r3, [pc, #304]	; (8004fec <HAL_RCC_OscConfig+0x924>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a4b      	ldr	r2, [pc, #300]	; (8004fec <HAL_RCC_OscConfig+0x924>)
 8004ec0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ec4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ec6:	f7fd f855 	bl	8001f74 <HAL_GetTick>
 8004eca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ece:	e009      	b.n	8004ee4 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ed0:	f7fd f850 	bl	8001f74 <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	2b64      	cmp	r3, #100	; 0x64
 8004ede:	d901      	bls.n	8004ee4 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	e2ff      	b.n	80054e4 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ee4:	4b41      	ldr	r3, [pc, #260]	; (8004fec <HAL_RCC_OscConfig+0x924>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d0ef      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ef0:	1d3b      	adds	r3, r7, #4
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d106      	bne.n	8004f08 <HAL_RCC_OscConfig+0x840>
 8004efa:	4b3a      	ldr	r3, [pc, #232]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004efc:	6a1b      	ldr	r3, [r3, #32]
 8004efe:	4a39      	ldr	r2, [pc, #228]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f00:	f043 0301 	orr.w	r3, r3, #1
 8004f04:	6213      	str	r3, [r2, #32]
 8004f06:	e02f      	b.n	8004f68 <HAL_RCC_OscConfig+0x8a0>
 8004f08:	1d3b      	adds	r3, r7, #4
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10c      	bne.n	8004f2c <HAL_RCC_OscConfig+0x864>
 8004f12:	4b34      	ldr	r3, [pc, #208]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	4a33      	ldr	r2, [pc, #204]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f18:	f023 0301 	bic.w	r3, r3, #1
 8004f1c:	6213      	str	r3, [r2, #32]
 8004f1e:	4b31      	ldr	r3, [pc, #196]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f20:	6a1b      	ldr	r3, [r3, #32]
 8004f22:	4a30      	ldr	r2, [pc, #192]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f24:	f023 0304 	bic.w	r3, r3, #4
 8004f28:	6213      	str	r3, [r2, #32]
 8004f2a:	e01d      	b.n	8004f68 <HAL_RCC_OscConfig+0x8a0>
 8004f2c:	1d3b      	adds	r3, r7, #4
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	2b05      	cmp	r3, #5
 8004f34:	d10c      	bne.n	8004f50 <HAL_RCC_OscConfig+0x888>
 8004f36:	4b2b      	ldr	r3, [pc, #172]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	4a2a      	ldr	r2, [pc, #168]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f3c:	f043 0304 	orr.w	r3, r3, #4
 8004f40:	6213      	str	r3, [r2, #32]
 8004f42:	4b28      	ldr	r3, [pc, #160]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	4a27      	ldr	r2, [pc, #156]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f48:	f043 0301 	orr.w	r3, r3, #1
 8004f4c:	6213      	str	r3, [r2, #32]
 8004f4e:	e00b      	b.n	8004f68 <HAL_RCC_OscConfig+0x8a0>
 8004f50:	4b24      	ldr	r3, [pc, #144]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f52:	6a1b      	ldr	r3, [r3, #32]
 8004f54:	4a23      	ldr	r2, [pc, #140]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f56:	f023 0301 	bic.w	r3, r3, #1
 8004f5a:	6213      	str	r3, [r2, #32]
 8004f5c:	4b21      	ldr	r3, [pc, #132]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f5e:	6a1b      	ldr	r3, [r3, #32]
 8004f60:	4a20      	ldr	r2, [pc, #128]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004f62:	f023 0304 	bic.w	r3, r3, #4
 8004f66:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f68:	1d3b      	adds	r3, r7, #4
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d06a      	beq.n	8005048 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f72:	f7fc ffff 	bl	8001f74 <HAL_GetTick>
 8004f76:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f7a:	e00b      	b.n	8004f94 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f7c:	f7fc fffa 	bl	8001f74 <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d901      	bls.n	8004f94 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8004f90:	2303      	movs	r3, #3
 8004f92:	e2a7      	b.n	80054e4 <HAL_RCC_OscConfig+0xe1c>
 8004f94:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004f98:	2202      	movs	r2, #2
 8004f9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f9c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	fa93 f2a3 	rbit	r2, r3
 8004fa6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004faa:	601a      	str	r2, [r3, #0]
 8004fac:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004fb0:	2202      	movs	r2, #2
 8004fb2:	601a      	str	r2, [r3, #0]
 8004fb4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	fa93 f2a3 	rbit	r2, r3
 8004fbe:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004fc2:	601a      	str	r2, [r3, #0]
  return result;
 8004fc4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004fc8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fca:	fab3 f383 	clz	r3, r3
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	095b      	lsrs	r3, r3, #5
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	f043 0302 	orr.w	r3, r3, #2
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	d108      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x928>
 8004fde:	4b01      	ldr	r3, [pc, #4]	; (8004fe4 <HAL_RCC_OscConfig+0x91c>)
 8004fe0:	6a1b      	ldr	r3, [r3, #32]
 8004fe2:	e013      	b.n	800500c <HAL_RCC_OscConfig+0x944>
 8004fe4:	40021000 	.word	0x40021000
 8004fe8:	10908120 	.word	0x10908120
 8004fec:	40007000 	.word	0x40007000
 8004ff0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004ff4:	2202      	movs	r2, #2
 8004ff6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ff8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	fa93 f2a3 	rbit	r2, r3
 8005002:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	4bc0      	ldr	r3, [pc, #768]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 800500a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005010:	2102      	movs	r1, #2
 8005012:	6011      	str	r1, [r2, #0]
 8005014:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005018:	6812      	ldr	r2, [r2, #0]
 800501a:	fa92 f1a2 	rbit	r1, r2
 800501e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005022:	6011      	str	r1, [r2, #0]
  return result;
 8005024:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005028:	6812      	ldr	r2, [r2, #0]
 800502a:	fab2 f282 	clz	r2, r2
 800502e:	b2d2      	uxtb	r2, r2
 8005030:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005034:	b2d2      	uxtb	r2, r2
 8005036:	f002 021f 	and.w	r2, r2, #31
 800503a:	2101      	movs	r1, #1
 800503c:	fa01 f202 	lsl.w	r2, r1, r2
 8005040:	4013      	ands	r3, r2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d09a      	beq.n	8004f7c <HAL_RCC_OscConfig+0x8b4>
 8005046:	e063      	b.n	8005110 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005048:	f7fc ff94 	bl	8001f74 <HAL_GetTick>
 800504c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005050:	e00b      	b.n	800506a <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005052:	f7fc ff8f 	bl	8001f74 <HAL_GetTick>
 8005056:	4602      	mov	r2, r0
 8005058:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005062:	4293      	cmp	r3, r2
 8005064:	d901      	bls.n	800506a <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e23c      	b.n	80054e4 <HAL_RCC_OscConfig+0xe1c>
 800506a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800506e:	2202      	movs	r2, #2
 8005070:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005072:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	fa93 f2a3 	rbit	r2, r3
 800507c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005080:	601a      	str	r2, [r3, #0]
 8005082:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005086:	2202      	movs	r2, #2
 8005088:	601a      	str	r2, [r3, #0]
 800508a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	fa93 f2a3 	rbit	r2, r3
 8005094:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005098:	601a      	str	r2, [r3, #0]
  return result;
 800509a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800509e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050a0:	fab3 f383 	clz	r3, r3
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	095b      	lsrs	r3, r3, #5
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	f043 0302 	orr.w	r3, r3, #2
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d102      	bne.n	80050ba <HAL_RCC_OscConfig+0x9f2>
 80050b4:	4b95      	ldr	r3, [pc, #596]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 80050b6:	6a1b      	ldr	r3, [r3, #32]
 80050b8:	e00d      	b.n	80050d6 <HAL_RCC_OscConfig+0xa0e>
 80050ba:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80050be:	2202      	movs	r2, #2
 80050c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	fa93 f2a3 	rbit	r2, r3
 80050cc:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80050d0:	601a      	str	r2, [r3, #0]
 80050d2:	4b8e      	ldr	r3, [pc, #568]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 80050d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d6:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80050da:	2102      	movs	r1, #2
 80050dc:	6011      	str	r1, [r2, #0]
 80050de:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80050e2:	6812      	ldr	r2, [r2, #0]
 80050e4:	fa92 f1a2 	rbit	r1, r2
 80050e8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80050ec:	6011      	str	r1, [r2, #0]
  return result;
 80050ee:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80050f2:	6812      	ldr	r2, [r2, #0]
 80050f4:	fab2 f282 	clz	r2, r2
 80050f8:	b2d2      	uxtb	r2, r2
 80050fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050fe:	b2d2      	uxtb	r2, r2
 8005100:	f002 021f 	and.w	r2, r2, #31
 8005104:	2101      	movs	r1, #1
 8005106:	fa01 f202 	lsl.w	r2, r1, r2
 800510a:	4013      	ands	r3, r2
 800510c:	2b00      	cmp	r3, #0
 800510e:	d1a0      	bne.n	8005052 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005110:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8005114:	2b01      	cmp	r3, #1
 8005116:	d105      	bne.n	8005124 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005118:	4b7c      	ldr	r3, [pc, #496]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 800511a:	69db      	ldr	r3, [r3, #28]
 800511c:	4a7b      	ldr	r2, [pc, #492]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 800511e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005122:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005124:	1d3b      	adds	r3, r7, #4
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	699b      	ldr	r3, [r3, #24]
 800512a:	2b00      	cmp	r3, #0
 800512c:	f000 81d9 	beq.w	80054e2 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005130:	4b76      	ldr	r3, [pc, #472]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f003 030c 	and.w	r3, r3, #12
 8005138:	2b08      	cmp	r3, #8
 800513a:	f000 81a6 	beq.w	800548a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800513e:	1d3b      	adds	r3, r7, #4
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	2b02      	cmp	r3, #2
 8005146:	f040 811e 	bne.w	8005386 <HAL_RCC_OscConfig+0xcbe>
 800514a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800514e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005152:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005154:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	fa93 f2a3 	rbit	r2, r3
 800515e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005162:	601a      	str	r2, [r3, #0]
  return result;
 8005164:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005168:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800516a:	fab3 f383 	clz	r3, r3
 800516e:	b2db      	uxtb	r3, r3
 8005170:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005174:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	461a      	mov	r2, r3
 800517c:	2300      	movs	r3, #0
 800517e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005180:	f7fc fef8 	bl	8001f74 <HAL_GetTick>
 8005184:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005188:	e009      	b.n	800519e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800518a:	f7fc fef3 	bl	8001f74 <HAL_GetTick>
 800518e:	4602      	mov	r2, r0
 8005190:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	2b02      	cmp	r3, #2
 8005198:	d901      	bls.n	800519e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e1a2      	b.n	80054e4 <HAL_RCC_OscConfig+0xe1c>
 800519e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80051a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051a8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	fa93 f2a3 	rbit	r2, r3
 80051b2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80051b6:	601a      	str	r2, [r3, #0]
  return result;
 80051b8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80051bc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051be:	fab3 f383 	clz	r3, r3
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	095b      	lsrs	r3, r3, #5
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	f043 0301 	orr.w	r3, r3, #1
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d102      	bne.n	80051d8 <HAL_RCC_OscConfig+0xb10>
 80051d2:	4b4e      	ldr	r3, [pc, #312]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	e01b      	b.n	8005210 <HAL_RCC_OscConfig+0xb48>
 80051d8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80051dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	fa93 f2a3 	rbit	r2, r3
 80051ec:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80051f0:	601a      	str	r2, [r3, #0]
 80051f2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80051f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051fa:	601a      	str	r2, [r3, #0]
 80051fc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	fa93 f2a3 	rbit	r2, r3
 8005206:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800520a:	601a      	str	r2, [r3, #0]
 800520c:	4b3f      	ldr	r3, [pc, #252]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 800520e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005210:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8005214:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005218:	6011      	str	r1, [r2, #0]
 800521a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800521e:	6812      	ldr	r2, [r2, #0]
 8005220:	fa92 f1a2 	rbit	r1, r2
 8005224:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005228:	6011      	str	r1, [r2, #0]
  return result;
 800522a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800522e:	6812      	ldr	r2, [r2, #0]
 8005230:	fab2 f282 	clz	r2, r2
 8005234:	b2d2      	uxtb	r2, r2
 8005236:	f042 0220 	orr.w	r2, r2, #32
 800523a:	b2d2      	uxtb	r2, r2
 800523c:	f002 021f 	and.w	r2, r2, #31
 8005240:	2101      	movs	r1, #1
 8005242:	fa01 f202 	lsl.w	r2, r1, r2
 8005246:	4013      	ands	r3, r2
 8005248:	2b00      	cmp	r3, #0
 800524a:	d19e      	bne.n	800518a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800524c:	4b2f      	ldr	r3, [pc, #188]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 800524e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005250:	f023 020f 	bic.w	r2, r3, #15
 8005254:	1d3b      	adds	r3, r7, #4
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525a:	492c      	ldr	r1, [pc, #176]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 800525c:	4313      	orrs	r3, r2
 800525e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8005260:	4b2a      	ldr	r3, [pc, #168]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8005268:	1d3b      	adds	r3, r7, #4
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	6a19      	ldr	r1, [r3, #32]
 800526e:	1d3b      	adds	r3, r7, #4
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	69db      	ldr	r3, [r3, #28]
 8005274:	430b      	orrs	r3, r1
 8005276:	4925      	ldr	r1, [pc, #148]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 8005278:	4313      	orrs	r3, r2
 800527a:	604b      	str	r3, [r1, #4]
 800527c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005280:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005284:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005286:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	fa93 f2a3 	rbit	r2, r3
 8005290:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005294:	601a      	str	r2, [r3, #0]
  return result;
 8005296:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800529a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800529c:	fab3 f383 	clz	r3, r3
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80052a6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	461a      	mov	r2, r3
 80052ae:	2301      	movs	r3, #1
 80052b0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052b2:	f7fc fe5f 	bl	8001f74 <HAL_GetTick>
 80052b6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80052ba:	e009      	b.n	80052d0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052bc:	f7fc fe5a 	bl	8001f74 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d901      	bls.n	80052d0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80052cc:	2303      	movs	r3, #3
 80052ce:	e109      	b.n	80054e4 <HAL_RCC_OscConfig+0xe1c>
 80052d0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80052d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80052d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052da:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	fa93 f2a3 	rbit	r2, r3
 80052e4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80052e8:	601a      	str	r2, [r3, #0]
  return result;
 80052ea:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80052ee:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80052f0:	fab3 f383 	clz	r3, r3
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	095b      	lsrs	r3, r3, #5
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	f043 0301 	orr.w	r3, r3, #1
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2b01      	cmp	r3, #1
 8005302:	d105      	bne.n	8005310 <HAL_RCC_OscConfig+0xc48>
 8005304:	4b01      	ldr	r3, [pc, #4]	; (800530c <HAL_RCC_OscConfig+0xc44>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	e01e      	b.n	8005348 <HAL_RCC_OscConfig+0xc80>
 800530a:	bf00      	nop
 800530c:	40021000 	.word	0x40021000
 8005310:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005314:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005318:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800531a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	fa93 f2a3 	rbit	r2, r3
 8005324:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005328:	601a      	str	r2, [r3, #0]
 800532a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800532e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005332:	601a      	str	r2, [r3, #0]
 8005334:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	fa93 f2a3 	rbit	r2, r3
 800533e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005342:	601a      	str	r2, [r3, #0]
 8005344:	4b6a      	ldr	r3, [pc, #424]	; (80054f0 <HAL_RCC_OscConfig+0xe28>)
 8005346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005348:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800534c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005350:	6011      	str	r1, [r2, #0]
 8005352:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8005356:	6812      	ldr	r2, [r2, #0]
 8005358:	fa92 f1a2 	rbit	r1, r2
 800535c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005360:	6011      	str	r1, [r2, #0]
  return result;
 8005362:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005366:	6812      	ldr	r2, [r2, #0]
 8005368:	fab2 f282 	clz	r2, r2
 800536c:	b2d2      	uxtb	r2, r2
 800536e:	f042 0220 	orr.w	r2, r2, #32
 8005372:	b2d2      	uxtb	r2, r2
 8005374:	f002 021f 	and.w	r2, r2, #31
 8005378:	2101      	movs	r1, #1
 800537a:	fa01 f202 	lsl.w	r2, r1, r2
 800537e:	4013      	ands	r3, r2
 8005380:	2b00      	cmp	r3, #0
 8005382:	d09b      	beq.n	80052bc <HAL_RCC_OscConfig+0xbf4>
 8005384:	e0ad      	b.n	80054e2 <HAL_RCC_OscConfig+0xe1a>
 8005386:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800538a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800538e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005390:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	fa93 f2a3 	rbit	r2, r3
 800539a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800539e:	601a      	str	r2, [r3, #0]
  return result;
 80053a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80053a4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053a6:	fab3 f383 	clz	r3, r3
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80053b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	461a      	mov	r2, r3
 80053b8:	2300      	movs	r3, #0
 80053ba:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053bc:	f7fc fdda 	bl	8001f74 <HAL_GetTick>
 80053c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053c4:	e009      	b.n	80053da <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053c6:	f7fc fdd5 	bl	8001f74 <HAL_GetTick>
 80053ca:	4602      	mov	r2, r0
 80053cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d901      	bls.n	80053da <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80053d6:	2303      	movs	r3, #3
 80053d8:	e084      	b.n	80054e4 <HAL_RCC_OscConfig+0xe1c>
 80053da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80053de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	fa93 f2a3 	rbit	r2, r3
 80053ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80053f2:	601a      	str	r2, [r3, #0]
  return result;
 80053f4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80053f8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053fa:	fab3 f383 	clz	r3, r3
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	095b      	lsrs	r3, r3, #5
 8005402:	b2db      	uxtb	r3, r3
 8005404:	f043 0301 	orr.w	r3, r3, #1
 8005408:	b2db      	uxtb	r3, r3
 800540a:	2b01      	cmp	r3, #1
 800540c:	d102      	bne.n	8005414 <HAL_RCC_OscConfig+0xd4c>
 800540e:	4b38      	ldr	r3, [pc, #224]	; (80054f0 <HAL_RCC_OscConfig+0xe28>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	e01b      	b.n	800544c <HAL_RCC_OscConfig+0xd84>
 8005414:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005418:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800541c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800541e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	fa93 f2a3 	rbit	r2, r3
 8005428:	f107 0320 	add.w	r3, r7, #32
 800542c:	601a      	str	r2, [r3, #0]
 800542e:	f107 031c 	add.w	r3, r7, #28
 8005432:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005436:	601a      	str	r2, [r3, #0]
 8005438:	f107 031c 	add.w	r3, r7, #28
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	fa93 f2a3 	rbit	r2, r3
 8005442:	f107 0318 	add.w	r3, r7, #24
 8005446:	601a      	str	r2, [r3, #0]
 8005448:	4b29      	ldr	r3, [pc, #164]	; (80054f0 <HAL_RCC_OscConfig+0xe28>)
 800544a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544c:	f107 0214 	add.w	r2, r7, #20
 8005450:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005454:	6011      	str	r1, [r2, #0]
 8005456:	f107 0214 	add.w	r2, r7, #20
 800545a:	6812      	ldr	r2, [r2, #0]
 800545c:	fa92 f1a2 	rbit	r1, r2
 8005460:	f107 0210 	add.w	r2, r7, #16
 8005464:	6011      	str	r1, [r2, #0]
  return result;
 8005466:	f107 0210 	add.w	r2, r7, #16
 800546a:	6812      	ldr	r2, [r2, #0]
 800546c:	fab2 f282 	clz	r2, r2
 8005470:	b2d2      	uxtb	r2, r2
 8005472:	f042 0220 	orr.w	r2, r2, #32
 8005476:	b2d2      	uxtb	r2, r2
 8005478:	f002 021f 	and.w	r2, r2, #31
 800547c:	2101      	movs	r1, #1
 800547e:	fa01 f202 	lsl.w	r2, r1, r2
 8005482:	4013      	ands	r3, r2
 8005484:	2b00      	cmp	r3, #0
 8005486:	d19e      	bne.n	80053c6 <HAL_RCC_OscConfig+0xcfe>
 8005488:	e02b      	b.n	80054e2 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800548a:	1d3b      	adds	r3, r7, #4
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	2b01      	cmp	r3, #1
 8005492:	d101      	bne.n	8005498 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e025      	b.n	80054e4 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005498:	4b15      	ldr	r3, [pc, #84]	; (80054f0 <HAL_RCC_OscConfig+0xe28>)
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80054a0:	4b13      	ldr	r3, [pc, #76]	; (80054f0 <HAL_RCC_OscConfig+0xe28>)
 80054a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054a4:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80054a8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80054ac:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80054b0:	1d3b      	adds	r3, r7, #4
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d111      	bne.n	80054de <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80054ba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80054be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80054c2:	1d3b      	adds	r3, r7, #4
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d108      	bne.n	80054de <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80054cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80054d0:	f003 020f 	and.w	r2, r3, #15
 80054d4:	1d3b      	adds	r3, r7, #4
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80054da:	429a      	cmp	r2, r3
 80054dc:	d001      	beq.n	80054e2 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e000      	b.n	80054e4 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	40021000 	.word	0x40021000

080054f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b09e      	sub	sp, #120	; 0x78
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80054fe:	2300      	movs	r3, #0
 8005500:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d101      	bne.n	800550c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e162      	b.n	80057d2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800550c:	4b90      	ldr	r3, [pc, #576]	; (8005750 <HAL_RCC_ClockConfig+0x25c>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0307 	and.w	r3, r3, #7
 8005514:	683a      	ldr	r2, [r7, #0]
 8005516:	429a      	cmp	r2, r3
 8005518:	d910      	bls.n	800553c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800551a:	4b8d      	ldr	r3, [pc, #564]	; (8005750 <HAL_RCC_ClockConfig+0x25c>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f023 0207 	bic.w	r2, r3, #7
 8005522:	498b      	ldr	r1, [pc, #556]	; (8005750 <HAL_RCC_ClockConfig+0x25c>)
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	4313      	orrs	r3, r2
 8005528:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800552a:	4b89      	ldr	r3, [pc, #548]	; (8005750 <HAL_RCC_ClockConfig+0x25c>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 0307 	and.w	r3, r3, #7
 8005532:	683a      	ldr	r2, [r7, #0]
 8005534:	429a      	cmp	r2, r3
 8005536:	d001      	beq.n	800553c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e14a      	b.n	80057d2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0302 	and.w	r3, r3, #2
 8005544:	2b00      	cmp	r3, #0
 8005546:	d008      	beq.n	800555a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005548:	4b82      	ldr	r3, [pc, #520]	; (8005754 <HAL_RCC_ClockConfig+0x260>)
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	497f      	ldr	r1, [pc, #508]	; (8005754 <HAL_RCC_ClockConfig+0x260>)
 8005556:	4313      	orrs	r3, r2
 8005558:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	f000 80dc 	beq.w	8005720 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	2b01      	cmp	r3, #1
 800556e:	d13c      	bne.n	80055ea <HAL_RCC_ClockConfig+0xf6>
 8005570:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005574:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005576:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005578:	fa93 f3a3 	rbit	r3, r3
 800557c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800557e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005580:	fab3 f383 	clz	r3, r3
 8005584:	b2db      	uxtb	r3, r3
 8005586:	095b      	lsrs	r3, r3, #5
 8005588:	b2db      	uxtb	r3, r3
 800558a:	f043 0301 	orr.w	r3, r3, #1
 800558e:	b2db      	uxtb	r3, r3
 8005590:	2b01      	cmp	r3, #1
 8005592:	d102      	bne.n	800559a <HAL_RCC_ClockConfig+0xa6>
 8005594:	4b6f      	ldr	r3, [pc, #444]	; (8005754 <HAL_RCC_ClockConfig+0x260>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	e00f      	b.n	80055ba <HAL_RCC_ClockConfig+0xc6>
 800559a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800559e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80055a2:	fa93 f3a3 	rbit	r3, r3
 80055a6:	667b      	str	r3, [r7, #100]	; 0x64
 80055a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80055ac:	663b      	str	r3, [r7, #96]	; 0x60
 80055ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80055b0:	fa93 f3a3 	rbit	r3, r3
 80055b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055b6:	4b67      	ldr	r3, [pc, #412]	; (8005754 <HAL_RCC_ClockConfig+0x260>)
 80055b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80055be:	65ba      	str	r2, [r7, #88]	; 0x58
 80055c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80055c2:	fa92 f2a2 	rbit	r2, r2
 80055c6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80055c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80055ca:	fab2 f282 	clz	r2, r2
 80055ce:	b2d2      	uxtb	r2, r2
 80055d0:	f042 0220 	orr.w	r2, r2, #32
 80055d4:	b2d2      	uxtb	r2, r2
 80055d6:	f002 021f 	and.w	r2, r2, #31
 80055da:	2101      	movs	r1, #1
 80055dc:	fa01 f202 	lsl.w	r2, r1, r2
 80055e0:	4013      	ands	r3, r2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d17b      	bne.n	80056de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e0f3      	b.n	80057d2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	2b02      	cmp	r3, #2
 80055f0:	d13c      	bne.n	800566c <HAL_RCC_ClockConfig+0x178>
 80055f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055f6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055fa:	fa93 f3a3 	rbit	r3, r3
 80055fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005600:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005602:	fab3 f383 	clz	r3, r3
 8005606:	b2db      	uxtb	r3, r3
 8005608:	095b      	lsrs	r3, r3, #5
 800560a:	b2db      	uxtb	r3, r3
 800560c:	f043 0301 	orr.w	r3, r3, #1
 8005610:	b2db      	uxtb	r3, r3
 8005612:	2b01      	cmp	r3, #1
 8005614:	d102      	bne.n	800561c <HAL_RCC_ClockConfig+0x128>
 8005616:	4b4f      	ldr	r3, [pc, #316]	; (8005754 <HAL_RCC_ClockConfig+0x260>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	e00f      	b.n	800563c <HAL_RCC_ClockConfig+0x148>
 800561c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005620:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005622:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005624:	fa93 f3a3 	rbit	r3, r3
 8005628:	647b      	str	r3, [r7, #68]	; 0x44
 800562a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800562e:	643b      	str	r3, [r7, #64]	; 0x40
 8005630:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005632:	fa93 f3a3 	rbit	r3, r3
 8005636:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005638:	4b46      	ldr	r3, [pc, #280]	; (8005754 <HAL_RCC_ClockConfig+0x260>)
 800563a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005640:	63ba      	str	r2, [r7, #56]	; 0x38
 8005642:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005644:	fa92 f2a2 	rbit	r2, r2
 8005648:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800564a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800564c:	fab2 f282 	clz	r2, r2
 8005650:	b2d2      	uxtb	r2, r2
 8005652:	f042 0220 	orr.w	r2, r2, #32
 8005656:	b2d2      	uxtb	r2, r2
 8005658:	f002 021f 	and.w	r2, r2, #31
 800565c:	2101      	movs	r1, #1
 800565e:	fa01 f202 	lsl.w	r2, r1, r2
 8005662:	4013      	ands	r3, r2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d13a      	bne.n	80056de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	e0b2      	b.n	80057d2 <HAL_RCC_ClockConfig+0x2de>
 800566c:	2302      	movs	r3, #2
 800566e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005672:	fa93 f3a3 	rbit	r3, r3
 8005676:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800567a:	fab3 f383 	clz	r3, r3
 800567e:	b2db      	uxtb	r3, r3
 8005680:	095b      	lsrs	r3, r3, #5
 8005682:	b2db      	uxtb	r3, r3
 8005684:	f043 0301 	orr.w	r3, r3, #1
 8005688:	b2db      	uxtb	r3, r3
 800568a:	2b01      	cmp	r3, #1
 800568c:	d102      	bne.n	8005694 <HAL_RCC_ClockConfig+0x1a0>
 800568e:	4b31      	ldr	r3, [pc, #196]	; (8005754 <HAL_RCC_ClockConfig+0x260>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	e00d      	b.n	80056b0 <HAL_RCC_ClockConfig+0x1bc>
 8005694:	2302      	movs	r3, #2
 8005696:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800569a:	fa93 f3a3 	rbit	r3, r3
 800569e:	627b      	str	r3, [r7, #36]	; 0x24
 80056a0:	2302      	movs	r3, #2
 80056a2:	623b      	str	r3, [r7, #32]
 80056a4:	6a3b      	ldr	r3, [r7, #32]
 80056a6:	fa93 f3a3 	rbit	r3, r3
 80056aa:	61fb      	str	r3, [r7, #28]
 80056ac:	4b29      	ldr	r3, [pc, #164]	; (8005754 <HAL_RCC_ClockConfig+0x260>)
 80056ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b0:	2202      	movs	r2, #2
 80056b2:	61ba      	str	r2, [r7, #24]
 80056b4:	69ba      	ldr	r2, [r7, #24]
 80056b6:	fa92 f2a2 	rbit	r2, r2
 80056ba:	617a      	str	r2, [r7, #20]
  return result;
 80056bc:	697a      	ldr	r2, [r7, #20]
 80056be:	fab2 f282 	clz	r2, r2
 80056c2:	b2d2      	uxtb	r2, r2
 80056c4:	f042 0220 	orr.w	r2, r2, #32
 80056c8:	b2d2      	uxtb	r2, r2
 80056ca:	f002 021f 	and.w	r2, r2, #31
 80056ce:	2101      	movs	r1, #1
 80056d0:	fa01 f202 	lsl.w	r2, r1, r2
 80056d4:	4013      	ands	r3, r2
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d101      	bne.n	80056de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e079      	b.n	80057d2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056de:	4b1d      	ldr	r3, [pc, #116]	; (8005754 <HAL_RCC_ClockConfig+0x260>)
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	f023 0203 	bic.w	r2, r3, #3
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	491a      	ldr	r1, [pc, #104]	; (8005754 <HAL_RCC_ClockConfig+0x260>)
 80056ec:	4313      	orrs	r3, r2
 80056ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056f0:	f7fc fc40 	bl	8001f74 <HAL_GetTick>
 80056f4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056f6:	e00a      	b.n	800570e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056f8:	f7fc fc3c 	bl	8001f74 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	f241 3288 	movw	r2, #5000	; 0x1388
 8005706:	4293      	cmp	r3, r2
 8005708:	d901      	bls.n	800570e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e061      	b.n	80057d2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800570e:	4b11      	ldr	r3, [pc, #68]	; (8005754 <HAL_RCC_ClockConfig+0x260>)
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f003 020c 	and.w	r2, r3, #12
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	429a      	cmp	r2, r3
 800571e:	d1eb      	bne.n	80056f8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005720:	4b0b      	ldr	r3, [pc, #44]	; (8005750 <HAL_RCC_ClockConfig+0x25c>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 0307 	and.w	r3, r3, #7
 8005728:	683a      	ldr	r2, [r7, #0]
 800572a:	429a      	cmp	r2, r3
 800572c:	d214      	bcs.n	8005758 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800572e:	4b08      	ldr	r3, [pc, #32]	; (8005750 <HAL_RCC_ClockConfig+0x25c>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f023 0207 	bic.w	r2, r3, #7
 8005736:	4906      	ldr	r1, [pc, #24]	; (8005750 <HAL_RCC_ClockConfig+0x25c>)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	4313      	orrs	r3, r2
 800573c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800573e:	4b04      	ldr	r3, [pc, #16]	; (8005750 <HAL_RCC_ClockConfig+0x25c>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0307 	and.w	r3, r3, #7
 8005746:	683a      	ldr	r2, [r7, #0]
 8005748:	429a      	cmp	r2, r3
 800574a:	d005      	beq.n	8005758 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	e040      	b.n	80057d2 <HAL_RCC_ClockConfig+0x2de>
 8005750:	40022000 	.word	0x40022000
 8005754:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0304 	and.w	r3, r3, #4
 8005760:	2b00      	cmp	r3, #0
 8005762:	d008      	beq.n	8005776 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005764:	4b1d      	ldr	r3, [pc, #116]	; (80057dc <HAL_RCC_ClockConfig+0x2e8>)
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	491a      	ldr	r1, [pc, #104]	; (80057dc <HAL_RCC_ClockConfig+0x2e8>)
 8005772:	4313      	orrs	r3, r2
 8005774:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 0308 	and.w	r3, r3, #8
 800577e:	2b00      	cmp	r3, #0
 8005780:	d009      	beq.n	8005796 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005782:	4b16      	ldr	r3, [pc, #88]	; (80057dc <HAL_RCC_ClockConfig+0x2e8>)
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	00db      	lsls	r3, r3, #3
 8005790:	4912      	ldr	r1, [pc, #72]	; (80057dc <HAL_RCC_ClockConfig+0x2e8>)
 8005792:	4313      	orrs	r3, r2
 8005794:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005796:	f000 f829 	bl	80057ec <HAL_RCC_GetSysClockFreq>
 800579a:	4601      	mov	r1, r0
 800579c:	4b0f      	ldr	r3, [pc, #60]	; (80057dc <HAL_RCC_ClockConfig+0x2e8>)
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80057a4:	22f0      	movs	r2, #240	; 0xf0
 80057a6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057a8:	693a      	ldr	r2, [r7, #16]
 80057aa:	fa92 f2a2 	rbit	r2, r2
 80057ae:	60fa      	str	r2, [r7, #12]
  return result;
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	fab2 f282 	clz	r2, r2
 80057b6:	b2d2      	uxtb	r2, r2
 80057b8:	40d3      	lsrs	r3, r2
 80057ba:	4a09      	ldr	r2, [pc, #36]	; (80057e0 <HAL_RCC_ClockConfig+0x2ec>)
 80057bc:	5cd3      	ldrb	r3, [r2, r3]
 80057be:	fa21 f303 	lsr.w	r3, r1, r3
 80057c2:	4a08      	ldr	r2, [pc, #32]	; (80057e4 <HAL_RCC_ClockConfig+0x2f0>)
 80057c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80057c6:	4b08      	ldr	r3, [pc, #32]	; (80057e8 <HAL_RCC_ClockConfig+0x2f4>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7fc fb8e 	bl	8001eec <HAL_InitTick>
  
  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3778      	adds	r7, #120	; 0x78
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	40021000 	.word	0x40021000
 80057e0:	080075dc 	.word	0x080075dc
 80057e4:	20000a10 	.word	0x20000a10
 80057e8:	20000a14 	.word	0x20000a14

080057ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b08b      	sub	sp, #44	; 0x2c
 80057f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80057f2:	2300      	movs	r3, #0
 80057f4:	61fb      	str	r3, [r7, #28]
 80057f6:	2300      	movs	r3, #0
 80057f8:	61bb      	str	r3, [r7, #24]
 80057fa:	2300      	movs	r3, #0
 80057fc:	627b      	str	r3, [r7, #36]	; 0x24
 80057fe:	2300      	movs	r3, #0
 8005800:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005802:	2300      	movs	r3, #0
 8005804:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005806:	4b2a      	ldr	r3, [pc, #168]	; (80058b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	f003 030c 	and.w	r3, r3, #12
 8005812:	2b04      	cmp	r3, #4
 8005814:	d002      	beq.n	800581c <HAL_RCC_GetSysClockFreq+0x30>
 8005816:	2b08      	cmp	r3, #8
 8005818:	d003      	beq.n	8005822 <HAL_RCC_GetSysClockFreq+0x36>
 800581a:	e03f      	b.n	800589c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800581c:	4b25      	ldr	r3, [pc, #148]	; (80058b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 800581e:	623b      	str	r3, [r7, #32]
      break;
 8005820:	e03f      	b.n	80058a2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005828:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800582c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800582e:	68ba      	ldr	r2, [r7, #8]
 8005830:	fa92 f2a2 	rbit	r2, r2
 8005834:	607a      	str	r2, [r7, #4]
  return result;
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	fab2 f282 	clz	r2, r2
 800583c:	b2d2      	uxtb	r2, r2
 800583e:	40d3      	lsrs	r3, r2
 8005840:	4a1d      	ldr	r2, [pc, #116]	; (80058b8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005842:	5cd3      	ldrb	r3, [r2, r3]
 8005844:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005846:	4b1a      	ldr	r3, [pc, #104]	; (80058b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800584a:	f003 030f 	and.w	r3, r3, #15
 800584e:	220f      	movs	r2, #15
 8005850:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005852:	693a      	ldr	r2, [r7, #16]
 8005854:	fa92 f2a2 	rbit	r2, r2
 8005858:	60fa      	str	r2, [r7, #12]
  return result;
 800585a:	68fa      	ldr	r2, [r7, #12]
 800585c:	fab2 f282 	clz	r2, r2
 8005860:	b2d2      	uxtb	r2, r2
 8005862:	40d3      	lsrs	r3, r2
 8005864:	4a15      	ldr	r2, [pc, #84]	; (80058bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8005866:	5cd3      	ldrb	r3, [r2, r3]
 8005868:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005870:	2b00      	cmp	r3, #0
 8005872:	d008      	beq.n	8005886 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005874:	4a0f      	ldr	r2, [pc, #60]	; (80058b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	fbb2 f2f3 	udiv	r2, r2, r3
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	fb02 f303 	mul.w	r3, r2, r3
 8005882:	627b      	str	r3, [r7, #36]	; 0x24
 8005884:	e007      	b.n	8005896 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005886:	4a0b      	ldr	r2, [pc, #44]	; (80058b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	fbb2 f2f3 	udiv	r2, r2, r3
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	fb02 f303 	mul.w	r3, r2, r3
 8005894:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005898:	623b      	str	r3, [r7, #32]
      break;
 800589a:	e002      	b.n	80058a2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800589c:	4b05      	ldr	r3, [pc, #20]	; (80058b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 800589e:	623b      	str	r3, [r7, #32]
      break;
 80058a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058a2:	6a3b      	ldr	r3, [r7, #32]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	372c      	adds	r7, #44	; 0x2c
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr
 80058b0:	40021000 	.word	0x40021000
 80058b4:	007a1200 	.word	0x007a1200
 80058b8:	080075f4 	.word	0x080075f4
 80058bc:	08007604 	.word	0x08007604

080058c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058c0:	b480      	push	{r7}
 80058c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058c4:	4b03      	ldr	r3, [pc, #12]	; (80058d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80058c6:	681b      	ldr	r3, [r3, #0]
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	20000a10 	.word	0x20000a10

080058d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b082      	sub	sp, #8
 80058dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80058de:	f7ff ffef 	bl	80058c0 <HAL_RCC_GetHCLKFreq>
 80058e2:	4601      	mov	r1, r0
 80058e4:	4b0b      	ldr	r3, [pc, #44]	; (8005914 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80058ec:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80058f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	fa92 f2a2 	rbit	r2, r2
 80058f8:	603a      	str	r2, [r7, #0]
  return result;
 80058fa:	683a      	ldr	r2, [r7, #0]
 80058fc:	fab2 f282 	clz	r2, r2
 8005900:	b2d2      	uxtb	r2, r2
 8005902:	40d3      	lsrs	r3, r2
 8005904:	4a04      	ldr	r2, [pc, #16]	; (8005918 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005906:	5cd3      	ldrb	r3, [r2, r3]
 8005908:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800590c:	4618      	mov	r0, r3
 800590e:	3708      	adds	r7, #8
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	40021000 	.word	0x40021000
 8005918:	080075ec 	.word	0x080075ec

0800591c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005922:	f7ff ffcd 	bl	80058c0 <HAL_RCC_GetHCLKFreq>
 8005926:	4601      	mov	r1, r0
 8005928:	4b0b      	ldr	r3, [pc, #44]	; (8005958 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005930:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005934:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	fa92 f2a2 	rbit	r2, r2
 800593c:	603a      	str	r2, [r7, #0]
  return result;
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	fab2 f282 	clz	r2, r2
 8005944:	b2d2      	uxtb	r2, r2
 8005946:	40d3      	lsrs	r3, r2
 8005948:	4a04      	ldr	r2, [pc, #16]	; (800595c <HAL_RCC_GetPCLK2Freq+0x40>)
 800594a:	5cd3      	ldrb	r3, [r2, r3]
 800594c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005950:	4618      	mov	r0, r3
 8005952:	3708      	adds	r7, #8
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}
 8005958:	40021000 	.word	0x40021000
 800595c:	080075ec 	.word	0x080075ec

08005960 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b092      	sub	sp, #72	; 0x48
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005968:	2300      	movs	r3, #0
 800596a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005970:	2300      	movs	r3, #0
 8005972:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800597e:	2b00      	cmp	r3, #0
 8005980:	f000 80d4 	beq.w	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005984:	4b4e      	ldr	r3, [pc, #312]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10e      	bne.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005990:	4b4b      	ldr	r3, [pc, #300]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005992:	69db      	ldr	r3, [r3, #28]
 8005994:	4a4a      	ldr	r2, [pc, #296]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800599a:	61d3      	str	r3, [r2, #28]
 800599c:	4b48      	ldr	r3, [pc, #288]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800599e:	69db      	ldr	r3, [r3, #28]
 80059a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059a4:	60bb      	str	r3, [r7, #8]
 80059a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059a8:	2301      	movs	r3, #1
 80059aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059ae:	4b45      	ldr	r3, [pc, #276]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d118      	bne.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059ba:	4b42      	ldr	r3, [pc, #264]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a41      	ldr	r2, [pc, #260]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80059c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059c6:	f7fc fad5 	bl	8001f74 <HAL_GetTick>
 80059ca:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059cc:	e008      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059ce:	f7fc fad1 	bl	8001f74 <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	2b64      	cmp	r3, #100	; 0x64
 80059da:	d901      	bls.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80059dc:	2303      	movs	r3, #3
 80059de:	e1d6      	b.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059e0:	4b38      	ldr	r3, [pc, #224]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d0f0      	beq.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059ec:	4b34      	ldr	r3, [pc, #208]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059ee:	6a1b      	ldr	r3, [r3, #32]
 80059f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059f4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f000 8084 	beq.w	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a06:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d07c      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a0c:	4b2c      	ldr	r3, [pc, #176]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a0e:	6a1b      	ldr	r3, [r3, #32]
 8005a10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a1a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a1e:	fa93 f3a3 	rbit	r3, r3
 8005a22:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a26:	fab3 f383 	clz	r3, r3
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	4b26      	ldr	r3, [pc, #152]	; (8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005a30:	4413      	add	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	461a      	mov	r2, r3
 8005a36:	2301      	movs	r3, #1
 8005a38:	6013      	str	r3, [r2, #0]
 8005a3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a3e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a42:	fa93 f3a3 	rbit	r3, r3
 8005a46:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005a48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a4a:	fab3 f383 	clz	r3, r3
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	461a      	mov	r2, r3
 8005a52:	4b1d      	ldr	r3, [pc, #116]	; (8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005a54:	4413      	add	r3, r2
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	461a      	mov	r2, r3
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005a5e:	4a18      	ldr	r2, [pc, #96]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a62:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005a64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a66:	f003 0301 	and.w	r3, r3, #1
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d04b      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a6e:	f7fc fa81 	bl	8001f74 <HAL_GetTick>
 8005a72:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a74:	e00a      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a76:	f7fc fa7d 	bl	8001f74 <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d901      	bls.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e180      	b.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a92:	fa93 f3a3 	rbit	r3, r3
 8005a96:	627b      	str	r3, [r7, #36]	; 0x24
 8005a98:	2302      	movs	r3, #2
 8005a9a:	623b      	str	r3, [r7, #32]
 8005a9c:	6a3b      	ldr	r3, [r7, #32]
 8005a9e:	fa93 f3a3 	rbit	r3, r3
 8005aa2:	61fb      	str	r3, [r7, #28]
  return result;
 8005aa4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aa6:	fab3 f383 	clz	r3, r3
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	095b      	lsrs	r3, r3, #5
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	f043 0302 	orr.w	r3, r3, #2
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d108      	bne.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005aba:	4b01      	ldr	r3, [pc, #4]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005abc:	6a1b      	ldr	r3, [r3, #32]
 8005abe:	e00d      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005ac0:	40021000 	.word	0x40021000
 8005ac4:	40007000 	.word	0x40007000
 8005ac8:	10908100 	.word	0x10908100
 8005acc:	2302      	movs	r3, #2
 8005ace:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	fa93 f3a3 	rbit	r3, r3
 8005ad6:	617b      	str	r3, [r7, #20]
 8005ad8:	4ba0      	ldr	r3, [pc, #640]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005adc:	2202      	movs	r2, #2
 8005ade:	613a      	str	r2, [r7, #16]
 8005ae0:	693a      	ldr	r2, [r7, #16]
 8005ae2:	fa92 f2a2 	rbit	r2, r2
 8005ae6:	60fa      	str	r2, [r7, #12]
  return result;
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	fab2 f282 	clz	r2, r2
 8005aee:	b2d2      	uxtb	r2, r2
 8005af0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005af4:	b2d2      	uxtb	r2, r2
 8005af6:	f002 021f 	and.w	r2, r2, #31
 8005afa:	2101      	movs	r1, #1
 8005afc:	fa01 f202 	lsl.w	r2, r1, r2
 8005b00:	4013      	ands	r3, r2
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d0b7      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005b06:	4b95      	ldr	r3, [pc, #596]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b08:	6a1b      	ldr	r3, [r3, #32]
 8005b0a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	4992      	ldr	r1, [pc, #584]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005b18:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d105      	bne.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b20:	4b8e      	ldr	r3, [pc, #568]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b22:	69db      	ldr	r3, [r3, #28]
 8005b24:	4a8d      	ldr	r2, [pc, #564]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b2a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0301 	and.w	r3, r3, #1
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d008      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b38:	4b88      	ldr	r3, [pc, #544]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b3c:	f023 0203 	bic.w	r2, r3, #3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	4985      	ldr	r1, [pc, #532]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 0302 	and.w	r3, r3, #2
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d008      	beq.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b56:	4b81      	ldr	r3, [pc, #516]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b5a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	497e      	ldr	r1, [pc, #504]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0304 	and.w	r3, r3, #4
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d008      	beq.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b74:	4b79      	ldr	r3, [pc, #484]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b78:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	691b      	ldr	r3, [r3, #16]
 8005b80:	4976      	ldr	r1, [pc, #472]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0320 	and.w	r3, r3, #32
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d008      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b92:	4b72      	ldr	r3, [pc, #456]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b96:	f023 0210 	bic.w	r2, r3, #16
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	69db      	ldr	r3, [r3, #28]
 8005b9e:	496f      	ldr	r1, [pc, #444]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d008      	beq.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005bb0:	4b6a      	ldr	r3, [pc, #424]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bbc:	4967      	ldr	r1, [pc, #412]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d008      	beq.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005bce:	4b63      	ldr	r3, [pc, #396]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd2:	f023 0220 	bic.w	r2, r3, #32
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a1b      	ldr	r3, [r3, #32]
 8005bda:	4960      	ldr	r1, [pc, #384]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d008      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005bec:	4b5b      	ldr	r3, [pc, #364]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf8:	4958      	ldr	r1, [pc, #352]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 0308 	and.w	r3, r3, #8
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d008      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c0a:	4b54      	ldr	r3, [pc, #336]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c0e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	4951      	ldr	r1, [pc, #324]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0310 	and.w	r3, r3, #16
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d008      	beq.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c28:	4b4c      	ldr	r3, [pc, #304]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c2c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	4949      	ldr	r1, [pc, #292]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d008      	beq.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c46:	4b45      	ldr	r3, [pc, #276]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c52:	4942      	ldr	r1, [pc, #264]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c54:	4313      	orrs	r3, r2
 8005c56:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d008      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005c64:	4b3d      	ldr	r3, [pc, #244]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c68:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c70:	493a      	ldr	r1, [pc, #232]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c72:	4313      	orrs	r3, r2
 8005c74:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d008      	beq.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005c82:	4b36      	ldr	r3, [pc, #216]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c86:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c8e:	4933      	ldr	r1, [pc, #204]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d008      	beq.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005ca0:	4b2e      	ldr	r3, [pc, #184]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ca4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cac:	492b      	ldr	r1, [pc, #172]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d008      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005cbe:	4b27      	ldr	r3, [pc, #156]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cc2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cca:	4924      	ldr	r1, [pc, #144]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d008      	beq.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8005cdc:	4b1f      	ldr	r3, [pc, #124]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce8:	491c      	ldr	r1, [pc, #112]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005cea:	4313      	orrs	r3, r2
 8005cec:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d008      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8005cfa:	4b18      	ldr	r3, [pc, #96]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cfe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d06:	4915      	ldr	r1, [pc, #84]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d008      	beq.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005d18:	4b10      	ldr	r3, [pc, #64]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d1c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d24:	490d      	ldr	r1, [pc, #52]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d008      	beq.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005d36:	4b09      	ldr	r3, [pc, #36]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d3a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d42:	4906      	ldr	r1, [pc, #24]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d44:	4313      	orrs	r3, r2
 8005d46:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d00c      	beq.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005d54:	4b01      	ldr	r3, [pc, #4]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d58:	e002      	b.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8005d5a:	bf00      	nop
 8005d5c:	40021000 	.word	0x40021000
 8005d60:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d68:	490b      	ldr	r1, [pc, #44]	; (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d008      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8005d7a:	4b07      	ldr	r3, [pc, #28]	; (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d7e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d86:	4904      	ldr	r1, [pc, #16]	; (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3748      	adds	r7, #72	; 0x48
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	40021000 	.word	0x40021000

08005d9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b082      	sub	sp, #8
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d101      	bne.n	8005dae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e049      	b.n	8005e42 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d106      	bne.n	8005dc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f7fb ff6c 	bl	8001ca0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2202      	movs	r2, #2
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	3304      	adds	r3, #4
 8005dd8:	4619      	mov	r1, r3
 8005dda:	4610      	mov	r0, r2
 8005ddc:	f000 faa8 	bl	8006330 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3708      	adds	r7, #8
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
	...

08005e4c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d001      	beq.n	8005e64 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e047      	b.n	8005ef4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2202      	movs	r2, #2
 8005e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a23      	ldr	r2, [pc, #140]	; (8005f00 <HAL_TIM_Base_Start+0xb4>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d01d      	beq.n	8005eb2 <HAL_TIM_Base_Start+0x66>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e7e:	d018      	beq.n	8005eb2 <HAL_TIM_Base_Start+0x66>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a1f      	ldr	r2, [pc, #124]	; (8005f04 <HAL_TIM_Base_Start+0xb8>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d013      	beq.n	8005eb2 <HAL_TIM_Base_Start+0x66>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a1e      	ldr	r2, [pc, #120]	; (8005f08 <HAL_TIM_Base_Start+0xbc>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d00e      	beq.n	8005eb2 <HAL_TIM_Base_Start+0x66>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a1c      	ldr	r2, [pc, #112]	; (8005f0c <HAL_TIM_Base_Start+0xc0>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d009      	beq.n	8005eb2 <HAL_TIM_Base_Start+0x66>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a1b      	ldr	r2, [pc, #108]	; (8005f10 <HAL_TIM_Base_Start+0xc4>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d004      	beq.n	8005eb2 <HAL_TIM_Base_Start+0x66>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a19      	ldr	r2, [pc, #100]	; (8005f14 <HAL_TIM_Base_Start+0xc8>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d115      	bne.n	8005ede <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	689a      	ldr	r2, [r3, #8]
 8005eb8:	4b17      	ldr	r3, [pc, #92]	; (8005f18 <HAL_TIM_Base_Start+0xcc>)
 8005eba:	4013      	ands	r3, r2
 8005ebc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2b06      	cmp	r3, #6
 8005ec2:	d015      	beq.n	8005ef0 <HAL_TIM_Base_Start+0xa4>
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005eca:	d011      	beq.n	8005ef0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f042 0201 	orr.w	r2, r2, #1
 8005eda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005edc:	e008      	b.n	8005ef0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f042 0201 	orr.w	r2, r2, #1
 8005eec:	601a      	str	r2, [r3, #0]
 8005eee:	e000      	b.n	8005ef2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ef0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ef2:	2300      	movs	r3, #0
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3714      	adds	r7, #20
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efe:	4770      	bx	lr
 8005f00:	40012c00 	.word	0x40012c00
 8005f04:	40000400 	.word	0x40000400
 8005f08:	40000800 	.word	0x40000800
 8005f0c:	40013400 	.word	0x40013400
 8005f10:	40014000 	.word	0x40014000
 8005f14:	40015000 	.word	0x40015000
 8005f18:	00010007 	.word	0x00010007

08005f1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	f003 0302 	and.w	r3, r3, #2
 8005f2e:	2b02      	cmp	r3, #2
 8005f30:	d122      	bne.n	8005f78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	f003 0302 	and.w	r3, r3, #2
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d11b      	bne.n	8005f78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f06f 0202 	mvn.w	r2, #2
 8005f48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	699b      	ldr	r3, [r3, #24]
 8005f56:	f003 0303 	and.w	r3, r3, #3
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d003      	beq.n	8005f66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 f9c8 	bl	80062f4 <HAL_TIM_IC_CaptureCallback>
 8005f64:	e005      	b.n	8005f72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 f9ba 	bl	80062e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 f9cb 	bl	8006308 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	f003 0304 	and.w	r3, r3, #4
 8005f82:	2b04      	cmp	r3, #4
 8005f84:	d122      	bne.n	8005fcc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	f003 0304 	and.w	r3, r3, #4
 8005f90:	2b04      	cmp	r3, #4
 8005f92:	d11b      	bne.n	8005fcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f06f 0204 	mvn.w	r2, #4
 8005f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2202      	movs	r2, #2
 8005fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	699b      	ldr	r3, [r3, #24]
 8005faa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d003      	beq.n	8005fba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 f99e 	bl	80062f4 <HAL_TIM_IC_CaptureCallback>
 8005fb8:	e005      	b.n	8005fc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 f990 	bl	80062e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 f9a1 	bl	8006308 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	f003 0308 	and.w	r3, r3, #8
 8005fd6:	2b08      	cmp	r3, #8
 8005fd8:	d122      	bne.n	8006020 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	f003 0308 	and.w	r3, r3, #8
 8005fe4:	2b08      	cmp	r3, #8
 8005fe6:	d11b      	bne.n	8006020 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f06f 0208 	mvn.w	r2, #8
 8005ff0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2204      	movs	r2, #4
 8005ff6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	69db      	ldr	r3, [r3, #28]
 8005ffe:	f003 0303 	and.w	r3, r3, #3
 8006002:	2b00      	cmp	r3, #0
 8006004:	d003      	beq.n	800600e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 f974 	bl	80062f4 <HAL_TIM_IC_CaptureCallback>
 800600c:	e005      	b.n	800601a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 f966 	bl	80062e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f000 f977 	bl	8006308 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	691b      	ldr	r3, [r3, #16]
 8006026:	f003 0310 	and.w	r3, r3, #16
 800602a:	2b10      	cmp	r3, #16
 800602c:	d122      	bne.n	8006074 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	f003 0310 	and.w	r3, r3, #16
 8006038:	2b10      	cmp	r3, #16
 800603a:	d11b      	bne.n	8006074 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f06f 0210 	mvn.w	r2, #16
 8006044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2208      	movs	r2, #8
 800604a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	69db      	ldr	r3, [r3, #28]
 8006052:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006056:	2b00      	cmp	r3, #0
 8006058:	d003      	beq.n	8006062 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 f94a 	bl	80062f4 <HAL_TIM_IC_CaptureCallback>
 8006060:	e005      	b.n	800606e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 f93c 	bl	80062e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 f94d 	bl	8006308 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	2b01      	cmp	r3, #1
 8006080:	d10e      	bne.n	80060a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	2b01      	cmp	r3, #1
 800608e:	d107      	bne.n	80060a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f06f 0201 	mvn.w	r2, #1
 8006098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 f916 	bl	80062cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060aa:	2b80      	cmp	r3, #128	; 0x80
 80060ac:	d10e      	bne.n	80060cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060b8:	2b80      	cmp	r3, #128	; 0x80
 80060ba:	d107      	bne.n	80060cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80060c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f000 fb00 	bl	80066cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060da:	d10e      	bne.n	80060fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060e6:	2b80      	cmp	r3, #128	; 0x80
 80060e8:	d107      	bne.n	80060fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80060f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 faf3 	bl	80066e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	691b      	ldr	r3, [r3, #16]
 8006100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006104:	2b40      	cmp	r3, #64	; 0x40
 8006106:	d10e      	bne.n	8006126 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006112:	2b40      	cmp	r3, #64	; 0x40
 8006114:	d107      	bne.n	8006126 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800611e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f000 f8fb 	bl	800631c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	f003 0320 	and.w	r3, r3, #32
 8006130:	2b20      	cmp	r3, #32
 8006132:	d10e      	bne.n	8006152 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	f003 0320 	and.w	r3, r3, #32
 800613e:	2b20      	cmp	r3, #32
 8006140:	d107      	bne.n	8006152 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f06f 0220 	mvn.w	r2, #32
 800614a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f000 fab3 	bl	80066b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006152:	bf00      	nop
 8006154:	3708      	adds	r7, #8
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}

0800615a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800615a:	b580      	push	{r7, lr}
 800615c:	b084      	sub	sp, #16
 800615e:	af00      	add	r7, sp, #0
 8006160:	6078      	str	r0, [r7, #4]
 8006162:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800616a:	2b01      	cmp	r3, #1
 800616c:	d101      	bne.n	8006172 <HAL_TIM_ConfigClockSource+0x18>
 800616e:	2302      	movs	r3, #2
 8006170:	e0a8      	b.n	80062c4 <HAL_TIM_ConfigClockSource+0x16a>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2201      	movs	r2, #1
 8006176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2202      	movs	r2, #2
 800617e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006190:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006194:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800619c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2b40      	cmp	r3, #64	; 0x40
 80061ac:	d067      	beq.n	800627e <HAL_TIM_ConfigClockSource+0x124>
 80061ae:	2b40      	cmp	r3, #64	; 0x40
 80061b0:	d80b      	bhi.n	80061ca <HAL_TIM_ConfigClockSource+0x70>
 80061b2:	2b10      	cmp	r3, #16
 80061b4:	d073      	beq.n	800629e <HAL_TIM_ConfigClockSource+0x144>
 80061b6:	2b10      	cmp	r3, #16
 80061b8:	d802      	bhi.n	80061c0 <HAL_TIM_ConfigClockSource+0x66>
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d06f      	beq.n	800629e <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80061be:	e078      	b.n	80062b2 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80061c0:	2b20      	cmp	r3, #32
 80061c2:	d06c      	beq.n	800629e <HAL_TIM_ConfigClockSource+0x144>
 80061c4:	2b30      	cmp	r3, #48	; 0x30
 80061c6:	d06a      	beq.n	800629e <HAL_TIM_ConfigClockSource+0x144>
      break;
 80061c8:	e073      	b.n	80062b2 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80061ca:	2b70      	cmp	r3, #112	; 0x70
 80061cc:	d00d      	beq.n	80061ea <HAL_TIM_ConfigClockSource+0x90>
 80061ce:	2b70      	cmp	r3, #112	; 0x70
 80061d0:	d804      	bhi.n	80061dc <HAL_TIM_ConfigClockSource+0x82>
 80061d2:	2b50      	cmp	r3, #80	; 0x50
 80061d4:	d033      	beq.n	800623e <HAL_TIM_ConfigClockSource+0xe4>
 80061d6:	2b60      	cmp	r3, #96	; 0x60
 80061d8:	d041      	beq.n	800625e <HAL_TIM_ConfigClockSource+0x104>
      break;
 80061da:	e06a      	b.n	80062b2 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80061dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061e0:	d066      	beq.n	80062b0 <HAL_TIM_ConfigClockSource+0x156>
 80061e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061e6:	d017      	beq.n	8006218 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 80061e8:	e063      	b.n	80062b2 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6818      	ldr	r0, [r3, #0]
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	6899      	ldr	r1, [r3, #8]
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	685a      	ldr	r2, [r3, #4]
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	f000 f9b1 	bl	8006560 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800620c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	68fa      	ldr	r2, [r7, #12]
 8006214:	609a      	str	r2, [r3, #8]
      break;
 8006216:	e04c      	b.n	80062b2 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6818      	ldr	r0, [r3, #0]
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	6899      	ldr	r1, [r3, #8]
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	685a      	ldr	r2, [r3, #4]
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	f000 f99a 	bl	8006560 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	689a      	ldr	r2, [r3, #8]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800623a:	609a      	str	r2, [r3, #8]
      break;
 800623c:	e039      	b.n	80062b2 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6818      	ldr	r0, [r3, #0]
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	6859      	ldr	r1, [r3, #4]
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	461a      	mov	r2, r3
 800624c:	f000 f90e 	bl	800646c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2150      	movs	r1, #80	; 0x50
 8006256:	4618      	mov	r0, r3
 8006258:	f000 f967 	bl	800652a <TIM_ITRx_SetConfig>
      break;
 800625c:	e029      	b.n	80062b2 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6818      	ldr	r0, [r3, #0]
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	6859      	ldr	r1, [r3, #4]
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	461a      	mov	r2, r3
 800626c:	f000 f92d 	bl	80064ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2160      	movs	r1, #96	; 0x60
 8006276:	4618      	mov	r0, r3
 8006278:	f000 f957 	bl	800652a <TIM_ITRx_SetConfig>
      break;
 800627c:	e019      	b.n	80062b2 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6818      	ldr	r0, [r3, #0]
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	6859      	ldr	r1, [r3, #4]
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	461a      	mov	r2, r3
 800628c:	f000 f8ee 	bl	800646c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	2140      	movs	r1, #64	; 0x40
 8006296:	4618      	mov	r0, r3
 8006298:	f000 f947 	bl	800652a <TIM_ITRx_SetConfig>
      break;
 800629c:	e009      	b.n	80062b2 <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4619      	mov	r1, r3
 80062a8:	4610      	mov	r0, r2
 80062aa:	f000 f93e 	bl	800652a <TIM_ITRx_SetConfig>
        break;
 80062ae:	e000      	b.n	80062b2 <HAL_TIM_ConfigClockSource+0x158>
      break;
 80062b0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3710      	adds	r7, #16
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80062d4:	bf00      	nop
 80062d6:	370c      	adds	r7, #12
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062e8:	bf00      	nop
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062fc:	bf00      	nop
 80062fe:	370c      	adds	r7, #12
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006310:	bf00      	nop
 8006312:	370c      	adds	r7, #12
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800631c:	b480      	push	{r7}
 800631e:	b083      	sub	sp, #12
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006324:	bf00      	nop
 8006326:	370c      	adds	r7, #12
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	4a42      	ldr	r2, [pc, #264]	; (800644c <TIM_Base_SetConfig+0x11c>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d013      	beq.n	8006370 <TIM_Base_SetConfig+0x40>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800634e:	d00f      	beq.n	8006370 <TIM_Base_SetConfig+0x40>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a3f      	ldr	r2, [pc, #252]	; (8006450 <TIM_Base_SetConfig+0x120>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d00b      	beq.n	8006370 <TIM_Base_SetConfig+0x40>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a3e      	ldr	r2, [pc, #248]	; (8006454 <TIM_Base_SetConfig+0x124>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d007      	beq.n	8006370 <TIM_Base_SetConfig+0x40>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	4a3d      	ldr	r2, [pc, #244]	; (8006458 <TIM_Base_SetConfig+0x128>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d003      	beq.n	8006370 <TIM_Base_SetConfig+0x40>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a3c      	ldr	r2, [pc, #240]	; (800645c <TIM_Base_SetConfig+0x12c>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d108      	bne.n	8006382 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006376:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	68fa      	ldr	r2, [r7, #12]
 800637e:	4313      	orrs	r3, r2
 8006380:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4a31      	ldr	r2, [pc, #196]	; (800644c <TIM_Base_SetConfig+0x11c>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d01f      	beq.n	80063ca <TIM_Base_SetConfig+0x9a>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006390:	d01b      	beq.n	80063ca <TIM_Base_SetConfig+0x9a>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	4a2e      	ldr	r2, [pc, #184]	; (8006450 <TIM_Base_SetConfig+0x120>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d017      	beq.n	80063ca <TIM_Base_SetConfig+0x9a>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	4a2d      	ldr	r2, [pc, #180]	; (8006454 <TIM_Base_SetConfig+0x124>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d013      	beq.n	80063ca <TIM_Base_SetConfig+0x9a>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4a2c      	ldr	r2, [pc, #176]	; (8006458 <TIM_Base_SetConfig+0x128>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d00f      	beq.n	80063ca <TIM_Base_SetConfig+0x9a>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	4a2c      	ldr	r2, [pc, #176]	; (8006460 <TIM_Base_SetConfig+0x130>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d00b      	beq.n	80063ca <TIM_Base_SetConfig+0x9a>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	4a2b      	ldr	r2, [pc, #172]	; (8006464 <TIM_Base_SetConfig+0x134>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d007      	beq.n	80063ca <TIM_Base_SetConfig+0x9a>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a2a      	ldr	r2, [pc, #168]	; (8006468 <TIM_Base_SetConfig+0x138>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d003      	beq.n	80063ca <TIM_Base_SetConfig+0x9a>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a25      	ldr	r2, [pc, #148]	; (800645c <TIM_Base_SetConfig+0x12c>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d108      	bne.n	80063dc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	68fa      	ldr	r2, [r7, #12]
 80063d8:	4313      	orrs	r3, r2
 80063da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	689a      	ldr	r2, [r3, #8]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4a12      	ldr	r2, [pc, #72]	; (800644c <TIM_Base_SetConfig+0x11c>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d013      	beq.n	8006430 <TIM_Base_SetConfig+0x100>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	4a13      	ldr	r2, [pc, #76]	; (8006458 <TIM_Base_SetConfig+0x128>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d00f      	beq.n	8006430 <TIM_Base_SetConfig+0x100>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	4a13      	ldr	r2, [pc, #76]	; (8006460 <TIM_Base_SetConfig+0x130>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d00b      	beq.n	8006430 <TIM_Base_SetConfig+0x100>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4a12      	ldr	r2, [pc, #72]	; (8006464 <TIM_Base_SetConfig+0x134>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d007      	beq.n	8006430 <TIM_Base_SetConfig+0x100>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4a11      	ldr	r2, [pc, #68]	; (8006468 <TIM_Base_SetConfig+0x138>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d003      	beq.n	8006430 <TIM_Base_SetConfig+0x100>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a0c      	ldr	r2, [pc, #48]	; (800645c <TIM_Base_SetConfig+0x12c>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d103      	bne.n	8006438 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	691a      	ldr	r2, [r3, #16]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	615a      	str	r2, [r3, #20]
}
 800643e:	bf00      	nop
 8006440:	3714      	adds	r7, #20
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr
 800644a:	bf00      	nop
 800644c:	40012c00 	.word	0x40012c00
 8006450:	40000400 	.word	0x40000400
 8006454:	40000800 	.word	0x40000800
 8006458:	40013400 	.word	0x40013400
 800645c:	40015000 	.word	0x40015000
 8006460:	40014000 	.word	0x40014000
 8006464:	40014400 	.word	0x40014400
 8006468:	40014800 	.word	0x40014800

0800646c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800646c:	b480      	push	{r7}
 800646e:	b087      	sub	sp, #28
 8006470:	af00      	add	r7, sp, #0
 8006472:	60f8      	str	r0, [r7, #12]
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6a1b      	ldr	r3, [r3, #32]
 800647c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6a1b      	ldr	r3, [r3, #32]
 8006482:	f023 0201 	bic.w	r2, r3, #1
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006496:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	011b      	lsls	r3, r3, #4
 800649c:	693a      	ldr	r2, [r7, #16]
 800649e:	4313      	orrs	r3, r2
 80064a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	f023 030a 	bic.w	r3, r3, #10
 80064a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064aa:	697a      	ldr	r2, [r7, #20]
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	693a      	ldr	r2, [r7, #16]
 80064b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	697a      	ldr	r2, [r7, #20]
 80064bc:	621a      	str	r2, [r3, #32]
}
 80064be:	bf00      	nop
 80064c0:	371c      	adds	r7, #28
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr

080064ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064ca:	b480      	push	{r7}
 80064cc:	b087      	sub	sp, #28
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	60f8      	str	r0, [r7, #12]
 80064d2:	60b9      	str	r1, [r7, #8]
 80064d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6a1b      	ldr	r3, [r3, #32]
 80064da:	f023 0210 	bic.w	r2, r3, #16
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	699b      	ldr	r3, [r3, #24]
 80064e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6a1b      	ldr	r3, [r3, #32]
 80064ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80064f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	031b      	lsls	r3, r3, #12
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	4313      	orrs	r3, r2
 80064fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006506:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	011b      	lsls	r3, r3, #4
 800650c:	693a      	ldr	r2, [r7, #16]
 800650e:	4313      	orrs	r3, r2
 8006510:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	697a      	ldr	r2, [r7, #20]
 8006516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	693a      	ldr	r2, [r7, #16]
 800651c:	621a      	str	r2, [r3, #32]
}
 800651e:	bf00      	nop
 8006520:	371c      	adds	r7, #28
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr

0800652a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800652a:	b480      	push	{r7}
 800652c:	b085      	sub	sp, #20
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
 8006532:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006540:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006542:	683a      	ldr	r2, [r7, #0]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	4313      	orrs	r3, r2
 8006548:	f043 0307 	orr.w	r3, r3, #7
 800654c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	68fa      	ldr	r2, [r7, #12]
 8006552:	609a      	str	r2, [r3, #8]
}
 8006554:	bf00      	nop
 8006556:	3714      	adds	r7, #20
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006560:	b480      	push	{r7}
 8006562:	b087      	sub	sp, #28
 8006564:	af00      	add	r7, sp, #0
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	607a      	str	r2, [r7, #4]
 800656c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800657a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	021a      	lsls	r2, r3, #8
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	431a      	orrs	r2, r3
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	4313      	orrs	r3, r2
 8006588:	697a      	ldr	r2, [r7, #20]
 800658a:	4313      	orrs	r3, r2
 800658c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	697a      	ldr	r2, [r7, #20]
 8006592:	609a      	str	r2, [r3, #8]
}
 8006594:	bf00      	nop
 8006596:	371c      	adds	r7, #28
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d101      	bne.n	80065b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80065b4:	2302      	movs	r3, #2
 80065b6:	e06d      	b.n	8006694 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2202      	movs	r2, #2
 80065c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a30      	ldr	r2, [pc, #192]	; (80066a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d009      	beq.n	80065f6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a2f      	ldr	r2, [pc, #188]	; (80066a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d004      	beq.n	80065f6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a2d      	ldr	r2, [pc, #180]	; (80066a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d108      	bne.n	8006608 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80065fc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	68fa      	ldr	r2, [r7, #12]
 8006604:	4313      	orrs	r3, r2
 8006606:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800660e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68fa      	ldr	r2, [r7, #12]
 8006616:	4313      	orrs	r3, r2
 8006618:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68fa      	ldr	r2, [r7, #12]
 8006620:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a1e      	ldr	r2, [pc, #120]	; (80066a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d01d      	beq.n	8006668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006634:	d018      	beq.n	8006668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a1c      	ldr	r2, [pc, #112]	; (80066ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d013      	beq.n	8006668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a1a      	ldr	r2, [pc, #104]	; (80066b0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d00e      	beq.n	8006668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a15      	ldr	r2, [pc, #84]	; (80066a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d009      	beq.n	8006668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a16      	ldr	r2, [pc, #88]	; (80066b4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d004      	beq.n	8006668 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a11      	ldr	r2, [pc, #68]	; (80066a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d10c      	bne.n	8006682 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800666e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	68ba      	ldr	r2, [r7, #8]
 8006676:	4313      	orrs	r3, r2
 8006678:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68ba      	ldr	r2, [r7, #8]
 8006680:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	3714      	adds	r7, #20
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr
 80066a0:	40012c00 	.word	0x40012c00
 80066a4:	40013400 	.word	0x40013400
 80066a8:	40015000 	.word	0x40015000
 80066ac:	40000400 	.word	0x40000400
 80066b0:	40000800 	.word	0x40000800
 80066b4:	40014000 	.word	0x40014000

080066b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80066c0:	bf00      	nop
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d101      	bne.n	8006706 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	e040      	b.n	8006788 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800670a:	2b00      	cmp	r3, #0
 800670c:	d106      	bne.n	800671c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f7fb fae6 	bl	8001ce8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2224      	movs	r2, #36	; 0x24
 8006720:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f022 0201 	bic.w	r2, r2, #1
 8006730:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f992 	bl	8006a5c <UART_SetConfig>
 8006738:	4603      	mov	r3, r0
 800673a:	2b01      	cmp	r3, #1
 800673c:	d101      	bne.n	8006742 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e022      	b.n	8006788 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006746:	2b00      	cmp	r3, #0
 8006748:	d002      	beq.n	8006750 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f000 fb5a 	bl	8006e04 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	685a      	ldr	r2, [r3, #4]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800675e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	689a      	ldr	r2, [r3, #8]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800676e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f042 0201 	orr.w	r2, r2, #1
 800677e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 fbe1 	bl	8006f48 <UART_CheckIdleState>
 8006786:	4603      	mov	r3, r0
}
 8006788:	4618      	mov	r0, r3
 800678a:	3708      	adds	r7, #8
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}

08006790 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b08a      	sub	sp, #40	; 0x28
 8006794:	af02      	add	r7, sp, #8
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	603b      	str	r3, [r7, #0]
 800679c:	4613      	mov	r3, r2
 800679e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80067a4:	2b20      	cmp	r3, #32
 80067a6:	f040 8082 	bne.w	80068ae <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d002      	beq.n	80067b6 <HAL_UART_Transmit+0x26>
 80067b0:	88fb      	ldrh	r3, [r7, #6]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e07a      	b.n	80068b0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d101      	bne.n	80067c8 <HAL_UART_Transmit+0x38>
 80067c4:	2302      	movs	r3, #2
 80067c6:	e073      	b.n	80068b0 <HAL_UART_Transmit+0x120>
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2200      	movs	r2, #0
 80067d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2221      	movs	r2, #33	; 0x21
 80067dc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80067de:	f7fb fbc9 	bl	8001f74 <HAL_GetTick>
 80067e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	88fa      	ldrh	r2, [r7, #6]
 80067e8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	88fa      	ldrh	r2, [r7, #6]
 80067f0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067fc:	d108      	bne.n	8006810 <HAL_UART_Transmit+0x80>
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	691b      	ldr	r3, [r3, #16]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d104      	bne.n	8006810 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006806:	2300      	movs	r3, #0
 8006808:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	61bb      	str	r3, [r7, #24]
 800680e:	e003      	b.n	8006818 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006814:	2300      	movs	r3, #0
 8006816:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006820:	e02d      	b.n	800687e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	9300      	str	r3, [sp, #0]
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	2200      	movs	r2, #0
 800682a:	2180      	movs	r1, #128	; 0x80
 800682c:	68f8      	ldr	r0, [r7, #12]
 800682e:	f000 fbd4 	bl	8006fda <UART_WaitOnFlagUntilTimeout>
 8006832:	4603      	mov	r3, r0
 8006834:	2b00      	cmp	r3, #0
 8006836:	d001      	beq.n	800683c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006838:	2303      	movs	r3, #3
 800683a:	e039      	b.n	80068b0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800683c:	69fb      	ldr	r3, [r7, #28]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d10b      	bne.n	800685a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006842:	69bb      	ldr	r3, [r7, #24]
 8006844:	881a      	ldrh	r2, [r3, #0]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800684e:	b292      	uxth	r2, r2
 8006850:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	3302      	adds	r3, #2
 8006856:	61bb      	str	r3, [r7, #24]
 8006858:	e008      	b.n	800686c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800685a:	69fb      	ldr	r3, [r7, #28]
 800685c:	781a      	ldrb	r2, [r3, #0]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	b292      	uxth	r2, r2
 8006864:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	3301      	adds	r3, #1
 800686a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006872:	b29b      	uxth	r3, r3
 8006874:	3b01      	subs	r3, #1
 8006876:	b29a      	uxth	r2, r3
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006884:	b29b      	uxth	r3, r3
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1cb      	bne.n	8006822 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	9300      	str	r3, [sp, #0]
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	2200      	movs	r2, #0
 8006892:	2140      	movs	r1, #64	; 0x40
 8006894:	68f8      	ldr	r0, [r7, #12]
 8006896:	f000 fba0 	bl	8006fda <UART_WaitOnFlagUntilTimeout>
 800689a:	4603      	mov	r3, r0
 800689c:	2b00      	cmp	r3, #0
 800689e:	d001      	beq.n	80068a4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80068a0:	2303      	movs	r3, #3
 80068a2:	e005      	b.n	80068b0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2220      	movs	r2, #32
 80068a8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80068aa:	2300      	movs	r3, #0
 80068ac:	e000      	b.n	80068b0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80068ae:	2302      	movs	r3, #2
  }
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3720      	adds	r7, #32
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}

080068b8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b08a      	sub	sp, #40	; 0x28
 80068bc:	af02      	add	r7, sp, #8
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	603b      	str	r3, [r7, #0]
 80068c4:	4613      	mov	r3, r2
 80068c6:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068cc:	2b20      	cmp	r3, #32
 80068ce:	f040 80bf 	bne.w	8006a50 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d002      	beq.n	80068de <HAL_UART_Receive+0x26>
 80068d8:	88fb      	ldrh	r3, [r7, #6]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d101      	bne.n	80068e2 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e0b7      	b.n	8006a52 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d101      	bne.n	80068f0 <HAL_UART_Receive+0x38>
 80068ec:	2302      	movs	r3, #2
 80068ee:	e0b0      	b.n	8006a52 <HAL_UART_Receive+0x19a>
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2222      	movs	r2, #34	; 0x22
 8006904:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2200      	movs	r2, #0
 800690a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800690c:	f7fb fb32 	bl	8001f74 <HAL_GetTick>
 8006910:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	88fa      	ldrh	r2, [r7, #6]
 8006916:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	88fa      	ldrh	r2, [r7, #6]
 800691e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800692a:	d10e      	bne.n	800694a <HAL_UART_Receive+0x92>
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	691b      	ldr	r3, [r3, #16]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d105      	bne.n	8006940 <HAL_UART_Receive+0x88>
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f240 12ff 	movw	r2, #511	; 0x1ff
 800693a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800693e:	e02d      	b.n	800699c <HAL_UART_Receive+0xe4>
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	22ff      	movs	r2, #255	; 0xff
 8006944:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006948:	e028      	b.n	800699c <HAL_UART_Receive+0xe4>
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d10d      	bne.n	800696e <HAL_UART_Receive+0xb6>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d104      	bne.n	8006964 <HAL_UART_Receive+0xac>
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	22ff      	movs	r2, #255	; 0xff
 800695e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006962:	e01b      	b.n	800699c <HAL_UART_Receive+0xe4>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	227f      	movs	r2, #127	; 0x7f
 8006968:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800696c:	e016      	b.n	800699c <HAL_UART_Receive+0xe4>
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006976:	d10d      	bne.n	8006994 <HAL_UART_Receive+0xdc>
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	691b      	ldr	r3, [r3, #16]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d104      	bne.n	800698a <HAL_UART_Receive+0xd2>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	227f      	movs	r2, #127	; 0x7f
 8006984:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006988:	e008      	b.n	800699c <HAL_UART_Receive+0xe4>
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	223f      	movs	r2, #63	; 0x3f
 800698e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006992:	e003      	b.n	800699c <HAL_UART_Receive+0xe4>
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80069a2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069ac:	d108      	bne.n	80069c0 <HAL_UART_Receive+0x108>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d104      	bne.n	80069c0 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 80069b6:	2300      	movs	r3, #0
 80069b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	61bb      	str	r3, [r7, #24]
 80069be:	e003      	b.n	80069c8 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069c4:	2300      	movs	r3, #0
 80069c6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2200      	movs	r2, #0
 80069cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80069d0:	e033      	b.n	8006a3a <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	9300      	str	r3, [sp, #0]
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	2200      	movs	r2, #0
 80069da:	2120      	movs	r1, #32
 80069dc:	68f8      	ldr	r0, [r7, #12]
 80069de:	f000 fafc 	bl	8006fda <UART_WaitOnFlagUntilTimeout>
 80069e2:	4603      	mov	r3, r0
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d001      	beq.n	80069ec <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 80069e8:	2303      	movs	r3, #3
 80069ea:	e032      	b.n	8006a52 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d10c      	bne.n	8006a0c <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80069f8:	b29a      	uxth	r2, r3
 80069fa:	8a7b      	ldrh	r3, [r7, #18]
 80069fc:	4013      	ands	r3, r2
 80069fe:	b29a      	uxth	r2, r3
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	3302      	adds	r3, #2
 8006a08:	61bb      	str	r3, [r7, #24]
 8006a0a:	e00d      	b.n	8006a28 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	b2da      	uxtb	r2, r3
 8006a16:	8a7b      	ldrh	r3, [r7, #18]
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	4013      	ands	r3, r2
 8006a1c:	b2da      	uxtb	r2, r3
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006a22:	69fb      	ldr	r3, [r7, #28]
 8006a24:	3301      	adds	r3, #1
 8006a26:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	3b01      	subs	r3, #1
 8006a32:	b29a      	uxth	r2, r3
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d1c5      	bne.n	80069d2 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2220      	movs	r2, #32
 8006a4a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	e000      	b.n	8006a52 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8006a50:	2302      	movs	r3, #2
  }
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3720      	adds	r7, #32
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}
	...

08006a5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b088      	sub	sp, #32
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a64:	2300      	movs	r3, #0
 8006a66:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	689a      	ldr	r2, [r3, #8]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	691b      	ldr	r3, [r3, #16]
 8006a70:	431a      	orrs	r2, r3
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	695b      	ldr	r3, [r3, #20]
 8006a76:	431a      	orrs	r2, r3
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	69db      	ldr	r3, [r3, #28]
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	4baa      	ldr	r3, [pc, #680]	; (8006d30 <UART_SetConfig+0x2d4>)
 8006a88:	4013      	ands	r3, r2
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	6812      	ldr	r2, [r2, #0]
 8006a8e:	6979      	ldr	r1, [r7, #20]
 8006a90:	430b      	orrs	r3, r1
 8006a92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	68da      	ldr	r2, [r3, #12]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	430a      	orrs	r2, r1
 8006aa8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	699b      	ldr	r3, [r3, #24]
 8006aae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a1b      	ldr	r3, [r3, #32]
 8006ab4:	697a      	ldr	r2, [r7, #20]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	697a      	ldr	r2, [r7, #20]
 8006aca:	430a      	orrs	r2, r1
 8006acc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a98      	ldr	r2, [pc, #608]	; (8006d34 <UART_SetConfig+0x2d8>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d121      	bne.n	8006b1c <UART_SetConfig+0xc0>
 8006ad8:	4b97      	ldr	r3, [pc, #604]	; (8006d38 <UART_SetConfig+0x2dc>)
 8006ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006adc:	f003 0303 	and.w	r3, r3, #3
 8006ae0:	2b03      	cmp	r3, #3
 8006ae2:	d817      	bhi.n	8006b14 <UART_SetConfig+0xb8>
 8006ae4:	a201      	add	r2, pc, #4	; (adr r2, 8006aec <UART_SetConfig+0x90>)
 8006ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aea:	bf00      	nop
 8006aec:	08006afd 	.word	0x08006afd
 8006af0:	08006b09 	.word	0x08006b09
 8006af4:	08006b0f 	.word	0x08006b0f
 8006af8:	08006b03 	.word	0x08006b03
 8006afc:	2301      	movs	r3, #1
 8006afe:	77fb      	strb	r3, [r7, #31]
 8006b00:	e0b2      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006b02:	2302      	movs	r3, #2
 8006b04:	77fb      	strb	r3, [r7, #31]
 8006b06:	e0af      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006b08:	2304      	movs	r3, #4
 8006b0a:	77fb      	strb	r3, [r7, #31]
 8006b0c:	e0ac      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006b0e:	2308      	movs	r3, #8
 8006b10:	77fb      	strb	r3, [r7, #31]
 8006b12:	e0a9      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006b14:	2310      	movs	r3, #16
 8006b16:	77fb      	strb	r3, [r7, #31]
 8006b18:	bf00      	nop
 8006b1a:	e0a5      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a86      	ldr	r2, [pc, #536]	; (8006d3c <UART_SetConfig+0x2e0>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d123      	bne.n	8006b6e <UART_SetConfig+0x112>
 8006b26:	4b84      	ldr	r3, [pc, #528]	; (8006d38 <UART_SetConfig+0x2dc>)
 8006b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b2a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006b2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b32:	d012      	beq.n	8006b5a <UART_SetConfig+0xfe>
 8006b34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b38:	d802      	bhi.n	8006b40 <UART_SetConfig+0xe4>
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d007      	beq.n	8006b4e <UART_SetConfig+0xf2>
 8006b3e:	e012      	b.n	8006b66 <UART_SetConfig+0x10a>
 8006b40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b44:	d00c      	beq.n	8006b60 <UART_SetConfig+0x104>
 8006b46:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006b4a:	d003      	beq.n	8006b54 <UART_SetConfig+0xf8>
 8006b4c:	e00b      	b.n	8006b66 <UART_SetConfig+0x10a>
 8006b4e:	2300      	movs	r3, #0
 8006b50:	77fb      	strb	r3, [r7, #31]
 8006b52:	e089      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006b54:	2302      	movs	r3, #2
 8006b56:	77fb      	strb	r3, [r7, #31]
 8006b58:	e086      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006b5a:	2304      	movs	r3, #4
 8006b5c:	77fb      	strb	r3, [r7, #31]
 8006b5e:	e083      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006b60:	2308      	movs	r3, #8
 8006b62:	77fb      	strb	r3, [r7, #31]
 8006b64:	e080      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006b66:	2310      	movs	r3, #16
 8006b68:	77fb      	strb	r3, [r7, #31]
 8006b6a:	bf00      	nop
 8006b6c:	e07c      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a73      	ldr	r2, [pc, #460]	; (8006d40 <UART_SetConfig+0x2e4>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d123      	bne.n	8006bc0 <UART_SetConfig+0x164>
 8006b78:	4b6f      	ldr	r3, [pc, #444]	; (8006d38 <UART_SetConfig+0x2dc>)
 8006b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b7c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006b80:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b84:	d012      	beq.n	8006bac <UART_SetConfig+0x150>
 8006b86:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b8a:	d802      	bhi.n	8006b92 <UART_SetConfig+0x136>
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d007      	beq.n	8006ba0 <UART_SetConfig+0x144>
 8006b90:	e012      	b.n	8006bb8 <UART_SetConfig+0x15c>
 8006b92:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006b96:	d00c      	beq.n	8006bb2 <UART_SetConfig+0x156>
 8006b98:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8006b9c:	d003      	beq.n	8006ba6 <UART_SetConfig+0x14a>
 8006b9e:	e00b      	b.n	8006bb8 <UART_SetConfig+0x15c>
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	77fb      	strb	r3, [r7, #31]
 8006ba4:	e060      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006ba6:	2302      	movs	r3, #2
 8006ba8:	77fb      	strb	r3, [r7, #31]
 8006baa:	e05d      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006bac:	2304      	movs	r3, #4
 8006bae:	77fb      	strb	r3, [r7, #31]
 8006bb0:	e05a      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006bb2:	2308      	movs	r3, #8
 8006bb4:	77fb      	strb	r3, [r7, #31]
 8006bb6:	e057      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006bb8:	2310      	movs	r3, #16
 8006bba:	77fb      	strb	r3, [r7, #31]
 8006bbc:	bf00      	nop
 8006bbe:	e053      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a5f      	ldr	r2, [pc, #380]	; (8006d44 <UART_SetConfig+0x2e8>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d123      	bne.n	8006c12 <UART_SetConfig+0x1b6>
 8006bca:	4b5b      	ldr	r3, [pc, #364]	; (8006d38 <UART_SetConfig+0x2dc>)
 8006bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bce:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006bd2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bd6:	d012      	beq.n	8006bfe <UART_SetConfig+0x1a2>
 8006bd8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bdc:	d802      	bhi.n	8006be4 <UART_SetConfig+0x188>
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d007      	beq.n	8006bf2 <UART_SetConfig+0x196>
 8006be2:	e012      	b.n	8006c0a <UART_SetConfig+0x1ae>
 8006be4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006be8:	d00c      	beq.n	8006c04 <UART_SetConfig+0x1a8>
 8006bea:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006bee:	d003      	beq.n	8006bf8 <UART_SetConfig+0x19c>
 8006bf0:	e00b      	b.n	8006c0a <UART_SetConfig+0x1ae>
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	77fb      	strb	r3, [r7, #31]
 8006bf6:	e037      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006bf8:	2302      	movs	r3, #2
 8006bfa:	77fb      	strb	r3, [r7, #31]
 8006bfc:	e034      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006bfe:	2304      	movs	r3, #4
 8006c00:	77fb      	strb	r3, [r7, #31]
 8006c02:	e031      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006c04:	2308      	movs	r3, #8
 8006c06:	77fb      	strb	r3, [r7, #31]
 8006c08:	e02e      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006c0a:	2310      	movs	r3, #16
 8006c0c:	77fb      	strb	r3, [r7, #31]
 8006c0e:	bf00      	nop
 8006c10:	e02a      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a4c      	ldr	r2, [pc, #304]	; (8006d48 <UART_SetConfig+0x2ec>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d123      	bne.n	8006c64 <UART_SetConfig+0x208>
 8006c1c:	4b46      	ldr	r3, [pc, #280]	; (8006d38 <UART_SetConfig+0x2dc>)
 8006c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c20:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006c24:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c28:	d012      	beq.n	8006c50 <UART_SetConfig+0x1f4>
 8006c2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c2e:	d802      	bhi.n	8006c36 <UART_SetConfig+0x1da>
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d007      	beq.n	8006c44 <UART_SetConfig+0x1e8>
 8006c34:	e012      	b.n	8006c5c <UART_SetConfig+0x200>
 8006c36:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006c3a:	d00c      	beq.n	8006c56 <UART_SetConfig+0x1fa>
 8006c3c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006c40:	d003      	beq.n	8006c4a <UART_SetConfig+0x1ee>
 8006c42:	e00b      	b.n	8006c5c <UART_SetConfig+0x200>
 8006c44:	2300      	movs	r3, #0
 8006c46:	77fb      	strb	r3, [r7, #31]
 8006c48:	e00e      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006c4a:	2302      	movs	r3, #2
 8006c4c:	77fb      	strb	r3, [r7, #31]
 8006c4e:	e00b      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006c50:	2304      	movs	r3, #4
 8006c52:	77fb      	strb	r3, [r7, #31]
 8006c54:	e008      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006c56:	2308      	movs	r3, #8
 8006c58:	77fb      	strb	r3, [r7, #31]
 8006c5a:	e005      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006c5c:	2310      	movs	r3, #16
 8006c5e:	77fb      	strb	r3, [r7, #31]
 8006c60:	bf00      	nop
 8006c62:	e001      	b.n	8006c68 <UART_SetConfig+0x20c>
 8006c64:	2310      	movs	r3, #16
 8006c66:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	69db      	ldr	r3, [r3, #28]
 8006c6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c70:	d16e      	bne.n	8006d50 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8006c72:	7ffb      	ldrb	r3, [r7, #31]
 8006c74:	2b08      	cmp	r3, #8
 8006c76:	d828      	bhi.n	8006cca <UART_SetConfig+0x26e>
 8006c78:	a201      	add	r2, pc, #4	; (adr r2, 8006c80 <UART_SetConfig+0x224>)
 8006c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c7e:	bf00      	nop
 8006c80:	08006ca5 	.word	0x08006ca5
 8006c84:	08006cad 	.word	0x08006cad
 8006c88:	08006cb5 	.word	0x08006cb5
 8006c8c:	08006ccb 	.word	0x08006ccb
 8006c90:	08006cbb 	.word	0x08006cbb
 8006c94:	08006ccb 	.word	0x08006ccb
 8006c98:	08006ccb 	.word	0x08006ccb
 8006c9c:	08006ccb 	.word	0x08006ccb
 8006ca0:	08006cc3 	.word	0x08006cc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ca4:	f7fe fe18 	bl	80058d8 <HAL_RCC_GetPCLK1Freq>
 8006ca8:	61b8      	str	r0, [r7, #24]
        break;
 8006caa:	e013      	b.n	8006cd4 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cac:	f7fe fe36 	bl	800591c <HAL_RCC_GetPCLK2Freq>
 8006cb0:	61b8      	str	r0, [r7, #24]
        break;
 8006cb2:	e00f      	b.n	8006cd4 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006cb4:	4b25      	ldr	r3, [pc, #148]	; (8006d4c <UART_SetConfig+0x2f0>)
 8006cb6:	61bb      	str	r3, [r7, #24]
        break;
 8006cb8:	e00c      	b.n	8006cd4 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cba:	f7fe fd97 	bl	80057ec <HAL_RCC_GetSysClockFreq>
 8006cbe:	61b8      	str	r0, [r7, #24]
        break;
 8006cc0:	e008      	b.n	8006cd4 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006cc6:	61bb      	str	r3, [r7, #24]
        break;
 8006cc8:	e004      	b.n	8006cd4 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	77bb      	strb	r3, [r7, #30]
        break;
 8006cd2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006cd4:	69bb      	ldr	r3, [r7, #24]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	f000 8086 	beq.w	8006de8 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006cdc:	69bb      	ldr	r3, [r7, #24]
 8006cde:	005a      	lsls	r2, r3, #1
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	085b      	lsrs	r3, r3, #1
 8006ce6:	441a      	add	r2, r3
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	2b0f      	cmp	r3, #15
 8006cf8:	d916      	bls.n	8006d28 <UART_SetConfig+0x2cc>
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d00:	d212      	bcs.n	8006d28 <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	f023 030f 	bic.w	r3, r3, #15
 8006d0a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	085b      	lsrs	r3, r3, #1
 8006d10:	b29b      	uxth	r3, r3
 8006d12:	f003 0307 	and.w	r3, r3, #7
 8006d16:	b29a      	uxth	r2, r3
 8006d18:	89fb      	ldrh	r3, [r7, #14]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	89fa      	ldrh	r2, [r7, #14]
 8006d24:	60da      	str	r2, [r3, #12]
 8006d26:	e05f      	b.n	8006de8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	77bb      	strb	r3, [r7, #30]
 8006d2c:	e05c      	b.n	8006de8 <UART_SetConfig+0x38c>
 8006d2e:	bf00      	nop
 8006d30:	efff69f3 	.word	0xefff69f3
 8006d34:	40013800 	.word	0x40013800
 8006d38:	40021000 	.word	0x40021000
 8006d3c:	40004400 	.word	0x40004400
 8006d40:	40004800 	.word	0x40004800
 8006d44:	40004c00 	.word	0x40004c00
 8006d48:	40005000 	.word	0x40005000
 8006d4c:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8006d50:	7ffb      	ldrb	r3, [r7, #31]
 8006d52:	2b08      	cmp	r3, #8
 8006d54:	d827      	bhi.n	8006da6 <UART_SetConfig+0x34a>
 8006d56:	a201      	add	r2, pc, #4	; (adr r2, 8006d5c <UART_SetConfig+0x300>)
 8006d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d5c:	08006d81 	.word	0x08006d81
 8006d60:	08006d89 	.word	0x08006d89
 8006d64:	08006d91 	.word	0x08006d91
 8006d68:	08006da7 	.word	0x08006da7
 8006d6c:	08006d97 	.word	0x08006d97
 8006d70:	08006da7 	.word	0x08006da7
 8006d74:	08006da7 	.word	0x08006da7
 8006d78:	08006da7 	.word	0x08006da7
 8006d7c:	08006d9f 	.word	0x08006d9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d80:	f7fe fdaa 	bl	80058d8 <HAL_RCC_GetPCLK1Freq>
 8006d84:	61b8      	str	r0, [r7, #24]
        break;
 8006d86:	e013      	b.n	8006db0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d88:	f7fe fdc8 	bl	800591c <HAL_RCC_GetPCLK2Freq>
 8006d8c:	61b8      	str	r0, [r7, #24]
        break;
 8006d8e:	e00f      	b.n	8006db0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d90:	4b1b      	ldr	r3, [pc, #108]	; (8006e00 <UART_SetConfig+0x3a4>)
 8006d92:	61bb      	str	r3, [r7, #24]
        break;
 8006d94:	e00c      	b.n	8006db0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d96:	f7fe fd29 	bl	80057ec <HAL_RCC_GetSysClockFreq>
 8006d9a:	61b8      	str	r0, [r7, #24]
        break;
 8006d9c:	e008      	b.n	8006db0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006da2:	61bb      	str	r3, [r7, #24]
        break;
 8006da4:	e004      	b.n	8006db0 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8006da6:	2300      	movs	r3, #0
 8006da8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	77bb      	strb	r3, [r7, #30]
        break;
 8006dae:	bf00      	nop
    }

    if (pclk != 0U)
 8006db0:	69bb      	ldr	r3, [r7, #24]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d018      	beq.n	8006de8 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	085a      	lsrs	r2, r3, #1
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	441a      	add	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	2b0f      	cmp	r3, #15
 8006dd0:	d908      	bls.n	8006de4 <UART_SetConfig+0x388>
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dd8:	d204      	bcs.n	8006de4 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	693a      	ldr	r2, [r7, #16]
 8006de0:	60da      	str	r2, [r3, #12]
 8006de2:	e001      	b.n	8006de8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006df4:	7fbb      	ldrb	r3, [r7, #30]
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3720      	adds	r7, #32
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}
 8006dfe:	bf00      	nop
 8006e00:	007a1200 	.word	0x007a1200

08006e04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b083      	sub	sp, #12
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e10:	f003 0301 	and.w	r3, r3, #1
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d00a      	beq.n	8006e2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	430a      	orrs	r2, r1
 8006e2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e32:	f003 0302 	and.w	r3, r3, #2
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d00a      	beq.n	8006e50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	430a      	orrs	r2, r1
 8006e4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e54:	f003 0304 	and.w	r3, r3, #4
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d00a      	beq.n	8006e72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	430a      	orrs	r2, r1
 8006e70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e76:	f003 0308 	and.w	r3, r3, #8
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d00a      	beq.n	8006e94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	430a      	orrs	r2, r1
 8006e92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e98:	f003 0310 	and.w	r3, r3, #16
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d00a      	beq.n	8006eb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	430a      	orrs	r2, r1
 8006eb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eba:	f003 0320 	and.w	r3, r3, #32
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00a      	beq.n	8006ed8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	430a      	orrs	r2, r1
 8006ed6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d01a      	beq.n	8006f1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	430a      	orrs	r2, r1
 8006ef8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f02:	d10a      	bne.n	8006f1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	430a      	orrs	r2, r1
 8006f18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d00a      	beq.n	8006f3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	430a      	orrs	r2, r1
 8006f3a:	605a      	str	r2, [r3, #4]
  }
}
 8006f3c:	bf00      	nop
 8006f3e:	370c      	adds	r7, #12
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b086      	sub	sp, #24
 8006f4c:	af02      	add	r7, sp, #8
 8006f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f58:	f7fb f80c 	bl	8001f74 <HAL_GetTick>
 8006f5c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 0308 	and.w	r3, r3, #8
 8006f68:	2b08      	cmp	r3, #8
 8006f6a:	d10e      	bne.n	8006f8a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f6c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006f70:	9300      	str	r3, [sp, #0]
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f000 f82d 	bl	8006fda <UART_WaitOnFlagUntilTimeout>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d001      	beq.n	8006f8a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f86:	2303      	movs	r3, #3
 8006f88:	e023      	b.n	8006fd2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f003 0304 	and.w	r3, r3, #4
 8006f94:	2b04      	cmp	r3, #4
 8006f96:	d10e      	bne.n	8006fb6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006f9c:	9300      	str	r3, [sp, #0]
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 f817 	bl	8006fda <UART_WaitOnFlagUntilTimeout>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d001      	beq.n	8006fb6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fb2:	2303      	movs	r3, #3
 8006fb4:	e00d      	b.n	8006fd2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2220      	movs	r2, #32
 8006fba:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2220      	movs	r2, #32
 8006fc0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006fd0:	2300      	movs	r3, #0
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3710      	adds	r7, #16
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}

08006fda <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b084      	sub	sp, #16
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	60f8      	str	r0, [r7, #12]
 8006fe2:	60b9      	str	r1, [r7, #8]
 8006fe4:	603b      	str	r3, [r7, #0]
 8006fe6:	4613      	mov	r3, r2
 8006fe8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fea:	e05e      	b.n	80070aa <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff2:	d05a      	beq.n	80070aa <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ff4:	f7fa ffbe 	bl	8001f74 <HAL_GetTick>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	69ba      	ldr	r2, [r7, #24]
 8007000:	429a      	cmp	r2, r3
 8007002:	d302      	bcc.n	800700a <UART_WaitOnFlagUntilTimeout+0x30>
 8007004:	69bb      	ldr	r3, [r7, #24]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d11b      	bne.n	8007042 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007018:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	689a      	ldr	r2, [r3, #8]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f022 0201 	bic.w	r2, r2, #1
 8007028:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2220      	movs	r2, #32
 800702e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2220      	movs	r2, #32
 8007034:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2200      	movs	r2, #0
 800703a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800703e:	2303      	movs	r3, #3
 8007040:	e043      	b.n	80070ca <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 0304 	and.w	r3, r3, #4
 800704c:	2b00      	cmp	r3, #0
 800704e:	d02c      	beq.n	80070aa <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	69db      	ldr	r3, [r3, #28]
 8007056:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800705a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800705e:	d124      	bne.n	80070aa <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007068:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007078:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	689a      	ldr	r2, [r3, #8]
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f022 0201 	bic.w	r2, r2, #1
 8007088:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2220      	movs	r2, #32
 800708e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2220      	movs	r2, #32
 8007094:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2220      	movs	r2, #32
 800709a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2200      	movs	r2, #0
 80070a2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e00f      	b.n	80070ca <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	69da      	ldr	r2, [r3, #28]
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	4013      	ands	r3, r2
 80070b4:	68ba      	ldr	r2, [r7, #8]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	bf0c      	ite	eq
 80070ba:	2301      	moveq	r3, #1
 80070bc:	2300      	movne	r3, #0
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	461a      	mov	r2, r3
 80070c2:	79fb      	ldrb	r3, [r7, #7]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d091      	beq.n	8006fec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
	...

080070d4 <__libc_init_array>:
 80070d4:	b570      	push	{r4, r5, r6, lr}
 80070d6:	4e0d      	ldr	r6, [pc, #52]	; (800710c <__libc_init_array+0x38>)
 80070d8:	4c0d      	ldr	r4, [pc, #52]	; (8007110 <__libc_init_array+0x3c>)
 80070da:	1ba4      	subs	r4, r4, r6
 80070dc:	10a4      	asrs	r4, r4, #2
 80070de:	2500      	movs	r5, #0
 80070e0:	42a5      	cmp	r5, r4
 80070e2:	d109      	bne.n	80070f8 <__libc_init_array+0x24>
 80070e4:	4e0b      	ldr	r6, [pc, #44]	; (8007114 <__libc_init_array+0x40>)
 80070e6:	4c0c      	ldr	r4, [pc, #48]	; (8007118 <__libc_init_array+0x44>)
 80070e8:	f000 f97e 	bl	80073e8 <_init>
 80070ec:	1ba4      	subs	r4, r4, r6
 80070ee:	10a4      	asrs	r4, r4, #2
 80070f0:	2500      	movs	r5, #0
 80070f2:	42a5      	cmp	r5, r4
 80070f4:	d105      	bne.n	8007102 <__libc_init_array+0x2e>
 80070f6:	bd70      	pop	{r4, r5, r6, pc}
 80070f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80070fc:	4798      	blx	r3
 80070fe:	3501      	adds	r5, #1
 8007100:	e7ee      	b.n	80070e0 <__libc_init_array+0xc>
 8007102:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007106:	4798      	blx	r3
 8007108:	3501      	adds	r5, #1
 800710a:	e7f2      	b.n	80070f2 <__libc_init_array+0x1e>
 800710c:	08007744 	.word	0x08007744
 8007110:	08007744 	.word	0x08007744
 8007114:	08007744 	.word	0x08007744
 8007118:	08007748 	.word	0x08007748

0800711c <__itoa>:
 800711c:	1e93      	subs	r3, r2, #2
 800711e:	2b22      	cmp	r3, #34	; 0x22
 8007120:	b510      	push	{r4, lr}
 8007122:	460c      	mov	r4, r1
 8007124:	d904      	bls.n	8007130 <__itoa+0x14>
 8007126:	2300      	movs	r3, #0
 8007128:	700b      	strb	r3, [r1, #0]
 800712a:	461c      	mov	r4, r3
 800712c:	4620      	mov	r0, r4
 800712e:	bd10      	pop	{r4, pc}
 8007130:	2a0a      	cmp	r2, #10
 8007132:	d109      	bne.n	8007148 <__itoa+0x2c>
 8007134:	2800      	cmp	r0, #0
 8007136:	da07      	bge.n	8007148 <__itoa+0x2c>
 8007138:	232d      	movs	r3, #45	; 0x2d
 800713a:	700b      	strb	r3, [r1, #0]
 800713c:	4240      	negs	r0, r0
 800713e:	2101      	movs	r1, #1
 8007140:	4421      	add	r1, r4
 8007142:	f000 f8a7 	bl	8007294 <__utoa>
 8007146:	e7f1      	b.n	800712c <__itoa+0x10>
 8007148:	2100      	movs	r1, #0
 800714a:	e7f9      	b.n	8007140 <__itoa+0x24>

0800714c <itoa>:
 800714c:	f7ff bfe6 	b.w	800711c <__itoa>

08007150 <memset>:
 8007150:	4402      	add	r2, r0
 8007152:	4603      	mov	r3, r0
 8007154:	4293      	cmp	r3, r2
 8007156:	d100      	bne.n	800715a <memset+0xa>
 8007158:	4770      	bx	lr
 800715a:	f803 1b01 	strb.w	r1, [r3], #1
 800715e:	e7f9      	b.n	8007154 <memset+0x4>

08007160 <strcpy>:
 8007160:	4603      	mov	r3, r0
 8007162:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007166:	f803 2b01 	strb.w	r2, [r3], #1
 800716a:	2a00      	cmp	r2, #0
 800716c:	d1f9      	bne.n	8007162 <strcpy+0x2>
 800716e:	4770      	bx	lr

08007170 <_strtol_l.isra.0>:
 8007170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007174:	4680      	mov	r8, r0
 8007176:	4689      	mov	r9, r1
 8007178:	4692      	mov	sl, r2
 800717a:	461e      	mov	r6, r3
 800717c:	460f      	mov	r7, r1
 800717e:	463d      	mov	r5, r7
 8007180:	9808      	ldr	r0, [sp, #32]
 8007182:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007186:	f000 f8c3 	bl	8007310 <__locale_ctype_ptr_l>
 800718a:	4420      	add	r0, r4
 800718c:	7843      	ldrb	r3, [r0, #1]
 800718e:	f013 0308 	ands.w	r3, r3, #8
 8007192:	d132      	bne.n	80071fa <_strtol_l.isra.0+0x8a>
 8007194:	2c2d      	cmp	r4, #45	; 0x2d
 8007196:	d132      	bne.n	80071fe <_strtol_l.isra.0+0x8e>
 8007198:	787c      	ldrb	r4, [r7, #1]
 800719a:	1cbd      	adds	r5, r7, #2
 800719c:	2201      	movs	r2, #1
 800719e:	2e00      	cmp	r6, #0
 80071a0:	d05d      	beq.n	800725e <_strtol_l.isra.0+0xee>
 80071a2:	2e10      	cmp	r6, #16
 80071a4:	d109      	bne.n	80071ba <_strtol_l.isra.0+0x4a>
 80071a6:	2c30      	cmp	r4, #48	; 0x30
 80071a8:	d107      	bne.n	80071ba <_strtol_l.isra.0+0x4a>
 80071aa:	782b      	ldrb	r3, [r5, #0]
 80071ac:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80071b0:	2b58      	cmp	r3, #88	; 0x58
 80071b2:	d14f      	bne.n	8007254 <_strtol_l.isra.0+0xe4>
 80071b4:	786c      	ldrb	r4, [r5, #1]
 80071b6:	2610      	movs	r6, #16
 80071b8:	3502      	adds	r5, #2
 80071ba:	2a00      	cmp	r2, #0
 80071bc:	bf14      	ite	ne
 80071be:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80071c2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80071c6:	2700      	movs	r7, #0
 80071c8:	fbb1 fcf6 	udiv	ip, r1, r6
 80071cc:	4638      	mov	r0, r7
 80071ce:	fb06 1e1c 	mls	lr, r6, ip, r1
 80071d2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80071d6:	2b09      	cmp	r3, #9
 80071d8:	d817      	bhi.n	800720a <_strtol_l.isra.0+0x9a>
 80071da:	461c      	mov	r4, r3
 80071dc:	42a6      	cmp	r6, r4
 80071de:	dd23      	ble.n	8007228 <_strtol_l.isra.0+0xb8>
 80071e0:	1c7b      	adds	r3, r7, #1
 80071e2:	d007      	beq.n	80071f4 <_strtol_l.isra.0+0x84>
 80071e4:	4584      	cmp	ip, r0
 80071e6:	d31c      	bcc.n	8007222 <_strtol_l.isra.0+0xb2>
 80071e8:	d101      	bne.n	80071ee <_strtol_l.isra.0+0x7e>
 80071ea:	45a6      	cmp	lr, r4
 80071ec:	db19      	blt.n	8007222 <_strtol_l.isra.0+0xb2>
 80071ee:	fb00 4006 	mla	r0, r0, r6, r4
 80071f2:	2701      	movs	r7, #1
 80071f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80071f8:	e7eb      	b.n	80071d2 <_strtol_l.isra.0+0x62>
 80071fa:	462f      	mov	r7, r5
 80071fc:	e7bf      	b.n	800717e <_strtol_l.isra.0+0xe>
 80071fe:	2c2b      	cmp	r4, #43	; 0x2b
 8007200:	bf04      	itt	eq
 8007202:	1cbd      	addeq	r5, r7, #2
 8007204:	787c      	ldrbeq	r4, [r7, #1]
 8007206:	461a      	mov	r2, r3
 8007208:	e7c9      	b.n	800719e <_strtol_l.isra.0+0x2e>
 800720a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800720e:	2b19      	cmp	r3, #25
 8007210:	d801      	bhi.n	8007216 <_strtol_l.isra.0+0xa6>
 8007212:	3c37      	subs	r4, #55	; 0x37
 8007214:	e7e2      	b.n	80071dc <_strtol_l.isra.0+0x6c>
 8007216:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800721a:	2b19      	cmp	r3, #25
 800721c:	d804      	bhi.n	8007228 <_strtol_l.isra.0+0xb8>
 800721e:	3c57      	subs	r4, #87	; 0x57
 8007220:	e7dc      	b.n	80071dc <_strtol_l.isra.0+0x6c>
 8007222:	f04f 37ff 	mov.w	r7, #4294967295
 8007226:	e7e5      	b.n	80071f4 <_strtol_l.isra.0+0x84>
 8007228:	1c7b      	adds	r3, r7, #1
 800722a:	d108      	bne.n	800723e <_strtol_l.isra.0+0xce>
 800722c:	2322      	movs	r3, #34	; 0x22
 800722e:	f8c8 3000 	str.w	r3, [r8]
 8007232:	4608      	mov	r0, r1
 8007234:	f1ba 0f00 	cmp.w	sl, #0
 8007238:	d107      	bne.n	800724a <_strtol_l.isra.0+0xda>
 800723a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800723e:	b102      	cbz	r2, 8007242 <_strtol_l.isra.0+0xd2>
 8007240:	4240      	negs	r0, r0
 8007242:	f1ba 0f00 	cmp.w	sl, #0
 8007246:	d0f8      	beq.n	800723a <_strtol_l.isra.0+0xca>
 8007248:	b10f      	cbz	r7, 800724e <_strtol_l.isra.0+0xde>
 800724a:	f105 39ff 	add.w	r9, r5, #4294967295
 800724e:	f8ca 9000 	str.w	r9, [sl]
 8007252:	e7f2      	b.n	800723a <_strtol_l.isra.0+0xca>
 8007254:	2430      	movs	r4, #48	; 0x30
 8007256:	2e00      	cmp	r6, #0
 8007258:	d1af      	bne.n	80071ba <_strtol_l.isra.0+0x4a>
 800725a:	2608      	movs	r6, #8
 800725c:	e7ad      	b.n	80071ba <_strtol_l.isra.0+0x4a>
 800725e:	2c30      	cmp	r4, #48	; 0x30
 8007260:	d0a3      	beq.n	80071aa <_strtol_l.isra.0+0x3a>
 8007262:	260a      	movs	r6, #10
 8007264:	e7a9      	b.n	80071ba <_strtol_l.isra.0+0x4a>
	...

08007268 <strtol>:
 8007268:	4b08      	ldr	r3, [pc, #32]	; (800728c <strtol+0x24>)
 800726a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800726c:	681c      	ldr	r4, [r3, #0]
 800726e:	4d08      	ldr	r5, [pc, #32]	; (8007290 <strtol+0x28>)
 8007270:	6a23      	ldr	r3, [r4, #32]
 8007272:	2b00      	cmp	r3, #0
 8007274:	bf08      	it	eq
 8007276:	462b      	moveq	r3, r5
 8007278:	9300      	str	r3, [sp, #0]
 800727a:	4613      	mov	r3, r2
 800727c:	460a      	mov	r2, r1
 800727e:	4601      	mov	r1, r0
 8007280:	4620      	mov	r0, r4
 8007282:	f7ff ff75 	bl	8007170 <_strtol_l.isra.0>
 8007286:	b003      	add	sp, #12
 8007288:	bd30      	pop	{r4, r5, pc}
 800728a:	bf00      	nop
 800728c:	20000a1c 	.word	0x20000a1c
 8007290:	20000a80 	.word	0x20000a80

08007294 <__utoa>:
 8007294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007296:	4b1d      	ldr	r3, [pc, #116]	; (800730c <__utoa+0x78>)
 8007298:	b08b      	sub	sp, #44	; 0x2c
 800729a:	4605      	mov	r5, r0
 800729c:	460c      	mov	r4, r1
 800729e:	466e      	mov	r6, sp
 80072a0:	f103 0c20 	add.w	ip, r3, #32
 80072a4:	6818      	ldr	r0, [r3, #0]
 80072a6:	6859      	ldr	r1, [r3, #4]
 80072a8:	4637      	mov	r7, r6
 80072aa:	c703      	stmia	r7!, {r0, r1}
 80072ac:	3308      	adds	r3, #8
 80072ae:	4563      	cmp	r3, ip
 80072b0:	463e      	mov	r6, r7
 80072b2:	d1f7      	bne.n	80072a4 <__utoa+0x10>
 80072b4:	6818      	ldr	r0, [r3, #0]
 80072b6:	791b      	ldrb	r3, [r3, #4]
 80072b8:	713b      	strb	r3, [r7, #4]
 80072ba:	1e93      	subs	r3, r2, #2
 80072bc:	2b22      	cmp	r3, #34	; 0x22
 80072be:	6038      	str	r0, [r7, #0]
 80072c0:	f04f 0300 	mov.w	r3, #0
 80072c4:	d904      	bls.n	80072d0 <__utoa+0x3c>
 80072c6:	7023      	strb	r3, [r4, #0]
 80072c8:	461c      	mov	r4, r3
 80072ca:	4620      	mov	r0, r4
 80072cc:	b00b      	add	sp, #44	; 0x2c
 80072ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072d0:	1e66      	subs	r6, r4, #1
 80072d2:	fbb5 f0f2 	udiv	r0, r5, r2
 80072d6:	af0a      	add	r7, sp, #40	; 0x28
 80072d8:	fb02 5510 	mls	r5, r2, r0, r5
 80072dc:	443d      	add	r5, r7
 80072de:	1c59      	adds	r1, r3, #1
 80072e0:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 80072e4:	f806 5f01 	strb.w	r5, [r6, #1]!
 80072e8:	4605      	mov	r5, r0
 80072ea:	b968      	cbnz	r0, 8007308 <__utoa+0x74>
 80072ec:	5460      	strb	r0, [r4, r1]
 80072ee:	4423      	add	r3, r4
 80072f0:	4622      	mov	r2, r4
 80072f2:	1b19      	subs	r1, r3, r4
 80072f4:	1b10      	subs	r0, r2, r4
 80072f6:	4281      	cmp	r1, r0
 80072f8:	dde7      	ble.n	80072ca <__utoa+0x36>
 80072fa:	7811      	ldrb	r1, [r2, #0]
 80072fc:	7818      	ldrb	r0, [r3, #0]
 80072fe:	f802 0b01 	strb.w	r0, [r2], #1
 8007302:	f803 1901 	strb.w	r1, [r3], #-1
 8007306:	e7f4      	b.n	80072f2 <__utoa+0x5e>
 8007308:	460b      	mov	r3, r1
 800730a:	e7e2      	b.n	80072d2 <__utoa+0x3e>
 800730c:	08007614 	.word	0x08007614

08007310 <__locale_ctype_ptr_l>:
 8007310:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007314:	4770      	bx	lr

08007316 <__ascii_mbtowc>:
 8007316:	b082      	sub	sp, #8
 8007318:	b901      	cbnz	r1, 800731c <__ascii_mbtowc+0x6>
 800731a:	a901      	add	r1, sp, #4
 800731c:	b142      	cbz	r2, 8007330 <__ascii_mbtowc+0x1a>
 800731e:	b14b      	cbz	r3, 8007334 <__ascii_mbtowc+0x1e>
 8007320:	7813      	ldrb	r3, [r2, #0]
 8007322:	600b      	str	r3, [r1, #0]
 8007324:	7812      	ldrb	r2, [r2, #0]
 8007326:	1c10      	adds	r0, r2, #0
 8007328:	bf18      	it	ne
 800732a:	2001      	movne	r0, #1
 800732c:	b002      	add	sp, #8
 800732e:	4770      	bx	lr
 8007330:	4610      	mov	r0, r2
 8007332:	e7fb      	b.n	800732c <__ascii_mbtowc+0x16>
 8007334:	f06f 0001 	mvn.w	r0, #1
 8007338:	e7f8      	b.n	800732c <__ascii_mbtowc+0x16>

0800733a <__ascii_wctomb>:
 800733a:	b149      	cbz	r1, 8007350 <__ascii_wctomb+0x16>
 800733c:	2aff      	cmp	r2, #255	; 0xff
 800733e:	bf85      	ittet	hi
 8007340:	238a      	movhi	r3, #138	; 0x8a
 8007342:	6003      	strhi	r3, [r0, #0]
 8007344:	700a      	strbls	r2, [r1, #0]
 8007346:	f04f 30ff 	movhi.w	r0, #4294967295
 800734a:	bf98      	it	ls
 800734c:	2001      	movls	r0, #1
 800734e:	4770      	bx	lr
 8007350:	4608      	mov	r0, r1
 8007352:	4770      	bx	lr

08007354 <round>:
 8007354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007356:	ec57 6b10 	vmov	r6, r7, d0
 800735a:	f3c7 500a 	ubfx	r0, r7, #20, #11
 800735e:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8007362:	2c13      	cmp	r4, #19
 8007364:	463b      	mov	r3, r7
 8007366:	463d      	mov	r5, r7
 8007368:	dc17      	bgt.n	800739a <round+0x46>
 800736a:	2c00      	cmp	r4, #0
 800736c:	da09      	bge.n	8007382 <round+0x2e>
 800736e:	3401      	adds	r4, #1
 8007370:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8007374:	d103      	bne.n	800737e <round+0x2a>
 8007376:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800737a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800737e:	2100      	movs	r1, #0
 8007380:	e02c      	b.n	80073dc <round+0x88>
 8007382:	4a18      	ldr	r2, [pc, #96]	; (80073e4 <round+0x90>)
 8007384:	4122      	asrs	r2, r4
 8007386:	4217      	tst	r7, r2
 8007388:	d100      	bne.n	800738c <round+0x38>
 800738a:	b19e      	cbz	r6, 80073b4 <round+0x60>
 800738c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007390:	4123      	asrs	r3, r4
 8007392:	442b      	add	r3, r5
 8007394:	ea23 0302 	bic.w	r3, r3, r2
 8007398:	e7f1      	b.n	800737e <round+0x2a>
 800739a:	2c33      	cmp	r4, #51	; 0x33
 800739c:	dd0d      	ble.n	80073ba <round+0x66>
 800739e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80073a2:	d107      	bne.n	80073b4 <round+0x60>
 80073a4:	4630      	mov	r0, r6
 80073a6:	4639      	mov	r1, r7
 80073a8:	ee10 2a10 	vmov	r2, s0
 80073ac:	f7f8 ff2c 	bl	8000208 <__adddf3>
 80073b0:	4606      	mov	r6, r0
 80073b2:	460f      	mov	r7, r1
 80073b4:	ec47 6b10 	vmov	d0, r6, r7
 80073b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073ba:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 80073be:	f04f 30ff 	mov.w	r0, #4294967295
 80073c2:	40d0      	lsrs	r0, r2
 80073c4:	4206      	tst	r6, r0
 80073c6:	d0f5      	beq.n	80073b4 <round+0x60>
 80073c8:	2201      	movs	r2, #1
 80073ca:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80073ce:	fa02 f404 	lsl.w	r4, r2, r4
 80073d2:	1931      	adds	r1, r6, r4
 80073d4:	bf28      	it	cs
 80073d6:	189b      	addcs	r3, r3, r2
 80073d8:	ea21 0100 	bic.w	r1, r1, r0
 80073dc:	461f      	mov	r7, r3
 80073de:	460e      	mov	r6, r1
 80073e0:	e7e8      	b.n	80073b4 <round+0x60>
 80073e2:	bf00      	nop
 80073e4:	000fffff 	.word	0x000fffff

080073e8 <_init>:
 80073e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ea:	bf00      	nop
 80073ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073ee:	bc08      	pop	{r3}
 80073f0:	469e      	mov	lr, r3
 80073f2:	4770      	bx	lr

080073f4 <_fini>:
 80073f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073f6:	bf00      	nop
 80073f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073fa:	bc08      	pop	{r3}
 80073fc:	469e      	mov	lr, r3
 80073fe:	4770      	bx	lr
