// Seed: 2740196565
module module_0 (
    output wor id_0,
    input uwire id_1,
    input supply1 id_2,
    output wor id_3
);
  localparam id_5 = 1'b0 & "";
  logic id_6;
  always @(posedge id_2) begin : LABEL_0
    id_6 <= #1 1;
  end
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  tri   id_5,
    input  uwire id_6,
    output tri0  id_7
);
  assign id_4 = -1 - id_5;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
