{"vcs1":{"timestamp_begin":1678600476.640845232, "rt":0.27, "ut":0.11, "st":0.07}}
{"vcselab":{"timestamp_begin":1678600476.945843931, "rt":0.25, "ut":0.16, "st":0.03}}
{"link":{"timestamp_begin":1678600477.220507901, "rt":0.22, "ut":0.09, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678600476.403331346}
{"VCS_COMP_START_TIME": 1678600476.403331346}
{"VCS_COMP_END_TIME": 1678600477.484826863}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob2.sv hw5prob2_handout.sv"}
{"vcs1": {"peak_mem": 336148}}
{"stitch_vcselab": {"peak_mem": 222568}}
