ACE. 1998. DSP-C, an extension to ISO/IEC IS 9899:1990. Tech. rep., ACE Associated Compiler Experts bv.
Beemster, M., van Someren, H., Wakker, W., and Banks, W.2005. The Embedded C extension to C. http://www.ddj.com/cpp/184401988.
Bhattacharyya, S., Leupers, R., and Marwedel, P.2000. Software synthesis and code generation for signal processing systems.IEEE Trans. Circ. Syst. II: Anal. Dig. Signal Process. 47, 9.
John Cavazos , Michael F. P. O'Boyle, Automatic Tuning of Inlining Heuristics, Proceedings of the 2005 ACM/IEEE conference on Supercomputing, p.14, November 12-18, 2005[doi>10.1109/SC.2005.14]
Cooper, K. D. and Waterman, T.2003. Investigating adaptive compilation using the MIPSpro compiler. InProceedings of the Symposium of the Los Alamos Computer Science Institute.
Nichael Lynn Cramer, A Representation for the Adaptive Generation of Simple Sequential Programs, Proceedings of the 1st International Conference on Genetic Algorithms, p.183-187, July 01, 1985
Falk, H. and Verma, M.2004. Combined data partitioning and loop nest splitting for energy consumption minimization. InSoftware and Compilers for Embedded Systems, Lecture Notes in Computer Science, vol. 3199, Springer, 137--151.
Stephen Fitzpatrick , Lambert G. L. T. Meertens, An Experimental Assessment of a Stochastic, Anytime, Decentralized, Soft Colourer for Sparse Graphs, Proceedings of the International Symposium on Stochastic Algorithms: Foundations and Applications, p.49-64, December 13-14, 2001
Frederiksen, A., Christiansen, R., Bier, J., and Koch, P.2000. An evaluation of compiler-processor interaction for DSP applications. InProceedings of the 34th IEEE Asilomar Conference on Signals, Systems, and Computers.
G. G. Fursin , M. F. P. O'Boyle , P. M. W. Knijnenburg, Evaluating iterative compilation, Proceedings of the 15th international conference on Languages and Compilers for Parallel Computing, p.362-376, July 25-27, 2002, College Park, MD[doi>10.1007/11596110_24]
Gréwal, G., Coros, S., Morton, A., and Banerji, D.2006. A multi-objective integer linear program for memory assignment in the DSP domain. InProceedings of the IEEE Workshop on Memory Performance Issues (WMPI’06). 21--28.
Gary Gréwal , Tom Wilson , Andrew Morton, An EGA approach to the compile-time assignment of data to multiple memories in digital-signal processors, ACM SIGARCH Computer Architecture News, v.31 n.1, March 2003[doi>10.1145/773365.773371]
JTC1/SC22/WG14. 2004. Programming languages - C - extensions to support embedded processors. Tech. rep., ISO/IEC.
Ko, M.-Y. and Bhattacharyya, S. S.2003. Data partioning for DSP software synthesis. InProceedings of the International Workshop on Software and Compilers for Embedded Systems (SCOPES’03). 344--358.
John R. Koza, Genetic programming: on the programming of computers by means of natural selection, MIT Press, Cambridge, MA, 1992
Lee, C. G.1998. UTDSP benchmark suite. http://www.eecg.toronto.edu/~corinna/DSP/infrastructure/UTDSP.html.
Leupers, R.1998. Novel code optimization techniques for DSPs. InProceedings of the 2nd European DSP Education and Research Conference.
R. Leupers , D. Kotte, Variable partitioning for dual memory bank DSPs, Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference, p.1121-1124, May 07-11, 2001[doi>10.1109/ICASSP.2001.941118]
Sean Luke , Liviu Panait, Lexicographic Parsimony Pressure, Proceedings of the Genetic and Evolutionary Computation Conference, p.829-836, July 09-13, 2002
Alastair Murray , Björn Franke, Fast source-level data assignment to dual memory banks, Proceedings of the 11th international workshop on Software & compilers for embedded systems, March 13-14, 2008, Munich, Germany
Murray, A. and Franke, B.2009. Using genetic programming for source-level data assignment to dual memory banks. InProceedings of the 3rd Workshop on Statistical and Machine Learning Approaches to Architectures and Compilation (SMART’09). 75--89.
Radu Rugina , Martin Rinard, Pointer analysis for multithreaded programs, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.77-90, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301645]
Mazen A. R. Saghir , Paul Chow , Corinna G. Lee, Exploiting dual data-memory banks in digital signal processors, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.234-243, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237193]
Sipkovà, V.2003. Efficient variable allocation to dual memory banks of DSPs. InProceedings of the 7th International Workshop on Software and Compilers for Embedded Systems (SCOPES’03). 359--372.
Mark Stephenson , Saman Amarasinghe , Martin Martin , Una-May O'Reilly, Meta optimization: improving compiler heuristics with machine learning, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781141]
Mark Stephenson , Una-May O'Reilly , Martin C. Martin , Saman Amarasinghe, Genetic programming applied to compiler heuristic optimization, Proceedings of the 6th European conference on Genetic programming, April 14-16, 2003, Essex, UK
Adwin H. Timmer , Marino T.J. Strik , Jef L. van Meerbergen , Jochen A.G. Jess, Conflict modelling and instruction scheduling in code generation for in-house DSP cores, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.593-598, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217595]
Robert P. Wilson , Robert S. French , Christopher S. Wilson , Saman P. Amarasinghe , Jennifer M. Anderson , Steve W. K. Tjiang , Shih-Wei Liao , Chau-Wen Tseng , Mary W. Hall , Monica S. Lam , John L. Hennessy, SUIF: an infrastructure for research on parallelizing and optimizing compilers, ACM SIGPLAN Notices, v.29 n.12, p.31-37, Dec. 1994[doi>10.1145/193209.193217]
