$date
	Wed Dec 24 14:25:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_clock_divider $end
$var wire 1 ! clk_out $end
$var parameter 32 " N $end
$var reg 1 # clk_in $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 # clk_in $end
$var wire 1 $ rst $end
$var parameter 32 % N $end
$var reg 1 ! clk_out $end
$var integer 32 & count [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 %
b100 "
$end
#0
$dumpvars
bx &
1$
0#
x!
$end
#10000
0!
b0 &
1#
#20000
0#
#30000
b1 &
0$
1#
#40000
0#
#50000
b0 &
1!
1#
#60000
0#
#70000
b1 &
1#
#80000
0#
#90000
b0 &
0!
1#
#100000
0#
#110000
b1 &
1#
#120000
0#
#130000
b0 &
1!
1#
#140000
0#
#150000
b1 &
1#
#160000
0#
#170000
b0 &
0!
1#
#180000
0#
#190000
b1 &
1#
#200000
0#
#210000
b0 &
1!
1#
#220000
0#
#230000
b1 &
1#
