<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>How to Use the Power Up Set/Reset (PUR) Global Signal</title><link rel="Prev" href="How%20to%20Use%20the%20Global%20Set/Reset%20(GSR)%20Signal.htm" title="Previous" /><link rel="Next" href="how_to_use_the_tristate_interface_(tsall)_global_signal.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/how_to.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN0ie_002bLzlcSjYlrjaxsXpn0Q" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Hardware%20How-To/how_to_use_the_power_up_set_reset_(pur)_global_signal.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="hardware_how_to.htm#1199427">	Hardware How-To</a> &gt; How to Use the Power Up Set/Reset (PUR) Global Signal</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1199427" class="Heading1"><span></span>How to Use the Power Up Set/Reset (PUR) Global Signal</h2><p id="ww1181521" class="BodyAfterHead"><span></span>This topic provides guidelines and specific instructions for interfacing to the Power Up Set/Reset (PUR) signals of a Lattice FPGA device simulation model for use with all Lattice FPGAs. Details regarding the architecture of global signals are described in the data sheet for each device family. For more information on the PUR library element, see <a href="../../Reference%20Guides/FPGA%20Libraries/pur.htm#ww1402823" title="PUR">PUR</a>. For more information on using Lattice library elements in HDL, see <span class="Hyperlink"><a href="../../User%20Guides/Implementing%20the%20Design/lattice_synthesis_header_libraries.htm#ww1075066" title="Lattice Synthesis Header Libraries">Lattice Synthesis Header Libraries</a></span> topic.</p><h5 id="ww1183722" class="HeadingRunIn"><span></span>About the GSR and PUR Signals</h5><p id="ww1183723" class="BodyAfterHead"><span></span>Both Global Set/Reset (GSR) and PUR are global RESET signals that will initialize the chip to some known reset state. In a given device, GSR has a dedicated input pad; however, PUR is not driven by any external pad. PUR is only activated upon device startup, just after configuration is complete, which is basically power-up of the device. Unlike PUR, the GSR signal can be called at any time during operation to reset the devices initial values. </p><h5 id="ww1181522" class="StepIntro"><span></span>Major items discussed in this topic are as follows:</h5><div id="ww1181524" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Hardware%20How-To/how_to_use_the_power_up_set_reset_(pur)_global_signal.htm#ww1181530" title="How to Use the Power Up Set/Reset (PUR) Global Signal">Using the PUR Library Element</a></span> </div><div id="ww1181526" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Hardware%20How-To/how_to_use_the_power_up_set_reset_(pur)_global_signal.htm#ww1181536" title="How to Use the Power Up Set/Reset (PUR) Global Signal">PUR Verilog HDL Example</a></span></div><div id="ww1181528" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Hardware%20How-To/how_to_use_the_power_up_set_reset_(pur)_global_signal.htm#ww1183487" title="How to Use the Power Up Set/Reset (PUR) Global Signal">PUR VHDL Example</a></span></div><h5 id="ww1181530" class="HeadingRunIn"><span></span>Using the PUR Library Element</h5><p id="ww1181531" class="BodyAfterHead"><span></span>The Power Up Set/Reset (PUR) signal is activated during device configuration and is driven by internal circuitry. PUR is often used in the context of a system-level simulation where the power up control of the PC board is verified. You can model the behavior of this signal by adding the PUR library element to your test fixture. When the PUR input port is driven all register elements of the design will respond as if a global set/reset was asserted. PUR is in an active LOW state by default.</p><p id="ww1181532" class="Body"><span></span>You commonly instantiate the PUR element in the test fixture with the instance name PUR_INST. </p><p id="ww1181533" class="Body"><span></span><span class="GUI">Note</span>: Verilog simulations will produce errors if there are library elements in your design that require the instantiation of GSR, PUR, and TSALL elements and they are not present. For Verilog designs, you must instantiate the PUR and GSR elements in their top-level netlists with instance names PUR_INST and GSR_INST respectively if the design contains any instantiation of library elements which are affected by GSR.</p><p id="ww1181534" class="Body"><span></span>The examples below shows proper syntax for instantiating a PUR element in Verilog HDL or VHDL. </p><h5 id="ww1181536" class="HeadingRunIn"><span></span>PUR Verilog HDL Examples </h5><pre id="ww1183178" class="Code">PUR &nbsp;&nbsp;&nbsp;&nbsp;PUR_INST (.PUR (&lt;powerup reset sig&gt;));</pre><p id="ww1183501" class="Body"><span></span>The PUR element instantiation below also shows a parameter called RST_PULSE with a value of 10 ns that is used to set the required reset pulse length. You can pass a required numerical value such as 10 ns or 100 ns. If you do not specify this parameter, by default it will be set at 1 ns. </p><pre id="ww1183554" class="Code">PUR &nbsp;&nbsp;&nbsp;&nbsp;PUR_INST (.PUR (&lt;powerup reset sig&gt;));<br />defparam PUR_INST.RST_PULSE = 10;</pre><pre id="ww1183882" class="Code">&nbsp;</pre><h5 id="ww1183487" class="HeadingRunIn"><span></span>PUR VHDL Examples </h5><p id="ww1183840" class="Body" style="vertical-align: baseline"><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline">PUR_INST: &nbsp;&nbsp;PUR port map (PUR=&gt;&lt;powerup reset sig&gt;);</span></p><p id="ww1183873" class="Body"><span></span>As shown in the Verilog PUR example, this VHDL PUR element instantiation below also shows a parameter called RST_PULSE with a value of 10 ns that is used to set the required reset pulse length. </p><pre id="ww1183850" class="Code">PUR_INST : PUR</pre><pre id="ww1183851" class="Code">generic map (RST_PULSE =&gt; 10)</pre><pre id="ww1183848" class="Code">port map (PUR =&gt; &lt;signal&gt;);</pre><p id="ww1183843" class="Body"><span></span><span class="GUI">Note</span>: PUR library elements should be used as part of a Verilog test fixture or VHDL test bench to model power up set/reset only. PUR library elements can not interface to a signal of the FPGA design itself. &nbsp;</p><h5 id="ww1181543" class="HeadingRunIn"><span></span>References</h5><p id="ww1181544" class="BodyAfterHead"><span></span>For more information refer to the following documentation. </p><div id="ww1181545" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>PUR library element description in <a href="../../Reference%20Guides/FPGA%20Libraries/pur.htm#ww1402823" title="PUR">PUR</a>. </div><h5 id="ww1216230" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1216235" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="color: #196bff; font-size: 10.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><a href="../../Reference%20Guides/Hardware%20How-To/hardware_how_to.htm#ww1217682" title="Hardware How-To">Hardware How-To</a></span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>