// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition"

// DATE "11/11/2012 18:16:33"

module 	active_transfer_library (
	bc_out,
	UC_IN,
	aa,
	bc_in,
	bd_inout,
	UC_OUT);
output 	[2:0] bc_out;
output 	[23:0] UC_IN;
input 	[1:0] aa;
input 	[1:0] bc_in;
inout 	[7:0] bd_inout;
input 	[21:0] UC_OUT;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[3] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[4] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[5] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[6] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[7] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~5 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~5 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~10 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~10 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~15 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~15 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~20 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~20 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~25 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~25 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~30 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~30 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~30 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~35 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~35 ;
wire \bd_inout[0]~0 ;
wire \bd_inout[1]~1 ;
wire \bd_inout[2]~2 ;
wire \bd_inout[3]~3 ;
wire \bd_inout[4]~4 ;
wire \bd_inout[5]~5 ;
wire \bd_inout[6]~6 ;
wire \bd_inout[7]~7 ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~0 ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~0 ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[0]~1 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|next~12 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|state[6] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|state[7] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WideOr2~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~2 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~37 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~39 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~39COUT1_50 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~34 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~34COUT1_52 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~27 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~29 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~29COUT1_54 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~22 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~24 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~24COUT1_56 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~17 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~19 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~12 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~14 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~14COUT1_58 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~7 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~0 ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~9 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~9COUT1_60 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~7 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~4 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~3 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~2 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~1 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~37 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~37COUT1_48 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~32 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~32COUT1_50 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~27 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~27COUT1_52 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~22 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~22COUT1_54 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~17 ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~6 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~5 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~12 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~12COUT1_56 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~7 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~7COUT1_58 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~15 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~20 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~25 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~30 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~35 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37COUT1_48 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32COUT1_50 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27COUT1_52 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22COUT1_54 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~17 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~5 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~10 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12COUT1_56 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7COUT1_58 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|state[4] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~5 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~1 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~32 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~13 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0 ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0 ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|state[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~1 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~7 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~8 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~9 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~10 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|state[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~1 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~1COUT1_25 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~3 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~3COUT1_27 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~5 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~5COUT1_29 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~7 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~7COUT1_31 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]~9 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~11 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~11COUT1_33 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~13 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~13COUT1_35 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~1 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Selector8~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32COUT1_42 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~27 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~27COUT1_44 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~22 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~22COUT1_46 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~17 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~12 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~12COUT1_48 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~7 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~7COUT1_50 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~15 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~20 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~25 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37COUT1_48 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32COUT1_50 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27COUT1_52 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22COUT1_54 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~5 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~10 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12COUT1_56 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7COUT1_58 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|next~13 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|state[5] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[3]~7 ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~2 ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6] ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~0 ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[0]~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[1]~1 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[2]~2 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[3]~3 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[4]~4 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[5]~5 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[6]~6 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[7]~7 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[3] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[8]~8 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[4] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[9]~9 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[5] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[10]~10 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[11]~11 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[12]~12 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[13]~13 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[3] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[14]~14 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[4] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[15]~15 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[5] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[16]~16 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[6] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[17]~17 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[7] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[18]~18 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[19]~19 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[20]~20 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[21]~21 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~23 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3 ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[0] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[1] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[2] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[3] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[4] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[6] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7] ;
wire \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[7] ;
wire [7:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE ;
wire [2:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device ;
wire [7:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count ;
wire [2:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device ;
wire [7:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor ;
wire [7:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device ;
wire [7:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device ;
wire [7:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device ;
wire [3:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter ;
wire [7:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|state ;
wire [2:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address ;
wire [2:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command ;
wire [7:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length ;
wire [7:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload ;
wire [7:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux ;
wire [7:0] \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE ;
wire [8:0] \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state ;
wire [23:0] \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN ;

wire [0:0] __ALT_INV__aa;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|__ALT_INV__USB_WR ;
wire \ft_245_state_machine:FT_245_STATE_MACHINE_INST|__ALT_INV__USB_RD_N~1 ;

wire gnd;
wire vcc;

assign gnd = 1'b0;
assign vcc = 1'b1;

assign __ALT_INV__aa[0] = ~ aa[0];
assign \ft_245_state_machine:FT_245_STATE_MACHINE_INST|__ALT_INV__USB_WR  = ~ \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR ;
assign \ft_245_state_machine:FT_245_STATE_MACHINE_INST|__ALT_INV__USB_RD_N~1  = ~ \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1 ;

maxii_io \bd_inout[0]~I (
	.datain(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[0] ),
	.oe(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ),
	.combout(\bd_inout[0]~0 ),
	.padio(bd_inout[0]));
defparam \bd_inout[0]~I .operation_mode = "bidir";

maxii_io \bd_inout[1]~I (
	.datain(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[1] ),
	.oe(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ),
	.combout(\bd_inout[1]~1 ),
	.padio(bd_inout[1]));
defparam \bd_inout[1]~I .operation_mode = "bidir";

maxii_io \bd_inout[2]~I (
	.datain(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[2] ),
	.oe(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ),
	.combout(\bd_inout[2]~2 ),
	.padio(bd_inout[2]));
defparam \bd_inout[2]~I .operation_mode = "bidir";

maxii_io \bd_inout[3]~I (
	.datain(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[3] ),
	.oe(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ),
	.combout(\bd_inout[3]~3 ),
	.padio(bd_inout[3]));
defparam \bd_inout[3]~I .operation_mode = "bidir";

maxii_io \bd_inout[4]~I (
	.datain(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[4] ),
	.oe(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ),
	.combout(\bd_inout[4]~4 ),
	.padio(bd_inout[4]));
defparam \bd_inout[4]~I .operation_mode = "bidir";

maxii_io \bd_inout[5]~I (
	.datain(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5] ),
	.oe(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ),
	.combout(\bd_inout[5]~5 ),
	.padio(bd_inout[5]));
defparam \bd_inout[5]~I .operation_mode = "bidir";

maxii_io \bd_inout[6]~I (
	.datain(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[6] ),
	.oe(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ),
	.combout(\bd_inout[6]~6 ),
	.padio(bd_inout[6]));
defparam \bd_inout[6]~I .operation_mode = "bidir";

maxii_io \bd_inout[7]~I (
	.datain(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[7] ),
	.oe(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ),
	.combout(\bd_inout[7]~7 ),
	.padio(bd_inout[7]));
defparam \bd_inout[7]~I .operation_mode = "bidir";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~I (
	.clk(aa[1]),
	.datac(bc_in[1]),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~I .lut_mask = "0F0F";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~0_I (
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7] ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~0 ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~0_I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~0_I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~0_I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~0_I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~0_I .lut_mask = "3222";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~0_I .output_mode = "comb_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~0_I (
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7] ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6] ),
	.datad(bc_in[0]),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~0 ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~0_I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~0_I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~0_I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~0_I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~0_I .lut_mask = "2200";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~0_I .output_mode = "comb_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0_I (
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0_I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0_I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0_I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0_I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0_I .lut_mask = "FFCC";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0_I .output_mode = "comb_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0] ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~0 ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~I .lut_mask = "FCF8";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~I (
	.clk(aa[1]),
	.dataa(bc_in[0]),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~0 ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~I .lut_mask = "C0E0";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7]~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7] ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7] ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7]~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7]~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7]~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7]~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7]~I .lut_mask = "C0EA";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7]~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[0]~1_I (
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[0]~1 ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[0]~1_I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[0]~1_I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[0]~1_I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[0]~1_I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[0]~1_I .lut_mask = "A0A0";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[0]~1_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|next~12_I (
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[5] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|next~12 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next~12_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next~12_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next~12_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next~12_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next~12_I .lut_mask = "0404";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next~12_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|state[6]~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|WRITE_READY~0 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[6] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[5] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[6] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[6]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[6]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[6]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[6]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[6]~I .lut_mask = "AE0C";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[6]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|state[7]~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[6] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[7] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[7]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[7]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[7]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[7]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[7]~I .lut_mask = "A0A0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[7]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[7] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg~I .lut_mask = "FF0A";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg ),
	.datab(UC_OUT[19]),
	.datac(UC_OUT[21]),
	.datad(UC_OUT[20]),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0_I .lut_mask = "5554";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0] ),
	.datac(UC_OUT[21]),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1] ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WideOr2~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2]~I .lut_mask = "555A";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2] ),
	.datac(UC_OUT[20]),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22 ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~23 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1]~I .lut_mask = "4000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2] ),
	.datac(UC_OUT[19]),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0]~I .lut_mask = "1212";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~2_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[4] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~2 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~2_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~2_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~2_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~2_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~2_I .lut_mask = "A0E0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~2_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~37_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~37 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~39 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~37_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~37_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~37_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~37_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~37_I .lut_mask = "33CC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~37_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~37 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~I .lut_mask = "C0EA";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~32_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~39 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~32 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~34 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~32_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~32_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~32_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~32_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~32_I .lut_mask = "3C3F";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~32_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~27_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~34 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~27 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~29 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~27_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~27_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~27_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~27_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~27_I .lut_mask = "A50A";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~27_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~27 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2]~I .lut_mask = "F222";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~22_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~29 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~22 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~24 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~22_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~22_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~22_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~22_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~22_I .lut_mask = "5A5F";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~22_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~22 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3]~I .lut_mask = "BA30";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~17_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~24 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~17 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~19 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~17_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~17_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~17_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~17_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~17_I .lut_mask = "C30C";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~17_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~17 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4]~I .lut_mask = "CE0A";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~12_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~19 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~12 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~14 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~12_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~12_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~12_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~12_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~12_I .lut_mask = "5A5F";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~12_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~12 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5]~I .lut_mask = "AE0C";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~7_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~14 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~7 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~9 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~7_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~7_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~7_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~7_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~7_I .lut_mask = "C30C";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~7_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~7 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6]~I .lut_mask = "F444";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~0_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~0_I .lut_mask = "0001";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~0 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1_I .lut_mask = "0050";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|state[3]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[3]~2 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[3]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[3]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[3]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[3]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[3]~I .lut_mask = "F8FC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[3]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~0_I (
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[0] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~0_I .lut_mask = "FFF0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~0_I .output_mode = "comb_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]~I (
	.clk(aa[1]),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]~I .lut_mask = "00F0";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2]~I (
	.datab(\bd_inout[2]~2 ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2]~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2]~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2]~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2]~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2]~I .lut_mask = "CFC0";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1] ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2]~I .lut_mask = "0040";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2]~I .output_mode = "reg_and_comb";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1]~I (
	.datab(\bd_inout[1]~1 ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1]~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1]~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1]~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1]~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1]~I .lut_mask = "CFC0";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0] ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~7 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1]~I .lut_mask = "CCC4";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1]~I .output_mode = "reg_and_comb";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0]~I (
	.datab(\bd_inout[0]~0 ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0]~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0]~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0]~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0]~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0]~I .lut_mask = "CFC0";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2_I .lut_mask = "C000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2 ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0]~I .lut_mask = "1216";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~0 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~I .lut_mask = "F888";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12_I .lut_mask = "00CE";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~0_I (
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~9 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~0_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~0_I .lut_mask = "0FF0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0]~12 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~0 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7]~I .lut_mask = "AE0C";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7]~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7]~I (
	.dataa(\bd_inout[7]~7 ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7]~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7]~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7]~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7]~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7]~I .lut_mask = "AFA0";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[7]~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2 ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~7 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[7] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[7]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[7]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[7]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[7]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[7]~I .lut_mask = "AACC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[7]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0_I (
	.datab(aa[0]),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0_I .lut_mask = "CC00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7]~I (
	.clk(aa[1]),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~7 ),
	.aclr(gnd),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[4]~I (
	.clk(aa[1]),
	.datab(\bd_inout[4]~4 ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[4] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[4]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[4]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[4]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[4]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[4]~I .lut_mask = "CFC0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[4]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[4]~I (
	.clk(aa[1]),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2 ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~4 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[4] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[4]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[4]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[4]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[4]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[4]~I .lut_mask = "F0CC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[4]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4]~I (
	.clk(aa[1]),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~4 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4]~I .lut_mask = "0000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[3]~I (
	.clk(aa[1]),
	.dataa(\bd_inout[3]~3 ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[3] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[3]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[3]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[3]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[3]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[3]~I .lut_mask = "AFA0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[3]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[3]~I (
	.clk(aa[1]),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2 ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~3 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[3] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[3]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[3]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[3]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[3]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[3]~I .lut_mask = "F0CC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[3]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3]~I (
	.clk(aa[1]),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~3 ),
	.aclr(gnd),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[2]~I (
	.clk(aa[1]),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2 ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~2 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[2]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[2]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[2]~I .lut_mask = "CCF0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[2]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2]~I (
	.clk(aa[1]),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~2 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2]~I .lut_mask = "0000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[1]~I (
	.clk(aa[1]),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2 ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~1 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[1]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[1]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[1]~I .lut_mask = "F0CC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[1]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1]~I (
	.clk(aa[1]),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~1 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1]~I .lut_mask = "0000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[0]~I (
	.clk(aa[1]),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2 ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[0]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[0]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[0]~I .lut_mask = "CCF0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[0]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~I (
	.clk(aa[1]),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~0 ),
	.aclr(gnd),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~35_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~35 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~37 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~35_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~35_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~35_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~35_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~35_I .lut_mask = "33CC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~35_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~30_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[1] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~37 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~30 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~32 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~30_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~30_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~30_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~30_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~30_I .lut_mask = "C303";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~30_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~25_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[2] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~32 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~25 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~27 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~25_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~25_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~25_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~25_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~25_I .lut_mask = "A50A";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~25_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~20_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[3] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~27 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~20 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~22 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~20_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~20_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~20_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~20_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~20_I .lut_mask = "3C3F";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~20_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~15_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[4] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~22 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~15 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~17 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~15_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~15_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~15_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~15_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~15_I .lut_mask = "C30C";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~15_I .output_mode = "comb_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6]~I (
	.dataa(\bd_inout[6]~6 ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6]~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6]~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6]~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6]~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6]~I .lut_mask = "AFA0";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[6]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2 ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~6 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[6] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[6]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[6]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[6]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[6]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[6]~I .lut_mask = "F0AA";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[6]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6]~I (
	.clk(aa[1]),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~6 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6]~I .lut_mask = "0000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[5]~I (
	.clk(aa[1]),
	.datab(\bd_inout[5]~5 ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[5] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[5]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[5]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[5]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[5]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[5]~I .lut_mask = "CFC0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[5]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[5]~I (
	.clk(aa[1]),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~2 ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~5 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[5] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[5]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[5]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[5]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[5]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[5]~I .lut_mask = "CCF0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[5]~I .output_mode = "reg_and_comb";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5]~I (
	.clk(aa[1]),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length~5 ),
	.aclr(gnd),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[0]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~10_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[5] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~17 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~10 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~12 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~10_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~10_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~10_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~10_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~10_I .lut_mask = "3C3F";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~10_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~5_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[6] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~12 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~5 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~7 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~5_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~5_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~5_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~5_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~5_I .lut_mask = "C30C";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~5_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~0_I (
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_to_device[7] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~7 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~0_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~0_I .lut_mask = "0FF0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~35 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~35 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37_I .lut_mask = "FF44";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~30 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~37 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~30 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32_I .lut_mask = "FF2B";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[2] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~25 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~32 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~25 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27_I .lut_mask = "FF2B";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[3] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~20 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~27 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~20 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22_I .lut_mask = "FF4D";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~17_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[4] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~15 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~22 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~15 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~17 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~17_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~17_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~17_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~17_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~17_I .lut_mask = "FF2B";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~17_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~10 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[5] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~17 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~10 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12_I .lut_mask = "FF2B";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[6] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~5 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~12 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~5 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7_I .lut_mask = "FF2B";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[7] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add4~0 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~7 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0_I .lut_mask = "C0FC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|state[4]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0 ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[4]~0 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[4] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[4] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[4]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[4]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[4]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[4]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[4]~I .lut_mask = "3130";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[4]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~0_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~0_I .lut_mask = "AFEF";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~0 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~I .lut_mask = "88F8";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0_I .lut_mask = "30F0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[4] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2_I .lut_mask = "0020";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~5_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[0] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count_reg ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan4~0 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~5 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~5_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~5_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~5_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~5_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~5_I .lut_mask = "0105";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~5_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~1_I (
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~1 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~1_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~1_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~1_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~1_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~1_I .lut_mask = "0F00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~1_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~5 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~1 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6_I .lut_mask = "FFFE";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~13_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|block_read_byte ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~32 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~2 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~13 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~13_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~13_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~13_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~13_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~13_I .lut_mask = "F040";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~13_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add3~6 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~13 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~I .lut_mask = "EEE2";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0_I (
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[0] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0_I .lut_mask = "0022";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[1] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3_I .lut_mask = "4000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|state[2]~I (
	.clk(aa[1]),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~3 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[2]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[2]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[2]~I .lut_mask = "FCCC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[2]~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg~I .lut_mask = "5D08";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0_I (
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0 ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0_I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0_I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0_I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0_I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0_I .lut_mask = "C0C0";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0_I .output_mode = "comb_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~I .lut_mask = "AF88";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2]~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2] ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2]~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2]~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2]~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2]~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2]~I .lut_mask = "FF50";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2]~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0 ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0_I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0_I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0_I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0_I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0_I .lut_mask = "3232";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0_I .output_mode = "comb_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~I (
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0 ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~I .lut_mask = "3330";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|state[1]~I (
	.clk(aa[1]),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[0] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[1]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[1]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[1]~I .lut_mask = "00CC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[1]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[1] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_byte~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0_I .lut_mask = "8AAA";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~0_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host_reg ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[7] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~0_I .lut_mask = "5F5F";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~1_I (
	.dataa(UC_OUT[20]),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host ),
	.datac(UC_OUT[21]),
	.datad(UC_OUT[19]),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~1 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~1_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~1_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~1_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~1_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~1_I .lut_mask = "FFDF";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~1_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~0 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~1 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~I .lut_mask = "ECA0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~8_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[0] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~7 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~8 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~8_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~8_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~8_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~8_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~8_I .lut_mask = "FFF1";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~8_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~9_I (
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[4] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan6~0 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~8 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~9 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~9_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~9_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~9_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~9_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~9_I .lut_mask = "D5C0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~9_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~10_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|always7~0 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|byte_count[1] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~9 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~10 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~10_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~10_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~10_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~10_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~10_I .lut_mask = "FF08";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~10_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|state[0]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[7] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|WideOr2~0 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|next[0]~10 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[0]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[0]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[0]~I .lut_mask = "005D";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[0]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[0] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[5] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[7] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg~I .lut_mask = "0CAC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0_I (
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[5] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0_I .lut_mask = "F0FF";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[0] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[5] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux_reg ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[7] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16_I .lut_mask = "0D5D";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~I (
	.clk(aa[1]),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0] ),
	.aclr(__ALT_INV__aa[0]),
	.sclr(\endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0 ),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0] ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~1 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~I .lut_mask = "33CC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~I (
	.clk(aa[1]),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.aclr(__ALT_INV__aa[0]),
	.sclr(\endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0 ),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0]~1 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~3 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~I .lut_mask = "3C3F";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~I (
	.clk(aa[1]),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2] ),
	.aclr(__ALT_INV__aa[0]),
	.sclr(\endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0 ),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1]~3 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2] ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~5 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~I .lut_mask = "C30C";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3] ),
	.aclr(__ALT_INV__aa[0]),
	.sclr(\endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0 ),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~5 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3] ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~7 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~I .lut_mask = "5A5F";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4] ),
	.aclr(__ALT_INV__aa[0]),
	.sclr(\endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0 ),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3]~7 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4] ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]~9 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]~I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]~I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]~I .lut_mask = "A50A";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5] ),
	.aclr(__ALT_INV__aa[0]),
	.sclr(\endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0 ),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4]~9 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5] ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~11 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~I .lut_mask = "5A5F";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6] ),
	.aclr(__ALT_INV__aa[0]),
	.sclr(\endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0 ),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5]~11 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6] ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~13 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~I .lut_mask = "A50A";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7]~I (
	.clk(aa[1]),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7] ),
	.aclr(__ALT_INV__aa[0]),
	.sclr(\endpoint_registers:ENDPOINT_REGISTERS_INST|always3~0 ),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2]~16 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6]~13 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7]~I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7]~I .lut_mask = "3C3C";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~1_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~1 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~1_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~1_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~1_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~1_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~1_I .lut_mask = "0001";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~1_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~1 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2_I .lut_mask = "0404";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Selector8~0_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Selector8~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Selector8~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Selector8~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Selector8~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Selector8~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Selector8~0_I .lut_mask = "707C";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Selector8~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7]~I (
	.clk(aa[1]),
	.datad(UC_OUT[18]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~30 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32_I .lut_mask = "FFAA";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~25_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[2] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~32 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~25 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~27 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~25_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~25_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~25_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~25_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~25_I .lut_mask = "C303";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~25_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~20_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[3] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~27 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~20 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~22 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~20_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~20_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~20_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~20_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~20_I .lut_mask = "5AAF";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~20_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~15_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[4] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~22 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~15 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~17 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~15_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~15_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~15_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~15_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~15_I .lut_mask = "C303";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~15_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~10_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[5] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~17 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~10 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~12 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~10_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~10_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~10_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~10_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~10_I .lut_mask = "3CCF";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~10_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~5_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[6] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~12 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~5 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~7 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~5_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~5_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~5_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~5_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~5_I .lut_mask = "A505";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~5_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~0_I (
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[7] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~7 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~0_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~0_I .lut_mask = "0FF0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4]~I (
	.clk(aa[1]),
	.datad(UC_OUT[15]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3]~I (
	.clk(aa[1]),
	.datad(UC_OUT[14]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2]~I (
	.clk(aa[1]),
	.datad(UC_OUT[13]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1]~I (
	.clk(aa[1]),
	.datad(UC_OUT[12]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0]~I (
	.clk(aa[1]),
	.datac(UC_OUT[11]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0]~I .lut_mask = "F0F0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~35 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37_I .lut_mask = "FF44";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~37 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~30 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32_I .lut_mask = "FF17";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~25 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~32 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~25 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27_I .lut_mask = "FF2B";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~20 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~27 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~20 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22_I .lut_mask = "FF2B";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~15 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~22 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~15 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17_I .lut_mask = "FF2B";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6]~I (
	.clk(aa[1]),
	.datad(UC_OUT[17]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5]~I (
	.clk(aa[1]),
	.datad(UC_OUT[16]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~10 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~17 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~10 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12_I .lut_mask = "FF4D";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~5 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6] ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~12 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~5 ),
	.cout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7_I .operation_mode = "arithmetic";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7_I .lut_mask = "FF4D";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7_I .output_mode = "none";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~0_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|Add1~0 ),
	.cin(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~7 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~0_I .sum_lutc_input = "cin";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~0_I .lut_mask = "C0FC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|Selector8~0 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|LessThan2~0 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte~I .lut_mask = "2707";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22_I (
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_data_byte ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[7] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22_I .lut_mask = "0F00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|next~13_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[0] ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_to_host ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|next~13 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next~13_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next~13_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next~13_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next~13_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next~13_I .lut_mask = "1100";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|next~13_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|state[5]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|next~12 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~22 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|next~13 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|WideOr2~0 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[5] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[5]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[5]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[5]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[5]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[5]~I .lut_mask = "FEFA";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|state[5]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[5] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN~I .lut_mask = "3704";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[3]~7_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[3]~7 ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[3]~7_I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[3]~7_I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[3]~7_I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[3]~7_I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[3]~7_I .lut_mask = "0505";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[3]~7_I .output_mode = "comb_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3]~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3] ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[2] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[3]~7 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3] ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3]~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3]~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3]~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3]~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3]~I .lut_mask = "EAC0";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3]~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4]~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[3] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[2] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4] ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4]~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4]~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4]~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4]~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4]~I .lut_mask = "A8A8";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4]~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0]~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[0]~1 ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~2 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0] ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0]~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0]~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0]~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0]~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0]~I .lut_mask = "0051";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0]~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~2_I (
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~2 ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~2_I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~2_I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~2_I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~2_I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~2_I .lut_mask = "000F";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~2_I .output_mode = "comb_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6]~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6] ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|next~2 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_EN ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6] ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6]~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6]~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6]~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6]~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6]~I .lut_mask = "C0EA";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6]~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg~I .lut_mask = "EEEC";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~0_I (
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[7] ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_txe_n_reg ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0] ),
	.datad(bc_in[0]),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~0 ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~0_I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~0_I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~0_I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~0_I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~0_I .lut_mask = "2705";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~0_I .output_mode = "comb_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~I (
	.clk(aa[1]),
	.dataa(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|write_complete_reg ),
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[6] ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~0 ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~I .lut_mask = "C8F8";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR~I .output_mode = "reg_only";

maxii_lcell \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1_I (
	.datab(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1 ),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ),
	.datad(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[4] ),
	.combout(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1 ));
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1_I .operation_mode = "normal";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1_I .synch_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1_I .register_cascade_mode = "off";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1_I .sum_lutc_input = "datac";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1_I .lut_mask = "F0F3";
defparam \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg~I .lut_mask = "2E2E";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0]~I (
	.clk(aa[1]),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0] ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0]~I .lut_mask = "000F";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1]~I (
	.clk(aa[1]),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[0] ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1]~I .lut_mask = "0F00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_counter[1] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in_reg ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in~I .lut_mask = "7730";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1_I .lut_mask = "CC00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~I (
	.clk(aa[1]),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[0]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[1]~I (
	.clk(aa[1]),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[1]~1 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[1]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[1]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[1]~I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[1]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[2]~I (
	.clk(aa[1]),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[2]~2 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[2]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[2]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[2]~I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[2]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[3]~I (
	.clk(aa[1]),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[3]~3 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[3] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[3]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[3]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[3]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[3]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[3]~I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[3]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[4]~I (
	.clk(aa[1]),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[4]~4 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[4] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[4]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[4]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[4]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[4]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[4]~I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[4]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[5]~I (
	.clk(aa[1]),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[5]~5 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[5] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[5]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[5]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[5]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[5]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[5]~I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[5]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[6]~I (
	.clk(aa[1]),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[6]~6 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[6] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[6]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[6]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[6]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[6]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[6]~I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[6]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[7]~I (
	.clk(aa[1]),
	.datac(\ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[0]~1 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[7]~7 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[7] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[7]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[7]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[7]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[7]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[7]~I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_payload[7]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0_I .lut_mask = "1020";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~I (
	.clk(aa[1]),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[3] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[8]~8 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[1]~I (
	.clk(aa[1]),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[4] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[9]~9 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[1]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[1]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[1]~I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[1]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[2]~I (
	.clk(aa[1]),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[5] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[0]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[10]~10 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[2]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[2]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[2]~I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_address[2]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[11]~11_I (
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[0] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[11]~11 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[11]~11_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[11]~11_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[11]~11_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[11]~11_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[11]~11_I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[11]~11_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[12]~12_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[1] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[12]~12 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[12]~12_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[12]~12_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[12]~12_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[12]~12_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[12]~12_I .lut_mask = "C0C0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[12]~12_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[13]~13_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[2] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[13]~13 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[13]~13_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[13]~13_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[13]~13_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[13]~13_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[13]~13_I .lut_mask = "AA00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[13]~13_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[14]~14_I (
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[3] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[14]~14 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[14]~14_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[14]~14_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[14]~14_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[14]~14_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[14]~14_I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[14]~14_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[15]~15_I (
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[4] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[15]~15 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[15]~15_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[15]~15_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[15]~15_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[15]~15_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[15]~15_I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[15]~15_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[16]~16_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[5] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[16]~16 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[16]~16_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[16]~16_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[16]~16_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[16]~16_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[16]~16_I .lut_mask = "AA00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[16]~16_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[17]~17_I (
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[6] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[17]~17 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[17]~17_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[17]~17_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[17]~17_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[17]~17_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[17]~17_I .lut_mask = "C0C0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[17]~17_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[18]~18_I (
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_length[7] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[18]~18 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[18]~18_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[18]~18_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[18]~18_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[18]~18_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[18]~18_I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[18]~18_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0_I .lut_mask = "1060";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~I (
	.clk(aa[1]),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2] ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~I .lut_mask = "0033";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[19]~19_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[19]~19 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[19]~19_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[19]~19_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[19]~19_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[19]~19_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[19]~19_I .lut_mask = "AA00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[19]~19_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[1]~I (
	.clk(aa[1]),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2] ),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[1]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[1]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[1]~I .lut_mask = "00CC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[1]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[20]~20_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[1] ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[20]~20 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[20]~20_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[20]~20_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[20]~20_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[20]~20_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[20]~20_I .lut_mask = "AA00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[20]~20_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[2]~I (
	.clk(aa[1]),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.aclr(__ALT_INV__aa[0]),
	.sload(vcc),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[0]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[21]~21 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[2]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[2]~I .sum_lutc_input = "qfbk";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[2]~I .lut_mask = "F000";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|uc_in_command[2]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22]~I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|Equal6~1 ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[3] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|reset_uc_in ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN~23 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22]~I .lut_mask = "FF40";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22]~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy~I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[0] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|state[5] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy~I .lut_mask = "AA88";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy~I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0]~I (
	.clk(aa[1]),
	.datad(UC_OUT[8]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0]~I (
	.clk(aa[1]),
	.datad(UC_OUT[0]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3_I (
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~2 ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[0] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~0 ),
	.combout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3 ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3_I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3_I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3_I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3_I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3_I .lut_mask = "BFB7";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3_I .output_mode = "comb_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[0]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.aclr(__ALT_INV__aa[0]),
	.sload(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[0] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[0]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[0]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[0]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[0]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[0]~I .lut_mask = "AACC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[0]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1]~I (
	.clk(aa[1]),
	.datac(UC_OUT[9]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1]~I .lut_mask = "F0F0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1]~I (
	.clk(aa[1]),
	.datac(UC_OUT[1]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1]~I .lut_mask = "F0F0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[1]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.aclr(__ALT_INV__aa[0]),
	.sload(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[1] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[1]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[1]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[1]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[1]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[1]~I .lut_mask = "AACC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[1]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2]~I (
	.clk(aa[1]),
	.datad(UC_OUT[10]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2]~I (
	.clk(aa[1]),
	.datad(UC_OUT[2]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[2]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.aclr(__ALT_INV__aa[0]),
	.sload(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[2] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[2]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[2]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[2]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[2]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[2]~I .lut_mask = "AACC";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[2]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3]~I (
	.clk(aa[1]),
	.datac(UC_OUT[3]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3]~I .lut_mask = "F0F0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[3]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[0] ),
	.aclr(__ALT_INV__aa[0]),
	.sload(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[3] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[3]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[3]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[3]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[3]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[3]~I .lut_mask = "BB88";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[3]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4]~I (
	.clk(aa[1]),
	.datac(UC_OUT[4]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4]~I .lut_mask = "F0F0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[4]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[1] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4] ),
	.aclr(__ALT_INV__aa[0]),
	.sload(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[4] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[4]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[4]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[4]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[4]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[4]~I .lut_mask = "EE22";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[4]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5]~I (
	.clk(aa[1]),
	.datac(UC_OUT[5]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5]~I .lut_mask = "F0F0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5] ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|command_from_device[2] ),
	.aclr(__ALT_INV__aa[0]),
	.sload(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~I .synch_mode = "on";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~I .lut_mask = "BB88";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6]~I (
	.clk(aa[1]),
	.datac(UC_OUT[6]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6]~I .lut_mask = "F0F0";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[6]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[6] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[6]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[6]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[6]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[6]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[6]~I .lut_mask = "CACF";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[6]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7]~I (
	.clk(aa[1]),
	.datad(UC_OUT[7]),
	.aclr(__ALT_INV__aa[0]),
	.ena(\endpoint_registers:ENDPOINT_REGISTERS_INST|always0~0 ),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7]~I .lut_mask = "FF00";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7]~I .output_mode = "reg_only";

maxii_lcell \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[7]~I (
	.clk(aa[1]),
	.dataa(\endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7] ),
	.datab(\endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7] ),
	.datac(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[5]~3 ),
	.datad(\endpoint_registers:ENDPOINT_REGISTERS_INST|write_control_mux[1] ),
	.aclr(__ALT_INV__aa[0]),
	.regout(\endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[7] ));
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[7]~I .operation_mode = "normal";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[7]~I .synch_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[7]~I .register_cascade_mode = "off";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[7]~I .sum_lutc_input = "datac";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[7]~I .lut_mask = "CACF";
defparam \endpoint_registers:ENDPOINT_REGISTERS_INST|WRITE_BYTE[7]~I .output_mode = "reg_only";

assign bc_out[0] = gnd;

assign bc_out[1] = ~ \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR ;

assign bc_out[2] = ~ \ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N~1 ;

assign UC_IN[0] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[0]~0 ;

assign UC_IN[1] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[1]~1 ;

assign UC_IN[2] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[2]~2 ;

assign UC_IN[3] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[3]~3 ;

assign UC_IN[4] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[4]~4 ;

assign UC_IN[5] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[5]~5 ;

assign UC_IN[6] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[6]~6 ;

assign UC_IN[7] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[7]~7 ;

assign UC_IN[8] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[8]~8 ;

assign UC_IN[9] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[9]~9 ;

assign UC_IN[10] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[10]~10 ;

assign UC_IN[11] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[11]~11 ;

assign UC_IN[12] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[12]~12 ;

assign UC_IN[13] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[13]~13 ;

assign UC_IN[14] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[14]~14 ;

assign UC_IN[15] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[15]~15 ;

assign UC_IN[16] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[16]~16 ;

assign UC_IN[17] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[17]~17 ;

assign UC_IN[18] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[18]~18 ;

assign UC_IN[19] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[19]~19 ;

assign UC_IN[20] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[20]~20 ;

assign UC_IN[21] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[21]~21 ;

assign UC_IN[22] = \endpoint_registers:ENDPOINT_REGISTERS_INST|UC_IN[22] ;

assign UC_IN[23] = \endpoint_registers:ENDPOINT_REGISTERS_INST|transfer_busy ;

endmodule
