#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 20 16:40:11 2019
# Process ID: 23096
# Current directory: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1
# Command line: vivado -log vgakb7seg_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vgakb7seg_test.tcl
# Log file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1/vgakb7seg_test.vds
# Journal file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source vgakb7seg_test.tcl -notrace
Command: synth_design -top vgakb7seg_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23113 
WARNING: [Synth 8-2611] redeclaration of ansi port outClk is not allowed [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/clockDiv.v:14]
WARNING: [Synth 8-2611] redeclaration of ansi port segment is not allowed [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/decoder.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1386.188 ; gain = 0.000 ; free physical = 2738 ; free virtual = 6823
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vgakb7seg_test' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vgakb7seg_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/clockDiv.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/clockDiv.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vgakb7seg_test.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vgakb7seg_test.v:86]
WARNING: [Synth 8-567] referenced signal 'game_state' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vgakb7seg_test.v:52]
WARNING: [Synth 8-567] referenced signal 'reset_game' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vgakb7seg_test.v:52]
INFO: [Synth 8-6157] synthesizing module 'ps2_receiver' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_receiver.v:8]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/debouncer.v:8]
	Parameter COUNT_MAX bound to: 19 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/debouncer.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_receiver.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ps2_receiver' (3#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_receiver.v:8]
INFO: [Synth 8-6157] synthesizing module 'keycode_converter' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/keycode_converter.v:9]
WARNING: [Synth 8-567] referenced signal 'keycodev' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/keycode_converter.v:21]
WARNING: [Synth 8-6014] Unused sequential element start_reg was removed.  [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/keycode_converter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'keycode_converter' (4#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/keycode_converter.v:9]
INFO: [Synth 8-6157] synthesizing module 'vga' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga.v:9]
	Parameter BLACK bound to: 12'b000000000000 
	Parameter WHITE bound to: 12'b111111111111 
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga_sync.v:9]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (5#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga_sync.v:9]
WARNING: [Synth 8-689] width (9) of port connection 'y' does not match port width (10) of module 'vga_sync' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_screen_image' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:9]
INFO: [Synth 8-3876] $readmem data file 'startImg0.mem' is read successfully [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:24]
INFO: [Synth 8-3876] $readmem data file 'startImg1.mem' is read successfully [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:25]
WARNING: [Synth 8-567] referenced signal 'video_on' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:34]
WARNING: [Synth 8-567] referenced signal 'state' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:34]
INFO: [Synth 8-6155] done synthesizing module 'start_screen_image' (6#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:9]
INFO: [Synth 8-6157] synthesizing module 'game_image_generator' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:9]
INFO: [Synth 8-6157] synthesizing module 'number_generator' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/number_generator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'number_generator' (7#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/number_generator.v:9]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/singlePulser.v:37]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (8#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/singlePulser.v:23]
WARNING: [Synth 8-567] referenced signal 'video_on' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:144]
WARNING: [Synth 8-567] referenced signal 'on_template' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:144]
WARNING: [Synth 8-567] referenced signal 'on_paddle_1' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:144]
WARNING: [Synth 8-567] referenced signal 'on_paddle_2' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:144]
WARNING: [Synth 8-567] referenced signal 'on_ball' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:144]
WARNING: [Synth 8-567] referenced signal 'on_score_1' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:144]
WARNING: [Synth 8-567] referenced signal 'on_score_2' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:144]
INFO: [Synth 8-6155] done synthesizing module 'game_image_generator' (9#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:9]
WARNING: [Synth 8-689] width (8) of port connection 'paddle_1' does not match port width (5) of module 'game_image_generator' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'paddle_2' does not match port width (5) of module 'game_image_generator' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'ball_x' does not match port width (7) of module 'game_image_generator' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'ball_y' does not match port width (5) of module 'game_image_generator' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'score_1' does not match port width (3) of module 'game_image_generator' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'score_2' does not match port width (3) of module 'game_image_generator' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'game_state' does not match port width (1) of module 'game_image_generator' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga.v:47]
INFO: [Synth 8-6155] done synthesizing module 'vga' (10#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vga.v:9]
INFO: [Synth 8-6157] synthesizing module 'quad7seg' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/decoder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (11#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/decoder.v:8]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:49]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:49]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:49]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:49]
INFO: [Synth 8-6155] done synthesizing module 'quad7seg' (12#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vgakb7seg_test' (13#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vgakb7seg_test.v:23]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[6]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[5]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[4]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[3]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[2]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[1]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[0]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_y[4]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_y[3]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_y[2]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_y[1]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_y[0]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port score_1[2]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port score_1[1]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port score_1[0]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port score_2[2]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port score_2[1]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port score_2[0]
WARNING: [Synth 8-3331] design vga has unconnected port paddle_1[7]
WARNING: [Synth 8-3331] design vga has unconnected port paddle_1[6]
WARNING: [Synth 8-3331] design vga has unconnected port paddle_1[5]
WARNING: [Synth 8-3331] design vga has unconnected port paddle_2[7]
WARNING: [Synth 8-3331] design vga has unconnected port paddle_2[6]
WARNING: [Synth 8-3331] design vga has unconnected port paddle_2[5]
WARNING: [Synth 8-3331] design vga has unconnected port ball_x[7]
WARNING: [Synth 8-3331] design vga has unconnected port ball_y[7]
WARNING: [Synth 8-3331] design vga has unconnected port ball_y[6]
WARNING: [Synth 8-3331] design vga has unconnected port ball_y[5]
WARNING: [Synth 8-3331] design vga has unconnected port score_1[7]
WARNING: [Synth 8-3331] design vga has unconnected port score_1[6]
WARNING: [Synth 8-3331] design vga has unconnected port score_1[5]
WARNING: [Synth 8-3331] design vga has unconnected port score_1[4]
WARNING: [Synth 8-3331] design vga has unconnected port score_1[3]
WARNING: [Synth 8-3331] design vga has unconnected port score_2[7]
WARNING: [Synth 8-3331] design vga has unconnected port score_2[6]
WARNING: [Synth 8-3331] design vga has unconnected port score_2[5]
WARNING: [Synth 8-3331] design vga has unconnected port score_2[4]
WARNING: [Synth 8-3331] design vga has unconnected port score_2[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.102 ; gain = 29.914 ; free physical = 2750 ; free virtual = 6837
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.102 ; gain = 29.914 ; free physical = 2751 ; free virtual = 6838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.102 ; gain = 29.914 ; free physical = 2751 ; free virtual = 6838
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vgakb7seg_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vgakb7seg_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.500 ; gain = 0.000 ; free physical = 2461 ; free virtual = 6584
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.500 ; gain = 0.000 ; free physical = 2461 ; free virtual = 6585
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.500 ; gain = 0.000 ; free physical = 2461 ; free virtual = 6585
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.500 ; gain = 0.000 ; free physical = 2461 ; free virtual = 6585
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1747.500 ; gain = 361.312 ; free physical = 2542 ; free virtual = 6666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1747.500 ; gain = 361.312 ; free physical = 2542 ; free virtual = 6666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1747.500 ; gain = 361.312 ; free physical = 2541 ; free virtual = 6665
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "image0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "image1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:71]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:70]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:73]
INFO: [Synth 8-5546] ROM "ball_sy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ball_sy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_score_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "game_area_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "game_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "paddle0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "paddle1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/start_screen_image.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'game_color_reg' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/game_image_generator.v:148]
WARNING: [Synth 8-327] inferring latch for variable 'game_state_reg' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vgakb7seg_test.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'paddle0_reg' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vgakb7seg_test.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'paddle1_reg' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vgakb7seg_test.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'ballx_reg' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vgakb7seg_test.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'bally_reg' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vgakb7seg_test.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'score0_reg' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/vgakb7seg_test.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1747.500 ; gain = 361.312 ; free physical = 2533 ; free virtual = 6657
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 41    
+---Muxes : 
	 241 Input    320 Bit        Muxes := 2     
	   8 Input     91 Bit        Muxes := 2     
	  61 Input     80 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   6 Input      8 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   3 Input      1 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vgakb7seg_test 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ps2_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module keycode_converter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module start_screen_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	 241 Input    320 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module number_generator 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     91 Bit        Muxes := 1     
Module singlePulser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module game_image_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	  61 Input     80 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 7     
Module vga 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module quad7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "c_ball_y0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_score_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "game_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "paddle0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "paddle1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design vgakb7seg_test has port dp driven by constant 0
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[6]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[5]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[4]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[3]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[2]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[1]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_x[0]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_y[4]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_y[3]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_y[2]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_y[1]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port ball_y[0]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port score_1[2]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port score_1[1]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port score_1[0]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port score_2[2]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port score_2[1]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port score_2[0]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port y[2]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port y[1]
WARNING: [Synth 8-3331] design game_image_generator has unconnected port y[0]
WARNING: [Synth 8-3331] design start_screen_image has unconnected port y[0]
INFO: [Synth 8-3886] merging instance 'paddle1_reg[7]' (LD) to 'paddle1_reg[4]'
INFO: [Synth 8-3886] merging instance 'paddle1_reg[6]' (LD) to 'paddle1_reg[4]'
INFO: [Synth 8-3886] merging instance 'paddle1_reg[5]' (LD) to 'paddle1_reg[4]'
INFO: [Synth 8-3886] merging instance 'paddle1_reg[4]' (LD) to 'paddle1_reg[3]'
INFO: [Synth 8-3886] merging instance 'paddle1_reg[3]' (LD) to 'paddle1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\paddle1_reg[2] )
INFO: [Synth 8-3886] merging instance 'paddle0_reg[7]' (LD) to 'paddle0_reg[4]'
INFO: [Synth 8-3886] merging instance 'paddle0_reg[6]' (LD) to 'paddle0_reg[4]'
INFO: [Synth 8-3886] merging instance 'paddle0_reg[5]' (LD) to 'paddle0_reg[4]'
INFO: [Synth 8-3886] merging instance 'paddle0_reg[4]' (LD) to 'paddle0_reg[3]'
INFO: [Synth 8-3886] merging instance 'paddle0_reg[3]' (LD) to 'paddle0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\paddle0_reg[2] )
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[0]' (FDE) to 'KB/keycode_reg[0]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[1]' (FDE) to 'KB/keycode_reg[1]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[2]' (FDE) to 'KB/keycode_reg[2]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[3]' (FDE) to 'KB/keycode_reg[3]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[4]' (FDE) to 'KB/keycode_reg[4]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[5]' (FDE) to 'KB/keycode_reg[5]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[6]' (FDE) to 'KB/keycode_reg[6]'
INFO: [Synth 8-3886] merging instance 'KB/dataprev_reg[7]' (FDE) to 'KB/keycode_reg[7]'
INFO: [Synth 8-3886] merging instance 'game_state_reg[1]' (LDC) to 'game_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'game_state_reg[2]' (LDC) to 'game_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'game_state_reg[3]' (LDC) to 'game_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'game_state_reg[4]' (LDC) to 'game_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'game_state_reg[5]' (LDC) to 'game_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'game_state_reg[6]' (LDC) to 'game_state_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\game_state_reg[7] )
WARNING: [Synth 8-3332] Sequential element (VGA/GAME_IMG/game_color_reg) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (game_state_reg[7]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (paddle0_reg[2]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (paddle1_reg[2]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (ballx_reg[7]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (ballx_reg[6]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (ballx_reg[5]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (ballx_reg[4]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (ballx_reg[3]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (ballx_reg[2]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (ballx_reg[1]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (ballx_reg[0]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (bally_reg[7]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (bally_reg[6]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (bally_reg[5]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (bally_reg[4]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (bally_reg[3]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (bally_reg[2]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (bally_reg[1]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (bally_reg[0]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (score0_reg[7]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (score0_reg[6]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (score0_reg[5]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (score0_reg[4]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (score0_reg[3]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (score0_reg[2]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (score0_reg[1]) is unused and will be removed from module vgakb7seg_test.
WARNING: [Synth 8-3332] Sequential element (score0_reg[0]) is unused and will be removed from module vgakb7seg_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1747.500 ; gain = 361.312 ; free physical = 2492 ; free virtual = 6622
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1747.500 ; gain = 361.312 ; free physical = 2345 ; free virtual = 6482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1779.523 ; gain = 393.336 ; free physical = 2354 ; free virtual = 6491
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1779.523 ; gain = 393.336 ; free physical = 2352 ; free virtual = 6489
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1779.523 ; gain = 393.336 ; free physical = 2352 ; free virtual = 6489
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1779.523 ; gain = 393.336 ; free physical = 2352 ; free virtual = 6489
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1779.523 ; gain = 393.336 ; free physical = 2352 ; free virtual = 6489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1779.523 ; gain = 393.336 ; free physical = 2352 ; free virtual = 6489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1779.523 ; gain = 393.336 ; free physical = 2352 ; free virtual = 6489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1779.523 ; gain = 393.336 ; free physical = 2352 ; free virtual = 6489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |    34|
|4     |LUT2   |    95|
|5     |LUT3   |    65|
|6     |LUT4   |   113|
|7     |LUT5   |   264|
|8     |LUT6   |  1388|
|9     |MUXF7  |   177|
|10    |MUXF8  |    47|
|11    |FDCE   |    82|
|12    |FDRE   |   132|
|13    |FDSE   |     4|
|14    |LD     |     5|
|15    |LDC    |     1|
|16    |IBUF   |     4|
|17    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+---------------------+------+
|      |Instance           |Module               |Cells |
+------+-------------------+---------------------+------+
|1     |top                |                     |  2475|
|2     |  KB               |ps2_receiver         |    85|
|3     |    db_clk         |debouncer            |    15|
|4     |    db_data        |debouncer_21         |    16|
|5     |  KEY_CONV         |keycode_converter    |    53|
|6     |  SEG              |quad7seg             |     8|
|7     |  VGA              |vga                  |  2252|
|8     |    GAME_IMG       |game_image_generator |   266|
|9     |      sp1          |singlePulser         |    13|
|10    |      sp2          |singlePulser_18      |    10|
|11    |      sp3          |singlePulser_19      |     5|
|12    |      sp4          |singlePulser_20      |     4|
|13    |    START_IMG      |start_screen_image   |    16|
|14    |    VGA_SYNC       |vga_sync             |  1954|
|15    |  c2               |clockDiv             |     2|
|16    |  \genblk1[0].c1   |clockDiv_0           |     2|
|17    |  \genblk1[10].c1  |clockDiv_1           |     2|
|18    |  \genblk1[11].c1  |clockDiv_2           |     2|
|19    |  \genblk1[12].c1  |clockDiv_3           |     2|
|20    |  \genblk1[13].c1  |clockDiv_4           |     2|
|21    |  \genblk1[14].c1  |clockDiv_5           |     2|
|22    |  \genblk1[15].c1  |clockDiv_6           |     2|
|23    |  \genblk1[16].c1  |clockDiv_7           |     2|
|24    |  \genblk1[17].c1  |clockDiv_8           |     2|
|25    |  \genblk1[1].c1   |clockDiv_9           |     2|
|26    |  \genblk1[2].c1   |clockDiv_10          |     2|
|27    |  \genblk1[3].c1   |clockDiv_11          |     2|
|28    |  \genblk1[4].c1   |clockDiv_12          |     2|
|29    |  \genblk1[5].c1   |clockDiv_13          |     2|
|30    |  \genblk1[6].c1   |clockDiv_14          |     2|
|31    |  \genblk1[7].c1   |clockDiv_15          |     2|
|32    |  \genblk1[8].c1   |clockDiv_16          |     2|
|33    |  \genblk1[9].c1   |clockDiv_17          |     2|
+------+-------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1779.523 ; gain = 393.336 ; free physical = 2352 ; free virtual = 6489
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1779.523 ; gain = 61.938 ; free physical = 2405 ; free virtual = 6542
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1779.531 ; gain = 393.336 ; free physical = 2405 ; free virtual = 6542
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.531 ; gain = 0.000 ; free physical = 2352 ; free virtual = 6489
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 5 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1779.531 ; gain = 393.430 ; free physical = 2415 ; free virtual = 6553
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.531 ; gain = 0.000 ; free physical = 2415 ; free virtual = 6553
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1/vgakb7seg_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vgakb7seg_test_utilization_synth.rpt -pb vgakb7seg_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 20 16:41:07 2019...
