<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4188" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4188{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4188{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4188{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4188{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_4188{left:154px;bottom:1084px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_4188{left:69px;bottom:1062px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#t7_4188{left:69px;bottom:1045px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t8_4188{left:69px;bottom:1028px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t9_4188{left:69px;bottom:1011px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#ta_4188{left:69px;bottom:988px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_4188{left:69px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_4188{left:69px;bottom:922px;letter-spacing:-0.09px;}
#td_4188{left:155px;bottom:922px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#te_4188{left:69px;bottom:899px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tf_4188{left:69px;bottom:882px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_4188{left:287px;bottom:889px;}
#th_4188{left:302px;bottom:882px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#ti_4188{left:69px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_4188{left:69px;bottom:849px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tk_4188{left:69px;bottom:832px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tl_4188{left:69px;bottom:809px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tm_4188{left:69px;bottom:792px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_4188{left:69px;bottom:769px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#to_4188{left:69px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_4188{left:69px;bottom:729px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tq_4188{left:69px;bottom:691px;letter-spacing:0.14px;word-spacing:0.01px;}
#tr_4188{left:69px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#ts_4188{left:69px;bottom:652px;letter-spacing:-0.13px;}
#tt_4188{left:101px;bottom:658px;}
#tu_4188{left:115px;bottom:652px;letter-spacing:-0.16px;word-spacing:-1.28px;}
#tv_4188{left:69px;bottom:635px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tw_4188{left:69px;bottom:618px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_4188{left:69px;bottom:568px;letter-spacing:-0.09px;}
#ty_4188{left:154px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tz_4188{left:69px;bottom:545px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t10_4188{left:69px;bottom:529px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t11_4188{left:69px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_4188{left:69px;bottom:495px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t13_4188{left:69px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t14_4188{left:69px;bottom:455px;letter-spacing:-0.19px;word-spacing:-0.87px;}
#t15_4188{left:69px;bottom:438px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t16_4188{left:69px;bottom:388px;letter-spacing:-0.09px;}
#t17_4188{left:155px;bottom:388px;letter-spacing:-0.1px;}
#t18_4188{left:69px;bottom:366px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_4188{left:69px;bottom:349px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_4188{left:69px;bottom:281px;letter-spacing:0.16px;}
#t1b_4188{left:150px;bottom:281px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t1c_4188{left:69px;bottom:222px;letter-spacing:0.13px;}
#t1d_4188{left:151px;bottom:222px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1e_4188{left:69px;bottom:199px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t1f_4188{left:69px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_4188{left:69px;bottom:166px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1h_4188{left:69px;bottom:149px;letter-spacing:-0.2px;word-spacing:-1.05px;}
#t1i_4188{left:274px;bottom:149px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t1j_4188{left:69px;bottom:132px;letter-spacing:-0.17px;word-spacing:-0.44px;}

.s1_4188{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4188{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4188{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4188{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4188{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4188{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4188{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4188{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4188" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4188Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4188" style="-webkit-user-select: none;"><object width="935" height="1210" data="4188/4188.svg" type="image/svg+xml" id="pdf4188" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4188" class="t s1_4188">33-26 </span><span id="t2_4188" class="t s1_4188">Vol. 3C </span>
<span id="t3_4188" class="t s2_4188">INTEL® PROCESSOR TRACE </span>
<span id="t4_4188" class="t s3_4188">33.2.9.4 </span><span id="t5_4188" class="t s3_4188">Virtual-Machine Extensions (VMX) </span>
<span id="t6_4188" class="t s4_4188">Initial implementations of Intel Processor Trace do not support tracing in VMX operation. Such processors indicate </span>
<span id="t7_4188" class="t s4_4188">this by returning 0 for IA32_VMX_MISC[bit 14]. On these processors, execution of the VMXON instruction clears </span>
<span id="t8_4188" class="t s4_4188">IA32_RTIT_CTL.TraceEn and any attempt to write IA32_RTIT_CTL in VMX operation causes a general-protection </span>
<span id="t9_4188" class="t s4_4188">exception (#GP). </span>
<span id="ta_4188" class="t s4_4188">Processors that support Intel Processor Trace in VMX operation return 1 for IA32_VMX_MISC[bit 14]. Details of </span>
<span id="tb_4188" class="t s4_4188">tracing in VMX operation are described in Section 33.4.2.26. </span>
<span id="tc_4188" class="t s3_4188">33.2.9.5 </span><span id="td_4188" class="t s3_4188">Intel® Software Guard Extensions (Intel® SGX) </span>
<span id="te_4188" class="t s4_4188">Intel SGX provides an application with the ability to instantiate a protective container (an enclave) with confidenti- </span>
<span id="tf_4188" class="t s4_4188">ality and integrity (see the Intel </span>
<span id="tg_4188" class="t s5_4188">® </span>
<span id="th_4188" class="t s4_4188">64 and IA-32 Architectures Software Developer’s Manual, Volume 3D). On a </span>
<span id="ti_4188" class="t s4_4188">processor with both Intel PT and Intel SGX enabled, when executing code within a production enclave, no control </span>
<span id="tj_4188" class="t s4_4188">flow packets are produced by Intel PT. An enclave entry will clear ContextEn, thereby blocking control flow packet </span>
<span id="tk_4188" class="t s4_4188">generation. A TIP.PGD packet will be generated if PacketEn=1 at the time of the entry. </span>
<span id="tl_4188" class="t s4_4188">Upon enclave exit, ContextEn will no longer be forced to 0. If other enables are set at the time, a TIP.PGE may be </span>
<span id="tm_4188" class="t s4_4188">generated to indicate that tracing is resumed. </span>
<span id="tn_4188" class="t s4_4188">During the enclave execution, Intel PT remains enabled, and periodic or timing packets such as PSB, TSC, MTC, or </span>
<span id="to_4188" class="t s4_4188">CBR can still be generated. No IPs or other architectural state will be exposed. </span>
<span id="tp_4188" class="t s4_4188">For packet generation examples on enclave entry or exit, see Section 33.7. </span>
<span id="tq_4188" class="t s6_4188">Debug Enclaves </span>
<span id="tr_4188" class="t s4_4188">Intel SGX allows an enclave to be configured with relaxed protection of confidentiality for debug purposes, see the </span>
<span id="ts_4188" class="t s4_4188">Intel </span>
<span id="tt_4188" class="t s5_4188">® </span>
<span id="tu_4188" class="t s4_4188">64 and IA-32 Architectures Software Developer’s Manual, Volume 3D. In a debug enclave, Intel PT continues </span>
<span id="tv_4188" class="t s4_4188">to function normally. Specifically, ContextEn is not impacted by an enclave entry or exit. Hence, the generation of </span>
<span id="tw_4188" class="t s4_4188">ContextEn-dependent packets within a debug enclave is allowed. </span>
<span id="tx_4188" class="t s3_4188">33.2.9.6 </span><span id="ty_4188" class="t s3_4188">SENTER/ENTERACCS and ACM </span>
<span id="tz_4188" class="t s4_4188">GETSEC[SENTER] and GETSEC[ENTERACCS] instructions clear TraceEn, and it is not restored when those instruc- </span>
<span id="t10_4188" class="t s4_4188">tion complete. SENTER also causes TraceEn to be cleared on other logical processors when they rendezvous and </span>
<span id="t11_4188" class="t s4_4188">enter the SENTER sleep state. In these two cases, the disabling of packet generation is not guaranteed to flush </span>
<span id="t12_4188" class="t s4_4188">internally buffered packets. Some packets may be dropped. </span>
<span id="t13_4188" class="t s4_4188">When executing an authenticated code module (ACM), packet generation is silently disabled during ACRAM setup. </span>
<span id="t14_4188" class="t s4_4188">TraceEn will be cleared, but no TIP.PGD packet is generated. After completion of the module, the TraceEn value will </span>
<span id="t15_4188" class="t s4_4188">be restored. There will be no TIP.PGE packet, but timing packets, like TSC and CBR, may be produced. </span>
<span id="t16_4188" class="t s3_4188">33.2.9.7 </span><span id="t17_4188" class="t s3_4188">Intel® Memory Protection Extensions (Intel® MPX) </span>
<span id="t18_4188" class="t s4_4188">Bounds exceptions (#BR) caused by Intel MPX are treated like other exceptions, producing FUP and TIP packets </span>
<span id="t19_4188" class="t s4_4188">that indicate the source and destination IPs. </span>
<span id="t1a_4188" class="t s7_4188">33.3 </span><span id="t1b_4188" class="t s7_4188">CONFIGURATION AND PROGRAMMING GUIDELINE </span>
<span id="t1c_4188" class="t s8_4188">33.3.1 </span><span id="t1d_4188" class="t s8_4188">Detection of Intel Processor Trace and Capability Enumeration </span>
<span id="t1e_4188" class="t s4_4188">Processor support for Intel Processor Trace is indicated by CPUID.(EAX=07H,ECX=0H):EBX[bit 25] = 1. CPUID </span>
<span id="t1f_4188" class="t s4_4188">function 14H is dedicated to enumerate the resource and capability of processors that report </span>
<span id="t1g_4188" class="t s4_4188">CPUID.(EAX=07H,ECX=0H):EBX[bit 25] = 1. Different processor generations may have architecturally-defined </span>
<span id="t1h_4188" class="t s4_4188">variation in capabilities. Table </span><span id="t1i_4188" class="t s4_4188">33-11 describes details of the enumerable capabilities that software must use across </span>
<span id="t1j_4188" class="t s4_4188">generations of processors that support Intel Processor Trace. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
