/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:57 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SATA3_INTR2_H__
#define BCHP_SATA3_INTR2_H__

/***************************************************************************
 *SATA3_INTR2 - "SATA3 INTR"
 ***************************************************************************/
#define BCHP_SATA3_INTR2_CPU_STATUS              0x00468080 /* [RO] CPU interrupt Status Register */
#define BCHP_SATA3_INTR2_CPU_SET                 0x00468084 /* [WO] CPU interrupt Set Register */
#define BCHP_SATA3_INTR2_CPU_CLEAR               0x00468088 /* [WO] CPU interrupt Clear Register */
#define BCHP_SATA3_INTR2_CPU_MASK_STATUS         0x0046808c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_SATA3_INTR2_CPU_MASK_SET            0x00468090 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_SATA3_INTR2_CPU_MASK_CLEAR          0x00468094 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_SATA3_INTR2_PCI_STATUS              0x00468098 /* [RO] PCI interrupt Status Register */
#define BCHP_SATA3_INTR2_PCI_SET                 0x0046809c /* [WO] PCI interrupt Set Register */
#define BCHP_SATA3_INTR2_PCI_CLEAR               0x004680a0 /* [WO] PCI interrupt Clear Register */
#define BCHP_SATA3_INTR2_PCI_MASK_STATUS         0x004680a4 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_SATA3_INTR2_PCI_MASK_SET            0x004680a8 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_SATA3_INTR2_PCI_MASK_CLEAR          0x004680ac /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SATA3_INTR2 :: CPU_STATUS :: reserved0 [31:01] */
#define BCHP_SATA3_INTR2_CPU_STATUS_reserved0_MASK                 0xfffffffe
#define BCHP_SATA3_INTR2_CPU_STATUS_reserved0_SHIFT                1

/* SATA3_INTR2 :: CPU_STATUS :: SATA_GR_BRIDGE_INTR [00:00] */
#define BCHP_SATA3_INTR2_CPU_STATUS_SATA_GR_BRIDGE_INTR_MASK       0x00000001
#define BCHP_SATA3_INTR2_CPU_STATUS_SATA_GR_BRIDGE_INTR_SHIFT      0
#define BCHP_SATA3_INTR2_CPU_STATUS_SATA_GR_BRIDGE_INTR_DEFAULT    0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SATA3_INTR2 :: CPU_SET :: reserved0 [31:01] */
#define BCHP_SATA3_INTR2_CPU_SET_reserved0_MASK                    0xfffffffe
#define BCHP_SATA3_INTR2_CPU_SET_reserved0_SHIFT                   1

/* SATA3_INTR2 :: CPU_SET :: SATA_GR_BRIDGE_INTR [00:00] */
#define BCHP_SATA3_INTR2_CPU_SET_SATA_GR_BRIDGE_INTR_MASK          0x00000001
#define BCHP_SATA3_INTR2_CPU_SET_SATA_GR_BRIDGE_INTR_SHIFT         0
#define BCHP_SATA3_INTR2_CPU_SET_SATA_GR_BRIDGE_INTR_DEFAULT       0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SATA3_INTR2 :: CPU_CLEAR :: reserved0 [31:01] */
#define BCHP_SATA3_INTR2_CPU_CLEAR_reserved0_MASK                  0xfffffffe
#define BCHP_SATA3_INTR2_CPU_CLEAR_reserved0_SHIFT                 1

/* SATA3_INTR2 :: CPU_CLEAR :: SATA_GR_BRIDGE_INTR [00:00] */
#define BCHP_SATA3_INTR2_CPU_CLEAR_SATA_GR_BRIDGE_INTR_MASK        0x00000001
#define BCHP_SATA3_INTR2_CPU_CLEAR_SATA_GR_BRIDGE_INTR_SHIFT       0
#define BCHP_SATA3_INTR2_CPU_CLEAR_SATA_GR_BRIDGE_INTR_DEFAULT     0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SATA3_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_SATA3_INTR2_CPU_MASK_STATUS_reserved0_MASK            0xfffffffe
#define BCHP_SATA3_INTR2_CPU_MASK_STATUS_reserved0_SHIFT           1

/* SATA3_INTR2 :: CPU_MASK_STATUS :: SATA_GR_BRIDGE_INTR [00:00] */
#define BCHP_SATA3_INTR2_CPU_MASK_STATUS_SATA_GR_BRIDGE_INTR_MASK  0x00000001
#define BCHP_SATA3_INTR2_CPU_MASK_STATUS_SATA_GR_BRIDGE_INTR_SHIFT 0
#define BCHP_SATA3_INTR2_CPU_MASK_STATUS_SATA_GR_BRIDGE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SATA3_INTR2 :: CPU_MASK_SET :: reserved0 [31:01] */
#define BCHP_SATA3_INTR2_CPU_MASK_SET_reserved0_MASK               0xfffffffe
#define BCHP_SATA3_INTR2_CPU_MASK_SET_reserved0_SHIFT              1

/* SATA3_INTR2 :: CPU_MASK_SET :: SATA_GR_BRIDGE_INTR [00:00] */
#define BCHP_SATA3_INTR2_CPU_MASK_SET_SATA_GR_BRIDGE_INTR_MASK     0x00000001
#define BCHP_SATA3_INTR2_CPU_MASK_SET_SATA_GR_BRIDGE_INTR_SHIFT    0
#define BCHP_SATA3_INTR2_CPU_MASK_SET_SATA_GR_BRIDGE_INTR_DEFAULT  0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SATA3_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_SATA3_INTR2_CPU_MASK_CLEAR_reserved0_MASK             0xfffffffe
#define BCHP_SATA3_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT            1

/* SATA3_INTR2 :: CPU_MASK_CLEAR :: SATA_GR_BRIDGE_INTR [00:00] */
#define BCHP_SATA3_INTR2_CPU_MASK_CLEAR_SATA_GR_BRIDGE_INTR_MASK   0x00000001
#define BCHP_SATA3_INTR2_CPU_MASK_CLEAR_SATA_GR_BRIDGE_INTR_SHIFT  0
#define BCHP_SATA3_INTR2_CPU_MASK_CLEAR_SATA_GR_BRIDGE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SATA3_INTR2 :: PCI_STATUS :: reserved0 [31:01] */
#define BCHP_SATA3_INTR2_PCI_STATUS_reserved0_MASK                 0xfffffffe
#define BCHP_SATA3_INTR2_PCI_STATUS_reserved0_SHIFT                1

/* SATA3_INTR2 :: PCI_STATUS :: SATA_GR_BRIDGE_INTR [00:00] */
#define BCHP_SATA3_INTR2_PCI_STATUS_SATA_GR_BRIDGE_INTR_MASK       0x00000001
#define BCHP_SATA3_INTR2_PCI_STATUS_SATA_GR_BRIDGE_INTR_SHIFT      0
#define BCHP_SATA3_INTR2_PCI_STATUS_SATA_GR_BRIDGE_INTR_DEFAULT    0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SATA3_INTR2 :: PCI_SET :: reserved0 [31:01] */
#define BCHP_SATA3_INTR2_PCI_SET_reserved0_MASK                    0xfffffffe
#define BCHP_SATA3_INTR2_PCI_SET_reserved0_SHIFT                   1

/* SATA3_INTR2 :: PCI_SET :: SATA_GR_BRIDGE_INTR [00:00] */
#define BCHP_SATA3_INTR2_PCI_SET_SATA_GR_BRIDGE_INTR_MASK          0x00000001
#define BCHP_SATA3_INTR2_PCI_SET_SATA_GR_BRIDGE_INTR_SHIFT         0
#define BCHP_SATA3_INTR2_PCI_SET_SATA_GR_BRIDGE_INTR_DEFAULT       0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SATA3_INTR2 :: PCI_CLEAR :: reserved0 [31:01] */
#define BCHP_SATA3_INTR2_PCI_CLEAR_reserved0_MASK                  0xfffffffe
#define BCHP_SATA3_INTR2_PCI_CLEAR_reserved0_SHIFT                 1

/* SATA3_INTR2 :: PCI_CLEAR :: SATA_GR_BRIDGE_INTR [00:00] */
#define BCHP_SATA3_INTR2_PCI_CLEAR_SATA_GR_BRIDGE_INTR_MASK        0x00000001
#define BCHP_SATA3_INTR2_PCI_CLEAR_SATA_GR_BRIDGE_INTR_SHIFT       0
#define BCHP_SATA3_INTR2_PCI_CLEAR_SATA_GR_BRIDGE_INTR_DEFAULT     0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SATA3_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_SATA3_INTR2_PCI_MASK_STATUS_reserved0_MASK            0xfffffffe
#define BCHP_SATA3_INTR2_PCI_MASK_STATUS_reserved0_SHIFT           1

/* SATA3_INTR2 :: PCI_MASK_STATUS :: SATA_GR_BRIDGE_INTR [00:00] */
#define BCHP_SATA3_INTR2_PCI_MASK_STATUS_SATA_GR_BRIDGE_INTR_MASK  0x00000001
#define BCHP_SATA3_INTR2_PCI_MASK_STATUS_SATA_GR_BRIDGE_INTR_SHIFT 0
#define BCHP_SATA3_INTR2_PCI_MASK_STATUS_SATA_GR_BRIDGE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SATA3_INTR2 :: PCI_MASK_SET :: reserved0 [31:01] */
#define BCHP_SATA3_INTR2_PCI_MASK_SET_reserved0_MASK               0xfffffffe
#define BCHP_SATA3_INTR2_PCI_MASK_SET_reserved0_SHIFT              1

/* SATA3_INTR2 :: PCI_MASK_SET :: SATA_GR_BRIDGE_INTR [00:00] */
#define BCHP_SATA3_INTR2_PCI_MASK_SET_SATA_GR_BRIDGE_INTR_MASK     0x00000001
#define BCHP_SATA3_INTR2_PCI_MASK_SET_SATA_GR_BRIDGE_INTR_SHIFT    0
#define BCHP_SATA3_INTR2_PCI_MASK_SET_SATA_GR_BRIDGE_INTR_DEFAULT  0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SATA3_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_SATA3_INTR2_PCI_MASK_CLEAR_reserved0_MASK             0xfffffffe
#define BCHP_SATA3_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT            1

/* SATA3_INTR2 :: PCI_MASK_CLEAR :: SATA_GR_BRIDGE_INTR [00:00] */
#define BCHP_SATA3_INTR2_PCI_MASK_CLEAR_SATA_GR_BRIDGE_INTR_MASK   0x00000001
#define BCHP_SATA3_INTR2_PCI_MASK_CLEAR_SATA_GR_BRIDGE_INTR_SHIFT  0
#define BCHP_SATA3_INTR2_PCI_MASK_CLEAR_SATA_GR_BRIDGE_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_SATA3_INTR2_H__ */

/* End of File */
