Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 8637b5552da9405f9f7e0dc0d3f16323 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot AND_gate_tb_behav xil_defaultlib.AND_gate_tb -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
ERROR: [VRFC 10-718] formal port <s1> does not exist in entity <AND_gate>.  Please compare the definition of block <AND_gate> to its component declaration and its instantion to detect the mismatch. [/home/btech/cs1210561/project_6/project_6.srcs/sources_1/new/decoder.vhd:189]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit and_gate_tb in library work failed.
