{"Margaret Martonosi": [0, ["Keynotes: Internet of Things: History and hype, technology and policy", ["Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2016.7783703", "micro", 2016], ["Graphicionado: A high-performance and energy-efficient accelerator for graph analytics", ["Tae Jun Ham", "Lisa Wu", "Narayanan Sundaram", "Nadathur Satish", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2016.7783759", "micro", 2016]], "Biswabandan Panda": [0, ["Dictionary sharing: An efficient cache compression scheme for compressed caches", ["Biswabandan Panda", "Andre Seznec"], "https://doi.org/10.1109/MICRO.2016.7783704", "micro", 2016]], "Andre Seznec": [0, ["Dictionary sharing: An efficient cache compression scheme for compressed caches", ["Biswabandan Panda", "Andre Seznec"], "https://doi.org/10.1109/MICRO.2016.7783704", "micro", 2016], ["Register sharing for equality prediction", ["Arthur Perais", "Fernando A. Endo", "Andre Seznec"], "https://doi.org/10.1109/MICRO.2016.7783707", "micro", 2016]], "Elvira Teran": [0, ["Perceptron learning for reuse prediction", ["Elvira Teran", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2016.7783705", "micro", 2016]], "Zhe Wang": [3.4817302321243915e-06, ["Perceptron learning for reuse prediction", ["Elvira Teran", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2016.7783705", "micro", 2016]], "Daniel A. Jimenez": [0, ["Perceptron learning for reuse prediction", ["Elvira Teran", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2016.7783705", "micro", 2016]], "Prathmesh Kallurkar": [0, ["pTask: A smart prefetching scheme for OS intensive applications", ["Prathmesh Kallurkar", "Smruti R. Sarangi"], "https://doi.org/10.1109/MICRO.2016.7783706", "micro", 2016]], "Smruti R. Sarangi": [0, ["pTask: A smart prefetching scheme for OS intensive applications", ["Prathmesh Kallurkar", "Smruti R. Sarangi"], "https://doi.org/10.1109/MICRO.2016.7783706", "micro", 2016]], "Arthur Perais": [0, ["Register sharing for equality prediction", ["Arthur Perais", "Fernando A. Endo", "Andre Seznec"], "https://doi.org/10.1109/MICRO.2016.7783707", "micro", 2016]], "Fernando A. Endo": [0, ["Register sharing for equality prediction", ["Arthur Perais", "Fernando A. Endo", "Andre Seznec"], "https://doi.org/10.1109/MICRO.2016.7783707", "micro", 2016]], "Mark C. Jeffrey": [0, ["Data-centric execution of speculative parallel programs", ["Mark C. Jeffrey", "Suvinay Subramanian", "Maleen Abeydeera", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783708", "micro", 2016]], "Suvinay Subramanian": [0, ["Data-centric execution of speculative parallel programs", ["Mark C. Jeffrey", "Suvinay Subramanian", "Maleen Abeydeera", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783708", "micro", 2016]], "Maleen Abeydeera": [0, ["Data-centric execution of speculative parallel programs", ["Mark C. Jeffrey", "Suvinay Subramanian", "Maleen Abeydeera", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783708", "micro", 2016]], "Joel S. Emer": [0, ["Data-centric execution of speculative parallel programs", ["Mark C. Jeffrey", "Suvinay Subramanian", "Maleen Abeydeera", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783708", "micro", 2016]], "Daniel Sanchez": [0, ["Data-centric execution of speculative parallel programs", ["Mark C. Jeffrey", "Suvinay Subramanian", "Maleen Abeydeera", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783708", "micro", 2016], ["Exploiting semantic commutativity in hardware speculation", ["Guowei Zhang", "Virginia Chiu", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783737", "micro", 2016]], "Alexandros Daglis": [0, ["SABRes: Atomic object reads for in-memory rack-scale computing", ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2016.7783709", "micro", 2016]], "Dmitrii Ustiugov": [0, ["SABRes: Atomic object reads for in-memory rack-scale computing", ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2016.7783709", "micro", 2016]], "Stanko Novakovic": [0, ["SABRes: Atomic object reads for in-memory rack-scale computing", ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2016.7783709", "micro", 2016]], "Edouard Bugnion": [0, ["SABRes: Atomic object reads for in-memory rack-scale computing", ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2016.7783709", "micro", 2016]], "Babak Falsafi": [0, ["SABRes: Atomic object reads for in-memory rack-scale computing", ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2016.7783709", "micro", 2016]], "Boris Grot": [0, ["SABRes: Atomic object reads for in-memory rack-scale computing", ["Alexandros Daglis", "Dmitrii Ustiugov", "Stanko Novakovic", "Edouard Bugnion", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2016.7783709", "micro", 2016], ["C3D: Mitigating the NUMA bottleneck via coherent DRAM caches", ["Cheng-Chieh Huang", "Rakesh Kumar", "Marco Elver", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/MICRO.2016.7783739", "micro", 2016]], "Adrian M. Caulfield": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Eric S. Chung": [4.787095349456649e-05, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Andrew Putnam": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Hari Angepat": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Jeremy Fowers": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Michael Haselman": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Stephen Heil": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Matt Humphrey": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Puneet Kaur": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Joo-Young Kim": [0.9967582374811172, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Daniel Lo": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Todd Massengill": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Kalin Ovtcharov": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Michael Papamichael": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Lisa Woods": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Sitaram Lanka": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Derek Chiou": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Doug Burger": [0, ["A cloud-scale acceleration architecture", ["Adrian M. Caulfield", "Eric S. Chung", "Andrew Putnam", "Hari Angepat", "Jeremy Fowers", "Michael Haselman", "Stephen Heil", "Matt Humphrey", "Puneet Kaur", "Joo-Young Kim", "Daniel Lo", "Todd Massengill", "Kalin Ovtcharov", "Michael Papamichael", "Lisa Woods", "Sitaram Lanka", "Derek Chiou", "Doug Burger"], "https://doi.org/10.1109/MICRO.2016.7783710", "micro", 2016]], "Yang Hu": [0, ["Towards efficient server architecture for virtualized network function deployment: Implications and implementations", ["Yang Hu", "Tao Li"], "https://doi.org/10.1109/MICRO.2016.7783711", "micro", 2016]], "Tao Li": [0, ["Towards efficient server architecture for virtualized network function deployment: Implications and implementations", ["Yang Hu", "Tao Li"], "https://doi.org/10.1109/MICRO.2016.7783711", "micro", 2016], ["Bridging the I/O performance gap for big data workloads: A new NVDIMM-based approach", ["Renhai Chen", "Zili Shao", "Tao Li"], "https://doi.org/10.1109/MICRO.2016.7783712", "micro", 2016]], "Renhai Chen": [0, ["Bridging the I/O performance gap for big data workloads: A new NVDIMM-based approach", ["Renhai Chen", "Zili Shao", "Tao Li"], "https://doi.org/10.1109/MICRO.2016.7783712", "micro", 2016]], "Zili Shao": [0, ["Bridging the I/O performance gap for big data workloads: A new NVDIMM-based approach", ["Renhai Chen", "Zili Shao", "Tao Li"], "https://doi.org/10.1109/MICRO.2016.7783712", "micro", 2016]], "Yonatan Gottesman": [0, ["NeSC: Self-virtualizing nested storage controller", ["Yonatan Gottesman", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2016.7783713", "micro", 2016]], "Yoav Etsion": [0, ["NeSC: Self-virtualizing nested storage controller", ["Yonatan Gottesman", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2016.7783713", "micro", 2016]], "Ahmed ElTantawy": [0, ["MIMD synchronization on SIMT architectures", ["Ahmed ElTantawy", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2016.7783714", "micro", 2016]], "Tor M. Aamodt": [0, ["MIMD synchronization on SIMT architectures", ["Ahmed ElTantawy", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2016.7783714", "micro", 2016], ["Stripes: Bit-serial deep neural network computing", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2016.7783722", "micro", 2016]], "Li-Wen Chang": [1.0536643685554736e-05, ["Efficient kernel synthesis for performance portable programming", ["Li-Wen Chang", "Izzat El Hajj", "Christopher I. Rodrigues", "Juan Gomez-Luna", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783715", "micro", 2016], ["KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism", ["Izzat El Hajj", "Juan Gomez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783716", "micro", 2016]], "Izzat El Hajj": [0, ["Efficient kernel synthesis for performance portable programming", ["Li-Wen Chang", "Izzat El Hajj", "Christopher I. Rodrigues", "Juan Gomez-Luna", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783715", "micro", 2016], ["KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism", ["Izzat El Hajj", "Juan Gomez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783716", "micro", 2016]], "Christopher I. Rodrigues": [0, ["Efficient kernel synthesis for performance portable programming", ["Li-Wen Chang", "Izzat El Hajj", "Christopher I. Rodrigues", "Juan Gomez-Luna", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783715", "micro", 2016]], "Juan Gomez-Luna": [0, ["Efficient kernel synthesis for performance portable programming", ["Li-Wen Chang", "Izzat El Hajj", "Christopher I. Rodrigues", "Juan Gomez-Luna", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783715", "micro", 2016], ["KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism", ["Izzat El Hajj", "Juan Gomez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783716", "micro", 2016]], "Wen-mei W. Hwu": [0, ["Efficient kernel synthesis for performance portable programming", ["Li-Wen Chang", "Izzat El Hajj", "Christopher I. Rodrigues", "Juan Gomez-Luna", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783715", "micro", 2016], ["KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism", ["Izzat El Hajj", "Juan Gomez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783716", "micro", 2016]], "Cheng Li": [0, ["KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism", ["Izzat El Hajj", "Juan Gomez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783716", "micro", 2016]], "Dejan S. Milojicic": [0, ["KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism", ["Izzat El Hajj", "Juan Gomez-Luna", "Cheng Li", "Li-Wen Chang", "Dejan S. Milojicic", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2016.7783716", "micro", 2016]], "Naifeng Jing": [0, ["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Jianfei Wang": [1.096541867723344e-11, ["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Fengfeng Fan": [0, ["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Wenkang Yu": [0.006762131815776229, ["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Li Jiang": [0, ["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Chao Li": [0, ["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Xiaoyao Liang": [0, ["Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs", ["Naifeng Jing", "Jianfei Wang", "Fengfeng Fan", "Wenkang Yu", "Li Jiang", "Chao Li", "Xiaoyao Liang"], "https://doi.org/10.1109/MICRO.2016.7783717", "micro", 2016]], "Nandita Vijaykumar": [0, ["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Kevin Hsieh": [0, ["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Gennady Pekhimenko": [0, ["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Samira Manabi Khan": [0, ["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Ashish Shrestha": [0, ["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Saugata Ghose": [0, ["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Adwait Jog": [0, ["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Phillip B. Gibbons": [0, ["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016]], "Onur Mutlu": [0, ["Zorua: A holistic approach to resource virtualization in GPUs", ["Nandita Vijaykumar", "Kevin Hsieh", "Gennady Pekhimenko", "Samira Manabi Khan", "Ashish Shrestha", "Saugata Ghose", "Adwait Jog", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2016.7783718", "micro", 2016], ["Continuous runahead: Transparent hardware acceleration for memory intensive workloads", ["Milad Hashemi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2016.7783764", "micro", 2016]], "Muhammad Husni Santriaji": [0, ["GRAPE: Minimizing energy for GPU applications with performance requirements", ["Muhammad Husni Santriaji", "Henry Hoffmann"], "https://doi.org/10.1109/MICRO.2016.7783719", "micro", 2016]], "Henry Hoffmann": [0, ["GRAPE: Minimizing energy for GPU applications with performance requirements", ["Muhammad Husni Santriaji", "Henry Hoffmann"], "https://doi.org/10.1109/MICRO.2016.7783719", "micro", 2016]], "Hardik Sharma": [0, ["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Jongse Park": [0.8267733752727509, ["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Divya Mahajan": [0, ["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Emmanuel Amaro": [0, ["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Joon Kyung Kim": [0.9999738037586212, ["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Chenkai Shao": [0, ["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Asit Mishra": [0, ["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Hadi Esmaeilzadeh": [0, ["From high-level deep neural models to FPGAs", ["Hardik Sharma", "Jongse Park", "Divya Mahajan", "Emmanuel Amaro", "Joon Kyung Kim", "Chenkai Shao", "Asit Mishra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/MICRO.2016.7783720", "micro", 2016]], "Minsoo Rhu": [1, ["vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design", ["Minsoo Rhu", "Natalia Gimelshein", "Jason Clemons", "Arslan Zulfiqar", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783721", "micro", 2016]], "Natalia Gimelshein": [0, ["vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design", ["Minsoo Rhu", "Natalia Gimelshein", "Jason Clemons", "Arslan Zulfiqar", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783721", "micro", 2016]], "Jason Clemons": [0, ["vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design", ["Minsoo Rhu", "Natalia Gimelshein", "Jason Clemons", "Arslan Zulfiqar", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783721", "micro", 2016], ["A patch memory system for image processing and computer vision", ["Jason Clemons", "Chih-Chi Cheng", "Iuri Frosio", "Daniel R. Johnson", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783754", "micro", 2016]], "Arslan Zulfiqar": [0, ["vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design", ["Minsoo Rhu", "Natalia Gimelshein", "Jason Clemons", "Arslan Zulfiqar", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783721", "micro", 2016]], "Stephen W. Keckler": [0, ["vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design", ["Minsoo Rhu", "Natalia Gimelshein", "Jason Clemons", "Arslan Zulfiqar", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783721", "micro", 2016], ["A patch memory system for image processing and computer vision", ["Jason Clemons", "Chih-Chi Cheng", "Iuri Frosio", "Daniel R. Johnson", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783754", "micro", 2016]], "Patrick Judd": [0, ["Stripes: Bit-serial deep neural network computing", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2016.7783722", "micro", 2016]], "Jorge Albericio": [0, ["Stripes: Bit-serial deep neural network computing", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2016.7783722", "micro", 2016], ["The Bunker Cache for spatio-value approximation", ["Joshua San Miguel", "Jorge Albericio", "Natalie D. Enright Jerger", "Aamer Jaleel"], "https://doi.org/10.1109/MICRO.2016.7783746", "micro", 2016]], "Tayler H. Hetherington": [0, ["Stripes: Bit-serial deep neural network computing", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2016.7783722", "micro", 2016]], "Andreas Moshovos": [0, ["Stripes: Bit-serial deep neural network computing", ["Patrick Judd", "Jorge Albericio", "Tayler H. Hetherington", "Tor M. Aamodt", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2016.7783722", "micro", 2016]], "Shijin Zhang": [0, ["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Zidong Du": [0, ["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Lei Zhang": [0, ["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Huiying Lan": [0, ["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Shaoli Liu": [0, ["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Ling Li": [0, ["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Qi Guo": [0, ["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Tianshi Chen": [0, ["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Yunji Chen": [0, ["Cambricon-X: An accelerator for sparse neural networks", ["Shijin Zhang", "Zidong Du", "Lei Zhang", "Huiying Lan", "Shaoli Liu", "Ling Li", "Qi Guo", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2016.7783723", "micro", 2016]], "Yu Ji": [0.002284143352881074, ["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Youhui Zhang": [0, ["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Shuangchen Li": [0, ["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Ping Chi": [0, ["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Cihang Jiang": [0, ["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Peng Qu": [0, ["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Yuan Xie": [0, ["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016], ["OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", ["Jia Zhan", "Onur Kayiran", "Gabriel H. Loh", "Chita R. Das", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783731", "micro", 2016], ["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Wenguang Chen": [0, ["NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints", ["Yu Ji", "Youhui Zhang", "Shuangchen Li", "Ping Chi", "Cihang Jiang", "Peng Qu", "Yuan Xie", "Wenguang Chen"], "https://doi.org/10.1109/MICRO.2016.7783724", "micro", 2016]], "Manoj Alwani": [0, ["Fused-layer CNN accelerators", ["Manoj Alwani", "Han Chen", "Michael Ferdman", "Peter Milder"], "https://doi.org/10.1109/MICRO.2016.7783725", "micro", 2016]], "Han Chen": [0, ["Fused-layer CNN accelerators", ["Manoj Alwani", "Han Chen", "Michael Ferdman", "Peter Milder"], "https://doi.org/10.1109/MICRO.2016.7783725", "micro", 2016]], "Michael Ferdman": [0, ["Fused-layer CNN accelerators", ["Manoj Alwani", "Han Chen", "Michael Ferdman", "Peter Milder"], "https://doi.org/10.1109/MICRO.2016.7783725", "micro", 2016]], "Peter Milder": [0, ["Fused-layer CNN accelerators", ["Manoj Alwani", "Han Chen", "Michael Ferdman", "Peter Milder"], "https://doi.org/10.1109/MICRO.2016.7783725", "micro", 2016]], "Animesh Jain": [0, ["Continuous shape shifting: Enabling loop co-optimization via near-free dynamic code rewriting", ["Animesh Jain", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783726", "micro", 2016], ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Michael A. Laurenzano": [0, ["Continuous shape shifting: Enabling loop co-optimization via near-free dynamic code rewriting", ["Animesh Jain", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783726", "micro", 2016], ["CrystalBall: Statically analyzing runtime behavior via deep sequence learning", ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783727", "micro", 2016], ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Lingjia Tang": [0, ["Continuous shape shifting: Enabling loop co-optimization via near-free dynamic code rewriting", ["Animesh Jain", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783726", "micro", 2016], ["CrystalBall: Statically analyzing runtime behavior via deep sequence learning", ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783727", "micro", 2016], ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Jason Mars": [0, ["Continuous shape shifting: Enabling loop co-optimization via near-free dynamic code rewriting", ["Animesh Jain", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783726", "micro", 2016], ["CrystalBall: Statically analyzing runtime behavior via deep sequence learning", ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783727", "micro", 2016], ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Stephen Zekany": [0, ["CrystalBall: Statically analyzing runtime behavior via deep sequence learning", ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783727", "micro", 2016]], "Daniel Rings": [0, ["CrystalBall: Statically analyzing runtime behavior via deep sequence learning", ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783727", "micro", 2016]], "Nathan Harada": [0, ["CrystalBall: Statically analyzing runtime behavior via deep sequence learning", ["Stephen Zekany", "Daniel Rings", "Nathan Harada", "Michael A. Laurenzano", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783727", "micro", 2016]], "Qingrui Liu": [0, ["Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection", ["Qingrui Liu", "Changhee Jung", "Dongyoon Lee", "Devesh Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783728", "micro", 2016]], "Changhee Jung": [0.923154354095459, ["Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection", ["Qingrui Liu", "Changhee Jung", "Dongyoon Lee", "Devesh Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783728", "micro", 2016]], "Dongyoon Lee": [0.999946266412735, ["Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection", ["Qingrui Liu", "Changhee Jung", "Dongyoon Lee", "Devesh Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783728", "micro", 2016]], "Devesh Tiwari": [0, ["Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection", ["Qingrui Liu", "Changhee Jung", "Dongyoon Lee", "Devesh Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783728", "micro", 2016]], "Johnathan Alsop": [0, ["Lazy release consistency for GPUs", ["Johnathan Alsop", "Marc S. Orr", "Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2016.7783729", "micro", 2016]], "Marc S. Orr": [0, ["Lazy release consistency for GPUs", ["Johnathan Alsop", "Marc S. Orr", "Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2016.7783729", "micro", 2016]], "Bradford M. Beckmann": [0, ["Lazy release consistency for GPUs", ["Johnathan Alsop", "Marc S. Orr", "Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2016.7783729", "micro", 2016]], "David A. Wood": [0, ["Lazy release consistency for GPUs", ["Johnathan Alsop", "Marc S. Orr", "Bradford M. Beckmann", "David A. Wood"], "https://doi.org/10.1109/MICRO.2016.7783729", "micro", 2016]], "Heonjae Ha": [0.9997823387384415, ["Improving energy efficiency of DRAM by exploiting half page row access", ["Heonjae Ha", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783730", "micro", 2016]], "Ardavan Pedram": [0, ["Improving energy efficiency of DRAM by exploiting half page row access", ["Heonjae Ha", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783730", "micro", 2016], ["Evaluating programmable architectures for imaging and vision applications", ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783755", "micro", 2016]], "Stephen Richardson": [0, ["Improving energy efficiency of DRAM by exploiting half page row access", ["Heonjae Ha", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783730", "micro", 2016], ["Evaluating programmable architectures for imaging and vision applications", ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783755", "micro", 2016]], "Shahar Kvatinsky": [0, ["Improving energy efficiency of DRAM by exploiting half page row access", ["Heonjae Ha", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783730", "micro", 2016], ["Evaluating programmable architectures for imaging and vision applications", ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783755", "micro", 2016]], "Mark Horowitz": [0, ["Improving energy efficiency of DRAM by exploiting half page row access", ["Heonjae Ha", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783730", "micro", 2016], ["Evaluating programmable architectures for imaging and vision applications", ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783755", "micro", 2016]], "Jia Zhan": [0, ["OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", ["Jia Zhan", "Onur Kayiran", "Gabriel H. Loh", "Chita R. Das", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783731", "micro", 2016], ["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Onur Kayiran": [0, ["OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", ["Jia Zhan", "Onur Kayiran", "Gabriel H. Loh", "Chita R. Das", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783731", "micro", 2016]], "Gabriel H. Loh": [0, ["OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", ["Jia Zhan", "Onur Kayiran", "Gabriel H. Loh", "Chita R. Das", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783731", "micro", 2016]], "Chita R. Das": [0, ["OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", ["Jia Zhan", "Onur Kayiran", "Gabriel H. Loh", "Chita R. Das", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783731", "micro", 2016]], "Itir Akgun": [0, ["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Jishen Zhao": [0, ["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Al Davis": [0, ["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Paolo Faraboschi": [0, ["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Yuangang Wang": [0.0006789772014599293, ["A unified memory network architecture for in-memory computing in commodity servers", ["Jia Zhan", "Itir Akgun", "Jishen Zhao", "Al Davis", "Paolo Faraboschi", "Yuangang Wang", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2016.7783732", "micro", 2016]], "Gwangsun Kim": [0.9631670117378235, ["Contention-based congestion management in large-scale networks", ["Gwangsun Kim", "Changhyun Kim", "Jiyun Jeong", "Mike Parker", "John Kim"], "https://doi.org/10.1109/MICRO.2016.7783733", "micro", 2016]], "Changhyun Kim": [0.9979241043329239, ["Contention-based congestion management in large-scale networks", ["Gwangsun Kim", "Changhyun Kim", "Jiyun Jeong", "Mike Parker", "John Kim"], "https://doi.org/10.1109/MICRO.2016.7783733", "micro", 2016]], "Jiyun Jeong": [0.6092841327190399, ["Contention-based congestion management in large-scale networks", ["Gwangsun Kim", "Changhyun Kim", "Jiyun Jeong", "Mike Parker", "John Kim"], "https://doi.org/10.1109/MICRO.2016.7783733", "micro", 2016]], "Mike Parker": [0, ["Contention-based congestion management in large-scale networks", ["Gwangsun Kim", "Changhyun Kim", "Jiyun Jeong", "Mike Parker", "John Kim"], "https://doi.org/10.1109/MICRO.2016.7783733", "micro", 2016]], "John Kim": [1, ["Contention-based congestion management in large-scale networks", ["Gwangsun Kim", "Changhyun Kim", "Jiyun Jeong", "Mike Parker", "John Kim"], "https://doi.org/10.1109/MICRO.2016.7783733", "micro", 2016]], "Dominic DiTomaso": [0, ["Dynamic error mitigation in NoCs using intelligent prediction techniques", ["Dominic DiTomaso", "Travis Boraten", "Avinash Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2016.7783734", "micro", 2016]], "Travis Boraten": [0, ["Dynamic error mitigation in NoCs using intelligent prediction techniques", ["Dominic DiTomaso", "Travis Boraten", "Avinash Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2016.7783734", "micro", 2016]], "Avinash Kodi": [0, ["Dynamic error mitigation in NoCs using intelligent prediction techniques", ["Dominic DiTomaso", "Travis Boraten", "Avinash Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2016.7783734", "micro", 2016]], "Ahmed Louri": [0, ["Dynamic error mitigation in NoCs using intelligent prediction techniques", ["Dominic DiTomaso", "Travis Boraten", "Avinash Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2016.7783734", "micro", 2016]], "Shibo Wang": [0.0007414841966237873, ["Reducing data movement energy via online data clustering and encoding", ["Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/MICRO.2016.7783735", "micro", 2016]], "Engin Ipek": [0, ["Reducing data movement energy via online data clustering and encoding", ["Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/MICRO.2016.7783735", "micro", 2016]], "Alberto Ros": [0, ["Racer: TSO consistency via race detection", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1109/MICRO.2016.7783736", "micro", 2016]], "Stefanos Kaxiras": [0, ["Racer: TSO consistency via race detection", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1109/MICRO.2016.7783736", "micro", 2016]], "Guowei Zhang": [0, ["Exploiting semantic commutativity in hardware speculation", ["Guowei Zhang", "Virginia Chiu", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783737", "micro", 2016]], "Virginia Chiu": [0, ["Exploiting semantic commutativity in hardware speculation", ["Guowei Zhang", "Virginia Chiu", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2016.7783737", "micro", 2016]], "Chia-Chen Chou": [0, ["CANDY: Enabling coherent DRAM caches for multi-node systems", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2016.7783738", "micro", 2016]], "Aamer Jaleel": [0, ["CANDY: Enabling coherent DRAM caches for multi-node systems", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2016.7783738", "micro", 2016], ["The Bunker Cache for spatio-value approximation", ["Joshua San Miguel", "Jorge Albericio", "Natalie D. Enright Jerger", "Aamer Jaleel"], "https://doi.org/10.1109/MICRO.2016.7783746", "micro", 2016]], "Moinuddin K. Qureshi": [0, ["CANDY: Enabling coherent DRAM caches for multi-node systems", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2016.7783738", "micro", 2016]], "Cheng-Chieh Huang": [0, ["C3D: Mitigating the NUMA bottleneck via coherent DRAM caches", ["Cheng-Chieh Huang", "Rakesh Kumar", "Marco Elver", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/MICRO.2016.7783739", "micro", 2016]], "Rakesh Kumar": [0, ["C3D: Mitigating the NUMA bottleneck via coherent DRAM caches", ["Cheng-Chieh Huang", "Rakesh Kumar", "Marco Elver", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/MICRO.2016.7783739", "micro", 2016]], "Marco Elver": [0, ["C3D: Mitigating the NUMA bottleneck via coherent DRAM caches", ["Cheng-Chieh Huang", "Rakesh Kumar", "Marco Elver", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/MICRO.2016.7783739", "micro", 2016]], "Vijay Nagarajan": [0, ["C3D: Mitigating the NUMA bottleneck via coherent DRAM caches", ["Cheng-Chieh Huang", "Rakesh Kumar", "Marco Elver", "Boris Grot", "Vijay Nagarajan"], "https://doi.org/10.1109/MICRO.2016.7783739", "micro", 2016]], "Mikhail Kazdagli": [0, ["Quantifying and improving the efficiency of hardware-based mobile malware detectors", ["Mikhail Kazdagli", "Vijay Janapa Reddi", "Mohit Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783740", "micro", 2016]], "Vijay Janapa Reddi": [0, ["Quantifying and improving the efficiency of hardware-based mobile malware detectors", ["Mikhail Kazdagli", "Vijay Janapa Reddi", "Mohit Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783740", "micro", 2016], ["Ti-states: Processor power management in the temperature inversion region", ["Yazhou Zu", "Wei Huang", "Indrani Paul", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2016.7783758", "micro", 2016]], "Mohit Tiwari": [0, ["Quantifying and improving the efficiency of hardware-based mobile malware detectors", ["Mikhail Kazdagli", "Vijay Janapa Reddi", "Mohit Tiwari"], "https://doi.org/10.1109/MICRO.2016.7783740", "micro", 2016]], "Tamara Silbergleit Lehman": [0, ["PoisonIvy: Safe speculation for secure memory", ["Tamara Silbergleit Lehman", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/MICRO.2016.7783741", "micro", 2016]], "Andrew D. Hilton": [0, ["PoisonIvy: Safe speculation for secure memory", ["Tamara Silbergleit Lehman", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/MICRO.2016.7783741", "micro", 2016]], "Benjamin C. Lee": [4.3665677367243916e-05, ["PoisonIvy: Safe speculation for secure memory", ["Tamara Silbergleit Lehman", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/MICRO.2016.7783741", "micro", 2016]], "Mengjia Yan": [0, ["ReplayConfusion: Detecting cache-based covert channel attacks using record and replay", ["Mengjia Yan", "Yasser Shalabi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783742", "micro", 2016]], "Yasser Shalabi": [0, ["ReplayConfusion: Detecting cache-based covert channel attacks using record and replay", ["Mengjia Yan", "Yasser Shalabi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783742", "micro", 2016]], "Josep Torrellas": [0, ["ReplayConfusion: Detecting cache-based covert channel attacks using record and replay", ["Mengjia Yan", "Yasser Shalabi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783742", "micro", 2016], ["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Dmitry Evtyushkin": [0, ["Jump over ASLR: Attacking branch predictors to bypass ASLR", ["Dmitry Evtyushkin", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1109/MICRO.2016.7783743", "micro", 2016]], "Dmitry V. Ponomarev": [0, ["Jump over ASLR: Attacking branch predictors to bypass ASLR", ["Dmitry Evtyushkin", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1109/MICRO.2016.7783743", "micro", 2016]], "Nael B. Abu-Ghazaleh": [0, ["Jump over ASLR: Attacking branch predictors to bypass ASLR", ["Dmitry Evtyushkin", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1109/MICRO.2016.7783743", "micro", 2016]], "Parker Hill": [0, ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Shih-Chieh Lin": [0, ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Muneeb Khan": [0, ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Md E. Haque": [0, ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Scott A. Mahlke": [0, ["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation", ["Animesh Jain", "Parker Hill", "Shih-Chieh Lin", "Muneeb Khan", "Md E. Haque", "Michael A. Laurenzano", "Scott A. Mahlke", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2016.7783744", "micro", 2016]], "Radha Venkatagiri": [0, ["Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency", ["Radha Venkatagiri", "Abdulrahman Mahmoud", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2016.7783745", "micro", 2016]], "Abdulrahman Mahmoud": [0, ["Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency", ["Radha Venkatagiri", "Abdulrahman Mahmoud", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2016.7783745", "micro", 2016]], "Siva Kumar Sastry Hari": [0, ["Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency", ["Radha Venkatagiri", "Abdulrahman Mahmoud", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2016.7783745", "micro", 2016]], "Sarita V. Adve": [0, ["Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency", ["Radha Venkatagiri", "Abdulrahman Mahmoud", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/MICRO.2016.7783745", "micro", 2016]], "Joshua San Miguel": [0, ["The Bunker Cache for spatio-value approximation", ["Joshua San Miguel", "Jorge Albericio", "Natalie D. Enright Jerger", "Aamer Jaleel"], "https://doi.org/10.1109/MICRO.2016.7783746", "micro", 2016]], "Natalie D. Enright Jerger": [0, ["The Bunker Cache for spatio-value approximation", ["Joshua San Miguel", "Jorge Albericio", "Natalie D. Enright Jerger", "Aamer Jaleel"], "https://doi.org/10.1109/MICRO.2016.7783746", "micro", 2016]], "Vaibhav Gogte": [0, ["HARE: Hardware accelerator for regular expressions", ["Vaibhav Gogte", "Aasheesh Kolli", "Michael J. Cafarella", "Loris DAntoni", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783747", "micro", 2016]], "Aasheesh Kolli": [0, ["HARE: Hardware accelerator for regular expressions", ["Vaibhav Gogte", "Aasheesh Kolli", "Michael J. Cafarella", "Loris DAntoni", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783747", "micro", 2016], ["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Michael J. Cafarella": [0, ["HARE: Hardware accelerator for regular expressions", ["Vaibhav Gogte", "Aasheesh Kolli", "Michael J. Cafarella", "Loris DAntoni", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783747", "micro", 2016]], "Loris DAntoni": [0, ["HARE: Hardware accelerator for regular expressions", ["Vaibhav Gogte", "Aasheesh Kolli", "Michael J. Cafarella", "Loris DAntoni", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783747", "micro", 2016]], "Thomas F. Wenisch": [0, ["HARE: Hardware accelerator for regular expressions", ["Vaibhav Gogte", "Aasheesh Kolli", "Michael J. Cafarella", "Loris DAntoni", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783747", "micro", 2016], ["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Sean Murray": [0, ["The microarchitecture of a real-time robot motion planning accelerator", ["Sean Murray", "William Floyd-Jones", "Ying Qi", "George Konidaris", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2016.7783748", "micro", 2016]], "William Floyd-Jones": [0, ["The microarchitecture of a real-time robot motion planning accelerator", ["Sean Murray", "William Floyd-Jones", "Ying Qi", "George Konidaris", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2016.7783748", "micro", 2016]], "Ying Qi": [0, ["The microarchitecture of a real-time robot motion planning accelerator", ["Sean Murray", "William Floyd-Jones", "Ying Qi", "George Konidaris", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2016.7783748", "micro", 2016]], "George Konidaris": [0, ["The microarchitecture of a real-time robot motion planning accelerator", ["Sean Murray", "William Floyd-Jones", "Ying Qi", "George Konidaris", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2016.7783748", "micro", 2016]], "Daniel J. Sorin": [0, ["The microarchitecture of a real-time robot motion planning accelerator", ["Sean Murray", "William Floyd-Jones", "Ying Qi", "George Konidaris", "Daniel J. Sorin"], "https://doi.org/10.1109/MICRO.2016.7783748", "micro", 2016]], "Tao Chen": [0, ["Efficient data supply for hardware accelerators with prefetching and access/execute decoupling", ["Tao Chen", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2016.7783749", "micro", 2016]], "G. Edward Suh": [4.7297218225272886e-11, ["Efficient data supply for hardware accelerators with prefetching and access/execute decoupling", ["Tao Chen", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2016.7783749", "micro", 2016]], "Reza Yazdani": [0, ["An ultra low-power hardware accelerator for automatic speech recognition", ["Reza Yazdani", "Albert Segura", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2016.7783750", "micro", 2016]], "Albert Segura": [0, ["An ultra low-power hardware accelerator for automatic speech recognition", ["Reza Yazdani", "Albert Segura", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2016.7783750", "micro", 2016]], "Jose-Maria Arnau": [0, ["An ultra low-power hardware accelerator for automatic speech recognition", ["Reza Yazdani", "Albert Segura", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2016.7783750", "micro", 2016]], "Antonio Gonzalez": [0, ["An ultra low-power hardware accelerator for automatic speech recognition", ["Reza Yazdani", "Albert Segura", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.2016.7783750", "micro", 2016]], "Yakun Sophia Shao": [0, ["Co-designing accelerators and SoC interfaces using gem5-Aladdin", ["Yakun Sophia Shao", "Sam Likun Xi", "Vijayalakshmi Srinivasan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2016.7783751", "micro", 2016]], "Sam Likun Xi": [0, ["Co-designing accelerators and SoC interfaces using gem5-Aladdin", ["Yakun Sophia Shao", "Sam Likun Xi", "Vijayalakshmi Srinivasan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2016.7783751", "micro", 2016]], "Vijayalakshmi Srinivasan": [0, ["Co-designing accelerators and SoC interfaces using gem5-Aladdin", ["Yakun Sophia Shao", "Sam Likun Xi", "Vijayalakshmi Srinivasan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2016.7783751", "micro", 2016]], "Gu-Yeon Wei": [0, ["Co-designing accelerators and SoC interfaces using gem5-Aladdin", ["Yakun Sophia Shao", "Sam Likun Xi", "Vijayalakshmi Srinivasan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2016.7783751", "micro", 2016]], "David M. Brooks": [0, ["Co-designing accelerators and SoC interfaces using gem5-Aladdin", ["Yakun Sophia Shao", "Sam Likun Xi", "Vijayalakshmi Srinivasan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2016.7783751", "micro", 2016]], "Amirali Sharifian": [0, ["Chainsaw: Von-neumann accelerators to leverage fused instruction chains", ["Amirali Sharifian", "Snehasish Kumar", "Apala Guha", "Arrvindh Shriraman"], "https://doi.org/10.1109/MICRO.2016.7783752", "micro", 2016]], "Snehasish Kumar": [0, ["Chainsaw: Von-neumann accelerators to leverage fused instruction chains", ["Amirali Sharifian", "Snehasish Kumar", "Apala Guha", "Arrvindh Shriraman"], "https://doi.org/10.1109/MICRO.2016.7783752", "micro", 2016]], "Apala Guha": [0, ["Chainsaw: Von-neumann accelerators to leverage fused instruction chains", ["Amirali Sharifian", "Snehasish Kumar", "Apala Guha", "Arrvindh Shriraman"], "https://doi.org/10.1109/MICRO.2016.7783752", "micro", 2016]], "Arrvindh Shriraman": [0, ["Chainsaw: Von-neumann accelerators to leverage fused instruction chains", ["Amirali Sharifian", "Snehasish Kumar", "Apala Guha", "Arrvindh Shriraman"], "https://doi.org/10.1109/MICRO.2016.7783752", "micro", 2016]], "Hadi Asghari Moghaddam": [0, ["Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems", ["Hadi Asghari Moghaddam", "Young Hoon Son", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2016.7783753", "micro", 2016]], "Young Hoon Son": [0.9983035922050476, ["Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems", ["Hadi Asghari Moghaddam", "Young Hoon Son", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2016.7783753", "micro", 2016]], "Jung Ho Ahn": [0.9047393798828125, ["Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems", ["Hadi Asghari Moghaddam", "Young Hoon Son", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2016.7783753", "micro", 2016]], "Nam Sung Kim": [0.9872660338878632, ["Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems", ["Hadi Asghari Moghaddam", "Young Hoon Son", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2016.7783753", "micro", 2016], ["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Chih-Chi Cheng": [0, ["A patch memory system for image processing and computer vision", ["Jason Clemons", "Chih-Chi Cheng", "Iuri Frosio", "Daniel R. Johnson", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783754", "micro", 2016]], "Iuri Frosio": [0, ["A patch memory system for image processing and computer vision", ["Jason Clemons", "Chih-Chi Cheng", "Iuri Frosio", "Daniel R. Johnson", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783754", "micro", 2016]], "Daniel R. Johnson": [0, ["A patch memory system for image processing and computer vision", ["Jason Clemons", "Chih-Chi Cheng", "Iuri Frosio", "Daniel R. Johnson", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2016.7783754", "micro", 2016]], "Artem Vasilyev": [0, ["Evaluating programmable architectures for imaging and vision applications", ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783755", "micro", 2016]], "Nikhil Bhagdikar": [0, ["Evaluating programmable architectures for imaging and vision applications", ["Artem Vasilyev", "Nikhil Bhagdikar", "Ardavan Pedram", "Stephen Richardson", "Shahar Kvatinsky", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2016.7783755", "micro", 2016]], "Kaige Yan": [0, ["Redefining QoS and customizing the power management policy to satisfy individual mobile users", ["Kaige Yan", "Xingyao Zhang", "Jingweijia Tan", "Xin Fu"], "https://doi.org/10.1109/MICRO.2016.7783756", "micro", 2016]], "Xingyao Zhang": [0, ["Redefining QoS and customizing the power management policy to satisfy individual mobile users", ["Kaige Yan", "Xingyao Zhang", "Jingweijia Tan", "Xin Fu"], "https://doi.org/10.1109/MICRO.2016.7783756", "micro", 2016]], "Jingweijia Tan": [0, ["Redefining QoS and customizing the power management policy to satisfy individual mobile users", ["Kaige Yan", "Xingyao Zhang", "Jingweijia Tan", "Xin Fu"], "https://doi.org/10.1109/MICRO.2016.7783756", "micro", 2016]], "Xin Fu": [0, ["Redefining QoS and customizing the power management policy to satisfy individual mobile users", ["Kaige Yan", "Xingyao Zhang", "Jingweijia Tan", "Xin Fu"], "https://doi.org/10.1109/MICRO.2016.7783756", "micro", 2016]], "Dimitrios Skarlatos": [0, ["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Renji Thomas": [0, ["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Aditya Agrawal": [0, ["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Shibin Qin": [0, ["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Robert C. N. Pilawa-Podgurski": [0, ["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Ulya R. Karpuzcu": [0, ["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Radu Teodorescu": [0, ["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks", ["Dimitrios Skarlatos", "Renji Thomas", "Aditya Agrawal", "Shibin Qin", "Robert C. N. Pilawa-Podgurski", "Ulya R. Karpuzcu", "Radu Teodorescu", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2016.7783757", "micro", 2016]], "Yazhou Zu": [0, ["Ti-states: Processor power management in the temperature inversion region", ["Yazhou Zu", "Wei Huang", "Indrani Paul", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2016.7783758", "micro", 2016]], "Wei Huang": [0, ["Ti-states: Processor power management in the temperature inversion region", ["Yazhou Zu", "Wei Huang", "Indrani Paul", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2016.7783758", "micro", 2016]], "Indrani Paul": [0, ["Ti-states: Processor power management in the temperature inversion region", ["Yazhou Zu", "Wei Huang", "Indrani Paul", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2016.7783758", "micro", 2016]], "Tae Jun Ham": [0.8455002903938293, ["Graphicionado: A high-performance and energy-efficient accelerator for graph analytics", ["Tae Jun Ham", "Lisa Wu", "Narayanan Sundaram", "Nadathur Satish", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2016.7783759", "micro", 2016]], "Lisa Wu": [0.005229772534221411, ["Graphicionado: A high-performance and energy-efficient accelerator for graph analytics", ["Tae Jun Ham", "Lisa Wu", "Narayanan Sundaram", "Nadathur Satish", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2016.7783759", "micro", 2016]], "Narayanan Sundaram": [0, ["Graphicionado: A high-performance and energy-efficient accelerator for graph analytics", ["Tae Jun Ham", "Lisa Wu", "Narayanan Sundaram", "Nadathur Satish", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2016.7783759", "micro", 2016]], "Nadathur Satish": [0, ["Graphicionado: A high-performance and energy-efficient accelerator for graph analytics", ["Tae Jun Ham", "Lisa Wu", "Narayanan Sundaram", "Nadathur Satish", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2016.7783759", "micro", 2016]], "Xulong Tang": [0, ["Improving bank-level parallelism for irregular applications", ["Xulong Tang", "Mahmut T. Kandemir", "Praveen Yedlapalli", "Jagadish Kotra"], "https://doi.org/10.1109/MICRO.2016.7783760", "micro", 2016]], "Mahmut T. Kandemir": [0, ["Improving bank-level parallelism for irregular applications", ["Xulong Tang", "Mahmut T. Kandemir", "Praveen Yedlapalli", "Jagadish Kotra"], "https://doi.org/10.1109/MICRO.2016.7783760", "micro", 2016]], "Praveen Yedlapalli": [0, ["Improving bank-level parallelism for irregular applications", ["Xulong Tang", "Mahmut T. Kandemir", "Praveen Yedlapalli", "Jagadish Kotra"], "https://doi.org/10.1109/MICRO.2016.7783760", "micro", 2016]], "Jagadish Kotra": [0, ["Improving bank-level parallelism for irregular applications", ["Xulong Tang", "Mahmut T. Kandemir", "Praveen Yedlapalli", "Jagadish Kotra"], "https://doi.org/10.1109/MICRO.2016.7783760", "micro", 2016]], "Jeff Rosen": [0, ["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Stephan Diestelhorst": [0, ["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Ali G. Saidi": [0, ["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Steven Pelley": [0, ["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Sihang Liu": [0, ["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Peter M. Chen": [0, ["Delegated persist ordering", ["Aasheesh Kolli", "Jeff Rosen", "Stephan Diestelhorst", "Ali G. Saidi", "Steven Pelley", "Sihang Liu", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/MICRO.2016.7783761", "micro", 2016]], "Nader Sehatbakhsh": [0, ["Spectral profiling: Observer-effect-free profiling by monitoring EM emanations", ["Nader Sehatbakhsh", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2016.7783762", "micro", 2016]], "Alireza Nazari": [0, ["Spectral profiling: Observer-effect-free profiling by monitoring EM emanations", ["Nader Sehatbakhsh", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2016.7783762", "micro", 2016]], "Alenka G. Zajic": [0, ["Spectral profiling: Observer-effect-free profiling by monitoring EM emanations", ["Nader Sehatbakhsh", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2016.7783762", "micro", 2016]], "Milos Prvulovic": [0, ["Spectral profiling: Observer-effect-free profiling by monitoring EM emanations", ["Nader Sehatbakhsh", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2016.7783762", "micro", 2016]], "Jinchun Kim": [0.4621215909719467, ["Path confidence based lookahead prefetching", ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "https://doi.org/10.1109/MICRO.2016.7783763", "micro", 2016]], "Seth H. Pugsley": [0, ["Path confidence based lookahead prefetching", ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "https://doi.org/10.1109/MICRO.2016.7783763", "micro", 2016]], "Paul V. Gratz": [0, ["Path confidence based lookahead prefetching", ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "https://doi.org/10.1109/MICRO.2016.7783763", "micro", 2016]], "A. L. Narasimha Reddy": [0, ["Path confidence based lookahead prefetching", ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "https://doi.org/10.1109/MICRO.2016.7783763", "micro", 2016]], "Chris Wilkerson": [0, ["Path confidence based lookahead prefetching", ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "https://doi.org/10.1109/MICRO.2016.7783763", "micro", 2016]], "Zeshan Chishti": [0, ["Path confidence based lookahead prefetching", ["Jinchun Kim", "Seth H. Pugsley", "Paul V. Gratz", "A. L. Narasimha Reddy", "Chris Wilkerson", "Zeshan Chishti"], "https://doi.org/10.1109/MICRO.2016.7783763", "micro", 2016]], "Milad Hashemi": [0, ["Continuous runahead: Transparent hardware acceleration for memory intensive workloads", ["Milad Hashemi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2016.7783764", "micro", 2016]], "Yale N. Patt": [0, ["Continuous runahead: Transparent hardware acceleration for memory intensive workloads", ["Milad Hashemi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2016.7783764", "micro", 2016]]}