!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ACTION_DEBUG_EXCEPTION	riscv/processor.h	/^  ACTION_DEBUG_EXCEPTION = MCONTROL_ACTION_DEBUG_EXCEPTION,$/;"	e	enum:__anon17
ACTION_DEBUG_MODE	riscv/processor.h	/^  ACTION_DEBUG_MODE = MCONTROL_ACTION_DEBUG_MODE,$/;"	e	enum:__anon17
ACTION_TRACE_EMIT	riscv/processor.h	/^  ACTION_TRACE_EMIT = MCONTROL_ACTION_TRACE_EMIT$/;"	e	enum:__anon17
ACTION_TRACE_START	riscv/processor.h	/^  ACTION_TRACE_START = MCONTROL_ACTION_TRACE_START,$/;"	e	enum:__anon17
ACTION_TRACE_STOP	riscv/processor.h	/^  ACTION_TRACE_STOP = MCONTROL_ACTION_TRACE_STOP,$/;"	e	enum:__anon17
AC_ACCESS_REGISTER	riscv/debug_defines.h	1335;"	d
AC_ACCESS_REGISTER_CMDTYPE	riscv/debug_defines.h	1341;"	d
AC_ACCESS_REGISTER_CMDTYPE_LENGTH	riscv/debug_defines.h	1340;"	d
AC_ACCESS_REGISTER_CMDTYPE_OFFSET	riscv/debug_defines.h	1339;"	d
AC_ACCESS_REGISTER_POSTEXEC	riscv/debug_defines.h	1365;"	d
AC_ACCESS_REGISTER_POSTEXEC_LENGTH	riscv/debug_defines.h	1364;"	d
AC_ACCESS_REGISTER_POSTEXEC_OFFSET	riscv/debug_defines.h	1363;"	d
AC_ACCESS_REGISTER_REGNO	riscv/debug_defines.h	1396;"	d
AC_ACCESS_REGISTER_REGNO_LENGTH	riscv/debug_defines.h	1395;"	d
AC_ACCESS_REGISTER_REGNO_OFFSET	riscv/debug_defines.h	1394;"	d
AC_ACCESS_REGISTER_SIZE	riscv/debug_defines.h	1358;"	d
AC_ACCESS_REGISTER_SIZE_LENGTH	riscv/debug_defines.h	1357;"	d
AC_ACCESS_REGISTER_SIZE_OFFSET	riscv/debug_defines.h	1356;"	d
AC_ACCESS_REGISTER_TRANSFER	riscv/debug_defines.h	1376;"	d
AC_ACCESS_REGISTER_TRANSFER_LENGTH	riscv/debug_defines.h	1375;"	d
AC_ACCESS_REGISTER_TRANSFER_OFFSET	riscv/debug_defines.h	1374;"	d
AC_ACCESS_REGISTER_WRITE	riscv/debug_defines.h	1387;"	d
AC_ACCESS_REGISTER_WRITE_LENGTH	riscv/debug_defines.h	1386;"	d
AC_ACCESS_REGISTER_WRITE_OFFSET	riscv/debug_defines.h	1385;"	d
AC_QUICK_ACCESS	riscv/debug_defines.h	1397;"	d
AC_QUICK_ACCESS_CMDTYPE	riscv/debug_defines.h	1403;"	d
AC_QUICK_ACCESS_CMDTYPE_LENGTH	riscv/debug_defines.h	1402;"	d
AC_QUICK_ACCESS_CMDTYPE_OFFSET	riscv/debug_defines.h	1401;"	d
AR	build/Makefile	/^AR            := ar$/;"	m
BRANCH_TARGET	riscv/decode.h	175;"	d
BRANCH_TARGET	riscv/insns/beq.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	riscv/insns/bge.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	riscv/insns/bgeu.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	riscv/insns/blt.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	riscv/insns/bltu.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	riscv/insns/bne.h	/^  set_pc(BRANCH_TARGET);$/;"	v
CAPTURE_DR	riscv/jtag_dtm.h	/^  CAPTURE_DR,$/;"	e	enum:__anon14
CAPTURE_IR	riscv/jtag_dtm.h	/^  CAPTURE_IR,$/;"	e	enum:__anon14
CAUSE_BREAKPOINT	riscv/encoding.h	965;"	d
CAUSE_FETCH_ACCESS	riscv/encoding.h	963;"	d
CAUSE_FETCH_PAGE_FAULT	riscv/encoding.h	974;"	d
CAUSE_HYPERVISOR_ECALL	riscv/encoding.h	972;"	d
CAUSE_ILLEGAL_INSTRUCTION	riscv/encoding.h	964;"	d
CAUSE_LOAD_ACCESS	riscv/encoding.h	967;"	d
CAUSE_LOAD_PAGE_FAULT	riscv/encoding.h	975;"	d
CAUSE_MACHINE_ECALL	riscv/encoding.h	973;"	d
CAUSE_MISALIGNED_FETCH	riscv/encoding.h	962;"	d
CAUSE_MISALIGNED_LOAD	riscv/encoding.h	966;"	d
CAUSE_MISALIGNED_STORE	riscv/encoding.h	968;"	d
CAUSE_STORE_ACCESS	riscv/encoding.h	969;"	d
CAUSE_STORE_PAGE_FAULT	riscv/encoding.h	976;"	d
CAUSE_SUPERVISOR_ECALL	riscv/encoding.h	971;"	d
CAUSE_USER_ECALL	riscv/encoding.h	970;"	d
CC	build/Makefile	/^CC            := gcc$/;"	m
CC	debug_rom/Makefile	/^CC = $(RISCV)\/bin\/riscv64-unknown-elf-gcc$/;"	m
CLINT_BASE	riscv/encoding.h	154;"	d
CLINT_SIZE	riscv/encoding.h	155;"	d
CMDERR_BUSY	riscv/debug_module.h	/^    CMDERR_BUSY = 1,$/;"	e	enum:cmderr
CMDERR_EXCEPTION	riscv/debug_module.h	/^    CMDERR_EXCEPTION = 3,$/;"	e	enum:cmderr
CMDERR_HALTRESUME	riscv/debug_module.h	/^    CMDERR_HALTRESUME = 4,$/;"	e	enum:cmderr
CMDERR_NONE	riscv/debug_module.h	/^    CMDERR_NONE = 0,$/;"	e	enum:cmderr
CMDERR_NOTSUP	riscv/debug_module.h	/^    CMDERR_NOTSUP = 2,$/;"	e	enum:cmderr
CMDERR_OTHER	riscv/debug_module.h	/^    CMDERR_OTHER = 7  $/;"	e	enum:cmderr
COMPILE	build/Makefile	/^COMPILE       := $(CXX) -fPIC -MMD -MP $(CPPFLAGS) $(CXXFLAGS) \\$/;"	m
COMPILE	debug_rom/Makefile	/^COMPILE = $(CC) -nostdlib -nostartfiles -I.. -Tlink.ld$/;"	m
COMPILE_C	build/Makefile	/^COMPILE_C     := $(CC) -fPIC -MMD -MP $(CPPFLAGS) $(CFLAGS) \\$/;"	m
CPU_HZ	riscv/sim.h	/^  static const size_t CPU_HZ = 1000000000; \/\/ 1GHz CPU$/;"	m	class:sim_t
CSR_CYCLE	riscv/encoding.h	754;"	d
CSR_CYCLEH	riscv/encoding.h	899;"	d
CSR_DCSR	riscv/debug_defines.h	157;"	d
CSR_DCSR	riscv/encoding.h	832;"	d
CSR_DCSR_CAUSE	riscv/debug_defines.h	247;"	d
CSR_DCSR_CAUSE_LENGTH	riscv/debug_defines.h	246;"	d
CSR_DCSR_CAUSE_OFFSET	riscv/debug_defines.h	245;"	d
CSR_DCSR_EBREAKM	riscv/debug_defines.h	174;"	d
CSR_DCSR_EBREAKM_LENGTH	riscv/debug_defines.h	173;"	d
CSR_DCSR_EBREAKM_OFFSET	riscv/debug_defines.h	172;"	d
CSR_DCSR_EBREAKS	riscv/debug_defines.h	180;"	d
CSR_DCSR_EBREAKS_LENGTH	riscv/debug_defines.h	179;"	d
CSR_DCSR_EBREAKS_OFFSET	riscv/debug_defines.h	178;"	d
CSR_DCSR_EBREAKU	riscv/debug_defines.h	187;"	d
CSR_DCSR_EBREAKU_LENGTH	riscv/debug_defines.h	186;"	d
CSR_DCSR_EBREAKU_OFFSET	riscv/debug_defines.h	185;"	d
CSR_DCSR_MPRVEN	riscv/debug_defines.h	256;"	d
CSR_DCSR_MPRVEN_LENGTH	riscv/debug_defines.h	255;"	d
CSR_DCSR_MPRVEN_OFFSET	riscv/debug_defines.h	254;"	d
CSR_DCSR_NMIP	riscv/debug_defines.h	266;"	d
CSR_DCSR_NMIP_LENGTH	riscv/debug_defines.h	265;"	d
CSR_DCSR_NMIP_OFFSET	riscv/debug_defines.h	264;"	d
CSR_DCSR_PRV	riscv/debug_defines.h	289;"	d
CSR_DCSR_PRV_LENGTH	riscv/debug_defines.h	288;"	d
CSR_DCSR_PRV_OFFSET	riscv/debug_defines.h	287;"	d
CSR_DCSR_STEP	riscv/debug_defines.h	276;"	d
CSR_DCSR_STEPIE	riscv/debug_defines.h	200;"	d
CSR_DCSR_STEPIE_LENGTH	riscv/debug_defines.h	199;"	d
CSR_DCSR_STEPIE_OFFSET	riscv/debug_defines.h	198;"	d
CSR_DCSR_STEP_LENGTH	riscv/debug_defines.h	275;"	d
CSR_DCSR_STEP_OFFSET	riscv/debug_defines.h	274;"	d
CSR_DCSR_STOPCOUNT	riscv/debug_defines.h	215;"	d
CSR_DCSR_STOPCOUNT_LENGTH	riscv/debug_defines.h	214;"	d
CSR_DCSR_STOPCOUNT_OFFSET	riscv/debug_defines.h	213;"	d
CSR_DCSR_STOPTIME	riscv/debug_defines.h	227;"	d
CSR_DCSR_STOPTIME_LENGTH	riscv/debug_defines.h	226;"	d
CSR_DCSR_STOPTIME_OFFSET	riscv/debug_defines.h	225;"	d
CSR_DCSR_XDEBUGVER	riscv/debug_defines.h	168;"	d
CSR_DCSR_XDEBUGVER_LENGTH	riscv/debug_defines.h	167;"	d
CSR_DCSR_XDEBUGVER_OFFSET	riscv/debug_defines.h	166;"	d
CSR_DPC	riscv/debug_defines.h	290;"	d
CSR_DPC	riscv/encoding.h	833;"	d
CSR_DPC_DPC	riscv/debug_defines.h	293;"	d
CSR_DPC_DPC_LENGTH	riscv/debug_defines.h	292;"	d
CSR_DPC_DPC_OFFSET	riscv/debug_defines.h	291;"	d
CSR_DSCRATCH	riscv/encoding.h	834;"	d
CSR_DSCRATCH0	riscv/debug_defines.h	294;"	d
CSR_DSCRATCH1	riscv/debug_defines.h	295;"	d
CSR_ETRIGGER	riscv/debug_defines.h	629;"	d
CSR_ETRIGGER_ACTION	riscv/debug_defines.h	673;"	d
CSR_ETRIGGER_ACTION_LENGTH	riscv/debug_defines.h	672;"	d
CSR_ETRIGGER_ACTION_OFFSET	riscv/debug_defines.h	671;"	d
CSR_ETRIGGER_DMODE	riscv/debug_defines.h	635;"	d
CSR_ETRIGGER_DMODE_LENGTH	riscv/debug_defines.h	634;"	d
CSR_ETRIGGER_DMODE_OFFSET	riscv/debug_defines.h	633;"	d
CSR_ETRIGGER_HIT	riscv/debug_defines.h	645;"	d
CSR_ETRIGGER_HIT_LENGTH	riscv/debug_defines.h	644;"	d
CSR_ETRIGGER_HIT_OFFSET	riscv/debug_defines.h	643;"	d
CSR_ETRIGGER_M	riscv/debug_defines.h	652;"	d
CSR_ETRIGGER_M_LENGTH	riscv/debug_defines.h	651;"	d
CSR_ETRIGGER_M_OFFSET	riscv/debug_defines.h	650;"	d
CSR_ETRIGGER_S	riscv/debug_defines.h	659;"	d
CSR_ETRIGGER_S_LENGTH	riscv/debug_defines.h	658;"	d
CSR_ETRIGGER_S_OFFSET	riscv/debug_defines.h	657;"	d
CSR_ETRIGGER_TYPE	riscv/debug_defines.h	632;"	d
CSR_ETRIGGER_TYPE_LENGTH	riscv/debug_defines.h	631;"	d
CSR_ETRIGGER_TYPE_OFFSET	riscv/debug_defines.h	630;"	d
CSR_ETRIGGER_U	riscv/debug_defines.h	666;"	d
CSR_ETRIGGER_U_LENGTH	riscv/debug_defines.h	665;"	d
CSR_ETRIGGER_U_OFFSET	riscv/debug_defines.h	664;"	d
CSR_FCSR	riscv/encoding.h	753;"	d
CSR_FFLAGS	riscv/encoding.h	751;"	d
CSR_FRM	riscv/encoding.h	752;"	d
CSR_HPMCOUNTER10	riscv/encoding.h	764;"	d
CSR_HPMCOUNTER10H	riscv/encoding.h	909;"	d
CSR_HPMCOUNTER11	riscv/encoding.h	765;"	d
CSR_HPMCOUNTER11H	riscv/encoding.h	910;"	d
CSR_HPMCOUNTER12	riscv/encoding.h	766;"	d
CSR_HPMCOUNTER12H	riscv/encoding.h	911;"	d
CSR_HPMCOUNTER13	riscv/encoding.h	767;"	d
CSR_HPMCOUNTER13H	riscv/encoding.h	912;"	d
CSR_HPMCOUNTER14	riscv/encoding.h	768;"	d
CSR_HPMCOUNTER14H	riscv/encoding.h	913;"	d
CSR_HPMCOUNTER15	riscv/encoding.h	769;"	d
CSR_HPMCOUNTER15H	riscv/encoding.h	914;"	d
CSR_HPMCOUNTER16	riscv/encoding.h	770;"	d
CSR_HPMCOUNTER16H	riscv/encoding.h	915;"	d
CSR_HPMCOUNTER17	riscv/encoding.h	771;"	d
CSR_HPMCOUNTER17H	riscv/encoding.h	916;"	d
CSR_HPMCOUNTER18	riscv/encoding.h	772;"	d
CSR_HPMCOUNTER18H	riscv/encoding.h	917;"	d
CSR_HPMCOUNTER19	riscv/encoding.h	773;"	d
CSR_HPMCOUNTER19H	riscv/encoding.h	918;"	d
CSR_HPMCOUNTER20	riscv/encoding.h	774;"	d
CSR_HPMCOUNTER20H	riscv/encoding.h	919;"	d
CSR_HPMCOUNTER21	riscv/encoding.h	775;"	d
CSR_HPMCOUNTER21H	riscv/encoding.h	920;"	d
CSR_HPMCOUNTER22	riscv/encoding.h	776;"	d
CSR_HPMCOUNTER22H	riscv/encoding.h	921;"	d
CSR_HPMCOUNTER23	riscv/encoding.h	777;"	d
CSR_HPMCOUNTER23H	riscv/encoding.h	922;"	d
CSR_HPMCOUNTER24	riscv/encoding.h	778;"	d
CSR_HPMCOUNTER24H	riscv/encoding.h	923;"	d
CSR_HPMCOUNTER25	riscv/encoding.h	779;"	d
CSR_HPMCOUNTER25H	riscv/encoding.h	924;"	d
CSR_HPMCOUNTER26	riscv/encoding.h	780;"	d
CSR_HPMCOUNTER26H	riscv/encoding.h	925;"	d
CSR_HPMCOUNTER27	riscv/encoding.h	781;"	d
CSR_HPMCOUNTER27H	riscv/encoding.h	926;"	d
CSR_HPMCOUNTER28	riscv/encoding.h	782;"	d
CSR_HPMCOUNTER28H	riscv/encoding.h	927;"	d
CSR_HPMCOUNTER29	riscv/encoding.h	783;"	d
CSR_HPMCOUNTER29H	riscv/encoding.h	928;"	d
CSR_HPMCOUNTER3	riscv/encoding.h	757;"	d
CSR_HPMCOUNTER30	riscv/encoding.h	784;"	d
CSR_HPMCOUNTER30H	riscv/encoding.h	929;"	d
CSR_HPMCOUNTER31	riscv/encoding.h	785;"	d
CSR_HPMCOUNTER31H	riscv/encoding.h	930;"	d
CSR_HPMCOUNTER3H	riscv/encoding.h	902;"	d
CSR_HPMCOUNTER4	riscv/encoding.h	758;"	d
CSR_HPMCOUNTER4H	riscv/encoding.h	903;"	d
CSR_HPMCOUNTER5	riscv/encoding.h	759;"	d
CSR_HPMCOUNTER5H	riscv/encoding.h	904;"	d
CSR_HPMCOUNTER6	riscv/encoding.h	760;"	d
CSR_HPMCOUNTER6H	riscv/encoding.h	905;"	d
CSR_HPMCOUNTER7	riscv/encoding.h	761;"	d
CSR_HPMCOUNTER7H	riscv/encoding.h	906;"	d
CSR_HPMCOUNTER8	riscv/encoding.h	762;"	d
CSR_HPMCOUNTER8H	riscv/encoding.h	907;"	d
CSR_HPMCOUNTER9	riscv/encoding.h	763;"	d
CSR_HPMCOUNTER9H	riscv/encoding.h	908;"	d
CSR_ICOUNT	riscv/debug_defines.h	530;"	d
CSR_ICOUNT_ACTION	riscv/debug_defines.h	583;"	d
CSR_ICOUNT_ACTION_LENGTH	riscv/debug_defines.h	582;"	d
CSR_ICOUNT_ACTION_OFFSET	riscv/debug_defines.h	581;"	d
CSR_ICOUNT_COUNT	riscv/debug_defines.h	555;"	d
CSR_ICOUNT_COUNT_LENGTH	riscv/debug_defines.h	554;"	d
CSR_ICOUNT_COUNT_OFFSET	riscv/debug_defines.h	553;"	d
CSR_ICOUNT_DMODE	riscv/debug_defines.h	536;"	d
CSR_ICOUNT_DMODE_LENGTH	riscv/debug_defines.h	535;"	d
CSR_ICOUNT_DMODE_OFFSET	riscv/debug_defines.h	534;"	d
CSR_ICOUNT_HIT	riscv/debug_defines.h	546;"	d
CSR_ICOUNT_HIT_LENGTH	riscv/debug_defines.h	545;"	d
CSR_ICOUNT_HIT_OFFSET	riscv/debug_defines.h	544;"	d
CSR_ICOUNT_M	riscv/debug_defines.h	562;"	d
CSR_ICOUNT_M_LENGTH	riscv/debug_defines.h	561;"	d
CSR_ICOUNT_M_OFFSET	riscv/debug_defines.h	560;"	d
CSR_ICOUNT_S	riscv/debug_defines.h	569;"	d
CSR_ICOUNT_S_LENGTH	riscv/debug_defines.h	568;"	d
CSR_ICOUNT_S_OFFSET	riscv/debug_defines.h	567;"	d
CSR_ICOUNT_TYPE	riscv/debug_defines.h	533;"	d
CSR_ICOUNT_TYPE_LENGTH	riscv/debug_defines.h	532;"	d
CSR_ICOUNT_TYPE_OFFSET	riscv/debug_defines.h	531;"	d
CSR_ICOUNT_U	riscv/debug_defines.h	576;"	d
CSR_ICOUNT_U_LENGTH	riscv/debug_defines.h	575;"	d
CSR_ICOUNT_U_OFFSET	riscv/debug_defines.h	574;"	d
CSR_INSTRET	riscv/encoding.h	756;"	d
CSR_INSTRETH	riscv/encoding.h	901;"	d
CSR_ITRIGGER	riscv/debug_defines.h	584;"	d
CSR_ITRIGGER_ACTION	riscv/debug_defines.h	628;"	d
CSR_ITRIGGER_ACTION_LENGTH	riscv/debug_defines.h	627;"	d
CSR_ITRIGGER_ACTION_OFFSET	riscv/debug_defines.h	626;"	d
CSR_ITRIGGER_DMODE	riscv/debug_defines.h	590;"	d
CSR_ITRIGGER_DMODE_LENGTH	riscv/debug_defines.h	589;"	d
CSR_ITRIGGER_DMODE_OFFSET	riscv/debug_defines.h	588;"	d
CSR_ITRIGGER_HIT	riscv/debug_defines.h	600;"	d
CSR_ITRIGGER_HIT_LENGTH	riscv/debug_defines.h	599;"	d
CSR_ITRIGGER_HIT_OFFSET	riscv/debug_defines.h	598;"	d
CSR_ITRIGGER_M	riscv/debug_defines.h	607;"	d
CSR_ITRIGGER_M_LENGTH	riscv/debug_defines.h	606;"	d
CSR_ITRIGGER_M_OFFSET	riscv/debug_defines.h	605;"	d
CSR_ITRIGGER_S	riscv/debug_defines.h	614;"	d
CSR_ITRIGGER_S_LENGTH	riscv/debug_defines.h	613;"	d
CSR_ITRIGGER_S_OFFSET	riscv/debug_defines.h	612;"	d
CSR_ITRIGGER_TYPE	riscv/debug_defines.h	587;"	d
CSR_ITRIGGER_TYPE_LENGTH	riscv/debug_defines.h	586;"	d
CSR_ITRIGGER_TYPE_OFFSET	riscv/debug_defines.h	585;"	d
CSR_ITRIGGER_U	riscv/debug_defines.h	621;"	d
CSR_ITRIGGER_U_LENGTH	riscv/debug_defines.h	620;"	d
CSR_ITRIGGER_U_OFFSET	riscv/debug_defines.h	619;"	d
CSR_MARCHID	riscv/encoding.h	896;"	d
CSR_MCAUSE	riscv/encoding.h	805;"	d
CSR_MCONTROL	riscv/debug_defines.h	374;"	d
CSR_MCONTROL_ACTION	riscv/debug_defines.h	446;"	d
CSR_MCONTROL_ACTION_LENGTH	riscv/debug_defines.h	445;"	d
CSR_MCONTROL_ACTION_OFFSET	riscv/debug_defines.h	444;"	d
CSR_MCONTROL_CHAIN	riscv/debug_defines.h	467;"	d
CSR_MCONTROL_CHAIN_LENGTH	riscv/debug_defines.h	466;"	d
CSR_MCONTROL_CHAIN_OFFSET	riscv/debug_defines.h	465;"	d
CSR_MCONTROL_DMODE	riscv/debug_defines.h	380;"	d
CSR_MCONTROL_DMODE_LENGTH	riscv/debug_defines.h	379;"	d
CSR_MCONTROL_DMODE_OFFSET	riscv/debug_defines.h	378;"	d
CSR_MCONTROL_EXECUTE	riscv/debug_defines.h	517;"	d
CSR_MCONTROL_EXECUTE_LENGTH	riscv/debug_defines.h	516;"	d
CSR_MCONTROL_EXECUTE_OFFSET	riscv/debug_defines.h	515;"	d
CSR_MCONTROL_HIT	riscv/debug_defines.h	402;"	d
CSR_MCONTROL_HIT_LENGTH	riscv/debug_defines.h	401;"	d
CSR_MCONTROL_HIT_OFFSET	riscv/debug_defines.h	400;"	d
CSR_MCONTROL_LOAD	riscv/debug_defines.h	529;"	d
CSR_MCONTROL_LOAD_LENGTH	riscv/debug_defines.h	528;"	d
CSR_MCONTROL_LOAD_OFFSET	riscv/debug_defines.h	527;"	d
CSR_MCONTROL_M	riscv/debug_defines.h	498;"	d
CSR_MCONTROL_MASKMAX	riscv/debug_defines.h	392;"	d
CSR_MCONTROL_MASKMAX_LENGTH	riscv/debug_defines.h	391;"	d
CSR_MCONTROL_MASKMAX_OFFSET	riscv/debug_defines.h	390;"	d
CSR_MCONTROL_MATCH	riscv/debug_defines.h	492;"	d
CSR_MCONTROL_MATCH_LENGTH	riscv/debug_defines.h	491;"	d
CSR_MCONTROL_MATCH_OFFSET	riscv/debug_defines.h	490;"	d
CSR_MCONTROL_M_LENGTH	riscv/debug_defines.h	497;"	d
CSR_MCONTROL_M_OFFSET	riscv/debug_defines.h	496;"	d
CSR_MCONTROL_S	riscv/debug_defines.h	504;"	d
CSR_MCONTROL_SELECT	riscv/debug_defines.h	411;"	d
CSR_MCONTROL_SELECT_LENGTH	riscv/debug_defines.h	410;"	d
CSR_MCONTROL_SELECT_OFFSET	riscv/debug_defines.h	409;"	d
CSR_MCONTROL_STORE	riscv/debug_defines.h	523;"	d
CSR_MCONTROL_STORE_LENGTH	riscv/debug_defines.h	522;"	d
CSR_MCONTROL_STORE_OFFSET	riscv/debug_defines.h	521;"	d
CSR_MCONTROL_S_LENGTH	riscv/debug_defines.h	503;"	d
CSR_MCONTROL_S_OFFSET	riscv/debug_defines.h	502;"	d
CSR_MCONTROL_TIMING	riscv/debug_defines.h	439;"	d
CSR_MCONTROL_TIMING_LENGTH	riscv/debug_defines.h	438;"	d
CSR_MCONTROL_TIMING_OFFSET	riscv/debug_defines.h	437;"	d
CSR_MCONTROL_TYPE	riscv/debug_defines.h	377;"	d
CSR_MCONTROL_TYPE_LENGTH	riscv/debug_defines.h	376;"	d
CSR_MCONTROL_TYPE_OFFSET	riscv/debug_defines.h	375;"	d
CSR_MCONTROL_U	riscv/debug_defines.h	510;"	d
CSR_MCONTROL_U_LENGTH	riscv/debug_defines.h	509;"	d
CSR_MCONTROL_U_OFFSET	riscv/debug_defines.h	508;"	d
CSR_MCOUNTEREN	riscv/encoding.h	802;"	d
CSR_MCYCLE	riscv/encoding.h	835;"	d
CSR_MCYCLEH	riscv/encoding.h	931;"	d
CSR_MEDELEG	riscv/encoding.h	798;"	d
CSR_MEPC	riscv/encoding.h	804;"	d
CSR_MHARTID	riscv/encoding.h	898;"	d
CSR_MHPMCOUNTER10	riscv/encoding.h	844;"	d
CSR_MHPMCOUNTER10H	riscv/encoding.h	940;"	d
CSR_MHPMCOUNTER11	riscv/encoding.h	845;"	d
CSR_MHPMCOUNTER11H	riscv/encoding.h	941;"	d
CSR_MHPMCOUNTER12	riscv/encoding.h	846;"	d
CSR_MHPMCOUNTER12H	riscv/encoding.h	942;"	d
CSR_MHPMCOUNTER13	riscv/encoding.h	847;"	d
CSR_MHPMCOUNTER13H	riscv/encoding.h	943;"	d
CSR_MHPMCOUNTER14	riscv/encoding.h	848;"	d
CSR_MHPMCOUNTER14H	riscv/encoding.h	944;"	d
CSR_MHPMCOUNTER15	riscv/encoding.h	849;"	d
CSR_MHPMCOUNTER15H	riscv/encoding.h	945;"	d
CSR_MHPMCOUNTER16	riscv/encoding.h	850;"	d
CSR_MHPMCOUNTER16H	riscv/encoding.h	946;"	d
CSR_MHPMCOUNTER17	riscv/encoding.h	851;"	d
CSR_MHPMCOUNTER17H	riscv/encoding.h	947;"	d
CSR_MHPMCOUNTER18	riscv/encoding.h	852;"	d
CSR_MHPMCOUNTER18H	riscv/encoding.h	948;"	d
CSR_MHPMCOUNTER19	riscv/encoding.h	853;"	d
CSR_MHPMCOUNTER19H	riscv/encoding.h	949;"	d
CSR_MHPMCOUNTER20	riscv/encoding.h	854;"	d
CSR_MHPMCOUNTER20H	riscv/encoding.h	950;"	d
CSR_MHPMCOUNTER21	riscv/encoding.h	855;"	d
CSR_MHPMCOUNTER21H	riscv/encoding.h	951;"	d
CSR_MHPMCOUNTER22	riscv/encoding.h	856;"	d
CSR_MHPMCOUNTER22H	riscv/encoding.h	952;"	d
CSR_MHPMCOUNTER23	riscv/encoding.h	857;"	d
CSR_MHPMCOUNTER23H	riscv/encoding.h	953;"	d
CSR_MHPMCOUNTER24	riscv/encoding.h	858;"	d
CSR_MHPMCOUNTER24H	riscv/encoding.h	954;"	d
CSR_MHPMCOUNTER25	riscv/encoding.h	859;"	d
CSR_MHPMCOUNTER25H	riscv/encoding.h	955;"	d
CSR_MHPMCOUNTER26	riscv/encoding.h	860;"	d
CSR_MHPMCOUNTER26H	riscv/encoding.h	956;"	d
CSR_MHPMCOUNTER27	riscv/encoding.h	861;"	d
CSR_MHPMCOUNTER27H	riscv/encoding.h	957;"	d
CSR_MHPMCOUNTER28	riscv/encoding.h	862;"	d
CSR_MHPMCOUNTER28H	riscv/encoding.h	958;"	d
CSR_MHPMCOUNTER29	riscv/encoding.h	863;"	d
CSR_MHPMCOUNTER29H	riscv/encoding.h	959;"	d
CSR_MHPMCOUNTER3	riscv/encoding.h	837;"	d
CSR_MHPMCOUNTER30	riscv/encoding.h	864;"	d
CSR_MHPMCOUNTER30H	riscv/encoding.h	960;"	d
CSR_MHPMCOUNTER31	riscv/encoding.h	865;"	d
CSR_MHPMCOUNTER31H	riscv/encoding.h	961;"	d
CSR_MHPMCOUNTER3H	riscv/encoding.h	933;"	d
CSR_MHPMCOUNTER4	riscv/encoding.h	838;"	d
CSR_MHPMCOUNTER4H	riscv/encoding.h	934;"	d
CSR_MHPMCOUNTER5	riscv/encoding.h	839;"	d
CSR_MHPMCOUNTER5H	riscv/encoding.h	935;"	d
CSR_MHPMCOUNTER6	riscv/encoding.h	840;"	d
CSR_MHPMCOUNTER6H	riscv/encoding.h	936;"	d
CSR_MHPMCOUNTER7	riscv/encoding.h	841;"	d
CSR_MHPMCOUNTER7H	riscv/encoding.h	937;"	d
CSR_MHPMCOUNTER8	riscv/encoding.h	842;"	d
CSR_MHPMCOUNTER8H	riscv/encoding.h	938;"	d
CSR_MHPMCOUNTER9	riscv/encoding.h	843;"	d
CSR_MHPMCOUNTER9H	riscv/encoding.h	939;"	d
CSR_MHPMEVENT10	riscv/encoding.h	873;"	d
CSR_MHPMEVENT11	riscv/encoding.h	874;"	d
CSR_MHPMEVENT12	riscv/encoding.h	875;"	d
CSR_MHPMEVENT13	riscv/encoding.h	876;"	d
CSR_MHPMEVENT14	riscv/encoding.h	877;"	d
CSR_MHPMEVENT15	riscv/encoding.h	878;"	d
CSR_MHPMEVENT16	riscv/encoding.h	879;"	d
CSR_MHPMEVENT17	riscv/encoding.h	880;"	d
CSR_MHPMEVENT18	riscv/encoding.h	881;"	d
CSR_MHPMEVENT19	riscv/encoding.h	882;"	d
CSR_MHPMEVENT20	riscv/encoding.h	883;"	d
CSR_MHPMEVENT21	riscv/encoding.h	884;"	d
CSR_MHPMEVENT22	riscv/encoding.h	885;"	d
CSR_MHPMEVENT23	riscv/encoding.h	886;"	d
CSR_MHPMEVENT24	riscv/encoding.h	887;"	d
CSR_MHPMEVENT25	riscv/encoding.h	888;"	d
CSR_MHPMEVENT26	riscv/encoding.h	889;"	d
CSR_MHPMEVENT27	riscv/encoding.h	890;"	d
CSR_MHPMEVENT28	riscv/encoding.h	891;"	d
CSR_MHPMEVENT29	riscv/encoding.h	892;"	d
CSR_MHPMEVENT3	riscv/encoding.h	866;"	d
CSR_MHPMEVENT30	riscv/encoding.h	893;"	d
CSR_MHPMEVENT31	riscv/encoding.h	894;"	d
CSR_MHPMEVENT4	riscv/encoding.h	867;"	d
CSR_MHPMEVENT5	riscv/encoding.h	868;"	d
CSR_MHPMEVENT6	riscv/encoding.h	869;"	d
CSR_MHPMEVENT7	riscv/encoding.h	870;"	d
CSR_MHPMEVENT8	riscv/encoding.h	871;"	d
CSR_MHPMEVENT9	riscv/encoding.h	872;"	d
CSR_MIDELEG	riscv/encoding.h	799;"	d
CSR_MIE	riscv/encoding.h	800;"	d
CSR_MIMPID	riscv/encoding.h	897;"	d
CSR_MINSTRET	riscv/encoding.h	836;"	d
CSR_MINSTRETH	riscv/encoding.h	932;"	d
CSR_MIP	riscv/encoding.h	807;"	d
CSR_MISA	riscv/encoding.h	797;"	d
CSR_MSCRATCH	riscv/encoding.h	803;"	d
CSR_MSTATUS	riscv/encoding.h	796;"	d
CSR_MTVAL	riscv/encoding.h	806;"	d
CSR_MTVEC	riscv/encoding.h	801;"	d
CSR_MVENDORID	riscv/encoding.h	895;"	d
CSR_PMPADDR0	riscv/encoding.h	812;"	d
CSR_PMPADDR1	riscv/encoding.h	813;"	d
CSR_PMPADDR10	riscv/encoding.h	822;"	d
CSR_PMPADDR11	riscv/encoding.h	823;"	d
CSR_PMPADDR12	riscv/encoding.h	824;"	d
CSR_PMPADDR13	riscv/encoding.h	825;"	d
CSR_PMPADDR14	riscv/encoding.h	826;"	d
CSR_PMPADDR15	riscv/encoding.h	827;"	d
CSR_PMPADDR2	riscv/encoding.h	814;"	d
CSR_PMPADDR3	riscv/encoding.h	815;"	d
CSR_PMPADDR4	riscv/encoding.h	816;"	d
CSR_PMPADDR5	riscv/encoding.h	817;"	d
CSR_PMPADDR6	riscv/encoding.h	818;"	d
CSR_PMPADDR7	riscv/encoding.h	819;"	d
CSR_PMPADDR8	riscv/encoding.h	820;"	d
CSR_PMPADDR9	riscv/encoding.h	821;"	d
CSR_PMPCFG0	riscv/encoding.h	808;"	d
CSR_PMPCFG1	riscv/encoding.h	809;"	d
CSR_PMPCFG2	riscv/encoding.h	810;"	d
CSR_PMPCFG3	riscv/encoding.h	811;"	d
CSR_SATP	riscv/encoding.h	795;"	d
CSR_SCAUSE	riscv/encoding.h	792;"	d
CSR_SCOUNTEREN	riscv/encoding.h	789;"	d
CSR_SEPC	riscv/encoding.h	791;"	d
CSR_SIE	riscv/encoding.h	787;"	d
CSR_SIP	riscv/encoding.h	794;"	d
CSR_SSCRATCH	riscv/encoding.h	790;"	d
CSR_SSTATUS	riscv/encoding.h	786;"	d
CSR_STVAL	riscv/encoding.h	793;"	d
CSR_STVEC	riscv/encoding.h	788;"	d
CSR_TDATA1	riscv/debug_defines.h	300;"	d
CSR_TDATA1	riscv/encoding.h	829;"	d
CSR_TDATA1_DATA	riscv/debug_defines.h	348;"	d
CSR_TDATA1_DATA_LENGTH	riscv/debug_defines.h	347;"	d
CSR_TDATA1_DATA_OFFSET	riscv/debug_defines.h	346;"	d
CSR_TDATA1_DMODE	riscv/debug_defines.h	342;"	d
CSR_TDATA1_DMODE_LENGTH	riscv/debug_defines.h	341;"	d
CSR_TDATA1_DMODE_OFFSET	riscv/debug_defines.h	340;"	d
CSR_TDATA1_TYPE	riscv/debug_defines.h	330;"	d
CSR_TDATA1_TYPE_LENGTH	riscv/debug_defines.h	329;"	d
CSR_TDATA1_TYPE_OFFSET	riscv/debug_defines.h	328;"	d
CSR_TDATA2	riscv/debug_defines.h	349;"	d
CSR_TDATA2	riscv/encoding.h	830;"	d
CSR_TDATA2_DATA	riscv/debug_defines.h	352;"	d
CSR_TDATA2_DATA_LENGTH	riscv/debug_defines.h	351;"	d
CSR_TDATA2_DATA_OFFSET	riscv/debug_defines.h	350;"	d
CSR_TDATA3	riscv/debug_defines.h	353;"	d
CSR_TDATA3	riscv/encoding.h	831;"	d
CSR_TDATA3_DATA	riscv/debug_defines.h	356;"	d
CSR_TDATA3_DATA_LENGTH	riscv/debug_defines.h	355;"	d
CSR_TDATA3_DATA_OFFSET	riscv/debug_defines.h	354;"	d
CSR_TIME	riscv/encoding.h	755;"	d
CSR_TIMEH	riscv/encoding.h	900;"	d
CSR_TINFO	riscv/debug_defines.h	357;"	d
CSR_TINFO_INFO	riscv/debug_defines.h	373;"	d
CSR_TINFO_INFO_LENGTH	riscv/debug_defines.h	372;"	d
CSR_TINFO_INFO_OFFSET	riscv/debug_defines.h	371;"	d
CSR_TSELECT	riscv/debug_defines.h	296;"	d
CSR_TSELECT	riscv/encoding.h	828;"	d
CSR_TSELECT_INDEX	riscv/debug_defines.h	299;"	d
CSR_TSELECT_INDEX_LENGTH	riscv/debug_defines.h	298;"	d
CSR_TSELECT_INDEX_OFFSET	riscv/debug_defines.h	297;"	d
CXX	build/Makefile	/^CXX           := g++$/;"	m
D	riscv/debug_module.cc	15;"	d	file:
D	riscv/jtag_dtm.cc	11;"	d	file:
D	riscv/remote_bitbang.cc	15;"	d	file:
D	riscv/remote_bitbang.cc	17;"	d	file:
DCSR_CAUSE	riscv/encoding.h	52;"	d
DCSR_CAUSE_DEBUGINT	riscv/encoding.h	61;"	d
DCSR_CAUSE_HALT	riscv/encoding.h	63;"	d
DCSR_CAUSE_HWBP	riscv/encoding.h	60;"	d
DCSR_CAUSE_NONE	riscv/encoding.h	58;"	d
DCSR_CAUSE_STEP	riscv/encoding.h	62;"	d
DCSR_CAUSE_SWBP	riscv/encoding.h	59;"	d
DCSR_DEBUGINT	riscv/encoding.h	53;"	d
DCSR_EBREAKH	riscv/encoding.h	47;"	d
DCSR_EBREAKM	riscv/encoding.h	46;"	d
DCSR_EBREAKS	riscv/encoding.h	48;"	d
DCSR_EBREAKU	riscv/encoding.h	49;"	d
DCSR_FULLRESET	riscv/encoding.h	45;"	d
DCSR_HALT	riscv/encoding.h	54;"	d
DCSR_NDRESET	riscv/encoding.h	44;"	d
DCSR_PRV	riscv/encoding.h	56;"	d
DCSR_STEP	riscv/encoding.h	55;"	d
DCSR_STOPCYCLE	riscv/encoding.h	50;"	d
DCSR_STOPTIME	riscv/encoding.h	51;"	d
DCSR_XDEBUGVER	riscv/encoding.h	43;"	d
DEBUG_END	riscv/decode.h	279;"	d
DEBUG_ROM_DEFINES_H	riscv/debug_rom_defines.h	4;"	d
DEBUG_ROM_ENTRY	riscv/debug_rom_defines.h	20;"	d
DEBUG_ROM_EXCEPTION	riscv/debug_rom_defines.h	10;"	d
DEBUG_ROM_FLAGS	riscv/debug_rom_defines.h	14;"	d
DEBUG_ROM_FLAG_GO	riscv/debug_rom_defines.h	15;"	d
DEBUG_ROM_FLAG_RESUME	riscv/debug_rom_defines.h	16;"	d
DEBUG_ROM_GOING	riscv/debug_rom_defines.h	8;"	d
DEBUG_ROM_HALTED	riscv/debug_rom_defines.h	7;"	d
DEBUG_ROM_RESUMING	riscv/debug_rom_defines.h	9;"	d
DEBUG_ROM_TVEC	riscv/debug_rom_defines.h	21;"	d
DEBUG_ROM_WHERETO	riscv/debug_rom_defines.h	19;"	d
DEBUG_START	riscv/decode.h	278;"	d
DECLARE_CSR	riscv/interactive.cc	193;"	d	file:
DECLARE_CSR	riscv/interactive.cc	196;"	d	file:
DECLARE_CSR	riscv/regnames.cc	21;"	d	file:
DECLARE_CSR	riscv/regnames.cc	23;"	d	file:
DECLARE_CSR	spike_main/disasm.cc	74;"	d	file:
DECLARE_CSR	spike_main/disasm.cc	76;"	d	file:
DECLARE_INSN	riscv/processor.cc	797;"	d	file:
DECLARE_INSN	riscv/processor.cc	800;"	d	file:
DECLARE_INSN	spike_main/disasm.cc	287;"	d	file:
DECLARE_INSN	spike_main/disasm.cc	291;"	d	file:
DECLARE_INSN	spike_main/disasm.cc	614;"	d	file:
DECLARE_INSN	spike_main/disasm.cc	617;"	d	file:
DECLARE_MEM_TRAP	riscv/trap.h	41;"	d
DECLARE_TRAP	riscv/trap.h	35;"	d
DEFAULT_ISA	build/config.h	8;"	d
DEFAULT_RSTVEC	riscv/encoding.h	153;"	d
DEFINE_B0TYPE	spike_main/disasm.cc	306;"	d	file:
DEFINE_B1TYPE	spike_main/disasm.cc	307;"	d	file:
DEFINE_BTYPE	spike_main/disasm.cc	305;"	d	file:
DEFINE_FLOAD	spike_main/disasm.cc	312;"	d	file:
DEFINE_FR1TYPE	spike_main/disasm.cc	315;"	d	file:
DEFINE_FR3TYPE	spike_main/disasm.cc	316;"	d	file:
DEFINE_FRTYPE	spike_main/disasm.cc	314;"	d	file:
DEFINE_FSTORE	spike_main/disasm.cc	313;"	d	file:
DEFINE_FX2TYPE	spike_main/disasm.cc	318;"	d	file:
DEFINE_FXTYPE	spike_main/disasm.cc	317;"	d	file:
DEFINE_I0TYPE	spike_main/disasm.cc	301;"	d	file:
DEFINE_I1TYPE	spike_main/disasm.cc	302;"	d	file:
DEFINE_I2TYPE	spike_main/disasm.cc	303;"	d	file:
DEFINE_INSN	riscv/processor.cc	802;"	d	file:
DEFINE_INSN	riscv/processor.cc	805;"	d	file:
DEFINE_ITYPE	spike_main/disasm.cc	299;"	d	file:
DEFINE_ITYPE_SHIFT	spike_main/disasm.cc	300;"	d	file:
DEFINE_LTYPE	spike_main/disasm.cc	304;"	d	file:
DEFINE_NOARG	spike_main/disasm.cc	296;"	d	file:
DEFINE_RTYPE	spike_main/disasm.cc	298;"	d	file:
DEFINE_SFENCE_TYPE	spike_main/disasm.cc	320;"	d	file:
DEFINE_XAMO	spike_main/disasm.cc	310;"	d	file:
DEFINE_XAMO_LR	spike_main/disasm.cc	311;"	d	file:
DEFINE_XFTYPE	spike_main/disasm.cc	319;"	d	file:
DEFINE_XLOAD	spike_main/disasm.cc	308;"	d	file:
DEFINE_XSTORE	spike_main/disasm.cc	309;"	d	file:
DEPS	debug_rom/Makefile	/^DEPS = debug_rom.S link.ld ..\/riscv\/debug_rom_defines.h ..\/riscv\/encoding.h$/;"	m
DIRTY	riscv/cachesim.h	/^  static const uint64_t DIRTY = 1ULL << 62;$/;"	m	class:cache_sim_t
DISASM_INSN	spike_main/disasm.cc	294;"	d	file:
DMI_ABSTRACTAUTO	riscv/debug_defines.h	1072;"	d
DMI_ABSTRACTAUTO_AUTOEXECDATA	riscv/debug_defines.h	1086;"	d
DMI_ABSTRACTAUTO_AUTOEXECDATA_LENGTH	riscv/debug_defines.h	1085;"	d
DMI_ABSTRACTAUTO_AUTOEXECDATA_OFFSET	riscv/debug_defines.h	1084;"	d
DMI_ABSTRACTAUTO_AUTOEXECPROGBUF	riscv/debug_defines.h	1079;"	d
DMI_ABSTRACTAUTO_AUTOEXECPROGBUF_LENGTH	riscv/debug_defines.h	1078;"	d
DMI_ABSTRACTAUTO_AUTOEXECPROGBUF_OFFSET	riscv/debug_defines.h	1077;"	d
DMI_ABSTRACTCS	riscv/debug_defines.h	1009;"	d
DMI_ABSTRACTCS_BUSY	riscv/debug_defines.h	1024;"	d
DMI_ABSTRACTCS_BUSY_LENGTH	riscv/debug_defines.h	1023;"	d
DMI_ABSTRACTCS_BUSY_OFFSET	riscv/debug_defines.h	1022;"	d
DMI_ABSTRACTCS_CMDERR	riscv/debug_defines.h	1049;"	d
DMI_ABSTRACTCS_CMDERR_LENGTH	riscv/debug_defines.h	1048;"	d
DMI_ABSTRACTCS_CMDERR_OFFSET	riscv/debug_defines.h	1047;"	d
DMI_ABSTRACTCS_DATACOUNT	riscv/debug_defines.h	1056;"	d
DMI_ABSTRACTCS_DATACOUNT_LENGTH	riscv/debug_defines.h	1055;"	d
DMI_ABSTRACTCS_DATACOUNT_OFFSET	riscv/debug_defines.h	1054;"	d
DMI_ABSTRACTCS_PROGBUFSIZE	riscv/debug_defines.h	1015;"	d
DMI_ABSTRACTCS_PROGBUFSIZE_LENGTH	riscv/debug_defines.h	1014;"	d
DMI_ABSTRACTCS_PROGBUFSIZE_OFFSET	riscv/debug_defines.h	1013;"	d
DMI_ADDRESS	riscv/jtag_dtm.cc	29;"	d	file:
DMI_AUTHDATA	riscv/debug_defines.h	1108;"	d
DMI_AUTHDATA_DATA	riscv/debug_defines.h	1111;"	d
DMI_AUTHDATA_DATA_LENGTH	riscv/debug_defines.h	1110;"	d
DMI_AUTHDATA_DATA_OFFSET	riscv/debug_defines.h	1109;"	d
DMI_COMMAND	riscv/debug_defines.h	1057;"	d
DMI_COMMAND_CMDTYPE	riscv/debug_defines.h	1064;"	d
DMI_COMMAND_CMDTYPE_LENGTH	riscv/debug_defines.h	1063;"	d
DMI_COMMAND_CMDTYPE_OFFSET	riscv/debug_defines.h	1062;"	d
DMI_COMMAND_CONTROL	riscv/debug_defines.h	1071;"	d
DMI_COMMAND_CONTROL_LENGTH	riscv/debug_defines.h	1070;"	d
DMI_COMMAND_CONTROL_OFFSET	riscv/debug_defines.h	1069;"	d
DMI_DATA	riscv/jtag_dtm.cc	28;"	d	file:
DMI_DATA0	riscv/debug_defines.h	1098;"	d
DMI_DATA0_DATA	riscv/debug_defines.h	1101;"	d
DMI_DATA0_DATA_LENGTH	riscv/debug_defines.h	1100;"	d
DMI_DATA0_DATA_OFFSET	riscv/debug_defines.h	1099;"	d
DMI_DATA11	riscv/debug_defines.h	1102;"	d
DMI_DEVTREEADDR0	riscv/debug_defines.h	1087;"	d
DMI_DEVTREEADDR0_ADDR	riscv/debug_defines.h	1090;"	d
DMI_DEVTREEADDR0_ADDR_LENGTH	riscv/debug_defines.h	1089;"	d
DMI_DEVTREEADDR0_ADDR_OFFSET	riscv/debug_defines.h	1088;"	d
DMI_DEVTREEADDR1	riscv/debug_defines.h	1091;"	d
DMI_DEVTREEADDR2	riscv/debug_defines.h	1092;"	d
DMI_DEVTREEADDR3	riscv/debug_defines.h	1093;"	d
DMI_DMCONTROL	riscv/debug_defines.h	814;"	d
DMI_DMCONTROL_ACKHAVERESET	riscv/debug_defines.h	863;"	d
DMI_DMCONTROL_ACKHAVERESET_LENGTH	riscv/debug_defines.h	862;"	d
DMI_DMCONTROL_ACKHAVERESET_OFFSET	riscv/debug_defines.h	861;"	d
DMI_DMCONTROL_CLRRESETHALTREQ	riscv/debug_defines.h	916;"	d
DMI_DMCONTROL_CLRRESETHALTREQ_LENGTH	riscv/debug_defines.h	915;"	d
DMI_DMCONTROL_CLRRESETHALTREQ_OFFSET	riscv/debug_defines.h	914;"	d
DMI_DMCONTROL_DMACTIVE	riscv/debug_defines.h	951;"	d
DMI_DMCONTROL_DMACTIVE_LENGTH	riscv/debug_defines.h	950;"	d
DMI_DMCONTROL_DMACTIVE_OFFSET	riscv/debug_defines.h	949;"	d
DMI_DMCONTROL_HALTREQ	riscv/debug_defines.h	827;"	d
DMI_DMCONTROL_HALTREQ_LENGTH	riscv/debug_defines.h	826;"	d
DMI_DMCONTROL_HALTREQ_OFFSET	riscv/debug_defines.h	825;"	d
DMI_DMCONTROL_HARTRESET	riscv/debug_defines.h	854;"	d
DMI_DMCONTROL_HARTRESET_LENGTH	riscv/debug_defines.h	853;"	d
DMI_DMCONTROL_HARTRESET_OFFSET	riscv/debug_defines.h	852;"	d
DMI_DMCONTROL_HARTSELHI	riscv/debug_defines.h	893;"	d
DMI_DMCONTROL_HARTSELHI_LENGTH	riscv/debug_defines.h	892;"	d
DMI_DMCONTROL_HARTSELHI_OFFSET	riscv/debug_defines.h	891;"	d
DMI_DMCONTROL_HARTSELLO	riscv/debug_defines.h	886;"	d
DMI_DMCONTROL_HARTSELLO_LENGTH	riscv/debug_defines.h	885;"	d
DMI_DMCONTROL_HARTSELLO_OFFSET	riscv/debug_defines.h	884;"	d
DMI_DMCONTROL_HASEL	riscv/debug_defines.h	879;"	d
DMI_DMCONTROL_HASEL_LENGTH	riscv/debug_defines.h	878;"	d
DMI_DMCONTROL_HASEL_OFFSET	riscv/debug_defines.h	877;"	d
DMI_DMCONTROL_NDMRESET	riscv/debug_defines.h	928;"	d
DMI_DMCONTROL_NDMRESET_LENGTH	riscv/debug_defines.h	927;"	d
DMI_DMCONTROL_NDMRESET_OFFSET	riscv/debug_defines.h	926;"	d
DMI_DMCONTROL_RESUMEREQ	riscv/debug_defines.h	840;"	d
DMI_DMCONTROL_RESUMEREQ_LENGTH	riscv/debug_defines.h	839;"	d
DMI_DMCONTROL_RESUMEREQ_OFFSET	riscv/debug_defines.h	838;"	d
DMI_DMCONTROL_SETRESETHALTREQ	riscv/debug_defines.h	907;"	d
DMI_DMCONTROL_SETRESETHALTREQ_LENGTH	riscv/debug_defines.h	906;"	d
DMI_DMCONTROL_SETRESETHALTREQ_OFFSET	riscv/debug_defines.h	905;"	d
DMI_DMSTATUS	riscv/debug_defines.h	674;"	d
DMI_DMSTATUS_ALLHALTED	riscv/debug_defines.h	753;"	d
DMI_DMSTATUS_ALLHALTED_LENGTH	riscv/debug_defines.h	752;"	d
DMI_DMSTATUS_ALLHALTED_OFFSET	riscv/debug_defines.h	751;"	d
DMI_DMSTATUS_ALLHAVERESET	riscv/debug_defines.h	691;"	d
DMI_DMSTATUS_ALLHAVERESET_LENGTH	riscv/debug_defines.h	690;"	d
DMI_DMSTATUS_ALLHAVERESET_OFFSET	riscv/debug_defines.h	689;"	d
DMI_DMSTATUS_ALLNONEXISTENT	riscv/debug_defines.h	717;"	d
DMI_DMSTATUS_ALLNONEXISTENT_LENGTH	riscv/debug_defines.h	716;"	d
DMI_DMSTATUS_ALLNONEXISTENT_OFFSET	riscv/debug_defines.h	715;"	d
DMI_DMSTATUS_ALLRESUMEACK	riscv/debug_defines.h	704;"	d
DMI_DMSTATUS_ALLRESUMEACK_LENGTH	riscv/debug_defines.h	703;"	d
DMI_DMSTATUS_ALLRESUMEACK_OFFSET	riscv/debug_defines.h	702;"	d
DMI_DMSTATUS_ALLRUNNING	riscv/debug_defines.h	741;"	d
DMI_DMSTATUS_ALLRUNNING_LENGTH	riscv/debug_defines.h	740;"	d
DMI_DMSTATUS_ALLRUNNING_OFFSET	riscv/debug_defines.h	739;"	d
DMI_DMSTATUS_ALLUNAVAIL	riscv/debug_defines.h	729;"	d
DMI_DMSTATUS_ALLUNAVAIL_LENGTH	riscv/debug_defines.h	728;"	d
DMI_DMSTATUS_ALLUNAVAIL_OFFSET	riscv/debug_defines.h	727;"	d
DMI_DMSTATUS_ANYHALTED	riscv/debug_defines.h	759;"	d
DMI_DMSTATUS_ANYHALTED_LENGTH	riscv/debug_defines.h	758;"	d
DMI_DMSTATUS_ANYHALTED_OFFSET	riscv/debug_defines.h	757;"	d
DMI_DMSTATUS_ANYHAVERESET	riscv/debug_defines.h	697;"	d
DMI_DMSTATUS_ANYHAVERESET_LENGTH	riscv/debug_defines.h	696;"	d
DMI_DMSTATUS_ANYHAVERESET_OFFSET	riscv/debug_defines.h	695;"	d
DMI_DMSTATUS_ANYNONEXISTENT	riscv/debug_defines.h	723;"	d
DMI_DMSTATUS_ANYNONEXISTENT_LENGTH	riscv/debug_defines.h	722;"	d
DMI_DMSTATUS_ANYNONEXISTENT_OFFSET	riscv/debug_defines.h	721;"	d
DMI_DMSTATUS_ANYRESUMEACK	riscv/debug_defines.h	711;"	d
DMI_DMSTATUS_ANYRESUMEACK_LENGTH	riscv/debug_defines.h	710;"	d
DMI_DMSTATUS_ANYRESUMEACK_OFFSET	riscv/debug_defines.h	709;"	d
DMI_DMSTATUS_ANYRUNNING	riscv/debug_defines.h	747;"	d
DMI_DMSTATUS_ANYRUNNING_LENGTH	riscv/debug_defines.h	746;"	d
DMI_DMSTATUS_ANYRUNNING_OFFSET	riscv/debug_defines.h	745;"	d
DMI_DMSTATUS_ANYUNAVAIL	riscv/debug_defines.h	735;"	d
DMI_DMSTATUS_ANYUNAVAIL_LENGTH	riscv/debug_defines.h	734;"	d
DMI_DMSTATUS_ANYUNAVAIL_OFFSET	riscv/debug_defines.h	733;"	d
DMI_DMSTATUS_AUTHBUSY	riscv/debug_defines.h	780;"	d
DMI_DMSTATUS_AUTHBUSY_LENGTH	riscv/debug_defines.h	779;"	d
DMI_DMSTATUS_AUTHBUSY_OFFSET	riscv/debug_defines.h	778;"	d
DMI_DMSTATUS_AUTHENTICATED	riscv/debug_defines.h	767;"	d
DMI_DMSTATUS_AUTHENTICATED_LENGTH	riscv/debug_defines.h	766;"	d
DMI_DMSTATUS_AUTHENTICATED_OFFSET	riscv/debug_defines.h	765;"	d
DMI_DMSTATUS_DEVTREEVALID	riscv/debug_defines.h	798;"	d
DMI_DMSTATUS_DEVTREEVALID_LENGTH	riscv/debug_defines.h	797;"	d
DMI_DMSTATUS_DEVTREEVALID_OFFSET	riscv/debug_defines.h	796;"	d
DMI_DMSTATUS_HASRESETHALTREQ	riscv/debug_defines.h	788;"	d
DMI_DMSTATUS_HASRESETHALTREQ_LENGTH	riscv/debug_defines.h	787;"	d
DMI_DMSTATUS_HASRESETHALTREQ_OFFSET	riscv/debug_defines.h	786;"	d
DMI_DMSTATUS_IMPEBREAK	riscv/debug_defines.h	685;"	d
DMI_DMSTATUS_IMPEBREAK_LENGTH	riscv/debug_defines.h	684;"	d
DMI_DMSTATUS_IMPEBREAK_OFFSET	riscv/debug_defines.h	683;"	d
DMI_DMSTATUS_VERSION	riscv/debug_defines.h	813;"	d
DMI_DMSTATUS_VERSION_LENGTH	riscv/debug_defines.h	812;"	d
DMI_DMSTATUS_VERSION_OFFSET	riscv/debug_defines.h	811;"	d
DMI_HALTSUM0	riscv/debug_defines.h	1112;"	d
DMI_HALTSUM0_HALTSUM0	riscv/debug_defines.h	1115;"	d
DMI_HALTSUM0_HALTSUM0_LENGTH	riscv/debug_defines.h	1114;"	d
DMI_HALTSUM0_HALTSUM0_OFFSET	riscv/debug_defines.h	1113;"	d
DMI_HALTSUM1	riscv/debug_defines.h	1116;"	d
DMI_HALTSUM1_HALTSUM1	riscv/debug_defines.h	1119;"	d
DMI_HALTSUM1_HALTSUM1_LENGTH	riscv/debug_defines.h	1118;"	d
DMI_HALTSUM1_HALTSUM1_OFFSET	riscv/debug_defines.h	1117;"	d
DMI_HALTSUM2	riscv/debug_defines.h	1120;"	d
DMI_HALTSUM2_HALTSUM2	riscv/debug_defines.h	1123;"	d
DMI_HALTSUM2_HALTSUM2_LENGTH	riscv/debug_defines.h	1122;"	d
DMI_HALTSUM2_HALTSUM2_OFFSET	riscv/debug_defines.h	1121;"	d
DMI_HALTSUM3	riscv/debug_defines.h	1124;"	d
DMI_HALTSUM3_HALTSUM3	riscv/debug_defines.h	1127;"	d
DMI_HALTSUM3_HALTSUM3_LENGTH	riscv/debug_defines.h	1126;"	d
DMI_HALTSUM3_HALTSUM3_OFFSET	riscv/debug_defines.h	1125;"	d
DMI_HARTINFO	riscv/debug_defines.h	952;"	d
DMI_HARTINFO_DATAACCESS	riscv/debug_defines.h	972;"	d
DMI_HARTINFO_DATAACCESS_LENGTH	riscv/debug_defines.h	971;"	d
DMI_HARTINFO_DATAACCESS_OFFSET	riscv/debug_defines.h	970;"	d
DMI_HARTINFO_DATAADDR	riscv/debug_defines.h	995;"	d
DMI_HARTINFO_DATAADDR_LENGTH	riscv/debug_defines.h	994;"	d
DMI_HARTINFO_DATAADDR_OFFSET	riscv/debug_defines.h	993;"	d
DMI_HARTINFO_DATASIZE	riscv/debug_defines.h	985;"	d
DMI_HARTINFO_DATASIZE_LENGTH	riscv/debug_defines.h	984;"	d
DMI_HARTINFO_DATASIZE_OFFSET	riscv/debug_defines.h	983;"	d
DMI_HARTINFO_NSCRATCH	riscv/debug_defines.h	961;"	d
DMI_HARTINFO_NSCRATCH_LENGTH	riscv/debug_defines.h	960;"	d
DMI_HARTINFO_NSCRATCH_OFFSET	riscv/debug_defines.h	959;"	d
DMI_HAWINDOW	riscv/debug_defines.h	1005;"	d
DMI_HAWINDOWSEL	riscv/debug_defines.h	996;"	d
DMI_HAWINDOWSEL_HAWINDOWSEL	riscv/debug_defines.h	1004;"	d
DMI_HAWINDOWSEL_HAWINDOWSEL_LENGTH	riscv/debug_defines.h	1003;"	d
DMI_HAWINDOWSEL_HAWINDOWSEL_OFFSET	riscv/debug_defines.h	1002;"	d
DMI_HAWINDOW_MASKDATA	riscv/debug_defines.h	1008;"	d
DMI_HAWINDOW_MASKDATA_LENGTH	riscv/debug_defines.h	1007;"	d
DMI_HAWINDOW_MASKDATA_OFFSET	riscv/debug_defines.h	1006;"	d
DMI_NEXTDM	riscv/debug_defines.h	1094;"	d
DMI_NEXTDM_ADDR	riscv/debug_defines.h	1097;"	d
DMI_NEXTDM_ADDR_LENGTH	riscv/debug_defines.h	1096;"	d
DMI_NEXTDM_ADDR_OFFSET	riscv/debug_defines.h	1095;"	d
DMI_OP	riscv/jtag_dtm.cc	27;"	d	file:
DMI_OP_NOP	riscv/jtag_dtm.cc	36;"	d	file:
DMI_OP_READ	riscv/jtag_dtm.cc	37;"	d	file:
DMI_OP_RESERVED	riscv/jtag_dtm.cc	39;"	d	file:
DMI_OP_STATUS_BUSY	riscv/jtag_dtm.cc	34;"	d	file:
DMI_OP_STATUS_FAILED	riscv/jtag_dtm.cc	33;"	d	file:
DMI_OP_STATUS_RESERVED	riscv/jtag_dtm.cc	32;"	d	file:
DMI_OP_STATUS_SUCCESS	riscv/jtag_dtm.cc	31;"	d	file:
DMI_OP_WRITE	riscv/jtag_dtm.cc	38;"	d	file:
DMI_PROGBUF0	riscv/debug_defines.h	1103;"	d
DMI_PROGBUF0_DATA	riscv/debug_defines.h	1106;"	d
DMI_PROGBUF0_DATA_LENGTH	riscv/debug_defines.h	1105;"	d
DMI_PROGBUF0_DATA_OFFSET	riscv/debug_defines.h	1104;"	d
DMI_PROGBUF15	riscv/debug_defines.h	1107;"	d
DMI_SBADDRESS0	riscv/debug_defines.h	1274;"	d
DMI_SBADDRESS0_ADDRESS	riscv/debug_defines.h	1280;"	d
DMI_SBADDRESS0_ADDRESS_LENGTH	riscv/debug_defines.h	1279;"	d
DMI_SBADDRESS0_ADDRESS_OFFSET	riscv/debug_defines.h	1278;"	d
DMI_SBADDRESS1	riscv/debug_defines.h	1281;"	d
DMI_SBADDRESS1_ADDRESS	riscv/debug_defines.h	1288;"	d
DMI_SBADDRESS1_ADDRESS_LENGTH	riscv/debug_defines.h	1287;"	d
DMI_SBADDRESS1_ADDRESS_OFFSET	riscv/debug_defines.h	1286;"	d
DMI_SBADDRESS2	riscv/debug_defines.h	1289;"	d
DMI_SBADDRESS2_ADDRESS	riscv/debug_defines.h	1296;"	d
DMI_SBADDRESS2_ADDRESS_LENGTH	riscv/debug_defines.h	1295;"	d
DMI_SBADDRESS2_ADDRESS_OFFSET	riscv/debug_defines.h	1294;"	d
DMI_SBADDRESS3	riscv/debug_defines.h	1128;"	d
DMI_SBADDRESS3_ADDRESS	riscv/debug_defines.h	1135;"	d
DMI_SBADDRESS3_ADDRESS_LENGTH	riscv/debug_defines.h	1134;"	d
DMI_SBADDRESS3_ADDRESS_OFFSET	riscv/debug_defines.h	1133;"	d
DMI_SBCS	riscv/debug_defines.h	1136;"	d
DMI_SBCS_SBACCESS	riscv/debug_defines.h	1198;"	d
DMI_SBCS_SBACCESS128	riscv/debug_defines.h	1249;"	d
DMI_SBCS_SBACCESS128_LENGTH	riscv/debug_defines.h	1248;"	d
DMI_SBCS_SBACCESS128_OFFSET	riscv/debug_defines.h	1247;"	d
DMI_SBCS_SBACCESS16	riscv/debug_defines.h	1267;"	d
DMI_SBCS_SBACCESS16_LENGTH	riscv/debug_defines.h	1266;"	d
DMI_SBCS_SBACCESS16_OFFSET	riscv/debug_defines.h	1265;"	d
DMI_SBCS_SBACCESS32	riscv/debug_defines.h	1261;"	d
DMI_SBCS_SBACCESS32_LENGTH	riscv/debug_defines.h	1260;"	d
DMI_SBCS_SBACCESS32_OFFSET	riscv/debug_defines.h	1259;"	d
DMI_SBCS_SBACCESS64	riscv/debug_defines.h	1255;"	d
DMI_SBCS_SBACCESS64_LENGTH	riscv/debug_defines.h	1254;"	d
DMI_SBCS_SBACCESS64_OFFSET	riscv/debug_defines.h	1253;"	d
DMI_SBCS_SBACCESS8	riscv/debug_defines.h	1273;"	d
DMI_SBCS_SBACCESS8_LENGTH	riscv/debug_defines.h	1272;"	d
DMI_SBCS_SBACCESS8_OFFSET	riscv/debug_defines.h	1271;"	d
DMI_SBCS_SBACCESS_LENGTH	riscv/debug_defines.h	1197;"	d
DMI_SBCS_SBACCESS_OFFSET	riscv/debug_defines.h	1196;"	d
DMI_SBCS_SBASIZE	riscv/debug_defines.h	1243;"	d
DMI_SBCS_SBASIZE_LENGTH	riscv/debug_defines.h	1242;"	d
DMI_SBCS_SBASIZE_OFFSET	riscv/debug_defines.h	1241;"	d
DMI_SBCS_SBAUTOINCREMENT	riscv/debug_defines.h	1205;"	d
DMI_SBCS_SBAUTOINCREMENT_LENGTH	riscv/debug_defines.h	1204;"	d
DMI_SBCS_SBAUTOINCREMENT_OFFSET	riscv/debug_defines.h	1203;"	d
DMI_SBCS_SBBUSY	riscv/debug_defines.h	1172;"	d
DMI_SBCS_SBBUSYERROR	riscv/debug_defines.h	1159;"	d
DMI_SBCS_SBBUSYERROR_LENGTH	riscv/debug_defines.h	1158;"	d
DMI_SBCS_SBBUSYERROR_OFFSET	riscv/debug_defines.h	1157;"	d
DMI_SBCS_SBBUSY_LENGTH	riscv/debug_defines.h	1171;"	d
DMI_SBCS_SBBUSY_OFFSET	riscv/debug_defines.h	1170;"	d
DMI_SBCS_SBERROR	riscv/debug_defines.h	1236;"	d
DMI_SBCS_SBERROR_LENGTH	riscv/debug_defines.h	1235;"	d
DMI_SBCS_SBERROR_OFFSET	riscv/debug_defines.h	1234;"	d
DMI_SBCS_SBREADONADDR	riscv/debug_defines.h	1179;"	d
DMI_SBCS_SBREADONADDR_LENGTH	riscv/debug_defines.h	1178;"	d
DMI_SBCS_SBREADONADDR_OFFSET	riscv/debug_defines.h	1177;"	d
DMI_SBCS_SBREADONDATA	riscv/debug_defines.h	1212;"	d
DMI_SBCS_SBREADONDATA_LENGTH	riscv/debug_defines.h	1211;"	d
DMI_SBCS_SBREADONDATA_OFFSET	riscv/debug_defines.h	1210;"	d
DMI_SBCS_SBVERSION	riscv/debug_defines.h	1147;"	d
DMI_SBCS_SBVERSION_LENGTH	riscv/debug_defines.h	1146;"	d
DMI_SBCS_SBVERSION_OFFSET	riscv/debug_defines.h	1145;"	d
DMI_SBDATA0	riscv/debug_defines.h	1297;"	d
DMI_SBDATA0_DATA	riscv/debug_defines.h	1303;"	d
DMI_SBDATA0_DATA_LENGTH	riscv/debug_defines.h	1302;"	d
DMI_SBDATA0_DATA_OFFSET	riscv/debug_defines.h	1301;"	d
DMI_SBDATA1	riscv/debug_defines.h	1304;"	d
DMI_SBDATA1_DATA	riscv/debug_defines.h	1311;"	d
DMI_SBDATA1_DATA_LENGTH	riscv/debug_defines.h	1310;"	d
DMI_SBDATA1_DATA_OFFSET	riscv/debug_defines.h	1309;"	d
DMI_SBDATA2	riscv/debug_defines.h	1312;"	d
DMI_SBDATA2_DATA	riscv/debug_defines.h	1319;"	d
DMI_SBDATA2_DATA_LENGTH	riscv/debug_defines.h	1318;"	d
DMI_SBDATA2_DATA_OFFSET	riscv/debug_defines.h	1317;"	d
DMI_SBDATA3	riscv/debug_defines.h	1320;"	d
DMI_SBDATA3_DATA	riscv/debug_defines.h	1327;"	d
DMI_SBDATA3_DATA_LENGTH	riscv/debug_defines.h	1326;"	d
DMI_SBDATA3_DATA_OFFSET	riscv/debug_defines.h	1325;"	d
DO_WRITE_FREG	riscv/decode.h	171;"	d
DRAM_BASE	riscv/encoding.h	157;"	d
DTC	build/config.h	11;"	d
DTMCONTROL_ABITS	riscv/jtag_dtm.cc	22;"	d	file:
DTMCONTROL_DBUSRESET	riscv/jtag_dtm.cc	25;"	d	file:
DTMCONTROL_DBUSSTAT	riscv/jtag_dtm.cc	23;"	d	file:
DTMCONTROL_IDLE	riscv/jtag_dtm.cc	24;"	d	file:
DTMCONTROL_VERSION	riscv/jtag_dtm.cc	21;"	d	file:
DTM_DMI	riscv/debug_defines.h	95;"	d
DTM_DMI_ADDRESS	riscv/debug_defines.h	102;"	d
DTM_DMI_ADDRESS_LENGTH	riscv/debug_defines.h	101;"	d
DTM_DMI_ADDRESS_OFFSET	riscv/debug_defines.h	100;"	d
DTM_DMI_DATA	riscv/debug_defines.h	109;"	d
DTM_DMI_DATA_LENGTH	riscv/debug_defines.h	108;"	d
DTM_DMI_DATA_OFFSET	riscv/debug_defines.h	107;"	d
DTM_DMI_OP	riscv/debug_defines.h	156;"	d
DTM_DMI_OP_LENGTH	riscv/debug_defines.h	155;"	d
DTM_DMI_OP_OFFSET	riscv/debug_defines.h	154;"	d
DTM_DTMCS	riscv/debug_defines.h	27;"	d
DTM_DTMCS_ABITS	riscv/debug_defines.h	83;"	d
DTM_DTMCS_ABITS_LENGTH	riscv/debug_defines.h	82;"	d
DTM_DTMCS_ABITS_OFFSET	riscv/debug_defines.h	81;"	d
DTM_DTMCS_DMIHARDRESET	riscv/debug_defines.h	38;"	d
DTM_DTMCS_DMIHARDRESET_LENGTH	riscv/debug_defines.h	37;"	d
DTM_DTMCS_DMIHARDRESET_OFFSET	riscv/debug_defines.h	36;"	d
DTM_DTMCS_DMIRESET	riscv/debug_defines.h	46;"	d
DTM_DTMCS_DMIRESET_LENGTH	riscv/debug_defines.h	45;"	d
DTM_DTMCS_DMIRESET_OFFSET	riscv/debug_defines.h	44;"	d
DTM_DTMCS_DMISTAT	riscv/debug_defines.h	77;"	d
DTM_DTMCS_DMISTAT_LENGTH	riscv/debug_defines.h	76;"	d
DTM_DTMCS_DMISTAT_OFFSET	riscv/debug_defines.h	75;"	d
DTM_DTMCS_IDLE	riscv/debug_defines.h	64;"	d
DTM_DTMCS_IDLE_LENGTH	riscv/debug_defines.h	63;"	d
DTM_DTMCS_IDLE_OFFSET	riscv/debug_defines.h	62;"	d
DTM_DTMCS_VERSION	riscv/debug_defines.h	94;"	d
DTM_DTMCS_VERSION_LENGTH	riscv/debug_defines.h	93;"	d
DTM_DTMCS_VERSION_OFFSET	riscv/debug_defines.h	92;"	d
DTM_IDCODE	riscv/debug_defines.h	1;"	d
DTM_IDCODE_1	riscv/debug_defines.h	26;"	d
DTM_IDCODE_1_LENGTH	riscv/debug_defines.h	25;"	d
DTM_IDCODE_1_OFFSET	riscv/debug_defines.h	24;"	d
DTM_IDCODE_MANUFID	riscv/debug_defines.h	23;"	d
DTM_IDCODE_MANUFID_LENGTH	riscv/debug_defines.h	22;"	d
DTM_IDCODE_MANUFID_OFFSET	riscv/debug_defines.h	21;"	d
DTM_IDCODE_PARTNUMBER	riscv/debug_defines.h	13;"	d
DTM_IDCODE_PARTNUMBER_LENGTH	riscv/debug_defines.h	12;"	d
DTM_IDCODE_PARTNUMBER_OFFSET	riscv/debug_defines.h	11;"	d
DTM_IDCODE_VERSION	riscv/debug_defines.h	7;"	d
DTM_IDCODE_VERSION_LENGTH	riscv/debug_defines.h	6;"	d
DTM_IDCODE_VERSION_OFFSET	riscv/debug_defines.h	5;"	d
DUMMY_ROCC_ENABLED	build/config.h	14;"	d
ELFS	debug_rom/Makefile	/^ELFS = debug_rom$/;"	m
EXIT1_DR	riscv/jtag_dtm.h	/^  EXIT1_DR,$/;"	e	enum:__anon14
EXIT1_IR	riscv/jtag_dtm.h	/^  EXIT1_IR,$/;"	e	enum:__anon14
EXIT2_DR	riscv/jtag_dtm.h	/^  EXIT2_DR,$/;"	e	enum:__anon14
EXIT2_IR	riscv/jtag_dtm.h	/^  EXIT2_IR,$/;"	e	enum:__anon14
EXT_IO_BASE	riscv/encoding.h	156;"	d
EbreakTest	tests/ebreak.py	/^class EbreakTest(unittest.TestCase):$/;"	c
F32_SIGN	riscv/decode.h	242;"	d
F32_SIGN	riscv/insns/fmsub_s.h	/^WRITE_FRD(f32_mulAdd(f32(FRS1), f32(FRS2), f32(f32(FRS3).v ^ F32_SIGN)));$/;"	v
F32_SIGN	riscv/insns/fnmadd_s.h	/^WRITE_FRD(f32_mulAdd(f32(f32(FRS1).v ^ F32_SIGN), f32(FRS2), f32(f32(FRS3).v ^ F32_SIGN)));$/;"	v
F64_SIGN	riscv/decode.h	243;"	d
F64_SIGN	riscv/insns/fmsub_d.h	/^WRITE_FRD(f64_mulAdd(f64(FRS1), f64(FRS2), f64(f64(FRS3).v ^ F64_SIGN)));$/;"	v
F64_SIGN	riscv/insns/fnmadd_d.h	/^WRITE_FRD(f64_mulAdd(f64(f64(FRS1).v ^ F64_SIGN), f64(FRS2), f64(f64(FRS3).v ^ F64_SIGN)));$/;"	v
FETCH	riscv/memtracer.h	/^  FETCH,$/;"	e	enum:access_type
FPEXC_DZ	riscv/decode.h	46;"	d
FPEXC_NV	riscv/decode.h	47;"	d
FPEXC_NX	riscv/decode.h	43;"	d
FPEXC_OF	riscv/decode.h	45;"	d
FPEXC_UF	riscv/decode.h	44;"	d
FPR	riscv/processor.h	/^  regfile_t<freg_t, NFPR, false> FPR;$/;"	m	struct:state_t
FP_RD_0	riscv/decode.h	35;"	d
FP_RD_DN	riscv/decode.h	36;"	d
FP_RD_NE	riscv/decode.h	34;"	d
FP_RD_NMM	riscv/decode.h	38;"	d
FP_RD_UP	riscv/decode.h	37;"	d
FRS1	riscv/decode.h	166;"	d
FRS2	riscv/decode.h	167;"	d
FRS2	riscv/insns/fmadd_d.h	/^WRITE_FRD(f64_mulAdd(f64(FRS1), f64(FRS2), f64(FRS3)));$/;"	v
FRS2	riscv/insns/fmadd_q.h	/^WRITE_FRD(f128_mulAdd(f128(FRS1), f128(FRS2), f128(FRS3)));$/;"	v
FRS2	riscv/insns/fmadd_s.h	/^WRITE_FRD(f32_mulAdd(f32(FRS1), f32(FRS2), f32(FRS3)));$/;"	v
FRS2	riscv/insns/fmsub_d.h	/^WRITE_FRD(f64_mulAdd(f64(FRS1), f64(FRS2), f64(f64(FRS3).v ^ F64_SIGN)));$/;"	v
FRS2	riscv/insns/fmsub_q.h	/^WRITE_FRD(f128_mulAdd(f128(FRS1), f128(FRS2), f128_negate(f128(FRS3))));$/;"	v
FRS2	riscv/insns/fmsub_s.h	/^WRITE_FRD(f32_mulAdd(f32(FRS1), f32(FRS2), f32(f32(FRS3).v ^ F32_SIGN)));$/;"	v
FRS2	riscv/insns/fnmadd_d.h	/^WRITE_FRD(f64_mulAdd(f64(f64(FRS1).v ^ F64_SIGN), f64(FRS2), f64(f64(FRS3).v ^ F64_SIGN)));$/;"	v
FRS2	riscv/insns/fnmadd_q.h	/^WRITE_FRD(f128_mulAdd(f128_negate(f128(FRS1)), f128(FRS2), f128_negate(f128(FRS3))));$/;"	v
FRS2	riscv/insns/fnmadd_s.h	/^WRITE_FRD(f32_mulAdd(f32(f32(FRS1).v ^ F32_SIGN), f32(FRS2), f32(f32(FRS3).v ^ F32_SIGN)));$/;"	v
FRS2	riscv/insns/fnmsub_d.h	/^WRITE_FRD(f64_mulAdd(f64(f64(FRS1).v ^ F64_SIGN), f64(FRS2), f64(FRS3)));$/;"	v
FRS2	riscv/insns/fnmsub_q.h	/^WRITE_FRD(f128_mulAdd(f128_negate(f128(FRS1)), f128(FRS2), f128(FRS3)));$/;"	v
FRS2	riscv/insns/fnmsub_s.h	/^WRITE_FRD(f32_mulAdd(f32(f32(FRS1).v ^ F32_SIGN), f32(FRS2), f32(FRS3)));$/;"	v
FRS3	riscv/decode.h	168;"	d
FSR_AEXC	riscv/decode.h	55;"	d
FSR_AEXC_SHIFT	riscv/decode.h	49;"	d
FSR_DZA	riscv/decode.h	53;"	d
FSR_NVA	riscv/decode.h	50;"	d
FSR_NXA	riscv/decode.h	54;"	d
FSR_OFA	riscv/decode.h	51;"	d
FSR_RD	riscv/decode.h	41;"	d
FSR_RD_SHIFT	riscv/decode.h	40;"	d
FSR_UFA	riscv/decode.h	52;"	d
Gdb	tests/testlib.py	/^class Gdb(object):$/;"	c
HASH_SIZE	riscv/disasm.h	/^  static const int HASH_SIZE = 256;$/;"	m	class:disassembler_t
HAVE_INTTYPES_H	build/config.h	17;"	d
HAVE_LIBFESVR	build/config.h	20;"	d
HAVE_LIBPTHREAD	build/config.h	23;"	d
HAVE_MEMORY_H	build/config.h	26;"	d
HAVE_STDINT_H	build/config.h	29;"	d
HAVE_STDLIB_H	build/config.h	32;"	d
HAVE_STRINGS_H	build/config.h	35;"	d
HAVE_STRING_H	build/config.h	38;"	d
HAVE_SYS_STAT_H	build/config.h	41;"	d
HAVE_SYS_TYPES_H	build/config.h	44;"	d
HAVE_UNISTD_H	build/config.h	47;"	d
ICACHE_ACCESS	riscv/execute.cc	188;"	d	file:
ICACHE_ENTRIES	riscv/mmu.h	/^  static const reg_t ICACHE_ENTRIES = 1024;$/;"	m	class:mmu_t
INIT_UINTM4	softfloat/primitiveTypes.h	71;"	d
INIT_UINTM4	softfloat/primitiveTypes.h	82;"	d
INLINE	softfloat/platform.h	47;"	d
INLINE_LEVEL	softfloat/platform.h	41;"	d
INSNS_PER_RTC_TICK	riscv/sim.h	/^  static const size_t INSNS_PER_RTC_TICK = 100; \/\/ 10 MHz clock for 1 BIPS core$/;"	m	class:sim_t
INSTALL	build/Makefile	/^INSTALL       := \/usr\/bin\/install -c$/;"	m
INSTALLDIR	build/Makefile	/^  INSTALLDIR ?= $(DESTDIR)$(prefix)$/;"	m
INSTALLDIR	build/Makefile	/^  INSTALLDIR ?= $(DESTDIR)$(stow_pkg_dir)\/$(project_name)-$(project_ver)$/;"	m
INSTALL_EXE	build/Makefile	/^INSTALL_EXE   := $(INSTALL) -m 555$/;"	m
INSTALL_HDR	build/Makefile	/^INSTALL_HDR   := $(INSTALL) -m 444$/;"	m
INSTALL_LIB	build/Makefile	/^INSTALL_LIB   := $(INSTALL) -m 644$/;"	m
INTERLEAVE	riscv/sim.h	/^  static const size_t INTERLEAVE = 5000;$/;"	m	class:sim_t
IRQ_COP	riscv/encoding.h	150;"	d
IRQ_HOST	riscv/encoding.h	151;"	d
IRQ_H_EXT	riscv/encoding.h	148;"	d
IRQ_H_SOFT	riscv/encoding.h	142;"	d
IRQ_H_TIMER	riscv/encoding.h	145;"	d
IRQ_M_EXT	riscv/encoding.h	149;"	d
IRQ_M_SOFT	riscv/encoding.h	143;"	d
IRQ_M_TIMER	riscv/encoding.h	146;"	d
IRQ_S_EXT	riscv/encoding.h	147;"	d
IRQ_S_SOFT	riscv/encoding.h	141;"	d
IRQ_S_TIMER	riscv/encoding.h	144;"	d
IR_DBUS	riscv/jtag_dtm.cc	/^  IR_DBUS=0x11,$/;"	e	enum:__anon15	file:
IR_DTMCONTROL	riscv/jtag_dtm.cc	/^  IR_DTMCONTROL=0x10,$/;"	e	enum:__anon15	file:
IR_IDCODE	riscv/jtag_dtm.cc	/^  IR_IDCODE=1,$/;"	e	enum:__anon15	file:
IR_RESET	riscv/jtag_dtm.cc	/^  IR_RESET=0x1c$/;"	e	enum:__anon15	file:
JTAG_DTM_H	riscv/jtag_dtm.h	2;"	d
JUMP_TARGET	riscv/decode.h	176;"	d
JUMP_TARGET	riscv/insns/jal.h	/^set_pc(JUMP_TARGET);$/;"	v
LD	build/Makefile	/^LD            := $(CXX)$/;"	m
LDFLAGS	build/Makefile	/^LDFLAGS       := -L\/opt\/riscv\/lib $/;"	m
LIBS	build/Makefile	/^LIBS          := -lpthread -lfesvr -ldl $/;"	m
LINK	build/Makefile	/^LINK          := $(LD) -L. $(LDFLAGS) -Wl,-rpath,$(install_libs_dir) $(patsubst -L%,-Wl$(comma)-rpath$(comma)%,$(filter -L%,$(LDFLAGS)))$/;"	m
LITTLEENDIAN	softfloat/platform.h	39;"	d
LOAD	riscv/memtracer.h	/^  LOAD,$/;"	e	enum:access_type
MASK_ADD	riscv/encoding.h	266;"	d
MASK_ADDI	riscv/encoding.h	248;"	d
MASK_ADDIW	riscv/encoding.h	286;"	d
MASK_ADDW	riscv/encoding.h	294;"	d
MASK_AMOADD_D	riscv/encoding.h	378;"	d
MASK_AMOADD_W	riscv/encoding.h	356;"	d
MASK_AMOAND_D	riscv/encoding.h	384;"	d
MASK_AMOAND_W	riscv/encoding.h	362;"	d
MASK_AMOMAXU_D	riscv/encoding.h	392;"	d
MASK_AMOMAXU_W	riscv/encoding.h	370;"	d
MASK_AMOMAX_D	riscv/encoding.h	388;"	d
MASK_AMOMAX_W	riscv/encoding.h	366;"	d
MASK_AMOMINU_D	riscv/encoding.h	390;"	d
MASK_AMOMINU_W	riscv/encoding.h	368;"	d
MASK_AMOMIN_D	riscv/encoding.h	386;"	d
MASK_AMOMIN_W	riscv/encoding.h	364;"	d
MASK_AMOOR_D	riscv/encoding.h	382;"	d
MASK_AMOOR_W	riscv/encoding.h	360;"	d
MASK_AMOSWAP_D	riscv/encoding.h	394;"	d
MASK_AMOSWAP_W	riscv/encoding.h	372;"	d
MASK_AMOXOR_D	riscv/encoding.h	380;"	d
MASK_AMOXOR_W	riscv/encoding.h	358;"	d
MASK_AND	riscv/encoding.h	284;"	d
MASK_ANDI	riscv/encoding.h	264;"	d
MASK_AUIPC	riscv/encoding.h	246;"	d
MASK_BEQ	riscv/encoding.h	228;"	d
MASK_BGE	riscv/encoding.h	234;"	d
MASK_BGEU	riscv/encoding.h	238;"	d
MASK_BLT	riscv/encoding.h	232;"	d
MASK_BLTU	riscv/encoding.h	236;"	d
MASK_BNE	riscv/encoding.h	230;"	d
MASK_CSRRC	riscv/encoding.h	420;"	d
MASK_CSRRCI	riscv/encoding.h	426;"	d
MASK_CSRRS	riscv/encoding.h	418;"	d
MASK_CSRRSI	riscv/encoding.h	424;"	d
MASK_CSRRW	riscv/encoding.h	416;"	d
MASK_CSRRWI	riscv/encoding.h	422;"	d
MASK_CUSTOM0	riscv/encoding.h	704;"	d
MASK_CUSTOM0_RD	riscv/encoding.h	710;"	d
MASK_CUSTOM0_RD_RS1	riscv/encoding.h	712;"	d
MASK_CUSTOM0_RD_RS1_RS2	riscv/encoding.h	714;"	d
MASK_CUSTOM0_RS1	riscv/encoding.h	706;"	d
MASK_CUSTOM0_RS1_RS2	riscv/encoding.h	708;"	d
MASK_CUSTOM1	riscv/encoding.h	716;"	d
MASK_CUSTOM1_RD	riscv/encoding.h	722;"	d
MASK_CUSTOM1_RD_RS1	riscv/encoding.h	724;"	d
MASK_CUSTOM1_RD_RS1_RS2	riscv/encoding.h	726;"	d
MASK_CUSTOM1_RS1	riscv/encoding.h	718;"	d
MASK_CUSTOM1_RS1_RS2	riscv/encoding.h	720;"	d
MASK_CUSTOM2	riscv/encoding.h	728;"	d
MASK_CUSTOM2_RD	riscv/encoding.h	734;"	d
MASK_CUSTOM2_RD_RS1	riscv/encoding.h	736;"	d
MASK_CUSTOM2_RD_RS1_RS2	riscv/encoding.h	738;"	d
MASK_CUSTOM2_RS1	riscv/encoding.h	730;"	d
MASK_CUSTOM2_RS1_RS2	riscv/encoding.h	732;"	d
MASK_CUSTOM3	riscv/encoding.h	740;"	d
MASK_CUSTOM3_RD	riscv/encoding.h	746;"	d
MASK_CUSTOM3_RD_RS1	riscv/encoding.h	748;"	d
MASK_CUSTOM3_RD_RS1_RS2	riscv/encoding.h	750;"	d
MASK_CUSTOM3_RS1	riscv/encoding.h	742;"	d
MASK_CUSTOM3_RS1_RS2	riscv/encoding.h	744;"	d
MASK_C_ADD	riscv/encoding.h	696;"	d
MASK_C_ADDI	riscv/encoding.h	654;"	d
MASK_C_ADDI16SP	riscv/encoding.h	622;"	d
MASK_C_ADDI4SPN	riscv/encoding.h	640;"	d
MASK_C_ADDIW	riscv/encoding.h	634;"	d
MASK_C_ADDW	riscv/encoding.h	678;"	d
MASK_C_AND	riscv/encoding.h	674;"	d
MASK_C_ANDI	riscv/encoding.h	666;"	d
MASK_C_BEQZ	riscv/encoding.h	682;"	d
MASK_C_BNEZ	riscv/encoding.h	684;"	d
MASK_C_EBREAK	riscv/encoding.h	628;"	d
MASK_C_FLD	riscv/encoding.h	642;"	d
MASK_C_FLDSP	riscv/encoding.h	688;"	d
MASK_C_FLW	riscv/encoding.h	646;"	d
MASK_C_FLWSP	riscv/encoding.h	692;"	d
MASK_C_FSD	riscv/encoding.h	648;"	d
MASK_C_FSDSP	riscv/encoding.h	698;"	d
MASK_C_FSW	riscv/encoding.h	652;"	d
MASK_C_FSWSP	riscv/encoding.h	702;"	d
MASK_C_J	riscv/encoding.h	680;"	d
MASK_C_JAL	riscv/encoding.h	656;"	d
MASK_C_JALR	riscv/encoding.h	626;"	d
MASK_C_JR	riscv/encoding.h	624;"	d
MASK_C_LD	riscv/encoding.h	630;"	d
MASK_C_LDSP	riscv/encoding.h	636;"	d
MASK_C_LI	riscv/encoding.h	658;"	d
MASK_C_LUI	riscv/encoding.h	660;"	d
MASK_C_LW	riscv/encoding.h	644;"	d
MASK_C_LWSP	riscv/encoding.h	690;"	d
MASK_C_MV	riscv/encoding.h	694;"	d
MASK_C_NOP	riscv/encoding.h	620;"	d
MASK_C_OR	riscv/encoding.h	672;"	d
MASK_C_SD	riscv/encoding.h	632;"	d
MASK_C_SDSP	riscv/encoding.h	638;"	d
MASK_C_SLLI	riscv/encoding.h	686;"	d
MASK_C_SRAI	riscv/encoding.h	664;"	d
MASK_C_SRLI	riscv/encoding.h	662;"	d
MASK_C_SUB	riscv/encoding.h	668;"	d
MASK_C_SUBW	riscv/encoding.h	676;"	d
MASK_C_SW	riscv/encoding.h	650;"	d
MASK_C_SWSP	riscv/encoding.h	700;"	d
MASK_C_XOR	riscv/encoding.h	670;"	d
MASK_DIV	riscv/encoding.h	338;"	d
MASK_DIVU	riscv/encoding.h	340;"	d
MASK_DIVUW	riscv/encoding.h	350;"	d
MASK_DIVW	riscv/encoding.h	348;"	d
MASK_DRET	riscv/encoding.h	410;"	d
MASK_EBREAK	riscv/encoding.h	402;"	d
MASK_ECALL	riscv/encoding.h	400;"	d
MASK_FADD_D	riscv/encoding.h	448;"	d
MASK_FADD_Q	riscv/encoding.h	472;"	d
MASK_FADD_S	riscv/encoding.h	428;"	d
MASK_FCLASS_D	riscv/encoding.h	540;"	d
MASK_FCLASS_Q	riscv/encoding.h	552;"	d
MASK_FCLASS_S	riscv/encoding.h	528;"	d
MASK_FCVT_D_L	riscv/encoding.h	568;"	d
MASK_FCVT_D_LU	riscv/encoding.h	570;"	d
MASK_FCVT_D_Q	riscv/encoding.h	494;"	d
MASK_FCVT_D_S	riscv/encoding.h	468;"	d
MASK_FCVT_D_W	riscv/encoding.h	564;"	d
MASK_FCVT_D_WU	riscv/encoding.h	566;"	d
MASK_FCVT_LU_D	riscv/encoding.h	536;"	d
MASK_FCVT_LU_Q	riscv/encoding.h	548;"	d
MASK_FCVT_LU_S	riscv/encoding.h	524;"	d
MASK_FCVT_L_D	riscv/encoding.h	534;"	d
MASK_FCVT_L_Q	riscv/encoding.h	546;"	d
MASK_FCVT_L_S	riscv/encoding.h	522;"	d
MASK_FCVT_Q_D	riscv/encoding.h	496;"	d
MASK_FCVT_Q_L	riscv/encoding.h	578;"	d
MASK_FCVT_Q_LU	riscv/encoding.h	580;"	d
MASK_FCVT_Q_S	riscv/encoding.h	492;"	d
MASK_FCVT_Q_W	riscv/encoding.h	574;"	d
MASK_FCVT_Q_WU	riscv/encoding.h	576;"	d
MASK_FCVT_S_D	riscv/encoding.h	466;"	d
MASK_FCVT_S_L	riscv/encoding.h	558;"	d
MASK_FCVT_S_LU	riscv/encoding.h	560;"	d
MASK_FCVT_S_Q	riscv/encoding.h	490;"	d
MASK_FCVT_S_W	riscv/encoding.h	554;"	d
MASK_FCVT_S_WU	riscv/encoding.h	556;"	d
MASK_FCVT_WU_D	riscv/encoding.h	532;"	d
MASK_FCVT_WU_Q	riscv/encoding.h	544;"	d
MASK_FCVT_WU_S	riscv/encoding.h	520;"	d
MASK_FCVT_W_D	riscv/encoding.h	530;"	d
MASK_FCVT_W_Q	riscv/encoding.h	542;"	d
MASK_FCVT_W_S	riscv/encoding.h	518;"	d
MASK_FDIV_D	riscv/encoding.h	454;"	d
MASK_FDIV_Q	riscv/encoding.h	478;"	d
MASK_FDIV_S	riscv/encoding.h	434;"	d
MASK_FENCE	riscv/encoding.h	326;"	d
MASK_FENCE_I	riscv/encoding.h	328;"	d
MASK_FEQ_D	riscv/encoding.h	510;"	d
MASK_FEQ_Q	riscv/encoding.h	516;"	d
MASK_FEQ_S	riscv/encoding.h	504;"	d
MASK_FLD	riscv/encoding.h	586;"	d
MASK_FLE_D	riscv/encoding.h	506;"	d
MASK_FLE_Q	riscv/encoding.h	512;"	d
MASK_FLE_S	riscv/encoding.h	500;"	d
MASK_FLQ	riscv/encoding.h	588;"	d
MASK_FLT_D	riscv/encoding.h	508;"	d
MASK_FLT_Q	riscv/encoding.h	514;"	d
MASK_FLT_S	riscv/encoding.h	502;"	d
MASK_FLW	riscv/encoding.h	584;"	d
MASK_FMADD_D	riscv/encoding.h	604;"	d
MASK_FMADD_Q	riscv/encoding.h	612;"	d
MASK_FMADD_S	riscv/encoding.h	596;"	d
MASK_FMAX_D	riscv/encoding.h	464;"	d
MASK_FMAX_Q	riscv/encoding.h	488;"	d
MASK_FMAX_S	riscv/encoding.h	444;"	d
MASK_FMIN_D	riscv/encoding.h	462;"	d
MASK_FMIN_Q	riscv/encoding.h	486;"	d
MASK_FMIN_S	riscv/encoding.h	442;"	d
MASK_FMSUB_D	riscv/encoding.h	606;"	d
MASK_FMSUB_Q	riscv/encoding.h	614;"	d
MASK_FMSUB_S	riscv/encoding.h	598;"	d
MASK_FMUL_D	riscv/encoding.h	452;"	d
MASK_FMUL_Q	riscv/encoding.h	476;"	d
MASK_FMUL_S	riscv/encoding.h	432;"	d
MASK_FMV_D_X	riscv/encoding.h	572;"	d
MASK_FMV_Q_X	riscv/encoding.h	582;"	d
MASK_FMV_W_X	riscv/encoding.h	562;"	d
MASK_FMV_X_D	riscv/encoding.h	538;"	d
MASK_FMV_X_Q	riscv/encoding.h	550;"	d
MASK_FMV_X_W	riscv/encoding.h	526;"	d
MASK_FNMADD_D	riscv/encoding.h	610;"	d
MASK_FNMADD_Q	riscv/encoding.h	618;"	d
MASK_FNMADD_S	riscv/encoding.h	602;"	d
MASK_FNMSUB_D	riscv/encoding.h	608;"	d
MASK_FNMSUB_Q	riscv/encoding.h	616;"	d
MASK_FNMSUB_S	riscv/encoding.h	600;"	d
MASK_FSD	riscv/encoding.h	592;"	d
MASK_FSGNJN_D	riscv/encoding.h	458;"	d
MASK_FSGNJN_Q	riscv/encoding.h	482;"	d
MASK_FSGNJN_S	riscv/encoding.h	438;"	d
MASK_FSGNJX_D	riscv/encoding.h	460;"	d
MASK_FSGNJX_Q	riscv/encoding.h	484;"	d
MASK_FSGNJX_S	riscv/encoding.h	440;"	d
MASK_FSGNJ_D	riscv/encoding.h	456;"	d
MASK_FSGNJ_Q	riscv/encoding.h	480;"	d
MASK_FSGNJ_S	riscv/encoding.h	436;"	d
MASK_FSQ	riscv/encoding.h	594;"	d
MASK_FSQRT_D	riscv/encoding.h	470;"	d
MASK_FSQRT_Q	riscv/encoding.h	498;"	d
MASK_FSQRT_S	riscv/encoding.h	446;"	d
MASK_FSUB_D	riscv/encoding.h	450;"	d
MASK_FSUB_Q	riscv/encoding.h	474;"	d
MASK_FSUB_S	riscv/encoding.h	430;"	d
MASK_FSW	riscv/encoding.h	590;"	d
MASK_JAL	riscv/encoding.h	242;"	d
MASK_JALR	riscv/encoding.h	240;"	d
MASK_LB	riscv/encoding.h	304;"	d
MASK_LBU	riscv/encoding.h	312;"	d
MASK_LD	riscv/encoding.h	310;"	d
MASK_LH	riscv/encoding.h	306;"	d
MASK_LHU	riscv/encoding.h	314;"	d
MASK_LR_D	riscv/encoding.h	396;"	d
MASK_LR_W	riscv/encoding.h	374;"	d
MASK_LUI	riscv/encoding.h	244;"	d
MASK_LW	riscv/encoding.h	308;"	d
MASK_LWU	riscv/encoding.h	316;"	d
MASK_MRET	riscv/encoding.h	408;"	d
MASK_MUL	riscv/encoding.h	330;"	d
MASK_MULH	riscv/encoding.h	332;"	d
MASK_MULHSU	riscv/encoding.h	334;"	d
MASK_MULHU	riscv/encoding.h	336;"	d
MASK_MULW	riscv/encoding.h	346;"	d
MASK_OR	riscv/encoding.h	282;"	d
MASK_ORI	riscv/encoding.h	262;"	d
MASK_REM	riscv/encoding.h	342;"	d
MASK_REMU	riscv/encoding.h	344;"	d
MASK_REMUW	riscv/encoding.h	354;"	d
MASK_REMW	riscv/encoding.h	352;"	d
MASK_SB	riscv/encoding.h	318;"	d
MASK_SC_D	riscv/encoding.h	398;"	d
MASK_SC_W	riscv/encoding.h	376;"	d
MASK_SD	riscv/encoding.h	324;"	d
MASK_SFENCE_VMA	riscv/encoding.h	412;"	d
MASK_SH	riscv/encoding.h	320;"	d
MASK_SLL	riscv/encoding.h	270;"	d
MASK_SLLI	riscv/encoding.h	250;"	d
MASK_SLLIW	riscv/encoding.h	288;"	d
MASK_SLLW	riscv/encoding.h	298;"	d
MASK_SLT	riscv/encoding.h	272;"	d
MASK_SLTI	riscv/encoding.h	252;"	d
MASK_SLTIU	riscv/encoding.h	254;"	d
MASK_SLTU	riscv/encoding.h	274;"	d
MASK_SRA	riscv/encoding.h	280;"	d
MASK_SRAI	riscv/encoding.h	260;"	d
MASK_SRAIW	riscv/encoding.h	292;"	d
MASK_SRAW	riscv/encoding.h	302;"	d
MASK_SRET	riscv/encoding.h	406;"	d
MASK_SRL	riscv/encoding.h	278;"	d
MASK_SRLI	riscv/encoding.h	258;"	d
MASK_SRLIW	riscv/encoding.h	290;"	d
MASK_SRLW	riscv/encoding.h	300;"	d
MASK_SUB	riscv/encoding.h	268;"	d
MASK_SUBW	riscv/encoding.h	296;"	d
MASK_SW	riscv/encoding.h	322;"	d
MASK_URET	riscv/encoding.h	404;"	d
MASK_WFI	riscv/encoding.h	414;"	d
MASK_XOR	riscv/encoding.h	276;"	d
MASK_XORI	riscv/encoding.h	256;"	d
MATCH_ADD	riscv/encoding.h	265;"	d
MATCH_ADDI	riscv/encoding.h	247;"	d
MATCH_ADDIW	riscv/encoding.h	285;"	d
MATCH_ADDW	riscv/encoding.h	293;"	d
MATCH_AMOADD_D	riscv/encoding.h	377;"	d
MATCH_AMOADD_W	riscv/encoding.h	355;"	d
MATCH_AMOAND_D	riscv/encoding.h	383;"	d
MATCH_AMOAND_W	riscv/encoding.h	361;"	d
MATCH_AMOMAXU_D	riscv/encoding.h	391;"	d
MATCH_AMOMAXU_W	riscv/encoding.h	369;"	d
MATCH_AMOMAX_D	riscv/encoding.h	387;"	d
MATCH_AMOMAX_W	riscv/encoding.h	365;"	d
MATCH_AMOMINU_D	riscv/encoding.h	389;"	d
MATCH_AMOMINU_W	riscv/encoding.h	367;"	d
MATCH_AMOMIN_D	riscv/encoding.h	385;"	d
MATCH_AMOMIN_W	riscv/encoding.h	363;"	d
MATCH_AMOOR_D	riscv/encoding.h	381;"	d
MATCH_AMOOR_W	riscv/encoding.h	359;"	d
MATCH_AMOSWAP_D	riscv/encoding.h	393;"	d
MATCH_AMOSWAP_W	riscv/encoding.h	371;"	d
MATCH_AMOXOR_D	riscv/encoding.h	379;"	d
MATCH_AMOXOR_W	riscv/encoding.h	357;"	d
MATCH_AND	riscv/encoding.h	283;"	d
MATCH_ANDI	riscv/encoding.h	263;"	d
MATCH_AUIPC	riscv/encoding.h	245;"	d
MATCH_BEQ	riscv/encoding.h	227;"	d
MATCH_BGE	riscv/encoding.h	233;"	d
MATCH_BGEU	riscv/encoding.h	237;"	d
MATCH_BLT	riscv/encoding.h	231;"	d
MATCH_BLTU	riscv/encoding.h	235;"	d
MATCH_BNE	riscv/encoding.h	229;"	d
MATCH_CSRRC	riscv/encoding.h	419;"	d
MATCH_CSRRCI	riscv/encoding.h	425;"	d
MATCH_CSRRS	riscv/encoding.h	417;"	d
MATCH_CSRRSI	riscv/encoding.h	423;"	d
MATCH_CSRRW	riscv/encoding.h	415;"	d
MATCH_CSRRWI	riscv/encoding.h	421;"	d
MATCH_CUSTOM0	riscv/encoding.h	703;"	d
MATCH_CUSTOM0_RD	riscv/encoding.h	709;"	d
MATCH_CUSTOM0_RD_RS1	riscv/encoding.h	711;"	d
MATCH_CUSTOM0_RD_RS1_RS2	riscv/encoding.h	713;"	d
MATCH_CUSTOM0_RS1	riscv/encoding.h	705;"	d
MATCH_CUSTOM0_RS1_RS2	riscv/encoding.h	707;"	d
MATCH_CUSTOM1	riscv/encoding.h	715;"	d
MATCH_CUSTOM1_RD	riscv/encoding.h	721;"	d
MATCH_CUSTOM1_RD_RS1	riscv/encoding.h	723;"	d
MATCH_CUSTOM1_RD_RS1_RS2	riscv/encoding.h	725;"	d
MATCH_CUSTOM1_RS1	riscv/encoding.h	717;"	d
MATCH_CUSTOM1_RS1_RS2	riscv/encoding.h	719;"	d
MATCH_CUSTOM2	riscv/encoding.h	727;"	d
MATCH_CUSTOM2_RD	riscv/encoding.h	733;"	d
MATCH_CUSTOM2_RD_RS1	riscv/encoding.h	735;"	d
MATCH_CUSTOM2_RD_RS1_RS2	riscv/encoding.h	737;"	d
MATCH_CUSTOM2_RS1	riscv/encoding.h	729;"	d
MATCH_CUSTOM2_RS1_RS2	riscv/encoding.h	731;"	d
MATCH_CUSTOM3	riscv/encoding.h	739;"	d
MATCH_CUSTOM3_RD	riscv/encoding.h	745;"	d
MATCH_CUSTOM3_RD_RS1	riscv/encoding.h	747;"	d
MATCH_CUSTOM3_RD_RS1_RS2	riscv/encoding.h	749;"	d
MATCH_CUSTOM3_RS1	riscv/encoding.h	741;"	d
MATCH_CUSTOM3_RS1_RS2	riscv/encoding.h	743;"	d
MATCH_C_ADD	riscv/encoding.h	695;"	d
MATCH_C_ADDI	riscv/encoding.h	653;"	d
MATCH_C_ADDI16SP	riscv/encoding.h	621;"	d
MATCH_C_ADDI4SPN	riscv/encoding.h	639;"	d
MATCH_C_ADDIW	riscv/encoding.h	633;"	d
MATCH_C_ADDW	riscv/encoding.h	677;"	d
MATCH_C_AND	riscv/encoding.h	673;"	d
MATCH_C_ANDI	riscv/encoding.h	665;"	d
MATCH_C_BEQZ	riscv/encoding.h	681;"	d
MATCH_C_BNEZ	riscv/encoding.h	683;"	d
MATCH_C_EBREAK	riscv/encoding.h	627;"	d
MATCH_C_FLD	riscv/encoding.h	641;"	d
MATCH_C_FLDSP	riscv/encoding.h	687;"	d
MATCH_C_FLW	riscv/encoding.h	645;"	d
MATCH_C_FLWSP	riscv/encoding.h	691;"	d
MATCH_C_FSD	riscv/encoding.h	647;"	d
MATCH_C_FSDSP	riscv/encoding.h	697;"	d
MATCH_C_FSW	riscv/encoding.h	651;"	d
MATCH_C_FSWSP	riscv/encoding.h	701;"	d
MATCH_C_J	riscv/encoding.h	679;"	d
MATCH_C_JAL	riscv/encoding.h	655;"	d
MATCH_C_JALR	riscv/encoding.h	625;"	d
MATCH_C_JR	riscv/encoding.h	623;"	d
MATCH_C_LD	riscv/encoding.h	629;"	d
MATCH_C_LDSP	riscv/encoding.h	635;"	d
MATCH_C_LI	riscv/encoding.h	657;"	d
MATCH_C_LUI	riscv/encoding.h	659;"	d
MATCH_C_LW	riscv/encoding.h	643;"	d
MATCH_C_LWSP	riscv/encoding.h	689;"	d
MATCH_C_MV	riscv/encoding.h	693;"	d
MATCH_C_NOP	riscv/encoding.h	619;"	d
MATCH_C_OR	riscv/encoding.h	671;"	d
MATCH_C_SD	riscv/encoding.h	631;"	d
MATCH_C_SDSP	riscv/encoding.h	637;"	d
MATCH_C_SLLI	riscv/encoding.h	685;"	d
MATCH_C_SRAI	riscv/encoding.h	663;"	d
MATCH_C_SRLI	riscv/encoding.h	661;"	d
MATCH_C_SUB	riscv/encoding.h	667;"	d
MATCH_C_SUBW	riscv/encoding.h	675;"	d
MATCH_C_SW	riscv/encoding.h	649;"	d
MATCH_C_SWSP	riscv/encoding.h	699;"	d
MATCH_C_XOR	riscv/encoding.h	669;"	d
MATCH_DIV	riscv/encoding.h	337;"	d
MATCH_DIVU	riscv/encoding.h	339;"	d
MATCH_DIVUW	riscv/encoding.h	349;"	d
MATCH_DIVW	riscv/encoding.h	347;"	d
MATCH_DRET	riscv/encoding.h	409;"	d
MATCH_EBREAK	riscv/encoding.h	401;"	d
MATCH_ECALL	riscv/encoding.h	399;"	d
MATCH_EQUAL	riscv/processor.h	/^  MATCH_EQUAL = MCONTROL_MATCH_EQUAL,$/;"	e	enum:__anon18
MATCH_FADD_D	riscv/encoding.h	447;"	d
MATCH_FADD_Q	riscv/encoding.h	471;"	d
MATCH_FADD_S	riscv/encoding.h	427;"	d
MATCH_FCLASS_D	riscv/encoding.h	539;"	d
MATCH_FCLASS_Q	riscv/encoding.h	551;"	d
MATCH_FCLASS_S	riscv/encoding.h	527;"	d
MATCH_FCVT_D_L	riscv/encoding.h	567;"	d
MATCH_FCVT_D_LU	riscv/encoding.h	569;"	d
MATCH_FCVT_D_Q	riscv/encoding.h	493;"	d
MATCH_FCVT_D_S	riscv/encoding.h	467;"	d
MATCH_FCVT_D_W	riscv/encoding.h	563;"	d
MATCH_FCVT_D_WU	riscv/encoding.h	565;"	d
MATCH_FCVT_LU_D	riscv/encoding.h	535;"	d
MATCH_FCVT_LU_Q	riscv/encoding.h	547;"	d
MATCH_FCVT_LU_S	riscv/encoding.h	523;"	d
MATCH_FCVT_L_D	riscv/encoding.h	533;"	d
MATCH_FCVT_L_Q	riscv/encoding.h	545;"	d
MATCH_FCVT_L_S	riscv/encoding.h	521;"	d
MATCH_FCVT_Q_D	riscv/encoding.h	495;"	d
MATCH_FCVT_Q_L	riscv/encoding.h	577;"	d
MATCH_FCVT_Q_LU	riscv/encoding.h	579;"	d
MATCH_FCVT_Q_S	riscv/encoding.h	491;"	d
MATCH_FCVT_Q_W	riscv/encoding.h	573;"	d
MATCH_FCVT_Q_WU	riscv/encoding.h	575;"	d
MATCH_FCVT_S_D	riscv/encoding.h	465;"	d
MATCH_FCVT_S_L	riscv/encoding.h	557;"	d
MATCH_FCVT_S_LU	riscv/encoding.h	559;"	d
MATCH_FCVT_S_Q	riscv/encoding.h	489;"	d
MATCH_FCVT_S_W	riscv/encoding.h	553;"	d
MATCH_FCVT_S_WU	riscv/encoding.h	555;"	d
MATCH_FCVT_WU_D	riscv/encoding.h	531;"	d
MATCH_FCVT_WU_Q	riscv/encoding.h	543;"	d
MATCH_FCVT_WU_S	riscv/encoding.h	519;"	d
MATCH_FCVT_W_D	riscv/encoding.h	529;"	d
MATCH_FCVT_W_Q	riscv/encoding.h	541;"	d
MATCH_FCVT_W_S	riscv/encoding.h	517;"	d
MATCH_FDIV_D	riscv/encoding.h	453;"	d
MATCH_FDIV_Q	riscv/encoding.h	477;"	d
MATCH_FDIV_S	riscv/encoding.h	433;"	d
MATCH_FENCE	riscv/encoding.h	325;"	d
MATCH_FENCE_I	riscv/encoding.h	327;"	d
MATCH_FEQ_D	riscv/encoding.h	509;"	d
MATCH_FEQ_Q	riscv/encoding.h	515;"	d
MATCH_FEQ_S	riscv/encoding.h	503;"	d
MATCH_FLD	riscv/encoding.h	585;"	d
MATCH_FLE_D	riscv/encoding.h	505;"	d
MATCH_FLE_Q	riscv/encoding.h	511;"	d
MATCH_FLE_S	riscv/encoding.h	499;"	d
MATCH_FLQ	riscv/encoding.h	587;"	d
MATCH_FLT_D	riscv/encoding.h	507;"	d
MATCH_FLT_Q	riscv/encoding.h	513;"	d
MATCH_FLT_S	riscv/encoding.h	501;"	d
MATCH_FLW	riscv/encoding.h	583;"	d
MATCH_FMADD_D	riscv/encoding.h	603;"	d
MATCH_FMADD_Q	riscv/encoding.h	611;"	d
MATCH_FMADD_S	riscv/encoding.h	595;"	d
MATCH_FMAX_D	riscv/encoding.h	463;"	d
MATCH_FMAX_Q	riscv/encoding.h	487;"	d
MATCH_FMAX_S	riscv/encoding.h	443;"	d
MATCH_FMIN_D	riscv/encoding.h	461;"	d
MATCH_FMIN_Q	riscv/encoding.h	485;"	d
MATCH_FMIN_S	riscv/encoding.h	441;"	d
MATCH_FMSUB_D	riscv/encoding.h	605;"	d
MATCH_FMSUB_Q	riscv/encoding.h	613;"	d
MATCH_FMSUB_S	riscv/encoding.h	597;"	d
MATCH_FMUL_D	riscv/encoding.h	451;"	d
MATCH_FMUL_Q	riscv/encoding.h	475;"	d
MATCH_FMUL_S	riscv/encoding.h	431;"	d
MATCH_FMV_D_X	riscv/encoding.h	571;"	d
MATCH_FMV_Q_X	riscv/encoding.h	581;"	d
MATCH_FMV_W_X	riscv/encoding.h	561;"	d
MATCH_FMV_X_D	riscv/encoding.h	537;"	d
MATCH_FMV_X_Q	riscv/encoding.h	549;"	d
MATCH_FMV_X_W	riscv/encoding.h	525;"	d
MATCH_FNMADD_D	riscv/encoding.h	609;"	d
MATCH_FNMADD_Q	riscv/encoding.h	617;"	d
MATCH_FNMADD_S	riscv/encoding.h	601;"	d
MATCH_FNMSUB_D	riscv/encoding.h	607;"	d
MATCH_FNMSUB_Q	riscv/encoding.h	615;"	d
MATCH_FNMSUB_S	riscv/encoding.h	599;"	d
MATCH_FSD	riscv/encoding.h	591;"	d
MATCH_FSGNJN_D	riscv/encoding.h	457;"	d
MATCH_FSGNJN_Q	riscv/encoding.h	481;"	d
MATCH_FSGNJN_S	riscv/encoding.h	437;"	d
MATCH_FSGNJX_D	riscv/encoding.h	459;"	d
MATCH_FSGNJX_Q	riscv/encoding.h	483;"	d
MATCH_FSGNJX_S	riscv/encoding.h	439;"	d
MATCH_FSGNJ_D	riscv/encoding.h	455;"	d
MATCH_FSGNJ_Q	riscv/encoding.h	479;"	d
MATCH_FSGNJ_S	riscv/encoding.h	435;"	d
MATCH_FSQ	riscv/encoding.h	593;"	d
MATCH_FSQRT_D	riscv/encoding.h	469;"	d
MATCH_FSQRT_Q	riscv/encoding.h	497;"	d
MATCH_FSQRT_S	riscv/encoding.h	445;"	d
MATCH_FSUB_D	riscv/encoding.h	449;"	d
MATCH_FSUB_Q	riscv/encoding.h	473;"	d
MATCH_FSUB_S	riscv/encoding.h	429;"	d
MATCH_FSW	riscv/encoding.h	589;"	d
MATCH_GE	riscv/processor.h	/^  MATCH_GE = MCONTROL_MATCH_GE,$/;"	e	enum:__anon18
MATCH_JAL	riscv/encoding.h	241;"	d
MATCH_JALR	riscv/encoding.h	239;"	d
MATCH_LB	riscv/encoding.h	303;"	d
MATCH_LBU	riscv/encoding.h	311;"	d
MATCH_LD	riscv/encoding.h	309;"	d
MATCH_LH	riscv/encoding.h	305;"	d
MATCH_LHU	riscv/encoding.h	313;"	d
MATCH_LR_D	riscv/encoding.h	395;"	d
MATCH_LR_W	riscv/encoding.h	373;"	d
MATCH_LT	riscv/processor.h	/^  MATCH_LT = MCONTROL_MATCH_LT,$/;"	e	enum:__anon18
MATCH_LUI	riscv/encoding.h	243;"	d
MATCH_LW	riscv/encoding.h	307;"	d
MATCH_LWU	riscv/encoding.h	315;"	d
MATCH_MASK_HIGH	riscv/processor.h	/^  MATCH_MASK_HIGH = MCONTROL_MATCH_MASK_HIGH$/;"	e	enum:__anon18
MATCH_MASK_LOW	riscv/processor.h	/^  MATCH_MASK_LOW = MCONTROL_MATCH_MASK_LOW,$/;"	e	enum:__anon18
MATCH_MRET	riscv/encoding.h	407;"	d
MATCH_MUL	riscv/encoding.h	329;"	d
MATCH_MULH	riscv/encoding.h	331;"	d
MATCH_MULHSU	riscv/encoding.h	333;"	d
MATCH_MULHU	riscv/encoding.h	335;"	d
MATCH_MULW	riscv/encoding.h	345;"	d
MATCH_NAPOT	riscv/processor.h	/^  MATCH_NAPOT = MCONTROL_MATCH_NAPOT,$/;"	e	enum:__anon18
MATCH_OR	riscv/encoding.h	281;"	d
MATCH_ORI	riscv/encoding.h	261;"	d
MATCH_REM	riscv/encoding.h	341;"	d
MATCH_REMU	riscv/encoding.h	343;"	d
MATCH_REMUW	riscv/encoding.h	353;"	d
MATCH_REMW	riscv/encoding.h	351;"	d
MATCH_SB	riscv/encoding.h	317;"	d
MATCH_SC_D	riscv/encoding.h	397;"	d
MATCH_SC_W	riscv/encoding.h	375;"	d
MATCH_SD	riscv/encoding.h	323;"	d
MATCH_SFENCE_VMA	riscv/encoding.h	411;"	d
MATCH_SH	riscv/encoding.h	319;"	d
MATCH_SLL	riscv/encoding.h	269;"	d
MATCH_SLLI	riscv/encoding.h	249;"	d
MATCH_SLLIW	riscv/encoding.h	287;"	d
MATCH_SLLW	riscv/encoding.h	297;"	d
MATCH_SLT	riscv/encoding.h	271;"	d
MATCH_SLTI	riscv/encoding.h	251;"	d
MATCH_SLTIU	riscv/encoding.h	253;"	d
MATCH_SLTU	riscv/encoding.h	273;"	d
MATCH_SRA	riscv/encoding.h	279;"	d
MATCH_SRAI	riscv/encoding.h	259;"	d
MATCH_SRAIW	riscv/encoding.h	291;"	d
MATCH_SRAW	riscv/encoding.h	301;"	d
MATCH_SRET	riscv/encoding.h	405;"	d
MATCH_SRL	riscv/encoding.h	277;"	d
MATCH_SRLI	riscv/encoding.h	257;"	d
MATCH_SRLIW	riscv/encoding.h	289;"	d
MATCH_SRLW	riscv/encoding.h	299;"	d
MATCH_SUB	riscv/encoding.h	267;"	d
MATCH_SUBW	riscv/encoding.h	295;"	d
MATCH_SW	riscv/encoding.h	321;"	d
MATCH_URET	riscv/encoding.h	403;"	d
MATCH_WFI	riscv/encoding.h	413;"	d
MATCH_XOR	riscv/encoding.h	275;"	d
MATCH_XORI	riscv/encoding.h	255;"	d
MAX_INSN_LENGTH	riscv/decode.h	62;"	d
MCONTROL_ACTION	riscv/encoding.h	71;"	d
MCONTROL_ACTION_DEBUG_EXCEPTION	riscv/encoding.h	85;"	d
MCONTROL_ACTION_DEBUG_MODE	riscv/encoding.h	86;"	d
MCONTROL_ACTION_TRACE_EMIT	riscv/encoding.h	89;"	d
MCONTROL_ACTION_TRACE_START	riscv/encoding.h	87;"	d
MCONTROL_ACTION_TRACE_STOP	riscv/encoding.h	88;"	d
MCONTROL_CHAIN	riscv/encoding.h	72;"	d
MCONTROL_DMODE	riscv/encoding.h	66;"	d
MCONTROL_EXECUTE	riscv/encoding.h	78;"	d
MCONTROL_H	riscv/encoding.h	75;"	d
MCONTROL_LOAD	riscv/encoding.h	80;"	d
MCONTROL_M	riscv/encoding.h	74;"	d
MCONTROL_MASKMAX	riscv/encoding.h	67;"	d
MCONTROL_MATCH	riscv/encoding.h	73;"	d
MCONTROL_MATCH_EQUAL	riscv/encoding.h	91;"	d
MCONTROL_MATCH_GE	riscv/encoding.h	93;"	d
MCONTROL_MATCH_LT	riscv/encoding.h	94;"	d
MCONTROL_MATCH_MASK_HIGH	riscv/encoding.h	96;"	d
MCONTROL_MATCH_MASK_LOW	riscv/encoding.h	95;"	d
MCONTROL_MATCH_NAPOT	riscv/encoding.h	92;"	d
MCONTROL_S	riscv/encoding.h	76;"	d
MCONTROL_SELECT	riscv/encoding.h	69;"	d
MCONTROL_STORE	riscv/encoding.h	79;"	d
MCONTROL_TIMING	riscv/encoding.h	70;"	d
MCONTROL_TYPE	riscv/encoding.h	65;"	d
MCONTROL_TYPE_MATCH	riscv/encoding.h	83;"	d
MCONTROL_TYPE_NONE	riscv/encoding.h	82;"	d
MCONTROL_U	riscv/encoding.h	77;"	d
MIP_HEIP	riscv/encoding.h	105;"	d
MIP_HSIP	riscv/encoding.h	99;"	d
MIP_HTIP	riscv/encoding.h	102;"	d
MIP_MEIP	riscv/encoding.h	106;"	d
MIP_MSIP	riscv/encoding.h	100;"	d
MIP_MTIP	riscv/encoding.h	103;"	d
MIP_SEIP	riscv/encoding.h	104;"	d
MIP_SSIP	riscv/encoding.h	98;"	d
MIP_STIP	riscv/encoding.h	101;"	d
MKINSTALLDIRS	build/Makefile	/^MKINSTALLDIRS := $(scripts_dir)\/mk-install-dirs.sh$/;"	m
MMU	riscv/decode.h	129;"	d
MSIP_BASE	riscv/clint.cc	19;"	d	file:
MSTATUS32_SD	riscv/encoding.h	25;"	d
MSTATUS64_SD	riscv/encoding.h	28;"	d
MSTATUS_FS	riscv/encoding.h	17;"	d
MSTATUS_HIE	riscv/encoding.h	8;"	d
MSTATUS_HPIE	riscv/encoding.h	12;"	d
MSTATUS_HPP	riscv/encoding.h	15;"	d
MSTATUS_MIE	riscv/encoding.h	9;"	d
MSTATUS_MPIE	riscv/encoding.h	13;"	d
MSTATUS_MPP	riscv/encoding.h	16;"	d
MSTATUS_MPRV	riscv/encoding.h	19;"	d
MSTATUS_MXR	riscv/encoding.h	21;"	d
MSTATUS_SD	riscv/encoding.h	177;"	d
MSTATUS_SD	riscv/encoding.h	182;"	d
MSTATUS_SIE	riscv/encoding.h	7;"	d
MSTATUS_SPIE	riscv/encoding.h	11;"	d
MSTATUS_SPP	riscv/encoding.h	14;"	d
MSTATUS_SUM	riscv/encoding.h	20;"	d
MSTATUS_SXL	riscv/encoding.h	27;"	d
MSTATUS_TSR	riscv/encoding.h	24;"	d
MSTATUS_TVM	riscv/encoding.h	22;"	d
MSTATUS_TW	riscv/encoding.h	23;"	d
MSTATUS_UIE	riscv/encoding.h	6;"	d
MSTATUS_UPIE	riscv/encoding.h	10;"	d
MSTATUS_UXL	riscv/encoding.h	26;"	d
MSTATUS_XS	riscv/encoding.h	18;"	d
MTIMECMP_BASE	riscv/clint.cc	20;"	d	file:
MTIME_BASE	riscv/clint.cc	21;"	d	file:
Makefile	build/Makefile	1;"	F
Makefile	debug_rom/Makefile	1;"	F
NCSR	riscv/decode.h	/^const int NCSR = 4096;$/;"	v
NFPR	riscv/decode.h	/^const int NFPR = 32;$/;"	v
NXPR	riscv/decode.h	/^const int NXPR = 32;$/;"	v
OBJCOPY	debug_rom/Makefile	/^OBJCOPY = $(RISCV)\/bin\/riscv64-unknown-elf-objcopy$/;"	m
OPCODE_CACHE_SIZE	riscv/processor.h	/^  static const size_t OPCODE_CACHE_SIZE = 8191;$/;"	m	class:processor_t
OPERATION_EXECUTE	riscv/processor.h	/^  OPERATION_EXECUTE,$/;"	e	enum:__anon21
OPERATION_LOAD	riscv/processor.h	/^  OPERATION_LOAD,$/;"	e	enum:__anon21
OPERATION_STORE	riscv/processor.h	/^  OPERATION_STORE,$/;"	e	enum:__anon21
PACKAGE_BUGREPORT	build/config.h	50;"	d
PACKAGE_NAME	build/config.h	53;"	d
PACKAGE_STRING	build/config.h	56;"	d
PACKAGE_TARNAME	build/config.h	59;"	d
PACKAGE_URL	build/config.h	62;"	d
PACKAGE_VERSION	build/config.h	65;"	d
PAUSE_DR	riscv/jtag_dtm.h	/^  PAUSE_DR,$/;"	e	enum:__anon14
PAUSE_IR	riscv/jtag_dtm.h	/^  PAUSE_IR,$/;"	e	enum:__anon14
PC_ALIGN	riscv/decode.h	63;"	d
PC_SERIALIZE_AFTER	riscv/decode.h	224;"	d
PC_SERIALIZE_BEFORE	riscv/decode.h	223;"	d
PC_SERIALIZE_WFI	riscv/decode.h	225;"	d
PGMASK	riscv/mmu.h	/^const reg_t PGMASK = ~(PGSIZE-1);$/;"	v
PGSHIFT	riscv/mmu.h	17;"	d
PGSIZE	riscv/mmu.h	/^const reg_t PGSIZE = 1 << PGSHIFT;$/;"	v
PMP_A	riscv/encoding.h	133;"	d
PMP_L	riscv/encoding.h	134;"	d
PMP_NA4	riscv/encoding.h	138;"	d
PMP_NAPOT	riscv/encoding.h	139;"	d
PMP_R	riscv/encoding.h	130;"	d
PMP_SHIFT	riscv/encoding.h	135;"	d
PMP_TOR	riscv/encoding.h	137;"	d
PMP_W	riscv/encoding.h	131;"	d
PMP_X	riscv/encoding.h	132;"	d
PRV_H	riscv/encoding.h	113;"	d
PRV_M	riscv/encoding.h	114;"	d
PRV_M	riscv/insns/dret.h	/^require_privilege(PRV_M);$/;"	v
PRV_M	riscv/insns/mret.h	/^require_privilege(PRV_M);$/;"	v
PRV_S	riscv/encoding.h	112;"	d
PRV_S	riscv/insns/sfence_vma.h	/^require_privilege(get_field(STATE.mstatus, MSTATUS_TVM) ? PRV_M : PRV_S);$/;"	v
PRV_S	riscv/insns/sret.h	/^require_privilege(get_field(STATE.mstatus, MSTATUS_TSR) ? PRV_M : PRV_S);$/;"	v
PRV_S	riscv/insns/wfi.h	/^require_privilege(get_field(STATE.mstatus, MSTATUS_TW) ? PRV_M : PRV_S);$/;"	v
PRV_U	riscv/encoding.h	111;"	d
PTE_A	riscv/encoding.h	166;"	d
PTE_D	riscv/encoding.h	167;"	d
PTE_G	riscv/encoding.h	165;"	d
PTE_PPN_SHIFT	riscv/encoding.h	170;"	d
PTE_R	riscv/encoding.h	161;"	d
PTE_SOFT	riscv/encoding.h	168;"	d
PTE_TABLE	riscv/encoding.h	172;"	d
PTE_U	riscv/encoding.h	164;"	d
PTE_V	riscv/encoding.h	160;"	d
PTE_W	riscv/encoding.h	162;"	d
PTE_X	riscv/encoding.h	163;"	d
RANLIB	build/Makefile	/^RANLIB        := ranlib$/;"	m
READ_FREG	riscv/decode.h	132;"	d
READ_REG	riscv/decode.h	131;"	d
REGISTER_EXTENSION	riscv/extension.h	33;"	d
REGISTER_INSN	riscv/processor.h	344;"	d
REMOTE_BITBANG_H	riscv/remote_bitbang.h	2;"	d
RISCV_CSR_ENCODING_H	riscv/encoding.h	4;"	d
RISCV_ENABLED	build/config.h	68;"	d
RISCV_ENCODING_H	riscv/encoding.h	226;"	d
RISCV_PGLEVEL_BITS	riscv/encoding.h	179;"	d
RISCV_PGLEVEL_BITS	riscv/encoding.h	184;"	d
RISCV_PGSHIFT	riscv/encoding.h	187;"	d
RISCV_PGSIZE	riscv/encoding.h	188;"	d
RM	riscv/decode.h	177;"	d
RS1	riscv/decode.h	133;"	d
RS2	riscv/decode.h	134;"	d
RS2	riscv/insns/and.h	/^WRITE_RD(RS1 & RS2);$/;"	v
RUN	build/Makefile	/^RUN           := @RUN@$/;"	m
RUNFLAGS	build/Makefile	/^RUNFLAGS      := @RUNFLAGS@$/;"	m
RUN_TEST_IDLE	riscv/jtag_dtm.h	/^  RUN_TEST_IDLE,$/;"	e	enum:__anon14
RVC_FRS2	riscv/decode.h	161;"	d
RVC_FRS2S	riscv/decode.h	162;"	d
RVC_RS1	riscv/decode.h	157;"	d
RVC_RS1S	riscv/decode.h	159;"	d
RVC_RS2	riscv/decode.h	158;"	d
RVC_RS2	riscv/insns/c_mv.h	/^WRITE_RD(RVC_RS2);$/;"	v
RVC_RS2S	riscv/decode.h	160;"	d
RVC_RS2S	riscv/insns/c_and.h	/^WRITE_RVC_RS1S(RVC_RS1S & RVC_RS2S);$/;"	v
RVC_SP	riscv/decode.h	163;"	d
S0	riscv/opcodes.h	5;"	d
S1	riscv/opcodes.h	6;"	d
SATP32_ASID	riscv/encoding.h	117;"	d
SATP32_MODE	riscv/encoding.h	116;"	d
SATP32_PPN	riscv/encoding.h	118;"	d
SATP64_ASID	riscv/encoding.h	120;"	d
SATP64_MODE	riscv/encoding.h	119;"	d
SATP64_PPN	riscv/encoding.h	121;"	d
SATP_MODE	riscv/encoding.h	180;"	d
SATP_MODE	riscv/encoding.h	185;"	d
SATP_MODE_OFF	riscv/encoding.h	123;"	d
SATP_MODE_SV32	riscv/encoding.h	124;"	d
SATP_MODE_SV39	riscv/encoding.h	125;"	d
SATP_MODE_SV48	riscv/encoding.h	126;"	d
SATP_MODE_SV57	riscv/encoding.h	127;"	d
SATP_MODE_SV64	riscv/encoding.h	128;"	d
SELECT_DR_SCAN	riscv/jtag_dtm.h	/^  SELECT_DR_SCAN,$/;"	e	enum:__anon14
SELECT_IR_SCAN	riscv/jtag_dtm.h	/^  SELECT_IR_SCAN,$/;"	e	enum:__anon14
SHAMT	riscv/decode.h	174;"	d
SHIFT_DR	riscv/jtag_dtm.h	/^  SHIFT_DR,$/;"	e	enum:__anon14
SHIFT_IR	riscv/jtag_dtm.h	/^  SHIFT_IR,$/;"	e	enum:__anon14
SHORTNAME	riscv/debug_defines.h	1328;"	d
SHORTNAME_FIELD	riscv/debug_defines.h	1334;"	d
SHORTNAME_FIELD_LENGTH	riscv/debug_defines.h	1333;"	d
SHORTNAME_FIELD_OFFSET	riscv/debug_defines.h	1332;"	d
SIP_SSIP	riscv/encoding.h	108;"	d
SIP_STIP	riscv/encoding.h	109;"	d
SOFTFLOAT_ENABLED	build/config.h	83;"	d
SOFTFLOAT_FAST_DIV64TO32	softfloat/platform.h	43;"	d
SOFTFLOAT_FAST_INT64	softfloat/platform.h	42;"	d
SPIKE_MAIN_ENABLED	build/config.h	86;"	d
SSTATUS32_SD	riscv/encoding.h	39;"	d
SSTATUS64_SD	riscv/encoding.h	41;"	d
SSTATUS_FS	riscv/encoding.h	35;"	d
SSTATUS_MXR	riscv/encoding.h	38;"	d
SSTATUS_SD	riscv/encoding.h	178;"	d
SSTATUS_SD	riscv/encoding.h	183;"	d
SSTATUS_SIE	riscv/encoding.h	31;"	d
SSTATUS_SPIE	riscv/encoding.h	33;"	d
SSTATUS_SPP	riscv/encoding.h	34;"	d
SSTATUS_SUM	riscv/encoding.h	37;"	d
SSTATUS_UIE	riscv/encoding.h	30;"	d
SSTATUS_UPIE	riscv/encoding.h	32;"	d
SSTATUS_UXL	riscv/encoding.h	40;"	d
SSTATUS_XS	riscv/encoding.h	36;"	d
STATE	riscv/decode.h	130;"	d
STATE	riscv/processor.cc	19;"	d	file:
STATE	riscv/processor.cc	20;"	d	file:
STDC_HEADERS	build/config.h	89;"	d
STEP_NONE	riscv/processor.h	/^      STEP_NONE,$/;"	e	enum:state_t::__anon20
STEP_STEPPED	riscv/processor.h	/^      STEP_STEPPED$/;"	e	enum:state_t::__anon20
STEP_STEPPING	riscv/processor.h	/^      STEP_STEPPING,$/;"	e	enum:state_t::__anon20
STORE	riscv/memtracer.h	/^  STORE,$/;"	e	enum:access_type
STOW	build/Makefile	/^STOW          := $/;"	m
Spike	tests/testlib.py	/^class Spike(object):$/;"	c
T0	riscv/opcodes.h	4;"	d
TEST_LOGIC_RESET	riscv/jtag_dtm.h	/^  TEST_LOGIC_RESET,$/;"	e	enum:__anon14
THREAD_LOCAL	softfloat/softfloat.h	54;"	d
THREAD_LOCAL	softfloat/softfloat_state.c	44;"	d	file:
TLB_CHECK_TRIGGERS	riscv/mmu.h	/^  static const reg_t TLB_CHECK_TRIGGERS = reg_t(1) << 63;$/;"	m	class:mmu_t
TLB_ENTRIES	riscv/mmu.h	/^  static const reg_t TLB_ENTRIES = 256;$/;"	m	class:mmu_t
UINT64_MAX	riscv/insns/div.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT64_MAX	riscv/insns/divu.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT64_MAX	riscv/insns/divuw.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT64_MAX	riscv/insns/divw.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UPDATE_DR	riscv/jtag_dtm.h	/^  UPDATE_DR,$/;"	e	enum:__anon14
UPDATE_IR	riscv/jtag_dtm.h	/^  UPDATE_IR$/;"	e	enum:__anon14
VALID	riscv/cachesim.h	/^  static const uint64_t VALID = 1ULL << 63;$/;"	m	class:cache_sim_t
VIRT_PRIV	riscv/debug_defines.h	1404;"	d
VIRT_PRIV_PRV	riscv/debug_defines.h	1414;"	d
VIRT_PRIV_PRV_LENGTH	riscv/debug_defines.h	1413;"	d
VIRT_PRIV_PRV_OFFSET	riscv/debug_defines.h	1412;"	d
VPATH	build/Makefile	/^VPATH := $(addprefix $(src_dir)\/, $(sprojs_enabled))$/;"	m
WORDS_BIGENDIAN	build/config.h	95;"	d
WRITE_FRD	riscv/decode.h	172;"	d
WRITE_FREG	riscv/decode.h	139;"	d
WRITE_FREG	riscv/decode.h	146;"	d
WRITE_RD	riscv/decode.h	135;"	d
WRITE_REG	riscv/decode.h	138;"	d
WRITE_REG	riscv/decode.h	141;"	d
WRITE_RVC_FRS2S	riscv/decode.h	156;"	d
WRITE_RVC_RS1S	riscv/decode.h	154;"	d
WRITE_RVC_RS2S	riscv/decode.h	155;"	d
XPR	riscv/processor.h	/^  regfile_t<reg_t, NXPR, true> XPR;$/;"	m	struct:state_t
X_RA	riscv/decode.h	31;"	d
X_SP	riscv/decode.h	32;"	d
ZERO	riscv/opcodes.h	3;"	d
_MEMTRACER_H	riscv/memtracer.h	4;"	d
_RISCV_CACHE_SIM_H	riscv/cachesim.h	4;"	d
_RISCV_COMMON_H	riscv/common.h	4;"	d
_RISCV_COPROCESSOR_H	riscv/extension.h	4;"	d
_RISCV_DEBUG_MODULE_H	riscv/debug_module.h	3;"	d
_RISCV_DECODE_H	riscv/decode.h	4;"	d
_RISCV_DEVICES_H	riscv/devices.h	2;"	d
_RISCV_DISASM_H	riscv/disasm.h	4;"	d
_RISCV_DTS_H	riscv/dts.h	3;"	d
_RISCV_MMU_H	riscv/mmu.h	4;"	d
_RISCV_MULHI_H	riscv/mulhi.h	4;"	d
_RISCV_PROCESSOR_H	riscv/processor.h	3;"	d
_RISCV_ROCC_H	riscv/rocc.h	2;"	d
_RISCV_SIMIF_H	riscv/simif.h	4;"	d
_RISCV_SIM_H	riscv/sim.h	4;"	d
_RISCV_TRACER_H	riscv/tracer.h	4;"	d
_RISCV_TRAP_H	riscv/trap.h	4;"	d
__del__	tests/testlib.py	/^    def __del__(self):$/;"	m	class:Spike	file:
__init__	tests/testlib.py	/^    def __init__(self):$/;"	m	class:Gdb
__init__	tests/testlib.py	/^    def __init__(self, binary, halted=False, with_gdb=True, timeout=None):$/;"	m	class:Spike
_entry	debug_rom/debug_rom.S	/^_entry:$/;"	l
_exception	debug_rom/debug_rom.S	/^_exception:$/;"	l
_name	riscv/trap.h	/^  char _name[16];$/;"	m	class:trap_t
_resume	debug_rom/debug_rom.S	/^_resume:$/;"	l
_spike_main	build/_spike_main.cc	/^int _spike_main( int arg ) { return arg; }$/;"	f
_spike_main.cc	build/_spike_main.cc	1;"	F
_state	riscv/jtag_dtm.h	/^    jtag_state_t _state;$/;"	m	class:jtag_dtm_t
_tck	riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_tdi	riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_tdo	riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_tms	riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_unused	softfloat/specialize.h	/^struct commonNaN { char _unused; };$/;"	m	struct:commonNaN
abits	riscv/jtag_dtm.h	/^    const unsigned abits = 6;$/;"	m	class:jtag_dtm_t
abstract_device_t	riscv/devices.h	/^class abstract_device_t {$/;"	c
abstractauto	riscv/debug_module.h	/^    abstractauto_t abstractauto;$/;"	m	class:debug_module_t
abstractauto_t	riscv/debug_module.h	/^} abstractauto_t;$/;"	t	typeref:struct:__anon12
abstractcs	riscv/debug_module.h	/^    abstractcs_t abstractcs;$/;"	m	class:debug_module_t
abstractcs_t	riscv/debug_module.h	/^} abstractcs_t;$/;"	t	typeref:struct:__anon11
ac_fn_c_try_compile	configure	/^ac_fn_c_try_compile ()$/;"	f
ac_fn_cxx_check_header_compile	configure	/^ac_fn_cxx_check_header_compile ()$/;"	f
ac_fn_cxx_try_compile	configure	/^ac_fn_cxx_try_compile ()$/;"	f
ac_fn_cxx_try_cpp	configure	/^ac_fn_cxx_try_cpp ()$/;"	f
ac_fn_cxx_try_link	configure	/^ac_fn_cxx_try_link ()$/;"	f
ac_fn_cxx_try_run	configure	/^ac_fn_cxx_try_run ()$/;"	f
acc	dummy_rocc/dummy_rocc.cc	/^  reg_t acc[num_acc];$/;"	m	class:dummy_rocc_t	file:
accept	riscv/remote_bitbang.cc	/^void remote_bitbang_t::accept()$/;"	f	class:remote_bitbang_t
access	riscv/cachesim.cc	/^void cache_sim_t::access(uint64_t addr, size_t bytes, bool store)$/;"	f	class:cache_sim_t
access128	riscv/debug_module.h	/^  bool access128;$/;"	m	struct:__anon13
access16	riscv/debug_module.h	/^  bool access16;$/;"	m	struct:__anon13
access32	riscv/debug_module.h	/^  bool access32;$/;"	m	struct:__anon13
access64	riscv/debug_module.h	/^  bool access64;$/;"	m	struct:__anon13
access8	riscv/debug_module.h	/^  bool access8;$/;"	m	struct:__anon13
access_icache	riscv/mmu.h	/^  inline icache_entry_t* access_icache(reg_t addr)$/;"	f	class:mmu_t
access_type	riscv/memtracer.h	/^enum access_type {$/;"	g
acquire_load_reservation	riscv/mmu.h	/^  inline void acquire_load_reservation(reg_t vaddr)$/;"	f	class:mmu_t
action	riscv/processor.h	/^  mcontrol_action_t action;$/;"	m	struct:__anon19
add.cc	build/add.cc	1;"	F
add.h	riscv/insns/add.h	1;"	F
add_device	riscv/debug_module.cc	/^void debug_module_t::add_device(bus_t *bus) {$/;"	f	class:debug_module_t
add_device	riscv/devices.cc	/^void bus_t::add_device(reg_t addr, abstract_device_t* dev)$/;"	f	class:bus_t
add_insn	spike_main/disasm.cc	/^void disassembler_t::add_insn(disasm_insn_t* insn)$/;"	f	class:disassembler_t
addi	riscv/opcodes.h	/^static uint32_t addi(unsigned int dest, unsigned int src, uint16_t imm)$/;"	f
addi.cc	build/addi.cc	1;"	F
addi.h	riscv/insns/addi.h	1;"	F
addiw.cc	build/addiw.cc	1;"	F
addiw.h	riscv/insns/addiw.h	1;"	F
addr	riscv/processor.h	/^  reg_t addr;$/;"	m	struct:commit_log_reg_t
addr_to_mem	riscv/sim.cc	/^char* sim_t::addr_to_mem(reg_t addr) {$/;"	f	class:sim_t
address	riscv/mmu.h	/^    reg_t address;$/;"	m	class:trigger_matched_t
addw.cc	build/addw.cc	1;"	F
addw.h	riscv/insns/addw.h	1;"	F
advance_pc	riscv/execute.cc	108;"	d	file:
allhalted	riscv/debug_module.h	/^  bool allhalted;$/;"	m	struct:__anon10
allhavereset	riscv/debug_module.h	/^  bool allhavereset;$/;"	m	struct:__anon10
allnonexistant	riscv/debug_module.h	/^  bool allnonexistant;$/;"	m	struct:__anon10
allresumeack	riscv/debug_module.h	/^  bool allresumeack;$/;"	m	struct:__anon10
allrunning	riscv/debug_module.h	/^  bool allrunning;$/;"	m	struct:__anon10
allunavail	riscv/debug_module.h	/^  bool allunavail;$/;"	m	struct:__anon10
amo_address	spike_main/disasm.cc	/^} amo_address;$/;"	v	typeref:struct:__anon24
amo_func	riscv/mmu.h	136;"	d
amoadd_d.cc	build/amoadd_d.cc	1;"	F
amoadd_d.h	riscv/insns/amoadd_d.h	1;"	F
amoadd_w.cc	build/amoadd_w.cc	1;"	F
amoadd_w.h	riscv/insns/amoadd_w.h	1;"	F
amoand_d.cc	build/amoand_d.cc	1;"	F
amoand_d.h	riscv/insns/amoand_d.h	1;"	F
amoand_w.cc	build/amoand_w.cc	1;"	F
amoand_w.h	riscv/insns/amoand_w.h	1;"	F
amomax_d.cc	build/amomax_d.cc	1;"	F
amomax_d.h	riscv/insns/amomax_d.h	1;"	F
amomax_w.cc	build/amomax_w.cc	1;"	F
amomax_w.h	riscv/insns/amomax_w.h	1;"	F
amomaxu_d.cc	build/amomaxu_d.cc	1;"	F
amomaxu_d.h	riscv/insns/amomaxu_d.h	1;"	F
amomaxu_w.cc	build/amomaxu_w.cc	1;"	F
amomaxu_w.h	riscv/insns/amomaxu_w.h	1;"	F
amomin_d.cc	build/amomin_d.cc	1;"	F
amomin_d.h	riscv/insns/amomin_d.h	1;"	F
amomin_w.cc	build/amomin_w.cc	1;"	F
amomin_w.h	riscv/insns/amomin_w.h	1;"	F
amominu_d.cc	build/amominu_d.cc	1;"	F
amominu_d.h	riscv/insns/amominu_d.h	1;"	F
amominu_w.cc	build/amominu_w.cc	1;"	F
amominu_w.h	riscv/insns/amominu_w.h	1;"	F
amoor_d.cc	build/amoor_d.cc	1;"	F
amoor_d.h	riscv/insns/amoor_d.h	1;"	F
amoor_w.cc	build/amoor_w.cc	1;"	F
amoor_w.h	riscv/insns/amoor_w.h	1;"	F
amoswap_d.cc	build/amoswap_d.cc	1;"	F
amoswap_d.h	riscv/insns/amoswap_d.h	1;"	F
amoswap_w.cc	build/amoswap_w.cc	1;"	F
amoswap_w.h	riscv/insns/amoswap_w.h	1;"	F
amoxor_d.cc	build/amoxor_d.cc	1;"	F
amoxor_d.h	riscv/insns/amoxor_d.h	1;"	F
amoxor_w.cc	build/amoxor_w.cc	1;"	F
amoxor_w.h	riscv/insns/amoxor_w.h	1;"	F
and.cc	build/and.cc	1;"	F
and.h	riscv/insns/and.h	1;"	F
andi.cc	build/andi.cc	1;"	F
andi.h	riscv/insns/andi.h	1;"	F
anyhalted	riscv/debug_module.h	/^  bool anyhalted;$/;"	m	struct:__anon10
anyhavereset	riscv/debug_module.h	/^  bool anyhavereset;$/;"	m	struct:__anon10
anynonexistant	riscv/debug_module.h	/^  bool anynonexistant;$/;"	m	struct:__anon10
anyresumeack	riscv/debug_module.h	/^  bool anyresumeack;$/;"	m	struct:__anon10
anyrunning	riscv/debug_module.h	/^  bool anyrunning;$/;"	m	struct:__anon10
anyunavail	riscv/debug_module.h	/^  bool anyunavail;$/;"	m	struct:__anon10
arg_t	riscv/disasm.h	/^class arg_t$/;"	c
args	riscv/disasm.h	/^  std::vector<const arg_t*> args;$/;"	m	class:disasm_insn_t
as_fn_append	build/config.status	/^  as_fn_append ()$/;"	f
as_fn_append	configure	/^  as_fn_append ()$/;"	f
as_fn_arith	build/config.status	/^  as_fn_arith ()$/;"	f
as_fn_arith	configure	/^  as_fn_arith ()$/;"	f
as_fn_error	build/config.status	/^as_fn_error ()$/;"	f
as_fn_error	configure	/^as_fn_error ()$/;"	f
as_fn_executable_p	build/config.status	/^as_fn_executable_p ()$/;"	f
as_fn_executable_p	configure	/^as_fn_executable_p ()$/;"	f
as_fn_exit	build/config.status	/^as_fn_exit ()$/;"	f
as_fn_exit	configure	/^as_fn_exit ()$/;"	f
as_fn_failure	configure	/^as_fn_failure () { as_fn_return 1; }$/;"	f
as_fn_mkdir_p	build/config.status	/^as_fn_mkdir_p ()$/;"	f
as_fn_mkdir_p	configure	/^as_fn_mkdir_p ()$/;"	f
as_fn_ret_failure	configure	/^as_fn_ret_failure () { return 1; }$/;"	f
as_fn_ret_success	configure	/^as_fn_ret_success () { return 0; }$/;"	f
as_fn_set_status	build/config.status	/^as_fn_set_status ()$/;"	f
as_fn_set_status	configure	/^as_fn_set_status ()$/;"	f
as_fn_success	configure	/^as_fn_success () { as_fn_return 0; }$/;"	f
as_fn_unset	build/config.status	/^as_fn_unset ()$/;"	f
as_fn_unset	configure	/^as_fn_unset ()$/;"	f
asize	riscv/debug_module.h	/^  unsigned asize;$/;"	m	struct:__anon13
auipc.cc	build/auipc.cc	1;"	F
auipc.h	riscv/insns/auipc.h	1;"	F
authbusy	riscv/debug_module.h	/^  bool authbusy;$/;"	m	struct:__anon10
authenticated	riscv/debug_module.h	/^  bool authenticated;$/;"	m	struct:__anon10
autoexecdata	riscv/debug_module.h	/^  unsigned autoexecdata;$/;"	m	struct:__anon12
autoexecprogbuf	riscv/debug_module.h	/^  unsigned autoexecprogbuf;$/;"	m	struct:__anon12
autoincrement	riscv/debug_module.h	/^  bool autoincrement;$/;"	m	struct:__anon13
b	riscv/decode.h	/^  insn_bits_t b;$/;"	m	class:insn_t
bad_isa_string	riscv/processor.cc	/^static void bad_isa_string(const char* isa)$/;"	f	file:
beq.cc	build/beq.cc	1;"	F
beq.h	riscv/insns/beq.h	1;"	F
bge.cc	build/bge.cc	1;"	F
bge.h	riscv/insns/bge.h	1;"	F
bgeu.cc	build/bgeu.cc	1;"	F
bgeu.h	riscv/insns/bgeu.h	1;"	F
bigimm	spike_main/disasm.cc	/^} bigimm;$/;"	v	typeref:struct:__anon35
bintest_outs	build/Makefile	/^bintest_outs = $(bintests:=.out)$/;"	m
bintests	build/Makefile	/^bintests = $(src_dir)\/tests\/ebreak.py$/;"	m
bit	riscv/opcodes.h	/^static uint32_t bit(uint32_t value, unsigned int b) {$/;"	f
bits	riscv/decode.h	/^  insn_bits_t bits() { return b; }$/;"	f	class:insn_t
bits	riscv/opcodes.h	/^static uint32_t bits(uint32_t value, unsigned int hi, unsigned int lo) {$/;"	f
blt.cc	build/blt.cc	1;"	F
blt.h	riscv/insns/blt.h	1;"	F
bltu.cc	build/bltu.cc	1;"	F
bltu.h	riscv/insns/bltu.h	1;"	F
bne.cc	build/bne.cc	1;"	F
bne.h	riscv/insns/bne.h	1;"	F
boot_rom	riscv/sim.h	/^  std::unique_ptr<rom_device_t> boot_rom;$/;"	m	class:sim_t
branch_target	spike_main/disasm.cc	/^} branch_target;$/;"	v	typeref:struct:__anon37
buf_size	riscv/remote_bitbang.h	/^  static const ssize_t buf_size = 64 * 1024;$/;"	m	class:remote_bitbang_t
build_opcode_map	riscv/processor.cc	/^void processor_t::build_opcode_map()$/;"	f	class:processor_t
bus	riscv/sim.h	/^  bus_t bus;$/;"	m	class:sim_t
bus_t	riscv/devices.h	/^class bus_t : public abstract_device_t {$/;"	c
busy	riscv/debug_module.h	/^  bool busy;$/;"	m	struct:__anon11
bytes_read	riscv/cachesim.h	/^  uint64_t bytes_read;$/;"	m	class:cache_sim_t
bytes_written	riscv/cachesim.h	/^  uint64_t bytes_written;$/;"	m	class:cache_sim_t
c	tests/testlib.py	/^    def c(self, wait=True):$/;"	m	class:Gdb
c_add.cc	build/c_add.cc	1;"	F
c_add.h	riscv/insns/c_add.h	1;"	F
c_addi.cc	build/c_addi.cc	1;"	F
c_addi.h	riscv/insns/c_addi.h	1;"	F
c_addi4spn.cc	build/c_addi4spn.cc	1;"	F
c_addi4spn.h	riscv/insns/c_addi4spn.h	1;"	F
c_addw.cc	build/c_addw.cc	1;"	F
c_addw.h	riscv/insns/c_addw.h	1;"	F
c_and.cc	build/c_and.cc	1;"	F
c_and.h	riscv/insns/c_and.h	1;"	F
c_andi.cc	build/c_andi.cc	1;"	F
c_andi.h	riscv/insns/c_andi.h	1;"	F
c_beqz.cc	build/c_beqz.cc	1;"	F
c_beqz.h	riscv/insns/c_beqz.h	1;"	F
c_bnez.cc	build/c_bnez.cc	1;"	F
c_bnez.h	riscv/insns/c_bnez.h	1;"	F
c_ebreak.cc	build/c_ebreak.cc	1;"	F
c_ebreak.h	riscv/insns/c_ebreak.h	1;"	F
c_fld.cc	build/c_fld.cc	1;"	F
c_fld.h	riscv/insns/c_fld.h	1;"	F
c_fldsp.cc	build/c_fldsp.cc	1;"	F
c_fldsp.h	riscv/insns/c_fldsp.h	1;"	F
c_flw.cc	build/c_flw.cc	1;"	F
c_flw.h	riscv/insns/c_flw.h	1;"	F
c_flwsp.cc	build/c_flwsp.cc	1;"	F
c_flwsp.h	riscv/insns/c_flwsp.h	1;"	F
c_fsd.cc	build/c_fsd.cc	1;"	F
c_fsd.h	riscv/insns/c_fsd.h	1;"	F
c_fsdsp.cc	build/c_fsdsp.cc	1;"	F
c_fsdsp.h	riscv/insns/c_fsdsp.h	1;"	F
c_fsw.cc	build/c_fsw.cc	1;"	F
c_fsw.h	riscv/insns/c_fsw.h	1;"	F
c_fswsp.cc	build/c_fswsp.cc	1;"	F
c_fswsp.h	riscv/insns/c_fswsp.h	1;"	F
c_j.cc	build/c_j.cc	1;"	F
c_j.h	riscv/insns/c_j.h	1;"	F
c_jal.cc	build/c_jal.cc	1;"	F
c_jal.h	riscv/insns/c_jal.h	1;"	F
c_jalr.cc	build/c_jalr.cc	1;"	F
c_jalr.h	riscv/insns/c_jalr.h	1;"	F
c_jr.cc	build/c_jr.cc	1;"	F
c_jr.h	riscv/insns/c_jr.h	1;"	F
c_li.cc	build/c_li.cc	1;"	F
c_li.h	riscv/insns/c_li.h	1;"	F
c_lui.cc	build/c_lui.cc	1;"	F
c_lui.h	riscv/insns/c_lui.h	1;"	F
c_lw.cc	build/c_lw.cc	1;"	F
c_lw.h	riscv/insns/c_lw.h	1;"	F
c_lwsp.cc	build/c_lwsp.cc	1;"	F
c_lwsp.h	riscv/insns/c_lwsp.h	1;"	F
c_mv.cc	build/c_mv.cc	1;"	F
c_mv.h	riscv/insns/c_mv.h	1;"	F
c_or.cc	build/c_or.cc	1;"	F
c_or.h	riscv/insns/c_or.h	1;"	F
c_slli.cc	build/c_slli.cc	1;"	F
c_slli.h	riscv/insns/c_slli.h	1;"	F
c_srai.cc	build/c_srai.cc	1;"	F
c_srai.h	riscv/insns/c_srai.h	1;"	F
c_srli.cc	build/c_srli.cc	1;"	F
c_srli.h	riscv/insns/c_srli.h	1;"	F
c_sub.cc	build/c_sub.cc	1;"	F
c_sub.h	riscv/insns/c_sub.h	1;"	F
c_subw.cc	build/c_subw.cc	1;"	F
c_subw.h	riscv/insns/c_subw.h	1;"	F
c_sw.cc	build/c_sw.cc	1;"	F
c_sw.h	riscv/insns/c_sw.h	1;"	F
c_swsp.cc	build/c_swsp.cc	1;"	F
c_swsp.h	riscv/insns/c_swsp.h	1;"	F
c_xor.cc	build/c_xor.cc	1;"	F
c_xor.h	riscv/insns/c_xor.h	1;"	F
cache	riscv/cachesim.h	/^  cache_sim_t* cache;$/;"	m	class:cache_memtracer_t
cache_memtracer_t	riscv/cachesim.h	/^  cache_memtracer_t(const char* config, const char* name)$/;"	f	class:cache_memtracer_t
cache_memtracer_t	riscv/cachesim.h	/^class cache_memtracer_t : public memtracer_t$/;"	c
cache_sim_t	riscv/cachesim.cc	/^cache_sim_t::cache_sim_t(const cache_sim_t& rhs)$/;"	f	class:cache_sim_t
cache_sim_t	riscv/cachesim.cc	/^cache_sim_t::cache_sim_t(size_t _sets, size_t _ways, size_t _linesz, const char* _name)$/;"	f	class:cache_sim_t
cache_sim_t	riscv/cachesim.h	/^class cache_sim_t$/;"	c
cachesim.cc	riscv/cachesim.cc	1;"	F
cachesim.h	riscv/cachesim.h	1;"	F
capture_dr	riscv/jtag_dtm.cc	/^void jtag_dtm_t::capture_dr()$/;"	f	class:jtag_dtm_t
cause	riscv/processor.h	/^  uint8_t cause;$/;"	m	struct:__anon16
cause	riscv/trap.h	/^  reg_t cause() { return which; }$/;"	f	class:trap_t
cfgstrvalid	riscv/debug_module.h	/^  bool cfgstrvalid;$/;"	m	struct:__anon10
chain	riscv/disasm.h	/^  std::vector<const disasm_insn_t*> chain[HASH_SIZE+1];$/;"	m	class:disassembler_t
chain	riscv/processor.h	/^  bool chain;$/;"	m	struct:__anon19
challenge	riscv/debug_module.h	/^    uint32_t challenge;$/;"	m	class:debug_module_t
check_load_reservation	riscv/mmu.h	/^  inline bool check_load_reservation(reg_t vaddr)$/;"	f	class:mmu_t
check_pc_alignment	riscv/processor.h	/^  void check_pc_alignment(reg_t pc) {$/;"	f	class:processor_t
check_tag	riscv/cachesim.cc	/^uint64_t* cache_sim_t::check_tag(uint64_t addr)$/;"	f	class:cache_sim_t
check_tag	riscv/cachesim.cc	/^uint64_t* fa_cache_sim_t::check_tag(uint64_t addr)$/;"	f	class:fa_cache_sim_t
check_triggers_fetch	riscv/mmu.h	/^  bool check_triggers_fetch;$/;"	m	class:mmu_t
check_triggers_load	riscv/mmu.h	/^  bool check_triggers_load;$/;"	m	class:mmu_t
check_triggers_store	riscv/mmu.h	/^  bool check_triggers_store;$/;"	m	class:mmu_t
chunk_align	riscv/sim.h	/^  size_t chunk_align() { return 8; }$/;"	f	class:sim_t
chunk_max_size	riscv/sim.h	/^  size_t chunk_max_size() { return 8; }$/;"	f	class:sim_t
clear_csr	riscv/encoding.h	209;"	d
clear_interrupt	riscv/extension.cc	/^void extension_t::clear_interrupt()$/;"	f	class:extension_t
client_fd	riscv/remote_bitbang.h	/^  int client_fd;$/;"	m	class:remote_bitbang_t
clint	riscv/sim.h	/^  std::unique_ptr<clint_t> clint;$/;"	m	class:sim_t
clint.cc	riscv/clint.cc	1;"	F
clint_t	riscv/clint.cc	/^clint_t::clint_t(std::vector<processor_t*>& procs)$/;"	f	class:clint_t
clint_t	riscv/devices.h	/^class clint_t : public abstract_device_t {$/;"	c
cmderr	riscv/debug_module.h	/^  cmderr_t cmderr;$/;"	m	struct:__anon11
cmderr	riscv/debug_module.h	/^typedef enum cmderr {$/;"	g
cmderr_t	riscv/debug_module.h	/^} cmderr_t;$/;"	t	typeref:enum:cmderr
comma	build/Makefile	/^comma := ,$/;"	m
command	riscv/debug_module.h	/^    uint32_t command;$/;"	m	class:debug_module_t
command	tests/testlib.py	/^    def command(self, command, timeout=-1):$/;"	m	class:Gdb
commit_log_print_insn	riscv/execute.cc	/^static void commit_log_print_insn(state_t* state, reg_t pc, insn_t insn)$/;"	f	file:
commit_log_print_value	riscv/execute.cc	/^static void commit_log_print_value(int width, uint64_t hi, uint64_t lo)$/;"	f	file:
commit_log_reg_t	riscv/processor.h	/^struct commit_log_reg_t$/;"	s
commit_log_stash_privilege	riscv/execute.cc	/^static void commit_log_stash_privilege(processor_t* p)$/;"	f	file:
common.h	riscv/common.h	1;"	F
commonNaN	softfloat/specialize.h	/^struct commonNaN { char _unused; };$/;"	s
compile	tests/testlib.py	/^def compile(*args):$/;"	f
config.guess	scripts/config.guess	1;"	F
config.h	build/config.h	1;"	F
config.status	build/config.status	1;"	F
config.sub	scripts/config.sub	1;"	F
configure	configure	1;"	F
construct	riscv/cachesim.cc	/^cache_sim_t* cache_sim_t::construct(const char* config, const char* name)$/;"	f	class:cache_sim_t
contents	riscv/devices.h	/^  char* contents() { return data; }$/;"	f	class:mem_t
contents	riscv/devices.h	/^  const std::vector<char>& contents() { return data; }$/;"	f	class:rom_device_t
csr	riscv/decode.h	/^  uint64_t csr() { return x(20, 12); }$/;"	f	class:insn_t
csr	riscv/insns/csrrc.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	riscv/insns/csrrci.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	riscv/insns/csrrs.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	riscv/insns/csrrsi.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	riscv/insns/csrrw.h	/^int csr = validate_csr(insn.csr(), true);$/;"	v
csr	riscv/insns/csrrwi.h	/^int csr = validate_csr(insn.csr(), true);$/;"	v
csr	spike_main/disasm.cc	/^} csr;$/;"	v	typeref:struct:__anon32
csr_name	riscv/regnames.cc	/^const char* csr_name(int which) {$/;"	f
csrr	riscv/opcodes.h	/^static uint32_t csrr(unsigned int rd, unsigned int csr) {$/;"	f
csrrc.cc	build/csrrc.cc	1;"	F
csrrc.h	riscv/insns/csrrc.h	1;"	F
csrrci.cc	build/csrrci.cc	1;"	F
csrrci.h	riscv/insns/csrrci.h	1;"	F
csrrs.cc	build/csrrs.cc	1;"	F
csrrs.h	riscv/insns/csrrs.h	1;"	F
csrrsi.cc	build/csrrsi.cc	1;"	F
csrrsi.h	riscv/insns/csrrsi.h	1;"	F
csrrw.cc	build/csrrw.cc	1;"	F
csrrw.h	riscv/insns/csrrw.h	1;"	F
csrrwi.cc	build/csrrwi.cc	1;"	F
csrrwi.h	riscv/insns/csrrwi.h	1;"	F
csrsi	riscv/opcodes.h	/^static uint32_t csrsi(unsigned int csr, uint16_t imm) {$/;"	f
csrw	riscv/opcodes.h	/^static uint32_t csrw(unsigned int source, unsigned int csr) {$/;"	f
cto	riscv/processor.h	/^static int cto(reg_t val)$/;"	f
ctrlc_pressed	riscv/sim.cc	/^volatile bool ctrlc_pressed = false;$/;"	v
ctz	riscv/processor.cc	/^static int ctz(reg_t val)$/;"	f	file:
current_proc	riscv/debug_module.cc	/^processor_t *debug_module_t::current_proc() const$/;"	f	class:debug_module_t
current_proc	riscv/sim.h	/^  size_t current_proc;$/;"	m	class:sim_t
current_step	riscv/sim.h	/^  size_t current_step;$/;"	m	class:sim_t
custom0	dummy_rocc/dummy_rocc.cc	/^  reg_t custom0(rocc_insn_t insn, reg_t xs1, reg_t xs2)$/;"	f	class:dummy_rocc_t
customX	riscv/rocc.cc	7;"	d	file:
custom_base	riscv/debug_module.h	/^    unsigned custom_base;$/;"	m	class:debug_module_t
d	riscv/interactive.cc	/^  double d;$/;"	m	union:fpr	file:
data	riscv/decode.h	/^  T data[N];$/;"	m	class:regfile_t
data	riscv/devices.h	/^  char* data;$/;"	m	class:mem_t
data	riscv/devices.h	/^  std::vector<char> data;$/;"	m	class:rom_device_t
data	riscv/mmu.h	/^    reg_t data;$/;"	m	class:trigger_matched_t
data	riscv/mmu.h	/^  insn_fetch_t data;$/;"	m	struct:icache_entry_t
data	riscv/processor.h	/^  freg_t data;$/;"	m	struct:commit_log_reg_t
datacount	riscv/debug_module.h	/^  unsigned datacount;$/;"	m	struct:__anon11
datasize	riscv/debug_module.h	/^    static const unsigned datasize = 2;$/;"	m	class:debug_module_t
dcache_sim_t	riscv/cachesim.h	/^  dcache_sim_t(const char* config) : cache_memtracer_t(config, "D$") {}$/;"	f	class:dcache_sim_t
dcache_sim_t	riscv/cachesim.h	/^class dcache_sim_t : public cache_memtracer_t$/;"	c
dcsr	riscv/processor.h	/^  dcsr_t dcsr;$/;"	m	struct:state_t
dcsr_t	riscv/processor.h	/^} dcsr_t;$/;"	t	typeref:struct:__anon16
debug	riscv/processor.h	/^  bool debug;$/;"	m	class:processor_t
debug	riscv/sim.h	/^  bool debug;$/;"	m	class:sim_t
debug_abstract	riscv/debug_module.h	/^    uint8_t debug_abstract[debug_abstract_size * 4];$/;"	m	class:debug_module_t
debug_abstract_size	riscv/debug_module.h	/^    static const unsigned debug_abstract_size = 5;$/;"	m	class:debug_module_t
debug_abstract_start	riscv/debug_module.h	/^    unsigned debug_abstract_start;$/;"	m	class:debug_module_t
debug_data_start	riscv/debug_module.h	/^    static const unsigned debug_data_start = 0x380;$/;"	m	class:debug_module_t
debug_defines.h	riscv/debug_defines.h	1;"	F
debug_mmu	riscv/sim.h	/^  mmu_t* debug_mmu;  \/\/ debug port into main memory$/;"	m	class:sim_t
debug_module	riscv/sim.h	/^  debug_module_t debug_module;$/;"	m	class:sim_t
debug_module.cc	riscv/debug_module.cc	1;"	F
debug_module.h	riscv/debug_module.h	1;"	F
debug_module_t	riscv/debug_module.cc	/^debug_module_t::debug_module_t(sim_t *sim, unsigned progbufsize, unsigned max_bus_master_bits,$/;"	f	class:debug_module_t
debug_module_t	riscv/debug_module.h	/^class debug_module_t : public abstract_device_t$/;"	c
debug_progbuf_start	riscv/debug_module.h	/^    unsigned debug_progbuf_start;$/;"	m	class:debug_module_t
debug_rom.S	debug_rom/debug_rom.S	1;"	F
debug_rom.h	debug_rom/debug_rom.h	1;"	F
debug_rom_defines.h	riscv/debug_rom_defines.h	1;"	F
debug_rom_flags	riscv/debug_module.h	/^    uint8_t debug_rom_flags[1024];$/;"	m	class:debug_module_t
debug_rom_raw	debug_rom/debug_rom.h	/^static const unsigned char debug_rom_raw[] = {$/;"	v
debug_rom_raw_len	debug_rom/debug_rom.h	/^static const unsigned int debug_rom_raw_len = 104;$/;"	v
debug_rom_whereto	riscv/debug_module.h	/^    uint8_t debug_rom_whereto[4];$/;"	m	class:debug_module_t
decode.h	riscv/decode.h	1;"	F
decode_insn	riscv/processor.cc	/^insn_func_t processor_t::decode_insn(insn_t insn)$/;"	f	class:processor_t
decode_vm_info	riscv/mmu.h	/^inline vm_info decode_vm_info(int xlen, reg_t prv, reg_t satp)$/;"	f
defaultNaNExtF80UI0	softfloat/specialize.h	191;"	d
defaultNaNExtF80UI64	softfloat/specialize.h	190;"	d
defaultNaNF128	riscv/decode.h	/^inline float128_t defaultNaNF128()$/;"	f
defaultNaNF128UI0	softfloat/specialize.h	256;"	d
defaultNaNF128UI0	softfloat/specialize.h	363;"	d
defaultNaNF128UI32	softfloat/specialize.h	362;"	d
defaultNaNF128UI64	softfloat/specialize.h	255;"	d
defaultNaNF128UI64	softfloat/specialize.h	361;"	d
defaultNaNF128UI96	softfloat/specialize.h	360;"	d
defaultNaNF16UI	softfloat/specialize.h	85;"	d
defaultNaNF32UI	softfloat/specialize.h	120;"	d
defaultNaNF64UI	softfloat/specialize.h	155;"	d
devices	riscv/devices.h	/^  std::map<reg_t, abstract_device_t*> devices;$/;"	m	class:bus_t
devices.cc	riscv/devices.cc	1;"	F
devices.h	riscv/devices.h	1;"	F
dirty_ext_state	riscv/decode.h	170;"	d
dirty_fp_state	riscv/decode.h	169;"	d
disasm	riscv/processor.cc	/^void processor_t::disasm(insn_t insn)$/;"	f	class:processor_t
disasm.cc	spike_main/disasm.cc	1;"	F
disasm.h	riscv/disasm.h	1;"	F
disasm_insn_t	riscv/disasm.h	/^  disasm_insn_t(const char* name, uint32_t match, uint32_t mask,$/;"	f	class:disasm_insn_t
disasm_insn_t	riscv/disasm.h	/^class disasm_insn_t$/;"	c
disassemble	spike_main/disasm.cc	/^std::string disassembler_t::disassemble(insn_t insn) const$/;"	f	class:disassembler_t
disassembler	riscv/processor.h	/^  disassembler_t* disassembler;$/;"	m	class:processor_t
disassembler_t	riscv/disasm.h	/^class disassembler_t$/;"	c
disassembler_t	spike_main/disasm.cc	/^disassembler_t::disassembler_t(int xlen)$/;"	f	class:disassembler_t
dist_dir	build/Makefile	/^dist_dir := $(project_name)-$(project_ver)$/;"	m
dist_files	build/Makefile	/^dist_files = \\$/;"	m
dist_tgz	build/Makefile	/^dist_tgz := $(project_name)-$(project_ver).tar.gz$/;"	m
div.cc	build/div.cc	1;"	F
div.h	riscv/insns/div.h	1;"	F
divu.cc	build/divu.cc	1;"	F
divu.h	riscv/insns/divu.h	1;"	F
divuw.cc	build/divuw.cc	1;"	F
divuw.h	riscv/insns/divuw.h	1;"	F
divw.cc	build/divw.cc	1;"	F
divw.h	riscv/insns/divw.h	1;"	F
dm	riscv/jtag_dtm.h	/^    debug_module_t *dm;$/;"	m	class:jtag_dtm_t
dmactive	riscv/debug_module.h	/^  bool dmactive;$/;"	m	struct:__anon9
dmcontrol	riscv/debug_module.h	/^    dmcontrol_t dmcontrol;$/;"	m	class:debug_module_t
dmcontrol_t	riscv/debug_module.h	/^} dmcontrol_t;$/;"	t	typeref:struct:__anon9
dmdata	riscv/debug_module.h	/^    uint8_t dmdata[datasize * 4];$/;"	m	class:debug_module_t
dmi	riscv/jtag_dtm.h	/^    uint64_t dmi;$/;"	m	class:jtag_dtm_t
dmi_read	riscv/debug_module.cc	/^bool debug_module_t::dmi_read(unsigned address, uint32_t *value)$/;"	f	class:debug_module_t
dmi_write	riscv/debug_module.cc	/^bool debug_module_t::dmi_write(unsigned address, uint32_t value)$/;"	f	class:debug_module_t
dmode	riscv/processor.h	/^  bool dmode;$/;"	m	struct:__anon19
dmstatus	riscv/debug_module.h	/^    dmstatus_t dmstatus;$/;"	m	class:debug_module_t
dmstatus_t	riscv/debug_module.h	/^} dmstatus_t;$/;"	t	typeref:struct:__anon10
dpc	riscv/processor.h	/^  reg_t dpc;$/;"	m	struct:state_t
dr	riscv/jtag_dtm.h	/^    uint64_t dr;$/;"	m	class:jtag_dtm_t
dr_length	riscv/jtag_dtm.h	/^    unsigned dr_length;$/;"	m	class:jtag_dtm_t
dret	riscv/opcodes.h	/^static uint32_t dret(void) { return MATCH_DRET; }$/;"	f
dret.cc	build/dret.cc	1;"	F
dret.h	riscv/insns/dret.h	1;"	F
dscratch	riscv/processor.h	/^  reg_t dscratch;$/;"	m	struct:state_t
dtb_enabled	riscv/sim.h	/^  bool dtb_enabled;$/;"	m	class:sim_t
dtmcontrol	riscv/jtag_dtm.h	/^    uint32_t dtmcontrol;$/;"	m	class:jtag_dtm_t
dts	riscv/sim.h	/^  std::string dts;$/;"	m	class:sim_t
dts.cc	riscv/dts.cc	1;"	F
dts.h	riscv/dts.h	1;"	F
dts_compile	riscv/dts.cc	/^std::string dts_compile(const std::string& dts)$/;"	f
dummy_rocc.cc	dummy_rocc/dummy_rocc.cc	1;"	F
dummy_rocc.mk	build/dummy_rocc.mk	1;"	F
dummy_rocc_srcs	build/dummy_rocc.mk	/^dummy_rocc_srcs = \\$/;"	m
dummy_rocc_subproject_deps	build/dummy_rocc.mk	/^dummy_rocc_subproject_deps = \\$/;"	m
dummy_rocc_t	dummy_rocc/dummy_rocc.cc	/^  dummy_rocc_t()$/;"	f	class:dummy_rocc_t
dummy_rocc_t	dummy_rocc/dummy_rocc.cc	/^class dummy_rocc_t : public rocc_t$/;"	c	file:
dummy_rocc_test.c	dummy_rocc/dummy_rocc_test.c	1;"	F
ebreak	riscv/opcodes.h	/^static uint32_t ebreak(void) { return MATCH_EBREAK; }$/;"	f
ebreak.cc	build/ebreak.cc	1;"	F
ebreak.h	riscv/insns/ebreak.h	1;"	F
ebreak.py	tests/ebreak.py	1;"	F
ebreak.s	tests/ebreak.s	1;"	F
ebreak_c	riscv/opcodes.h	/^static uint32_t ebreak_c(void) { return MATCH_C_EBREAK; }$/;"	f
ebreakh	riscv/processor.h	/^  bool ebreakh;$/;"	m	struct:__anon16
ebreakm	riscv/processor.h	/^  bool ebreakm;$/;"	m	struct:__anon16
ebreaks	riscv/processor.h	/^  bool ebreaks;$/;"	m	struct:__anon16
ebreaku	riscv/processor.h	/^  bool ebreaku;$/;"	m	struct:__anon16
ecall.cc	build/ecall.cc	1;"	F
ecall.h	riscv/insns/ecall.h	1;"	F
empty	riscv/memtracer.h	/^  bool empty() { return list.empty(); }$/;"	f	class:memtracer_list_t
enable_stow	build/Makefile	/^enable_stow  := no$/;"	m
encoding.h	riscv/encoding.h	1;"	F
enter_debug_mode	riscv/processor.cc	/^void processor_t::enter_debug_mode(uint8_t cause)$/;"	f	class:processor_t
entry	debug_rom/debug_rom.S	/^entry:$/;"	l
entry_loop	debug_rom/debug_rom.S	/^entry_loop:$/;"	l
error	riscv/debug_module.h	/^  unsigned error;$/;"	m	struct:__anon13
evict_candidate	riscv/cachesim.h	/^  std::map<size_t, size_t> evict_candidate;$/;"	m	class:linear_evict_cache_sim_t
exception	debug_rom/debug_rom.S	/^exception:$/;"	l
execute	riscv/processor.h	/^  bool execute;$/;"	m	struct:__anon19
execute.cc	riscv/execute.cc	1;"	F
execute_commands	riscv/remote_bitbang.cc	/^void remote_bitbang_t::execute_commands()$/;"	f	class:remote_bitbang_t
execute_insn	riscv/execute.cc	/^static reg_t execute_insn(processor_t* p, reg_t pc, insn_fetch_t fetch)$/;"	f	file:
executions	riscv/processor.h	/^  uint64_t last_pc, last_bits, executions;$/;"	m	class:processor_t
exp	softfloat/internals.h	/^struct exp16_sig32 { int_fast16_t exp; uint_fast32_t sig; };$/;"	m	struct:exp16_sig32
exp	softfloat/internals.h	/^struct exp16_sig64 { int_fast16_t exp; uint_fast64_t sig; };$/;"	m	struct:exp16_sig64
exp	softfloat/internals.h	/^struct exp32_sig128 { int_fast32_t exp; struct uint128 sig; };$/;"	m	struct:exp32_sig128
exp	softfloat/internals.h	/^struct exp32_sig64 { int_fast32_t exp; uint64_t sig; };$/;"	m	struct:exp32_sig64
exp	softfloat/internals.h	/^struct exp8_sig16 { int_fast8_t exp; uint_fast16_t sig; };$/;"	m	struct:exp8_sig16
exp16_sig32	softfloat/internals.h	/^struct exp16_sig32 { int_fast16_t exp; uint_fast32_t sig; };$/;"	s
exp16_sig64	softfloat/internals.h	/^struct exp16_sig64 { int_fast16_t exp; uint_fast64_t sig; };$/;"	s
exp32_sig128	softfloat/internals.h	/^struct exp32_sig128 { int_fast32_t exp; struct uint128 sig; };$/;"	s
exp32_sig64	softfloat/internals.h	/^struct exp32_sig64 { int_fast32_t exp; uint64_t sig; };$/;"	s
exp8_sig16	softfloat/internals.h	/^struct exp8_sig16 { int_fast8_t exp; uint_fast16_t sig; };$/;"	s
expExtF80UI64	softfloat/internals.h	151;"	d
expF128UI64	softfloat/internals.h	181;"	d
expF128UI96	softfloat/internals.h	252;"	d
expF16UI	softfloat/internals.h	88;"	d
expF32UI	softfloat/internals.h	109;"	d
expF64UI	softfloat/internals.h	130;"	d
ext	riscv/processor.h	/^  extension_t* ext;$/;"	m	class:processor_t
extF80M_extF80	softfloat/internals.h	/^union extF80M_extF80 { struct extFloat80M fM; extFloat80_t f; };$/;"	u
extF80_roundingPrecision	softfloat/softfloat_state.c	/^THREAD_LOCAL uint_fast8_t extF80_roundingPrecision = 80;$/;"	v
extFloat80M	softfloat/softfloat_types.h	/^struct extFloat80M { uint16_t signExp; uint64_t signif; };$/;"	s
extFloat80M	softfloat/softfloat_types.h	/^struct extFloat80M { uint64_t signif; uint16_t signExp; };$/;"	s
extFloat80_t	softfloat/softfloat_types.h	/^typedef struct extFloat80M extFloat80_t;$/;"	t	typeref:struct:extFloat80M
extension.cc	riscv/extension.cc	1;"	F
extension.h	riscv/extension.h	1;"	F
extension_t	riscv/extension.h	/^class extension_t$/;"	c
extensions	riscv/extensions.cc	/^static std::map<std::string, std::function<extension_t*()>>& extensions()$/;"	f	file:
extensions.cc	riscv/extensions.cc	1;"	F
extra	softfloat/primitiveTypes.h	/^struct uint128_extra { struct uint128 v; uint64_t extra; };$/;"	m	struct:uint128_extra
extra	softfloat/primitiveTypes.h	/^struct uint128_extra { uint64_t extra; struct uint128 v; };$/;"	m	struct:uint128_extra
extra	softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t extra, v; };$/;"	m	struct:uint64_extra
extra	softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t v, extra; };$/;"	m	struct:uint64_extra
f	softfloat/internals.h	/^union extF80M_extF80 { struct extFloat80M fM; extFloat80_t f; };$/;"	m	union:extF80M_extF80
f	softfloat/internals.h	/^union ui128_f128 { struct uint128 ui; float128_t f; };$/;"	m	union:ui128_f128
f	softfloat/internals.h	/^union ui16_f16 { uint16_t ui; float16_t f; };$/;"	m	union:ui16_f16
f	softfloat/internals.h	/^union ui32_f32 { uint32_t ui; float32_t f; };$/;"	m	union:ui32_f32
f	softfloat/internals.h	/^union ui64_f64 { uint64_t ui; float64_t f; };$/;"	m	union:ui64_f64
f128	riscv/decode.h	/^inline float128_t f128(freg_t r) { return r; }$/;"	f
f128_add	softfloat/f128_add.c	/^float128_t f128_add( float128_t a, float128_t b )$/;"	f
f128_add.c	softfloat/f128_add.c	1;"	F
f128_classify	softfloat/f128_classify.c	/^uint_fast16_t f128_classify( float128_t a )$/;"	f
f128_classify.c	softfloat/f128_classify.c	1;"	F
f128_div	softfloat/f128_div.c	/^float128_t f128_div( float128_t a, float128_t b )$/;"	f
f128_div.c	softfloat/f128_div.c	1;"	F
f128_eq	softfloat/f128_eq.c	/^bool f128_eq( float128_t a, float128_t b )$/;"	f
f128_eq.c	softfloat/f128_eq.c	1;"	F
f128_eq_signaling	softfloat/f128_eq_signaling.c	/^bool f128_eq_signaling( float128_t a, float128_t b )$/;"	f
f128_eq_signaling.c	softfloat/f128_eq_signaling.c	1;"	F
f128_isSignalingNaN	softfloat/f128_isSignalingNaN.c	/^bool f128_isSignalingNaN( float128_t a )$/;"	f
f128_isSignalingNaN.c	softfloat/f128_isSignalingNaN.c	1;"	F
f128_le	softfloat/f128_le.c	/^bool f128_le( float128_t a, float128_t b )$/;"	f
f128_le.c	softfloat/f128_le.c	1;"	F
f128_le_quiet	softfloat/f128_le_quiet.c	/^bool f128_le_quiet( float128_t a, float128_t b )$/;"	f
f128_le_quiet.c	softfloat/f128_le_quiet.c	1;"	F
f128_lt	softfloat/f128_lt.c	/^bool f128_lt( float128_t a, float128_t b )$/;"	f
f128_lt.c	softfloat/f128_lt.c	1;"	F
f128_lt_quiet	softfloat/f128_lt_quiet.c	/^bool f128_lt_quiet( float128_t a, float128_t b )$/;"	f
f128_lt_quiet.c	softfloat/f128_lt_quiet.c	1;"	F
f128_mul	softfloat/f128_mul.c	/^float128_t f128_mul( float128_t a, float128_t b )$/;"	f
f128_mul.c	softfloat/f128_mul.c	1;"	F
f128_mulAdd	softfloat/f128_mulAdd.c	/^float128_t f128_mulAdd( float128_t a, float128_t b, float128_t c )$/;"	f
f128_mulAdd.c	softfloat/f128_mulAdd.c	1;"	F
f128_negate	riscv/decode.h	/^inline freg_t f128_negate(freg_t a)$/;"	f
f128_rem	softfloat/f128_rem.c	/^float128_t f128_rem( float128_t a, float128_t b )$/;"	f
f128_rem.c	softfloat/f128_rem.c	1;"	F
f128_roundToInt	softfloat/f128_roundToInt.c	/^ f128_roundToInt( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_roundToInt.c	softfloat/f128_roundToInt.c	1;"	F
f128_sqrt	softfloat/f128_sqrt.c	/^float128_t f128_sqrt( float128_t a )$/;"	f
f128_sqrt.c	softfloat/f128_sqrt.c	1;"	F
f128_sub	softfloat/f128_sub.c	/^float128_t f128_sub( float128_t a, float128_t b )$/;"	f
f128_sub.c	softfloat/f128_sub.c	1;"	F
f128_to_f16	softfloat/f128_to_f16.c	/^float16_t f128_to_f16( float128_t a )$/;"	f
f128_to_f16.c	softfloat/f128_to_f16.c	1;"	F
f128_to_f32	softfloat/f128_to_f32.c	/^float32_t f128_to_f32( float128_t a )$/;"	f
f128_to_f32.c	softfloat/f128_to_f32.c	1;"	F
f128_to_f64	softfloat/f128_to_f64.c	/^float64_t f128_to_f64( float128_t a )$/;"	f
f128_to_f64.c	softfloat/f128_to_f64.c	1;"	F
f128_to_i32	softfloat/f128_to_i32.c	/^int_fast32_t f128_to_i32( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_to_i32.c	softfloat/f128_to_i32.c	1;"	F
f128_to_i32_r_minMag	softfloat/f128_to_i32_r_minMag.c	/^int_fast32_t f128_to_i32_r_minMag( float128_t a, bool exact )$/;"	f
f128_to_i32_r_minMag.c	softfloat/f128_to_i32_r_minMag.c	1;"	F
f128_to_i64	softfloat/f128_to_i64.c	/^int_fast64_t f128_to_i64( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_to_i64.c	softfloat/f128_to_i64.c	1;"	F
f128_to_i64_r_minMag	softfloat/f128_to_i64_r_minMag.c	/^int_fast64_t f128_to_i64_r_minMag( float128_t a, bool exact )$/;"	f
f128_to_i64_r_minMag.c	softfloat/f128_to_i64_r_minMag.c	1;"	F
f128_to_ui32	softfloat/f128_to_ui32.c	/^ f128_to_ui32( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_to_ui32.c	softfloat/f128_to_ui32.c	1;"	F
f128_to_ui32_r_minMag	softfloat/f128_to_ui32_r_minMag.c	/^uint_fast32_t f128_to_ui32_r_minMag( float128_t a, bool exact )$/;"	f
f128_to_ui32_r_minMag.c	softfloat/f128_to_ui32_r_minMag.c	1;"	F
f128_to_ui64	softfloat/f128_to_ui64.c	/^ f128_to_ui64( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_to_ui64.c	softfloat/f128_to_ui64.c	1;"	F
f128_to_ui64_r_minMag	softfloat/f128_to_ui64_r_minMag.c	/^uint_fast64_t f128_to_ui64_r_minMag( float128_t a, bool exact )$/;"	f
f128_to_ui64_r_minMag.c	softfloat/f128_to_ui64_r_minMag.c	1;"	F
f16_add	softfloat/f16_add.c	/^float16_t f16_add( float16_t a, float16_t b )$/;"	f
f16_add.c	softfloat/f16_add.c	1;"	F
f16_div	softfloat/f16_div.c	/^float16_t f16_div( float16_t a, float16_t b )$/;"	f
f16_div.c	softfloat/f16_div.c	1;"	F
f16_eq	softfloat/f16_eq.c	/^bool f16_eq( float16_t a, float16_t b )$/;"	f
f16_eq.c	softfloat/f16_eq.c	1;"	F
f16_eq_signaling	softfloat/f16_eq_signaling.c	/^bool f16_eq_signaling( float16_t a, float16_t b )$/;"	f
f16_eq_signaling.c	softfloat/f16_eq_signaling.c	1;"	F
f16_isSignalingNaN	softfloat/f16_isSignalingNaN.c	/^bool f16_isSignalingNaN( float16_t a )$/;"	f
f16_isSignalingNaN.c	softfloat/f16_isSignalingNaN.c	1;"	F
f16_le	softfloat/f16_le.c	/^bool f16_le( float16_t a, float16_t b )$/;"	f
f16_le.c	softfloat/f16_le.c	1;"	F
f16_le_quiet	softfloat/f16_le_quiet.c	/^bool f16_le_quiet( float16_t a, float16_t b )$/;"	f
f16_le_quiet.c	softfloat/f16_le_quiet.c	1;"	F
f16_lt	softfloat/f16_lt.c	/^bool f16_lt( float16_t a, float16_t b )$/;"	f
f16_lt.c	softfloat/f16_lt.c	1;"	F
f16_lt_quiet	softfloat/f16_lt_quiet.c	/^bool f16_lt_quiet( float16_t a, float16_t b )$/;"	f
f16_lt_quiet.c	softfloat/f16_lt_quiet.c	1;"	F
f16_mul	softfloat/f16_mul.c	/^float16_t f16_mul( float16_t a, float16_t b )$/;"	f
f16_mul.c	softfloat/f16_mul.c	1;"	F
f16_mulAdd	softfloat/f16_mulAdd.c	/^float16_t f16_mulAdd( float16_t a, float16_t b, float16_t c )$/;"	f
f16_mulAdd.c	softfloat/f16_mulAdd.c	1;"	F
f16_rem	softfloat/f16_rem.c	/^float16_t f16_rem( float16_t a, float16_t b )$/;"	f
f16_rem.c	softfloat/f16_rem.c	1;"	F
f16_roundToInt	softfloat/f16_roundToInt.c	/^float16_t f16_roundToInt( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_roundToInt.c	softfloat/f16_roundToInt.c	1;"	F
f16_sqrt	softfloat/f16_sqrt.c	/^float16_t f16_sqrt( float16_t a )$/;"	f
f16_sqrt.c	softfloat/f16_sqrt.c	1;"	F
f16_sub	softfloat/f16_sub.c	/^float16_t f16_sub( float16_t a, float16_t b )$/;"	f
f16_sub.c	softfloat/f16_sub.c	1;"	F
f16_to_f128	softfloat/f16_to_f128.c	/^float128_t f16_to_f128( float16_t a )$/;"	f
f16_to_f128.c	softfloat/f16_to_f128.c	1;"	F
f16_to_f32	softfloat/f16_to_f32.c	/^float32_t f16_to_f32( float16_t a )$/;"	f
f16_to_f32.c	softfloat/f16_to_f32.c	1;"	F
f16_to_f64	softfloat/f16_to_f64.c	/^float64_t f16_to_f64( float16_t a )$/;"	f
f16_to_f64.c	softfloat/f16_to_f64.c	1;"	F
f16_to_i32	softfloat/f16_to_i32.c	/^int_fast32_t f16_to_i32( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_i32.c	softfloat/f16_to_i32.c	1;"	F
f16_to_i32_r_minMag	softfloat/f16_to_i32_r_minMag.c	/^int_fast32_t f16_to_i32_r_minMag( float16_t a, bool exact )$/;"	f
f16_to_i32_r_minMag.c	softfloat/f16_to_i32_r_minMag.c	1;"	F
f16_to_i64	softfloat/f16_to_i64.c	/^int_fast64_t f16_to_i64( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_i64.c	softfloat/f16_to_i64.c	1;"	F
f16_to_i64_r_minMag	softfloat/f16_to_i64_r_minMag.c	/^int_fast64_t f16_to_i64_r_minMag( float16_t a, bool exact )$/;"	f
f16_to_i64_r_minMag.c	softfloat/f16_to_i64_r_minMag.c	1;"	F
f16_to_ui32	softfloat/f16_to_ui32.c	/^uint_fast32_t f16_to_ui32( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_ui32.c	softfloat/f16_to_ui32.c	1;"	F
f16_to_ui32_r_minMag	softfloat/f16_to_ui32_r_minMag.c	/^uint_fast32_t f16_to_ui32_r_minMag( float16_t a, bool exact )$/;"	f
f16_to_ui32_r_minMag.c	softfloat/f16_to_ui32_r_minMag.c	1;"	F
f16_to_ui64	softfloat/f16_to_ui64.c	/^uint_fast64_t f16_to_ui64( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_ui64.c	softfloat/f16_to_ui64.c	1;"	F
f16_to_ui64_r_minMag	softfloat/f16_to_ui64_r_minMag.c	/^uint_fast64_t f16_to_ui64_r_minMag( float16_t a, bool exact )$/;"	f
f16_to_ui64_r_minMag.c	softfloat/f16_to_ui64_r_minMag.c	1;"	F
f32	riscv/decode.h	/^inline float32_t f32(freg_t r) { return f32(unboxF32(r)); }$/;"	f
f32	riscv/decode.h	/^inline float32_t f32(uint32_t v) { return { v }; }$/;"	f
f32_add	softfloat/f32_add.c	/^float32_t f32_add( float32_t a, float32_t b )$/;"	f
f32_add.c	softfloat/f32_add.c	1;"	F
f32_classify	softfloat/f32_classify.c	/^uint_fast16_t f32_classify( float32_t a )$/;"	f
f32_classify.c	softfloat/f32_classify.c	1;"	F
f32_div	softfloat/f32_div.c	/^float32_t f32_div( float32_t a, float32_t b )$/;"	f
f32_div.c	softfloat/f32_div.c	1;"	F
f32_eq	softfloat/f32_eq.c	/^bool f32_eq( float32_t a, float32_t b )$/;"	f
f32_eq.c	softfloat/f32_eq.c	1;"	F
f32_eq_signaling	softfloat/f32_eq_signaling.c	/^bool f32_eq_signaling( float32_t a, float32_t b )$/;"	f
f32_eq_signaling.c	softfloat/f32_eq_signaling.c	1;"	F
f32_isSignalingNaN	softfloat/f32_isSignalingNaN.c	/^bool f32_isSignalingNaN( float32_t a )$/;"	f
f32_isSignalingNaN.c	softfloat/f32_isSignalingNaN.c	1;"	F
f32_le	softfloat/f32_le.c	/^bool f32_le( float32_t a, float32_t b )$/;"	f
f32_le.c	softfloat/f32_le.c	1;"	F
f32_le_quiet	softfloat/f32_le_quiet.c	/^bool f32_le_quiet( float32_t a, float32_t b )$/;"	f
f32_le_quiet.c	softfloat/f32_le_quiet.c	1;"	F
f32_lt	softfloat/f32_lt.c	/^bool f32_lt( float32_t a, float32_t b )$/;"	f
f32_lt.c	softfloat/f32_lt.c	1;"	F
f32_lt_quiet	softfloat/f32_lt_quiet.c	/^bool f32_lt_quiet( float32_t a, float32_t b )$/;"	f
f32_lt_quiet.c	softfloat/f32_lt_quiet.c	1;"	F
f32_mul	softfloat/f32_mul.c	/^float32_t f32_mul( float32_t a, float32_t b )$/;"	f
f32_mul.c	softfloat/f32_mul.c	1;"	F
f32_mulAdd	softfloat/f32_mulAdd.c	/^float32_t f32_mulAdd( float32_t a, float32_t b, float32_t c )$/;"	f
f32_mulAdd.c	softfloat/f32_mulAdd.c	1;"	F
f32_rem	softfloat/f32_rem.c	/^float32_t f32_rem( float32_t a, float32_t b )$/;"	f
f32_rem.c	softfloat/f32_rem.c	1;"	F
f32_roundToInt	softfloat/f32_roundToInt.c	/^float32_t f32_roundToInt( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_roundToInt.c	softfloat/f32_roundToInt.c	1;"	F
f32_sqrt	softfloat/f32_sqrt.c	/^float32_t f32_sqrt( float32_t a )$/;"	f
f32_sqrt.c	softfloat/f32_sqrt.c	1;"	F
f32_sub	softfloat/f32_sub.c	/^float32_t f32_sub( float32_t a, float32_t b )$/;"	f
f32_sub.c	softfloat/f32_sub.c	1;"	F
f32_to_f128	softfloat/f32_to_f128.c	/^float128_t f32_to_f128( float32_t a )$/;"	f
f32_to_f128.c	softfloat/f32_to_f128.c	1;"	F
f32_to_f16	softfloat/f32_to_f16.c	/^float16_t f32_to_f16( float32_t a )$/;"	f
f32_to_f16.c	softfloat/f32_to_f16.c	1;"	F
f32_to_f64	softfloat/f32_to_f64.c	/^float64_t f32_to_f64( float32_t a )$/;"	f
f32_to_f64.c	softfloat/f32_to_f64.c	1;"	F
f32_to_i32	softfloat/f32_to_i32.c	/^int_fast32_t f32_to_i32( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_i32.c	softfloat/f32_to_i32.c	1;"	F
f32_to_i32_r_minMag	softfloat/f32_to_i32_r_minMag.c	/^int_fast32_t f32_to_i32_r_minMag( float32_t a, bool exact )$/;"	f
f32_to_i32_r_minMag.c	softfloat/f32_to_i32_r_minMag.c	1;"	F
f32_to_i64	softfloat/f32_to_i64.c	/^int_fast64_t f32_to_i64( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_i64.c	softfloat/f32_to_i64.c	1;"	F
f32_to_i64_r_minMag	softfloat/f32_to_i64_r_minMag.c	/^int_fast64_t f32_to_i64_r_minMag( float32_t a, bool exact )$/;"	f
f32_to_i64_r_minMag.c	softfloat/f32_to_i64_r_minMag.c	1;"	F
f32_to_ui32	softfloat/f32_to_ui32.c	/^uint_fast32_t f32_to_ui32( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_ui32.c	softfloat/f32_to_ui32.c	1;"	F
f32_to_ui32_r_minMag	softfloat/f32_to_ui32_r_minMag.c	/^uint_fast32_t f32_to_ui32_r_minMag( float32_t a, bool exact )$/;"	f
f32_to_ui32_r_minMag.c	softfloat/f32_to_ui32_r_minMag.c	1;"	F
f32_to_ui64	softfloat/f32_to_ui64.c	/^uint_fast64_t f32_to_ui64( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_ui64.c	softfloat/f32_to_ui64.c	1;"	F
f32_to_ui64_r_minMag	softfloat/f32_to_ui64_r_minMag.c	/^uint_fast64_t f32_to_ui64_r_minMag( float32_t a, bool exact )$/;"	f
f32_to_ui64_r_minMag.c	softfloat/f32_to_ui64_r_minMag.c	1;"	F
f64	riscv/decode.h	/^inline float64_t f64(freg_t r) { return f64(unboxF64(r)); }$/;"	f
f64	riscv/decode.h	/^inline float64_t f64(uint64_t v) { return { v }; }$/;"	f
f64_add	softfloat/f64_add.c	/^float64_t f64_add( float64_t a, float64_t b )$/;"	f
f64_add.c	softfloat/f64_add.c	1;"	F
f64_classify	softfloat/f64_classify.c	/^uint_fast16_t f64_classify( float64_t a )$/;"	f
f64_classify.c	softfloat/f64_classify.c	1;"	F
f64_div	softfloat/f64_div.c	/^float64_t f64_div( float64_t a, float64_t b )$/;"	f
f64_div.c	softfloat/f64_div.c	1;"	F
f64_eq	softfloat/f64_eq.c	/^bool f64_eq( float64_t a, float64_t b )$/;"	f
f64_eq.c	softfloat/f64_eq.c	1;"	F
f64_eq_signaling	softfloat/f64_eq_signaling.c	/^bool f64_eq_signaling( float64_t a, float64_t b )$/;"	f
f64_eq_signaling.c	softfloat/f64_eq_signaling.c	1;"	F
f64_isSignalingNaN	softfloat/f64_isSignalingNaN.c	/^bool f64_isSignalingNaN( float64_t a )$/;"	f
f64_isSignalingNaN.c	softfloat/f64_isSignalingNaN.c	1;"	F
f64_le	softfloat/f64_le.c	/^bool f64_le( float64_t a, float64_t b )$/;"	f
f64_le.c	softfloat/f64_le.c	1;"	F
f64_le_quiet	softfloat/f64_le_quiet.c	/^bool f64_le_quiet( float64_t a, float64_t b )$/;"	f
f64_le_quiet.c	softfloat/f64_le_quiet.c	1;"	F
f64_lt	softfloat/f64_lt.c	/^bool f64_lt( float64_t a, float64_t b )$/;"	f
f64_lt.c	softfloat/f64_lt.c	1;"	F
f64_lt_quiet	softfloat/f64_lt_quiet.c	/^bool f64_lt_quiet( float64_t a, float64_t b )$/;"	f
f64_lt_quiet.c	softfloat/f64_lt_quiet.c	1;"	F
f64_mul	softfloat/f64_mul.c	/^float64_t f64_mul( float64_t a, float64_t b )$/;"	f
f64_mul.c	softfloat/f64_mul.c	1;"	F
f64_mulAdd	softfloat/f64_mulAdd.c	/^float64_t f64_mulAdd( float64_t a, float64_t b, float64_t c )$/;"	f
f64_mulAdd.c	softfloat/f64_mulAdd.c	1;"	F
f64_rem	softfloat/f64_rem.c	/^float64_t f64_rem( float64_t a, float64_t b )$/;"	f
f64_rem.c	softfloat/f64_rem.c	1;"	F
f64_roundToInt	softfloat/f64_roundToInt.c	/^float64_t f64_roundToInt( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_roundToInt.c	softfloat/f64_roundToInt.c	1;"	F
f64_sqrt	softfloat/f64_sqrt.c	/^float64_t f64_sqrt( float64_t a )$/;"	f
f64_sqrt.c	softfloat/f64_sqrt.c	1;"	F
f64_sub	softfloat/f64_sub.c	/^float64_t f64_sub( float64_t a, float64_t b )$/;"	f
f64_sub.c	softfloat/f64_sub.c	1;"	F
f64_to_f128	softfloat/f64_to_f128.c	/^float128_t f64_to_f128( float64_t a )$/;"	f
f64_to_f128.c	softfloat/f64_to_f128.c	1;"	F
f64_to_f16	softfloat/f64_to_f16.c	/^float16_t f64_to_f16( float64_t a )$/;"	f
f64_to_f16.c	softfloat/f64_to_f16.c	1;"	F
f64_to_f32	softfloat/f64_to_f32.c	/^float32_t f64_to_f32( float64_t a )$/;"	f
f64_to_f32.c	softfloat/f64_to_f32.c	1;"	F
f64_to_i32	softfloat/f64_to_i32.c	/^int_fast32_t f64_to_i32( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_to_i32.c	softfloat/f64_to_i32.c	1;"	F
f64_to_i32_r_minMag	softfloat/f64_to_i32_r_minMag.c	/^int_fast32_t f64_to_i32_r_minMag( float64_t a, bool exact )$/;"	f
f64_to_i32_r_minMag.c	softfloat/f64_to_i32_r_minMag.c	1;"	F
f64_to_i64	softfloat/f64_to_i64.c	/^int_fast64_t f64_to_i64( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_to_i64.c	softfloat/f64_to_i64.c	1;"	F
f64_to_i64_r_minMag	softfloat/f64_to_i64_r_minMag.c	/^int_fast64_t f64_to_i64_r_minMag( float64_t a, bool exact )$/;"	f
f64_to_i64_r_minMag.c	softfloat/f64_to_i64_r_minMag.c	1;"	F
f64_to_ui32	softfloat/f64_to_ui32.c	/^uint_fast32_t f64_to_ui32( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_to_ui32.c	softfloat/f64_to_ui32.c	1;"	F
f64_to_ui32_r_minMag	softfloat/f64_to_ui32_r_minMag.c	/^uint_fast32_t f64_to_ui32_r_minMag( float64_t a, bool exact )$/;"	f
f64_to_ui32_r_minMag.c	softfloat/f64_to_ui32_r_minMag.c	1;"	F
f64_to_ui64	softfloat/f64_to_ui64.c	/^uint_fast64_t f64_to_ui64( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_to_ui64.c	softfloat/f64_to_ui64.c	1;"	F
f64_to_ui64_r_minMag	softfloat/f64_to_ui64_r_minMag.c	/^uint_fast64_t f64_to_ui64_r_minMag( float64_t a, bool exact )$/;"	f
f64_to_ui64_r_minMag.c	softfloat/f64_to_ui64_r_minMag.c	1;"	F
fM	softfloat/internals.h	/^union extF80M_extF80 { struct extFloat80M fM; extFloat80_t f; };$/;"	m	union:extF80M_extF80	typeref:struct:extF80M_extF80::extFloat80M
fa_cache_sim_t	riscv/cachesim.cc	/^fa_cache_sim_t::fa_cache_sim_t(size_t ways, size_t linesz, const char* name)$/;"	f	class:fa_cache_sim_t
fa_cache_sim_t	riscv/cachesim.h	/^class fa_cache_sim_t : public cache_sim_t$/;"	c
fadd_d.cc	build/fadd_d.cc	1;"	F
fadd_d.h	riscv/insns/fadd_d.h	1;"	F
fadd_q.cc	build/fadd_q.cc	1;"	F
fadd_q.h	riscv/insns/fadd_q.h	1;"	F
fadd_s.cc	build/fadd_s.cc	1;"	F
fadd_s.h	riscv/insns/fadd_s.h	1;"	F
fclass_d.cc	build/fclass_d.cc	1;"	F
fclass_d.h	riscv/insns/fclass_d.h	1;"	F
fclass_q.cc	build/fclass_q.cc	1;"	F
fclass_q.h	riscv/insns/fclass_q.h	1;"	F
fclass_s.cc	build/fclass_s.cc	1;"	F
fclass_s.h	riscv/insns/fclass_s.h	1;"	F
fcvt_d_l.cc	build/fcvt_d_l.cc	1;"	F
fcvt_d_l.h	riscv/insns/fcvt_d_l.h	1;"	F
fcvt_d_lu.cc	build/fcvt_d_lu.cc	1;"	F
fcvt_d_lu.h	riscv/insns/fcvt_d_lu.h	1;"	F
fcvt_d_q.cc	build/fcvt_d_q.cc	1;"	F
fcvt_d_q.h	riscv/insns/fcvt_d_q.h	1;"	F
fcvt_d_s.cc	build/fcvt_d_s.cc	1;"	F
fcvt_d_s.h	riscv/insns/fcvt_d_s.h	1;"	F
fcvt_d_w.cc	build/fcvt_d_w.cc	1;"	F
fcvt_d_w.h	riscv/insns/fcvt_d_w.h	1;"	F
fcvt_d_wu.cc	build/fcvt_d_wu.cc	1;"	F
fcvt_d_wu.h	riscv/insns/fcvt_d_wu.h	1;"	F
fcvt_l_d.cc	build/fcvt_l_d.cc	1;"	F
fcvt_l_d.h	riscv/insns/fcvt_l_d.h	1;"	F
fcvt_l_q.cc	build/fcvt_l_q.cc	1;"	F
fcvt_l_q.h	riscv/insns/fcvt_l_q.h	1;"	F
fcvt_l_s.cc	build/fcvt_l_s.cc	1;"	F
fcvt_l_s.h	riscv/insns/fcvt_l_s.h	1;"	F
fcvt_lu_d.cc	build/fcvt_lu_d.cc	1;"	F
fcvt_lu_d.h	riscv/insns/fcvt_lu_d.h	1;"	F
fcvt_lu_q.cc	build/fcvt_lu_q.cc	1;"	F
fcvt_lu_q.h	riscv/insns/fcvt_lu_q.h	1;"	F
fcvt_lu_s.cc	build/fcvt_lu_s.cc	1;"	F
fcvt_lu_s.h	riscv/insns/fcvt_lu_s.h	1;"	F
fcvt_q_d.cc	build/fcvt_q_d.cc	1;"	F
fcvt_q_d.h	riscv/insns/fcvt_q_d.h	1;"	F
fcvt_q_l.cc	build/fcvt_q_l.cc	1;"	F
fcvt_q_l.h	riscv/insns/fcvt_q_l.h	1;"	F
fcvt_q_lu.cc	build/fcvt_q_lu.cc	1;"	F
fcvt_q_lu.h	riscv/insns/fcvt_q_lu.h	1;"	F
fcvt_q_s.cc	build/fcvt_q_s.cc	1;"	F
fcvt_q_s.h	riscv/insns/fcvt_q_s.h	1;"	F
fcvt_q_w.cc	build/fcvt_q_w.cc	1;"	F
fcvt_q_w.h	riscv/insns/fcvt_q_w.h	1;"	F
fcvt_q_wu.cc	build/fcvt_q_wu.cc	1;"	F
fcvt_q_wu.h	riscv/insns/fcvt_q_wu.h	1;"	F
fcvt_s_d.cc	build/fcvt_s_d.cc	1;"	F
fcvt_s_d.h	riscv/insns/fcvt_s_d.h	1;"	F
fcvt_s_l.cc	build/fcvt_s_l.cc	1;"	F
fcvt_s_l.h	riscv/insns/fcvt_s_l.h	1;"	F
fcvt_s_lu.cc	build/fcvt_s_lu.cc	1;"	F
fcvt_s_lu.h	riscv/insns/fcvt_s_lu.h	1;"	F
fcvt_s_q.cc	build/fcvt_s_q.cc	1;"	F
fcvt_s_q.h	riscv/insns/fcvt_s_q.h	1;"	F
fcvt_s_w.cc	build/fcvt_s_w.cc	1;"	F
fcvt_s_w.h	riscv/insns/fcvt_s_w.h	1;"	F
fcvt_s_wu.cc	build/fcvt_s_wu.cc	1;"	F
fcvt_s_wu.h	riscv/insns/fcvt_s_wu.h	1;"	F
fcvt_w_d.cc	build/fcvt_w_d.cc	1;"	F
fcvt_w_d.h	riscv/insns/fcvt_w_d.h	1;"	F
fcvt_w_q.cc	build/fcvt_w_q.cc	1;"	F
fcvt_w_q.h	riscv/insns/fcvt_w_q.h	1;"	F
fcvt_w_s.cc	build/fcvt_w_s.cc	1;"	F
fcvt_w_s.h	riscv/insns/fcvt_w_s.h	1;"	F
fcvt_wu_d.cc	build/fcvt_wu_d.cc	1;"	F
fcvt_wu_d.h	riscv/insns/fcvt_wu_d.h	1;"	F
fcvt_wu_q.cc	build/fcvt_wu_q.cc	1;"	F
fcvt_wu_q.h	riscv/insns/fcvt_wu_q.h	1;"	F
fcvt_wu_s.cc	build/fcvt_wu_s.cc	1;"	F
fcvt_wu_s.h	riscv/insns/fcvt_wu_s.h	1;"	F
fdiv_d.cc	build/fdiv_d.cc	1;"	F
fdiv_d.h	riscv/insns/fdiv_d.h	1;"	F
fdiv_q.cc	build/fdiv_q.cc	1;"	F
fdiv_q.h	riscv/insns/fdiv_q.h	1;"	F
fdiv_s.cc	build/fdiv_s.cc	1;"	F
fdiv_s.h	riscv/insns/fdiv_s.h	1;"	F
fence.cc	build/fence.cc	1;"	F
fence.h	riscv/insns/fence.h	1;"	F
fence_i	riscv/opcodes.h	/^static uint32_t fence_i(void)$/;"	f
fence_i.cc	build/fence_i.cc	1;"	F
fence_i.h	riscv/insns/fence_i.h	1;"	F
feq_d.cc	build/feq_d.cc	1;"	F
feq_d.h	riscv/insns/feq_d.h	1;"	F
feq_q.cc	build/feq_q.cc	1;"	F
feq_q.h	riscv/insns/feq_q.h	1;"	F
feq_s.cc	build/feq_s.cc	1;"	F
feq_s.h	riscv/insns/feq_s.h	1;"	F
fetch_slow_path	riscv/mmu.cc	/^tlb_entry_t mmu_t::fetch_slow_path(reg_t vaddr)$/;"	f	class:mmu_t
fetch_temp	riscv/mmu.h	/^  uint16_t fetch_temp;$/;"	m	class:mmu_t
fflags	riscv/processor.h	/^  uint32_t fflags;$/;"	m	struct:state_t
find_device	riscv/devices.cc	/^std::pair<reg_t, abstract_device_t*> bus_t::find_device(reg_t addr)$/;"	f	class:bus_t
find_extension	riscv/extensions.cc	/^std::function<extension_t*()> find_extension(const char* name)$/;"	f
find_file	tests/testlib.py	/^def find_file(path):$/;"	f
fld	riscv/opcodes.h	/^static uint32_t fld(unsigned int dest, unsigned int base, uint16_t offset)$/;"	f
fld.cc	build/fld.cc	1;"	F
fld.h	riscv/insns/fld.h	1;"	F
fle_d.cc	build/fle_d.cc	1;"	F
fle_d.h	riscv/insns/fle_d.h	1;"	F
fle_q.cc	build/fle_q.cc	1;"	F
fle_q.h	riscv/insns/fle_q.h	1;"	F
fle_s.cc	build/fle_s.cc	1;"	F
fle_s.h	riscv/insns/fle_s.h	1;"	F
float128_t	softfloat/softfloat_types.h	/^typedef struct { uint64_t v[2]; } float128_t;$/;"	t	typeref:struct:__anon8
float16_t	softfloat/softfloat_types.h	/^typedef struct { uint16_t v; } float16_t;$/;"	t	typeref:struct:__anon5
float32_t	softfloat/softfloat_types.h	/^typedef struct { uint32_t v; } float32_t;$/;"	t	typeref:struct:__anon6
float64_t	softfloat/softfloat_types.h	/^typedef struct { uint64_t v; } float64_t;$/;"	t	typeref:struct:__anon7
flq.cc	build/flq.cc	1;"	F
flq.h	riscv/insns/flq.h	1;"	F
flt_d.cc	build/flt_d.cc	1;"	F
flt_d.h	riscv/insns/flt_d.h	1;"	F
flt_q.cc	build/flt_q.cc	1;"	F
flt_q.h	riscv/insns/flt_q.h	1;"	F
flt_s.cc	build/flt_s.cc	1;"	F
flt_s.h	riscv/insns/flt_s.h	1;"	F
flush_icache	riscv/mmu.cc	/^void mmu_t::flush_icache()$/;"	f	class:mmu_t
flush_tlb	riscv/mmu.cc	/^void mmu_t::flush_tlb()$/;"	f	class:mmu_t
flw	riscv/opcodes.h	/^static uint32_t flw(unsigned int dest, unsigned int base, uint16_t offset)$/;"	f
flw.cc	build/flw.cc	1;"	F
flw.h	riscv/insns/flw.h	1;"	F
fmadd_d.cc	build/fmadd_d.cc	1;"	F
fmadd_d.h	riscv/insns/fmadd_d.h	1;"	F
fmadd_q.cc	build/fmadd_q.cc	1;"	F
fmadd_q.h	riscv/insns/fmadd_q.h	1;"	F
fmadd_s.cc	build/fmadd_s.cc	1;"	F
fmadd_s.h	riscv/insns/fmadd_s.h	1;"	F
fmax_d.cc	build/fmax_d.cc	1;"	F
fmax_d.h	riscv/insns/fmax_d.h	1;"	F
fmax_q.cc	build/fmax_q.cc	1;"	F
fmax_q.h	riscv/insns/fmax_q.h	1;"	F
fmax_s.cc	build/fmax_s.cc	1;"	F
fmax_s.h	riscv/insns/fmax_s.h	1;"	F
fmin_d.cc	build/fmin_d.cc	1;"	F
fmin_d.h	riscv/insns/fmin_d.h	1;"	F
fmin_q.cc	build/fmin_q.cc	1;"	F
fmin_q.h	riscv/insns/fmin_q.h	1;"	F
fmin_s.cc	build/fmin_s.cc	1;"	F
fmin_s.h	riscv/insns/fmin_s.h	1;"	F
fmsub_d.cc	build/fmsub_d.cc	1;"	F
fmsub_d.h	riscv/insns/fmsub_d.h	1;"	F
fmsub_q.cc	build/fmsub_q.cc	1;"	F
fmsub_q.h	riscv/insns/fmsub_q.h	1;"	F
fmsub_s.cc	build/fmsub_s.cc	1;"	F
fmsub_s.h	riscv/insns/fmsub_s.h	1;"	F
fmul_d.cc	build/fmul_d.cc	1;"	F
fmul_d.h	riscv/insns/fmul_d.h	1;"	F
fmul_q.cc	build/fmul_q.cc	1;"	F
fmul_q.h	riscv/insns/fmul_q.h	1;"	F
fmul_s.cc	build/fmul_s.cc	1;"	F
fmul_s.h	riscv/insns/fmul_s.h	1;"	F
fmv_d_x.cc	build/fmv_d_x.cc	1;"	F
fmv_d_x.h	riscv/insns/fmv_d_x.h	1;"	F
fmv_w_x.cc	build/fmv_w_x.cc	1;"	F
fmv_w_x.h	riscv/insns/fmv_w_x.h	1;"	F
fmv_x_d.cc	build/fmv_x_d.cc	1;"	F
fmv_x_d.h	riscv/insns/fmv_x_d.h	1;"	F
fmv_x_w.cc	build/fmv_x_w.cc	1;"	F
fmv_x_w.h	riscv/insns/fmv_x_w.h	1;"	F
fnmadd_d.cc	build/fnmadd_d.cc	1;"	F
fnmadd_d.h	riscv/insns/fnmadd_d.h	1;"	F
fnmadd_q.cc	build/fnmadd_q.cc	1;"	F
fnmadd_q.h	riscv/insns/fnmadd_q.h	1;"	F
fnmadd_s.cc	build/fnmadd_s.cc	1;"	F
fnmadd_s.h	riscv/insns/fnmadd_s.h	1;"	F
fnmsub_d.cc	build/fnmsub_d.cc	1;"	F
fnmsub_d.h	riscv/insns/fnmsub_d.h	1;"	F
fnmsub_q.cc	build/fnmsub_q.cc	1;"	F
fnmsub_q.h	riscv/insns/fnmsub_q.h	1;"	F
fnmsub_s.cc	build/fnmsub_s.cc	1;"	F
fnmsub_s.h	riscv/insns/fnmsub_s.h	1;"	F
fork_spike	spike_main/xspike.cc	/^static pid_t fork_spike(int tty_fd, int argc, char** argv)$/;"	f	file:
fork_xterm	spike_main/xspike.cc	/^static pid_t fork_xterm(int* tty_fd)$/;"	f	file:
fpr	riscv/interactive.cc	/^union fpr$/;"	u	file:
fpr_name	riscv/regnames.cc	/^const char* fpr_name[] = {$/;"	v
fracF128UI64	softfloat/internals.h	182;"	d
fracF128UI96	softfloat/internals.h	253;"	d
fracF16UI	softfloat/internals.h	89;"	d
fracF32UI	softfloat/internals.h	110;"	d
fracF64UI	softfloat/internals.h	131;"	d
frd	spike_main/disasm.cc	/^} frd;$/;"	v	typeref:struct:__anon28
freg	riscv/decode.h	/^inline freg_t freg(float128_t f) { return f; }$/;"	f
freg	riscv/decode.h	/^inline freg_t freg(float32_t f) { return { ((uint64_t)-1 << 32) | f.v, (uint64_t)-1 }; }$/;"	f
freg	riscv/decode.h	/^inline freg_t freg(float64_t f) { return { f.v, (uint64_t)-1 }; }$/;"	f
freg_t	riscv/decode.h	/^typedef float128_t freg_t;$/;"	t
frm	riscv/processor.h	/^  uint32_t frm;$/;"	m	struct:state_t
frs1	spike_main/disasm.cc	/^} frs1;$/;"	v	typeref:struct:__anon29
frs2	spike_main/disasm.cc	/^} frs2;$/;"	v	typeref:struct:__anon30
frs3	spike_main/disasm.cc	/^} frs3;$/;"	v	typeref:struct:__anon31
fsd	riscv/opcodes.h	/^static uint32_t fsd(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
fsd.cc	build/fsd.cc	1;"	F
fsd.h	riscv/insns/fsd.h	1;"	F
fsgnj128	riscv/decode.h	/^inline freg_t fsgnj128(freg_t a, freg_t b, bool n, bool x)$/;"	f
fsgnj32	riscv/decode.h	244;"	d
fsgnj64	riscv/decode.h	246;"	d
fsgnj_d.cc	build/fsgnj_d.cc	1;"	F
fsgnj_d.h	riscv/insns/fsgnj_d.h	1;"	F
fsgnj_q.cc	build/fsgnj_q.cc	1;"	F
fsgnj_q.h	riscv/insns/fsgnj_q.h	1;"	F
fsgnj_s.cc	build/fsgnj_s.cc	1;"	F
fsgnj_s.h	riscv/insns/fsgnj_s.h	1;"	F
fsgnjn_d.cc	build/fsgnjn_d.cc	1;"	F
fsgnjn_d.h	riscv/insns/fsgnjn_d.h	1;"	F
fsgnjn_q.cc	build/fsgnjn_q.cc	1;"	F
fsgnjn_q.h	riscv/insns/fsgnjn_q.h	1;"	F
fsgnjn_s.cc	build/fsgnjn_s.cc	1;"	F
fsgnjn_s.h	riscv/insns/fsgnjn_s.h	1;"	F
fsgnjx_d.cc	build/fsgnjx_d.cc	1;"	F
fsgnjx_d.h	riscv/insns/fsgnjx_d.h	1;"	F
fsgnjx_q.cc	build/fsgnjx_q.cc	1;"	F
fsgnjx_q.h	riscv/insns/fsgnjx_q.h	1;"	F
fsgnjx_s.cc	build/fsgnjx_s.cc	1;"	F
fsgnjx_s.h	riscv/insns/fsgnjx_s.h	1;"	F
fsq.cc	build/fsq.cc	1;"	F
fsq.h	riscv/insns/fsq.h	1;"	F
fsqrt_d.cc	build/fsqrt_d.cc	1;"	F
fsqrt_d.h	riscv/insns/fsqrt_d.h	1;"	F
fsqrt_q.cc	build/fsqrt_q.cc	1;"	F
fsqrt_q.h	riscv/insns/fsqrt_q.h	1;"	F
fsqrt_s.cc	build/fsqrt_s.cc	1;"	F
fsqrt_s.h	riscv/insns/fsqrt_s.h	1;"	F
fsub_d.cc	build/fsub_d.cc	1;"	F
fsub_d.h	riscv/insns/fsub_d.h	1;"	F
fsub_q.cc	build/fsub_q.cc	1;"	F
fsub_q.h	riscv/insns/fsub_q.h	1;"	F
fsub_s.cc	build/fsub_s.cc	1;"	F
fsub_s.h	riscv/insns/fsub_s.h	1;"	F
fsw	riscv/opcodes.h	/^static uint32_t fsw(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
fsw.cc	build/fsw.cc	1;"	F
fsw.h	riscv/insns/fsw.h	1;"	F
func	riscv/mmu.h	/^  insn_func_t func;$/;"	m	struct:insn_fetch_t
funct	riscv/rocc.h	/^  unsigned funct : 7;$/;"	m	struct:rocc_insn_t
gen_icache	riscv/gen_icache	1;"	F
get_core	riscv/interactive.cc	/^processor_t *sim_t::get_core(const std::string& i)$/;"	f	class:sim_t
get_core	riscv/sim.h	/^  processor_t* get_core(size_t i) { return procs.at(i); }$/;"	f	class:sim_t
get_csr	riscv/processor.cc	/^reg_t processor_t::get_csr(int which)$/;"	f	class:processor_t
get_disasms	riscv/rocc.cc	/^std::vector<disasm_insn_t*> rocc_t::get_disasms()$/;"	f	class:rocc_t
get_disassembler	riscv/processor.h	/^  const disassembler_t* get_disassembler() { return disassembler; }$/;"	f	class:processor_t
get_dts	riscv/sim.h	/^  const char* get_dts() { if (dts.empty()) reset(); return dts.c_str(); }$/;"	f	class:sim_t
get_extension	riscv/processor.h	/^  extension_t* get_extension() { return ext; }$/;"	f	class:processor_t
get_field	riscv/decode.h	182;"	d
get_flen	riscv/processor.h	/^  unsigned get_flen() {$/;"	f	class:processor_t
get_freg	riscv/interactive.cc	/^freg_t sim_t::get_freg(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_insn_list	build/riscv.mk	/^get_insn_list = $(shell grep ^DECLARE_INSN $(1) | sed 's\/DECLARE_INSN(\\(.*\\),.*,.*)\/\\1\/')$/;"	m
get_instructions	riscv/rocc.cc	/^std::vector<insn_desc_t> rocc_t::get_instructions()$/;"	f	class:rocc_t
get_isa_string	riscv/processor.h	/^  std::string get_isa_string() { return isa_string; }$/;"	f	class:processor_t
get_mask	riscv/disasm.h	/^  uint32_t get_mask() const { return mask; }$/;"	f	class:disasm_insn_t
get_match	riscv/disasm.h	/^  uint32_t get_match() const { return match; }$/;"	f	class:disasm_insn_t
get_max_xlen	riscv/processor.h	/^  unsigned get_max_xlen() { return max_xlen; }$/;"	f	class:processor_t
get_mem	riscv/interactive.cc	/^reg_t sim_t::get_mem(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_mmu	riscv/processor.h	/^  mmu_t* get_mmu() { return mmu; }$/;"	f	class:processor_t
get_opcode	build/riscv.mk	/^get_opcode = $(shell grep ^DECLARE_INSN.*\\\\\\<$(2)\\\\\\> $(1) | sed 's\/DECLARE_INSN(.*,\\(.*\\),.*)\/\\1\/')$/;"	m
get_pc	riscv/interactive.cc	/^reg_t sim_t::get_pc(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_reg	riscv/interactive.cc	/^reg_t sim_t::get_reg(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_state	riscv/processor.h	/^  state_t* get_state() { return &state; }$/;"	f	class:processor_t
get_tval	riscv/trap.h	/^  virtual reg_t get_tval() { return 0; }$/;"	f	class:trap_t
get_xlen	riscv/processor.h	/^  unsigned get_xlen() { return xlen; }$/;"	f	class:processor_t
going	debug_rom/debug_rom.S	/^going:$/;"	l
greater	riscv/insns/fmax_d.h	/^bool greater = f64_lt_quiet(f64(FRS2), f64(FRS1)) ||$/;"	v
greater	riscv/insns/fmax_q.h	/^bool greater = f128_lt_quiet(f128(FRS2), f128(FRS1)) ||$/;"	v
greater	riscv/insns/fmax_s.h	/^bool greater = f32_lt_quiet(f32(FRS2), f32(FRS1)) ||$/;"	v
h	riscv/processor.h	/^  bool h;$/;"	m	struct:__anon19
halt	riscv/processor.h	/^  bool halt;$/;"	m	struct:__anon16
halt_on_reset	riscv/processor.h	/^  bool halt_on_reset;$/;"	m	class:processor_t
halt_request	riscv/processor.h	/^  bool halt_request;$/;"	m	class:processor_t
halted	riscv/debug_module.h	/^    bool halted[1024];$/;"	m	class:debug_module_t
halted	riscv/processor.h	/^  bool halted() { return state.dcsr.cause ? true : false; }$/;"	f	class:processor_t
haltreq	riscv/debug_module.h	/^  bool haltreq;$/;"	m	struct:__anon9
handle_signal	riscv/sim.cc	/^static void handle_signal(int sig)$/;"	f	file:
hartreset	riscv/debug_module.h	/^  bool hartreset;$/;"	m	struct:__anon9
hartsel	riscv/debug_module.h	/^  unsigned hartsel;$/;"	m	struct:__anon9
hartsellen	riscv/debug_module.h	/^    static const unsigned hartsellen = 10;$/;"	m	class:debug_module_t
has_tval	riscv/trap.h	/^  virtual bool has_tval() { return false; }$/;"	f	class:trap_t
have_reservation	riscv/insns/sc_d.h	/^bool have_reservation = MMU.check_load_reservation(RS1);$/;"	v
have_reservation	riscv/insns/sc_w.h	/^bool have_reservation = MMU.check_load_reservation(RS1);$/;"	v
havereset	riscv/debug_module.h	/^    bool havereset[1024];$/;"	m	class:debug_module_t
help	riscv/cachesim.cc	/^static void help()$/;"	f	file:
help	spike_main/spike.cc	/^static void help()$/;"	f	file:
histogram_enabled	riscv/processor.h	/^  bool histogram_enabled;$/;"	m	class:processor_t
histogram_enabled	riscv/sim.h	/^  bool histogram_enabled; \/\/ provide a histogram of PCs$/;"	m	class:sim_t
hook	riscv/memtracer.h	/^  void hook(memtracer_t* h)$/;"	f	class:memtracer_list_t
host	riscv/sim.h	/^  context_t* host;$/;"	m	class:sim_t
host_offset	riscv/mmu.h	/^  char* host_offset;$/;"	m	struct:tlb_entry_t
i	riscv/rocc.h	/^  insn_t i;$/;"	m	union:rocc_insn_union_t
i32_fromNaN	softfloat/specialize.h	63;"	d
i32_fromNegOverflow	softfloat/specialize.h	62;"	d
i32_fromPosOverflow	softfloat/specialize.h	61;"	d
i32_to_f128	softfloat/i32_to_f128.c	/^float128_t i32_to_f128( int32_t a )$/;"	f
i32_to_f128.c	softfloat/i32_to_f128.c	1;"	F
i32_to_f16	softfloat/i32_to_f16.c	/^float16_t i32_to_f16( int32_t a )$/;"	f
i32_to_f16.c	softfloat/i32_to_f16.c	1;"	F
i32_to_f32	softfloat/i32_to_f32.c	/^float32_t i32_to_f32( int32_t a )$/;"	f
i32_to_f32.c	softfloat/i32_to_f32.c	1;"	F
i32_to_f64	softfloat/i32_to_f64.c	/^float64_t i32_to_f64( int32_t a )$/;"	f
i32_to_f64.c	softfloat/i32_to_f64.c	1;"	F
i64_fromNaN	softfloat/specialize.h	74;"	d
i64_fromNegOverflow	softfloat/specialize.h	73;"	d
i64_fromPosOverflow	softfloat/specialize.h	72;"	d
i64_to_f128	softfloat/i64_to_f128.c	/^float128_t i64_to_f128( int64_t a )$/;"	f
i64_to_f128.c	softfloat/i64_to_f128.c	1;"	F
i64_to_f16	softfloat/i64_to_f16.c	/^float16_t i64_to_f16( int64_t a )$/;"	f
i64_to_f16.c	softfloat/i64_to_f16.c	1;"	F
i64_to_f32	softfloat/i64_to_f32.c	/^float32_t i64_to_f32( int64_t a )$/;"	f
i64_to_f32.c	softfloat/i64_to_f32.c	1;"	F
i64_to_f64	softfloat/i64_to_f64.c	/^float64_t i64_to_f64( int64_t a )$/;"	f
i64_to_f64.c	softfloat/i64_to_f64.c	1;"	F
i_imm	riscv/decode.h	/^  int64_t i_imm() { return int64_t(b) >> 20; }$/;"	f	class:insn_t
icache	riscv/mmu.h	/^  icache_entry_t icache[ICACHE_ENTRIES];$/;"	m	class:mmu_t
icache.h	build/icache.h	1;"	F
icache_entries	build/riscv.mk	/^icache_entries := `grep "ICACHE_ENTRIES =" $(src_dir)\/riscv\/mmu.h | sed 's\/.* = \\(.*\\);\/\\1\/'`$/;"	m
icache_entry_t	riscv/mmu.h	/^struct icache_entry_t {$/;"	s
icache_index	riscv/mmu.h	/^  inline size_t icache_index(reg_t addr)$/;"	f	class:mmu_t
icache_sim_t	riscv/cachesim.h	/^  icache_sim_t(const char* config) : cache_memtracer_t(config, "I$") {}$/;"	f	class:icache_sim_t
icache_sim_t	riscv/cachesim.h	/^class icache_sim_t : public cache_memtracer_t$/;"	c
id	riscv/processor.h	/^  uint32_t id;$/;"	m	class:processor_t
idcode	riscv/jtag_dtm.h	/^  static const unsigned idcode = 0xdeadbeef;$/;"	m	class:jtag_dtm_t
idle	riscv/sim.cc	/^void sim_t::idle()$/;"	f	class:sim_t
idx_shift	riscv/cachesim.h	/^  size_t idx_shift;$/;"	m	class:cache_sim_t
idxbits	riscv/mmu.h	/^  int idxbits;$/;"	m	struct:vm_info
illegal_instruction	riscv/extension.cc	/^void extension_t::illegal_instruction()$/;"	f	class:extension_t
illegal_instruction	riscv/processor.cc	/^reg_t illegal_instruction(processor_t* p, insn_t insn, reg_t pc)$/;"	f
imm	spike_main/disasm.cc	/^} imm;$/;"	v	typeref:struct:__anon33
imm_sign	riscv/decode.h	/^  uint64_t imm_sign() { return xs(63, 1); }$/;"	f	class:insn_t
impebreak	riscv/debug_module.h	/^  bool impebreak;$/;"	m	struct:__anon10
increment	riscv/clint.cc	/^void clint_t::increment(reg_t inc)$/;"	f	class:clint_t
index	riscv/mmu.h	/^    int index;$/;"	m	class:trigger_matched_t
indexMultiword	softfloat/primitiveTypes.h	66;"	d
indexMultiword	softfloat/primitiveTypes.h	77;"	d
indexMultiwordHi	softfloat/primitiveTypes.h	67;"	d
indexMultiwordHi	softfloat/primitiveTypes.h	78;"	d
indexMultiwordHiBut	softfloat/primitiveTypes.h	69;"	d
indexMultiwordHiBut	softfloat/primitiveTypes.h	80;"	d
indexMultiwordLo	softfloat/primitiveTypes.h	68;"	d
indexMultiwordLo	softfloat/primitiveTypes.h	79;"	d
indexMultiwordLoBut	softfloat/primitiveTypes.h	70;"	d
indexMultiwordLoBut	softfloat/primitiveTypes.h	81;"	d
indexWord	softfloat/primitiveTypes.h	63;"	d
indexWord	softfloat/primitiveTypes.h	74;"	d
indexWordHi	softfloat/primitiveTypes.h	64;"	d
indexWordHi	softfloat/primitiveTypes.h	75;"	d
indexWordLo	softfloat/primitiveTypes.h	65;"	d
indexWordLo	softfloat/primitiveTypes.h	76;"	d
init	riscv/cachesim.cc	/^void cache_sim_t::init()$/;"	f	class:cache_sim_t
init_detectTininess	softfloat/specialize.h	52;"	d
insn	riscv/mmu.h	/^  insn_t insn;$/;"	m	struct:insn_fetch_t
insn_bits_t	riscv/decode.h	/^typedef uint64_t insn_bits_t;$/;"	t
insn_desc_t	riscv/processor.h	/^struct insn_desc_t$/;"	s
insn_fetch_t	riscv/mmu.h	/^struct insn_fetch_t$/;"	s
insn_func_t	riscv/processor.h	/^typedef reg_t (*insn_func_t)(processor_t*, insn_t, reg_t);$/;"	t
insn_length	riscv/decode.h	57;"	d
insn_list.h	build/insn_list.h	1;"	F
insn_t	riscv/decode.h	/^  insn_t(insn_bits_t bits) : b(bits) {}$/;"	f	class:insn_t
insn_t	riscv/decode.h	/^class insn_t$/;"	c
insn_template.cc	riscv/insn_template.cc	1;"	F
insn_template.h	riscv/insn_template.h	1;"	F
install.sh	scripts/install.sh	1;"	F
install_exes_dir	build/Makefile	/^install_exes_dir := $(INSTALLDIR)\/bin$/;"	m
install_hdrs_dir	build/Makefile	/^install_hdrs_dir := $(INSTALLDIR)\/include\/$(project_name)$/;"	m
install_libs_dir	build/Makefile	/^install_libs_dir := $(INSTALLDIR)\/lib$/;"	m
instructions	riscv/processor.h	/^  std::vector<insn_desc_t> instructions;$/;"	m	class:processor_t
interactive	riscv/interactive.cc	/^void sim_t::interactive()$/;"	f	class:sim_t
interactive.cc	riscv/interactive.cc	1;"	F
interactive_freg	riscv/interactive.cc	/^void sim_t::interactive_freg(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_fregd	riscv/interactive.cc	/^void sim_t::interactive_fregd(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_fregs	riscv/interactive.cc	/^void sim_t::interactive_fregs(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_help	riscv/interactive.cc	/^void sim_t::interactive_help(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_mem	riscv/interactive.cc	/^void sim_t::interactive_mem(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_pc	riscv/interactive.cc	/^void sim_t::interactive_pc(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_quit	riscv/interactive.cc	/^void sim_t::interactive_quit(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_reg	riscv/interactive.cc	/^void sim_t::interactive_reg(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_run	riscv/interactive.cc	/^void sim_t::interactive_run(const std::string& cmd, const std::vector<std::string>& args, bool noisy)$/;"	f	class:sim_t
interactive_run_noisy	riscv/interactive.cc	/^void sim_t::interactive_run_noisy(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_run_silent	riscv/interactive.cc	/^void sim_t::interactive_run_silent(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_str	riscv/interactive.cc	/^void sim_t::interactive_str(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_until	riscv/interactive.cc	/^void sim_t::interactive_until(const std::string& cmd, const std::vector<std::string>& args, bool noisy)$/;"	f	class:sim_t
interactive_until_noisy	riscv/interactive.cc	/^void sim_t::interactive_until_noisy(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_until_silent	riscv/interactive.cc	/^void sim_t::interactive_until_silent(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interested_in_range	riscv/cachesim.h	/^  bool interested_in_range(uint64_t begin, uint64_t end, access_type type)$/;"	f	class:dcache_sim_t
interested_in_range	riscv/cachesim.h	/^  bool interested_in_range(uint64_t begin, uint64_t end, access_type type)$/;"	f	class:icache_sim_t
interested_in_range	riscv/memtracer.h	/^  bool interested_in_range(uint64_t begin, uint64_t end, access_type type)$/;"	f	class:memtracer_list_t
internals.h	softfloat/internals.h	1;"	F
internals_h	softfloat/internals.h	38;"	d
interrupt	tests/testlib.py	/^    def interrupt(self):$/;"	m	class:Gdb
invalid_pc	riscv/decode.h	226;"	d
ir	riscv/jtag_dtm.h	/^    uint32_t ir;$/;"	m	class:jtag_dtm_t
ir_length	riscv/jtag_dtm.h	/^    const unsigned ir_length = 5;$/;"	m	class:jtag_dtm_t
isBoxedF32	riscv/decode.h	229;"	d
isBoxedF64	riscv/decode.h	231;"	d
isNaNExtF80UI	softfloat/internals.h	154;"	d
isNaNF128	riscv/decode.h	249;"	d
isNaNF128UI	softfloat/internals.h	185;"	d
isNaNF16UI	softfloat/internals.h	92;"	d
isNaNF32UI	softfloat/internals.h	113;"	d
isNaNF64UI	softfloat/internals.h	134;"	d
is_dirty_enabled	riscv/mmu.h	/^  int is_dirty_enabled()$/;"	f	class:mmu_t
is_misaligned_enabled	riscv/mmu.h	/^  int is_misaligned_enabled()$/;"	f	class:mmu_t
isa_string	riscv/processor.h	/^  std::string isa_string;$/;"	m	class:processor_t
jal	riscv/opcodes.h	/^static uint32_t jal(unsigned int rd, uint32_t imm) {$/;"	f
jal.cc	build/jal.cc	1;"	F
jal.h	riscv/insns/jal.h	1;"	F
jalr.cc	build/jalr.cc	1;"	F
jalr.h	riscv/insns/jalr.h	1;"	F
jtag_dtm.cc	riscv/jtag_dtm.cc	1;"	F
jtag_dtm.h	riscv/jtag_dtm.h	1;"	F
jtag_dtm_t	riscv/jtag_dtm.cc	/^jtag_dtm_t::jtag_dtm_t(debug_module_t *dm) :$/;"	f	class:jtag_dtm_t
jtag_dtm_t	riscv/jtag_dtm.h	/^class jtag_dtm_t$/;"	c
jtag_state_t	riscv/jtag_dtm.h	/^} jtag_state_t;$/;"	t	typeref:enum:__anon14
jump_target	spike_main/disasm.cc	/^} jump_target;$/;"	v	typeref:struct:__anon38
last_bits	riscv/processor.h	/^  uint64_t last_pc, last_bits, executions;$/;"	m	class:processor_t
last_inst_flen	riscv/processor.h	/^  int last_inst_flen;$/;"	m	struct:state_t
last_inst_priv	riscv/processor.h	/^  reg_t last_inst_priv;$/;"	m	struct:state_t
last_inst_xlen	riscv/processor.h	/^  int last_inst_xlen;$/;"	m	struct:state_t
last_pc	riscv/processor.h	/^  uint64_t last_pc, last_bits, executions;$/;"	m	class:processor_t
lb	riscv/opcodes.h	/^static uint32_t lb(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
lb.cc	build/lb.cc	1;"	F
lb.h	riscv/insns/lb.h	1;"	F
lbu.cc	build/lbu.cc	1;"	F
lbu.h	riscv/insns/lbu.h	1;"	F
ld	riscv/opcodes.h	/^static uint32_t ld(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
ld.cc	build/ld.cc	1;"	F
ld.h	riscv/insns/ld.h	1;"	F
legalize_privilege	riscv/processor.cc	/^reg_t processor_t::legalize_privilege(reg_t prv)$/;"	f	class:processor_t
len	riscv/devices.h	/^  size_t len;$/;"	m	class:mem_t
length	riscv/decode.h	/^  int length() { return insn_length(b); }$/;"	f	class:insn_t
less	riscv/insns/fmin_d.h	/^bool less = f64_lt_quiet(f64(FRS1), f64(FRS2)) ||$/;"	v
less	riscv/insns/fmin_q.h	/^bool less = f128_lt_quiet(f128(FRS1), f128(FRS2)) ||$/;"	v
less	riscv/insns/fmin_s.h	/^bool less = f32_lt_quiet(f32(FRS1), f32(FRS2)) ||$/;"	v
levels	riscv/mmu.h	/^  int levels;$/;"	m	struct:vm_info
lfsr	riscv/cachesim.h	/^  lfsr_t lfsr;$/;"	m	class:cache_sim_t
lfsr_t	riscv/cachesim.h	/^  lfsr_t() : reg(1) {}$/;"	f	class:lfsr_t
lfsr_t	riscv/cachesim.h	/^  lfsr_t(const lfsr_t& lfsr) : reg(lfsr.reg) {}$/;"	f	class:lfsr_t
lfsr_t	riscv/cachesim.h	/^class lfsr_t$/;"	c
lh	riscv/opcodes.h	/^static uint32_t lh(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
lh.cc	build/lh.cc	1;"	F
lh.h	riscv/insns/lh.h	1;"	F
lhs	riscv/insns/div.h	/^  WRITE_RD(lhs);$/;"	v
lhs	riscv/insns/div.h	/^sreg_t lhs = sext_xlen(RS1);$/;"	v
lhs	riscv/insns/divu.h	/^reg_t lhs = zext_xlen(RS1);$/;"	v
lhs	riscv/insns/divuw.h	/^reg_t lhs = zext32(RS1);$/;"	v
lhs	riscv/insns/divw.h	/^sreg_t lhs = sext32(RS1);$/;"	v
lhs	riscv/insns/rem.h	/^  WRITE_RD(lhs);$/;"	v
lhs	riscv/insns/rem.h	/^sreg_t lhs = sext_xlen(RS1);$/;"	v
lhs	riscv/insns/remu.h	/^reg_t lhs = zext_xlen(RS1);$/;"	v
lhs	riscv/insns/remuw.h	/^reg_t lhs = zext32(RS1);$/;"	v
lhs	riscv/insns/remw.h	/^  WRITE_RD(lhs);$/;"	v
lhs	riscv/insns/remw.h	/^sreg_t lhs = sext32(RS1);$/;"	v
lhu.cc	build/lhu.cc	1;"	F
lhu.h	riscv/insns/lhu.h	1;"	F
likely	riscv/common.h	6;"	d
linear_evict_cache_sim_t	riscv/cachesim.cc	/^linear_evict_cache_sim_t::linear_evict_cache_sim_t(size_t sets,$/;"	f	class:linear_evict_cache_sim_t
linear_evict_cache_sim_t	riscv/cachesim.h	/^class linear_evict_cache_sim_t : public cache_sim_t$/;"	c
linesz	riscv/cachesim.h	/^  size_t linesz;$/;"	m	class:cache_sim_t
list	riscv/memtracer.h	/^  std::vector<memtracer_t*> list;$/;"	m	class:memtracer_list_t
load	riscv/clint.cc	/^bool clint_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:clint_t
load	riscv/debug_module.cc	/^bool debug_module_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:debug_module_t
load	riscv/devices.cc	/^bool bus_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:bus_t
load	riscv/devices.h	/^  bool load(reg_t addr, size_t len, uint8_t* bytes) { return false; }$/;"	f	class:mem_t
load	riscv/processor.cc	/^bool processor_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:processor_t
load	riscv/processor.h	/^  bool load;$/;"	m	struct:__anon19
load	riscv/rom.cc	/^bool rom_device_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:rom_device_t
load_address	spike_main/disasm.cc	/^} load_address;$/;"	v	typeref:struct:__anon22
load_float128	riscv/mmu.h	/^  float128_t load_float128(reg_t addr)$/;"	f	class:mmu_t
load_func	riscv/mmu.h	82;"	d
load_insn	riscv/mmu.h	/^  inline insn_fetch_t load_insn(reg_t addr)$/;"	f	class:mmu_t
load_reservation_address	riscv/mmu.h	/^  reg_t load_reservation_address;$/;"	m	class:mmu_t
load_slow_path	riscv/mmu.cc	/^void mmu_t::load_slow_path(reg_t addr, reg_t len, uint8_t* bytes)$/;"	f	class:mmu_t
log	riscv/cachesim.h	/^  bool log;$/;"	m	class:cache_sim_t
log	riscv/sim.h	/^  bool log;$/;"	m	class:sim_t
log_reg_write	riscv/processor.h	/^  commit_log_reg_t log_reg_write;$/;"	m	struct:state_t
lookup	spike_main/disasm.cc	/^const disasm_insn_t* disassembler_t::lookup(insn_t insn) const$/;"	f	class:disassembler_t
lr_d.cc	build/lr_d.cc	1;"	F
lr_d.h	riscv/insns/lr_d.h	1;"	F
lr_w.cc	build/lr_w.cc	1;"	F
lr_w.h	riscv/insns/lr_w.h	1;"	F
lui.cc	build/lui.cc	1;"	F
lui.h	riscv/insns/lui.h	1;"	F
lw	riscv/opcodes.h	/^static uint32_t lw(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
lw.cc	build/lw.cc	1;"	F
lw.h	riscv/insns/lw.h	1;"	F
lwu.cc	build/lwu.cc	1;"	F
lwu.h	riscv/insns/lwu.h	1;"	F
m	riscv/processor.h	/^  bool m;$/;"	m	struct:__anon19
main	dummy_rocc/dummy_rocc_test.c	/^int main() {$/;"	f
main	riscv/sim.cc	/^void sim_t::main()$/;"	f	class:sim_t
main	scripts/config.guess	/^		main()$/;"	f
main	scripts/config.guess	/^	main ()$/;"	f
main	scripts/config.guess	/^main ()$/;"	f
main	spike_main/spike-dasm.cc	/^int main(int argc, char** argv)$/;"	f
main	spike_main/spike.cc	/^int main(int argc, char** argv)$/;"	f
main	spike_main/termios-xspike.cc	/^int main()$/;"	f
main	spike_main/xspike.cc	/^int main(int argc, char** argv)$/;"	f
main	tests/ebreak.s	/^main:$/;"	l
make_dtb	riscv/sim.cc	/^void sim_t::make_dtb()$/;"	f	class:sim_t
make_dts	riscv/dts.cc	/^std::string make_dts(size_t insns_per_rtc_tick, size_t cpu_hz,$/;"	f
make_mems	spike_main/spike.cc	/^static std::vector<std::pair<reg_t, mem_t*>> make_mems(const char* arg)$/;"	f	file:
mask	riscv/disasm.h	/^  uint32_t mask;$/;"	m	class:disasm_insn_t
mask	riscv/processor.h	/^  insn_bits_t mask;$/;"	m	struct:insn_desc_t
maskmax	riscv/processor.h	/^  uint8_t maskmax;$/;"	m	struct:__anon19
match	riscv/disasm.h	/^  uint32_t match;$/;"	m	class:disasm_insn_t
match	riscv/processor.h	/^  insn_bits_t match;$/;"	m	struct:insn_desc_t
match	riscv/processor.h	/^  mcontrol_match_t match;$/;"	m	struct:__anon19
matched_trigger	riscv/mmu.h	/^  trigger_matched_t *matched_trigger;$/;"	m	class:mmu_t
max_bus_master_bits	riscv/debug_module.h	/^    unsigned max_bus_master_bits;$/;"	m	class:debug_module_t
max_isa	riscv/processor.h	/^  reg_t max_isa;$/;"	m	class:processor_t
max_xlen	riscv/processor.h	/^  unsigned max_xlen;$/;"	m	class:processor_t
mcause	riscv/processor.h	/^  reg_t mcause;$/;"	m	struct:state_t
mcontrol	riscv/processor.h	/^  mcontrol_t mcontrol[num_triggers];$/;"	m	struct:state_t
mcontrol_action_t	riscv/processor.h	/^} mcontrol_action_t;$/;"	t	typeref:enum:__anon17
mcontrol_match_t	riscv/processor.h	/^} mcontrol_match_t;$/;"	t	typeref:enum:__anon18
mcontrol_t	riscv/processor.h	/^} mcontrol_t;$/;"	t	typeref:struct:__anon19
mcounteren	riscv/processor.h	/^  uint32_t mcounteren;$/;"	m	struct:state_t
medeleg	riscv/processor.h	/^  reg_t medeleg;$/;"	m	struct:state_t
mem_t	riscv/devices.h	/^  mem_t(size_t size) : len(size) {$/;"	f	class:mem_t
mem_t	riscv/devices.h	/^class mem_t : public abstract_device_t {$/;"	c
mem_trap_t	riscv/trap.h	/^  mem_trap_t(reg_t which, reg_t tval)$/;"	f	class:mem_trap_t
mem_trap_t	riscv/trap.h	/^class mem_trap_t : public trap_t$/;"	c
mems	riscv/sim.h	/^  std::vector<std::pair<reg_t, mem_t*>> mems;$/;"	m	class:sim_t
memtracer.h	riscv/memtracer.h	1;"	F
memtracer_list_t	riscv/memtracer.h	/^class memtracer_list_t : public memtracer_t$/;"	c
memtracer_t	riscv/memtracer.h	/^  memtracer_t() {}$/;"	f	class:memtracer_t
memtracer_t	riscv/memtracer.h	/^class memtracer_t$/;"	c
mepc	riscv/processor.h	/^  reg_t mepc;$/;"	m	struct:state_t
mideleg	riscv/processor.h	/^  reg_t mideleg;$/;"	m	struct:state_t
mie	riscv/processor.h	/^  reg_t mie;$/;"	m	struct:state_t
minstret	riscv/processor.h	/^  reg_t minstret;$/;"	m	struct:state_t
mip	riscv/processor.h	/^  reg_t mip;$/;"	m	struct:state_t
misa	riscv/processor.h	/^  reg_t misa;$/;"	m	struct:state_t
misaligned_load	riscv/mmu.h	/^  inline reg_t misaligned_load(reg_t addr, size_t size)$/;"	f	class:mmu_t
misaligned_store	riscv/mmu.h	/^  inline void misaligned_store(reg_t addr, reg_t data, size_t size)$/;"	f	class:mmu_t
miss_handler	riscv/cachesim.h	/^  cache_sim_t* miss_handler;$/;"	m	class:cache_sim_t
mk-install-dirs.sh	scripts/mk-install-dirs.sh	1;"	F
mmio_load	riscv/sim.cc	/^bool sim_t::mmio_load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:sim_t
mmio_store	riscv/sim.cc	/^bool sim_t::mmio_store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:sim_t
mmu	riscv/processor.h	/^  mmu_t* mmu; \/\/ main memory is always accessed via the mmu$/;"	m	class:processor_t
mmu.cc	riscv/mmu.cc	1;"	F
mmu.h	riscv/mmu.h	1;"	F
mmu_t	riscv/mmu.cc	/^mmu_t::mmu_t(simif_t* sim, processor_t* proc)$/;"	f	class:mmu_t
mmu_t	riscv/mmu.h	/^class mmu_t$/;"	c
mret.cc	build/mret.cc	1;"	F
mret.h	riscv/insns/mret.h	1;"	F
mscratch	riscv/processor.h	/^  reg_t mscratch;$/;"	m	struct:state_t
msip_t	riscv/devices.h	/^  typedef uint32_t msip_t;$/;"	t	class:clint_t
mstatus	riscv/processor.h	/^  reg_t mstatus;$/;"	m	struct:state_t
mtime	riscv/devices.h	/^  mtime_t mtime;$/;"	m	class:clint_t
mtime_t	riscv/devices.h	/^  typedef uint64_t mtime_t;$/;"	t	class:clint_t
mtimecmp	riscv/devices.h	/^  std::vector<mtimecmp_t> mtimecmp;$/;"	m	class:clint_t
mtimecmp_t	riscv/devices.h	/^  typedef uint64_t mtimecmp_t;$/;"	t	class:clint_t
mtval	riscv/processor.h	/^  reg_t mtval;$/;"	m	struct:state_t
mtvec	riscv/processor.h	/^  reg_t mtvec;$/;"	m	struct:state_t
mul.cc	build/mul.cc	1;"	F
mul.h	riscv/insns/mul.h	1;"	F
mulh	riscv/mulhi.h	/^inline int64_t mulh(int64_t a, int64_t b)$/;"	f
mulh.cc	build/mulh.cc	1;"	F
mulh.h	riscv/insns/mulh.h	1;"	F
mulhi.h	riscv/mulhi.h	1;"	F
mulhsu	riscv/mulhi.h	/^inline int64_t mulhsu(int64_t a, uint64_t b)$/;"	f
mulhsu.cc	build/mulhsu.cc	1;"	F
mulhsu.h	riscv/insns/mulhsu.h	1;"	F
mulhu	riscv/mulhi.h	/^inline uint64_t mulhu(uint64_t a, uint64_t b)$/;"	f
mulhu.cc	build/mulhu.cc	1;"	F
mulhu.h	riscv/insns/mulhu.h	1;"	F
mulw.cc	build/mulw.cc	1;"	F
mulw.h	riscv/insns/mulw.h	1;"	F
n_pmp	riscv/processor.h	/^  static const int n_pmp = 16;$/;"	m	struct:state_t
name	dummy_rocc/dummy_rocc.cc	/^  const char* name() { return "dummy_rocc"; }$/;"	f	class:dummy_rocc_t
name	riscv/cachesim.h	/^  std::string name;$/;"	m	class:cache_sim_t
name	riscv/disasm.h	/^  const char* name;$/;"	m	class:disasm_insn_t
name	riscv/trap.cc	/^const char* trap_t::name()$/;"	f	class:trap_t
ndmreset	riscv/debug_module.h	/^  bool ndmreset;$/;"	m	struct:__anon9
next	riscv/cachesim.h	/^  uint32_t next() { return reg = (reg>>1)^(-(reg&1) & 0xd0000001); }$/;"	f	class:lfsr_t
next	riscv/mmu.h	/^  struct icache_entry_t* next;$/;"	m	struct:icache_entry_t	typeref:struct:icache_entry_t::icache_entry_t
nprocs	riscv/sim.h	/^  unsigned nprocs() const { return procs.size(); }$/;"	f	class:sim_t
num_acc	dummy_rocc/dummy_rocc.cc	/^  static const int num_acc = 4;$/;"	m	class:dummy_rocc_t	file:
num_triggers	riscv/processor.h	/^  static const int num_triggers = 4;$/;"	m	struct:state_t
old	riscv/insns/csrrc.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	riscv/insns/csrrci.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	riscv/insns/csrrs.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	riscv/insns/csrrsi.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	riscv/insns/csrrw.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	riscv/insns/csrrwi.h	/^reg_t old = p->get_csr(csr);$/;"	v
opcode	riscv/rocc.h	/^  unsigned opcode : 7;$/;"	m	struct:rocc_insn_t
opcode_cache	riscv/processor.h	/^  insn_desc_t opcode_cache[OPCODE_CACHE_SIZE];$/;"	m	class:processor_t
opcodes.h	riscv/opcodes.h	1;"	F
operation	riscv/mmu.h	/^    trigger_operation_t operation;$/;"	m	class:trigger_matched_t
operator ==	riscv/disasm.h	/^  bool operator == (insn_t insn) const$/;"	f	class:disasm_insn_t
operator []	riscv/decode.h	/^  const T& operator [] (size_t i) const$/;"	f	class:regfile_t
or.cc	build/or.cc	1;"	F
or.h	riscv/insns/or.h	1;"	F
ori.cc	build/ori.cc	1;"	F
ori.h	riscv/insns/ori.h	1;"	F
p	riscv/extension.h	/^  processor_t* p;$/;"	m	class:extension_t
p	tests/testlib.py	/^    def p(self, obj):$/;"	m	class:Gdb
packToExtF80UI64	softfloat/internals.h	152;"	d
packToF128UI64	softfloat/internals.h	183;"	d
packToF128UI96	softfloat/internals.h	254;"	d
packToF16UI	softfloat/internals.h	90;"	d
packToF32UI	softfloat/internals.h	111;"	d
packToF64UI	softfloat/internals.h	132;"	d
paddr_bits	riscv/processor.cc	/^int processor_t::paddr_bits()$/;"	f	class:processor_t
parse_isa_string	riscv/processor.cc	/^void processor_t::parse_isa_string(const char* str)$/;"	f	class:processor_t
pc	riscv/insns/c_ebreak.h	/^throw trap_breakpoint(pc);$/;"	v
pc	riscv/insns/ebreak.h	/^throw trap_breakpoint(pc);$/;"	v
pc	riscv/processor.h	/^  reg_t pc;$/;"	m	struct:state_t
pc_alignment_mask	riscv/processor.h	/^  reg_t pc_alignment_mask() {$/;"	f	class:processor_t
pc_histogram	riscv/processor.h	/^  std::map<reg_t,uint64_t> pc_histogram;$/;"	m	class:processor_t
perform_abstract_command	riscv/debug_module.cc	/^bool debug_module_t::perform_abstract_command()$/;"	f	class:debug_module_t
platform.h	softfloat/platform.h	1;"	F
pmp_homogeneous	riscv/mmu.cc	/^reg_t mmu_t::pmp_homogeneous(reg_t addr, reg_t len)$/;"	f	class:mmu_t
pmp_ok	riscv/mmu.cc	/^reg_t mmu_t::pmp_ok(reg_t addr, access_type type, reg_t mode)$/;"	f	class:mmu_t
pmpaddr	riscv/processor.h	/^  reg_t pmpaddr[n_pmp];$/;"	m	struct:state_t
pmpcfg	riscv/processor.h	/^  uint8_t pmpcfg[n_pmp];$/;"	m	struct:state_t
prefix	build/Makefile	/^prefix       := \/opt\/riscv$/;"	m
prev_prv	riscv/insns/mret.h	/^reg_t prev_prv = get_field(s, MSTATUS_MPP);$/;"	v
prev_prv	riscv/insns/sret.h	/^reg_t prev_prv = get_field(s, MSTATUS_SPP);$/;"	v
primitiveTypes.h	softfloat/primitiveTypes.h	1;"	F
primitiveTypes_h	softfloat/primitiveTypes.h	38;"	d
primitives.h	softfloat/primitives.h	1;"	F
primitives_h	softfloat/primitives.h	38;"	d
print_stats	riscv/cachesim.cc	/^void cache_sim_t::print_stats()$/;"	f	class:cache_sim_t
proc	riscv/mmu.h	/^  processor_t* proc;$/;"	m	class:mmu_t
proc_reset	riscv/debug_module.cc	/^void debug_module_t::proc_reset(unsigned id)$/;"	f	class:debug_module_t
proc_reset	riscv/sim.cc	/^void sim_t::proc_reset(unsigned id)$/;"	f	class:sim_t
processor.cc	riscv/processor.cc	1;"	F
processor.h	riscv/processor.h	1;"	F
processor_t	riscv/processor.cc	/^processor_t::processor_t(const char* isa, simif_t* sim, uint32_t id,$/;"	f	class:processor_t
processor_t	riscv/processor.h	/^class processor_t : public abstract_device_t$/;"	c
procs	riscv/devices.h	/^  std::vector<processor_t*>& procs;$/;"	m	class:clint_t
procs	riscv/sim.h	/^  std::vector<processor_t*> procs;$/;"	m	class:sim_t
progbufsize	riscv/debug_module.h	/^    unsigned progbufsize;$/;"	m	class:debug_module_t
progbufsize	riscv/debug_module.h	/^  unsigned progbufsize;$/;"	m	struct:__anon11
program_buffer	riscv/debug_module.h	/^    uint8_t *program_buffer;$/;"	m	class:debug_module_t
program_buffer_bytes	riscv/debug_module.h	/^    unsigned program_buffer_bytes;$/;"	m	class:debug_module_t
project_name	build/Makefile	/^project_name := spike$/;"	m
project_ver	build/Makefile	/^  project_ver:=$(shell $(scripts_dir)\/vcs-version.sh $(src_dir))$/;"	m
project_ver	build/Makefile	/^  project_ver:=?$/;"	m
prototypes	configure	/^   function prototypes and stuff, but not '\\xHH' hex character constants.$/;"	f
prv	riscv/processor.h	/^  reg_t prv;    \/\/ TODO: Can this be an enum instead?$/;"	m	struct:state_t
prv	riscv/processor.h	/^  uint8_t prv;$/;"	m	struct:__anon16
ptbase	riscv/mmu.h	/^  reg_t ptbase;$/;"	m	struct:vm_info
ptesize	riscv/mmu.h	/^  int ptesize;$/;"	m	struct:vm_info
r	riscv/interactive.cc	/^  freg_t r;$/;"	m	union:fpr	file:
r	riscv/rocc.h	/^  rocc_insn_t r;$/;"	m	union:rocc_insn_union_t
raise_interrupt	riscv/extension.cc	/^void extension_t::raise_interrupt()$/;"	f	class:extension_t
rd	riscv/decode.h	/^  uint64_t rd() { return x(7, 5); }$/;"	f	class:insn_t
rd	riscv/rocc.h	/^  unsigned rd : 5;$/;"	m	struct:rocc_insn_t
rdcycle	riscv/encoding.h	214;"	d
rdinstret	riscv/encoding.h	215;"	d
rdtime	riscv/encoding.h	213;"	d
read32	riscv/debug_module.cc	/^uint32_t debug_module_t::read32(uint8_t *memory, unsigned int index)$/;"	f	class:debug_module_t
read_accesses	riscv/cachesim.h	/^  uint64_t read_accesses;$/;"	m	class:cache_sim_t
read_chunk	riscv/sim.cc	/^void sim_t::read_chunk(addr_t taddr, size_t len, void* dst)$/;"	f	class:sim_t
read_csr	riscv/encoding.h	194;"	d
read_misses	riscv/cachesim.h	/^  uint64_t read_misses;$/;"	m	class:cache_sim_t
readline	riscv/interactive.cc	/^static std::string readline(int fd)$/;"	f	file:
readonaddr	riscv/debug_module.h	/^  bool readonaddr;$/;"	m	struct:__anon13
readondata	riscv/debug_module.h	/^  bool readondata;$/;"	m	struct:__anon13
recv_buf	riscv/remote_bitbang.h	/^  char recv_buf[buf_size];$/;"	m	class:remote_bitbang_t
recv_end	riscv/remote_bitbang.h	/^  ssize_t recv_start, recv_end;$/;"	m	class:remote_bitbang_t
recv_start	riscv/remote_bitbang.h	/^  ssize_t recv_start, recv_end;$/;"	m	class:remote_bitbang_t
refill_icache	riscv/mmu.h	/^  inline icache_entry_t* refill_icache(reg_t addr, icache_entry_t* entry)$/;"	f	class:mmu_t
refill_tlb	riscv/mmu.cc	/^tlb_entry_t mmu_t::refill_tlb(reg_t vaddr, reg_t paddr, char* host_addr, access_type type)$/;"	f	class:mmu_t
reg	riscv/cachesim.h	/^  uint32_t reg;$/;"	m	class:lfsr_t
reg_from_bytes	riscv/mmu.cc	/^reg_t reg_from_bytes(size_t len, const uint8_t* bytes)$/;"	f
reg_t	riscv/decode.h	/^typedef uint64_t reg_t;$/;"	t
regfile_t	riscv/decode.h	/^class regfile_t$/;"	c
register_base_instructions	riscv/processor.cc	/^void processor_t::register_base_instructions()$/;"	f	class:processor_t
register_extension	riscv/extensions.cc	/^void register_extension(const char* name, std::function<extension_t*()> f)$/;"	f
register_extension	riscv/processor.cc	/^void processor_t::register_extension(extension_t* x)$/;"	f	class:processor_t
register_insn	riscv/processor.cc	/^void processor_t::register_insn(insn_desc_t desc)$/;"	f	class:processor_t
register_memtracer	riscv/mmu.cc	/^void mmu_t::register_memtracer(memtracer_t* t)$/;"	f	class:mmu_t
regnames.cc	riscv/regnames.cc	1;"	F
rem.cc	build/rem.cc	1;"	F
rem.h	riscv/insns/rem.h	1;"	F
remote_bitbang	riscv/sim.h	/^  remote_bitbang_t* remote_bitbang;$/;"	m	class:sim_t
remote_bitbang.cc	riscv/remote_bitbang.cc	1;"	F
remote_bitbang.h	riscv/remote_bitbang.h	1;"	F
remote_bitbang_t	riscv/remote_bitbang.cc	/^remote_bitbang_t::remote_bitbang_t(uint16_t port, jtag_dtm_t *tap) :$/;"	f	class:remote_bitbang_t
remote_bitbang_t	riscv/remote_bitbang.h	/^class remote_bitbang_t$/;"	c
remu.cc	build/remu.cc	1;"	F
remu.h	riscv/insns/remu.h	1;"	F
remuw.cc	build/remuw.cc	1;"	F
remuw.h	riscv/insns/remuw.h	1;"	F
remw.cc	build/remw.cc	1;"	F
remw.h	riscv/insns/remw.h	1;"	F
require	riscv/decode.h	185;"	d
require_accelerator	riscv/decode.h	191;"	d
require_authentication	riscv/debug_module.h	/^    bool require_authentication;$/;"	m	class:debug_module_t
require_extension	riscv/decode.h	189;"	d
require_fp	riscv/decode.h	190;"	d
require_privilege	riscv/decode.h	186;"	d
require_rv32	riscv/decode.h	188;"	d
require_rv64	riscv/decode.h	187;"	d
reset	riscv/debug_module.cc	/^void debug_module_t::reset()$/;"	f	class:debug_module_t
reset	riscv/extension.h	/^  virtual void reset() {};$/;"	f	class:extension_t
reset	riscv/jtag_dtm.cc	/^void jtag_dtm_t::reset() {$/;"	f	class:jtag_dtm_t
reset	riscv/processor.cc	/^void processor_t::reset()$/;"	f	class:processor_t
reset	riscv/processor.cc	/^void state_t::reset(reg_t max_isa)$/;"	f	class:state_t
reset	riscv/sim.cc	/^void sim_t::reset()$/;"	f	class:sim_t
resume	debug_rom/debug_rom.S	/^resume:$/;"	l
resumeack	riscv/debug_module.h	/^    bool resumeack[1024];$/;"	m	class:debug_module_t
resumereq	riscv/debug_module.h	/^  bool resumereq;$/;"	m	struct:__anon9
reverse_list	build/Makefile	/^reverse_list = $(call reverse_list_h,$(1),)$/;"	m
reverse_list_h	build/Makefile	/^define reverse_list_h$/;"	m
rhs	riscv/insns/div.h	/^sreg_t rhs = sext_xlen(RS2);$/;"	v
rhs	riscv/insns/divu.h	/^reg_t rhs = zext_xlen(RS2);$/;"	v
rhs	riscv/insns/divuw.h	/^reg_t rhs = zext32(RS2);$/;"	v
rhs	riscv/insns/divw.h	/^sreg_t rhs = sext32(RS2);$/;"	v
rhs	riscv/insns/rem.h	/^sreg_t rhs = sext_xlen(RS2);$/;"	v
rhs	riscv/insns/remu.h	/^reg_t rhs = zext_xlen(RS2);$/;"	v
rhs	riscv/insns/remuw.h	/^reg_t rhs = zext32(RS2);$/;"	v
rhs	riscv/insns/remw.h	/^sreg_t rhs = sext32(RS2);$/;"	v
riscv.mk	build/riscv.mk	1;"	F
riscv_gen_hdrs	build/riscv.mk	/^riscv_gen_hdrs = \\$/;"	m
riscv_gen_srcs	build/riscv.mk	/^riscv_gen_srcs = \\$/;"	m
riscv_hdrs	build/riscv.mk	/^riscv_hdrs = \\$/;"	m
riscv_insn_list	build/riscv.mk	/^riscv_insn_list = \\$/;"	m
riscv_install_prog_srcs	build/riscv.mk	/^riscv_install_prog_srcs = \\$/;"	m
riscv_junk	build/riscv.mk	/^riscv_junk = \\$/;"	m
riscv_precompiled_hdrs	build/riscv.mk	/^riscv_precompiled_hdrs = \\$/;"	m
riscv_srcs	build/riscv.mk	/^riscv_srcs = \\$/;"	m
riscv_subproject_deps	build/riscv.mk	/^riscv_subproject_deps = \\$/;"	m
riscv_test_srcs	build/riscv.mk	/^riscv_test_srcs =$/;"	m
rm	riscv/decode.h	/^  uint64_t rm() { return x(12, 3); }$/;"	f	class:insn_t
rocc.cc	riscv/rocc.cc	1;"	F
rocc.h	riscv/rocc.h	1;"	F
rocc_insn_t	riscv/rocc.h	/^struct rocc_insn_t$/;"	s
rocc_insn_union_t	riscv/rocc.h	/^union rocc_insn_union_t$/;"	u
rocc_t	riscv/rocc.h	/^class rocc_t : public extension_t$/;"	c
rom.cc	riscv/rom.cc	1;"	F
rom_device_t	riscv/devices.h	/^class rom_device_t : public abstract_device_t {$/;"	c
rom_device_t	riscv/rom.cc	/^rom_device_t::rom_device_t(std::vector<char> data)$/;"	f	class:rom_device_t
rs1	riscv/decode.h	/^  uint64_t rs1() { return x(15, 5); }$/;"	f	class:insn_t
rs1	riscv/rocc.h	/^  unsigned rs1 : 5;$/;"	m	struct:rocc_insn_t
rs2	riscv/decode.h	/^  uint64_t rs2() { return x(20, 5); }$/;"	f	class:insn_t
rs2	riscv/rocc.h	/^  unsigned rs2 : 5;$/;"	m	struct:rocc_insn_t
rs3	riscv/decode.h	/^  uint64_t rs3() { return x(27, 5); }$/;"	f	class:insn_t
run	riscv/sim.cc	/^int sim_t::run()$/;"	f	class:sim_t
rv32	riscv/processor.h	/^  insn_func_t rv32;$/;"	m	struct:insn_desc_t
rv32_NAME	riscv/insn_template.cc	/^reg_t rv32_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_add	build/add.cc	/^reg_t rv32_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_addi	build/addi.cc	/^reg_t rv32_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_addiw	build/addiw.cc	/^reg_t rv32_addiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_addw	build/addw.cc	/^reg_t rv32_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amoadd_d	build/amoadd_d.cc	/^reg_t rv32_amoadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amoadd_w	build/amoadd_w.cc	/^reg_t rv32_amoadd_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amoand_d	build/amoand_d.cc	/^reg_t rv32_amoand_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amoand_w	build/amoand_w.cc	/^reg_t rv32_amoand_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amomax_d	build/amomax_d.cc	/^reg_t rv32_amomax_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amomax_w	build/amomax_w.cc	/^reg_t rv32_amomax_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amomaxu_d	build/amomaxu_d.cc	/^reg_t rv32_amomaxu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amomaxu_w	build/amomaxu_w.cc	/^reg_t rv32_amomaxu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amomin_d	build/amomin_d.cc	/^reg_t rv32_amomin_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amomin_w	build/amomin_w.cc	/^reg_t rv32_amomin_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amominu_d	build/amominu_d.cc	/^reg_t rv32_amominu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amominu_w	build/amominu_w.cc	/^reg_t rv32_amominu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amoor_d	build/amoor_d.cc	/^reg_t rv32_amoor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amoor_w	build/amoor_w.cc	/^reg_t rv32_amoor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amoswap_d	build/amoswap_d.cc	/^reg_t rv32_amoswap_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amoswap_w	build/amoswap_w.cc	/^reg_t rv32_amoswap_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amoxor_d	build/amoxor_d.cc	/^reg_t rv32_amoxor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_amoxor_w	build/amoxor_w.cc	/^reg_t rv32_amoxor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_and	build/and.cc	/^reg_t rv32_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_andi	build/andi.cc	/^reg_t rv32_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_auipc	build/auipc.cc	/^reg_t rv32_auipc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_beq	build/beq.cc	/^reg_t rv32_beq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_bge	build/bge.cc	/^reg_t rv32_bge(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_bgeu	build/bgeu.cc	/^reg_t rv32_bgeu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_blt	build/blt.cc	/^reg_t rv32_blt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_bltu	build/bltu.cc	/^reg_t rv32_bltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_bne	build/bne.cc	/^reg_t rv32_bne(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_add	build/c_add.cc	/^reg_t rv32_c_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_addi	build/c_addi.cc	/^reg_t rv32_c_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_addi4spn	build/c_addi4spn.cc	/^reg_t rv32_c_addi4spn(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_addw	build/c_addw.cc	/^reg_t rv32_c_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_and	build/c_and.cc	/^reg_t rv32_c_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_andi	build/c_andi.cc	/^reg_t rv32_c_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_beqz	build/c_beqz.cc	/^reg_t rv32_c_beqz(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_bnez	build/c_bnez.cc	/^reg_t rv32_c_bnez(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_ebreak	build/c_ebreak.cc	/^reg_t rv32_c_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_fld	build/c_fld.cc	/^reg_t rv32_c_fld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_fldsp	build/c_fldsp.cc	/^reg_t rv32_c_fldsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_flw	build/c_flw.cc	/^reg_t rv32_c_flw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_flwsp	build/c_flwsp.cc	/^reg_t rv32_c_flwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_fsd	build/c_fsd.cc	/^reg_t rv32_c_fsd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_fsdsp	build/c_fsdsp.cc	/^reg_t rv32_c_fsdsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_fsw	build/c_fsw.cc	/^reg_t rv32_c_fsw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_fswsp	build/c_fswsp.cc	/^reg_t rv32_c_fswsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_j	build/c_j.cc	/^reg_t rv32_c_j(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_jal	build/c_jal.cc	/^reg_t rv32_c_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_jalr	build/c_jalr.cc	/^reg_t rv32_c_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_jr	build/c_jr.cc	/^reg_t rv32_c_jr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_li	build/c_li.cc	/^reg_t rv32_c_li(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_lui	build/c_lui.cc	/^reg_t rv32_c_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_lw	build/c_lw.cc	/^reg_t rv32_c_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_lwsp	build/c_lwsp.cc	/^reg_t rv32_c_lwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_mv	build/c_mv.cc	/^reg_t rv32_c_mv(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_or	build/c_or.cc	/^reg_t rv32_c_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_slli	build/c_slli.cc	/^reg_t rv32_c_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_srai	build/c_srai.cc	/^reg_t rv32_c_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_srli	build/c_srli.cc	/^reg_t rv32_c_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_sub	build/c_sub.cc	/^reg_t rv32_c_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_subw	build/c_subw.cc	/^reg_t rv32_c_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_sw	build/c_sw.cc	/^reg_t rv32_c_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_swsp	build/c_swsp.cc	/^reg_t rv32_c_swsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_c_xor	build/c_xor.cc	/^reg_t rv32_c_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_csrrc	build/csrrc.cc	/^reg_t rv32_csrrc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_csrrci	build/csrrci.cc	/^reg_t rv32_csrrci(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_csrrs	build/csrrs.cc	/^reg_t rv32_csrrs(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_csrrsi	build/csrrsi.cc	/^reg_t rv32_csrrsi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_csrrw	build/csrrw.cc	/^reg_t rv32_csrrw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_csrrwi	build/csrrwi.cc	/^reg_t rv32_csrrwi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_div	build/div.cc	/^reg_t rv32_div(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_divu	build/divu.cc	/^reg_t rv32_divu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_divuw	build/divuw.cc	/^reg_t rv32_divuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_divw	build/divw.cc	/^reg_t rv32_divw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_dret	build/dret.cc	/^reg_t rv32_dret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_ebreak	build/ebreak.cc	/^reg_t rv32_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_ecall	build/ecall.cc	/^reg_t rv32_ecall(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fadd_d	build/fadd_d.cc	/^reg_t rv32_fadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fadd_q	build/fadd_q.cc	/^reg_t rv32_fadd_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fadd_s	build/fadd_s.cc	/^reg_t rv32_fadd_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fclass_d	build/fclass_d.cc	/^reg_t rv32_fclass_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fclass_q	build/fclass_q.cc	/^reg_t rv32_fclass_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fclass_s	build/fclass_s.cc	/^reg_t rv32_fclass_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_d_l	build/fcvt_d_l.cc	/^reg_t rv32_fcvt_d_l(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_d_lu	build/fcvt_d_lu.cc	/^reg_t rv32_fcvt_d_lu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_d_q	build/fcvt_d_q.cc	/^reg_t rv32_fcvt_d_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_d_s	build/fcvt_d_s.cc	/^reg_t rv32_fcvt_d_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_d_w	build/fcvt_d_w.cc	/^reg_t rv32_fcvt_d_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_d_wu	build/fcvt_d_wu.cc	/^reg_t rv32_fcvt_d_wu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_l_d	build/fcvt_l_d.cc	/^reg_t rv32_fcvt_l_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_l_q	build/fcvt_l_q.cc	/^reg_t rv32_fcvt_l_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_l_s	build/fcvt_l_s.cc	/^reg_t rv32_fcvt_l_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_lu_d	build/fcvt_lu_d.cc	/^reg_t rv32_fcvt_lu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_lu_q	build/fcvt_lu_q.cc	/^reg_t rv32_fcvt_lu_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_lu_s	build/fcvt_lu_s.cc	/^reg_t rv32_fcvt_lu_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_q_d	build/fcvt_q_d.cc	/^reg_t rv32_fcvt_q_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_q_l	build/fcvt_q_l.cc	/^reg_t rv32_fcvt_q_l(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_q_lu	build/fcvt_q_lu.cc	/^reg_t rv32_fcvt_q_lu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_q_s	build/fcvt_q_s.cc	/^reg_t rv32_fcvt_q_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_q_w	build/fcvt_q_w.cc	/^reg_t rv32_fcvt_q_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_q_wu	build/fcvt_q_wu.cc	/^reg_t rv32_fcvt_q_wu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_s_d	build/fcvt_s_d.cc	/^reg_t rv32_fcvt_s_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_s_l	build/fcvt_s_l.cc	/^reg_t rv32_fcvt_s_l(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_s_lu	build/fcvt_s_lu.cc	/^reg_t rv32_fcvt_s_lu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_s_q	build/fcvt_s_q.cc	/^reg_t rv32_fcvt_s_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_s_w	build/fcvt_s_w.cc	/^reg_t rv32_fcvt_s_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_s_wu	build/fcvt_s_wu.cc	/^reg_t rv32_fcvt_s_wu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_w_d	build/fcvt_w_d.cc	/^reg_t rv32_fcvt_w_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_w_q	build/fcvt_w_q.cc	/^reg_t rv32_fcvt_w_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_w_s	build/fcvt_w_s.cc	/^reg_t rv32_fcvt_w_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_wu_d	build/fcvt_wu_d.cc	/^reg_t rv32_fcvt_wu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_wu_q	build/fcvt_wu_q.cc	/^reg_t rv32_fcvt_wu_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fcvt_wu_s	build/fcvt_wu_s.cc	/^reg_t rv32_fcvt_wu_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fdiv_d	build/fdiv_d.cc	/^reg_t rv32_fdiv_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fdiv_q	build/fdiv_q.cc	/^reg_t rv32_fdiv_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fdiv_s	build/fdiv_s.cc	/^reg_t rv32_fdiv_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fence	build/fence.cc	/^reg_t rv32_fence(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fence_i	build/fence_i.cc	/^reg_t rv32_fence_i(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_feq_d	build/feq_d.cc	/^reg_t rv32_feq_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_feq_q	build/feq_q.cc	/^reg_t rv32_feq_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_feq_s	build/feq_s.cc	/^reg_t rv32_feq_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fld	build/fld.cc	/^reg_t rv32_fld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fle_d	build/fle_d.cc	/^reg_t rv32_fle_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fle_q	build/fle_q.cc	/^reg_t rv32_fle_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fle_s	build/fle_s.cc	/^reg_t rv32_fle_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_flq	build/flq.cc	/^reg_t rv32_flq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_flt_d	build/flt_d.cc	/^reg_t rv32_flt_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_flt_q	build/flt_q.cc	/^reg_t rv32_flt_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_flt_s	build/flt_s.cc	/^reg_t rv32_flt_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_flw	build/flw.cc	/^reg_t rv32_flw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmadd_d	build/fmadd_d.cc	/^reg_t rv32_fmadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmadd_q	build/fmadd_q.cc	/^reg_t rv32_fmadd_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmadd_s	build/fmadd_s.cc	/^reg_t rv32_fmadd_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmax_d	build/fmax_d.cc	/^reg_t rv32_fmax_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmax_q	build/fmax_q.cc	/^reg_t rv32_fmax_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmax_s	build/fmax_s.cc	/^reg_t rv32_fmax_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmin_d	build/fmin_d.cc	/^reg_t rv32_fmin_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmin_q	build/fmin_q.cc	/^reg_t rv32_fmin_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmin_s	build/fmin_s.cc	/^reg_t rv32_fmin_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmsub_d	build/fmsub_d.cc	/^reg_t rv32_fmsub_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmsub_q	build/fmsub_q.cc	/^reg_t rv32_fmsub_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmsub_s	build/fmsub_s.cc	/^reg_t rv32_fmsub_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmul_d	build/fmul_d.cc	/^reg_t rv32_fmul_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmul_q	build/fmul_q.cc	/^reg_t rv32_fmul_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmul_s	build/fmul_s.cc	/^reg_t rv32_fmul_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmv_d_x	build/fmv_d_x.cc	/^reg_t rv32_fmv_d_x(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmv_w_x	build/fmv_w_x.cc	/^reg_t rv32_fmv_w_x(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmv_x_d	build/fmv_x_d.cc	/^reg_t rv32_fmv_x_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fmv_x_w	build/fmv_x_w.cc	/^reg_t rv32_fmv_x_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fnmadd_d	build/fnmadd_d.cc	/^reg_t rv32_fnmadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fnmadd_q	build/fnmadd_q.cc	/^reg_t rv32_fnmadd_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fnmadd_s	build/fnmadd_s.cc	/^reg_t rv32_fnmadd_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fnmsub_d	build/fnmsub_d.cc	/^reg_t rv32_fnmsub_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fnmsub_q	build/fnmsub_q.cc	/^reg_t rv32_fnmsub_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fnmsub_s	build/fnmsub_s.cc	/^reg_t rv32_fnmsub_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsd	build/fsd.cc	/^reg_t rv32_fsd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsgnj_d	build/fsgnj_d.cc	/^reg_t rv32_fsgnj_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsgnj_q	build/fsgnj_q.cc	/^reg_t rv32_fsgnj_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsgnj_s	build/fsgnj_s.cc	/^reg_t rv32_fsgnj_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsgnjn_d	build/fsgnjn_d.cc	/^reg_t rv32_fsgnjn_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsgnjn_q	build/fsgnjn_q.cc	/^reg_t rv32_fsgnjn_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsgnjn_s	build/fsgnjn_s.cc	/^reg_t rv32_fsgnjn_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsgnjx_d	build/fsgnjx_d.cc	/^reg_t rv32_fsgnjx_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsgnjx_q	build/fsgnjx_q.cc	/^reg_t rv32_fsgnjx_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsgnjx_s	build/fsgnjx_s.cc	/^reg_t rv32_fsgnjx_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsq	build/fsq.cc	/^reg_t rv32_fsq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsqrt_d	build/fsqrt_d.cc	/^reg_t rv32_fsqrt_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsqrt_q	build/fsqrt_q.cc	/^reg_t rv32_fsqrt_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsqrt_s	build/fsqrt_s.cc	/^reg_t rv32_fsqrt_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsub_d	build/fsub_d.cc	/^reg_t rv32_fsub_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsub_q	build/fsub_q.cc	/^reg_t rv32_fsub_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsub_s	build/fsub_s.cc	/^reg_t rv32_fsub_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_fsw	build/fsw.cc	/^reg_t rv32_fsw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_jal	build/jal.cc	/^reg_t rv32_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_jalr	build/jalr.cc	/^reg_t rv32_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_lb	build/lb.cc	/^reg_t rv32_lb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_lbu	build/lbu.cc	/^reg_t rv32_lbu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_ld	build/ld.cc	/^reg_t rv32_ld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_lh	build/lh.cc	/^reg_t rv32_lh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_lhu	build/lhu.cc	/^reg_t rv32_lhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_lr_d	build/lr_d.cc	/^reg_t rv32_lr_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_lr_w	build/lr_w.cc	/^reg_t rv32_lr_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_lui	build/lui.cc	/^reg_t rv32_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_lw	build/lw.cc	/^reg_t rv32_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_lwu	build/lwu.cc	/^reg_t rv32_lwu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_mret	build/mret.cc	/^reg_t rv32_mret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_mul	build/mul.cc	/^reg_t rv32_mul(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_mulh	build/mulh.cc	/^reg_t rv32_mulh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_mulhsu	build/mulhsu.cc	/^reg_t rv32_mulhsu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_mulhu	build/mulhu.cc	/^reg_t rv32_mulhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_mulw	build/mulw.cc	/^reg_t rv32_mulw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_or	build/or.cc	/^reg_t rv32_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_ori	build/ori.cc	/^reg_t rv32_ori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_rem	build/rem.cc	/^reg_t rv32_rem(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_remu	build/remu.cc	/^reg_t rv32_remu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_remuw	build/remuw.cc	/^reg_t rv32_remuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_remw	build/remw.cc	/^reg_t rv32_remw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sb	build/sb.cc	/^reg_t rv32_sb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sc_d	build/sc_d.cc	/^reg_t rv32_sc_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sc_w	build/sc_w.cc	/^reg_t rv32_sc_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sd	build/sd.cc	/^reg_t rv32_sd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sfence_vma	build/sfence_vma.cc	/^reg_t rv32_sfence_vma(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sh	build/sh.cc	/^reg_t rv32_sh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sll	build/sll.cc	/^reg_t rv32_sll(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_slli	build/slli.cc	/^reg_t rv32_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_slliw	build/slliw.cc	/^reg_t rv32_slliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sllw	build/sllw.cc	/^reg_t rv32_sllw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_slt	build/slt.cc	/^reg_t rv32_slt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_slti	build/slti.cc	/^reg_t rv32_slti(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sltiu	build/sltiu.cc	/^reg_t rv32_sltiu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sltu	build/sltu.cc	/^reg_t rv32_sltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sra	build/sra.cc	/^reg_t rv32_sra(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_srai	build/srai.cc	/^reg_t rv32_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sraiw	build/sraiw.cc	/^reg_t rv32_sraiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sraw	build/sraw.cc	/^reg_t rv32_sraw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sret	build/sret.cc	/^reg_t rv32_sret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_srl	build/srl.cc	/^reg_t rv32_srl(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_srli	build/srli.cc	/^reg_t rv32_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_srliw	build/srliw.cc	/^reg_t rv32_srliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_srlw	build/srlw.cc	/^reg_t rv32_srlw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sub	build/sub.cc	/^reg_t rv32_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_subw	build/subw.cc	/^reg_t rv32_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_sw	build/sw.cc	/^reg_t rv32_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_wfi	build/wfi.cc	/^reg_t rv32_wfi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_xor	build/xor.cc	/^reg_t rv32_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv32_xori	build/xori.cc	/^reg_t rv32_xori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64	riscv/processor.h	/^  insn_func_t rv64;$/;"	m	struct:insn_desc_t
rv64_NAME	riscv/insn_template.cc	/^reg_t rv64_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_add	build/add.cc	/^reg_t rv64_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_addi	build/addi.cc	/^reg_t rv64_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_addiw	build/addiw.cc	/^reg_t rv64_addiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_addw	build/addw.cc	/^reg_t rv64_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amoadd_d	build/amoadd_d.cc	/^reg_t rv64_amoadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amoadd_w	build/amoadd_w.cc	/^reg_t rv64_amoadd_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amoand_d	build/amoand_d.cc	/^reg_t rv64_amoand_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amoand_w	build/amoand_w.cc	/^reg_t rv64_amoand_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amomax_d	build/amomax_d.cc	/^reg_t rv64_amomax_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amomax_w	build/amomax_w.cc	/^reg_t rv64_amomax_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amomaxu_d	build/amomaxu_d.cc	/^reg_t rv64_amomaxu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amomaxu_w	build/amomaxu_w.cc	/^reg_t rv64_amomaxu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amomin_d	build/amomin_d.cc	/^reg_t rv64_amomin_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amomin_w	build/amomin_w.cc	/^reg_t rv64_amomin_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amominu_d	build/amominu_d.cc	/^reg_t rv64_amominu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amominu_w	build/amominu_w.cc	/^reg_t rv64_amominu_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amoor_d	build/amoor_d.cc	/^reg_t rv64_amoor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amoor_w	build/amoor_w.cc	/^reg_t rv64_amoor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amoswap_d	build/amoswap_d.cc	/^reg_t rv64_amoswap_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amoswap_w	build/amoswap_w.cc	/^reg_t rv64_amoswap_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amoxor_d	build/amoxor_d.cc	/^reg_t rv64_amoxor_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_amoxor_w	build/amoxor_w.cc	/^reg_t rv64_amoxor_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_and	build/and.cc	/^reg_t rv64_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_andi	build/andi.cc	/^reg_t rv64_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_auipc	build/auipc.cc	/^reg_t rv64_auipc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_beq	build/beq.cc	/^reg_t rv64_beq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_bge	build/bge.cc	/^reg_t rv64_bge(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_bgeu	build/bgeu.cc	/^reg_t rv64_bgeu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_blt	build/blt.cc	/^reg_t rv64_blt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_bltu	build/bltu.cc	/^reg_t rv64_bltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_bne	build/bne.cc	/^reg_t rv64_bne(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_add	build/c_add.cc	/^reg_t rv64_c_add(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_addi	build/c_addi.cc	/^reg_t rv64_c_addi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_addi4spn	build/c_addi4spn.cc	/^reg_t rv64_c_addi4spn(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_addw	build/c_addw.cc	/^reg_t rv64_c_addw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_and	build/c_and.cc	/^reg_t rv64_c_and(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_andi	build/c_andi.cc	/^reg_t rv64_c_andi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_beqz	build/c_beqz.cc	/^reg_t rv64_c_beqz(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_bnez	build/c_bnez.cc	/^reg_t rv64_c_bnez(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_ebreak	build/c_ebreak.cc	/^reg_t rv64_c_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_fld	build/c_fld.cc	/^reg_t rv64_c_fld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_fldsp	build/c_fldsp.cc	/^reg_t rv64_c_fldsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_flw	build/c_flw.cc	/^reg_t rv64_c_flw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_flwsp	build/c_flwsp.cc	/^reg_t rv64_c_flwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_fsd	build/c_fsd.cc	/^reg_t rv64_c_fsd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_fsdsp	build/c_fsdsp.cc	/^reg_t rv64_c_fsdsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_fsw	build/c_fsw.cc	/^reg_t rv64_c_fsw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_fswsp	build/c_fswsp.cc	/^reg_t rv64_c_fswsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_j	build/c_j.cc	/^reg_t rv64_c_j(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_jal	build/c_jal.cc	/^reg_t rv64_c_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_jalr	build/c_jalr.cc	/^reg_t rv64_c_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_jr	build/c_jr.cc	/^reg_t rv64_c_jr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_li	build/c_li.cc	/^reg_t rv64_c_li(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_lui	build/c_lui.cc	/^reg_t rv64_c_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_lw	build/c_lw.cc	/^reg_t rv64_c_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_lwsp	build/c_lwsp.cc	/^reg_t rv64_c_lwsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_mv	build/c_mv.cc	/^reg_t rv64_c_mv(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_or	build/c_or.cc	/^reg_t rv64_c_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_slli	build/c_slli.cc	/^reg_t rv64_c_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_srai	build/c_srai.cc	/^reg_t rv64_c_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_srli	build/c_srli.cc	/^reg_t rv64_c_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_sub	build/c_sub.cc	/^reg_t rv64_c_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_subw	build/c_subw.cc	/^reg_t rv64_c_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_sw	build/c_sw.cc	/^reg_t rv64_c_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_swsp	build/c_swsp.cc	/^reg_t rv64_c_swsp(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_c_xor	build/c_xor.cc	/^reg_t rv64_c_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_csrrc	build/csrrc.cc	/^reg_t rv64_csrrc(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_csrrci	build/csrrci.cc	/^reg_t rv64_csrrci(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_csrrs	build/csrrs.cc	/^reg_t rv64_csrrs(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_csrrsi	build/csrrsi.cc	/^reg_t rv64_csrrsi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_csrrw	build/csrrw.cc	/^reg_t rv64_csrrw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_csrrwi	build/csrrwi.cc	/^reg_t rv64_csrrwi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_div	build/div.cc	/^reg_t rv64_div(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_divu	build/divu.cc	/^reg_t rv64_divu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_divuw	build/divuw.cc	/^reg_t rv64_divuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_divw	build/divw.cc	/^reg_t rv64_divw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_dret	build/dret.cc	/^reg_t rv64_dret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_ebreak	build/ebreak.cc	/^reg_t rv64_ebreak(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_ecall	build/ecall.cc	/^reg_t rv64_ecall(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fadd_d	build/fadd_d.cc	/^reg_t rv64_fadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fadd_q	build/fadd_q.cc	/^reg_t rv64_fadd_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fadd_s	build/fadd_s.cc	/^reg_t rv64_fadd_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fclass_d	build/fclass_d.cc	/^reg_t rv64_fclass_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fclass_q	build/fclass_q.cc	/^reg_t rv64_fclass_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fclass_s	build/fclass_s.cc	/^reg_t rv64_fclass_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_d_l	build/fcvt_d_l.cc	/^reg_t rv64_fcvt_d_l(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_d_lu	build/fcvt_d_lu.cc	/^reg_t rv64_fcvt_d_lu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_d_q	build/fcvt_d_q.cc	/^reg_t rv64_fcvt_d_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_d_s	build/fcvt_d_s.cc	/^reg_t rv64_fcvt_d_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_d_w	build/fcvt_d_w.cc	/^reg_t rv64_fcvt_d_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_d_wu	build/fcvt_d_wu.cc	/^reg_t rv64_fcvt_d_wu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_l_d	build/fcvt_l_d.cc	/^reg_t rv64_fcvt_l_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_l_q	build/fcvt_l_q.cc	/^reg_t rv64_fcvt_l_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_l_s	build/fcvt_l_s.cc	/^reg_t rv64_fcvt_l_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_lu_d	build/fcvt_lu_d.cc	/^reg_t rv64_fcvt_lu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_lu_q	build/fcvt_lu_q.cc	/^reg_t rv64_fcvt_lu_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_lu_s	build/fcvt_lu_s.cc	/^reg_t rv64_fcvt_lu_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_q_d	build/fcvt_q_d.cc	/^reg_t rv64_fcvt_q_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_q_l	build/fcvt_q_l.cc	/^reg_t rv64_fcvt_q_l(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_q_lu	build/fcvt_q_lu.cc	/^reg_t rv64_fcvt_q_lu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_q_s	build/fcvt_q_s.cc	/^reg_t rv64_fcvt_q_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_q_w	build/fcvt_q_w.cc	/^reg_t rv64_fcvt_q_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_q_wu	build/fcvt_q_wu.cc	/^reg_t rv64_fcvt_q_wu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_s_d	build/fcvt_s_d.cc	/^reg_t rv64_fcvt_s_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_s_l	build/fcvt_s_l.cc	/^reg_t rv64_fcvt_s_l(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_s_lu	build/fcvt_s_lu.cc	/^reg_t rv64_fcvt_s_lu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_s_q	build/fcvt_s_q.cc	/^reg_t rv64_fcvt_s_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_s_w	build/fcvt_s_w.cc	/^reg_t rv64_fcvt_s_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_s_wu	build/fcvt_s_wu.cc	/^reg_t rv64_fcvt_s_wu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_w_d	build/fcvt_w_d.cc	/^reg_t rv64_fcvt_w_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_w_q	build/fcvt_w_q.cc	/^reg_t rv64_fcvt_w_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_w_s	build/fcvt_w_s.cc	/^reg_t rv64_fcvt_w_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_wu_d	build/fcvt_wu_d.cc	/^reg_t rv64_fcvt_wu_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_wu_q	build/fcvt_wu_q.cc	/^reg_t rv64_fcvt_wu_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fcvt_wu_s	build/fcvt_wu_s.cc	/^reg_t rv64_fcvt_wu_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fdiv_d	build/fdiv_d.cc	/^reg_t rv64_fdiv_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fdiv_q	build/fdiv_q.cc	/^reg_t rv64_fdiv_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fdiv_s	build/fdiv_s.cc	/^reg_t rv64_fdiv_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fence	build/fence.cc	/^reg_t rv64_fence(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fence_i	build/fence_i.cc	/^reg_t rv64_fence_i(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_feq_d	build/feq_d.cc	/^reg_t rv64_feq_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_feq_q	build/feq_q.cc	/^reg_t rv64_feq_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_feq_s	build/feq_s.cc	/^reg_t rv64_feq_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fld	build/fld.cc	/^reg_t rv64_fld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fle_d	build/fle_d.cc	/^reg_t rv64_fle_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fle_q	build/fle_q.cc	/^reg_t rv64_fle_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fle_s	build/fle_s.cc	/^reg_t rv64_fle_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_flq	build/flq.cc	/^reg_t rv64_flq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_flt_d	build/flt_d.cc	/^reg_t rv64_flt_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_flt_q	build/flt_q.cc	/^reg_t rv64_flt_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_flt_s	build/flt_s.cc	/^reg_t rv64_flt_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_flw	build/flw.cc	/^reg_t rv64_flw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmadd_d	build/fmadd_d.cc	/^reg_t rv64_fmadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmadd_q	build/fmadd_q.cc	/^reg_t rv64_fmadd_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmadd_s	build/fmadd_s.cc	/^reg_t rv64_fmadd_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmax_d	build/fmax_d.cc	/^reg_t rv64_fmax_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmax_q	build/fmax_q.cc	/^reg_t rv64_fmax_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmax_s	build/fmax_s.cc	/^reg_t rv64_fmax_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmin_d	build/fmin_d.cc	/^reg_t rv64_fmin_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmin_q	build/fmin_q.cc	/^reg_t rv64_fmin_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmin_s	build/fmin_s.cc	/^reg_t rv64_fmin_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmsub_d	build/fmsub_d.cc	/^reg_t rv64_fmsub_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmsub_q	build/fmsub_q.cc	/^reg_t rv64_fmsub_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmsub_s	build/fmsub_s.cc	/^reg_t rv64_fmsub_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmul_d	build/fmul_d.cc	/^reg_t rv64_fmul_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmul_q	build/fmul_q.cc	/^reg_t rv64_fmul_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmul_s	build/fmul_s.cc	/^reg_t rv64_fmul_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmv_d_x	build/fmv_d_x.cc	/^reg_t rv64_fmv_d_x(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmv_w_x	build/fmv_w_x.cc	/^reg_t rv64_fmv_w_x(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmv_x_d	build/fmv_x_d.cc	/^reg_t rv64_fmv_x_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fmv_x_w	build/fmv_x_w.cc	/^reg_t rv64_fmv_x_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fnmadd_d	build/fnmadd_d.cc	/^reg_t rv64_fnmadd_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fnmadd_q	build/fnmadd_q.cc	/^reg_t rv64_fnmadd_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fnmadd_s	build/fnmadd_s.cc	/^reg_t rv64_fnmadd_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fnmsub_d	build/fnmsub_d.cc	/^reg_t rv64_fnmsub_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fnmsub_q	build/fnmsub_q.cc	/^reg_t rv64_fnmsub_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fnmsub_s	build/fnmsub_s.cc	/^reg_t rv64_fnmsub_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsd	build/fsd.cc	/^reg_t rv64_fsd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsgnj_d	build/fsgnj_d.cc	/^reg_t rv64_fsgnj_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsgnj_q	build/fsgnj_q.cc	/^reg_t rv64_fsgnj_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsgnj_s	build/fsgnj_s.cc	/^reg_t rv64_fsgnj_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsgnjn_d	build/fsgnjn_d.cc	/^reg_t rv64_fsgnjn_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsgnjn_q	build/fsgnjn_q.cc	/^reg_t rv64_fsgnjn_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsgnjn_s	build/fsgnjn_s.cc	/^reg_t rv64_fsgnjn_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsgnjx_d	build/fsgnjx_d.cc	/^reg_t rv64_fsgnjx_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsgnjx_q	build/fsgnjx_q.cc	/^reg_t rv64_fsgnjx_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsgnjx_s	build/fsgnjx_s.cc	/^reg_t rv64_fsgnjx_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsq	build/fsq.cc	/^reg_t rv64_fsq(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsqrt_d	build/fsqrt_d.cc	/^reg_t rv64_fsqrt_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsqrt_q	build/fsqrt_q.cc	/^reg_t rv64_fsqrt_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsqrt_s	build/fsqrt_s.cc	/^reg_t rv64_fsqrt_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsub_d	build/fsub_d.cc	/^reg_t rv64_fsub_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsub_q	build/fsub_q.cc	/^reg_t rv64_fsub_q(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsub_s	build/fsub_s.cc	/^reg_t rv64_fsub_s(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_fsw	build/fsw.cc	/^reg_t rv64_fsw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_jal	build/jal.cc	/^reg_t rv64_jal(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_jalr	build/jalr.cc	/^reg_t rv64_jalr(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_lb	build/lb.cc	/^reg_t rv64_lb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_lbu	build/lbu.cc	/^reg_t rv64_lbu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_ld	build/ld.cc	/^reg_t rv64_ld(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_lh	build/lh.cc	/^reg_t rv64_lh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_lhu	build/lhu.cc	/^reg_t rv64_lhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_lr_d	build/lr_d.cc	/^reg_t rv64_lr_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_lr_w	build/lr_w.cc	/^reg_t rv64_lr_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_lui	build/lui.cc	/^reg_t rv64_lui(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_lw	build/lw.cc	/^reg_t rv64_lw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_lwu	build/lwu.cc	/^reg_t rv64_lwu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_mret	build/mret.cc	/^reg_t rv64_mret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_mul	build/mul.cc	/^reg_t rv64_mul(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_mulh	build/mulh.cc	/^reg_t rv64_mulh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_mulhsu	build/mulhsu.cc	/^reg_t rv64_mulhsu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_mulhu	build/mulhu.cc	/^reg_t rv64_mulhu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_mulw	build/mulw.cc	/^reg_t rv64_mulw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_or	build/or.cc	/^reg_t rv64_or(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_ori	build/ori.cc	/^reg_t rv64_ori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_rem	build/rem.cc	/^reg_t rv64_rem(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_remu	build/remu.cc	/^reg_t rv64_remu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_remuw	build/remuw.cc	/^reg_t rv64_remuw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_remw	build/remw.cc	/^reg_t rv64_remw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sb	build/sb.cc	/^reg_t rv64_sb(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sc_d	build/sc_d.cc	/^reg_t rv64_sc_d(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sc_w	build/sc_w.cc	/^reg_t rv64_sc_w(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sd	build/sd.cc	/^reg_t rv64_sd(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sfence_vma	build/sfence_vma.cc	/^reg_t rv64_sfence_vma(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sh	build/sh.cc	/^reg_t rv64_sh(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sll	build/sll.cc	/^reg_t rv64_sll(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_slli	build/slli.cc	/^reg_t rv64_slli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_slliw	build/slliw.cc	/^reg_t rv64_slliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sllw	build/sllw.cc	/^reg_t rv64_sllw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_slt	build/slt.cc	/^reg_t rv64_slt(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_slti	build/slti.cc	/^reg_t rv64_slti(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sltiu	build/sltiu.cc	/^reg_t rv64_sltiu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sltu	build/sltu.cc	/^reg_t rv64_sltu(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sra	build/sra.cc	/^reg_t rv64_sra(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_srai	build/srai.cc	/^reg_t rv64_srai(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sraiw	build/sraiw.cc	/^reg_t rv64_sraiw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sraw	build/sraw.cc	/^reg_t rv64_sraw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sret	build/sret.cc	/^reg_t rv64_sret(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_srl	build/srl.cc	/^reg_t rv64_srl(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_srli	build/srli.cc	/^reg_t rv64_srli(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_srliw	build/srliw.cc	/^reg_t rv64_srliw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_srlw	build/srlw.cc	/^reg_t rv64_srlw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sub	build/sub.cc	/^reg_t rv64_sub(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_subw	build/subw.cc	/^reg_t rv64_subw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_sw	build/sw.cc	/^reg_t rv64_sw(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_wfi	build/wfi.cc	/^reg_t rv64_wfi(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_xor	build/xor.cc	/^reg_t rv64_xor(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64_xori	build/xori.cc	/^reg_t rv64_xori(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rvc_addi16sp_imm	riscv/decode.h	/^  int64_t rvc_addi16sp_imm() { return (x(6, 1) << 4) + (x(2, 1) << 5) + (x(5, 1) << 6) + (x(3, 2) << 7) + (xs(12, 1) << 9); }$/;"	f	class:insn_t
rvc_addi16sp_imm	spike_main/disasm.cc	/^} rvc_addi16sp_imm;$/;"	v	typeref:struct:__anon48
rvc_addi4spn_imm	riscv/decode.h	/^  int64_t rvc_addi4spn_imm() { return (x(6, 1) << 2) + (x(5, 1) << 3) + (x(11, 2) << 4) + (x(7, 4) << 6); }$/;"	f	class:insn_t
rvc_addi4spn_imm	spike_main/disasm.cc	/^} rvc_addi4spn_imm;$/;"	v	typeref:struct:__anon47
rvc_b_imm	riscv/decode.h	/^  int64_t rvc_b_imm() { return (x(3, 2) << 1) + (x(10, 2) << 3) + (x(2, 1) << 5) + (x(5, 2) << 6) + (xs(12, 1) << 8); }$/;"	f	class:insn_t
rvc_branch_target	spike_main/disasm.cc	/^} rvc_branch_target;$/;"	v	typeref:struct:__anon58
rvc_fp_rs2	spike_main/disasm.cc	/^} rvc_fp_rs2;$/;"	v	typeref:struct:__anon41
rvc_fp_rs2s	spike_main/disasm.cc	/^} rvc_fp_rs2s;$/;"	v	typeref:struct:__anon44
rvc_imm	riscv/decode.h	/^  int64_t rvc_imm() { return x(2, 5) + (xs(12, 1) << 5); }$/;"	f	class:insn_t
rvc_imm	spike_main/disasm.cc	/^} rvc_imm;$/;"	v	typeref:struct:__anon46
rvc_j_imm	riscv/decode.h	/^  int64_t rvc_j_imm() { return (x(3, 3) << 1) + (x(11, 1) << 4) + (x(2, 1) << 5) + (x(7, 1) << 6) + (x(6, 1) << 7) + (x(9, 2) << 8) + (x(8, 1) << 10) + (xs(12, 1) << 11); }$/;"	f	class:insn_t
rvc_jump_target	spike_main/disasm.cc	/^} rvc_jump_target;$/;"	v	typeref:struct:__anon59
rvc_ld_address	spike_main/disasm.cc	/^} rvc_ld_address;$/;"	v	typeref:struct:__anon57
rvc_ld_imm	riscv/decode.h	/^  int64_t rvc_ld_imm() { return (x(10, 3) << 3) + (x(5, 2) << 6); }$/;"	f	class:insn_t
rvc_ldsp_address	spike_main/disasm.cc	/^} rvc_ldsp_address;$/;"	v	typeref:struct:__anon53
rvc_ldsp_imm	riscv/decode.h	/^  int64_t rvc_ldsp_imm() { return (x(5, 2) << 3) + (x(12, 1) << 5) + (x(2, 3) << 6); }$/;"	f	class:insn_t
rvc_lw_address	spike_main/disasm.cc	/^} rvc_lw_address;$/;"	v	typeref:struct:__anon56
rvc_lw_imm	riscv/decode.h	/^  int64_t rvc_lw_imm() { return (x(6, 1) << 2) + (x(10, 3) << 3) + (x(5, 1) << 6); }$/;"	f	class:insn_t
rvc_lwsp_address	spike_main/disasm.cc	/^} rvc_lwsp_address;$/;"	v	typeref:struct:__anon52
rvc_lwsp_imm	riscv/decode.h	/^  int64_t rvc_lwsp_imm() { return (x(4, 3) << 2) + (x(12, 1) << 5) + (x(2, 2) << 6); }$/;"	f	class:insn_t
rvc_lwsp_imm	spike_main/disasm.cc	/^} rvc_lwsp_imm;$/;"	v	typeref:struct:__anon49
rvc_rd	riscv/decode.h	/^  uint64_t rvc_rd() { return rd(); }$/;"	f	class:insn_t
rvc_rs1	riscv/decode.h	/^  uint64_t rvc_rs1() { return rd(); }$/;"	f	class:insn_t
rvc_rs1	spike_main/disasm.cc	/^} rvc_rs1;$/;"	v	typeref:struct:__anon39
rvc_rs1s	riscv/decode.h	/^  uint64_t rvc_rs1s() { return 8 + x(7, 3); }$/;"	f	class:insn_t
rvc_rs1s	spike_main/disasm.cc	/^} rvc_rs1s;$/;"	v	typeref:struct:__anon42
rvc_rs2	riscv/decode.h	/^  uint64_t rvc_rs2() { return x(2, 5); }$/;"	f	class:insn_t
rvc_rs2	spike_main/disasm.cc	/^} rvc_rs2;$/;"	v	typeref:struct:__anon40
rvc_rs2s	riscv/decode.h	/^  uint64_t rvc_rs2s() { return 8 + x(2, 3); }$/;"	f	class:insn_t
rvc_rs2s	spike_main/disasm.cc	/^} rvc_rs2s;$/;"	v	typeref:struct:__anon43
rvc_sdsp_address	spike_main/disasm.cc	/^} rvc_sdsp_address;$/;"	v	typeref:struct:__anon55
rvc_sdsp_imm	riscv/decode.h	/^  int64_t rvc_sdsp_imm() { return (x(10, 3) << 3) + (x(7, 3) << 6); }$/;"	f	class:insn_t
rvc_shamt	spike_main/disasm.cc	/^} rvc_shamt;$/;"	v	typeref:struct:__anon50
rvc_simm3	riscv/decode.h	/^  int64_t rvc_simm3() { return x(10, 3); }$/;"	f	class:insn_t
rvc_sp	spike_main/disasm.cc	/^} rvc_sp;$/;"	v	typeref:struct:__anon45
rvc_swsp_address	spike_main/disasm.cc	/^} rvc_swsp_address;$/;"	v	typeref:struct:__anon54
rvc_swsp_imm	riscv/decode.h	/^  int64_t rvc_swsp_imm() { return (x(9, 4) << 2) + (x(7, 2) << 6); }$/;"	f	class:insn_t
rvc_uimm	spike_main/disasm.cc	/^} rvc_uimm;$/;"	v	typeref:struct:__anon51
rvc_zimm	riscv/decode.h	/^  int64_t rvc_zimm() { return x(2, 5) + (x(12, 1) << 5); }$/;"	f	class:insn_t
s	riscv/insns/mret.h	/^reg_t s = STATE.mstatus;$/;"	v
s	riscv/insns/sret.h	/^reg_t s = STATE.mstatus;$/;"	v
s	riscv/interactive.cc	/^  float s;$/;"	m	union:fpr	file:
s	riscv/processor.h	/^  bool s;$/;"	m	struct:__anon19
s_add128.c	softfloat/s_add128.c	1;"	F
s_add256M.c	softfloat/s_add256M.c	1;"	F
s_addCarryM.c	softfloat/s_addCarryM.c	1;"	F
s_addComplCarryM.c	softfloat/s_addComplCarryM.c	1;"	F
s_addM.c	softfloat/s_addM.c	1;"	F
s_addMagsF128.c	softfloat/s_addMagsF128.c	1;"	F
s_addMagsF16.c	softfloat/s_addMagsF16.c	1;"	F
s_addMagsF32.c	softfloat/s_addMagsF32.c	1;"	F
s_addMagsF64.c	softfloat/s_addMagsF64.c	1;"	F
s_approxRecip32_1.c	softfloat/s_approxRecip32_1.c	1;"	F
s_approxRecipSqrt32_1.c	softfloat/s_approxRecipSqrt32_1.c	1;"	F
s_approxRecipSqrt_1Ks.c	softfloat/s_approxRecipSqrt_1Ks.c	1;"	F
s_approxRecip_1Ks.c	softfloat/s_approxRecip_1Ks.c	1;"	F
s_commonNaNToF128UI.c	softfloat/s_commonNaNToF128UI.c	1;"	F
s_commonNaNToF16UI.c	softfloat/s_commonNaNToF16UI.c	1;"	F
s_commonNaNToF32UI.c	softfloat/s_commonNaNToF32UI.c	1;"	F
s_commonNaNToF64UI.c	softfloat/s_commonNaNToF64UI.c	1;"	F
s_compare128M.c	softfloat/s_compare128M.c	1;"	F
s_compare96M.c	softfloat/s_compare96M.c	1;"	F
s_countLeadingZeros16.c	softfloat/s_countLeadingZeros16.c	1;"	F
s_countLeadingZeros32.c	softfloat/s_countLeadingZeros32.c	1;"	F
s_countLeadingZeros64.c	softfloat/s_countLeadingZeros64.c	1;"	F
s_countLeadingZeros8.c	softfloat/s_countLeadingZeros8.c	1;"	F
s_eq128.c	softfloat/s_eq128.c	1;"	F
s_f128UIToCommonNaN.c	softfloat/s_f128UIToCommonNaN.c	1;"	F
s_f16UIToCommonNaN.c	softfloat/s_f16UIToCommonNaN.c	1;"	F
s_f32UIToCommonNaN.c	softfloat/s_f32UIToCommonNaN.c	1;"	F
s_f64UIToCommonNaN.c	softfloat/s_f64UIToCommonNaN.c	1;"	F
s_imm	riscv/decode.h	/^  int64_t s_imm() { return x(7, 5) + (xs(25, 7) << 5); }$/;"	f	class:insn_t
s_le128.c	softfloat/s_le128.c	1;"	F
s_lt128.c	softfloat/s_lt128.c	1;"	F
s_mul128By32.c	softfloat/s_mul128By32.c	1;"	F
s_mul128MTo256M.c	softfloat/s_mul128MTo256M.c	1;"	F
s_mul128To256M.c	softfloat/s_mul128To256M.c	1;"	F
s_mul64ByShifted32To128.c	softfloat/s_mul64ByShifted32To128.c	1;"	F
s_mul64To128.c	softfloat/s_mul64To128.c	1;"	F
s_mul64To128M.c	softfloat/s_mul64To128M.c	1;"	F
s_mulAddF128.c	softfloat/s_mulAddF128.c	1;"	F
s_mulAddF16.c	softfloat/s_mulAddF16.c	1;"	F
s_mulAddF32.c	softfloat/s_mulAddF32.c	1;"	F
s_mulAddF64.c	softfloat/s_mulAddF64.c	1;"	F
s_negXM.c	softfloat/s_negXM.c	1;"	F
s_normRoundPackToF128.c	softfloat/s_normRoundPackToF128.c	1;"	F
s_normRoundPackToF16.c	softfloat/s_normRoundPackToF16.c	1;"	F
s_normRoundPackToF32.c	softfloat/s_normRoundPackToF32.c	1;"	F
s_normRoundPackToF64.c	softfloat/s_normRoundPackToF64.c	1;"	F
s_normSubnormalF128Sig.c	softfloat/s_normSubnormalF128Sig.c	1;"	F
s_normSubnormalF16Sig.c	softfloat/s_normSubnormalF16Sig.c	1;"	F
s_normSubnormalF32Sig.c	softfloat/s_normSubnormalF32Sig.c	1;"	F
s_normSubnormalF64Sig.c	softfloat/s_normSubnormalF64Sig.c	1;"	F
s_propagateNaNF128UI.c	softfloat/s_propagateNaNF128UI.c	1;"	F
s_propagateNaNF16UI.c	softfloat/s_propagateNaNF16UI.c	1;"	F
s_propagateNaNF32UI.c	softfloat/s_propagateNaNF32UI.c	1;"	F
s_propagateNaNF64UI.c	softfloat/s_propagateNaNF64UI.c	1;"	F
s_remStepMBy32.c	softfloat/s_remStepMBy32.c	1;"	F
s_roundMToI64.c	softfloat/s_roundMToI64.c	1;"	F
s_roundMToUI64.c	softfloat/s_roundMToUI64.c	1;"	F
s_roundPackMToI64.c	softfloat/s_roundPackMToI64.c	1;"	F
s_roundPackMToUI64.c	softfloat/s_roundPackMToUI64.c	1;"	F
s_roundPackToF128.c	softfloat/s_roundPackToF128.c	1;"	F
s_roundPackToF16.c	softfloat/s_roundPackToF16.c	1;"	F
s_roundPackToF32.c	softfloat/s_roundPackToF32.c	1;"	F
s_roundPackToF64.c	softfloat/s_roundPackToF64.c	1;"	F
s_roundPackToI32.c	softfloat/s_roundPackToI32.c	1;"	F
s_roundPackToI64.c	softfloat/s_roundPackToI64.c	1;"	F
s_roundPackToUI32.c	softfloat/s_roundPackToUI32.c	1;"	F
s_roundPackToUI64.c	softfloat/s_roundPackToUI64.c	1;"	F
s_roundToI32.c	softfloat/s_roundToI32.c	1;"	F
s_roundToI64.c	softfloat/s_roundToI64.c	1;"	F
s_roundToUI32.c	softfloat/s_roundToUI32.c	1;"	F
s_roundToUI64.c	softfloat/s_roundToUI64.c	1;"	F
s_shiftRightJam128.c	softfloat/s_shiftRightJam128.c	1;"	F
s_shiftRightJam128Extra.c	softfloat/s_shiftRightJam128Extra.c	1;"	F
s_shiftRightJam256M.c	softfloat/s_shiftRightJam256M.c	1;"	F
s_shiftRightJam32.c	softfloat/s_shiftRightJam32.c	1;"	F
s_shiftRightJam64.c	softfloat/s_shiftRightJam64.c	1;"	F
s_shiftRightJam64Extra.c	softfloat/s_shiftRightJam64Extra.c	1;"	F
s_shortShiftLeft128.c	softfloat/s_shortShiftLeft128.c	1;"	F
s_shortShiftLeft64To96M.c	softfloat/s_shortShiftLeft64To96M.c	1;"	F
s_shortShiftRight128.c	softfloat/s_shortShiftRight128.c	1;"	F
s_shortShiftRightExtendM.c	softfloat/s_shortShiftRightExtendM.c	1;"	F
s_shortShiftRightJam128.c	softfloat/s_shortShiftRightJam128.c	1;"	F
s_shortShiftRightJam128Extra.c	softfloat/s_shortShiftRightJam128Extra.c	1;"	F
s_shortShiftRightJam64.c	softfloat/s_shortShiftRightJam64.c	1;"	F
s_shortShiftRightJam64Extra.c	softfloat/s_shortShiftRightJam64Extra.c	1;"	F
s_shortShiftRightM.c	softfloat/s_shortShiftRightM.c	1;"	F
s_sub128.c	softfloat/s_sub128.c	1;"	F
s_sub1XM.c	softfloat/s_sub1XM.c	1;"	F
s_sub256M.c	softfloat/s_sub256M.c	1;"	F
s_subM.c	softfloat/s_subM.c	1;"	F
s_subMagsF128.c	softfloat/s_subMagsF128.c	1;"	F
s_subMagsF16.c	softfloat/s_subMagsF16.c	1;"	F
s_subMagsF32.c	softfloat/s_subMagsF32.c	1;"	F
s_subMagsF64.c	softfloat/s_subMagsF64.c	1;"	F
satp	riscv/processor.h	/^  reg_t satp;$/;"	m	struct:state_t
sb	riscv/opcodes.h	/^static uint32_t sb(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
sb.cc	build/sb.cc	1;"	F
sb.h	riscv/insns/sb.h	1;"	F
sb_access_bits	riscv/debug_module.cc	/^unsigned debug_module_t::sb_access_bits()$/;"	f	class:debug_module_t
sb_autoincrement	riscv/debug_module.cc	/^void debug_module_t::sb_autoincrement()$/;"	f	class:debug_module_t
sb_imm	riscv/decode.h	/^  int64_t sb_imm() { return (x(8, 4) << 1) + (x(25,6) << 5) + (x(7,1) << 11) + (imm_sign() << 12); }$/;"	f	class:insn_t
sb_read	riscv/debug_module.cc	/^void debug_module_t::sb_read()$/;"	f	class:debug_module_t
sb_write	riscv/debug_module.cc	/^void debug_module_t::sb_write()$/;"	f	class:debug_module_t
sbaccess	riscv/debug_module.h	/^  unsigned sbaccess;$/;"	m	struct:__anon13
sbaddress	riscv/debug_module.h	/^    uint32_t sbaddress[4];$/;"	m	class:debug_module_t
sbcs	riscv/debug_module.h	/^    sbcs_t sbcs;$/;"	m	class:debug_module_t
sbcs_t	riscv/debug_module.h	/^} sbcs_t;$/;"	t	typeref:struct:__anon13
sbdata	riscv/debug_module.h	/^    uint32_t sbdata[4];$/;"	m	class:debug_module_t
sc_d.cc	build/sc_d.cc	1;"	F
sc_d.h	riscv/insns/sc_d.h	1;"	F
sc_w.cc	build/sc_w.cc	1;"	F
sc_w.h	riscv/insns/sc_w.h	1;"	F
scause	riscv/processor.h	/^  reg_t scause;$/;"	m	struct:state_t
scounteren	riscv/processor.h	/^  uint32_t scounteren;$/;"	m	struct:state_t
scripts_dir	build/Makefile	/^scripts_dir  := $(src_dir)\/scripts$/;"	m
sd	riscv/opcodes.h	/^static uint32_t sd(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
sd.cc	build/sd.cc	1;"	F
sd.h	riscv/insns/sd.h	1;"	F
secret	riscv/debug_module.h	/^    const uint32_t secret = 1;$/;"	m	class:debug_module_t
select	riscv/processor.h	/^  bool select;$/;"	m	struct:__anon19
sepc	riscv/processor.h	/^  reg_t sepc;$/;"	m	struct:state_t
serialize	riscv/decode.h	220;"	d
serialized	riscv/processor.h	/^  bool serialized; \/\/ whether timer CSRs are in a well-defined state$/;"	m	struct:state_t
setUp	tests/ebreak.py	/^    def setUp(self):$/;"	m	class:EbreakTest
set_csr	riscv/encoding.h	205;"	d
set_csr	riscv/processor.cc	/^void processor_t::set_csr(int which, reg_t val)$/;"	f	class:processor_t
set_debug	riscv/extension.h	/^  virtual void set_debug(bool value) {};$/;"	f	class:extension_t
set_debug	riscv/processor.cc	/^void processor_t::set_debug(bool value)$/;"	f	class:processor_t
set_debug	riscv/sim.cc	/^void sim_t::set_debug(bool value)$/;"	f	class:sim_t
set_dtb_enabled	riscv/sim.h	/^  void set_dtb_enabled(bool value) {$/;"	f	class:sim_t
set_field	riscv/decode.h	183;"	d
set_fp_exceptions	riscv/decode.h	193;"	d
set_histogram	riscv/processor.cc	/^void processor_t::set_histogram(bool value)$/;"	f	class:processor_t
set_histogram	riscv/sim.cc	/^void sim_t::set_histogram(bool value)$/;"	f	class:sim_t
set_log	riscv/cachesim.h	/^  void set_log(bool _log) { log = _log; }$/;"	f	class:cache_sim_t
set_log	riscv/cachesim.h	/^  void set_log(bool log)$/;"	f	class:cache_memtracer_t
set_log	riscv/sim.cc	/^void sim_t::set_log(bool value)$/;"	f	class:sim_t
set_miss_handler	riscv/cachesim.h	/^  void set_miss_handler(cache_sim_t* mh) { miss_handler = mh; }$/;"	f	class:cache_sim_t
set_miss_handler	riscv/cachesim.h	/^  void set_miss_handler(cache_sim_t* mh)$/;"	f	class:cache_memtracer_t
set_pc	riscv/decode.h	204;"	d
set_pc_and_serialize	riscv/decode.h	209;"	d
set_pins	riscv/jtag_dtm.cc	/^void jtag_dtm_t::set_pins(bool tck, bool tms, bool tdi) {$/;"	f	class:jtag_dtm_t
set_privilege	riscv/processor.cc	/^void processor_t::set_privilege(reg_t prv)$/;"	f	class:processor_t
set_processor	riscv/extension.h	/^  void set_processor(processor_t* _p) { p = _p; }$/;"	f	class:extension_t
set_procs_debug	riscv/sim.cc	/^void sim_t::set_procs_debug(bool value)$/;"	f	class:sim_t
set_remote_bitbang	riscv/sim.h	/^  void set_remote_bitbang(remote_bitbang_t* remote_bitbang) {$/;"	f	class:sim_t
sets	riscv/cachesim.h	/^  size_t sets;$/;"	m	class:cache_sim_t
sext32	riscv/decode.h	199;"	d
sext_xlen	riscv/decode.h	201;"	d
sfence_vma.cc	build/sfence_vma.cc	1;"	F
sfence_vma.h	riscv/insns/sfence_vma.h	1;"	F
sh	riscv/opcodes.h	/^static uint32_t sh(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
sh.cc	build/sh.cc	1;"	F
sh.h	riscv/insns/sh.h	1;"	F
shamt	riscv/decode.h	/^  int64_t shamt() { return x(20, 6); }$/;"	f	class:insn_t
shamt	spike_main/disasm.cc	/^} shamt;$/;"	v	typeref:struct:__anon34
sig	softfloat/internals.h	/^struct exp16_sig32 { int_fast16_t exp; uint_fast32_t sig; };$/;"	m	struct:exp16_sig32
sig	softfloat/internals.h	/^struct exp16_sig64 { int_fast16_t exp; uint_fast64_t sig; };$/;"	m	struct:exp16_sig64
sig	softfloat/internals.h	/^struct exp32_sig128 { int_fast32_t exp; struct uint128 sig; };$/;"	m	struct:exp32_sig128	typeref:struct:exp32_sig128::uint128
sig	softfloat/internals.h	/^struct exp32_sig64 { int_fast32_t exp; uint64_t sig; };$/;"	m	struct:exp32_sig64
sig	softfloat/internals.h	/^struct exp8_sig16 { int_fast8_t exp; uint_fast16_t sig; };$/;"	m	struct:exp8_sig16
signExp	softfloat/softfloat_types.h	/^struct extFloat80M { uint16_t signExp; uint64_t signif; };$/;"	m	struct:extFloat80M
signExp	softfloat/softfloat_types.h	/^struct extFloat80M { uint64_t signif; uint16_t signExp; };$/;"	m	struct:extFloat80M
signExtF80UI64	softfloat/internals.h	150;"	d
signF128UI64	softfloat/internals.h	180;"	d
signF128UI96	softfloat/internals.h	251;"	d
signF16UI	softfloat/internals.h	87;"	d
signF32UI	softfloat/internals.h	108;"	d
signF64UI	softfloat/internals.h	129;"	d
signif	softfloat/softfloat_types.h	/^struct extFloat80M { uint16_t signExp; uint64_t signif; };$/;"	m	struct:extFloat80M
signif	softfloat/softfloat_types.h	/^struct extFloat80M { uint64_t signif; uint16_t signExp; };$/;"	m	struct:extFloat80M
sim	riscv/debug_module.h	/^    sim_t *sim;$/;"	m	class:debug_module_t
sim	riscv/mmu.h	/^  simif_t* sim;$/;"	m	class:mmu_t
sim	riscv/processor.h	/^  simif_t* sim;$/;"	m	class:processor_t
sim.cc	riscv/sim.cc	1;"	F
sim.h	riscv/sim.h	1;"	F
sim_t	riscv/sim.cc	/^sim_t::sim_t(const char* isa, size_t nprocs, bool halted, reg_t start_pc,$/;"	f	class:sim_t
sim_t	riscv/sim.h	/^class sim_t : public htif_t, public simif_t$/;"	c
sim_thread_main	riscv/sim.cc	/^void sim_thread_main(void* arg)$/;"	f
simif.h	riscv/simif.h	1;"	F
simif_t	riscv/simif.h	/^class simif_t$/;"	c
single_step	riscv/processor.h	/^  } single_step;$/;"	m	struct:state_t	typeref:enum:state_t::__anon20
size	riscv/devices.h	/^  size_t size() { return CLINT_SIZE; }$/;"	f	class:clint_t
size	riscv/devices.h	/^  size_t size() { return len; }$/;"	f	class:mem_t
sll.cc	build/sll.cc	1;"	F
sll.h	riscv/insns/sll.h	1;"	F
slli.cc	build/slli.cc	1;"	F
slli.h	riscv/insns/slli.h	1;"	F
slliw.cc	build/slliw.cc	1;"	F
slliw.h	riscv/insns/slliw.h	1;"	F
sllw.cc	build/sllw.cc	1;"	F
sllw.h	riscv/insns/sllw.h	1;"	F
slow_path	riscv/execute.cc	/^bool processor_t::slow_path()$/;"	f	class:processor_t
slt.cc	build/slt.cc	1;"	F
slt.h	riscv/insns/slt.h	1;"	F
slti.cc	build/slti.cc	1;"	F
slti.h	riscv/insns/slti.h	1;"	F
sltiu.cc	build/sltiu.cc	1;"	F
sltiu.h	riscv/insns/sltiu.h	1;"	F
sltu.cc	build/sltu.cc	1;"	F
sltu.h	riscv/insns/sltu.h	1;"	F
socket_fd	riscv/remote_bitbang.h	/^  int socket_fd;$/;"	m	class:remote_bitbang_t
softfloat.h	softfloat/softfloat.h	1;"	F
softfloat.mk	build/softfloat.mk	1;"	F
softfloat_add128	softfloat/primitives.h	/^ softfloat_add128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_add128	softfloat/s_add128.c	/^ softfloat_add128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_add128M	softfloat/primitives.h	927;"	d
softfloat_add160M	softfloat/primitives.h	935;"	d
softfloat_add256M	softfloat/s_add256M.c	/^ softfloat_add256M($/;"	f
softfloat_add96M	softfloat/primitives.h	919;"	d
softfloat_addCarryM	softfloat/s_addCarryM.c	/^ softfloat_addCarryM($/;"	f
softfloat_addComplCarry96M	softfloat/primitives.h	978;"	d
softfloat_addComplCarryM	softfloat/s_addComplCarryM.c	/^ softfloat_addComplCarryM($/;"	f
softfloat_addM	softfloat/s_addM.c	/^ softfloat_addM($/;"	f
softfloat_addMagsF128	softfloat/s_addMagsF128.c	/^ softfloat_addMagsF128($/;"	f
softfloat_addMagsF16	softfloat/s_addMagsF16.c	/^float16_t softfloat_addMagsF16( uint_fast16_t uiA, uint_fast16_t uiB )$/;"	f
softfloat_addMagsF32	softfloat/s_addMagsF32.c	/^float32_t softfloat_addMagsF32( uint_fast32_t uiA, uint_fast32_t uiB )$/;"	f
softfloat_addMagsF64	softfloat/s_addMagsF64.c	/^ softfloat_addMagsF64( uint_fast64_t uiA, uint_fast64_t uiB, bool signZ )$/;"	f
softfloat_approxRecip32_1	softfloat/primitives.h	183;"	d
softfloat_approxRecip32_1	softfloat/s_approxRecip32_1.c	/^uint32_t softfloat_approxRecip32_1( uint32_t a )$/;"	f
softfloat_approxRecipSqrt32_1	softfloat/s_approxRecipSqrt32_1.c	/^uint32_t softfloat_approxRecipSqrt32_1( unsigned int oddExpA, uint32_t a )$/;"	f
softfloat_approxRecipSqrt_1k0s	softfloat/s_approxRecipSqrt_1Ks.c	/^const uint16_t softfloat_approxRecipSqrt_1k0s[16] = {$/;"	v
softfloat_approxRecipSqrt_1k1s	softfloat/s_approxRecipSqrt_1Ks.c	/^const uint16_t softfloat_approxRecipSqrt_1k1s[16] = {$/;"	v
softfloat_approxRecip_1k0s	softfloat/s_approxRecip_1Ks.c	/^const uint16_t softfloat_approxRecip_1k0s[16] = {$/;"	v
softfloat_approxRecip_1k1s	softfloat/s_approxRecip_1Ks.c	/^const uint16_t softfloat_approxRecip_1k1s[16] = {$/;"	v
softfloat_c_srcs	build/softfloat.mk	/^softfloat_c_srcs = \\$/;"	m
softfloat_commonNaNToExtF80M	softfloat/specialize.h	/^ softfloat_commonNaNToExtF80M($/;"	f
softfloat_commonNaNToExtF80UI	softfloat/specialize.h	/^struct uint128 softfloat_commonNaNToExtF80UI( const struct commonNaN *aPtr )$/;"	f
softfloat_commonNaNToF128M	softfloat/specialize.h	/^ softfloat_commonNaNToF128M( const struct commonNaN *aPtr, uint32_t *zWPtr )$/;"	f
softfloat_commonNaNToF128UI	softfloat/s_commonNaNToF128UI.c	/^struct uint128 softfloat_commonNaNToF128UI( const struct commonNaN *aPtr )$/;"	f
softfloat_commonNaNToF128UI	softfloat/s_commonNaNToF128UI.c	40;"	d	file:
softfloat_commonNaNToF128UI	softfloat/specialize.h	/^struct uint128 softfloat_commonNaNToF128UI( const struct commonNaN *aPtr )$/;"	f
softfloat_commonNaNToF16UI	softfloat/specialize.h	106;"	d
softfloat_commonNaNToF32UI	softfloat/specialize.h	141;"	d
softfloat_commonNaNToF64UI	softfloat/specialize.h	176;"	d
softfloat_compare128M	softfloat/s_compare128M.c	/^int_fast8_t softfloat_compare128M( const uint32_t *aPtr, const uint32_t *bPtr )$/;"	f
softfloat_compare96M	softfloat/s_compare96M.c	/^int_fast8_t softfloat_compare96M( const uint32_t *aPtr, const uint32_t *bPtr )$/;"	f
softfloat_countLeadingZeros16	softfloat/primitives.h	/^INLINE uint_fast8_t softfloat_countLeadingZeros16( uint16_t a )$/;"	f
softfloat_countLeadingZeros16	softfloat/s_countLeadingZeros16.c	/^uint_fast8_t softfloat_countLeadingZeros16( uint16_t a )$/;"	f
softfloat_countLeadingZeros16	softfloat/s_countLeadingZeros16.c	42;"	d	file:
softfloat_countLeadingZeros32	softfloat/primitives.h	/^INLINE uint_fast8_t softfloat_countLeadingZeros32( uint32_t a )$/;"	f
softfloat_countLeadingZeros32	softfloat/s_countLeadingZeros32.c	/^uint_fast8_t softfloat_countLeadingZeros32( uint32_t a )$/;"	f
softfloat_countLeadingZeros32	softfloat/s_countLeadingZeros32.c	42;"	d	file:
softfloat_countLeadingZeros64	softfloat/s_countLeadingZeros64.c	/^uint_fast8_t softfloat_countLeadingZeros64( uint64_t a )$/;"	f
softfloat_countLeadingZeros64	softfloat/s_countLeadingZeros64.c	42;"	d	file:
softfloat_countLeadingZeros8	softfloat/s_countLeadingZeros8.c	/^const uint_least8_t softfloat_countLeadingZeros8[256] = {$/;"	v
softfloat_detectTininess	softfloat/softfloat_state.c	/^THREAD_LOCAL uint_fast8_t softfloat_detectTininess = init_detectTininess;$/;"	v
softfloat_eq128	softfloat/primitives.h	/^bool softfloat_eq128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_eq128	softfloat/s_eq128.c	/^bool softfloat_eq128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_exceptionFlags	softfloat/softfloat_state.c	/^THREAD_LOCAL uint_fast8_t softfloat_exceptionFlags = 0;$/;"	v
softfloat_extF80MToCommonNaN	softfloat/specialize.h	322;"	d
softfloat_extF80UIToCommonNaN	softfloat/specialize.h	215;"	d
softfloat_f128MToCommonNaN	softfloat/specialize.h	373;"	d
softfloat_f128UIToCommonNaN	softfloat/specialize.h	273;"	d
softfloat_f16UIToCommonNaN	softfloat/specialize.h	100;"	d
softfloat_f32UIToCommonNaN	softfloat/specialize.h	135;"	d
softfloat_f64UIToCommonNaN	softfloat/specialize.h	170;"	d
softfloat_flag_inexact	softfloat/softfloat.h	/^    softfloat_flag_inexact   =  1,$/;"	e	enum:__anon3
softfloat_flag_infinite	softfloat/softfloat.h	/^    softfloat_flag_infinite  =  8,$/;"	e	enum:__anon3
softfloat_flag_invalid	softfloat/softfloat.h	/^    softfloat_flag_invalid   = 16$/;"	e	enum:__anon3
softfloat_flag_overflow	softfloat/softfloat.h	/^    softfloat_flag_overflow  =  4,$/;"	e	enum:__anon3
softfloat_flag_underflow	softfloat/softfloat.h	/^    softfloat_flag_underflow =  2,$/;"	e	enum:__anon3
softfloat_h	softfloat/softfloat.h	47;"	d
softfloat_hdrs	build/softfloat.mk	/^softfloat_hdrs = \\$/;"	m
softfloat_install_prog_srcs	build/softfloat.mk	/^softfloat_install_prog_srcs =$/;"	m
softfloat_isSigNaNExtF80UI	softfloat/specialize.h	199;"	d
softfloat_isSigNaNF128UI	softfloat/specialize.h	264;"	d
softfloat_isSigNaNF16UI	softfloat/specialize.h	92;"	d
softfloat_isSigNaNF32UI	softfloat/specialize.h	127;"	d
softfloat_isSigNaNF64UI	softfloat/specialize.h	162;"	d
softfloat_le128	softfloat/primitives.h	/^bool softfloat_le128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_le128	softfloat/s_le128.c	/^bool softfloat_le128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_lt128	softfloat/primitives.h	/^bool softfloat_lt128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_lt128	softfloat/s_lt128.c	/^bool softfloat_lt128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_mul128By32	softfloat/primitives.h	/^struct uint128 softfloat_mul128By32( uint64_t a64, uint64_t a0, uint32_t b )$/;"	f
softfloat_mul128By32	softfloat/s_mul128By32.c	/^struct uint128 softfloat_mul128By32( uint64_t a64, uint64_t a0, uint32_t b )$/;"	f
softfloat_mul128MTo256M	softfloat/s_mul128MTo256M.c	/^ softfloat_mul128MTo256M($/;"	f
softfloat_mul128To256M	softfloat/s_mul128To256M.c	/^ softfloat_mul128To256M($/;"	f
softfloat_mul128To256M	softfloat/s_mul128To256M.c	42;"	d	file:
softfloat_mul64ByShifted32To128	softfloat/primitives.h	/^INLINE struct uint128 softfloat_mul64ByShifted32To128( uint64_t a, uint32_t b )$/;"	f
softfloat_mul64ByShifted32To128	softfloat/s_mul64ByShifted32To128.c	/^struct uint128 softfloat_mul64ByShifted32To128( uint64_t a, uint32_t b )$/;"	f
softfloat_mul64To128	softfloat/s_mul64To128.c	/^struct uint128 softfloat_mul64To128( uint64_t a, uint64_t b )$/;"	f
softfloat_mul64To128M	softfloat/s_mul64To128M.c	/^void softfloat_mul64To128M( uint64_t a, uint64_t b, uint32_t *zPtr )$/;"	f
softfloat_mulAddF128	softfloat/s_mulAddF128.c	/^ softfloat_mulAddF128($/;"	f
softfloat_mulAddF16	softfloat/s_mulAddF16.c	/^ softfloat_mulAddF16($/;"	f
softfloat_mulAddF32	softfloat/s_mulAddF32.c	/^ softfloat_mulAddF32($/;"	f
softfloat_mulAddF64	softfloat/s_mulAddF64.c	/^ softfloat_mulAddF64($/;"	f
softfloat_mulAdd_subC	softfloat/internals.h	/^    softfloat_mulAdd_subC    = 1,$/;"	e	enum:__anon4
softfloat_mulAdd_subProd	softfloat/internals.h	/^    softfloat_mulAdd_subProd = 2$/;"	e	enum:__anon4
softfloat_negX128M	softfloat/primitives.h	1004;"	d
softfloat_negX160M	softfloat/primitives.h	1012;"	d
softfloat_negX256M	softfloat/primitives.h	1020;"	d
softfloat_negX96M	softfloat/primitives.h	996;"	d
softfloat_negXM	softfloat/s_negXM.c	/^void softfloat_negXM( uint_fast8_t size_words, uint32_t *zPtr )$/;"	f
softfloat_normRoundPackToF128	softfloat/s_normRoundPackToF128.c	/^ softfloat_normRoundPackToF128($/;"	f
softfloat_normRoundPackToF16	softfloat/s_normRoundPackToF16.c	/^ softfloat_normRoundPackToF16( bool sign, int_fast16_t exp, uint_fast16_t sig )$/;"	f
softfloat_normRoundPackToF32	softfloat/s_normRoundPackToF32.c	/^ softfloat_normRoundPackToF32( bool sign, int_fast16_t exp, uint_fast32_t sig )$/;"	f
softfloat_normRoundPackToF64	softfloat/s_normRoundPackToF64.c	/^ softfloat_normRoundPackToF64( bool sign, int_fast16_t exp, uint_fast64_t sig )$/;"	f
softfloat_normSubnormalF128Sig	softfloat/s_normSubnormalF128Sig.c	/^ softfloat_normSubnormalF128Sig( uint_fast64_t sig64, uint_fast64_t sig0 )$/;"	f
softfloat_normSubnormalF16Sig	softfloat/s_normSubnormalF16Sig.c	/^struct exp8_sig16 softfloat_normSubnormalF16Sig( uint_fast16_t sig )$/;"	f
softfloat_normSubnormalF32Sig	softfloat/s_normSubnormalF32Sig.c	/^struct exp16_sig32 softfloat_normSubnormalF32Sig( uint_fast32_t sig )$/;"	f
softfloat_normSubnormalF64Sig	softfloat/s_normSubnormalF64Sig.c	/^struct exp16_sig64 softfloat_normSubnormalF64Sig( uint_fast64_t sig )$/;"	f
softfloat_propagateNaNF128UI	softfloat/s_propagateNaNF128UI.c	/^ softfloat_propagateNaNF128UI($/;"	f
softfloat_propagateNaNF16UI	softfloat/s_propagateNaNF16UI.c	/^ softfloat_propagateNaNF16UI( uint_fast16_t uiA, uint_fast16_t uiB )$/;"	f
softfloat_propagateNaNF32UI	softfloat/s_propagateNaNF32UI.c	/^ softfloat_propagateNaNF32UI( uint_fast32_t uiA, uint_fast32_t uiB )$/;"	f
softfloat_propagateNaNF64UI	softfloat/s_propagateNaNF64UI.c	/^ softfloat_propagateNaNF64UI( uint_fast64_t uiA, uint_fast64_t uiB )$/;"	f
softfloat_raiseFlags	softfloat/softfloat_raiseFlags.c	/^void softfloat_raiseFlags( uint_fast8_t flags )$/;"	f
softfloat_raiseFlags.c	softfloat/softfloat_raiseFlags.c	1;"	F
softfloat_remStep128MBy32	softfloat/primitives.h	1150;"	d
softfloat_remStep160MBy32	softfloat/primitives.h	1158;"	d
softfloat_remStep96MBy32	softfloat/primitives.h	1142;"	d
softfloat_remStepMBy32	softfloat/s_remStepMBy32.c	/^ softfloat_remStepMBy32($/;"	f
softfloat_roundMToI64	softfloat/s_roundMToI64.c	/^ softfloat_roundMToI64($/;"	f
softfloat_roundMToUI64	softfloat/s_roundMToUI64.c	/^ softfloat_roundMToUI64($/;"	f
softfloat_roundPackMToI64	softfloat/s_roundPackMToI64.c	/^ softfloat_roundPackMToI64($/;"	f
softfloat_roundPackMToUI64	softfloat/s_roundPackMToUI64.c	/^ softfloat_roundPackMToUI64($/;"	f
softfloat_roundPackToF128	softfloat/s_roundPackToF128.c	/^ softfloat_roundPackToF128($/;"	f
softfloat_roundPackToF16	softfloat/s_roundPackToF16.c	/^ softfloat_roundPackToF16( bool sign, int_fast16_t exp, uint_fast16_t sig )$/;"	f
softfloat_roundPackToF32	softfloat/s_roundPackToF32.c	/^ softfloat_roundPackToF32( bool sign, int_fast16_t exp, uint_fast32_t sig )$/;"	f
softfloat_roundPackToF64	softfloat/s_roundPackToF64.c	/^ softfloat_roundPackToF64( bool sign, int_fast16_t exp, uint_fast64_t sig )$/;"	f
softfloat_roundPackToI32	softfloat/s_roundPackToI32.c	/^ softfloat_roundPackToI32($/;"	f
softfloat_roundPackToI64	softfloat/s_roundPackToI64.c	/^ softfloat_roundPackToI64($/;"	f
softfloat_roundPackToUI32	softfloat/s_roundPackToUI32.c	/^ softfloat_roundPackToUI32($/;"	f
softfloat_roundPackToUI64	softfloat/s_roundPackToUI64.c	/^ softfloat_roundPackToUI64($/;"	f
softfloat_roundToI32	softfloat/s_roundToI32.c	/^ softfloat_roundToI32($/;"	f
softfloat_roundToI64	softfloat/s_roundToI64.c	/^ softfloat_roundToI64($/;"	f
softfloat_roundToUI32	softfloat/s_roundToUI32.c	/^ softfloat_roundToUI32($/;"	f
softfloat_roundToUI64	softfloat/s_roundToUI64.c	/^ softfloat_roundToUI64($/;"	f
softfloat_round_max	softfloat/softfloat.h	/^    softfloat_round_max         = 3,$/;"	e	enum:__anon2
softfloat_round_min	softfloat/softfloat.h	/^    softfloat_round_min         = 2,$/;"	e	enum:__anon2
softfloat_round_minMag	softfloat/softfloat.h	/^    softfloat_round_minMag      = 1,$/;"	e	enum:__anon2
softfloat_round_near_even	softfloat/softfloat.h	/^    softfloat_round_near_even   = 0,$/;"	e	enum:__anon2
softfloat_round_near_maxMag	softfloat/softfloat.h	/^    softfloat_round_near_maxMag = 4,$/;"	e	enum:__anon2
softfloat_round_odd	softfloat/softfloat.h	/^    softfloat_round_odd         = 5$/;"	e	enum:__anon2
softfloat_roundingMode	softfloat/softfloat_state.c	/^THREAD_LOCAL uint_fast8_t softfloat_roundingMode = softfloat_round_near_even;$/;"	v
softfloat_shiftLeft128M	softfloat/primitives.h	751;"	d
softfloat_shiftLeft160M	softfloat/primitives.h	759;"	d
softfloat_shiftLeft96M	softfloat/primitives.h	743;"	d
softfloat_shiftRight96M	softfloat/primitives.h	846;"	d
softfloat_shiftRightJam128	softfloat/s_shiftRightJam128.c	/^ softfloat_shiftRightJam128( uint64_t a64, uint64_t a0, uint_fast32_t dist )$/;"	f
softfloat_shiftRightJam128Extra	softfloat/s_shiftRightJam128Extra.c	/^ softfloat_shiftRightJam128Extra($/;"	f
softfloat_shiftRightJam128M	softfloat/primitives.h	885;"	d
softfloat_shiftRightJam160M	softfloat/primitives.h	893;"	d
softfloat_shiftRightJam256M	softfloat/s_shiftRightJam256M.c	/^ softfloat_shiftRightJam256M($/;"	f
softfloat_shiftRightJam32	softfloat/primitives.h	/^INLINE uint32_t softfloat_shiftRightJam32( uint32_t a, uint_fast16_t dist )$/;"	f
softfloat_shiftRightJam32	softfloat/s_shiftRightJam32.c	/^uint32_t softfloat_shiftRightJam32( uint32_t a, uint_fast16_t dist )$/;"	f
softfloat_shiftRightJam64	softfloat/primitives.h	/^INLINE uint64_t softfloat_shiftRightJam64( uint64_t a, uint_fast32_t dist )$/;"	f
softfloat_shiftRightJam64	softfloat/s_shiftRightJam64.c	/^uint64_t softfloat_shiftRightJam64( uint64_t a, uint_fast32_t dist )$/;"	f
softfloat_shiftRightJam64Extra	softfloat/primitives.h	/^ softfloat_shiftRightJam64Extra($/;"	f
softfloat_shiftRightJam64Extra	softfloat/s_shiftRightJam64Extra.c	/^ softfloat_shiftRightJam64Extra($/;"	f
softfloat_shiftRightJam96M	softfloat/primitives.h	877;"	d
softfloat_shortShiftLeft128	softfloat/primitives.h	/^ softfloat_shortShiftLeft128( uint64_t a64, uint64_t a0, uint_fast8_t dist )$/;"	f
softfloat_shortShiftLeft128	softfloat/s_shortShiftLeft128.c	/^ softfloat_shortShiftLeft128( uint64_t a64, uint64_t a0, uint_fast8_t dist )$/;"	f
softfloat_shortShiftLeft128M	softfloat/primitives.h	707;"	d
softfloat_shortShiftLeft160M	softfloat/primitives.h	715;"	d
softfloat_shortShiftLeft64To96M	softfloat/primitives.h	/^ softfloat_shortShiftLeft64To96M($/;"	f
softfloat_shortShiftLeft64To96M	softfloat/s_shortShiftLeft64To96M.c	/^ softfloat_shortShiftLeft64To96M($/;"	f
softfloat_shortShiftLeft96M	softfloat/primitives.h	699;"	d
softfloat_shortShiftRight128	softfloat/primitives.h	/^ softfloat_shortShiftRight128( uint64_t a64, uint64_t a0, uint_fast8_t dist )$/;"	f
softfloat_shortShiftRight128	softfloat/s_shortShiftRight128.c	/^ softfloat_shortShiftRight128( uint64_t a64, uint64_t a0, uint_fast8_t dist )$/;"	f
softfloat_shortShiftRight128M	softfloat/primitives.h	786;"	d
softfloat_shortShiftRight160M	softfloat/primitives.h	794;"	d
softfloat_shortShiftRightExtendM	softfloat/s_shortShiftRightExtendM.c	/^ softfloat_shortShiftRightExtendM($/;"	f
softfloat_shortShiftRightJam128	softfloat/primitives.h	/^ softfloat_shortShiftRightJam128($/;"	f
softfloat_shortShiftRightJam128	softfloat/s_shortShiftRightJam128.c	/^ softfloat_shortShiftRightJam128($/;"	f
softfloat_shortShiftRightJam128Extra	softfloat/primitives.h	/^ softfloat_shortShiftRightJam128Extra($/;"	f
softfloat_shortShiftRightJam128Extra	softfloat/s_shortShiftRightJam128Extra.c	/^ softfloat_shortShiftRightJam128Extra($/;"	f
softfloat_shortShiftRightJam160M	softfloat/primitives.h	818;"	d
softfloat_shortShiftRightJam64	softfloat/primitives.h	/^uint64_t softfloat_shortShiftRightJam64( uint64_t a, uint_fast8_t dist )$/;"	f
softfloat_shortShiftRightJam64	softfloat/s_shortShiftRightJam64.c	/^uint64_t softfloat_shortShiftRightJam64( uint64_t a, uint_fast8_t dist )$/;"	f
softfloat_shortShiftRightJam64Extra	softfloat/primitives.h	/^ softfloat_shortShiftRightJam64Extra($/;"	f
softfloat_shortShiftRightJam64Extra	softfloat/s_shortShiftRightJam64Extra.c	/^ softfloat_shortShiftRightJam64Extra($/;"	f
softfloat_shortShiftRightJamM	softfloat/s_shiftRightJam256M.c	/^  softfloat_shortShiftRightJamM($/;"	f	file:
softfloat_shortShiftRightM	softfloat/s_shortShiftRightM.c	/^ softfloat_shortShiftRightM($/;"	f
softfloat_state.c	softfloat/softfloat_state.c	1;"	F
softfloat_sub128	softfloat/primitives.h	/^ softfloat_sub128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_sub128	softfloat/s_sub128.c	/^ softfloat_sub128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_sub128M	softfloat/primitives.h	1081;"	d
softfloat_sub160M	softfloat/primitives.h	1089;"	d
softfloat_sub1X160M	softfloat/primitives.h	1047;"	d
softfloat_sub1X96M	softfloat/primitives.h	1039;"	d
softfloat_sub1XM	softfloat/s_sub1XM.c	/^void softfloat_sub1XM( uint_fast8_t size_words, uint32_t *zPtr )$/;"	f
softfloat_sub256M	softfloat/s_sub256M.c	/^ softfloat_sub256M($/;"	f
softfloat_sub96M	softfloat/primitives.h	1073;"	d
softfloat_subM	softfloat/s_subM.c	/^ softfloat_subM($/;"	f
softfloat_subMagsF128	softfloat/s_subMagsF128.c	/^ softfloat_subMagsF128($/;"	f
softfloat_subMagsF16	softfloat/s_subMagsF16.c	/^float16_t softfloat_subMagsF16( uint_fast16_t uiA, uint_fast16_t uiB )$/;"	f
softfloat_subMagsF32	softfloat/s_subMagsF32.c	/^float32_t softfloat_subMagsF32( uint_fast32_t uiA, uint_fast32_t uiB )$/;"	f
softfloat_subMagsF64	softfloat/s_subMagsF64.c	/^ softfloat_subMagsF64( uint_fast64_t uiA, uint_fast64_t uiB, bool signZ )$/;"	f
softfloat_subproject_deps	build/softfloat.mk	/^softfloat_subproject_deps =$/;"	m
softfloat_test_srcs	build/softfloat.mk	/^softfloat_test_srcs =$/;"	m
softfloat_tininess_afterRounding	softfloat/softfloat.h	/^    softfloat_tininess_afterRounding  = 1$/;"	e	enum:__anon1
softfloat_tininess_beforeRounding	softfloat/softfloat.h	/^    softfloat_tininess_beforeRounding = 0,$/;"	e	enum:__anon1
softfloat_types.h	softfloat/softfloat_types.h	1;"	F
softfloat_types_h	softfloat/softfloat_types.h	38;"	d
specialize.h	softfloat/specialize.h	1;"	F
specialize_h	softfloat/specialize.h	38;"	d
spike-dasm.cc	spike_main/spike-dasm.cc	1;"	F
spike.cc	spike_main/spike.cc	1;"	F
spike_main.mk	build/spike_main.mk	1;"	F
spike_main_hdrs	build/spike_main.mk	/^spike_main_hdrs = \\$/;"	m
spike_main_install_prog_srcs	build/spike_main.mk	/^spike_main_install_prog_srcs = \\$/;"	m
spike_main_srcs	build/spike_main.mk	/^spike_main_srcs = \\$/;"	m
spike_main_subproject_deps	build/spike_main.mk	/^spike_main_subproject_deps = \\$/;"	m
sprojs	build/Makefile	/^sprojs         :=  riscv dummy_rocc softfloat spike_main$/;"	m
sprojs_enabled	build/Makefile	/^sprojs_enabled :=  riscv dummy_rocc softfloat spike_main$/;"	m
sprojs_include	build/Makefile	/^sprojs_include := -I. -I$(src_dir) $(addprefix -I$(src_dir)\/, $(sprojs_enabled))$/;"	m
sprojs_mk	build/Makefile	/^sprojs_mk = $(addsuffix .mk, $(sprojs_enabled))$/;"	m
sprojs_mk_in	build/Makefile	/^sprojs_mk_in = \\$/;"	m
sra.cc	build/sra.cc	1;"	F
sra.h	riscv/insns/sra.h	1;"	F
srai.cc	build/srai.cc	1;"	F
srai.h	riscv/insns/srai.h	1;"	F
sraiw.cc	build/sraiw.cc	1;"	F
sraiw.h	riscv/insns/sraiw.h	1;"	F
sraw.cc	build/sraw.cc	1;"	F
sraw.h	riscv/insns/sraw.h	1;"	F
src_dir	build/Makefile	/^src_dir      := ..$/;"	m
sreg_t	riscv/decode.h	/^typedef int64_t sreg_t;$/;"	t
sret.cc	build/sret.cc	1;"	F
sret.h	riscv/insns/sret.h	1;"	F
srl.cc	build/srl.cc	1;"	F
srl.h	riscv/insns/srl.h	1;"	F
srli	riscv/opcodes.h	/^static uint32_t srli(unsigned int dest, unsigned int src, uint8_t shamt)$/;"	f
srli.cc	build/srli.cc	1;"	F
srli.h	riscv/insns/srli.h	1;"	F
srliw.cc	build/srliw.cc	1;"	F
srliw.h	riscv/insns/srliw.h	1;"	F
srlw.cc	build/srlw.cc	1;"	F
srlw.h	riscv/insns/srlw.h	1;"	F
sscratch	riscv/processor.h	/^  reg_t sscratch;$/;"	m	struct:state_t
start_pc	riscv/sim.h	/^  reg_t start_pc;$/;"	m	class:sim_t
state	riscv/jtag_dtm.h	/^    jtag_state_t state() const { return _state; }$/;"	f	class:jtag_dtm_t
state	riscv/processor.h	/^  state_t state;$/;"	m	class:processor_t
state_t	riscv/processor.h	/^struct state_t$/;"	s
step	riscv/execute.cc	/^void processor_t::step(size_t n)$/;"	f	class:processor_t
step	riscv/processor.h	/^  bool step;$/;"	m	struct:__anon16
step	riscv/sim.cc	/^void sim_t::step(size_t n)$/;"	f	class:sim_t
stepi	tests/testlib.py	/^    def stepi(self):$/;"	m	class:Gdb
store	riscv/clint.cc	/^bool clint_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:clint_t
store	riscv/debug_module.cc	/^bool debug_module_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:debug_module_t
store	riscv/devices.cc	/^bool bus_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:bus_t
store	riscv/devices.h	/^  bool store(reg_t addr, size_t len, const uint8_t* bytes) { return false; }$/;"	f	class:mem_t
store	riscv/processor.cc	/^bool processor_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:processor_t
store	riscv/processor.h	/^  bool store;$/;"	m	struct:__anon19
store	riscv/rom.cc	/^bool rom_device_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:rom_device_t
store_address	spike_main/disasm.cc	/^} store_address;$/;"	v	typeref:struct:__anon23
store_float128	riscv/mmu.h	/^  void store_float128(reg_t addr, float128_t val)$/;"	f	class:mmu_t
store_func	riscv/mmu.h	116;"	d
store_slow_path	riscv/mmu.cc	/^void mmu_t::store_slow_path(reg_t addr, reg_t len, const uint8_t* bytes)$/;"	f	class:mmu_t
stow_pkg_dir	build/Makefile	/^  stow_pkg_dir := $(prefix)\/pkgs$/;"	m
stval	riscv/processor.h	/^  reg_t stval;$/;"	m	struct:state_t
stvec	riscv/processor.h	/^  reg_t stvec;$/;"	m	struct:state_t
sub.cc	build/sub.cc	1;"	F
sub.h	riscv/insns/sub.h	1;"	F
subproject_template	build/Makefile	/^define subproject_template$/;"	m
subw.cc	build/subw.cc	1;"	F
subw.h	riscv/insns/subw.h	1;"	F
supports_extension	riscv/processor.h	/^  bool supports_extension(unsigned char ext) {$/;"	f	class:processor_t
sw	riscv/opcodes.h	/^static uint32_t sw(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
sw.cc	build/sw.cc	1;"	F
sw.h	riscv/insns/sw.h	1;"	F
swap_csr	riscv/encoding.h	201;"	d
tag	riscv/mmu.h	/^  reg_t tag;$/;"	m	struct:icache_entry_t
tags	riscv/cachesim.h	/^  std::map<uint64_t, uint64_t> tags;$/;"	m	class:fa_cache_sim_t
tags	riscv/cachesim.h	/^  uint64_t* tags;$/;"	m	class:cache_sim_t
take_interrupt	riscv/processor.cc	/^void processor_t::take_interrupt(reg_t pending_interrupts)$/;"	f	class:processor_t
take_pending_interrupt	riscv/processor.h	/^  void take_pending_interrupt() { take_interrupt(state.mip & state.mie); }$/;"	f	class:processor_t
take_trap	riscv/processor.cc	/^void processor_t::take_trap(trap_t& t, reg_t epc)$/;"	f	class:processor_t
tap	riscv/remote_bitbang.h	/^  jtag_dtm_t *tap;$/;"	m	class:remote_bitbang_t
target	riscv/sim.h	/^  context_t target;$/;"	m	class:sim_t
target_offset	riscv/mmu.h	/^  reg_t target_offset;$/;"	m	struct:tlb_entry_t
tdata2	riscv/processor.h	/^  reg_t tdata2[num_triggers];$/;"	m	struct:state_t
tdo	riscv/jtag_dtm.h	/^    bool tdo() const { return _tdo; }$/;"	f	class:jtag_dtm_t
termios-xspike.cc	spike_main/termios-xspike.cc	1;"	F
test_nogdb	tests/ebreak.py	/^    def test_nogdb(self):$/;"	m	class:EbreakTest
test_noport	tests/ebreak.py	/^    def test_noport(self):$/;"	m	class:EbreakTest
testlib.py	tests/testlib.py	1;"	F
that	riscv/devices.h	/^  mem_t(const mem_t& that) = delete;$/;"	m	class:mem_t
throw_access_exception	riscv/mmu.cc	/^static void throw_access_exception(reg_t addr, access_type type)$/;"	f	file:
tick	riscv/remote_bitbang.cc	/^void remote_bitbang_t::tick()$/;"	f	class:remote_bitbang_t
timing	riscv/processor.h	/^  bool timing;$/;"	m	struct:__anon19
tlb_data	riscv/mmu.h	/^  tlb_entry_t tlb_data[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_entry_t	riscv/mmu.h	/^struct tlb_entry_t {$/;"	s
tlb_insn_tag	riscv/mmu.h	/^  reg_t tlb_insn_tag[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_load_tag	riscv/mmu.h	/^  reg_t tlb_load_tag[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_store_tag	riscv/mmu.h	/^  reg_t tlb_store_tag[TLB_ENTRIES];$/;"	m	class:mmu_t
tmp	riscv/insns/c_jalr.h	/^reg_t tmp = npc;$/;"	v
tmp	riscv/insns/jal.h	/^WRITE_RD(tmp);$/;"	v
tmp	riscv/insns/jal.h	/^reg_t tmp = npc;$/;"	v
tmp	riscv/insns/jalr.h	/^WRITE_RD(tmp);$/;"	v
tmp	riscv/insns/jalr.h	/^reg_t tmp = npc;$/;"	v
to_string	riscv/disasm.h	/^  std::string to_string(insn_t insn) const$/;"	f	class:disasm_insn_t
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon22
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon23
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon24
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon25
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon26
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon27
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon28
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon29
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon30
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon31
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon32
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon33
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon34
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon35
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon36
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon37
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon38
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon39
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon40
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon41
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon42
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon43
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon44
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon45
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon46
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon47
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon48
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon49
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon50
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon51
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon52
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon53
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon54
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon55
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon56
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon57
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon58
to_string	spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon59
trace	riscv/cachesim.h	/^  void trace(uint64_t addr, size_t bytes, access_type type)$/;"	f	class:dcache_sim_t
trace	riscv/cachesim.h	/^  void trace(uint64_t addr, size_t bytes, access_type type)$/;"	f	class:icache_sim_t
trace	riscv/memtracer.h	/^  void trace(uint64_t addr, size_t bytes, access_type type)$/;"	f	class:memtracer_list_t
trace_opcode	riscv/tracer.h	/^static inline void trace_opcode(processor_t* p, insn_bits_t opc, insn_t insn) {$/;"	f
tracer	riscv/mmu.h	/^  memtracer_list_t tracer;$/;"	m	class:mmu_t
tracer.h	riscv/tracer.h	1;"	F
translate	riscv/mmu.cc	/^reg_t mmu_t::translate(reg_t addr, reg_t len, access_type type)$/;"	f	class:mmu_t
translate_insn_addr	riscv/mmu.h	/^  inline tlb_entry_t translate_insn_addr(reg_t addr) {$/;"	f	class:mmu_t
translate_insn_addr_to_host	riscv/mmu.h	/^  inline const uint16_t* translate_insn_addr_to_host(reg_t addr) {$/;"	f	class:mmu_t
trap.cc	riscv/trap.cc	1;"	F
trap.h	riscv/trap.h	1;"	F
trap_t	riscv/trap.h	/^  trap_t(reg_t which) : which(which) {}$/;"	f	class:trap_t
trap_t	riscv/trap.h	/^class trap_t$/;"	c
trigger_exception	riscv/mmu.h	/^  inline trigger_matched_t *trigger_exception(trigger_operation_t operation,$/;"	f	class:mmu_t
trigger_match	riscv/processor.h	/^  inline int trigger_match(trigger_operation_t operation, reg_t address, reg_t data)$/;"	f	class:processor_t
trigger_matched_t	riscv/mmu.h	/^    trigger_matched_t(int index,$/;"	f	class:trigger_matched_t
trigger_matched_t	riscv/mmu.h	/^class trigger_matched_t$/;"	c
trigger_operation_t	riscv/processor.h	/^} trigger_operation_t;$/;"	t	typeref:enum:__anon21
trigger_updated	riscv/processor.cc	/^void processor_t::trigger_updated()$/;"	f	class:processor_t
tselect	riscv/processor.h	/^  reg_t tselect;$/;"	m	struct:state_t
tval	riscv/trap.h	/^  reg_t tval;$/;"	m	class:mem_trap_t
type	riscv/processor.h	/^  uint8_t type;$/;"	m	struct:__anon19
u	riscv/processor.h	/^  bool u;$/;"	m	struct:__anon19
u_imm	riscv/decode.h	/^  int64_t u_imm() { return int64_t(b) >> 12 << 12; }$/;"	f	class:insn_t
ui	softfloat/internals.h	/^union ui128_f128 { struct uint128 ui; float128_t f; };$/;"	m	union:ui128_f128	typeref:struct:ui128_f128::uint128
ui	softfloat/internals.h	/^union ui16_f16 { uint16_t ui; float16_t f; };$/;"	m	union:ui16_f16
ui	softfloat/internals.h	/^union ui32_f32 { uint32_t ui; float32_t f; };$/;"	m	union:ui32_f32
ui	softfloat/internals.h	/^union ui64_f64 { uint64_t ui; float64_t f; };$/;"	m	union:ui64_f64
ui128_f128	softfloat/internals.h	/^union ui128_f128 { struct uint128 ui; float128_t f; };$/;"	u
ui16_f16	softfloat/internals.h	/^union ui16_f16 { uint16_t ui; float16_t f; };$/;"	u
ui32_f32	softfloat/internals.h	/^union ui32_f32 { uint32_t ui; float32_t f; };$/;"	u
ui32_fromNaN	softfloat/specialize.h	60;"	d
ui32_fromNegOverflow	softfloat/specialize.h	59;"	d
ui32_fromPosOverflow	softfloat/specialize.h	58;"	d
ui32_to_f128	softfloat/ui32_to_f128.c	/^float128_t ui32_to_f128( uint32_t a )$/;"	f
ui32_to_f128.c	softfloat/ui32_to_f128.c	1;"	F
ui32_to_f16	softfloat/ui32_to_f16.c	/^float16_t ui32_to_f16( uint32_t a )$/;"	f
ui32_to_f16.c	softfloat/ui32_to_f16.c	1;"	F
ui32_to_f32	softfloat/ui32_to_f32.c	/^float32_t ui32_to_f32( uint32_t a )$/;"	f
ui32_to_f32.c	softfloat/ui32_to_f32.c	1;"	F
ui32_to_f64	softfloat/ui32_to_f64.c	/^float64_t ui32_to_f64( uint32_t a )$/;"	f
ui32_to_f64.c	softfloat/ui32_to_f64.c	1;"	F
ui64_f64	softfloat/internals.h	/^union ui64_f64 { uint64_t ui; float64_t f; };$/;"	u
ui64_fromNaN	softfloat/specialize.h	71;"	d
ui64_fromNegOverflow	softfloat/specialize.h	70;"	d
ui64_fromPosOverflow	softfloat/specialize.h	69;"	d
ui64_to_f128	softfloat/ui64_to_f128.c	/^float128_t ui64_to_f128( uint64_t a )$/;"	f
ui64_to_f128.c	softfloat/ui64_to_f128.c	1;"	F
ui64_to_f16	softfloat/ui64_to_f16.c	/^float16_t ui64_to_f16( uint64_t a )$/;"	f
ui64_to_f16.c	softfloat/ui64_to_f16.c	1;"	F
ui64_to_f32	softfloat/ui64_to_f32.c	/^float32_t ui64_to_f32( uint64_t a )$/;"	f
ui64_to_f32.c	softfloat/ui64_to_f32.c	1;"	F
ui64_to_f64	softfloat/ui64_to_f64.c	/^float64_t ui64_to_f64( uint64_t a )$/;"	f
ui64_to_f64.c	softfloat/ui64_to_f64.c	1;"	F
uint128	softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v0, v64; };$/;"	s
uint128	softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v64, v0; };$/;"	s
uint128_extra	softfloat/primitiveTypes.h	/^struct uint128_extra { struct uint128 v; uint64_t extra; };$/;"	s
uint128_extra	softfloat/primitiveTypes.h	/^struct uint128_extra { uint64_t extra; struct uint128 v; };$/;"	s
uint64_extra	softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t extra, v; };$/;"	s
uint64_extra	softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t v, extra; };$/;"	s
uj_imm	riscv/decode.h	/^  int64_t uj_imm() { return (x(21, 10) << 1) + (x(20, 1) << 11) + (x(12, 8) << 12) + (imm_sign() << 20); }$/;"	f	class:insn_t
unboxF32	riscv/decode.h	230;"	d
unboxF64	riscv/decode.h	232;"	d
unlikely	riscv/common.h	7;"	d
unused_port	tests/testlib.py	/^def unused_port():$/;"	f
update_dr	riscv/jtag_dtm.cc	/^void jtag_dtm_t::update_dr()$/;"	f	class:jtag_dtm_t
update_histogram	riscv/execute.cc	/^inline void processor_t::update_histogram(reg_t pc)$/;"	f	class:processor_t
v	softfloat/primitiveTypes.h	/^struct uint128_extra { struct uint128 v; uint64_t extra; };$/;"	m	struct:uint128_extra	typeref:struct:uint128_extra::uint128
v	softfloat/primitiveTypes.h	/^struct uint128_extra { uint64_t extra; struct uint128 v; };$/;"	m	struct:uint128_extra	typeref:struct:uint128_extra::uint128
v	softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t extra, v; };$/;"	m	struct:uint64_extra
v	softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t v, extra; };$/;"	m	struct:uint64_extra
v	softfloat/softfloat_types.h	/^typedef struct { uint16_t v; } float16_t;$/;"	m	struct:__anon5
v	softfloat/softfloat_types.h	/^typedef struct { uint32_t v; } float32_t;$/;"	m	struct:__anon6
v	softfloat/softfloat_types.h	/^typedef struct { uint64_t v; } float64_t;$/;"	m	struct:__anon7
v	softfloat/softfloat_types.h	/^typedef struct { uint64_t v[2]; } float128_t;$/;"	m	struct:__anon8
v0	softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v0, v64; };$/;"	m	struct:uint128
v0	softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v64, v0; };$/;"	m	struct:uint128
v64	softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v0, v64; };$/;"	m	struct:uint128
v64	softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v64, v0; };$/;"	m	struct:uint128
validate_csr	riscv/decode.h	268;"	d
vcs-version.sh	scripts/vcs-version.sh	1;"	F
version	riscv/debug_module.h	/^  unsigned version;$/;"	m	struct:__anon10
version	riscv/debug_module.h	/^  unsigned version;$/;"	m	struct:__anon13
victimize	riscv/cachesim.cc	/^uint64_t cache_sim_t::victimize(uint64_t addr)$/;"	f	class:cache_sim_t
victimize	riscv/cachesim.cc	/^uint64_t fa_cache_sim_t::victimize(uint64_t addr)$/;"	f	class:fa_cache_sim_t
victimize	riscv/cachesim.cc	/^uint64_t linear_evict_cache_sim_t::victimize(uint64_t addr)$/;"	f	class:linear_evict_cache_sim_t
vm_info	riscv/mmu.h	/^struct vm_info {$/;"	s
wait	tests/testlib.py	/^    def wait(self):$/;"	m	class:Gdb
wait	tests/testlib.py	/^    def wait(self, *args, **kwargs):$/;"	m	class:Spike
walk	riscv/mmu.cc	/^reg_t mmu_t::walk(reg_t addr, access_type type, reg_t mode)$/;"	f	class:mmu_t
ways	riscv/cachesim.h	/^  size_t ways;$/;"	m	class:cache_sim_t
wfi	riscv/decode.h	215;"	d
wfi.cc	build/wfi.cc	1;"	F
wfi.h	riscv/insns/wfi.h	1;"	F
whereto	debug_rom/debug_rom.S	/^whereto:$/;"	l
which	riscv/trap.h	/^  reg_t which;$/;"	m	class:trap_t
wordIncr	softfloat/primitiveTypes.h	62;"	d
wordIncr	softfloat/primitiveTypes.h	73;"	d
write	riscv/decode.h	/^  void write(size_t i, T value)$/;"	f	class:regfile_t
write	riscv/insns/csrrc.h	/^bool write = insn.rs1() != 0;$/;"	v
write	riscv/insns/csrrci.h	/^bool write = insn.rs1() != 0;$/;"	v
write	riscv/insns/csrrs.h	/^bool write = insn.rs1() != 0;$/;"	v
write	riscv/insns/csrrsi.h	/^bool write = insn.rs1() != 0;$/;"	v
write32	riscv/debug_module.cc	/^void debug_module_t::write32(uint8_t *memory, unsigned int index, uint32_t value)$/;"	f	class:debug_module_t
write_accesses	riscv/cachesim.h	/^  uint64_t write_accesses;$/;"	m	class:cache_sim_t
write_chunk	riscv/sim.cc	/^void sim_t::write_chunk(addr_t taddr, size_t len, const void* src)$/;"	f	class:sim_t
write_csr	riscv/encoding.h	198;"	d
write_misses	riscv/cachesim.h	/^  uint64_t write_misses;$/;"	m	class:cache_sim_t
writebacks	riscv/cachesim.h	/^  uint64_t writebacks;$/;"	m	class:cache_sim_t
x	riscv/decode.h	/^  uint64_t x(int lo, int len) { return (b >> lo) & ((insn_bits_t(1) << len)-1); }$/;"	f	class:insn_t
x	tests/testlib.py	/^    def x(self, address, size='w'):$/;"	m	class:Gdb
xd	riscv/rocc.h	/^  unsigned xd : 1;$/;"	m	struct:rocc_insn_t
xlen	riscv/processor.h	/^  unsigned xlen;$/;"	m	class:processor_t
xlen_to_uxl	riscv/processor.cc	/^static int xlen_to_uxl(int xlen)$/;"	f	file:
xor.cc	build/xor.cc	1;"	F
xor.h	riscv/insns/xor.h	1;"	F
xori	riscv/opcodes.h	/^static uint32_t xori(unsigned int dest, unsigned int src, uint16_t imm)$/;"	f
xori.cc	build/xori.cc	1;"	F
xori.h	riscv/insns/xori.h	1;"	F
xpr_name	riscv/regnames.cc	/^const char* xpr_name[] = {$/;"	v
xrd	spike_main/disasm.cc	/^} xrd;$/;"	v	typeref:struct:__anon25
xrs1	spike_main/disasm.cc	/^} xrs1;$/;"	v	typeref:struct:__anon26
xrs2	spike_main/disasm.cc	/^} xrs2;$/;"	v	typeref:struct:__anon27
xs	riscv/decode.h	/^  uint64_t xs(int lo, int len) { return int64_t(b) << (64-lo-len) >> (64-len); }$/;"	f	class:insn_t
xs1	riscv/rocc.h	/^  unsigned xs1 : 1;$/;"	m	struct:rocc_insn_t
xs2	riscv/rocc.h	/^  unsigned xs2 : 1;$/;"	m	struct:rocc_insn_t
xspike.cc	spike_main/xspike.cc	1;"	F
yield_load_reservation	riscv/mmu.h	/^  inline void yield_load_reservation()$/;"	f	class:mmu_t
zext32	riscv/decode.h	200;"	d
zext_xlen	riscv/decode.h	202;"	d
zimm5	spike_main/disasm.cc	/^} zimm5;$/;"	v	typeref:struct:__anon36
~abstract_device_t	riscv/devices.h	/^  virtual ~abstract_device_t() {}$/;"	f	class:abstract_device_t
~arg_t	riscv/disasm.h	/^  virtual ~arg_t() {}$/;"	f	class:arg_t
~cache_memtracer_t	riscv/cachesim.h	/^  ~cache_memtracer_t()$/;"	f	class:cache_memtracer_t
~cache_sim_t	riscv/cachesim.cc	/^cache_sim_t::~cache_sim_t()$/;"	f	class:cache_sim_t
~debug_module_t	riscv/debug_module.cc	/^debug_module_t::~debug_module_t()$/;"	f	class:debug_module_t
~disassembler_t	spike_main/disasm.cc	/^disassembler_t::~disassembler_t()$/;"	f	class:disassembler_t
~extension_t	riscv/extension.cc	/^extension_t::~extension_t()$/;"	f	class:extension_t
~mem_t	riscv/devices.h	/^  ~mem_t() { free(data); }$/;"	f	class:mem_t
~memtracer_t	riscv/memtracer.h	/^  virtual ~memtracer_t() {}$/;"	f	class:memtracer_t
~mmu_t	riscv/mmu.cc	/^mmu_t::~mmu_t()$/;"	f	class:mmu_t
~processor_t	riscv/processor.cc	/^processor_t::~processor_t()$/;"	f	class:processor_t
~sim_t	riscv/sim.cc	/^sim_t::~sim_t()$/;"	f	class:sim_t
