Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : top
Version: O-2018.06-SP5-5
Date   : Wed Jun 19 18:53:59 2024
****************************************


   max_area

                             Required        Actual
   Design                      Area           Area           Slack
   -----------------------------------------------------------------
   top                          0.00       27850.96       -27850.96 (VIOLATED)


   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   top                          0.00       91554656.00    -91554656.00
                                                                    (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: O-2018.06-SP5-5
Date   : Wed Jun 19 18:53:59 2024
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: xn_data[0] (input port clocked by clk)
  Endpoint: R_695 (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     3.00       5.00 f
  xn_data[0] (in)                          0.00       5.00 f
  U1496/C1 (HADDX1)                        0.53       5.53 f
  U1499/CO (FADDX1)                        0.52       6.05 f
  U1501/CO (FADDX1)                        0.52       6.57 f
  U1508/CO (FADDX1)                        0.52       7.09 f
  U1510/CO (FADDX1)                        0.52       7.60 f
  U1512/CO (FADDX1)                        0.52       8.12 f
  U1514/CO (FADDX1)                        0.52       8.64 f
  U1633/CO (FADDX1)                        0.48       9.12 f
  U763/ZN (INVX0)                          0.12       9.24 r
  R_695/D (DFFARX1)                        0.13       9.37 r
  data arrival time                                   9.37

  clock clk (rise edge)                    8.00       8.00
  clock network delay (ideal)              2.00      10.00
  R_695/CLK (DFFARX1)                      0.00      10.00 r
  library setup time                      -0.35       9.65
  data required time                                  9.65
  -----------------------------------------------------------
  data required time                                  9.65
  data arrival time                                  -9.37
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: R_668 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: yn_data[1] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  R_668/CLK (DFFASX1)                      0.00       2.00 r
  R_668/Q (DFFASX1)                        0.73       2.73 f
  U1041/QN (NOR2X0)                        0.36       3.08 r
  U653/QN (NAND2X0)                        0.32       3.40 f
  U652/QN (NOR2X0)                         0.33       3.73 r
  U862/QN (NAND2X0)                        0.45       4.18 f
  U1433/Q (OR2X1)                          0.26       4.44 f
  U894/QN (NAND2X0)                        0.26       4.71 r
  U1477/Q (AO21X1)                         0.44       5.15 r
  U848/Q (XOR2X1)                          0.34       5.49 f
  U628/QN (NOR2X0)                         0.30       5.79 r
  U1753/ZN (INVX0)                         0.53       6.32 f
  U1033/Q (AO21X1)                         0.65       6.97 f
  yn_data[1] (out)                         0.00       6.97 f
  data arrival time                                   6.97

  clock clk (rise edge)                    8.00       8.00
  clock network delay (ideal)              2.00      10.00
  output external delay                   -3.00       7.00
  data required time                                  7.00
  -----------------------------------------------------------
  data required time                                  7.00
  data arrival time                                  -6.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: R_123 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_243 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  R_123/CLK (DFFASX1)                      0.00       2.00 r
  R_123/Q (DFFASX1)                        0.72       2.72 f
  U1566/C1 (HADDX1)                        0.41       3.12 f
  U677/C1 (HADDX1)                         0.42       3.54 f
  U1602/C1 (HADDX1)                        0.42       3.96 f
  U1576/C1 (HADDX1)                        0.42       4.37 f
  U1676/SO (HADDX1)                        0.36       4.73 f
  U1579/Q (AND2X1)                         0.23       4.96 f
  U584/QN (NOR2X0)                         0.15       5.11 r
  U1058/ZN (INVX0)                         0.29       5.40 f
  U671/QN (NAND2X1)                        0.57       5.97 r
  U1046/QN (NAND2X1)                       0.71       6.68 f
  intadd_6/U5/CO (FADDX2)                  1.32       8.00 f
  intadd_6/U4/CO (FADDX2)                  0.58       8.58 f
  intadd_6/U3/CO (FADDX2)                  0.52       9.11 f
  intadd_6/U2/CO (FADDX1)                  0.48       9.59 f
  R_243/D (DFFASX1)                        0.14       9.73 f
  data arrival time                                   9.73

  clock clk (rise edge)                    8.00       8.00
  clock network delay (ideal)              2.00      10.00
  R_243/CLK (DFFASX1)                      0.00      10.00 r
  library setup time                      -0.27       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -9.73
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
