X-Received: by 10.42.168.1 with SMTP id u1mr12968641icy.8.1362325349753;
        Sun, 03 Mar 2013 07:42:29 -0800 (PST)
X-BeenThere: golang-nuts@googlegroups.com
Received: by 10.50.104.232 with SMTP id gh8ls60129igb.20.canary; Sun, 03 Mar
 2013 07:42:18 -0800 (PST)
X-Received: by 10.43.118.129 with SMTP id fq1mr13680601icc.9.1362325338520;
        Sun, 03 Mar 2013 07:42:18 -0800 (PST)
X-Received: by 10.43.118.129 with SMTP id fq1mr13680599icc.9.1362325338505;
        Sun, 03 Mar 2013 07:42:18 -0800 (PST)
Return-Path: <dvy...@google.com>
Received: from mail-ia0-x235.google.com (mail-ia0-x235.google.com [2607:f8b0:4001:c02::235])
        by gmr-mx.google.com with ESMTPS id hn12si590536igb.3.2013.03.03.07.42.18
        (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128);
        Sun, 03 Mar 2013 07:42:18 -0800 (PST)
Received-SPF: pass (google.com: domain of dvy...@google.com designates 2607:f8b0:4001:c02::235 as permitted sender) client-ip=2607:f8b0:4001:c02::235;
Authentication-Results: gmr-mx.google.com;
       spf=pass (google.com: domain of dvy...@google.com designates 2607:f8b0:4001:c02::235 as permitted sender) smtp.mail=dvy...@google.com;
       dkim=pass head...@google.com
Received: by mail-ia0-f181.google.com with SMTP id w33so4001384iag.26
        for <golan...@googlegroups.com>; Sun, 03 Mar 2013 07:42:18 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=google.com; s=20120113;
        h=mime-version:x-received:in-reply-to:references:date:message-id
         :subject:from:to:cc:content-type;
        bh=f1JWrHtE/jJ2Y7MX2Uvc7DzEpCAeqiuK834Zp4Ksz10=;
        b=PeNEX0UkMcOhm/gzv3N94lGdf/u+S+ah3ZVuiODMBO+ogfn2cn8K344nfI3Sd2wxD6
         dGMCvU8IHen4pEYy7JM2CsA+i821b4/IE8qemyhMcs+IdbyadDRG4HI0d/zvq8yiBKPM
         WS+CKA+SC6RdkikPojE83pC20Bql58HyQlK+EtNS5FwV6QM02xs6fZbSWDAmIq3fw/RJ
         MmX1tB93Xsq0opVWhLsX4iJi7mN91pS5XHCaEb8xI0/9jRf2HoL1fBQdRU/n+in+51b/
         ch096Ef1Gsqmg9Pu7bGiOF4wx6KoJi/xcLJ3RrSxP61CLYRGW1sKLoeJSR6NrpDm/4L7
         BHZg==
MIME-Version: 1.0
X-Received: by 10.42.122.66 with SMTP id m2mr21734548icr.15.1362325338051;
 Sun, 03 Mar 2013 07:42:18 -0800 (PST)
Received: by 10.50.20.162 with HTTP; Sun, 3 Mar 2013 07:42:17 -0800 (PST)
In-Reply-To: <CAFgOgC8joq2QqW1Z517nqU7-1cMPuUefPadLyEh1_MaZBSYuVQ@mail.gmail.com>
References: <CAFgOgC9nkqCw9T3=owrYDfk6dNpBOkC0Z3K2r84upeCSCpaukw@mail.gmail.com>
	<CACT4Y+ZDKzCE7eyhFn=fWZpG0ZLdp_2tsr3XO_MZXMwXFPrYuQ@mail.gmail.com>
	<CAFgOgC-LCkzdiSZ-PSEid492-ME_7MSzV4oDH0kuM3AKikrKrg@mail.gmail.com>
	<CAFgOgC_6fP+NEZaArSbG_15vxizEubNMqoB41kaERF1QT3h4wg@mail.gmail.com>
	<CACT4Y+ZUEqTp2yuH4nG-2s36xm0qeCRDK6B3ExWyvYt5zoVH9A@mail.gmail.com>
	<CAFgOgC8N+e5M8aPmt+vrvo90asKpA9P_G+YSnsF56Yq+AaWLuQ@mail.gmail.com>
	<CACT4Y+bO2q3UQ1yNU2og0Bj=LTNxU1_Z4KDFogAGdG-Ct0p1mw@mail.gmail.com>
	<CACT4Y+ZfjTiEx+gVDKf1BHeRKn2US+=xA1XPaA9H6r-Z5qyiPQ@mail.gmail.com>
	<CAFgOgC_eny65=YePwYxcDsbP3pjM-i+3g2gFNywaCQrbb0hK-Q@mail.gmail.com>
	<CAFgOgC8joq2QqW1Z517nqU7-1cMPuUefPadLyEh1_MaZBSYuVQ@mail.gmail.com>
Date: Sun, 3 Mar 2013 17:42:17 +0200
Message-ID: <CACT4Y+byPvbeRYg_z_OgduXh34qG-eGvhghkfAEfTT0kpMf6qw@mail.gmail.com>
Subject: Re: [go-nuts] Workload semantics of new scheduler queues
From: Dmitry Vyukov <dvy...@google.com>
To: "Devon H. O'Dell" <devon...@gmail.com>
Cc: golang-nuts <golan...@googlegroups.com>
Content-Type: text/plain; charset=ISO-8859-1
X-Gm-Message-State: ALoCoQl8WVG4QsmlDp+BgfPiZSx9nWPQOCEY1GuN7uhJNrjACSTirp3ecTw70ROzRDzCoKOL6i2klBi6iLaALh6rq4b6kVeDeczELJHP2i9n6m+OdLBF7d5KJLWk9TkGwTacwst0+n9AM+arAjm6NnoR4wKGqJjaXPdebAWxV25gjy9tbH3Tav8Ixrculzpx3Wc5IXomrw9KecK/B+8K99mMWouxE5ZCzw==

On Sun, Mar 3, 2013 at 11:40 AM, Devon H. O'Dell <devon...@gmail.com> wrote:
> ... am terrible at reply-all.
>
>
> ---------- Forwarded message ----------
> From: Devon H. O'Dell <devon...@gmail.com>
> Date: 2013/3/3
> Subject: Re: [go-nuts] Workload semantics of new scheduler queues
> To: Dmitry Vyukov <dvy...@google.com>
>
>
> On Mar 3, 2013 2:28 AM, "Dmitry Vyukov" <dvy...@google.com> wrote:
>>
>> On Sun, Mar 3, 2013 at 9:06 AM, Dmitry Vyukov <dvy...@google.com> wrote:
>> > On Sun, Mar 3, 2013 at 8:56 AM, Devon H. O'Dell <devon...@gmail.com> wrote:
>> >> 2013/3/3 Dmitry Vyukov <dvy...@google.com>:
>> >>> On Sun, Mar 3, 2013 at 8:51 AM, Devon H. O'Dell <devon...@gmail.com> wrote:
>> >>>> Forgot to CC list
>> >>>>
>> >>>>
>> >>>> ---------- Forwarded message ----------
>> >>>> From: Devon H. O'Dell <devon...@gmail.com>
>> >>>> Date: 2013/3/3
>> >>>> Subject: Re: [go-nuts] Workload semantics of new scheduler queues
>> >>>> To: Dmitry Vyukov <dvy...@google.com>
>> >>>>
>> >>>>
>> >>>> More in a bit, but...
>> >>>>
>> >>>>>> Since Pn can steal work from Pm, the semantics of access require
>> >>>>>> assuming multiple consumers. But I can't tell if I'm right about
>> >>>>>> understanding the producer workload. If I'm wrong, it needs to be
>> >>>>>> MPMC, which reduces the producer side wait-freedom guarantee to simply
>> >>>>>> lock-free, but I guess that's fine. For now I just want to see how it
>> >>>>>> compares, especially on highly contended workloads. Getting this
>> >>>>>> working on ARM will require adding the DMB instruction (possibly DSB,
>> >>>>>> too) to the assembler.
>> >>>>>
>> >>>>> There are some portable atomic operations available in runtime, see
>> >>>>> runtime.atomicload/store/xchg/cas/xadd.
>> >>>>
>> >>>> I'm worried about this. ARM has relaxed memory ordering, and the
>> >>>> compilers don't generate memory fences on ARM, which means that
>> >>>> lock-free data structures will probably break in weird ways if they're
>> >>>> implemented on ARM. If these are working, it might be by accident...
>> >>>> :S
>> >>>
>> >>>
>> >>> Current atomic operations provide sequential consistency, that is,
>> >>> they include all possible memory barriers.
>> >>
>> >> I haven't looked at the generated ASM output, but really? I don't see
>> >> DSB/DMB support in 5a. But I haven't looked in compiled binaries for
>> >> ARM yet. Just want to make sure, because "just using an atomic" isn't
>> >> enough for ARM since it can reorder loads and stores with each other,
>> >> irrespective of whether or not they deal with the same address.
>> >
>> > It's a good question. Now that I am actually looking at the code, I
>> > think the arm atomics indeed lack proper memory barriers. And it can
>> > be the reason why my scheduler patch initially deadlocked on arm, and
>> > why adding atomicload/store instead of plain loads and stored fixed it
>> > (atomicload/store implemented as ldrex/strex loop).
>>
>> The linux version uses kernel-provided CAS implementation that must
>> include memory barriers (presumably).
>
>
> Ah. That probably explains it. We can implement it natively. I will
> try to do this (I'm also working on getting Concurrency Kit[1] working
> on ARM) as part of a CL. Maybe.
>
> Given what I've seen from such heavyweight CLs as this, what should I
> submit as a minimal set of changes? What I have now is relatively
> minimal, but will still need some ARM ASM changes. I can make / test
> ARM changes, but I want to be clear on what we're looking for.


upload your current changes to codereview, then it will be easier to
suggest splitting
