

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_167_18'
================================================================
* Date:           Tue Apr  4 19:45:33 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.113 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  1.200 us|  1.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_18  |       18|       18|         4|          3|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     131|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     226|    -|
|Register             |        -|     -|      155|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      155|     357|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln167_fu_285_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln178_fu_354_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln179_fu_376_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln180_fu_417_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln181_fu_427_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln182_fu_437_p2   |         +|   0|  0|  12|           5|           3|
    |sub_ln174_fu_332_p2   |         -|   0|  0|  12|           5|           5|
    |sub_ln175_fu_343_p2   |         -|   0|  0|  12|           5|           5|
    |sub_ln176_fu_407_p2   |         -|   0|  0|  12|           5|           5|
    |icmp_ln167_fu_279_p2  |      icmp|   0|  0|   8|           3|           3|
    |or_ln170_fu_321_p2    |        or|   0|  0|   5|           5|           1|
    |or_ln171_fu_387_p2    |        or|   0|  0|   5|           5|           2|
    |or_ln172_fu_397_p2    |        or|   0|  0|   5|           5|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 131|          62|          49|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |L_6x3_address0               |  14|          3|    5|         15|
    |L_6x3_d0                     |  14|          3|   32|         96|
    |L_6x4_address0               |  14|          3|    5|         15|
    |L_6x4_address1               |  14|          3|    5|         15|
    |L_6x4_d0                     |  14|          3|   32|         96|
    |L_6x4_d1                     |  14|          3|   32|         96|
    |L_6x5_address0               |  20|          4|    5|         20|
    |L_6x5_address1               |  14|          3|    5|         15|
    |L_6x5_d0                     |  20|          4|   32|        128|
    |L_6x5_d1                     |  14|          3|   32|         96|
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_27        |   9|          2|    3|          6|
    |i_fu_60                      |   9|          2|    3|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 226|         48|  196|        616|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |L_6x10_2_load_reg_518        |  32|   0|   32|          0|
    |L_6x10_3_load_reg_507        |  32|   0|   32|          0|
    |L_6x10_4_load_reg_534        |  32|   0|   32|          0|
    |L_6x10_6_load_reg_513        |  32|   0|   32|          0|
    |add_ln178_reg_524            |   5|   0|    5|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_27_reg_454                 |   3|   0|    3|          0|
    |i_32_cast_reg_495            |   3|   0|    5|          2|
    |i_fu_60                      |   3|   0|    3|          0|
    |icmp_ln167_reg_461           |   1|   0|    1|          0|
    |shl_ln_reg_501               |   3|   0|    5|          2|
    |zext_ln179_reg_529           |   3|   0|    5|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 155|   0|  161|          6|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_167_18|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_167_18|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_167_18|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_167_18|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_167_18|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_167_18|  return value|
|L_6x10_0_address0  |  out|    3|   ap_memory|                         L_6x10_0|         array|
|L_6x10_0_ce0       |  out|    1|   ap_memory|                         L_6x10_0|         array|
|L_6x10_0_q0        |   in|   32|   ap_memory|                         L_6x10_0|         array|
|L_6x4_address0     |  out|    5|   ap_memory|                            L_6x4|         array|
|L_6x4_ce0          |  out|    1|   ap_memory|                            L_6x4|         array|
|L_6x4_we0          |  out|    1|   ap_memory|                            L_6x4|         array|
|L_6x4_d0           |  out|   32|   ap_memory|                            L_6x4|         array|
|L_6x4_address1     |  out|    5|   ap_memory|                            L_6x4|         array|
|L_6x4_ce1          |  out|    1|   ap_memory|                            L_6x4|         array|
|L_6x4_we1          |  out|    1|   ap_memory|                            L_6x4|         array|
|L_6x4_d1           |  out|   32|   ap_memory|                            L_6x4|         array|
|L_6x10_1_address0  |  out|    3|   ap_memory|                         L_6x10_1|         array|
|L_6x10_1_ce0       |  out|    1|   ap_memory|                         L_6x10_1|         array|
|L_6x10_1_q0        |   in|   32|   ap_memory|                         L_6x10_1|         array|
|L_6x10_3_address0  |  out|    3|   ap_memory|                         L_6x10_3|         array|
|L_6x10_3_ce0       |  out|    1|   ap_memory|                         L_6x10_3|         array|
|L_6x10_3_q0        |   in|   32|   ap_memory|                         L_6x10_3|         array|
|L_6x10_6_address0  |  out|    3|   ap_memory|                         L_6x10_6|         array|
|L_6x10_6_ce0       |  out|    1|   ap_memory|                         L_6x10_6|         array|
|L_6x10_6_q0        |   in|   32|   ap_memory|                         L_6x10_6|         array|
|L_6x3_address0     |  out|    5|   ap_memory|                            L_6x3|         array|
|L_6x3_ce0          |  out|    1|   ap_memory|                            L_6x3|         array|
|L_6x3_we0          |  out|    1|   ap_memory|                            L_6x3|         array|
|L_6x3_d0           |  out|   32|   ap_memory|                            L_6x3|         array|
|L_6x3_address1     |  out|    5|   ap_memory|                            L_6x3|         array|
|L_6x3_ce1          |  out|    1|   ap_memory|                            L_6x3|         array|
|L_6x3_we1          |  out|    1|   ap_memory|                            L_6x3|         array|
|L_6x3_d1           |  out|   32|   ap_memory|                            L_6x3|         array|
|L_6x10_2_address0  |  out|    3|   ap_memory|                         L_6x10_2|         array|
|L_6x10_2_ce0       |  out|    1|   ap_memory|                         L_6x10_2|         array|
|L_6x10_2_q0        |   in|   32|   ap_memory|                         L_6x10_2|         array|
|L_6x5_address0     |  out|    5|   ap_memory|                            L_6x5|         array|
|L_6x5_ce0          |  out|    1|   ap_memory|                            L_6x5|         array|
|L_6x5_we0          |  out|    1|   ap_memory|                            L_6x5|         array|
|L_6x5_d0           |  out|   32|   ap_memory|                            L_6x5|         array|
|L_6x5_address1     |  out|    5|   ap_memory|                            L_6x5|         array|
|L_6x5_ce1          |  out|    1|   ap_memory|                            L_6x5|         array|
|L_6x5_we1          |  out|    1|   ap_memory|                            L_6x5|         array|
|L_6x5_d1           |  out|   32|   ap_memory|                            L_6x5|         array|
|L_6x10_4_address0  |  out|    3|   ap_memory|                         L_6x10_4|         array|
|L_6x10_4_ce0       |  out|    1|   ap_memory|                         L_6x10_4|         array|
|L_6x10_4_q0        |   in|   32|   ap_memory|                         L_6x10_4|         array|
+-------------------+-----+-----+------------+---------------------------------+--------------+

