m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/questasim64_10.7c/examples
T_opt
!s110 1770818421
VEHHD=5LRIe[4i;HSf5HY?2
04 8 4 work and_gate fast 0
=1-84ba598c03c8-698c8b75-11f-31c8
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
R0
vand_gate
Z2 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z3 !s110 1770999620
!i10b 1
!s100 j>ch1Vo<20U:U_zJ[dTOa0
I3lhHNUFm^VXI83@>M8U[A0
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 !s105 and_gate_tb_sv_unit
S1
Z6 dC:/Users/User/Documents/DSD_lab/spring26_labs/Lab1_66
Z7 w1770999573
Z8 8C:/Users/User/Documents/DSD_lab/spring26_labs/Lab1_66/and_gate_tb.sv
Z9 FC:/Users/User/Documents/DSD_lab/spring26_labs/Lab1_66/and_gate_tb.sv
L0 1
Z10 OL;L;10.7c;67
r1
!s85 0
31
Z11 !s108 1770999620.000000
!s107 C:/Users/User/Documents/DSD_lab/spring26_labs/Lab1_66/and_gate_tb.sv|
Z12 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/User/Documents/DSD_lab/spring26_labs/Lab1_66/and_gate_tb.sv|
!i113 0
Z13 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vand_gate_tb
R2
R3
!i10b 1
!s100 eD:]BKj]Uco4n<mhBGL5U0
IQD4C8YzI]8n7iKS;>WUdK1
R4
R5
S1
R6
R7
R8
R9
L0 13
R10
r1
!s85 0
31
R11
Z14 !s107 C:/Users/User/Documents/DSD_lab/spring26_labs/Lab1_66/and_gate_tb.sv|
R12
!i113 0
R13
R1
