
002Task.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007460  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08007660  08007660  00017660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077f8  080077f8  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  080077f8  080077f8  000177f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007800  08007800  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007800  08007800  00017800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007804  08007804  00017804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08007808  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014494  2000001c  08007824  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200144b0  08007824  000244b0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017705  00000000  00000000  0002004a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003352  00000000  00000000  0003774f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b8  00000000  00000000  0003aaa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001310  00000000  00000000  0003bf60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029a9a  00000000  00000000  0003d270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001744e  00000000  00000000  00066d0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00104d88  00000000  00000000  0007e158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00182ee0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000563c  00000000  00000000  00182f30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000001c 	.word	0x2000001c
 800021c:	00000000 	.word	0x00000000
 8000220:	08007648 	.word	0x08007648

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000020 	.word	0x20000020
 800023c:	08007648 	.word	0x08007648

08000240 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000240:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000242:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000246:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002d0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800024a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800024e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000252:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000254:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000256:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000258:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800025a:	d332      	bcc.n	80002c2 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800025c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800025e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000260:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000262:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000264:	d314      	bcc.n	8000290 <_CheckCase2>

08000266 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000266:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000268:	19d0      	adds	r0, r2, r7
 800026a:	bf00      	nop

0800026c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800026c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000270:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000274:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000276:	d005      	beq.n	8000284 <_CSDone>
        LDRB     R3,[R1], #+1
 8000278:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000280:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000282:	d1f3      	bne.n	800026c <_LoopCopyStraight>

08000284 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000284:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000288:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800028a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800028e:	4770      	bx	lr

08000290 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000290:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000292:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000294:	d319      	bcc.n	80002ca <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000296:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000298:	1b12      	subs	r2, r2, r4

0800029a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800029a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800029e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 80002a2:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 80002a4:	d1f9      	bne.n	800029a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 80002a6:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 80002a8:	d005      	beq.n	80002b6 <_No2ChunkNeeded>

080002aa <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 80002aa:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80002ae:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80002b2:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 80002b4:	d1f9      	bne.n	80002aa <_LoopCopyAfterWrapAround>

080002b6 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 80002b6:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 80002ba:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 80002bc:	2001      	movs	r0, #1
        POP      {R4-R7}
 80002be:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80002c0:	4770      	bx	lr

080002c2 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80002c2:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80002c4:	3801      	subs	r0, #1
        CMP      R0,R2
 80002c6:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80002c8:	d2cd      	bcs.n	8000266 <_Case4>

080002ca <_Case3>:
_Case3:
        MOVS     R0,#+0
 80002ca:	2000      	movs	r0, #0
        POP      {R4-R7}
 80002cc:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80002ce:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002d0:	20012edc 	.word	0x20012edc

080002d4 <__aeabi_uldivmod>:
 80002d4:	b953      	cbnz	r3, 80002ec <__aeabi_uldivmod+0x18>
 80002d6:	b94a      	cbnz	r2, 80002ec <__aeabi_uldivmod+0x18>
 80002d8:	2900      	cmp	r1, #0
 80002da:	bf08      	it	eq
 80002dc:	2800      	cmpeq	r0, #0
 80002de:	bf1c      	itt	ne
 80002e0:	f04f 31ff 	movne.w	r1, #4294967295
 80002e4:	f04f 30ff 	movne.w	r0, #4294967295
 80002e8:	f000 b974 	b.w	80005d4 <__aeabi_idiv0>
 80002ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f4:	f000 f806 	bl	8000304 <__udivmoddi4>
 80002f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000300:	b004      	add	sp, #16
 8000302:	4770      	bx	lr

08000304 <__udivmoddi4>:
 8000304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000308:	9d08      	ldr	r5, [sp, #32]
 800030a:	4604      	mov	r4, r0
 800030c:	468e      	mov	lr, r1
 800030e:	2b00      	cmp	r3, #0
 8000310:	d14d      	bne.n	80003ae <__udivmoddi4+0xaa>
 8000312:	428a      	cmp	r2, r1
 8000314:	4694      	mov	ip, r2
 8000316:	d969      	bls.n	80003ec <__udivmoddi4+0xe8>
 8000318:	fab2 f282 	clz	r2, r2
 800031c:	b152      	cbz	r2, 8000334 <__udivmoddi4+0x30>
 800031e:	fa01 f302 	lsl.w	r3, r1, r2
 8000322:	f1c2 0120 	rsb	r1, r2, #32
 8000326:	fa20 f101 	lsr.w	r1, r0, r1
 800032a:	fa0c fc02 	lsl.w	ip, ip, r2
 800032e:	ea41 0e03 	orr.w	lr, r1, r3
 8000332:	4094      	lsls	r4, r2
 8000334:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000338:	0c21      	lsrs	r1, r4, #16
 800033a:	fbbe f6f8 	udiv	r6, lr, r8
 800033e:	fa1f f78c 	uxth.w	r7, ip
 8000342:	fb08 e316 	mls	r3, r8, r6, lr
 8000346:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800034a:	fb06 f107 	mul.w	r1, r6, r7
 800034e:	4299      	cmp	r1, r3
 8000350:	d90a      	bls.n	8000368 <__udivmoddi4+0x64>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 30ff 	add.w	r0, r6, #4294967295
 800035a:	f080 811f 	bcs.w	800059c <__udivmoddi4+0x298>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 811c 	bls.w	800059c <__udivmoddi4+0x298>
 8000364:	3e02      	subs	r6, #2
 8000366:	4463      	add	r3, ip
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000370:	fb08 3310 	mls	r3, r8, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 f707 	mul.w	r7, r0, r7
 800037c:	42a7      	cmp	r7, r4
 800037e:	d90a      	bls.n	8000396 <__udivmoddi4+0x92>
 8000380:	eb1c 0404 	adds.w	r4, ip, r4
 8000384:	f100 33ff 	add.w	r3, r0, #4294967295
 8000388:	f080 810a 	bcs.w	80005a0 <__udivmoddi4+0x29c>
 800038c:	42a7      	cmp	r7, r4
 800038e:	f240 8107 	bls.w	80005a0 <__udivmoddi4+0x29c>
 8000392:	4464      	add	r4, ip
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039a:	1be4      	subs	r4, r4, r7
 800039c:	2600      	movs	r6, #0
 800039e:	b11d      	cbz	r5, 80003a8 <__udivmoddi4+0xa4>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c5 4300 	strd	r4, r3, [r5]
 80003a8:	4631      	mov	r1, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d909      	bls.n	80003c6 <__udivmoddi4+0xc2>
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	f000 80ef 	beq.w	8000596 <__udivmoddi4+0x292>
 80003b8:	2600      	movs	r6, #0
 80003ba:	e9c5 0100 	strd	r0, r1, [r5]
 80003be:	4630      	mov	r0, r6
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	fab3 f683 	clz	r6, r3
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d14a      	bne.n	8000464 <__udivmoddi4+0x160>
 80003ce:	428b      	cmp	r3, r1
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xd4>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 80f9 	bhi.w	80005ca <__udivmoddi4+0x2c6>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb61 0303 	sbc.w	r3, r1, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	469e      	mov	lr, r3
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e0      	beq.n	80003a8 <__udivmoddi4+0xa4>
 80003e6:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ea:	e7dd      	b.n	80003a8 <__udivmoddi4+0xa4>
 80003ec:	b902      	cbnz	r2, 80003f0 <__udivmoddi4+0xec>
 80003ee:	deff      	udf	#255	; 0xff
 80003f0:	fab2 f282 	clz	r2, r2
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f040 8092 	bne.w	800051e <__udivmoddi4+0x21a>
 80003fa:	eba1 010c 	sub.w	r1, r1, ip
 80003fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000402:	fa1f fe8c 	uxth.w	lr, ip
 8000406:	2601      	movs	r6, #1
 8000408:	0c20      	lsrs	r0, r4, #16
 800040a:	fbb1 f3f7 	udiv	r3, r1, r7
 800040e:	fb07 1113 	mls	r1, r7, r3, r1
 8000412:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000416:	fb0e f003 	mul.w	r0, lr, r3
 800041a:	4288      	cmp	r0, r1
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x12c>
 800041e:	eb1c 0101 	adds.w	r1, ip, r1
 8000422:	f103 38ff 	add.w	r8, r3, #4294967295
 8000426:	d202      	bcs.n	800042e <__udivmoddi4+0x12a>
 8000428:	4288      	cmp	r0, r1
 800042a:	f200 80cb 	bhi.w	80005c4 <__udivmoddi4+0x2c0>
 800042e:	4643      	mov	r3, r8
 8000430:	1a09      	subs	r1, r1, r0
 8000432:	b2a4      	uxth	r4, r4
 8000434:	fbb1 f0f7 	udiv	r0, r1, r7
 8000438:	fb07 1110 	mls	r1, r7, r0, r1
 800043c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000440:	fb0e fe00 	mul.w	lr, lr, r0
 8000444:	45a6      	cmp	lr, r4
 8000446:	d908      	bls.n	800045a <__udivmoddi4+0x156>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000450:	d202      	bcs.n	8000458 <__udivmoddi4+0x154>
 8000452:	45a6      	cmp	lr, r4
 8000454:	f200 80bb 	bhi.w	80005ce <__udivmoddi4+0x2ca>
 8000458:	4608      	mov	r0, r1
 800045a:	eba4 040e 	sub.w	r4, r4, lr
 800045e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000462:	e79c      	b.n	800039e <__udivmoddi4+0x9a>
 8000464:	f1c6 0720 	rsb	r7, r6, #32
 8000468:	40b3      	lsls	r3, r6
 800046a:	fa22 fc07 	lsr.w	ip, r2, r7
 800046e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000472:	fa20 f407 	lsr.w	r4, r0, r7
 8000476:	fa01 f306 	lsl.w	r3, r1, r6
 800047a:	431c      	orrs	r4, r3
 800047c:	40f9      	lsrs	r1, r7
 800047e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000482:	fa00 f306 	lsl.w	r3, r0, r6
 8000486:	fbb1 f8f9 	udiv	r8, r1, r9
 800048a:	0c20      	lsrs	r0, r4, #16
 800048c:	fa1f fe8c 	uxth.w	lr, ip
 8000490:	fb09 1118 	mls	r1, r9, r8, r1
 8000494:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000498:	fb08 f00e 	mul.w	r0, r8, lr
 800049c:	4288      	cmp	r0, r1
 800049e:	fa02 f206 	lsl.w	r2, r2, r6
 80004a2:	d90b      	bls.n	80004bc <__udivmoddi4+0x1b8>
 80004a4:	eb1c 0101 	adds.w	r1, ip, r1
 80004a8:	f108 3aff 	add.w	sl, r8, #4294967295
 80004ac:	f080 8088 	bcs.w	80005c0 <__udivmoddi4+0x2bc>
 80004b0:	4288      	cmp	r0, r1
 80004b2:	f240 8085 	bls.w	80005c0 <__udivmoddi4+0x2bc>
 80004b6:	f1a8 0802 	sub.w	r8, r8, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	1a09      	subs	r1, r1, r0
 80004be:	b2a4      	uxth	r4, r4
 80004c0:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c4:	fb09 1110 	mls	r1, r9, r0, r1
 80004c8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004cc:	fb00 fe0e 	mul.w	lr, r0, lr
 80004d0:	458e      	cmp	lr, r1
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1e2>
 80004d4:	eb1c 0101 	adds.w	r1, ip, r1
 80004d8:	f100 34ff 	add.w	r4, r0, #4294967295
 80004dc:	d26c      	bcs.n	80005b8 <__udivmoddi4+0x2b4>
 80004de:	458e      	cmp	lr, r1
 80004e0:	d96a      	bls.n	80005b8 <__udivmoddi4+0x2b4>
 80004e2:	3802      	subs	r0, #2
 80004e4:	4461      	add	r1, ip
 80004e6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004ea:	fba0 9402 	umull	r9, r4, r0, r2
 80004ee:	eba1 010e 	sub.w	r1, r1, lr
 80004f2:	42a1      	cmp	r1, r4
 80004f4:	46c8      	mov	r8, r9
 80004f6:	46a6      	mov	lr, r4
 80004f8:	d356      	bcc.n	80005a8 <__udivmoddi4+0x2a4>
 80004fa:	d053      	beq.n	80005a4 <__udivmoddi4+0x2a0>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x212>
 80004fe:	ebb3 0208 	subs.w	r2, r3, r8
 8000502:	eb61 010e 	sbc.w	r1, r1, lr
 8000506:	fa01 f707 	lsl.w	r7, r1, r7
 800050a:	fa22 f306 	lsr.w	r3, r2, r6
 800050e:	40f1      	lsrs	r1, r6
 8000510:	431f      	orrs	r7, r3
 8000512:	e9c5 7100 	strd	r7, r1, [r5]
 8000516:	2600      	movs	r6, #0
 8000518:	4631      	mov	r1, r6
 800051a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800051e:	f1c2 0320 	rsb	r3, r2, #32
 8000522:	40d8      	lsrs	r0, r3
 8000524:	fa0c fc02 	lsl.w	ip, ip, r2
 8000528:	fa21 f303 	lsr.w	r3, r1, r3
 800052c:	4091      	lsls	r1, r2
 800052e:	4301      	orrs	r1, r0
 8000530:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000534:	fa1f fe8c 	uxth.w	lr, ip
 8000538:	fbb3 f0f7 	udiv	r0, r3, r7
 800053c:	fb07 3610 	mls	r6, r7, r0, r3
 8000540:	0c0b      	lsrs	r3, r1, #16
 8000542:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000546:	fb00 f60e 	mul.w	r6, r0, lr
 800054a:	429e      	cmp	r6, r3
 800054c:	fa04 f402 	lsl.w	r4, r4, r2
 8000550:	d908      	bls.n	8000564 <__udivmoddi4+0x260>
 8000552:	eb1c 0303 	adds.w	r3, ip, r3
 8000556:	f100 38ff 	add.w	r8, r0, #4294967295
 800055a:	d22f      	bcs.n	80005bc <__udivmoddi4+0x2b8>
 800055c:	429e      	cmp	r6, r3
 800055e:	d92d      	bls.n	80005bc <__udivmoddi4+0x2b8>
 8000560:	3802      	subs	r0, #2
 8000562:	4463      	add	r3, ip
 8000564:	1b9b      	subs	r3, r3, r6
 8000566:	b289      	uxth	r1, r1
 8000568:	fbb3 f6f7 	udiv	r6, r3, r7
 800056c:	fb07 3316 	mls	r3, r7, r6, r3
 8000570:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000574:	fb06 f30e 	mul.w	r3, r6, lr
 8000578:	428b      	cmp	r3, r1
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x28a>
 800057c:	eb1c 0101 	adds.w	r1, ip, r1
 8000580:	f106 38ff 	add.w	r8, r6, #4294967295
 8000584:	d216      	bcs.n	80005b4 <__udivmoddi4+0x2b0>
 8000586:	428b      	cmp	r3, r1
 8000588:	d914      	bls.n	80005b4 <__udivmoddi4+0x2b0>
 800058a:	3e02      	subs	r6, #2
 800058c:	4461      	add	r1, ip
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000594:	e738      	b.n	8000408 <__udivmoddi4+0x104>
 8000596:	462e      	mov	r6, r5
 8000598:	4628      	mov	r0, r5
 800059a:	e705      	b.n	80003a8 <__udivmoddi4+0xa4>
 800059c:	4606      	mov	r6, r0
 800059e:	e6e3      	b.n	8000368 <__udivmoddi4+0x64>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6f8      	b.n	8000396 <__udivmoddi4+0x92>
 80005a4:	454b      	cmp	r3, r9
 80005a6:	d2a9      	bcs.n	80004fc <__udivmoddi4+0x1f8>
 80005a8:	ebb9 0802 	subs.w	r8, r9, r2
 80005ac:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005b0:	3801      	subs	r0, #1
 80005b2:	e7a3      	b.n	80004fc <__udivmoddi4+0x1f8>
 80005b4:	4646      	mov	r6, r8
 80005b6:	e7ea      	b.n	800058e <__udivmoddi4+0x28a>
 80005b8:	4620      	mov	r0, r4
 80005ba:	e794      	b.n	80004e6 <__udivmoddi4+0x1e2>
 80005bc:	4640      	mov	r0, r8
 80005be:	e7d1      	b.n	8000564 <__udivmoddi4+0x260>
 80005c0:	46d0      	mov	r8, sl
 80005c2:	e77b      	b.n	80004bc <__udivmoddi4+0x1b8>
 80005c4:	3b02      	subs	r3, #2
 80005c6:	4461      	add	r1, ip
 80005c8:	e732      	b.n	8000430 <__udivmoddi4+0x12c>
 80005ca:	4630      	mov	r0, r6
 80005cc:	e709      	b.n	80003e2 <__udivmoddi4+0xde>
 80005ce:	4464      	add	r4, ip
 80005d0:	3802      	subs	r0, #2
 80005d2:	e742      	b.n	800045a <__udivmoddi4+0x156>

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b08c      	sub	sp, #48	; 0x30
 80005dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005de:	f107 031c 	add.w	r3, r7, #28
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
 80005e6:	605a      	str	r2, [r3, #4]
 80005e8:	609a      	str	r2, [r3, #8]
 80005ea:	60da      	str	r2, [r3, #12]
 80005ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ee:	4b7f      	ldr	r3, [pc, #508]	; (80007ec <MX_GPIO_Init+0x214>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f2:	4a7e      	ldr	r2, [pc, #504]	; (80007ec <MX_GPIO_Init+0x214>)
 80005f4:	f043 0304 	orr.w	r3, r3, #4
 80005f8:	6313      	str	r3, [r2, #48]	; 0x30
 80005fa:	4b7c      	ldr	r3, [pc, #496]	; (80007ec <MX_GPIO_Init+0x214>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	f003 0304 	and.w	r3, r3, #4
 8000602:	61bb      	str	r3, [r7, #24]
 8000604:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000606:	4b79      	ldr	r3, [pc, #484]	; (80007ec <MX_GPIO_Init+0x214>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	4a78      	ldr	r2, [pc, #480]	; (80007ec <MX_GPIO_Init+0x214>)
 800060c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000610:	6313      	str	r3, [r2, #48]	; 0x30
 8000612:	4b76      	ldr	r3, [pc, #472]	; (80007ec <MX_GPIO_Init+0x214>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800061a:	617b      	str	r3, [r7, #20]
 800061c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800061e:	4b73      	ldr	r3, [pc, #460]	; (80007ec <MX_GPIO_Init+0x214>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000622:	4a72      	ldr	r2, [pc, #456]	; (80007ec <MX_GPIO_Init+0x214>)
 8000624:	f043 0301 	orr.w	r3, r3, #1
 8000628:	6313      	str	r3, [r2, #48]	; 0x30
 800062a:	4b70      	ldr	r3, [pc, #448]	; (80007ec <MX_GPIO_Init+0x214>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062e:	f003 0301 	and.w	r3, r3, #1
 8000632:	613b      	str	r3, [r7, #16]
 8000634:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000636:	4b6d      	ldr	r3, [pc, #436]	; (80007ec <MX_GPIO_Init+0x214>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063a:	4a6c      	ldr	r2, [pc, #432]	; (80007ec <MX_GPIO_Init+0x214>)
 800063c:	f043 0302 	orr.w	r3, r3, #2
 8000640:	6313      	str	r3, [r2, #48]	; 0x30
 8000642:	4b6a      	ldr	r3, [pc, #424]	; (80007ec <MX_GPIO_Init+0x214>)
 8000644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000646:	f003 0302 	and.w	r3, r3, #2
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800064e:	4b67      	ldr	r3, [pc, #412]	; (80007ec <MX_GPIO_Init+0x214>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000652:	4a66      	ldr	r2, [pc, #408]	; (80007ec <MX_GPIO_Init+0x214>)
 8000654:	f043 0308 	orr.w	r3, r3, #8
 8000658:	6313      	str	r3, [r2, #48]	; 0x30
 800065a:	4b64      	ldr	r3, [pc, #400]	; (80007ec <MX_GPIO_Init+0x214>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065e:	f003 0308 	and.w	r3, r3, #8
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000666:	4b61      	ldr	r3, [pc, #388]	; (80007ec <MX_GPIO_Init+0x214>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066a:	4a60      	ldr	r2, [pc, #384]	; (80007ec <MX_GPIO_Init+0x214>)
 800066c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000670:	6313      	str	r3, [r2, #48]	; 0x30
 8000672:	4b5e      	ldr	r3, [pc, #376]	; (80007ec <MX_GPIO_Init+0x214>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800067e:	2200      	movs	r2, #0
 8000680:	f244 0181 	movw	r1, #16513	; 0x4081
 8000684:	485a      	ldr	r0, [pc, #360]	; (80007f0 <MX_GPIO_Init+0x218>)
 8000686:	f000 fdcd 	bl	8001224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800068a:	2200      	movs	r2, #0
 800068c:	2140      	movs	r1, #64	; 0x40
 800068e:	4859      	ldr	r0, [pc, #356]	; (80007f4 <MX_GPIO_Init+0x21c>)
 8000690:	f000 fdc8 	bl	8001224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000694:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000698:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800069a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800069e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	2300      	movs	r3, #0
 80006a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80006a4:	f107 031c 	add.w	r3, r7, #28
 80006a8:	4619      	mov	r1, r3
 80006aa:	4853      	ldr	r0, [pc, #332]	; (80007f8 <MX_GPIO_Init+0x220>)
 80006ac:	f000 fc0e 	bl	8000ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80006b0:	2332      	movs	r3, #50	; 0x32
 80006b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006b4:	2302      	movs	r3, #2
 80006b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b8:	2300      	movs	r3, #0
 80006ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006bc:	2303      	movs	r3, #3
 80006be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80006c0:	230b      	movs	r3, #11
 80006c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006c4:	f107 031c 	add.w	r3, r7, #28
 80006c8:	4619      	mov	r1, r3
 80006ca:	484b      	ldr	r0, [pc, #300]	; (80007f8 <MX_GPIO_Init+0x220>)
 80006cc:	f000 fbfe 	bl	8000ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80006d0:	2386      	movs	r3, #134	; 0x86
 80006d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006d4:	2302      	movs	r3, #2
 80006d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d8:	2300      	movs	r3, #0
 80006da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006dc:	2303      	movs	r3, #3
 80006de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80006e0:	230b      	movs	r3, #11
 80006e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e4:	f107 031c 	add.w	r3, r7, #28
 80006e8:	4619      	mov	r1, r3
 80006ea:	4844      	ldr	r0, [pc, #272]	; (80007fc <MX_GPIO_Init+0x224>)
 80006ec:	f000 fbee 	bl	8000ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80006f0:	f244 0381 	movw	r3, #16513	; 0x4081
 80006f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f6:	2301      	movs	r3, #1
 80006f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fa:	2300      	movs	r3, #0
 80006fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fe:	2300      	movs	r3, #0
 8000700:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000702:	f107 031c 	add.w	r3, r7, #28
 8000706:	4619      	mov	r1, r3
 8000708:	4839      	ldr	r0, [pc, #228]	; (80007f0 <MX_GPIO_Init+0x218>)
 800070a:	f000 fbdf 	bl	8000ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800070e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000712:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000714:	2302      	movs	r3, #2
 8000716:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800071c:	2303      	movs	r3, #3
 800071e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000720:	230b      	movs	r3, #11
 8000722:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000724:	f107 031c 	add.w	r3, r7, #28
 8000728:	4619      	mov	r1, r3
 800072a:	4831      	ldr	r0, [pc, #196]	; (80007f0 <MX_GPIO_Init+0x218>)
 800072c:	f000 fbce 	bl	8000ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000730:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000734:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000736:	2302      	movs	r3, #2
 8000738:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073a:	2300      	movs	r3, #0
 800073c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800073e:	2303      	movs	r3, #3
 8000740:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000742:	2307      	movs	r3, #7
 8000744:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000746:	f107 031c 	add.w	r3, r7, #28
 800074a:	4619      	mov	r1, r3
 800074c:	482c      	ldr	r0, [pc, #176]	; (8000800 <MX_GPIO_Init+0x228>)
 800074e:	f000 fbbd 	bl	8000ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000752:	2340      	movs	r3, #64	; 0x40
 8000754:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000756:	2301      	movs	r3, #1
 8000758:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075a:	2300      	movs	r3, #0
 800075c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075e:	2300      	movs	r3, #0
 8000760:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000762:	f107 031c 	add.w	r3, r7, #28
 8000766:	4619      	mov	r1, r3
 8000768:	4822      	ldr	r0, [pc, #136]	; (80007f4 <MX_GPIO_Init+0x21c>)
 800076a:	f000 fbaf 	bl	8000ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800076e:	2380      	movs	r3, #128	; 0x80
 8000770:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000772:	2300      	movs	r3, #0
 8000774:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000776:	2300      	movs	r3, #0
 8000778:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800077a:	f107 031c 	add.w	r3, r7, #28
 800077e:	4619      	mov	r1, r3
 8000780:	481c      	ldr	r0, [pc, #112]	; (80007f4 <MX_GPIO_Init+0x21c>)
 8000782:	f000 fba3 	bl	8000ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000786:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800078a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800078c:	2302      	movs	r3, #2
 800078e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000790:	2300      	movs	r3, #0
 8000792:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000794:	2303      	movs	r3, #3
 8000796:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000798:	230a      	movs	r3, #10
 800079a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079c:	f107 031c 	add.w	r3, r7, #28
 80007a0:	4619      	mov	r1, r3
 80007a2:	4816      	ldr	r0, [pc, #88]	; (80007fc <MX_GPIO_Init+0x224>)
 80007a4:	f000 fb92 	bl	8000ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80007a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ae:	2300      	movs	r3, #0
 80007b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	2300      	movs	r3, #0
 80007b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80007b6:	f107 031c 	add.w	r3, r7, #28
 80007ba:	4619      	mov	r1, r3
 80007bc:	480f      	ldr	r0, [pc, #60]	; (80007fc <MX_GPIO_Init+0x224>)
 80007be:	f000 fb85 	bl	8000ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80007c2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80007c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c8:	2302      	movs	r3, #2
 80007ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007cc:	2300      	movs	r3, #0
 80007ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007d0:	2303      	movs	r3, #3
 80007d2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007d4:	230b      	movs	r3, #11
 80007d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80007d8:	f107 031c 	add.w	r3, r7, #28
 80007dc:	4619      	mov	r1, r3
 80007de:	4805      	ldr	r0, [pc, #20]	; (80007f4 <MX_GPIO_Init+0x21c>)
 80007e0:	f000 fb74 	bl	8000ecc <HAL_GPIO_Init>

}
 80007e4:	bf00      	nop
 80007e6:	3730      	adds	r7, #48	; 0x30
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40023800 	.word	0x40023800
 80007f0:	40020400 	.word	0x40020400
 80007f4:	40021800 	.word	0x40021800
 80007f8:	40020800 	.word	0x40020800
 80007fc:	40020000 	.word	0x40020000
 8000800:	40020c00 	.word	0x40020c00

08000804 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b08a      	sub	sp, #40	; 0x28
 8000808:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800080a:	f000 fa2c 	bl	8000c66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800080e:	f000 f86d 	bl	80008ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000812:	f7ff fee1 	bl	80005d8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  //Enable the CYCCNT counter
  DWT_CTRL |= (1 << 0);
 8000816:	4b2d      	ldr	r3, [pc, #180]	; (80008cc <main+0xc8>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4a2c      	ldr	r2, [pc, #176]	; (80008cc <main+0xc8>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	6013      	str	r3, [r2, #0]

  SEGGER_UART_init(500000);
 8000822:	482b      	ldr	r0, [pc, #172]	; (80008d0 <main+0xcc>)
 8000824:	f004 fbe4 	bl	8004ff0 <SEGGER_UART_init>

  SEGGER_SYSVIEW_Conf();
 8000828:	f004 fa0c 	bl	8004c44 <SEGGER_SYSVIEW_Conf>

  status = xTaskCreate(vLED_Green_handler, "LED_green_task", 200, NULL, 2, &pvled_green_handle);
 800082c:	f107 030c 	add.w	r3, r7, #12
 8000830:	9301      	str	r3, [sp, #4]
 8000832:	2302      	movs	r3, #2
 8000834:	9300      	str	r3, [sp, #0]
 8000836:	2300      	movs	r3, #0
 8000838:	22c8      	movs	r2, #200	; 0xc8
 800083a:	4926      	ldr	r1, [pc, #152]	; (80008d4 <main+0xd0>)
 800083c:	4826      	ldr	r0, [pc, #152]	; (80008d8 <main+0xd4>)
 800083e:	f002 fb47 	bl	8002ed0 <xTaskCreate>
 8000842:	61f8      	str	r0, [r7, #28]
  configASSERT(status == pdPASS);
 8000844:	69fb      	ldr	r3, [r7, #28]
 8000846:	2b01      	cmp	r3, #1
 8000848:	d00a      	beq.n	8000860 <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800084a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800084e:	f383 8811 	msr	BASEPRI, r3
 8000852:	f3bf 8f6f 	isb	sy
 8000856:	f3bf 8f4f 	dsb	sy
 800085a:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800085c:	bf00      	nop
 800085e:	e7fe      	b.n	800085e <main+0x5a>

  status = xTaskCreate(vLED_Blue_handler, "LED_blue_task", 200, NULL, 2, &pvled_blue_handle);
 8000860:	f107 0308 	add.w	r3, r7, #8
 8000864:	9301      	str	r3, [sp, #4]
 8000866:	2302      	movs	r3, #2
 8000868:	9300      	str	r3, [sp, #0]
 800086a:	2300      	movs	r3, #0
 800086c:	22c8      	movs	r2, #200	; 0xc8
 800086e:	491b      	ldr	r1, [pc, #108]	; (80008dc <main+0xd8>)
 8000870:	481b      	ldr	r0, [pc, #108]	; (80008e0 <main+0xdc>)
 8000872:	f002 fb2d 	bl	8002ed0 <xTaskCreate>
 8000876:	61f8      	str	r0, [r7, #28]
  configASSERT(status == pdPASS);
 8000878:	69fb      	ldr	r3, [r7, #28]
 800087a:	2b01      	cmp	r3, #1
 800087c:	d00a      	beq.n	8000894 <main+0x90>
        __asm volatile
 800087e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000882:	f383 8811 	msr	BASEPRI, r3
 8000886:	f3bf 8f6f 	isb	sy
 800088a:	f3bf 8f4f 	dsb	sy
 800088e:	617b      	str	r3, [r7, #20]
    }
 8000890:	bf00      	nop
 8000892:	e7fe      	b.n	8000892 <main+0x8e>

  status = xTaskCreate(vLED_Red_handler, "LED_red_task", 200, NULL, 2, &pvled_red_handle);
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	9301      	str	r3, [sp, #4]
 8000898:	2302      	movs	r3, #2
 800089a:	9300      	str	r3, [sp, #0]
 800089c:	2300      	movs	r3, #0
 800089e:	22c8      	movs	r2, #200	; 0xc8
 80008a0:	4910      	ldr	r1, [pc, #64]	; (80008e4 <main+0xe0>)
 80008a2:	4811      	ldr	r0, [pc, #68]	; (80008e8 <main+0xe4>)
 80008a4:	f002 fb14 	bl	8002ed0 <xTaskCreate>
 80008a8:	61f8      	str	r0, [r7, #28]
  configASSERT(status == pdPASS);
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d00a      	beq.n	80008c6 <main+0xc2>
        __asm volatile
 80008b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008b4:	f383 8811 	msr	BASEPRI, r3
 80008b8:	f3bf 8f6f 	isb	sy
 80008bc:	f3bf 8f4f 	dsb	sy
 80008c0:	613b      	str	r3, [r7, #16]
    }
 80008c2:	bf00      	nop
 80008c4:	e7fe      	b.n	80008c4 <main+0xc0>

  //Start the FreeRTOS scheduler
  vTaskStartScheduler();
 80008c6:	f002 fc67 	bl	8003198 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008ca:	e7fe      	b.n	80008ca <main+0xc6>
 80008cc:	e0001000 	.word	0xe0001000
 80008d0:	0007a120 	.word	0x0007a120
 80008d4:	08007660 	.word	0x08007660
 80008d8:	080009c9 	.word	0x080009c9
 80008dc:	08007670 	.word	0x08007670
 80008e0:	080009f1 	.word	0x080009f1
 80008e4:	08007680 	.word	0x08007680
 80008e8:	08000a19 	.word	0x08000a19

080008ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b094      	sub	sp, #80	; 0x50
 80008f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	2234      	movs	r2, #52	; 0x34
 80008f8:	2100      	movs	r1, #0
 80008fa:	4618      	mov	r0, r3
 80008fc:	f006 fe9c 	bl	8007638 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000900:	f107 0308 	add.w	r3, r7, #8
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000910:	4b2b      	ldr	r3, [pc, #172]	; (80009c0 <SystemClock_Config+0xd4>)
 8000912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000914:	4a2a      	ldr	r2, [pc, #168]	; (80009c0 <SystemClock_Config+0xd4>)
 8000916:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800091a:	6413      	str	r3, [r2, #64]	; 0x40
 800091c:	4b28      	ldr	r3, [pc, #160]	; (80009c0 <SystemClock_Config+0xd4>)
 800091e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000920:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000928:	4b26      	ldr	r3, [pc, #152]	; (80009c4 <SystemClock_Config+0xd8>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a25      	ldr	r2, [pc, #148]	; (80009c4 <SystemClock_Config+0xd8>)
 800092e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000932:	6013      	str	r3, [r2, #0]
 8000934:	4b23      	ldr	r3, [pc, #140]	; (80009c4 <SystemClock_Config+0xd8>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800093c:	603b      	str	r3, [r7, #0]
 800093e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000940:	2302      	movs	r3, #2
 8000942:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000944:	2301      	movs	r3, #1
 8000946:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000948:	2310      	movs	r3, #16
 800094a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800094c:	2302      	movs	r3, #2
 800094e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000950:	2300      	movs	r3, #0
 8000952:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000954:	2308      	movs	r3, #8
 8000956:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000958:	23d8      	movs	r3, #216	; 0xd8
 800095a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800095c:	2302      	movs	r3, #2
 800095e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000960:	2302      	movs	r3, #2
 8000962:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000964:	2302      	movs	r3, #2
 8000966:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000968:	f107 031c 	add.w	r3, r7, #28
 800096c:	4618      	mov	r0, r3
 800096e:	f000 fcdd 	bl	800132c <HAL_RCC_OscConfig>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000978:	f000 f876 	bl	8000a68 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800097c:	f000 fc86 	bl	800128c <HAL_PWREx_EnableOverDrive>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000986:	f000 f86f 	bl	8000a68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800098a:	230f      	movs	r3, #15
 800098c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800098e:	2302      	movs	r3, #2
 8000990:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000992:	2300      	movs	r3, #0
 8000994:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000996:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800099a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800099c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009a0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80009a2:	f107 0308 	add.w	r3, r7, #8
 80009a6:	2107      	movs	r1, #7
 80009a8:	4618      	mov	r0, r3
 80009aa:	f000 ff6d 	bl	8001888 <HAL_RCC_ClockConfig>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80009b4:	f000 f858 	bl	8000a68 <Error_Handler>
  }
}
 80009b8:	bf00      	nop
 80009ba:	3750      	adds	r7, #80	; 0x50
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40007000 	.word	0x40007000

080009c8 <vLED_Green_handler>:

/* USER CODE BEGIN 4 */
static void vLED_Green_handler( void * pvParameters )
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
 80009d0:	4805      	ldr	r0, [pc, #20]	; (80009e8 <vLED_Green_handler+0x20>)
 80009d2:	f006 fd51 	bl	8007478 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOB, GREEN_LED_PIN);
 80009d6:	2101      	movs	r1, #1
 80009d8:	4804      	ldr	r0, [pc, #16]	; (80009ec <vLED_Green_handler+0x24>)
 80009da:	f000 fc3c 	bl	8001256 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80009de:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009e2:	f000 f96d 	bl	8000cc0 <HAL_Delay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
 80009e6:	e7f3      	b.n	80009d0 <vLED_Green_handler+0x8>
 80009e8:	08007690 	.word	0x08007690
 80009ec:	40020400 	.word	0x40020400

080009f0 <vLED_Blue_handler>:
	}
}
static void vLED_Blue_handler( void * pvParameters )
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling blue LED");
 80009f8:	4805      	ldr	r0, [pc, #20]	; (8000a10 <vLED_Blue_handler+0x20>)
 80009fa:	f006 fd3d 	bl	8007478 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOB, BLUE_LED_PIN);
 80009fe:	2180      	movs	r1, #128	; 0x80
 8000a00:	4804      	ldr	r0, [pc, #16]	; (8000a14 <vLED_Blue_handler+0x24>)
 8000a02:	f000 fc28 	bl	8001256 <HAL_GPIO_TogglePin>
		HAL_Delay(800);
 8000a06:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000a0a:	f000 f959 	bl	8000cc0 <HAL_Delay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling blue LED");
 8000a0e:	e7f3      	b.n	80009f8 <vLED_Blue_handler+0x8>
 8000a10:	080076a4 	.word	0x080076a4
 8000a14:	40020400 	.word	0x40020400

08000a18 <vLED_Red_handler>:
	}
}
static void vLED_Red_handler( void * pvParameters )
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
 8000a20:	4806      	ldr	r0, [pc, #24]	; (8000a3c <vLED_Red_handler+0x24>)
 8000a22:	f006 fd29 	bl	8007478 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOB, RED_LED_PIN);
 8000a26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a2a:	4805      	ldr	r0, [pc, #20]	; (8000a40 <vLED_Red_handler+0x28>)
 8000a2c:	f000 fc13 	bl	8001256 <HAL_GPIO_TogglePin>
		HAL_Delay(400);
 8000a30:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000a34:	f000 f944 	bl	8000cc0 <HAL_Delay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
 8000a38:	e7f2      	b.n	8000a20 <vLED_Red_handler+0x8>
 8000a3a:	bf00      	nop
 8000a3c:	080076b8 	.word	0x080076b8
 8000a40:	40020400 	.word	0x40020400

08000a44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a04      	ldr	r2, [pc, #16]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d101      	bne.n	8000a5a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a56:	f000 f913 	bl	8000c80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40001000 	.word	0x40001000

08000a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a6c:	b672      	cpsid	i
}
 8000a6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a70:	e7fe      	b.n	8000a70 <Error_Handler+0x8>
	...

08000a74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7a:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <HAL_MspInit+0x44>)
 8000a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7e:	4a0e      	ldr	r2, [pc, #56]	; (8000ab8 <HAL_MspInit+0x44>)
 8000a80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a84:	6413      	str	r3, [r2, #64]	; 0x40
 8000a86:	4b0c      	ldr	r3, [pc, #48]	; (8000ab8 <HAL_MspInit+0x44>)
 8000a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a8e:	607b      	str	r3, [r7, #4]
 8000a90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a92:	4b09      	ldr	r3, [pc, #36]	; (8000ab8 <HAL_MspInit+0x44>)
 8000a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a96:	4a08      	ldr	r2, [pc, #32]	; (8000ab8 <HAL_MspInit+0x44>)
 8000a98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a9c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a9e:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <HAL_MspInit+0x44>)
 8000aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aa6:	603b      	str	r3, [r7, #0]
 8000aa8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000aaa:	f003 fd15 	bl	80044d8 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40023800 	.word	0x40023800

08000abc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08e      	sub	sp, #56	; 0x38
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000acc:	4b33      	ldr	r3, [pc, #204]	; (8000b9c <HAL_InitTick+0xe0>)
 8000ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad0:	4a32      	ldr	r2, [pc, #200]	; (8000b9c <HAL_InitTick+0xe0>)
 8000ad2:	f043 0310 	orr.w	r3, r3, #16
 8000ad6:	6413      	str	r3, [r2, #64]	; 0x40
 8000ad8:	4b30      	ldr	r3, [pc, #192]	; (8000b9c <HAL_InitTick+0xe0>)
 8000ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000adc:	f003 0310 	and.w	r3, r3, #16
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ae4:	f107 0210 	add.w	r2, r7, #16
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	4611      	mov	r1, r2
 8000aee:	4618      	mov	r0, r3
 8000af0:	f001 f8da 	bl	8001ca8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000af4:	6a3b      	ldr	r3, [r7, #32]
 8000af6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d103      	bne.n	8000b06 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000afe:	f001 f8bf 	bl	8001c80 <HAL_RCC_GetPCLK1Freq>
 8000b02:	6378      	str	r0, [r7, #52]	; 0x34
 8000b04:	e004      	b.n	8000b10 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b06:	f001 f8bb 	bl	8001c80 <HAL_RCC_GetPCLK1Freq>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b12:	4a23      	ldr	r2, [pc, #140]	; (8000ba0 <HAL_InitTick+0xe4>)
 8000b14:	fba2 2303 	umull	r2, r3, r2, r3
 8000b18:	0c9b      	lsrs	r3, r3, #18
 8000b1a:	3b01      	subs	r3, #1
 8000b1c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b1e:	4b21      	ldr	r3, [pc, #132]	; (8000ba4 <HAL_InitTick+0xe8>)
 8000b20:	4a21      	ldr	r2, [pc, #132]	; (8000ba8 <HAL_InitTick+0xec>)
 8000b22:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b24:	4b1f      	ldr	r3, [pc, #124]	; (8000ba4 <HAL_InitTick+0xe8>)
 8000b26:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b2a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b2c:	4a1d      	ldr	r2, [pc, #116]	; (8000ba4 <HAL_InitTick+0xe8>)
 8000b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b30:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b32:	4b1c      	ldr	r3, [pc, #112]	; (8000ba4 <HAL_InitTick+0xe8>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b38:	4b1a      	ldr	r3, [pc, #104]	; (8000ba4 <HAL_InitTick+0xe8>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b3e:	4b19      	ldr	r3, [pc, #100]	; (8000ba4 <HAL_InitTick+0xe8>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b44:	4817      	ldr	r0, [pc, #92]	; (8000ba4 <HAL_InitTick+0xe8>)
 8000b46:	f001 f8e1 	bl	8001d0c <HAL_TIM_Base_Init>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000b50:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d11b      	bne.n	8000b90 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b58:	4812      	ldr	r0, [pc, #72]	; (8000ba4 <HAL_InitTick+0xe8>)
 8000b5a:	f001 f939 	bl	8001dd0 <HAL_TIM_Base_Start_IT>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000b64:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d111      	bne.n	8000b90 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b6c:	2036      	movs	r0, #54	; 0x36
 8000b6e:	f000 f99f 	bl	8000eb0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2b0f      	cmp	r3, #15
 8000b76:	d808      	bhi.n	8000b8a <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	6879      	ldr	r1, [r7, #4]
 8000b7c:	2036      	movs	r0, #54	; 0x36
 8000b7e:	f000 f97b 	bl	8000e78 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b82:	4a0a      	ldr	r2, [pc, #40]	; (8000bac <HAL_InitTick+0xf0>)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6013      	str	r3, [r2, #0]
 8000b88:	e002      	b.n	8000b90 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b90:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3738      	adds	r7, #56	; 0x38
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	40023800 	.word	0x40023800
 8000ba0:	431bde83 	.word	0x431bde83
 8000ba4:	20000038 	.word	0x20000038
 8000ba8:	40001000 	.word	0x40001000
 8000bac:	20000004 	.word	0x20000004

08000bb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bb4:	e7fe      	b.n	8000bb4 <NMI_Handler+0x4>

08000bb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bba:	e7fe      	b.n	8000bba <HardFault_Handler+0x4>

08000bbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc0:	e7fe      	b.n	8000bc0 <MemManage_Handler+0x4>

08000bc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bc6:	e7fe      	b.n	8000bc6 <BusFault_Handler+0x4>

08000bc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bcc:	e7fe      	b.n	8000bcc <UsageFault_Handler+0x4>

08000bce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr

08000bdc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000be0:	4802      	ldr	r0, [pc, #8]	; (8000bec <TIM6_DAC_IRQHandler+0x10>)
 8000be2:	f001 f96d 	bl	8001ec0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000038 	.word	0x20000038

08000bf0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bf4:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <SystemInit+0x20>)
 8000bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bfa:	4a05      	ldr	r2, [pc, #20]	; (8000c10 <SystemInit+0x20>)
 8000bfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c4c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c18:	f7ff ffea 	bl	8000bf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c1c:	480c      	ldr	r0, [pc, #48]	; (8000c50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c1e:	490d      	ldr	r1, [pc, #52]	; (8000c54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c20:	4a0d      	ldr	r2, [pc, #52]	; (8000c58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c24:	e002      	b.n	8000c2c <LoopCopyDataInit>

08000c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c2a:	3304      	adds	r3, #4

08000c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c30:	d3f9      	bcc.n	8000c26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c32:	4a0a      	ldr	r2, [pc, #40]	; (8000c5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c34:	4c0a      	ldr	r4, [pc, #40]	; (8000c60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c38:	e001      	b.n	8000c3e <LoopFillZerobss>

08000c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c3c:	3204      	adds	r2, #4

08000c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c40:	d3fb      	bcc.n	8000c3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000c42:	f006 fcb7 	bl	80075b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c46:	f7ff fddd 	bl	8000804 <main>
  bx  lr    
 8000c4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c4c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c54:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000c58:	08007808 	.word	0x08007808
  ldr r2, =_sbss
 8000c5c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000c60:	200144b0 	.word	0x200144b0

08000c64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c64:	e7fe      	b.n	8000c64 <ADC_IRQHandler>

08000c66 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c66:	b580      	push	{r7, lr}
 8000c68:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c6a:	2003      	movs	r0, #3
 8000c6c:	f000 f8f9 	bl	8000e62 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c70:	200f      	movs	r0, #15
 8000c72:	f7ff ff23 	bl	8000abc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c76:	f7ff fefd 	bl	8000a74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c7a:	2300      	movs	r3, #0
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c84:	4b06      	ldr	r3, [pc, #24]	; (8000ca0 <HAL_IncTick+0x20>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	461a      	mov	r2, r3
 8000c8a:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <HAL_IncTick+0x24>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4413      	add	r3, r2
 8000c90:	4a04      	ldr	r2, [pc, #16]	; (8000ca4 <HAL_IncTick+0x24>)
 8000c92:	6013      	str	r3, [r2, #0]
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	20000008 	.word	0x20000008
 8000ca4:	20000084 	.word	0x20000084

08000ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  return uwTick;
 8000cac:	4b03      	ldr	r3, [pc, #12]	; (8000cbc <HAL_GetTick+0x14>)
 8000cae:	681b      	ldr	r3, [r3, #0]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	20000084 	.word	0x20000084

08000cc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cc8:	f7ff ffee 	bl	8000ca8 <HAL_GetTick>
 8000ccc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cd8:	d005      	beq.n	8000ce6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cda:	4b0a      	ldr	r3, [pc, #40]	; (8000d04 <HAL_Delay+0x44>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	461a      	mov	r2, r3
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ce6:	bf00      	nop
 8000ce8:	f7ff ffde 	bl	8000ca8 <HAL_GetTick>
 8000cec:	4602      	mov	r2, r0
 8000cee:	68bb      	ldr	r3, [r7, #8]
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	68fa      	ldr	r2, [r7, #12]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d8f7      	bhi.n	8000ce8 <HAL_Delay+0x28>
  {
  }
}
 8000cf8:	bf00      	nop
 8000cfa:	bf00      	nop
 8000cfc:	3710      	adds	r7, #16
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	20000008 	.word	0x20000008

08000d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	f003 0307 	and.w	r3, r3, #7
 8000d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d18:	4b0b      	ldr	r3, [pc, #44]	; (8000d48 <__NVIC_SetPriorityGrouping+0x40>)
 8000d1a:	68db      	ldr	r3, [r3, #12]
 8000d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d1e:	68ba      	ldr	r2, [r7, #8]
 8000d20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d24:	4013      	ands	r3, r2
 8000d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000d30:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <__NVIC_SetPriorityGrouping+0x44>)
 8000d32:	4313      	orrs	r3, r2
 8000d34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d36:	4a04      	ldr	r2, [pc, #16]	; (8000d48 <__NVIC_SetPriorityGrouping+0x40>)
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	60d3      	str	r3, [r2, #12]
}
 8000d3c:	bf00      	nop
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	e000ed00 	.word	0xe000ed00
 8000d4c:	05fa0000 	.word	0x05fa0000

08000d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d54:	4b04      	ldr	r3, [pc, #16]	; (8000d68 <__NVIC_GetPriorityGrouping+0x18>)
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	0a1b      	lsrs	r3, r3, #8
 8000d5a:	f003 0307 	and.w	r3, r3, #7
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4603      	mov	r3, r0
 8000d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	db0b      	blt.n	8000d96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d7e:	79fb      	ldrb	r3, [r7, #7]
 8000d80:	f003 021f 	and.w	r2, r3, #31
 8000d84:	4907      	ldr	r1, [pc, #28]	; (8000da4 <__NVIC_EnableIRQ+0x38>)
 8000d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8a:	095b      	lsrs	r3, r3, #5
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d96:	bf00      	nop
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	e000e100 	.word	0xe000e100

08000da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	4603      	mov	r3, r0
 8000db0:	6039      	str	r1, [r7, #0]
 8000db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	db0a      	blt.n	8000dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	b2da      	uxtb	r2, r3
 8000dc0:	490c      	ldr	r1, [pc, #48]	; (8000df4 <__NVIC_SetPriority+0x4c>)
 8000dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc6:	0112      	lsls	r2, r2, #4
 8000dc8:	b2d2      	uxtb	r2, r2
 8000dca:	440b      	add	r3, r1
 8000dcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd0:	e00a      	b.n	8000de8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	b2da      	uxtb	r2, r3
 8000dd6:	4908      	ldr	r1, [pc, #32]	; (8000df8 <__NVIC_SetPriority+0x50>)
 8000dd8:	79fb      	ldrb	r3, [r7, #7]
 8000dda:	f003 030f 	and.w	r3, r3, #15
 8000dde:	3b04      	subs	r3, #4
 8000de0:	0112      	lsls	r2, r2, #4
 8000de2:	b2d2      	uxtb	r2, r2
 8000de4:	440b      	add	r3, r1
 8000de6:	761a      	strb	r2, [r3, #24]
}
 8000de8:	bf00      	nop
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	e000e100 	.word	0xe000e100
 8000df8:	e000ed00 	.word	0xe000ed00

08000dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b089      	sub	sp, #36	; 0x24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e10:	69fb      	ldr	r3, [r7, #28]
 8000e12:	f1c3 0307 	rsb	r3, r3, #7
 8000e16:	2b04      	cmp	r3, #4
 8000e18:	bf28      	it	cs
 8000e1a:	2304      	movcs	r3, #4
 8000e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	3304      	adds	r3, #4
 8000e22:	2b06      	cmp	r3, #6
 8000e24:	d902      	bls.n	8000e2c <NVIC_EncodePriority+0x30>
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	3b03      	subs	r3, #3
 8000e2a:	e000      	b.n	8000e2e <NVIC_EncodePriority+0x32>
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e30:	f04f 32ff 	mov.w	r2, #4294967295
 8000e34:	69bb      	ldr	r3, [r7, #24]
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	43da      	mvns	r2, r3
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	401a      	ands	r2, r3
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e44:	f04f 31ff 	mov.w	r1, #4294967295
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4e:	43d9      	mvns	r1, r3
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e54:	4313      	orrs	r3, r2
         );
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3724      	adds	r7, #36	; 0x24
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr

08000e62 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b082      	sub	sp, #8
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f7ff ff4c 	bl	8000d08 <__NVIC_SetPriorityGrouping>
}
 8000e70:	bf00      	nop
 8000e72:	3708      	adds	r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b086      	sub	sp, #24
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	607a      	str	r2, [r7, #4]
 8000e84:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e86:	2300      	movs	r3, #0
 8000e88:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e8a:	f7ff ff61 	bl	8000d50 <__NVIC_GetPriorityGrouping>
 8000e8e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	68b9      	ldr	r1, [r7, #8]
 8000e94:	6978      	ldr	r0, [r7, #20]
 8000e96:	f7ff ffb1 	bl	8000dfc <NVIC_EncodePriority>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ea0:	4611      	mov	r1, r2
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff ff80 	bl	8000da8 <__NVIC_SetPriority>
}
 8000ea8:	bf00      	nop
 8000eaa:	3718      	adds	r7, #24
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff ff54 	bl	8000d6c <__NVIC_EnableIRQ>
}
 8000ec4:	bf00      	nop
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b089      	sub	sp, #36	; 0x24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61fb      	str	r3, [r7, #28]
 8000eea:	e175      	b.n	80011d8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000eec:	2201      	movs	r2, #1
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	697a      	ldr	r2, [r7, #20]
 8000efc:	4013      	ands	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	f040 8164 	bne.w	80011d2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	f003 0303 	and.w	r3, r3, #3
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d005      	beq.n	8000f22 <HAL_GPIO_Init+0x56>
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f003 0303 	and.w	r3, r3, #3
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	d130      	bne.n	8000f84 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	43db      	mvns	r3, r3
 8000f34:	69ba      	ldr	r2, [r7, #24]
 8000f36:	4013      	ands	r3, r2
 8000f38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	68da      	ldr	r2, [r3, #12]
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	fa02 f303 	lsl.w	r3, r2, r3
 8000f46:	69ba      	ldr	r2, [r7, #24]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f58:	2201      	movs	r2, #1
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4013      	ands	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	091b      	lsrs	r3, r3, #4
 8000f6e:	f003 0201 	and.w	r2, r3, #1
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f003 0303 	and.w	r3, r3, #3
 8000f8c:	2b03      	cmp	r3, #3
 8000f8e:	d017      	beq.n	8000fc0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	2203      	movs	r2, #3
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	689a      	ldr	r2, [r3, #8]
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	f003 0303 	and.w	r3, r3, #3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d123      	bne.n	8001014 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	08da      	lsrs	r2, r3, #3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	3208      	adds	r2, #8
 8000fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	f003 0307 	and.w	r3, r3, #7
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	220f      	movs	r2, #15
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	691a      	ldr	r2, [r3, #16]
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	f003 0307 	and.w	r3, r3, #7
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4313      	orrs	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	08da      	lsrs	r2, r3, #3
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	3208      	adds	r2, #8
 800100e:	69b9      	ldr	r1, [r7, #24]
 8001010:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	2203      	movs	r2, #3
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	43db      	mvns	r3, r3
 8001026:	69ba      	ldr	r2, [r7, #24]
 8001028:	4013      	ands	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 0203 	and.w	r2, r3, #3
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4313      	orrs	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001050:	2b00      	cmp	r3, #0
 8001052:	f000 80be 	beq.w	80011d2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001056:	4b66      	ldr	r3, [pc, #408]	; (80011f0 <HAL_GPIO_Init+0x324>)
 8001058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800105a:	4a65      	ldr	r2, [pc, #404]	; (80011f0 <HAL_GPIO_Init+0x324>)
 800105c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001060:	6453      	str	r3, [r2, #68]	; 0x44
 8001062:	4b63      	ldr	r3, [pc, #396]	; (80011f0 <HAL_GPIO_Init+0x324>)
 8001064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001066:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800106e:	4a61      	ldr	r2, [pc, #388]	; (80011f4 <HAL_GPIO_Init+0x328>)
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	089b      	lsrs	r3, r3, #2
 8001074:	3302      	adds	r3, #2
 8001076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800107a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	f003 0303 	and.w	r3, r3, #3
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	220f      	movs	r2, #15
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	43db      	mvns	r3, r3
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	4013      	ands	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4a58      	ldr	r2, [pc, #352]	; (80011f8 <HAL_GPIO_Init+0x32c>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d037      	beq.n	800110a <HAL_GPIO_Init+0x23e>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a57      	ldr	r2, [pc, #348]	; (80011fc <HAL_GPIO_Init+0x330>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d031      	beq.n	8001106 <HAL_GPIO_Init+0x23a>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a56      	ldr	r2, [pc, #344]	; (8001200 <HAL_GPIO_Init+0x334>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d02b      	beq.n	8001102 <HAL_GPIO_Init+0x236>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a55      	ldr	r2, [pc, #340]	; (8001204 <HAL_GPIO_Init+0x338>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d025      	beq.n	80010fe <HAL_GPIO_Init+0x232>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a54      	ldr	r2, [pc, #336]	; (8001208 <HAL_GPIO_Init+0x33c>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d01f      	beq.n	80010fa <HAL_GPIO_Init+0x22e>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a53      	ldr	r2, [pc, #332]	; (800120c <HAL_GPIO_Init+0x340>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d019      	beq.n	80010f6 <HAL_GPIO_Init+0x22a>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a52      	ldr	r2, [pc, #328]	; (8001210 <HAL_GPIO_Init+0x344>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d013      	beq.n	80010f2 <HAL_GPIO_Init+0x226>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a51      	ldr	r2, [pc, #324]	; (8001214 <HAL_GPIO_Init+0x348>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d00d      	beq.n	80010ee <HAL_GPIO_Init+0x222>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a50      	ldr	r2, [pc, #320]	; (8001218 <HAL_GPIO_Init+0x34c>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d007      	beq.n	80010ea <HAL_GPIO_Init+0x21e>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a4f      	ldr	r2, [pc, #316]	; (800121c <HAL_GPIO_Init+0x350>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d101      	bne.n	80010e6 <HAL_GPIO_Init+0x21a>
 80010e2:	2309      	movs	r3, #9
 80010e4:	e012      	b.n	800110c <HAL_GPIO_Init+0x240>
 80010e6:	230a      	movs	r3, #10
 80010e8:	e010      	b.n	800110c <HAL_GPIO_Init+0x240>
 80010ea:	2308      	movs	r3, #8
 80010ec:	e00e      	b.n	800110c <HAL_GPIO_Init+0x240>
 80010ee:	2307      	movs	r3, #7
 80010f0:	e00c      	b.n	800110c <HAL_GPIO_Init+0x240>
 80010f2:	2306      	movs	r3, #6
 80010f4:	e00a      	b.n	800110c <HAL_GPIO_Init+0x240>
 80010f6:	2305      	movs	r3, #5
 80010f8:	e008      	b.n	800110c <HAL_GPIO_Init+0x240>
 80010fa:	2304      	movs	r3, #4
 80010fc:	e006      	b.n	800110c <HAL_GPIO_Init+0x240>
 80010fe:	2303      	movs	r3, #3
 8001100:	e004      	b.n	800110c <HAL_GPIO_Init+0x240>
 8001102:	2302      	movs	r3, #2
 8001104:	e002      	b.n	800110c <HAL_GPIO_Init+0x240>
 8001106:	2301      	movs	r3, #1
 8001108:	e000      	b.n	800110c <HAL_GPIO_Init+0x240>
 800110a:	2300      	movs	r3, #0
 800110c:	69fa      	ldr	r2, [r7, #28]
 800110e:	f002 0203 	and.w	r2, r2, #3
 8001112:	0092      	lsls	r2, r2, #2
 8001114:	4093      	lsls	r3, r2
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	4313      	orrs	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800111c:	4935      	ldr	r1, [pc, #212]	; (80011f4 <HAL_GPIO_Init+0x328>)
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	089b      	lsrs	r3, r3, #2
 8001122:	3302      	adds	r3, #2
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800112a:	4b3d      	ldr	r3, [pc, #244]	; (8001220 <HAL_GPIO_Init+0x354>)
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	43db      	mvns	r3, r3
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	4013      	ands	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d003      	beq.n	800114e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	4313      	orrs	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800114e:	4a34      	ldr	r2, [pc, #208]	; (8001220 <HAL_GPIO_Init+0x354>)
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001154:	4b32      	ldr	r3, [pc, #200]	; (8001220 <HAL_GPIO_Init+0x354>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	43db      	mvns	r3, r3
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	4013      	ands	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800116c:	2b00      	cmp	r3, #0
 800116e:	d003      	beq.n	8001178 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	4313      	orrs	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001178:	4a29      	ldr	r2, [pc, #164]	; (8001220 <HAL_GPIO_Init+0x354>)
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800117e:	4b28      	ldr	r3, [pc, #160]	; (8001220 <HAL_GPIO_Init+0x354>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	43db      	mvns	r3, r3
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	4013      	ands	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d003      	beq.n	80011a2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	4313      	orrs	r3, r2
 80011a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011a2:	4a1f      	ldr	r2, [pc, #124]	; (8001220 <HAL_GPIO_Init+0x354>)
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011a8:	4b1d      	ldr	r3, [pc, #116]	; (8001220 <HAL_GPIO_Init+0x354>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	43db      	mvns	r3, r3
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4013      	ands	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d003      	beq.n	80011cc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011cc:	4a14      	ldr	r2, [pc, #80]	; (8001220 <HAL_GPIO_Init+0x354>)
 80011ce:	69bb      	ldr	r3, [r7, #24]
 80011d0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	3301      	adds	r3, #1
 80011d6:	61fb      	str	r3, [r7, #28]
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	2b0f      	cmp	r3, #15
 80011dc:	f67f ae86 	bls.w	8000eec <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80011e0:	bf00      	nop
 80011e2:	bf00      	nop
 80011e4:	3724      	adds	r7, #36	; 0x24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40023800 	.word	0x40023800
 80011f4:	40013800 	.word	0x40013800
 80011f8:	40020000 	.word	0x40020000
 80011fc:	40020400 	.word	0x40020400
 8001200:	40020800 	.word	0x40020800
 8001204:	40020c00 	.word	0x40020c00
 8001208:	40021000 	.word	0x40021000
 800120c:	40021400 	.word	0x40021400
 8001210:	40021800 	.word	0x40021800
 8001214:	40021c00 	.word	0x40021c00
 8001218:	40022000 	.word	0x40022000
 800121c:	40022400 	.word	0x40022400
 8001220:	40013c00 	.word	0x40013c00

08001224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	460b      	mov	r3, r1
 800122e:	807b      	strh	r3, [r7, #2]
 8001230:	4613      	mov	r3, r2
 8001232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001234:	787b      	ldrb	r3, [r7, #1]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d003      	beq.n	8001242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800123a:	887a      	ldrh	r2, [r7, #2]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001240:	e003      	b.n	800124a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001242:	887b      	ldrh	r3, [r7, #2]
 8001244:	041a      	lsls	r2, r3, #16
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	619a      	str	r2, [r3, #24]
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001256:	b480      	push	{r7}
 8001258:	b085      	sub	sp, #20
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
 800125e:	460b      	mov	r3, r1
 8001260:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	695b      	ldr	r3, [r3, #20]
 8001266:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001268:	887a      	ldrh	r2, [r7, #2]
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	4013      	ands	r3, r2
 800126e:	041a      	lsls	r2, r3, #16
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	43d9      	mvns	r1, r3
 8001274:	887b      	ldrh	r3, [r7, #2]
 8001276:	400b      	ands	r3, r1
 8001278:	431a      	orrs	r2, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	619a      	str	r2, [r3, #24]
}
 800127e:	bf00      	nop
 8001280:	3714      	adds	r7, #20
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
	...

0800128c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001296:	4b23      	ldr	r3, [pc, #140]	; (8001324 <HAL_PWREx_EnableOverDrive+0x98>)
 8001298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129a:	4a22      	ldr	r2, [pc, #136]	; (8001324 <HAL_PWREx_EnableOverDrive+0x98>)
 800129c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a0:	6413      	str	r3, [r2, #64]	; 0x40
 80012a2:	4b20      	ldr	r3, [pc, #128]	; (8001324 <HAL_PWREx_EnableOverDrive+0x98>)
 80012a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012aa:	603b      	str	r3, [r7, #0]
 80012ac:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80012ae:	4b1e      	ldr	r3, [pc, #120]	; (8001328 <HAL_PWREx_EnableOverDrive+0x9c>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a1d      	ldr	r2, [pc, #116]	; (8001328 <HAL_PWREx_EnableOverDrive+0x9c>)
 80012b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012b8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80012ba:	f7ff fcf5 	bl	8000ca8 <HAL_GetTick>
 80012be:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80012c0:	e009      	b.n	80012d6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80012c2:	f7ff fcf1 	bl	8000ca8 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80012d0:	d901      	bls.n	80012d6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e022      	b.n	800131c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80012d6:	4b14      	ldr	r3, [pc, #80]	; (8001328 <HAL_PWREx_EnableOverDrive+0x9c>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012e2:	d1ee      	bne.n	80012c2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80012e4:	4b10      	ldr	r3, [pc, #64]	; (8001328 <HAL_PWREx_EnableOverDrive+0x9c>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a0f      	ldr	r2, [pc, #60]	; (8001328 <HAL_PWREx_EnableOverDrive+0x9c>)
 80012ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012ee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80012f0:	f7ff fcda 	bl	8000ca8 <HAL_GetTick>
 80012f4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80012f6:	e009      	b.n	800130c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80012f8:	f7ff fcd6 	bl	8000ca8 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001306:	d901      	bls.n	800130c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001308:	2303      	movs	r3, #3
 800130a:	e007      	b.n	800131c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800130c:	4b06      	ldr	r3, [pc, #24]	; (8001328 <HAL_PWREx_EnableOverDrive+0x9c>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001314:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001318:	d1ee      	bne.n	80012f8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800131a:	2300      	movs	r3, #0
}
 800131c:	4618      	mov	r0, r3
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40023800 	.word	0x40023800
 8001328:	40007000 	.word	0x40007000

0800132c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001334:	2300      	movs	r3, #0
 8001336:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d101      	bne.n	8001342 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e29b      	b.n	800187a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	2b00      	cmp	r3, #0
 800134c:	f000 8087 	beq.w	800145e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001350:	4b96      	ldr	r3, [pc, #600]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	f003 030c 	and.w	r3, r3, #12
 8001358:	2b04      	cmp	r3, #4
 800135a:	d00c      	beq.n	8001376 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800135c:	4b93      	ldr	r3, [pc, #588]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	f003 030c 	and.w	r3, r3, #12
 8001364:	2b08      	cmp	r3, #8
 8001366:	d112      	bne.n	800138e <HAL_RCC_OscConfig+0x62>
 8001368:	4b90      	ldr	r3, [pc, #576]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001370:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001374:	d10b      	bne.n	800138e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001376:	4b8d      	ldr	r3, [pc, #564]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d06c      	beq.n	800145c <HAL_RCC_OscConfig+0x130>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d168      	bne.n	800145c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e275      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001396:	d106      	bne.n	80013a6 <HAL_RCC_OscConfig+0x7a>
 8001398:	4b84      	ldr	r3, [pc, #528]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a83      	ldr	r2, [pc, #524]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 800139e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013a2:	6013      	str	r3, [r2, #0]
 80013a4:	e02e      	b.n	8001404 <HAL_RCC_OscConfig+0xd8>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d10c      	bne.n	80013c8 <HAL_RCC_OscConfig+0x9c>
 80013ae:	4b7f      	ldr	r3, [pc, #508]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a7e      	ldr	r2, [pc, #504]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80013b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013b8:	6013      	str	r3, [r2, #0]
 80013ba:	4b7c      	ldr	r3, [pc, #496]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a7b      	ldr	r2, [pc, #492]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80013c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013c4:	6013      	str	r3, [r2, #0]
 80013c6:	e01d      	b.n	8001404 <HAL_RCC_OscConfig+0xd8>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013d0:	d10c      	bne.n	80013ec <HAL_RCC_OscConfig+0xc0>
 80013d2:	4b76      	ldr	r3, [pc, #472]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a75      	ldr	r2, [pc, #468]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80013d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013dc:	6013      	str	r3, [r2, #0]
 80013de:	4b73      	ldr	r3, [pc, #460]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a72      	ldr	r2, [pc, #456]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80013e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013e8:	6013      	str	r3, [r2, #0]
 80013ea:	e00b      	b.n	8001404 <HAL_RCC_OscConfig+0xd8>
 80013ec:	4b6f      	ldr	r3, [pc, #444]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a6e      	ldr	r2, [pc, #440]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80013f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013f6:	6013      	str	r3, [r2, #0]
 80013f8:	4b6c      	ldr	r3, [pc, #432]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a6b      	ldr	r2, [pc, #428]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80013fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001402:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d013      	beq.n	8001434 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800140c:	f7ff fc4c 	bl	8000ca8 <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001414:	f7ff fc48 	bl	8000ca8 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b64      	cmp	r3, #100	; 0x64
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e229      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001426:	4b61      	ldr	r3, [pc, #388]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d0f0      	beq.n	8001414 <HAL_RCC_OscConfig+0xe8>
 8001432:	e014      	b.n	800145e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001434:	f7ff fc38 	bl	8000ca8 <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800143c:	f7ff fc34 	bl	8000ca8 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b64      	cmp	r3, #100	; 0x64
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e215      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800144e:	4b57      	ldr	r3, [pc, #348]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d1f0      	bne.n	800143c <HAL_RCC_OscConfig+0x110>
 800145a:	e000      	b.n	800145e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800145c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	2b00      	cmp	r3, #0
 8001468:	d069      	beq.n	800153e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800146a:	4b50      	ldr	r3, [pc, #320]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	f003 030c 	and.w	r3, r3, #12
 8001472:	2b00      	cmp	r3, #0
 8001474:	d00b      	beq.n	800148e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001476:	4b4d      	ldr	r3, [pc, #308]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	f003 030c 	and.w	r3, r3, #12
 800147e:	2b08      	cmp	r3, #8
 8001480:	d11c      	bne.n	80014bc <HAL_RCC_OscConfig+0x190>
 8001482:	4b4a      	ldr	r3, [pc, #296]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800148a:	2b00      	cmp	r3, #0
 800148c:	d116      	bne.n	80014bc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800148e:	4b47      	ldr	r3, [pc, #284]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b00      	cmp	r3, #0
 8001498:	d005      	beq.n	80014a6 <HAL_RCC_OscConfig+0x17a>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	68db      	ldr	r3, [r3, #12]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d001      	beq.n	80014a6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e1e9      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a6:	4b41      	ldr	r3, [pc, #260]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	691b      	ldr	r3, [r3, #16]
 80014b2:	00db      	lsls	r3, r3, #3
 80014b4:	493d      	ldr	r1, [pc, #244]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80014b6:	4313      	orrs	r3, r2
 80014b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ba:	e040      	b.n	800153e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d023      	beq.n	800150c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014c4:	4b39      	ldr	r3, [pc, #228]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a38      	ldr	r2, [pc, #224]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80014ca:	f043 0301 	orr.w	r3, r3, #1
 80014ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d0:	f7ff fbea 	bl	8000ca8 <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014d6:	e008      	b.n	80014ea <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014d8:	f7ff fbe6 	bl	8000ca8 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e1c7      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ea:	4b30      	ldr	r3, [pc, #192]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d0f0      	beq.n	80014d8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014f6:	4b2d      	ldr	r3, [pc, #180]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	691b      	ldr	r3, [r3, #16]
 8001502:	00db      	lsls	r3, r3, #3
 8001504:	4929      	ldr	r1, [pc, #164]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001506:	4313      	orrs	r3, r2
 8001508:	600b      	str	r3, [r1, #0]
 800150a:	e018      	b.n	800153e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800150c:	4b27      	ldr	r3, [pc, #156]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a26      	ldr	r2, [pc, #152]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001512:	f023 0301 	bic.w	r3, r3, #1
 8001516:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001518:	f7ff fbc6 	bl	8000ca8 <HAL_GetTick>
 800151c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800151e:	e008      	b.n	8001532 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001520:	f7ff fbc2 	bl	8000ca8 <HAL_GetTick>
 8001524:	4602      	mov	r2, r0
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	2b02      	cmp	r3, #2
 800152c:	d901      	bls.n	8001532 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800152e:	2303      	movs	r3, #3
 8001530:	e1a3      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001532:	4b1e      	ldr	r3, [pc, #120]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 0302 	and.w	r3, r3, #2
 800153a:	2b00      	cmp	r3, #0
 800153c:	d1f0      	bne.n	8001520 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0308 	and.w	r3, r3, #8
 8001546:	2b00      	cmp	r3, #0
 8001548:	d038      	beq.n	80015bc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d019      	beq.n	8001586 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001552:	4b16      	ldr	r3, [pc, #88]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001556:	4a15      	ldr	r2, [pc, #84]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800155e:	f7ff fba3 	bl	8000ca8 <HAL_GetTick>
 8001562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001564:	e008      	b.n	8001578 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001566:	f7ff fb9f 	bl	8000ca8 <HAL_GetTick>
 800156a:	4602      	mov	r2, r0
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d901      	bls.n	8001578 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	e180      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001578:	4b0c      	ldr	r3, [pc, #48]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 800157a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800157c:	f003 0302 	and.w	r3, r3, #2
 8001580:	2b00      	cmp	r3, #0
 8001582:	d0f0      	beq.n	8001566 <HAL_RCC_OscConfig+0x23a>
 8001584:	e01a      	b.n	80015bc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001586:	4b09      	ldr	r3, [pc, #36]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 8001588:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800158a:	4a08      	ldr	r2, [pc, #32]	; (80015ac <HAL_RCC_OscConfig+0x280>)
 800158c:	f023 0301 	bic.w	r3, r3, #1
 8001590:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001592:	f7ff fb89 	bl	8000ca8 <HAL_GetTick>
 8001596:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001598:	e00a      	b.n	80015b0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800159a:	f7ff fb85 	bl	8000ca8 <HAL_GetTick>
 800159e:	4602      	mov	r2, r0
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d903      	bls.n	80015b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	e166      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
 80015ac:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015b0:	4b92      	ldr	r3, [pc, #584]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 80015b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015b4:	f003 0302 	and.w	r3, r3, #2
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d1ee      	bne.n	800159a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 0304 	and.w	r3, r3, #4
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	f000 80a4 	beq.w	8001712 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ca:	4b8c      	ldr	r3, [pc, #560]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d10d      	bne.n	80015f2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80015d6:	4b89      	ldr	r3, [pc, #548]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015da:	4a88      	ldr	r2, [pc, #544]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 80015dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015e0:	6413      	str	r3, [r2, #64]	; 0x40
 80015e2:	4b86      	ldr	r3, [pc, #536]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ea:	60bb      	str	r3, [r7, #8]
 80015ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ee:	2301      	movs	r3, #1
 80015f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015f2:	4b83      	ldr	r3, [pc, #524]	; (8001800 <HAL_RCC_OscConfig+0x4d4>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d118      	bne.n	8001630 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80015fe:	4b80      	ldr	r3, [pc, #512]	; (8001800 <HAL_RCC_OscConfig+0x4d4>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a7f      	ldr	r2, [pc, #508]	; (8001800 <HAL_RCC_OscConfig+0x4d4>)
 8001604:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001608:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800160a:	f7ff fb4d 	bl	8000ca8 <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001610:	e008      	b.n	8001624 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001612:	f7ff fb49 	bl	8000ca8 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b64      	cmp	r3, #100	; 0x64
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e12a      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001624:	4b76      	ldr	r3, [pc, #472]	; (8001800 <HAL_RCC_OscConfig+0x4d4>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0f0      	beq.n	8001612 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d106      	bne.n	8001646 <HAL_RCC_OscConfig+0x31a>
 8001638:	4b70      	ldr	r3, [pc, #448]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 800163a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800163c:	4a6f      	ldr	r2, [pc, #444]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	6713      	str	r3, [r2, #112]	; 0x70
 8001644:	e02d      	b.n	80016a2 <HAL_RCC_OscConfig+0x376>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d10c      	bne.n	8001668 <HAL_RCC_OscConfig+0x33c>
 800164e:	4b6b      	ldr	r3, [pc, #428]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001650:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001652:	4a6a      	ldr	r2, [pc, #424]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001654:	f023 0301 	bic.w	r3, r3, #1
 8001658:	6713      	str	r3, [r2, #112]	; 0x70
 800165a:	4b68      	ldr	r3, [pc, #416]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 800165c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800165e:	4a67      	ldr	r2, [pc, #412]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001660:	f023 0304 	bic.w	r3, r3, #4
 8001664:	6713      	str	r3, [r2, #112]	; 0x70
 8001666:	e01c      	b.n	80016a2 <HAL_RCC_OscConfig+0x376>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	2b05      	cmp	r3, #5
 800166e:	d10c      	bne.n	800168a <HAL_RCC_OscConfig+0x35e>
 8001670:	4b62      	ldr	r3, [pc, #392]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001674:	4a61      	ldr	r2, [pc, #388]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001676:	f043 0304 	orr.w	r3, r3, #4
 800167a:	6713      	str	r3, [r2, #112]	; 0x70
 800167c:	4b5f      	ldr	r3, [pc, #380]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 800167e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001680:	4a5e      	ldr	r2, [pc, #376]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001682:	f043 0301 	orr.w	r3, r3, #1
 8001686:	6713      	str	r3, [r2, #112]	; 0x70
 8001688:	e00b      	b.n	80016a2 <HAL_RCC_OscConfig+0x376>
 800168a:	4b5c      	ldr	r3, [pc, #368]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 800168c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800168e:	4a5b      	ldr	r2, [pc, #364]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001690:	f023 0301 	bic.w	r3, r3, #1
 8001694:	6713      	str	r3, [r2, #112]	; 0x70
 8001696:	4b59      	ldr	r3, [pc, #356]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800169a:	4a58      	ldr	r2, [pc, #352]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 800169c:	f023 0304 	bic.w	r3, r3, #4
 80016a0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d015      	beq.n	80016d6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016aa:	f7ff fafd 	bl	8000ca8 <HAL_GetTick>
 80016ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b0:	e00a      	b.n	80016c8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016b2:	f7ff faf9 	bl	8000ca8 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d901      	bls.n	80016c8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e0d8      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016c8:	4b4c      	ldr	r3, [pc, #304]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 80016ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016cc:	f003 0302 	and.w	r3, r3, #2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d0ee      	beq.n	80016b2 <HAL_RCC_OscConfig+0x386>
 80016d4:	e014      	b.n	8001700 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016d6:	f7ff fae7 	bl	8000ca8 <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016dc:	e00a      	b.n	80016f4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016de:	f7ff fae3 	bl	8000ca8 <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d901      	bls.n	80016f4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e0c2      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016f4:	4b41      	ldr	r3, [pc, #260]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 80016f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1ee      	bne.n	80016de <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001700:	7dfb      	ldrb	r3, [r7, #23]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d105      	bne.n	8001712 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001706:	4b3d      	ldr	r3, [pc, #244]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170a:	4a3c      	ldr	r2, [pc, #240]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 800170c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001710:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	2b00      	cmp	r3, #0
 8001718:	f000 80ae 	beq.w	8001878 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800171c:	4b37      	ldr	r3, [pc, #220]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f003 030c 	and.w	r3, r3, #12
 8001724:	2b08      	cmp	r3, #8
 8001726:	d06d      	beq.n	8001804 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	2b02      	cmp	r3, #2
 800172e:	d14b      	bne.n	80017c8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001730:	4b32      	ldr	r3, [pc, #200]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a31      	ldr	r2, [pc, #196]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001736:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800173a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800173c:	f7ff fab4 	bl	8000ca8 <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001744:	f7ff fab0 	bl	8000ca8 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b02      	cmp	r3, #2
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e091      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001756:	4b29      	ldr	r3, [pc, #164]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1f0      	bne.n	8001744 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	69da      	ldr	r2, [r3, #28]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6a1b      	ldr	r3, [r3, #32]
 800176a:	431a      	orrs	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001770:	019b      	lsls	r3, r3, #6
 8001772:	431a      	orrs	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001778:	085b      	lsrs	r3, r3, #1
 800177a:	3b01      	subs	r3, #1
 800177c:	041b      	lsls	r3, r3, #16
 800177e:	431a      	orrs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001784:	061b      	lsls	r3, r3, #24
 8001786:	431a      	orrs	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178c:	071b      	lsls	r3, r3, #28
 800178e:	491b      	ldr	r1, [pc, #108]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001790:	4313      	orrs	r3, r2
 8001792:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001794:	4b19      	ldr	r3, [pc, #100]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a18      	ldr	r2, [pc, #96]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 800179a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800179e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a0:	f7ff fa82 	bl	8000ca8 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017a8:	f7ff fa7e 	bl	8000ca8 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e05f      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ba:	4b10      	ldr	r3, [pc, #64]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d0f0      	beq.n	80017a8 <HAL_RCC_OscConfig+0x47c>
 80017c6:	e057      	b.n	8001878 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a0b      	ldr	r2, [pc, #44]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 80017ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d4:	f7ff fa68 	bl	8000ca8 <HAL_GetTick>
 80017d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017dc:	f7ff fa64 	bl	8000ca8 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e045      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017ee:	4b03      	ldr	r3, [pc, #12]	; (80017fc <HAL_RCC_OscConfig+0x4d0>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d1f0      	bne.n	80017dc <HAL_RCC_OscConfig+0x4b0>
 80017fa:	e03d      	b.n	8001878 <HAL_RCC_OscConfig+0x54c>
 80017fc:	40023800 	.word	0x40023800
 8001800:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001804:	4b1f      	ldr	r3, [pc, #124]	; (8001884 <HAL_RCC_OscConfig+0x558>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	699b      	ldr	r3, [r3, #24]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d030      	beq.n	8001874 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800181c:	429a      	cmp	r2, r3
 800181e:	d129      	bne.n	8001874 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800182a:	429a      	cmp	r2, r3
 800182c:	d122      	bne.n	8001874 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800182e:	68fa      	ldr	r2, [r7, #12]
 8001830:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001834:	4013      	ands	r3, r2
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800183a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800183c:	4293      	cmp	r3, r2
 800183e:	d119      	bne.n	8001874 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800184a:	085b      	lsrs	r3, r3, #1
 800184c:	3b01      	subs	r3, #1
 800184e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001850:	429a      	cmp	r2, r3
 8001852:	d10f      	bne.n	8001874 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800185e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001860:	429a      	cmp	r2, r3
 8001862:	d107      	bne.n	8001874 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001870:	429a      	cmp	r2, r3
 8001872:	d001      	beq.n	8001878 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e000      	b.n	800187a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	3718      	adds	r7, #24
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	40023800 	.word	0x40023800

08001888 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d101      	bne.n	80018a0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e0d0      	b.n	8001a42 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018a0:	4b6a      	ldr	r3, [pc, #424]	; (8001a4c <HAL_RCC_ClockConfig+0x1c4>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 030f 	and.w	r3, r3, #15
 80018a8:	683a      	ldr	r2, [r7, #0]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d910      	bls.n	80018d0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ae:	4b67      	ldr	r3, [pc, #412]	; (8001a4c <HAL_RCC_ClockConfig+0x1c4>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f023 020f 	bic.w	r2, r3, #15
 80018b6:	4965      	ldr	r1, [pc, #404]	; (8001a4c <HAL_RCC_ClockConfig+0x1c4>)
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018be:	4b63      	ldr	r3, [pc, #396]	; (8001a4c <HAL_RCC_ClockConfig+0x1c4>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 030f 	and.w	r3, r3, #15
 80018c6:	683a      	ldr	r2, [r7, #0]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d001      	beq.n	80018d0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e0b8      	b.n	8001a42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d020      	beq.n	800191e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0304 	and.w	r3, r3, #4
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d005      	beq.n	80018f4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018e8:	4b59      	ldr	r3, [pc, #356]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	4a58      	ldr	r2, [pc, #352]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 80018ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0308 	and.w	r3, r3, #8
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d005      	beq.n	800190c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001900:	4b53      	ldr	r3, [pc, #332]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	4a52      	ldr	r2, [pc, #328]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 8001906:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800190a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800190c:	4b50      	ldr	r3, [pc, #320]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	494d      	ldr	r1, [pc, #308]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 800191a:	4313      	orrs	r3, r2
 800191c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	2b00      	cmp	r3, #0
 8001928:	d040      	beq.n	80019ac <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d107      	bne.n	8001942 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001932:	4b47      	ldr	r3, [pc, #284]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d115      	bne.n	800196a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e07f      	b.n	8001a42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	2b02      	cmp	r3, #2
 8001948:	d107      	bne.n	800195a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800194a:	4b41      	ldr	r3, [pc, #260]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d109      	bne.n	800196a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e073      	b.n	8001a42 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800195a:	4b3d      	ldr	r3, [pc, #244]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	2b00      	cmp	r3, #0
 8001964:	d101      	bne.n	800196a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e06b      	b.n	8001a42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800196a:	4b39      	ldr	r3, [pc, #228]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f023 0203 	bic.w	r2, r3, #3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	4936      	ldr	r1, [pc, #216]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 8001978:	4313      	orrs	r3, r2
 800197a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800197c:	f7ff f994 	bl	8000ca8 <HAL_GetTick>
 8001980:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001982:	e00a      	b.n	800199a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001984:	f7ff f990 	bl	8000ca8 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001992:	4293      	cmp	r3, r2
 8001994:	d901      	bls.n	800199a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e053      	b.n	8001a42 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800199a:	4b2d      	ldr	r3, [pc, #180]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f003 020c 	and.w	r2, r3, #12
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d1eb      	bne.n	8001984 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019ac:	4b27      	ldr	r3, [pc, #156]	; (8001a4c <HAL_RCC_ClockConfig+0x1c4>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 030f 	and.w	r3, r3, #15
 80019b4:	683a      	ldr	r2, [r7, #0]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d210      	bcs.n	80019dc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ba:	4b24      	ldr	r3, [pc, #144]	; (8001a4c <HAL_RCC_ClockConfig+0x1c4>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f023 020f 	bic.w	r2, r3, #15
 80019c2:	4922      	ldr	r1, [pc, #136]	; (8001a4c <HAL_RCC_ClockConfig+0x1c4>)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ca:	4b20      	ldr	r3, [pc, #128]	; (8001a4c <HAL_RCC_ClockConfig+0x1c4>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 030f 	and.w	r3, r3, #15
 80019d2:	683a      	ldr	r2, [r7, #0]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d001      	beq.n	80019dc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e032      	b.n	8001a42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0304 	and.w	r3, r3, #4
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d008      	beq.n	80019fa <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019e8:	4b19      	ldr	r3, [pc, #100]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	4916      	ldr	r1, [pc, #88]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 80019f6:	4313      	orrs	r3, r2
 80019f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0308 	and.w	r3, r3, #8
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d009      	beq.n	8001a1a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a06:	4b12      	ldr	r3, [pc, #72]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	691b      	ldr	r3, [r3, #16]
 8001a12:	00db      	lsls	r3, r3, #3
 8001a14:	490e      	ldr	r1, [pc, #56]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a1a:	f000 f821 	bl	8001a60 <HAL_RCC_GetSysClockFreq>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <HAL_RCC_ClockConfig+0x1c8>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	091b      	lsrs	r3, r3, #4
 8001a26:	f003 030f 	and.w	r3, r3, #15
 8001a2a:	490a      	ldr	r1, [pc, #40]	; (8001a54 <HAL_RCC_ClockConfig+0x1cc>)
 8001a2c:	5ccb      	ldrb	r3, [r1, r3]
 8001a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a32:	4a09      	ldr	r2, [pc, #36]	; (8001a58 <HAL_RCC_ClockConfig+0x1d0>)
 8001a34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a36:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <HAL_RCC_ClockConfig+0x1d4>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff f83e 	bl	8000abc <HAL_InitTick>

  return HAL_OK;
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3710      	adds	r7, #16
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40023c00 	.word	0x40023c00
 8001a50:	40023800 	.word	0x40023800
 8001a54:	080077a4 	.word	0x080077a4
 8001a58:	20000000 	.word	0x20000000
 8001a5c:	20000004 	.word	0x20000004

08001a60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a64:	b094      	sub	sp, #80	; 0x50
 8001a66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	647b      	str	r3, [r7, #68]	; 0x44
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a70:	2300      	movs	r3, #0
 8001a72:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8001a74:	2300      	movs	r3, #0
 8001a76:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a78:	4b79      	ldr	r3, [pc, #484]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f003 030c 	and.w	r3, r3, #12
 8001a80:	2b08      	cmp	r3, #8
 8001a82:	d00d      	beq.n	8001aa0 <HAL_RCC_GetSysClockFreq+0x40>
 8001a84:	2b08      	cmp	r3, #8
 8001a86:	f200 80e1 	bhi.w	8001c4c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d002      	beq.n	8001a94 <HAL_RCC_GetSysClockFreq+0x34>
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	d003      	beq.n	8001a9a <HAL_RCC_GetSysClockFreq+0x3a>
 8001a92:	e0db      	b.n	8001c4c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a94:	4b73      	ldr	r3, [pc, #460]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a96:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a98:	e0db      	b.n	8001c52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a9a:	4b72      	ldr	r3, [pc, #456]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a9c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a9e:	e0d8      	b.n	8001c52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001aa0:	4b6f      	ldr	r3, [pc, #444]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x200>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001aa8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001aaa:	4b6d      	ldr	r3, [pc, #436]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x200>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d063      	beq.n	8001b7e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ab6:	4b6a      	ldr	r3, [pc, #424]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	099b      	lsrs	r3, r3, #6
 8001abc:	2200      	movs	r2, #0
 8001abe:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ac0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ac4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ac8:	633b      	str	r3, [r7, #48]	; 0x30
 8001aca:	2300      	movs	r3, #0
 8001acc:	637b      	str	r3, [r7, #52]	; 0x34
 8001ace:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001ad2:	4622      	mov	r2, r4
 8001ad4:	462b      	mov	r3, r5
 8001ad6:	f04f 0000 	mov.w	r0, #0
 8001ada:	f04f 0100 	mov.w	r1, #0
 8001ade:	0159      	lsls	r1, r3, #5
 8001ae0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ae4:	0150      	lsls	r0, r2, #5
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4621      	mov	r1, r4
 8001aec:	1a51      	subs	r1, r2, r1
 8001aee:	6139      	str	r1, [r7, #16]
 8001af0:	4629      	mov	r1, r5
 8001af2:	eb63 0301 	sbc.w	r3, r3, r1
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	f04f 0300 	mov.w	r3, #0
 8001b00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b04:	4659      	mov	r1, fp
 8001b06:	018b      	lsls	r3, r1, #6
 8001b08:	4651      	mov	r1, sl
 8001b0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b0e:	4651      	mov	r1, sl
 8001b10:	018a      	lsls	r2, r1, #6
 8001b12:	4651      	mov	r1, sl
 8001b14:	ebb2 0801 	subs.w	r8, r2, r1
 8001b18:	4659      	mov	r1, fp
 8001b1a:	eb63 0901 	sbc.w	r9, r3, r1
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	f04f 0300 	mov.w	r3, #0
 8001b26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b32:	4690      	mov	r8, r2
 8001b34:	4699      	mov	r9, r3
 8001b36:	4623      	mov	r3, r4
 8001b38:	eb18 0303 	adds.w	r3, r8, r3
 8001b3c:	60bb      	str	r3, [r7, #8]
 8001b3e:	462b      	mov	r3, r5
 8001b40:	eb49 0303 	adc.w	r3, r9, r3
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	f04f 0200 	mov.w	r2, #0
 8001b4a:	f04f 0300 	mov.w	r3, #0
 8001b4e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001b52:	4629      	mov	r1, r5
 8001b54:	028b      	lsls	r3, r1, #10
 8001b56:	4621      	mov	r1, r4
 8001b58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b5c:	4621      	mov	r1, r4
 8001b5e:	028a      	lsls	r2, r1, #10
 8001b60:	4610      	mov	r0, r2
 8001b62:	4619      	mov	r1, r3
 8001b64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b66:	2200      	movs	r2, #0
 8001b68:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b6a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b70:	f7fe fbb0 	bl	80002d4 <__aeabi_uldivmod>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4613      	mov	r3, r2
 8001b7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b7c:	e058      	b.n	8001c30 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b7e:	4b38      	ldr	r3, [pc, #224]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	099b      	lsrs	r3, r3, #6
 8001b84:	2200      	movs	r2, #0
 8001b86:	4618      	mov	r0, r3
 8001b88:	4611      	mov	r1, r2
 8001b8a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b8e:	623b      	str	r3, [r7, #32]
 8001b90:	2300      	movs	r3, #0
 8001b92:	627b      	str	r3, [r7, #36]	; 0x24
 8001b94:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b98:	4642      	mov	r2, r8
 8001b9a:	464b      	mov	r3, r9
 8001b9c:	f04f 0000 	mov.w	r0, #0
 8001ba0:	f04f 0100 	mov.w	r1, #0
 8001ba4:	0159      	lsls	r1, r3, #5
 8001ba6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001baa:	0150      	lsls	r0, r2, #5
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4641      	mov	r1, r8
 8001bb2:	ebb2 0a01 	subs.w	sl, r2, r1
 8001bb6:	4649      	mov	r1, r9
 8001bb8:	eb63 0b01 	sbc.w	fp, r3, r1
 8001bbc:	f04f 0200 	mov.w	r2, #0
 8001bc0:	f04f 0300 	mov.w	r3, #0
 8001bc4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001bc8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001bcc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001bd0:	ebb2 040a 	subs.w	r4, r2, sl
 8001bd4:	eb63 050b 	sbc.w	r5, r3, fp
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	f04f 0300 	mov.w	r3, #0
 8001be0:	00eb      	lsls	r3, r5, #3
 8001be2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001be6:	00e2      	lsls	r2, r4, #3
 8001be8:	4614      	mov	r4, r2
 8001bea:	461d      	mov	r5, r3
 8001bec:	4643      	mov	r3, r8
 8001bee:	18e3      	adds	r3, r4, r3
 8001bf0:	603b      	str	r3, [r7, #0]
 8001bf2:	464b      	mov	r3, r9
 8001bf4:	eb45 0303 	adc.w	r3, r5, r3
 8001bf8:	607b      	str	r3, [r7, #4]
 8001bfa:	f04f 0200 	mov.w	r2, #0
 8001bfe:	f04f 0300 	mov.w	r3, #0
 8001c02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c06:	4629      	mov	r1, r5
 8001c08:	028b      	lsls	r3, r1, #10
 8001c0a:	4621      	mov	r1, r4
 8001c0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c10:	4621      	mov	r1, r4
 8001c12:	028a      	lsls	r2, r1, #10
 8001c14:	4610      	mov	r0, r2
 8001c16:	4619      	mov	r1, r3
 8001c18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	61bb      	str	r3, [r7, #24]
 8001c1e:	61fa      	str	r2, [r7, #28]
 8001c20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c24:	f7fe fb56 	bl	80002d4 <__aeabi_uldivmod>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001c30:	4b0b      	ldr	r3, [pc, #44]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	0c1b      	lsrs	r3, r3, #16
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8001c40:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c48:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c4a:	e002      	b.n	8001c52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c4c:	4b05      	ldr	r3, [pc, #20]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c4e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3750      	adds	r7, #80	; 0x50
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c5e:	bf00      	nop
 8001c60:	40023800 	.word	0x40023800
 8001c64:	00f42400 	.word	0x00f42400

08001c68 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c6c:	4b03      	ldr	r3, [pc, #12]	; (8001c7c <HAL_RCC_GetHCLKFreq+0x14>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	20000000 	.word	0x20000000

08001c80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c84:	f7ff fff0 	bl	8001c68 <HAL_RCC_GetHCLKFreq>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	4b05      	ldr	r3, [pc, #20]	; (8001ca0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	0a9b      	lsrs	r3, r3, #10
 8001c90:	f003 0307 	and.w	r3, r3, #7
 8001c94:	4903      	ldr	r1, [pc, #12]	; (8001ca4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c96:	5ccb      	ldrb	r3, [r1, r3]
 8001c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	080077b4 	.word	0x080077b4

08001ca8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	220f      	movs	r2, #15
 8001cb6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001cb8:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <HAL_RCC_GetClockConfig+0x5c>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	f003 0203 	and.w	r2, r3, #3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001cc4:	4b0f      	ldr	r3, [pc, #60]	; (8001d04 <HAL_RCC_GetClockConfig+0x5c>)
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	; (8001d04 <HAL_RCC_GetClockConfig+0x5c>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001cdc:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <HAL_RCC_GetClockConfig+0x5c>)
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	08db      	lsrs	r3, r3, #3
 8001ce2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001cea:	4b07      	ldr	r3, [pc, #28]	; (8001d08 <HAL_RCC_GetClockConfig+0x60>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 020f 	and.w	r2, r3, #15
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	601a      	str	r2, [r3, #0]
}
 8001cf6:	bf00      	nop
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40023c00 	.word	0x40023c00

08001d0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e049      	b.n	8001db2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d106      	bne.n	8001d38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f841 	bl	8001dba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3304      	adds	r3, #4
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4610      	mov	r0, r2
 8001d4c:	f000 f9e8 	bl	8002120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b083      	sub	sp, #12
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001dc2:	bf00      	nop
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
	...

08001dd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d001      	beq.n	8001de8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e054      	b.n	8001e92 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2202      	movs	r2, #2
 8001dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	68da      	ldr	r2, [r3, #12]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0201 	orr.w	r2, r2, #1
 8001dfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a26      	ldr	r2, [pc, #152]	; (8001ea0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d022      	beq.n	8001e50 <HAL_TIM_Base_Start_IT+0x80>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e12:	d01d      	beq.n	8001e50 <HAL_TIM_Base_Start_IT+0x80>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a22      	ldr	r2, [pc, #136]	; (8001ea4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d018      	beq.n	8001e50 <HAL_TIM_Base_Start_IT+0x80>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a21      	ldr	r2, [pc, #132]	; (8001ea8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d013      	beq.n	8001e50 <HAL_TIM_Base_Start_IT+0x80>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a1f      	ldr	r2, [pc, #124]	; (8001eac <HAL_TIM_Base_Start_IT+0xdc>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d00e      	beq.n	8001e50 <HAL_TIM_Base_Start_IT+0x80>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a1e      	ldr	r2, [pc, #120]	; (8001eb0 <HAL_TIM_Base_Start_IT+0xe0>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d009      	beq.n	8001e50 <HAL_TIM_Base_Start_IT+0x80>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a1c      	ldr	r2, [pc, #112]	; (8001eb4 <HAL_TIM_Base_Start_IT+0xe4>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d004      	beq.n	8001e50 <HAL_TIM_Base_Start_IT+0x80>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a1b      	ldr	r2, [pc, #108]	; (8001eb8 <HAL_TIM_Base_Start_IT+0xe8>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d115      	bne.n	8001e7c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	689a      	ldr	r2, [r3, #8]
 8001e56:	4b19      	ldr	r3, [pc, #100]	; (8001ebc <HAL_TIM_Base_Start_IT+0xec>)
 8001e58:	4013      	ands	r3, r2
 8001e5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2b06      	cmp	r3, #6
 8001e60:	d015      	beq.n	8001e8e <HAL_TIM_Base_Start_IT+0xbe>
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e68:	d011      	beq.n	8001e8e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f042 0201 	orr.w	r2, r2, #1
 8001e78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e7a:	e008      	b.n	8001e8e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f042 0201 	orr.w	r2, r2, #1
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	e000      	b.n	8001e90 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3714      	adds	r7, #20
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	40010000 	.word	0x40010000
 8001ea4:	40000400 	.word	0x40000400
 8001ea8:	40000800 	.word	0x40000800
 8001eac:	40000c00 	.word	0x40000c00
 8001eb0:	40010400 	.word	0x40010400
 8001eb4:	40014000 	.word	0x40014000
 8001eb8:	40001800 	.word	0x40001800
 8001ebc:	00010007 	.word	0x00010007

08001ec0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	691b      	ldr	r3, [r3, #16]
 8001ed6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d020      	beq.n	8001f24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f003 0302 	and.w	r3, r3, #2
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d01b      	beq.n	8001f24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f06f 0202 	mvn.w	r2, #2
 8001ef4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2201      	movs	r2, #1
 8001efa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	f003 0303 	and.w	r3, r3, #3
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d003      	beq.n	8001f12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f8e9 	bl	80020e2 <HAL_TIM_IC_CaptureCallback>
 8001f10:	e005      	b.n	8001f1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f8db 	bl	80020ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 f8ec 	bl	80020f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	f003 0304 	and.w	r3, r3, #4
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d020      	beq.n	8001f70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f003 0304 	and.w	r3, r3, #4
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d01b      	beq.n	8001f70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f06f 0204 	mvn.w	r2, #4
 8001f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2202      	movs	r2, #2
 8001f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	699b      	ldr	r3, [r3, #24]
 8001f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 f8c3 	bl	80020e2 <HAL_TIM_IC_CaptureCallback>
 8001f5c:	e005      	b.n	8001f6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f8b5 	bl	80020ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f000 f8c6 	bl	80020f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	f003 0308 	and.w	r3, r3, #8
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d020      	beq.n	8001fbc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d01b      	beq.n	8001fbc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f06f 0208 	mvn.w	r2, #8
 8001f8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2204      	movs	r2, #4
 8001f92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	f003 0303 	and.w	r3, r3, #3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d003      	beq.n	8001faa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f000 f89d 	bl	80020e2 <HAL_TIM_IC_CaptureCallback>
 8001fa8:	e005      	b.n	8001fb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 f88f 	bl	80020ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f000 f8a0 	bl	80020f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	f003 0310 	and.w	r3, r3, #16
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d020      	beq.n	8002008 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f003 0310 	and.w	r3, r3, #16
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d01b      	beq.n	8002008 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f06f 0210 	mvn.w	r2, #16
 8001fd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2208      	movs	r2, #8
 8001fde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d003      	beq.n	8001ff6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 f877 	bl	80020e2 <HAL_TIM_IC_CaptureCallback>
 8001ff4:	e005      	b.n	8002002 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f000 f869 	bl	80020ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f000 f87a 	bl	80020f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	2b00      	cmp	r3, #0
 8002010:	d00c      	beq.n	800202c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f003 0301 	and.w	r3, r3, #1
 8002018:	2b00      	cmp	r3, #0
 800201a:	d007      	beq.n	800202c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f06f 0201 	mvn.w	r2, #1
 8002024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7fe fd0c 	bl	8000a44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002032:	2b00      	cmp	r3, #0
 8002034:	d104      	bne.n	8002040 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800203c:	2b00      	cmp	r3, #0
 800203e:	d00c      	beq.n	800205a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002046:	2b00      	cmp	r3, #0
 8002048:	d007      	beq.n	800205a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8002052:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f000 f919 	bl	800228c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002060:	2b00      	cmp	r3, #0
 8002062:	d00c      	beq.n	800207e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800206a:	2b00      	cmp	r3, #0
 800206c:	d007      	beq.n	800207e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f000 f911 	bl	80022a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00c      	beq.n	80020a2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800208e:	2b00      	cmp	r3, #0
 8002090:	d007      	beq.n	80020a2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800209a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f834 	bl	800210a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	f003 0320 	and.w	r3, r3, #32
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d00c      	beq.n	80020c6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f003 0320 	and.w	r3, r3, #32
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d007      	beq.n	80020c6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f06f 0220 	mvn.w	r2, #32
 80020be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 f8d9 	bl	8002278 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80020c6:	bf00      	nop
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020ce:	b480      	push	{r7}
 80020d0:	b083      	sub	sp, #12
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80020d6:	bf00      	nop
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr

080020e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80020e2:	b480      	push	{r7}
 80020e4:	b083      	sub	sp, #12
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80020fe:	bf00      	nop
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800210a:	b480      	push	{r7}
 800210c:	b083      	sub	sp, #12
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
	...

08002120 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002120:	b480      	push	{r7}
 8002122:	b085      	sub	sp, #20
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a46      	ldr	r2, [pc, #280]	; (800224c <TIM_Base_SetConfig+0x12c>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d013      	beq.n	8002160 <TIM_Base_SetConfig+0x40>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800213e:	d00f      	beq.n	8002160 <TIM_Base_SetConfig+0x40>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a43      	ldr	r2, [pc, #268]	; (8002250 <TIM_Base_SetConfig+0x130>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d00b      	beq.n	8002160 <TIM_Base_SetConfig+0x40>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a42      	ldr	r2, [pc, #264]	; (8002254 <TIM_Base_SetConfig+0x134>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d007      	beq.n	8002160 <TIM_Base_SetConfig+0x40>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a41      	ldr	r2, [pc, #260]	; (8002258 <TIM_Base_SetConfig+0x138>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d003      	beq.n	8002160 <TIM_Base_SetConfig+0x40>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a40      	ldr	r2, [pc, #256]	; (800225c <TIM_Base_SetConfig+0x13c>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d108      	bne.n	8002172 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	4313      	orrs	r3, r2
 8002170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a35      	ldr	r2, [pc, #212]	; (800224c <TIM_Base_SetConfig+0x12c>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d02b      	beq.n	80021d2 <TIM_Base_SetConfig+0xb2>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002180:	d027      	beq.n	80021d2 <TIM_Base_SetConfig+0xb2>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a32      	ldr	r2, [pc, #200]	; (8002250 <TIM_Base_SetConfig+0x130>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d023      	beq.n	80021d2 <TIM_Base_SetConfig+0xb2>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a31      	ldr	r2, [pc, #196]	; (8002254 <TIM_Base_SetConfig+0x134>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d01f      	beq.n	80021d2 <TIM_Base_SetConfig+0xb2>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a30      	ldr	r2, [pc, #192]	; (8002258 <TIM_Base_SetConfig+0x138>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d01b      	beq.n	80021d2 <TIM_Base_SetConfig+0xb2>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a2f      	ldr	r2, [pc, #188]	; (800225c <TIM_Base_SetConfig+0x13c>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d017      	beq.n	80021d2 <TIM_Base_SetConfig+0xb2>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4a2e      	ldr	r2, [pc, #184]	; (8002260 <TIM_Base_SetConfig+0x140>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d013      	beq.n	80021d2 <TIM_Base_SetConfig+0xb2>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a2d      	ldr	r2, [pc, #180]	; (8002264 <TIM_Base_SetConfig+0x144>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d00f      	beq.n	80021d2 <TIM_Base_SetConfig+0xb2>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4a2c      	ldr	r2, [pc, #176]	; (8002268 <TIM_Base_SetConfig+0x148>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d00b      	beq.n	80021d2 <TIM_Base_SetConfig+0xb2>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a2b      	ldr	r2, [pc, #172]	; (800226c <TIM_Base_SetConfig+0x14c>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d007      	beq.n	80021d2 <TIM_Base_SetConfig+0xb2>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a2a      	ldr	r2, [pc, #168]	; (8002270 <TIM_Base_SetConfig+0x150>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d003      	beq.n	80021d2 <TIM_Base_SetConfig+0xb2>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a29      	ldr	r2, [pc, #164]	; (8002274 <TIM_Base_SetConfig+0x154>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d108      	bne.n	80021e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	68fa      	ldr	r2, [r7, #12]
 80021f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	689a      	ldr	r2, [r3, #8]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a10      	ldr	r2, [pc, #64]	; (800224c <TIM_Base_SetConfig+0x12c>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d003      	beq.n	8002218 <TIM_Base_SetConfig+0xf8>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a12      	ldr	r2, [pc, #72]	; (800225c <TIM_Base_SetConfig+0x13c>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d103      	bne.n	8002220 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	691a      	ldr	r2, [r3, #16]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2201      	movs	r2, #1
 8002224:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	2b01      	cmp	r3, #1
 8002230:	d105      	bne.n	800223e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	691b      	ldr	r3, [r3, #16]
 8002236:	f023 0201 	bic.w	r2, r3, #1
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	611a      	str	r2, [r3, #16]
  }
}
 800223e:	bf00      	nop
 8002240:	3714      	adds	r7, #20
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	40010000 	.word	0x40010000
 8002250:	40000400 	.word	0x40000400
 8002254:	40000800 	.word	0x40000800
 8002258:	40000c00 	.word	0x40000c00
 800225c:	40010400 	.word	0x40010400
 8002260:	40014000 	.word	0x40014000
 8002264:	40014400 	.word	0x40014400
 8002268:	40014800 	.word	0x40014800
 800226c:	40001800 	.word	0x40001800
 8002270:	40001c00 	.word	0x40001c00
 8002274:	40002000 	.word	0x40002000

08002278 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f103 0208 	add.w	r2, r3, #8
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f04f 32ff 	mov.w	r2, #4294967295
 80022cc:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f103 0208 	add.w	r2, r3, #8
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f103 0208 	add.w	r2, r3, #8
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002302:	bf00      	nop
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr

0800230e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800230e:	b480      	push	{r7}
 8002310:	b085      	sub	sp, #20
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
 8002316:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	68fa      	ldr	r2, [r7, #12]
 8002322:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	683a      	ldr	r2, [r7, #0]
 8002338:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	1c5a      	adds	r2, r3, #1
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	601a      	str	r2, [r3, #0]
}
 800234a:	bf00      	nop
 800234c:	3714      	adds	r7, #20
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr

08002356 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002356:	b480      	push	{r7}
 8002358:	b085      	sub	sp, #20
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
 800235e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800236c:	d103      	bne.n	8002376 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	e00c      	b.n	8002390 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	3308      	adds	r3, #8
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	e002      	b.n	8002384 <vListInsert+0x2e>
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68ba      	ldr	r2, [r7, #8]
 800238c:	429a      	cmp	r2, r3
 800238e:	d2f6      	bcs.n	800237e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	685a      	ldr	r2, [r3, #4]
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	683a      	ldr	r2, [r7, #0]
 800239e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	68fa      	ldr	r2, [r7, #12]
 80023a4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	683a      	ldr	r2, [r7, #0]
 80023aa:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	1c5a      	adds	r2, r3, #1
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	601a      	str	r2, [r3, #0]
}
 80023bc:	bf00      	nop
 80023be:	3714      	adds	r7, #20
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6892      	ldr	r2, [r2, #8]
 80023de:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	6852      	ldr	r2, [r2, #4]
 80023e8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d103      	bne.n	80023fc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	1e5a      	subs	r2, r3, #1
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
}
 8002410:	4618      	mov	r0, r3
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d10a      	bne.n	8002446 <xQueueGenericReset+0x2a>
        __asm volatile
 8002430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002434:	f383 8811 	msr	BASEPRI, r3
 8002438:	f3bf 8f6f 	isb	sy
 800243c:	f3bf 8f4f 	dsb	sy
 8002440:	60bb      	str	r3, [r7, #8]
    }
 8002442:	bf00      	nop
 8002444:	e7fe      	b.n	8002444 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8002446:	f002 f8c5 	bl	80045d4 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002452:	68f9      	ldr	r1, [r7, #12]
 8002454:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002456:	fb01 f303 	mul.w	r3, r1, r3
 800245a:	441a      	add	r2, r3
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2200      	movs	r2, #0
 8002464:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002476:	3b01      	subs	r3, #1
 8002478:	68f9      	ldr	r1, [r7, #12]
 800247a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800247c:	fb01 f303 	mul.w	r3, r1, r3
 8002480:	441a      	add	r2, r3
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	22ff      	movs	r2, #255	; 0xff
 800248a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	22ff      	movs	r2, #255	; 0xff
 8002492:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d114      	bne.n	80024c6 <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	691b      	ldr	r3, [r3, #16]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d01a      	beq.n	80024da <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	3310      	adds	r3, #16
 80024a8:	4618      	mov	r0, r3
 80024aa:	f001 f91f 	bl	80036ec <xTaskRemoveFromEventList>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d012      	beq.n	80024da <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 80024b4:	4b0c      	ldr	r3, [pc, #48]	; (80024e8 <xQueueGenericReset+0xcc>)
 80024b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	f3bf 8f4f 	dsb	sy
 80024c0:	f3bf 8f6f 	isb	sy
 80024c4:	e009      	b.n	80024da <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	3310      	adds	r3, #16
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7ff fef2 	bl	80022b4 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	3324      	adds	r3, #36	; 0x24
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff feed 	bl	80022b4 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80024da:	f002 f8ab 	bl	8004634 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80024de:	2301      	movs	r3, #1
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	e000ed04 	.word	0xe000ed04

080024ec <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b08c      	sub	sp, #48	; 0x30
 80024f0:	af02      	add	r7, sp, #8
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	4613      	mov	r3, r2
 80024f8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d10a      	bne.n	8002516 <xQueueGenericCreate+0x2a>
        __asm volatile
 8002500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002504:	f383 8811 	msr	BASEPRI, r3
 8002508:	f3bf 8f6f 	isb	sy
 800250c:	f3bf 8f4f 	dsb	sy
 8002510:	61bb      	str	r3, [r7, #24]
    }
 8002512:	bf00      	nop
 8002514:	e7fe      	b.n	8002514 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	68ba      	ldr	r2, [r7, #8]
 800251a:	fb02 f303 	mul.w	r3, r2, r3
 800251e:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d006      	beq.n	8002534 <xQueueGenericCreate+0x48>
 8002526:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	fbb2 f3f3 	udiv	r3, r2, r3
 800252e:	68fa      	ldr	r2, [r7, #12]
 8002530:	429a      	cmp	r2, r3
 8002532:	d101      	bne.n	8002538 <xQueueGenericCreate+0x4c>
 8002534:	2301      	movs	r3, #1
 8002536:	e000      	b.n	800253a <xQueueGenericCreate+0x4e>
 8002538:	2300      	movs	r3, #0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10a      	bne.n	8002554 <xQueueGenericCreate+0x68>
        __asm volatile
 800253e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002542:	f383 8811 	msr	BASEPRI, r3
 8002546:	f3bf 8f6f 	isb	sy
 800254a:	f3bf 8f4f 	dsb	sy
 800254e:	617b      	str	r3, [r7, #20]
    }
 8002550:	bf00      	nop
 8002552:	e7fe      	b.n	8002552 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8002554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002556:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800255a:	d90a      	bls.n	8002572 <xQueueGenericCreate+0x86>
        __asm volatile
 800255c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002560:	f383 8811 	msr	BASEPRI, r3
 8002564:	f3bf 8f6f 	isb	sy
 8002568:	f3bf 8f4f 	dsb	sy
 800256c:	613b      	str	r3, [r7, #16]
    }
 800256e:	bf00      	nop
 8002570:	e7fe      	b.n	8002570 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002574:	3350      	adds	r3, #80	; 0x50
 8002576:	4618      	mov	r0, r3
 8002578:	f002 f958 	bl	800482c <pvPortMalloc>
 800257c:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 800257e:	6a3b      	ldr	r3, [r7, #32]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00d      	beq.n	80025a0 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002584:	6a3b      	ldr	r3, [r7, #32]
 8002586:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	3350      	adds	r3, #80	; 0x50
 800258c:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800258e:	79fa      	ldrb	r2, [r7, #7]
 8002590:	6a3b      	ldr	r3, [r7, #32]
 8002592:	9300      	str	r3, [sp, #0]
 8002594:	4613      	mov	r3, r2
 8002596:	69fa      	ldr	r2, [r7, #28]
 8002598:	68b9      	ldr	r1, [r7, #8]
 800259a:	68f8      	ldr	r0, [r7, #12]
 800259c:	f000 f805 	bl	80025aa <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80025a0:	6a3b      	ldr	r3, [r7, #32]
    }
 80025a2:	4618      	mov	r0, r3
 80025a4:	3728      	adds	r7, #40	; 0x28
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b084      	sub	sp, #16
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	60f8      	str	r0, [r7, #12]
 80025b2:	60b9      	str	r1, [r7, #8]
 80025b4:	607a      	str	r2, [r7, #4]
 80025b6:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d103      	bne.n	80025c6 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	e002      	b.n	80025cc <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	68fa      	ldr	r2, [r7, #12]
 80025d0:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	68ba      	ldr	r2, [r7, #8]
 80025d6:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80025d8:	2101      	movs	r1, #1
 80025da:	69b8      	ldr	r0, [r7, #24]
 80025dc:	f7ff ff1e 	bl	800241c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	78fa      	ldrb	r2, [r7, #3]
 80025e4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80025e8:	78fb      	ldrb	r3, [r7, #3]
 80025ea:	68ba      	ldr	r2, [r7, #8]
 80025ec:	68f9      	ldr	r1, [r7, #12]
 80025ee:	2073      	movs	r0, #115	; 0x73
 80025f0:	f004 f8be 	bl	8006770 <SEGGER_SYSVIEW_RecordU32x3>
}
 80025f4:	bf00      	nop
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b090      	sub	sp, #64	; 0x40
 8002600:	af02      	add	r7, sp, #8
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
 8002608:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800260a:	2300      	movs	r3, #0
 800260c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8002612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10a      	bne.n	800262e <xQueueGenericSend+0x32>
        __asm volatile
 8002618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800261c:	f383 8811 	msr	BASEPRI, r3
 8002620:	f3bf 8f6f 	isb	sy
 8002624:	f3bf 8f4f 	dsb	sy
 8002628:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800262a:	bf00      	nop
 800262c:	e7fe      	b.n	800262c <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d103      	bne.n	800263c <xQueueGenericSend+0x40>
 8002634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002638:	2b00      	cmp	r3, #0
 800263a:	d101      	bne.n	8002640 <xQueueGenericSend+0x44>
 800263c:	2301      	movs	r3, #1
 800263e:	e000      	b.n	8002642 <xQueueGenericSend+0x46>
 8002640:	2300      	movs	r3, #0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d10a      	bne.n	800265c <xQueueGenericSend+0x60>
        __asm volatile
 8002646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800264a:	f383 8811 	msr	BASEPRI, r3
 800264e:	f3bf 8f6f 	isb	sy
 8002652:	f3bf 8f4f 	dsb	sy
 8002656:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002658:	bf00      	nop
 800265a:	e7fe      	b.n	800265a <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	2b02      	cmp	r3, #2
 8002660:	d103      	bne.n	800266a <xQueueGenericSend+0x6e>
 8002662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002666:	2b01      	cmp	r3, #1
 8002668:	d101      	bne.n	800266e <xQueueGenericSend+0x72>
 800266a:	2301      	movs	r3, #1
 800266c:	e000      	b.n	8002670 <xQueueGenericSend+0x74>
 800266e:	2300      	movs	r3, #0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10a      	bne.n	800268a <xQueueGenericSend+0x8e>
        __asm volatile
 8002674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002678:	f383 8811 	msr	BASEPRI, r3
 800267c:	f3bf 8f6f 	isb	sy
 8002680:	f3bf 8f4f 	dsb	sy
 8002684:	623b      	str	r3, [r7, #32]
    }
 8002686:	bf00      	nop
 8002688:	e7fe      	b.n	8002688 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800268a:	f001 f9cf 	bl	8003a2c <xTaskGetSchedulerState>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d102      	bne.n	800269a <xQueueGenericSend+0x9e>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <xQueueGenericSend+0xa2>
 800269a:	2301      	movs	r3, #1
 800269c:	e000      	b.n	80026a0 <xQueueGenericSend+0xa4>
 800269e:	2300      	movs	r3, #0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d10a      	bne.n	80026ba <xQueueGenericSend+0xbe>
        __asm volatile
 80026a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a8:	f383 8811 	msr	BASEPRI, r3
 80026ac:	f3bf 8f6f 	isb	sy
 80026b0:	f3bf 8f4f 	dsb	sy
 80026b4:	61fb      	str	r3, [r7, #28]
    }
 80026b6:	bf00      	nop
 80026b8:	e7fe      	b.n	80026b8 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80026ba:	f001 ff8b 	bl	80045d4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80026be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d302      	bcc.n	80026d0 <xQueueGenericSend+0xd4>
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d136      	bne.n	800273e <xQueueGenericSend+0x142>
            {
                traceQUEUE_SEND( pxQueue );
 80026d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026d2:	4618      	mov	r0, r3
 80026d4:	f004 fdda 	bl	800728c <SEGGER_SYSVIEW_ShrinkId>
 80026d8:	68ba      	ldr	r2, [r7, #8]
 80026da:	6879      	ldr	r1, [r7, #4]
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	460b      	mov	r3, r1
 80026e2:	4601      	mov	r1, r0
 80026e4:	205a      	movs	r0, #90	; 0x5a
 80026e6:	f004 f8b9 	bl	800685c <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	68b9      	ldr	r1, [r7, #8]
 80026ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80026f0:	f000 fa78 	bl	8002be4 <prvCopyDataToQueue>
 80026f4:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80026f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d010      	beq.n	8002720 <xQueueGenericSend+0x124>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80026fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002700:	3324      	adds	r3, #36	; 0x24
 8002702:	4618      	mov	r0, r3
 8002704:	f000 fff2 	bl	80036ec <xTaskRemoveFromEventList>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d013      	beq.n	8002736 <xQueueGenericSend+0x13a>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 800270e:	4b4d      	ldr	r3, [pc, #308]	; (8002844 <xQueueGenericSend+0x248>)
 8002710:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	f3bf 8f4f 	dsb	sy
 800271a:	f3bf 8f6f 	isb	sy
 800271e:	e00a      	b.n	8002736 <xQueueGenericSend+0x13a>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8002720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002722:	2b00      	cmp	r3, #0
 8002724:	d007      	beq.n	8002736 <xQueueGenericSend+0x13a>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8002726:	4b47      	ldr	r3, [pc, #284]	; (8002844 <xQueueGenericSend+0x248>)
 8002728:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800272c:	601a      	str	r2, [r3, #0]
 800272e:	f3bf 8f4f 	dsb	sy
 8002732:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002736:	f001 ff7d 	bl	8004634 <vPortExitCritical>
                return pdPASS;
 800273a:	2301      	movs	r3, #1
 800273c:	e07d      	b.n	800283a <xQueueGenericSend+0x23e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d110      	bne.n	8002766 <xQueueGenericSend+0x16a>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002744:	f001 ff76 	bl	8004634 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8002748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800274a:	4618      	mov	r0, r3
 800274c:	f004 fd9e 	bl	800728c <SEGGER_SYSVIEW_ShrinkId>
 8002750:	68ba      	ldr	r2, [r7, #8]
 8002752:	6879      	ldr	r1, [r7, #4]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	9300      	str	r3, [sp, #0]
 8002758:	460b      	mov	r3, r1
 800275a:	4601      	mov	r1, r0
 800275c:	205a      	movs	r0, #90	; 0x5a
 800275e:	f004 f87d 	bl	800685c <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8002762:	2300      	movs	r3, #0
 8002764:	e069      	b.n	800283a <xQueueGenericSend+0x23e>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002768:	2b00      	cmp	r3, #0
 800276a:	d106      	bne.n	800277a <xQueueGenericSend+0x17e>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800276c:	f107 0314 	add.w	r3, r7, #20
 8002770:	4618      	mov	r0, r3
 8002772:	f001 f821 	bl	80037b8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002776:	2301      	movs	r3, #1
 8002778:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800277a:	f001 ff5b 	bl	8004634 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800277e:	f000 fd6d 	bl	800325c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002782:	f001 ff27 	bl	80045d4 <vPortEnterCritical>
 8002786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002788:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800278c:	b25b      	sxtb	r3, r3
 800278e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002792:	d103      	bne.n	800279c <xQueueGenericSend+0x1a0>
 8002794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002796:	2200      	movs	r2, #0
 8002798:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800279c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800279e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80027a2:	b25b      	sxtb	r3, r3
 80027a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a8:	d103      	bne.n	80027b2 <xQueueGenericSend+0x1b6>
 80027aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80027b2:	f001 ff3f 	bl	8004634 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80027b6:	1d3a      	adds	r2, r7, #4
 80027b8:	f107 0314 	add.w	r3, r7, #20
 80027bc:	4611      	mov	r1, r2
 80027be:	4618      	mov	r0, r3
 80027c0:	f001 f810 	bl	80037e4 <xTaskCheckForTimeOut>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d124      	bne.n	8002814 <xQueueGenericSend+0x218>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80027ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80027cc:	f000 fb02 	bl	8002dd4 <prvIsQueueFull>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d018      	beq.n	8002808 <xQueueGenericSend+0x20c>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80027d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027d8:	3310      	adds	r3, #16
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	4611      	mov	r1, r2
 80027de:	4618      	mov	r0, r3
 80027e0:	f000 ff32 	bl	8003648 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80027e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80027e6:	f000 fa8d 	bl	8002d04 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80027ea:	f000 fd45 	bl	8003278 <xTaskResumeAll>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	f47f af62 	bne.w	80026ba <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 80027f6:	4b13      	ldr	r3, [pc, #76]	; (8002844 <xQueueGenericSend+0x248>)
 80027f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	f3bf 8f4f 	dsb	sy
 8002802:	f3bf 8f6f 	isb	sy
 8002806:	e758      	b.n	80026ba <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002808:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800280a:	f000 fa7b 	bl	8002d04 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800280e:	f000 fd33 	bl	8003278 <xTaskResumeAll>
 8002812:	e752      	b.n	80026ba <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002814:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002816:	f000 fa75 	bl	8002d04 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800281a:	f000 fd2d 	bl	8003278 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 800281e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002820:	4618      	mov	r0, r3
 8002822:	f004 fd33 	bl	800728c <SEGGER_SYSVIEW_ShrinkId>
 8002826:	68ba      	ldr	r2, [r7, #8]
 8002828:	6879      	ldr	r1, [r7, #4]
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	460b      	mov	r3, r1
 8002830:	4601      	mov	r1, r0
 8002832:	205a      	movs	r0, #90	; 0x5a
 8002834:	f004 f812 	bl	800685c <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8002838:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800283a:	4618      	mov	r0, r3
 800283c:	3738      	adds	r7, #56	; 0x38
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	e000ed04 	.word	0xe000ed04

08002848 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b090      	sub	sp, #64	; 0x40
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
 8002854:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 800285a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800285c:	2b00      	cmp	r3, #0
 800285e:	d10a      	bne.n	8002876 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8002860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002864:	f383 8811 	msr	BASEPRI, r3
 8002868:	f3bf 8f6f 	isb	sy
 800286c:	f3bf 8f4f 	dsb	sy
 8002870:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8002872:	bf00      	nop
 8002874:	e7fe      	b.n	8002874 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d103      	bne.n	8002884 <xQueueGenericSendFromISR+0x3c>
 800287c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800287e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002880:	2b00      	cmp	r3, #0
 8002882:	d101      	bne.n	8002888 <xQueueGenericSendFromISR+0x40>
 8002884:	2301      	movs	r3, #1
 8002886:	e000      	b.n	800288a <xQueueGenericSendFromISR+0x42>
 8002888:	2300      	movs	r3, #0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d10a      	bne.n	80028a4 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 800288e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002892:	f383 8811 	msr	BASEPRI, r3
 8002896:	f3bf 8f6f 	isb	sy
 800289a:	f3bf 8f4f 	dsb	sy
 800289e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80028a0:	bf00      	nop
 80028a2:	e7fe      	b.n	80028a2 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d103      	bne.n	80028b2 <xQueueGenericSendFromISR+0x6a>
 80028aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d101      	bne.n	80028b6 <xQueueGenericSendFromISR+0x6e>
 80028b2:	2301      	movs	r3, #1
 80028b4:	e000      	b.n	80028b8 <xQueueGenericSendFromISR+0x70>
 80028b6:	2300      	movs	r3, #0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d10a      	bne.n	80028d2 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 80028bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028c0:	f383 8811 	msr	BASEPRI, r3
 80028c4:	f3bf 8f6f 	isb	sy
 80028c8:	f3bf 8f4f 	dsb	sy
 80028cc:	623b      	str	r3, [r7, #32]
    }
 80028ce:	bf00      	nop
 80028d0:	e7fe      	b.n	80028d0 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80028d2:	f001 ff6b 	bl	80047ac <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80028d6:	f3ef 8211 	mrs	r2, BASEPRI
 80028da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028de:	f383 8811 	msr	BASEPRI, r3
 80028e2:	f3bf 8f6f 	isb	sy
 80028e6:	f3bf 8f4f 	dsb	sy
 80028ea:	61fa      	str	r2, [r7, #28]
 80028ec:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80028ee:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80028f0:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80028f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d302      	bcc.n	8002904 <xQueueGenericSendFromISR+0xbc>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	2b02      	cmp	r3, #2
 8002902:	d148      	bne.n	8002996 <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8002904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002906:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800290a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800290e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002912:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002916:	4618      	mov	r0, r3
 8002918:	f004 fcb8 	bl	800728c <SEGGER_SYSVIEW_ShrinkId>
 800291c:	4601      	mov	r1, r0
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	461a      	mov	r2, r3
 8002922:	2060      	movs	r0, #96	; 0x60
 8002924:	f003 feca 	bl	80066bc <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	68b9      	ldr	r1, [r7, #8]
 800292c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800292e:	f000 f959 	bl	8002be4 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002932:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800293a:	d112      	bne.n	8002962 <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800293c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800293e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002940:	2b00      	cmp	r3, #0
 8002942:	d025      	beq.n	8002990 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002946:	3324      	adds	r3, #36	; 0x24
 8002948:	4618      	mov	r0, r3
 800294a:	f000 fecf 	bl	80036ec <xTaskRemoveFromEventList>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d01d      	beq.n	8002990 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d01a      	beq.n	8002990 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2201      	movs	r2, #1
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	e016      	b.n	8002990 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8002962:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002966:	2b7f      	cmp	r3, #127	; 0x7f
 8002968:	d10a      	bne.n	8002980 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 800296a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800296e:	f383 8811 	msr	BASEPRI, r3
 8002972:	f3bf 8f6f 	isb	sy
 8002976:	f3bf 8f4f 	dsb	sy
 800297a:	617b      	str	r3, [r7, #20]
    }
 800297c:	bf00      	nop
 800297e:	e7fe      	b.n	800297e <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002980:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002984:	3301      	adds	r3, #1
 8002986:	b2db      	uxtb	r3, r3
 8002988:	b25a      	sxtb	r2, r3
 800298a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800298c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8002990:	2301      	movs	r3, #1
 8002992:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8002994:	e00b      	b.n	80029ae <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8002996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002998:	4618      	mov	r0, r3
 800299a:	f004 fc77 	bl	800728c <SEGGER_SYSVIEW_ShrinkId>
 800299e:	4601      	mov	r1, r0
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	461a      	mov	r2, r3
 80029a4:	2060      	movs	r0, #96	; 0x60
 80029a6:	f003 fe89 	bl	80066bc <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 80029aa:	2300      	movs	r3, #0
 80029ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029b0:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80029b8:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80029ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3740      	adds	r7, #64	; 0x40
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80029c4:	b590      	push	{r4, r7, lr}
 80029c6:	b08f      	sub	sp, #60	; 0x3c
 80029c8:	af02      	add	r7, sp, #8
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80029d0:	2300      	movs	r3, #0
 80029d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80029d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d10a      	bne.n	80029f4 <xQueueReceive+0x30>
        __asm volatile
 80029de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e2:	f383 8811 	msr	BASEPRI, r3
 80029e6:	f3bf 8f6f 	isb	sy
 80029ea:	f3bf 8f4f 	dsb	sy
 80029ee:	623b      	str	r3, [r7, #32]
    }
 80029f0:	bf00      	nop
 80029f2:	e7fe      	b.n	80029f2 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d103      	bne.n	8002a02 <xQueueReceive+0x3e>
 80029fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <xQueueReceive+0x42>
 8002a02:	2301      	movs	r3, #1
 8002a04:	e000      	b.n	8002a08 <xQueueReceive+0x44>
 8002a06:	2300      	movs	r3, #0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d10a      	bne.n	8002a22 <xQueueReceive+0x5e>
        __asm volatile
 8002a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a10:	f383 8811 	msr	BASEPRI, r3
 8002a14:	f3bf 8f6f 	isb	sy
 8002a18:	f3bf 8f4f 	dsb	sy
 8002a1c:	61fb      	str	r3, [r7, #28]
    }
 8002a1e:	bf00      	nop
 8002a20:	e7fe      	b.n	8002a20 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002a22:	f001 f803 	bl	8003a2c <xTaskGetSchedulerState>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d102      	bne.n	8002a32 <xQueueReceive+0x6e>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <xQueueReceive+0x72>
 8002a32:	2301      	movs	r3, #1
 8002a34:	e000      	b.n	8002a38 <xQueueReceive+0x74>
 8002a36:	2300      	movs	r3, #0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10a      	bne.n	8002a52 <xQueueReceive+0x8e>
        __asm volatile
 8002a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a40:	f383 8811 	msr	BASEPRI, r3
 8002a44:	f3bf 8f6f 	isb	sy
 8002a48:	f3bf 8f4f 	dsb	sy
 8002a4c:	61bb      	str	r3, [r7, #24]
    }
 8002a4e:	bf00      	nop
 8002a50:	e7fe      	b.n	8002a50 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002a52:	f001 fdbf 	bl	80045d4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a5a:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d02f      	beq.n	8002ac2 <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002a62:	68b9      	ldr	r1, [r7, #8]
 8002a64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a66:	f000 f927 	bl	8002cb8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f004 fc0d 	bl	800728c <SEGGER_SYSVIEW_ShrinkId>
 8002a72:	4604      	mov	r4, r0
 8002a74:	2000      	movs	r0, #0
 8002a76:	f004 fc09 	bl	800728c <SEGGER_SYSVIEW_ShrinkId>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2101      	movs	r1, #1
 8002a80:	9100      	str	r1, [sp, #0]
 8002a82:	4621      	mov	r1, r4
 8002a84:	205c      	movs	r0, #92	; 0x5c
 8002a86:	f003 fee9 	bl	800685c <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8c:	1e5a      	subs	r2, r3, #1
 8002a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a90:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00f      	beq.n	8002aba <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a9c:	3310      	adds	r3, #16
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f000 fe24 	bl	80036ec <xTaskRemoveFromEventList>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d007      	beq.n	8002aba <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002aaa:	4b4d      	ldr	r3, [pc, #308]	; (8002be0 <xQueueReceive+0x21c>)
 8002aac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	f3bf 8f4f 	dsb	sy
 8002ab6:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002aba:	f001 fdbb 	bl	8004634 <vPortExitCritical>
                return pdPASS;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e08a      	b.n	8002bd8 <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d113      	bne.n	8002af0 <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002ac8:	f001 fdb4 	bl	8004634 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f004 fbdc 	bl	800728c <SEGGER_SYSVIEW_ShrinkId>
 8002ad4:	4604      	mov	r4, r0
 8002ad6:	2000      	movs	r0, #0
 8002ad8:	f004 fbd8 	bl	800728c <SEGGER_SYSVIEW_ShrinkId>
 8002adc:	4602      	mov	r2, r0
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	9100      	str	r1, [sp, #0]
 8002ae4:	4621      	mov	r1, r4
 8002ae6:	205c      	movs	r0, #92	; 0x5c
 8002ae8:	f003 feb8 	bl	800685c <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8002aec:	2300      	movs	r3, #0
 8002aee:	e073      	b.n	8002bd8 <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d106      	bne.n	8002b04 <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002af6:	f107 0310 	add.w	r3, r7, #16
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 fe5c 	bl	80037b8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002b00:	2301      	movs	r3, #1
 8002b02:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002b04:	f001 fd96 	bl	8004634 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002b08:	f000 fba8 	bl	800325c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002b0c:	f001 fd62 	bl	80045d4 <vPortEnterCritical>
 8002b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b16:	b25b      	sxtb	r3, r3
 8002b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b1c:	d103      	bne.n	8002b26 <xQueueReceive+0x162>
 8002b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b2c:	b25b      	sxtb	r3, r3
 8002b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b32:	d103      	bne.n	8002b3c <xQueueReceive+0x178>
 8002b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b3c:	f001 fd7a 	bl	8004634 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002b40:	1d3a      	adds	r2, r7, #4
 8002b42:	f107 0310 	add.w	r3, r7, #16
 8002b46:	4611      	mov	r1, r2
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f000 fe4b 	bl	80037e4 <xTaskCheckForTimeOut>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d124      	bne.n	8002b9e <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b56:	f000 f927 	bl	8002da8 <prvIsQueueEmpty>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d018      	beq.n	8002b92 <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b62:	3324      	adds	r3, #36	; 0x24
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	4611      	mov	r1, r2
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f000 fd6d 	bl	8003648 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002b6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b70:	f000 f8c8 	bl	8002d04 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002b74:	f000 fb80 	bl	8003278 <xTaskResumeAll>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	f47f af69 	bne.w	8002a52 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8002b80:	4b17      	ldr	r3, [pc, #92]	; (8002be0 <xQueueReceive+0x21c>)
 8002b82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b86:	601a      	str	r2, [r3, #0]
 8002b88:	f3bf 8f4f 	dsb	sy
 8002b8c:	f3bf 8f6f 	isb	sy
 8002b90:	e75f      	b.n	8002a52 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002b92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b94:	f000 f8b6 	bl	8002d04 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002b98:	f000 fb6e 	bl	8003278 <xTaskResumeAll>
 8002b9c:	e759      	b.n	8002a52 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002b9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ba0:	f000 f8b0 	bl	8002d04 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002ba4:	f000 fb68 	bl	8003278 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ba8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002baa:	f000 f8fd 	bl	8002da8 <prvIsQueueEmpty>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f43f af4e 	beq.w	8002a52 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f004 fb67 	bl	800728c <SEGGER_SYSVIEW_ShrinkId>
 8002bbe:	4604      	mov	r4, r0
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	f004 fb63 	bl	800728c <SEGGER_SYSVIEW_ShrinkId>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2101      	movs	r1, #1
 8002bcc:	9100      	str	r1, [sp, #0]
 8002bce:	4621      	mov	r1, r4
 8002bd0:	205c      	movs	r0, #92	; 0x5c
 8002bd2:	f003 fe43 	bl	800685c <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002bd6:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3734      	adds	r7, #52	; 0x34
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd90      	pop	{r4, r7, pc}
 8002be0:	e000ed04 	.word	0xe000ed04

08002be4 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bf8:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10d      	bne.n	8002c1e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d14d      	bne.n	8002ca6 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f000 ff2a 	bl	8003a68 <xTaskPriorityDisinherit>
 8002c14:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	609a      	str	r2, [r3, #8]
 8002c1c:	e043      	b.n	8002ca6 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d119      	bne.n	8002c58 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6858      	ldr	r0, [r3, #4]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	68b9      	ldr	r1, [r7, #8]
 8002c30:	f004 fcf4 	bl	800761c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	685a      	ldr	r2, [r3, #4]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3c:	441a      	add	r2, r3
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	685a      	ldr	r2, [r3, #4]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d32b      	bcc.n	8002ca6 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	605a      	str	r2, [r3, #4]
 8002c56:	e026      	b.n	8002ca6 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	68d8      	ldr	r0, [r3, #12]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	461a      	mov	r2, r3
 8002c62:	68b9      	ldr	r1, [r7, #8]
 8002c64:	f004 fcda 	bl	800761c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	68da      	ldr	r2, [r3, #12]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	425b      	negs	r3, r3
 8002c72:	441a      	add	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	68da      	ldr	r2, [r3, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d207      	bcs.n	8002c94 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	689a      	ldr	r2, [r3, #8]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8c:	425b      	negs	r3, r3
 8002c8e:	441a      	add	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d105      	bne.n	8002ca6 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d002      	beq.n	8002ca6 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1c5a      	adds	r2, r3, #1
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002cae:	697b      	ldr	r3, [r7, #20]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3718      	adds	r7, #24
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d018      	beq.n	8002cfc <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68da      	ldr	r2, [r3, #12]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd2:	441a      	add	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d303      	bcc.n	8002cec <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	68d9      	ldr	r1, [r3, #12]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	6838      	ldr	r0, [r7, #0]
 8002cf8:	f004 fc90 	bl	800761c <memcpy>
    }
}
 8002cfc:	bf00      	nop
 8002cfe:	3708      	adds	r7, #8
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002d0c:	f001 fc62 	bl	80045d4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d16:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002d18:	e011      	b.n	8002d3e <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d012      	beq.n	8002d48 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	3324      	adds	r3, #36	; 0x24
 8002d26:	4618      	mov	r0, r3
 8002d28:	f000 fce0 	bl	80036ec <xTaskRemoveFromEventList>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d001      	beq.n	8002d36 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002d32:	f000 fdbd 	bl	80038b0 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	dce9      	bgt.n	8002d1a <prvUnlockQueue+0x16>
 8002d46:	e000      	b.n	8002d4a <prvUnlockQueue+0x46>
                        break;
 8002d48:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	22ff      	movs	r2, #255	; 0xff
 8002d4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002d52:	f001 fc6f 	bl	8004634 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002d56:	f001 fc3d 	bl	80045d4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d60:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d62:	e011      	b.n	8002d88 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d012      	beq.n	8002d92 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	3310      	adds	r3, #16
 8002d70:	4618      	mov	r0, r3
 8002d72:	f000 fcbb 	bl	80036ec <xTaskRemoveFromEventList>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002d7c:	f000 fd98 	bl	80038b0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002d80:	7bbb      	ldrb	r3, [r7, #14]
 8002d82:	3b01      	subs	r3, #1
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002d88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	dce9      	bgt.n	8002d64 <prvUnlockQueue+0x60>
 8002d90:	e000      	b.n	8002d94 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002d92:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	22ff      	movs	r2, #255	; 0xff
 8002d98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002d9c:	f001 fc4a 	bl	8004634 <vPortExitCritical>
}
 8002da0:	bf00      	nop
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002db0:	f001 fc10 	bl	80045d4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d102      	bne.n	8002dc2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	60fb      	str	r3, [r7, #12]
 8002dc0:	e001      	b.n	8002dc6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002dc6:	f001 fc35 	bl	8004634 <vPortExitCritical>

    return xReturn;
 8002dca:	68fb      	ldr	r3, [r7, #12]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3710      	adds	r7, #16
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002ddc:	f001 fbfa 	bl	80045d4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d102      	bne.n	8002df2 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002dec:	2301      	movs	r3, #1
 8002dee:	60fb      	str	r3, [r7, #12]
 8002df0:	e001      	b.n	8002df6 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002df6:	f001 fc1d 	bl	8004634 <vPortExitCritical>

    return xReturn;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3710      	adds	r7, #16
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	e01e      	b.n	8002e52 <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002e14:	4a13      	ldr	r2, [pc, #76]	; (8002e64 <vQueueAddToRegistry+0x60>)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d115      	bne.n	8002e4c <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002e20:	4910      	ldr	r1, [pc, #64]	; (8002e64 <vQueueAddToRegistry+0x60>)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002e2a:	4a0e      	ldr	r2, [pc, #56]	; (8002e64 <vQueueAddToRegistry+0x60>)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	4413      	add	r3, r2
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f004 fa27 	bl	800728c <SEGGER_SYSVIEW_ShrinkId>
 8002e3e:	4601      	mov	r1, r0
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	461a      	mov	r2, r3
 8002e44:	2071      	movs	r0, #113	; 0x71
 8002e46:	f003 fc39 	bl	80066bc <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002e4a:	e006      	b.n	8002e5a <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	3301      	adds	r3, #1
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2b07      	cmp	r3, #7
 8002e56:	d9dd      	bls.n	8002e14 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002e58:	bf00      	nop
 8002e5a:	bf00      	nop
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	20000088 	.word	0x20000088

08002e68 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002e78:	f001 fbac 	bl	80045d4 <vPortEnterCritical>
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e82:	b25b      	sxtb	r3, r3
 8002e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e88:	d103      	bne.n	8002e92 <vQueueWaitForMessageRestricted+0x2a>
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e98:	b25b      	sxtb	r3, r3
 8002e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e9e:	d103      	bne.n	8002ea8 <vQueueWaitForMessageRestricted+0x40>
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ea8:	f001 fbc4 	bl	8004634 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d106      	bne.n	8002ec2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	3324      	adds	r3, #36	; 0x24
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	68b9      	ldr	r1, [r7, #8]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f000 fbe7 	bl	8003690 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002ec2:	6978      	ldr	r0, [r7, #20]
 8002ec4:	f7ff ff1e 	bl	8002d04 <prvUnlockQueue>
    }
 8002ec8:	bf00      	nop
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b08c      	sub	sp, #48	; 0x30
 8002ed4:	af04      	add	r7, sp, #16
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	603b      	str	r3, [r7, #0]
 8002edc:	4613      	mov	r3, r2
 8002ede:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002ee0:	88fb      	ldrh	r3, [r7, #6]
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f001 fca1 	bl	800482c <pvPortMalloc>
 8002eea:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00e      	beq.n	8002f10 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002ef2:	2058      	movs	r0, #88	; 0x58
 8002ef4:	f001 fc9a 	bl	800482c <pvPortMalloc>
 8002ef8:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d003      	beq.n	8002f08 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	631a      	str	r2, [r3, #48]	; 0x30
 8002f06:	e005      	b.n	8002f14 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002f08:	6978      	ldr	r0, [r7, #20]
 8002f0a:	f001 fd6f 	bl	80049ec <vPortFree>
 8002f0e:	e001      	b.n	8002f14 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002f10:	2300      	movs	r3, #0
 8002f12:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d013      	beq.n	8002f42 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002f1a:	88fa      	ldrh	r2, [r7, #6]
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	9303      	str	r3, [sp, #12]
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	9302      	str	r3, [sp, #8]
 8002f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f26:	9301      	str	r3, [sp, #4]
 8002f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	68b9      	ldr	r1, [r7, #8]
 8002f30:	68f8      	ldr	r0, [r7, #12]
 8002f32:	f000 f80e 	bl	8002f52 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002f36:	69f8      	ldr	r0, [r7, #28]
 8002f38:	f000 f8a2 	bl	8003080 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	61bb      	str	r3, [r7, #24]
 8002f40:	e002      	b.n	8002f48 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002f42:	f04f 33ff 	mov.w	r3, #4294967295
 8002f46:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002f48:	69bb      	ldr	r3, [r7, #24]
    }
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3720      	adds	r7, #32
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b088      	sub	sp, #32
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	60f8      	str	r0, [r7, #12]
 8002f5a:	60b9      	str	r1, [r7, #8]
 8002f5c:	607a      	str	r2, [r7, #4]
 8002f5e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f62:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	461a      	mov	r2, r3
 8002f6a:	21a5      	movs	r1, #165	; 0xa5
 8002f6c:	f004 fb64 	bl	8007638 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f74:	6879      	ldr	r1, [r7, #4]
 8002f76:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8002f7a:	440b      	add	r3, r1
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4413      	add	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	f023 0307 	bic.w	r3, r3, #7
 8002f88:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	f003 0307 	and.w	r3, r3, #7
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d00a      	beq.n	8002faa <prvInitialiseNewTask+0x58>
        __asm volatile
 8002f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f98:	f383 8811 	msr	BASEPRI, r3
 8002f9c:	f3bf 8f6f 	isb	sy
 8002fa0:	f3bf 8f4f 	dsb	sy
 8002fa4:	617b      	str	r3, [r7, #20]
    }
 8002fa6:	bf00      	nop
 8002fa8:	e7fe      	b.n	8002fa8 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d01f      	beq.n	8002ff0 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	61fb      	str	r3, [r7, #28]
 8002fb4:	e012      	b.n	8002fdc <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002fb6:	68ba      	ldr	r2, [r7, #8]
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	4413      	add	r3, r2
 8002fbc:	7819      	ldrb	r1, [r3, #0]
 8002fbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	3334      	adds	r3, #52	; 0x34
 8002fc6:	460a      	mov	r2, r1
 8002fc8:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002fca:	68ba      	ldr	r2, [r7, #8]
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	4413      	add	r3, r2
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d006      	beq.n	8002fe4 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	61fb      	str	r3, [r7, #28]
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	2b09      	cmp	r3, #9
 8002fe0:	d9e9      	bls.n	8002fb6 <prvInitialiseNewTask+0x64>
 8002fe2:	e000      	b.n	8002fe6 <prvInitialiseNewTask+0x94>
            {
                break;
 8002fe4:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002fee:	e003      	b.n	8002ff8 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ffa:	2b04      	cmp	r3, #4
 8002ffc:	d901      	bls.n	8003002 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002ffe:	2304      	movs	r3, #4
 8003000:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003004:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003006:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8003008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800300a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800300c:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800300e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003010:	2200      	movs	r2, #0
 8003012:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003016:	3304      	adds	r3, #4
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff f96b 	bl	80022f4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800301e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003020:	3318      	adds	r3, #24
 8003022:	4618      	mov	r0, r3
 8003024:	f7ff f966 	bl	80022f4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800302a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800302c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800302e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003030:	f1c3 0205 	rsb	r2, r3, #5
 8003034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003036:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800303a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800303c:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800303e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003040:	3350      	adds	r3, #80	; 0x50
 8003042:	2204      	movs	r2, #4
 8003044:	2100      	movs	r1, #0
 8003046:	4618      	mov	r0, r3
 8003048:	f004 faf6 	bl	8007638 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800304c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800304e:	3354      	adds	r3, #84	; 0x54
 8003050:	2201      	movs	r2, #1
 8003052:	2100      	movs	r1, #0
 8003054:	4618      	mov	r0, r3
 8003056:	f004 faef 	bl	8007638 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800305a:	683a      	ldr	r2, [r7, #0]
 800305c:	68f9      	ldr	r1, [r7, #12]
 800305e:	69b8      	ldr	r0, [r7, #24]
 8003060:	f001 f90c 	bl	800427c <pxPortInitialiseStack>
 8003064:	4602      	mov	r2, r0
 8003066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003068:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800306a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800306c:	2b00      	cmp	r3, #0
 800306e:	d002      	beq.n	8003076 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003072:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003074:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003076:	bf00      	nop
 8003078:	3720      	adds	r7, #32
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
	...

08003080 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003080:	b5b0      	push	{r4, r5, r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af02      	add	r7, sp, #8
 8003086:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003088:	f001 faa4 	bl	80045d4 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800308c:	4b3b      	ldr	r3, [pc, #236]	; (800317c <prvAddNewTaskToReadyList+0xfc>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	3301      	adds	r3, #1
 8003092:	4a3a      	ldr	r2, [pc, #232]	; (800317c <prvAddNewTaskToReadyList+0xfc>)
 8003094:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8003096:	4b3a      	ldr	r3, [pc, #232]	; (8003180 <prvAddNewTaskToReadyList+0x100>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d109      	bne.n	80030b2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800309e:	4a38      	ldr	r2, [pc, #224]	; (8003180 <prvAddNewTaskToReadyList+0x100>)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80030a4:	4b35      	ldr	r3, [pc, #212]	; (800317c <prvAddNewTaskToReadyList+0xfc>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d110      	bne.n	80030ce <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80030ac:	f000 fc24 	bl	80038f8 <prvInitialiseTaskLists>
 80030b0:	e00d      	b.n	80030ce <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80030b2:	4b34      	ldr	r3, [pc, #208]	; (8003184 <prvAddNewTaskToReadyList+0x104>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d109      	bne.n	80030ce <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80030ba:	4b31      	ldr	r3, [pc, #196]	; (8003180 <prvAddNewTaskToReadyList+0x100>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d802      	bhi.n	80030ce <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80030c8:	4a2d      	ldr	r2, [pc, #180]	; (8003180 <prvAddNewTaskToReadyList+0x100>)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80030ce:	4b2e      	ldr	r3, [pc, #184]	; (8003188 <prvAddNewTaskToReadyList+0x108>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	3301      	adds	r3, #1
 80030d4:	4a2c      	ldr	r2, [pc, #176]	; (8003188 <prvAddNewTaskToReadyList+0x108>)
 80030d6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80030d8:	4b2b      	ldr	r3, [pc, #172]	; (8003188 <prvAddNewTaskToReadyList+0x108>)
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d016      	beq.n	8003114 <prvAddNewTaskToReadyList+0x94>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4618      	mov	r0, r3
 80030ea:	f003 ffa9 	bl	8007040 <SEGGER_SYSVIEW_OnTaskCreate>
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fe:	461d      	mov	r5, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	461c      	mov	r4, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310a:	1ae3      	subs	r3, r4, r3
 800310c:	9300      	str	r3, [sp, #0]
 800310e:	462b      	mov	r3, r5
 8003110:	f001 fe3a 	bl	8004d88 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4618      	mov	r0, r3
 8003118:	f004 f816 	bl	8007148 <SEGGER_SYSVIEW_OnTaskStartReady>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003120:	2201      	movs	r2, #1
 8003122:	409a      	lsls	r2, r3
 8003124:	4b19      	ldr	r3, [pc, #100]	; (800318c <prvAddNewTaskToReadyList+0x10c>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4313      	orrs	r3, r2
 800312a:	4a18      	ldr	r2, [pc, #96]	; (800318c <prvAddNewTaskToReadyList+0x10c>)
 800312c:	6013      	str	r3, [r2, #0]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003132:	4613      	mov	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	4413      	add	r3, r2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	4a15      	ldr	r2, [pc, #84]	; (8003190 <prvAddNewTaskToReadyList+0x110>)
 800313c:	441a      	add	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	3304      	adds	r3, #4
 8003142:	4619      	mov	r1, r3
 8003144:	4610      	mov	r0, r2
 8003146:	f7ff f8e2 	bl	800230e <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800314a:	f001 fa73 	bl	8004634 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800314e:	4b0d      	ldr	r3, [pc, #52]	; (8003184 <prvAddNewTaskToReadyList+0x104>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00e      	beq.n	8003174 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003156:	4b0a      	ldr	r3, [pc, #40]	; (8003180 <prvAddNewTaskToReadyList+0x100>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003160:	429a      	cmp	r2, r3
 8003162:	d207      	bcs.n	8003174 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003164:	4b0b      	ldr	r3, [pc, #44]	; (8003194 <prvAddNewTaskToReadyList+0x114>)
 8003166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800316a:	601a      	str	r2, [r3, #0]
 800316c:	f3bf 8f4f 	dsb	sy
 8003170:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003174:	bf00      	nop
 8003176:	3708      	adds	r7, #8
 8003178:	46bd      	mov	sp, r7
 800317a:	bdb0      	pop	{r4, r5, r7, pc}
 800317c:	200001a0 	.word	0x200001a0
 8003180:	200000c8 	.word	0x200000c8
 8003184:	200001ac 	.word	0x200001ac
 8003188:	200001bc 	.word	0x200001bc
 800318c:	200001a8 	.word	0x200001a8
 8003190:	200000cc 	.word	0x200000cc
 8003194:	e000ed04 	.word	0xe000ed04

08003198 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800319e:	4b27      	ldr	r3, [pc, #156]	; (800323c <vTaskStartScheduler+0xa4>)
 80031a0:	9301      	str	r3, [sp, #4]
 80031a2:	2300      	movs	r3, #0
 80031a4:	9300      	str	r3, [sp, #0]
 80031a6:	2300      	movs	r3, #0
 80031a8:	2282      	movs	r2, #130	; 0x82
 80031aa:	4925      	ldr	r1, [pc, #148]	; (8003240 <vTaskStartScheduler+0xa8>)
 80031ac:	4825      	ldr	r0, [pc, #148]	; (8003244 <vTaskStartScheduler+0xac>)
 80031ae:	f7ff fe8f 	bl	8002ed0 <xTaskCreate>
 80031b2:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d102      	bne.n	80031c0 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 80031ba:	f000 fd4d 	bl	8003c58 <xTimerCreateTimerTask>
 80031be:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d124      	bne.n	8003210 <vTaskStartScheduler+0x78>
        __asm volatile
 80031c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ca:	f383 8811 	msr	BASEPRI, r3
 80031ce:	f3bf 8f6f 	isb	sy
 80031d2:	f3bf 8f4f 	dsb	sy
 80031d6:	60bb      	str	r3, [r7, #8]
    }
 80031d8:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80031da:	4b1b      	ldr	r3, [pc, #108]	; (8003248 <vTaskStartScheduler+0xb0>)
 80031dc:	f04f 32ff 	mov.w	r2, #4294967295
 80031e0:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80031e2:	4b1a      	ldr	r3, [pc, #104]	; (800324c <vTaskStartScheduler+0xb4>)
 80031e4:	2201      	movs	r2, #1
 80031e6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80031e8:	4b19      	ldr	r3, [pc, #100]	; (8003250 <vTaskStartScheduler+0xb8>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80031ee:	4b19      	ldr	r3, [pc, #100]	; (8003254 <vTaskStartScheduler+0xbc>)
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	4b12      	ldr	r3, [pc, #72]	; (800323c <vTaskStartScheduler+0xa4>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d102      	bne.n	8003200 <vTaskStartScheduler+0x68>
 80031fa:	f003 ff05 	bl	8007008 <SEGGER_SYSVIEW_OnIdle>
 80031fe:	e004      	b.n	800320a <vTaskStartScheduler+0x72>
 8003200:	4b14      	ldr	r3, [pc, #80]	; (8003254 <vTaskStartScheduler+0xbc>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4618      	mov	r0, r3
 8003206:	f003 ff5d 	bl	80070c4 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800320a:	f001 f8c3 	bl	8004394 <xPortStartScheduler>
 800320e:	e00e      	b.n	800322e <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003216:	d10a      	bne.n	800322e <vTaskStartScheduler+0x96>
        __asm volatile
 8003218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800321c:	f383 8811 	msr	BASEPRI, r3
 8003220:	f3bf 8f6f 	isb	sy
 8003224:	f3bf 8f4f 	dsb	sy
 8003228:	607b      	str	r3, [r7, #4]
    }
 800322a:	bf00      	nop
 800322c:	e7fe      	b.n	800322c <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800322e:	4b0a      	ldr	r3, [pc, #40]	; (8003258 <vTaskStartScheduler+0xc0>)
 8003230:	681b      	ldr	r3, [r3, #0]
}
 8003232:	bf00      	nop
 8003234:	3710      	adds	r7, #16
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	200001c4 	.word	0x200001c4
 8003240:	080076cc 	.word	0x080076cc
 8003244:	080038c9 	.word	0x080038c9
 8003248:	200001c0 	.word	0x200001c0
 800324c:	200001ac 	.word	0x200001ac
 8003250:	200001a4 	.word	0x200001a4
 8003254:	200000c8 	.word	0x200000c8
 8003258:	2000000c 	.word	0x2000000c

0800325c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003260:	4b04      	ldr	r3, [pc, #16]	; (8003274 <vTaskSuspendAll+0x18>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	3301      	adds	r3, #1
 8003266:	4a03      	ldr	r2, [pc, #12]	; (8003274 <vTaskSuspendAll+0x18>)
 8003268:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800326a:	bf00      	nop
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	200001c8 	.word	0x200001c8

08003278 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003282:	2300      	movs	r3, #0
 8003284:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003286:	4b43      	ldr	r3, [pc, #268]	; (8003394 <xTaskResumeAll+0x11c>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10a      	bne.n	80032a4 <xTaskResumeAll+0x2c>
        __asm volatile
 800328e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003292:	f383 8811 	msr	BASEPRI, r3
 8003296:	f3bf 8f6f 	isb	sy
 800329a:	f3bf 8f4f 	dsb	sy
 800329e:	603b      	str	r3, [r7, #0]
    }
 80032a0:	bf00      	nop
 80032a2:	e7fe      	b.n	80032a2 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80032a4:	f001 f996 	bl	80045d4 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80032a8:	4b3a      	ldr	r3, [pc, #232]	; (8003394 <xTaskResumeAll+0x11c>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	3b01      	subs	r3, #1
 80032ae:	4a39      	ldr	r2, [pc, #228]	; (8003394 <xTaskResumeAll+0x11c>)
 80032b0:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032b2:	4b38      	ldr	r3, [pc, #224]	; (8003394 <xTaskResumeAll+0x11c>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d165      	bne.n	8003386 <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80032ba:	4b37      	ldr	r3, [pc, #220]	; (8003398 <xTaskResumeAll+0x120>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d061      	beq.n	8003386 <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80032c2:	e032      	b.n	800332a <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032c4:	4b35      	ldr	r3, [pc, #212]	; (800339c <xTaskResumeAll+0x124>)
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	3318      	adds	r3, #24
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff f879 	bl	80023c8 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	3304      	adds	r3, #4
 80032da:	4618      	mov	r0, r3
 80032dc:	f7ff f874 	bl	80023c8 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f003 ff30 	bl	8007148 <SEGGER_SYSVIEW_OnTaskStartReady>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ec:	2201      	movs	r2, #1
 80032ee:	409a      	lsls	r2, r3
 80032f0:	4b2b      	ldr	r3, [pc, #172]	; (80033a0 <xTaskResumeAll+0x128>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	4a2a      	ldr	r2, [pc, #168]	; (80033a0 <xTaskResumeAll+0x128>)
 80032f8:	6013      	str	r3, [r2, #0]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032fe:	4613      	mov	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	4413      	add	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	4a27      	ldr	r2, [pc, #156]	; (80033a4 <xTaskResumeAll+0x12c>)
 8003308:	441a      	add	r2, r3
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	3304      	adds	r3, #4
 800330e:	4619      	mov	r1, r3
 8003310:	4610      	mov	r0, r2
 8003312:	f7fe fffc 	bl	800230e <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800331a:	4b23      	ldr	r3, [pc, #140]	; (80033a8 <xTaskResumeAll+0x130>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003320:	429a      	cmp	r2, r3
 8003322:	d302      	bcc.n	800332a <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8003324:	4b21      	ldr	r3, [pc, #132]	; (80033ac <xTaskResumeAll+0x134>)
 8003326:	2201      	movs	r2, #1
 8003328:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800332a:	4b1c      	ldr	r3, [pc, #112]	; (800339c <xTaskResumeAll+0x124>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d1c8      	bne.n	80032c4 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003338:	f000 fb5c 	bl	80039f4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800333c:	4b1c      	ldr	r3, [pc, #112]	; (80033b0 <xTaskResumeAll+0x138>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d010      	beq.n	800336a <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003348:	f000 f858 	bl	80033fc <xTaskIncrementTick>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d002      	beq.n	8003358 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8003352:	4b16      	ldr	r3, [pc, #88]	; (80033ac <xTaskResumeAll+0x134>)
 8003354:	2201      	movs	r2, #1
 8003356:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3b01      	subs	r3, #1
 800335c:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d1f1      	bne.n	8003348 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8003364:	4b12      	ldr	r3, [pc, #72]	; (80033b0 <xTaskResumeAll+0x138>)
 8003366:	2200      	movs	r2, #0
 8003368:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800336a:	4b10      	ldr	r3, [pc, #64]	; (80033ac <xTaskResumeAll+0x134>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d009      	beq.n	8003386 <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003372:	2301      	movs	r3, #1
 8003374:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003376:	4b0f      	ldr	r3, [pc, #60]	; (80033b4 <xTaskResumeAll+0x13c>)
 8003378:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800337c:	601a      	str	r2, [r3, #0]
 800337e:	f3bf 8f4f 	dsb	sy
 8003382:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003386:	f001 f955 	bl	8004634 <vPortExitCritical>

    return xAlreadyYielded;
 800338a:	68bb      	ldr	r3, [r7, #8]
}
 800338c:	4618      	mov	r0, r3
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	200001c8 	.word	0x200001c8
 8003398:	200001a0 	.word	0x200001a0
 800339c:	20000160 	.word	0x20000160
 80033a0:	200001a8 	.word	0x200001a8
 80033a4:	200000cc 	.word	0x200000cc
 80033a8:	200000c8 	.word	0x200000c8
 80033ac:	200001b4 	.word	0x200001b4
 80033b0:	200001b0 	.word	0x200001b0
 80033b4:	e000ed04 	.word	0xe000ed04

080033b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80033be:	4b05      	ldr	r3, [pc, #20]	; (80033d4 <xTaskGetTickCount+0x1c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80033c4:	687b      	ldr	r3, [r7, #4]
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	370c      	adds	r7, #12
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	200001a4 	.word	0x200001a4

080033d8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80033de:	f001 f9e5 	bl	80047ac <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80033e2:	2300      	movs	r3, #0
 80033e4:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80033e6:	4b04      	ldr	r3, [pc, #16]	; (80033f8 <xTaskGetTickCountFromISR+0x20>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80033ec:	683b      	ldr	r3, [r7, #0]
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3708      	adds	r7, #8
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	200001a4 	.word	0x200001a4

080033fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003402:	2300      	movs	r3, #0
 8003404:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003406:	4b50      	ldr	r3, [pc, #320]	; (8003548 <xTaskIncrementTick+0x14c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	f040 8092 	bne.w	8003534 <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003410:	4b4e      	ldr	r3, [pc, #312]	; (800354c <xTaskIncrementTick+0x150>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	3301      	adds	r3, #1
 8003416:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003418:	4a4c      	ldr	r2, [pc, #304]	; (800354c <xTaskIncrementTick+0x150>)
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d120      	bne.n	8003466 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8003424:	4b4a      	ldr	r3, [pc, #296]	; (8003550 <xTaskIncrementTick+0x154>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <xTaskIncrementTick+0x48>
        __asm volatile
 800342e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003432:	f383 8811 	msr	BASEPRI, r3
 8003436:	f3bf 8f6f 	isb	sy
 800343a:	f3bf 8f4f 	dsb	sy
 800343e:	603b      	str	r3, [r7, #0]
    }
 8003440:	bf00      	nop
 8003442:	e7fe      	b.n	8003442 <xTaskIncrementTick+0x46>
 8003444:	4b42      	ldr	r3, [pc, #264]	; (8003550 <xTaskIncrementTick+0x154>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	60fb      	str	r3, [r7, #12]
 800344a:	4b42      	ldr	r3, [pc, #264]	; (8003554 <xTaskIncrementTick+0x158>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a40      	ldr	r2, [pc, #256]	; (8003550 <xTaskIncrementTick+0x154>)
 8003450:	6013      	str	r3, [r2, #0]
 8003452:	4a40      	ldr	r2, [pc, #256]	; (8003554 <xTaskIncrementTick+0x158>)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6013      	str	r3, [r2, #0]
 8003458:	4b3f      	ldr	r3, [pc, #252]	; (8003558 <xTaskIncrementTick+0x15c>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	3301      	adds	r3, #1
 800345e:	4a3e      	ldr	r2, [pc, #248]	; (8003558 <xTaskIncrementTick+0x15c>)
 8003460:	6013      	str	r3, [r2, #0]
 8003462:	f000 fac7 	bl	80039f4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003466:	4b3d      	ldr	r3, [pc, #244]	; (800355c <xTaskIncrementTick+0x160>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	429a      	cmp	r2, r3
 800346e:	d34c      	bcc.n	800350a <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003470:	4b37      	ldr	r3, [pc, #220]	; (8003550 <xTaskIncrementTick+0x154>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d104      	bne.n	8003484 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800347a:	4b38      	ldr	r3, [pc, #224]	; (800355c <xTaskIncrementTick+0x160>)
 800347c:	f04f 32ff 	mov.w	r2, #4294967295
 8003480:	601a      	str	r2, [r3, #0]
                    break;
 8003482:	e042      	b.n	800350a <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003484:	4b32      	ldr	r3, [pc, #200]	; (8003550 <xTaskIncrementTick+0x154>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	429a      	cmp	r2, r3
 800349a:	d203      	bcs.n	80034a4 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800349c:	4a2f      	ldr	r2, [pc, #188]	; (800355c <xTaskIncrementTick+0x160>)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80034a2:	e032      	b.n	800350a <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	3304      	adds	r3, #4
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7fe ff8d 	bl	80023c8 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d004      	beq.n	80034c0 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	3318      	adds	r3, #24
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7fe ff84 	bl	80023c8 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f003 fe40 	bl	8007148 <SEGGER_SYSVIEW_OnTaskStartReady>
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034cc:	2201      	movs	r2, #1
 80034ce:	409a      	lsls	r2, r3
 80034d0:	4b23      	ldr	r3, [pc, #140]	; (8003560 <xTaskIncrementTick+0x164>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	4a22      	ldr	r2, [pc, #136]	; (8003560 <xTaskIncrementTick+0x164>)
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034de:	4613      	mov	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4413      	add	r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	4a1f      	ldr	r2, [pc, #124]	; (8003564 <xTaskIncrementTick+0x168>)
 80034e8:	441a      	add	r2, r3
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	3304      	adds	r3, #4
 80034ee:	4619      	mov	r1, r3
 80034f0:	4610      	mov	r0, r2
 80034f2:	f7fe ff0c 	bl	800230e <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034fa:	4b1b      	ldr	r3, [pc, #108]	; (8003568 <xTaskIncrementTick+0x16c>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003500:	429a      	cmp	r2, r3
 8003502:	d3b5      	bcc.n	8003470 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8003504:	2301      	movs	r3, #1
 8003506:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003508:	e7b2      	b.n	8003470 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800350a:	4b17      	ldr	r3, [pc, #92]	; (8003568 <xTaskIncrementTick+0x16c>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003510:	4914      	ldr	r1, [pc, #80]	; (8003564 <xTaskIncrementTick+0x168>)
 8003512:	4613      	mov	r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	4413      	add	r3, r2
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	440b      	add	r3, r1
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d901      	bls.n	8003526 <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 8003522:	2301      	movs	r3, #1
 8003524:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8003526:	4b11      	ldr	r3, [pc, #68]	; (800356c <xTaskIncrementTick+0x170>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d007      	beq.n	800353e <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 800352e:	2301      	movs	r3, #1
 8003530:	617b      	str	r3, [r7, #20]
 8003532:	e004      	b.n	800353e <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003534:	4b0e      	ldr	r3, [pc, #56]	; (8003570 <xTaskIncrementTick+0x174>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	3301      	adds	r3, #1
 800353a:	4a0d      	ldr	r2, [pc, #52]	; (8003570 <xTaskIncrementTick+0x174>)
 800353c:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800353e:	697b      	ldr	r3, [r7, #20]
}
 8003540:	4618      	mov	r0, r3
 8003542:	3718      	adds	r7, #24
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	200001c8 	.word	0x200001c8
 800354c:	200001a4 	.word	0x200001a4
 8003550:	20000158 	.word	0x20000158
 8003554:	2000015c 	.word	0x2000015c
 8003558:	200001b8 	.word	0x200001b8
 800355c:	200001c0 	.word	0x200001c0
 8003560:	200001a8 	.word	0x200001a8
 8003564:	200000cc 	.word	0x200000cc
 8003568:	200000c8 	.word	0x200000c8
 800356c:	200001b4 	.word	0x200001b4
 8003570:	200001b0 	.word	0x200001b0

08003574 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b086      	sub	sp, #24
 8003578:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800357a:	4b2d      	ldr	r3, [pc, #180]	; (8003630 <vTaskSwitchContext+0xbc>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003582:	4b2c      	ldr	r3, [pc, #176]	; (8003634 <vTaskSwitchContext+0xc0>)
 8003584:	2201      	movs	r2, #1
 8003586:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003588:	e04d      	b.n	8003626 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 800358a:	4b2a      	ldr	r3, [pc, #168]	; (8003634 <vTaskSwitchContext+0xc0>)
 800358c:	2200      	movs	r2, #0
 800358e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003590:	4b29      	ldr	r3, [pc, #164]	; (8003638 <vTaskSwitchContext+0xc4>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	fab3 f383 	clz	r3, r3
 800359c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800359e:	7afb      	ldrb	r3, [r7, #11]
 80035a0:	f1c3 031f 	rsb	r3, r3, #31
 80035a4:	617b      	str	r3, [r7, #20]
 80035a6:	4925      	ldr	r1, [pc, #148]	; (800363c <vTaskSwitchContext+0xc8>)
 80035a8:	697a      	ldr	r2, [r7, #20]
 80035aa:	4613      	mov	r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	4413      	add	r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	440b      	add	r3, r1
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d10a      	bne.n	80035d0 <vTaskSwitchContext+0x5c>
        __asm volatile
 80035ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035be:	f383 8811 	msr	BASEPRI, r3
 80035c2:	f3bf 8f6f 	isb	sy
 80035c6:	f3bf 8f4f 	dsb	sy
 80035ca:	607b      	str	r3, [r7, #4]
    }
 80035cc:	bf00      	nop
 80035ce:	e7fe      	b.n	80035ce <vTaskSwitchContext+0x5a>
 80035d0:	697a      	ldr	r2, [r7, #20]
 80035d2:	4613      	mov	r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	4413      	add	r3, r2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	4a18      	ldr	r2, [pc, #96]	; (800363c <vTaskSwitchContext+0xc8>)
 80035dc:	4413      	add	r3, r2
 80035de:	613b      	str	r3, [r7, #16]
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	685a      	ldr	r2, [r3, #4]
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	605a      	str	r2, [r3, #4]
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	685a      	ldr	r2, [r3, #4]
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	3308      	adds	r3, #8
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d104      	bne.n	8003600 <vTaskSwitchContext+0x8c>
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	605a      	str	r2, [r3, #4]
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	4a0e      	ldr	r2, [pc, #56]	; (8003640 <vTaskSwitchContext+0xcc>)
 8003608:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800360a:	4b0d      	ldr	r3, [pc, #52]	; (8003640 <vTaskSwitchContext+0xcc>)
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	4b0d      	ldr	r3, [pc, #52]	; (8003644 <vTaskSwitchContext+0xd0>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	429a      	cmp	r2, r3
 8003614:	d102      	bne.n	800361c <vTaskSwitchContext+0xa8>
 8003616:	f003 fcf7 	bl	8007008 <SEGGER_SYSVIEW_OnIdle>
}
 800361a:	e004      	b.n	8003626 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 800361c:	4b08      	ldr	r3, [pc, #32]	; (8003640 <vTaskSwitchContext+0xcc>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4618      	mov	r0, r3
 8003622:	f003 fd4f 	bl	80070c4 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8003626:	bf00      	nop
 8003628:	3718      	adds	r7, #24
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	200001c8 	.word	0x200001c8
 8003634:	200001b4 	.word	0x200001b4
 8003638:	200001a8 	.word	0x200001a8
 800363c:	200000cc 	.word	0x200000cc
 8003640:	200000c8 	.word	0x200000c8
 8003644:	200001c4 	.word	0x200001c4

08003648 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d10a      	bne.n	800366e <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800365c:	f383 8811 	msr	BASEPRI, r3
 8003660:	f3bf 8f6f 	isb	sy
 8003664:	f3bf 8f4f 	dsb	sy
 8003668:	60fb      	str	r3, [r7, #12]
    }
 800366a:	bf00      	nop
 800366c:	e7fe      	b.n	800366c <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800366e:	4b07      	ldr	r3, [pc, #28]	; (800368c <vTaskPlaceOnEventList+0x44>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	3318      	adds	r3, #24
 8003674:	4619      	mov	r1, r3
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7fe fe6d 	bl	8002356 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800367c:	2101      	movs	r1, #1
 800367e:	6838      	ldr	r0, [r7, #0]
 8003680:	f000 fa72 	bl	8003b68 <prvAddCurrentTaskToDelayedList>
}
 8003684:	bf00      	nop
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}
 800368c:	200000c8 	.word	0x200000c8

08003690 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d10a      	bne.n	80036b8 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 80036a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036a6:	f383 8811 	msr	BASEPRI, r3
 80036aa:	f3bf 8f6f 	isb	sy
 80036ae:	f3bf 8f4f 	dsb	sy
 80036b2:	617b      	str	r3, [r7, #20]
    }
 80036b4:	bf00      	nop
 80036b6:	e7fe      	b.n	80036b6 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80036b8:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <vTaskPlaceOnEventListRestricted+0x58>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	3318      	adds	r3, #24
 80036be:	4619      	mov	r1, r3
 80036c0:	68f8      	ldr	r0, [r7, #12]
 80036c2:	f7fe fe24 	bl	800230e <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d002      	beq.n	80036d2 <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 80036cc:	f04f 33ff 	mov.w	r3, #4294967295
 80036d0:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 80036d2:	2024      	movs	r0, #36	; 0x24
 80036d4:	f002 ff98 	bl	8006608 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80036d8:	6879      	ldr	r1, [r7, #4]
 80036da:	68b8      	ldr	r0, [r7, #8]
 80036dc:	f000 fa44 	bl	8003b68 <prvAddCurrentTaskToDelayedList>
    }
 80036e0:	bf00      	nop
 80036e2:	3718      	adds	r7, #24
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	200000c8 	.word	0x200000c8

080036ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10a      	bne.n	8003718 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8003702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003706:	f383 8811 	msr	BASEPRI, r3
 800370a:	f3bf 8f6f 	isb	sy
 800370e:	f3bf 8f4f 	dsb	sy
 8003712:	60fb      	str	r3, [r7, #12]
    }
 8003714:	bf00      	nop
 8003716:	e7fe      	b.n	8003716 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	3318      	adds	r3, #24
 800371c:	4618      	mov	r0, r3
 800371e:	f7fe fe53 	bl	80023c8 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003722:	4b1f      	ldr	r3, [pc, #124]	; (80037a0 <xTaskRemoveFromEventList+0xb4>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d120      	bne.n	800376c <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	3304      	adds	r3, #4
 800372e:	4618      	mov	r0, r3
 8003730:	f7fe fe4a 	bl	80023c8 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	4618      	mov	r0, r3
 8003738:	f003 fd06 	bl	8007148 <SEGGER_SYSVIEW_OnTaskStartReady>
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003740:	2201      	movs	r2, #1
 8003742:	409a      	lsls	r2, r3
 8003744:	4b17      	ldr	r3, [pc, #92]	; (80037a4 <xTaskRemoveFromEventList+0xb8>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4313      	orrs	r3, r2
 800374a:	4a16      	ldr	r2, [pc, #88]	; (80037a4 <xTaskRemoveFromEventList+0xb8>)
 800374c:	6013      	str	r3, [r2, #0]
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003752:	4613      	mov	r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	4413      	add	r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	4a13      	ldr	r2, [pc, #76]	; (80037a8 <xTaskRemoveFromEventList+0xbc>)
 800375c:	441a      	add	r2, r3
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	3304      	adds	r3, #4
 8003762:	4619      	mov	r1, r3
 8003764:	4610      	mov	r0, r2
 8003766:	f7fe fdd2 	bl	800230e <vListInsertEnd>
 800376a:	e005      	b.n	8003778 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	3318      	adds	r3, #24
 8003770:	4619      	mov	r1, r3
 8003772:	480e      	ldr	r0, [pc, #56]	; (80037ac <xTaskRemoveFromEventList+0xc0>)
 8003774:	f7fe fdcb 	bl	800230e <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800377c:	4b0c      	ldr	r3, [pc, #48]	; (80037b0 <xTaskRemoveFromEventList+0xc4>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003782:	429a      	cmp	r2, r3
 8003784:	d905      	bls.n	8003792 <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003786:	2301      	movs	r3, #1
 8003788:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800378a:	4b0a      	ldr	r3, [pc, #40]	; (80037b4 <xTaskRemoveFromEventList+0xc8>)
 800378c:	2201      	movs	r2, #1
 800378e:	601a      	str	r2, [r3, #0]
 8003790:	e001      	b.n	8003796 <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 8003792:	2300      	movs	r3, #0
 8003794:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8003796:	697b      	ldr	r3, [r7, #20]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3718      	adds	r7, #24
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	200001c8 	.word	0x200001c8
 80037a4:	200001a8 	.word	0x200001a8
 80037a8:	200000cc 	.word	0x200000cc
 80037ac:	20000160 	.word	0x20000160
 80037b0:	200000c8 	.word	0x200000c8
 80037b4:	200001b4 	.word	0x200001b4

080037b8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80037c0:	4b06      	ldr	r3, [pc, #24]	; (80037dc <vTaskInternalSetTimeOutState+0x24>)
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80037c8:	4b05      	ldr	r3, [pc, #20]	; (80037e0 <vTaskInternalSetTimeOutState+0x28>)
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	605a      	str	r2, [r3, #4]
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr
 80037dc:	200001b8 	.word	0x200001b8
 80037e0:	200001a4 	.word	0x200001a4

080037e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b088      	sub	sp, #32
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d10a      	bne.n	800380a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 80037f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f8:	f383 8811 	msr	BASEPRI, r3
 80037fc:	f3bf 8f6f 	isb	sy
 8003800:	f3bf 8f4f 	dsb	sy
 8003804:	613b      	str	r3, [r7, #16]
    }
 8003806:	bf00      	nop
 8003808:	e7fe      	b.n	8003808 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d10a      	bne.n	8003826 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8003810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003814:	f383 8811 	msr	BASEPRI, r3
 8003818:	f3bf 8f6f 	isb	sy
 800381c:	f3bf 8f4f 	dsb	sy
 8003820:	60fb      	str	r3, [r7, #12]
    }
 8003822:	bf00      	nop
 8003824:	e7fe      	b.n	8003824 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8003826:	f000 fed5 	bl	80045d4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800382a:	4b1f      	ldr	r3, [pc, #124]	; (80038a8 <xTaskCheckForTimeOut+0xc4>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003842:	d102      	bne.n	800384a <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003844:	2300      	movs	r3, #0
 8003846:	61fb      	str	r3, [r7, #28]
 8003848:	e026      	b.n	8003898 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	4b17      	ldr	r3, [pc, #92]	; (80038ac <xTaskCheckForTimeOut+0xc8>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	429a      	cmp	r2, r3
 8003854:	d00a      	beq.n	800386c <xTaskCheckForTimeOut+0x88>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	69ba      	ldr	r2, [r7, #24]
 800385c:	429a      	cmp	r2, r3
 800385e:	d305      	bcc.n	800386c <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003860:	2301      	movs	r3, #1
 8003862:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	e015      	b.n	8003898 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	429a      	cmp	r2, r3
 8003874:	d20b      	bcs.n	800388e <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	1ad2      	subs	r2, r2, r3
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f7ff ff98 	bl	80037b8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003888:	2300      	movs	r3, #0
 800388a:	61fb      	str	r3, [r7, #28]
 800388c:	e004      	b.n	8003898 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	2200      	movs	r2, #0
 8003892:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003894:	2301      	movs	r3, #1
 8003896:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003898:	f000 fecc 	bl	8004634 <vPortExitCritical>

    return xReturn;
 800389c:	69fb      	ldr	r3, [r7, #28]
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3720      	adds	r7, #32
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	200001a4 	.word	0x200001a4
 80038ac:	200001b8 	.word	0x200001b8

080038b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80038b0:	b480      	push	{r7}
 80038b2:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80038b4:	4b03      	ldr	r3, [pc, #12]	; (80038c4 <vTaskMissedYield+0x14>)
 80038b6:	2201      	movs	r2, #1
 80038b8:	601a      	str	r2, [r3, #0]
}
 80038ba:	bf00      	nop
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr
 80038c4:	200001b4 	.word	0x200001b4

080038c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80038d0:	f000 f852 	bl	8003978 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80038d4:	4b06      	ldr	r3, [pc, #24]	; (80038f0 <prvIdleTask+0x28>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d9f9      	bls.n	80038d0 <prvIdleTask+0x8>
                {
                    taskYIELD();
 80038dc:	4b05      	ldr	r3, [pc, #20]	; (80038f4 <prvIdleTask+0x2c>)
 80038de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038e2:	601a      	str	r2, [r3, #0]
 80038e4:	f3bf 8f4f 	dsb	sy
 80038e8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80038ec:	e7f0      	b.n	80038d0 <prvIdleTask+0x8>
 80038ee:	bf00      	nop
 80038f0:	200000cc 	.word	0x200000cc
 80038f4:	e000ed04 	.word	0xe000ed04

080038f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80038fe:	2300      	movs	r3, #0
 8003900:	607b      	str	r3, [r7, #4]
 8003902:	e00c      	b.n	800391e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	4613      	mov	r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	4413      	add	r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	4a12      	ldr	r2, [pc, #72]	; (8003958 <prvInitialiseTaskLists+0x60>)
 8003910:	4413      	add	r3, r2
 8003912:	4618      	mov	r0, r3
 8003914:	f7fe fcce 	bl	80022b4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	3301      	adds	r3, #1
 800391c:	607b      	str	r3, [r7, #4]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2b04      	cmp	r3, #4
 8003922:	d9ef      	bls.n	8003904 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003924:	480d      	ldr	r0, [pc, #52]	; (800395c <prvInitialiseTaskLists+0x64>)
 8003926:	f7fe fcc5 	bl	80022b4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800392a:	480d      	ldr	r0, [pc, #52]	; (8003960 <prvInitialiseTaskLists+0x68>)
 800392c:	f7fe fcc2 	bl	80022b4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003930:	480c      	ldr	r0, [pc, #48]	; (8003964 <prvInitialiseTaskLists+0x6c>)
 8003932:	f7fe fcbf 	bl	80022b4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003936:	480c      	ldr	r0, [pc, #48]	; (8003968 <prvInitialiseTaskLists+0x70>)
 8003938:	f7fe fcbc 	bl	80022b4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 800393c:	480b      	ldr	r0, [pc, #44]	; (800396c <prvInitialiseTaskLists+0x74>)
 800393e:	f7fe fcb9 	bl	80022b4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003942:	4b0b      	ldr	r3, [pc, #44]	; (8003970 <prvInitialiseTaskLists+0x78>)
 8003944:	4a05      	ldr	r2, [pc, #20]	; (800395c <prvInitialiseTaskLists+0x64>)
 8003946:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003948:	4b0a      	ldr	r3, [pc, #40]	; (8003974 <prvInitialiseTaskLists+0x7c>)
 800394a:	4a05      	ldr	r2, [pc, #20]	; (8003960 <prvInitialiseTaskLists+0x68>)
 800394c:	601a      	str	r2, [r3, #0]
}
 800394e:	bf00      	nop
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	200000cc 	.word	0x200000cc
 800395c:	20000130 	.word	0x20000130
 8003960:	20000144 	.word	0x20000144
 8003964:	20000160 	.word	0x20000160
 8003968:	20000174 	.word	0x20000174
 800396c:	2000018c 	.word	0x2000018c
 8003970:	20000158 	.word	0x20000158
 8003974:	2000015c 	.word	0x2000015c

08003978 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800397e:	e019      	b.n	80039b4 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003980:	f000 fe28 	bl	80045d4 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003984:	4b10      	ldr	r3, [pc, #64]	; (80039c8 <prvCheckTasksWaitingTermination+0x50>)
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	3304      	adds	r3, #4
 8003990:	4618      	mov	r0, r3
 8003992:	f7fe fd19 	bl	80023c8 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003996:	4b0d      	ldr	r3, [pc, #52]	; (80039cc <prvCheckTasksWaitingTermination+0x54>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	3b01      	subs	r3, #1
 800399c:	4a0b      	ldr	r2, [pc, #44]	; (80039cc <prvCheckTasksWaitingTermination+0x54>)
 800399e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80039a0:	4b0b      	ldr	r3, [pc, #44]	; (80039d0 <prvCheckTasksWaitingTermination+0x58>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	3b01      	subs	r3, #1
 80039a6:	4a0a      	ldr	r2, [pc, #40]	; (80039d0 <prvCheckTasksWaitingTermination+0x58>)
 80039a8:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80039aa:	f000 fe43 	bl	8004634 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 f810 	bl	80039d4 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80039b4:	4b06      	ldr	r3, [pc, #24]	; (80039d0 <prvCheckTasksWaitingTermination+0x58>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d1e1      	bne.n	8003980 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80039bc:	bf00      	nop
 80039be:	bf00      	nop
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	20000174 	.word	0x20000174
 80039cc:	200001a0 	.word	0x200001a0
 80039d0:	20000188 	.word	0x20000188

080039d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e0:	4618      	mov	r0, r3
 80039e2:	f001 f803 	bl	80049ec <vPortFree>
                vPortFree( pxTCB );
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f001 f800 	bl	80049ec <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80039ec:	bf00      	nop
 80039ee:	3708      	adds	r7, #8
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80039f4:	b480      	push	{r7}
 80039f6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039f8:	4b0a      	ldr	r3, [pc, #40]	; (8003a24 <prvResetNextTaskUnblockTime+0x30>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d104      	bne.n	8003a0c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003a02:	4b09      	ldr	r3, [pc, #36]	; (8003a28 <prvResetNextTaskUnblockTime+0x34>)
 8003a04:	f04f 32ff 	mov.w	r2, #4294967295
 8003a08:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003a0a:	e005      	b.n	8003a18 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003a0c:	4b05      	ldr	r3, [pc, #20]	; (8003a24 <prvResetNextTaskUnblockTime+0x30>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a04      	ldr	r2, [pc, #16]	; (8003a28 <prvResetNextTaskUnblockTime+0x34>)
 8003a16:	6013      	str	r3, [r2, #0]
}
 8003a18:	bf00      	nop
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	20000158 	.word	0x20000158
 8003a28:	200001c0 	.word	0x200001c0

08003a2c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003a32:	4b0b      	ldr	r3, [pc, #44]	; (8003a60 <xTaskGetSchedulerState+0x34>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d102      	bne.n	8003a40 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	607b      	str	r3, [r7, #4]
 8003a3e:	e008      	b.n	8003a52 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a40:	4b08      	ldr	r3, [pc, #32]	; (8003a64 <xTaskGetSchedulerState+0x38>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d102      	bne.n	8003a4e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003a48:	2302      	movs	r3, #2
 8003a4a:	607b      	str	r3, [r7, #4]
 8003a4c:	e001      	b.n	8003a52 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003a52:	687b      	ldr	r3, [r7, #4]
    }
 8003a54:	4618      	mov	r0, r3
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr
 8003a60:	200001ac 	.word	0x200001ac
 8003a64:	200001c8 	.word	0x200001c8

08003a68 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003a74:	2300      	movs	r3, #0
 8003a76:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d068      	beq.n	8003b50 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003a7e:	4b37      	ldr	r3, [pc, #220]	; (8003b5c <xTaskPriorityDisinherit+0xf4>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d00a      	beq.n	8003a9e <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8003a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a8c:	f383 8811 	msr	BASEPRI, r3
 8003a90:	f3bf 8f6f 	isb	sy
 8003a94:	f3bf 8f4f 	dsb	sy
 8003a98:	60fb      	str	r3, [r7, #12]
    }
 8003a9a:	bf00      	nop
 8003a9c:	e7fe      	b.n	8003a9c <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d10a      	bne.n	8003abc <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8003aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aaa:	f383 8811 	msr	BASEPRI, r3
 8003aae:	f3bf 8f6f 	isb	sy
 8003ab2:	f3bf 8f4f 	dsb	sy
 8003ab6:	60bb      	str	r3, [r7, #8]
    }
 8003ab8:	bf00      	nop
 8003aba:	e7fe      	b.n	8003aba <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ac0:	1e5a      	subs	r2, r3, #1
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d03e      	beq.n	8003b50 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d13a      	bne.n	8003b50 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	3304      	adds	r3, #4
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fe fc72 	bl	80023c8 <uxListRemove>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10a      	bne.n	8003b00 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aee:	2201      	movs	r2, #1
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	43da      	mvns	r2, r3
 8003af6:	4b1a      	ldr	r3, [pc, #104]	; (8003b60 <xTaskPriorityDisinherit+0xf8>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4013      	ands	r3, r2
 8003afc:	4a18      	ldr	r2, [pc, #96]	; (8003b60 <xTaskPriorityDisinherit+0xf8>)
 8003afe:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	4619      	mov	r1, r3
 8003b04:	204a      	movs	r0, #74	; 0x4a
 8003b06:	f002 fd9d 	bl	8006644 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b16:	f1c3 0205 	rsb	r2, r3, #5
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b22:	2201      	movs	r2, #1
 8003b24:	409a      	lsls	r2, r3
 8003b26:	4b0e      	ldr	r3, [pc, #56]	; (8003b60 <xTaskPriorityDisinherit+0xf8>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	4a0c      	ldr	r2, [pc, #48]	; (8003b60 <xTaskPriorityDisinherit+0xf8>)
 8003b2e:	6013      	str	r3, [r2, #0]
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b34:	4613      	mov	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	4413      	add	r3, r2
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	4a09      	ldr	r2, [pc, #36]	; (8003b64 <xTaskPriorityDisinherit+0xfc>)
 8003b3e:	441a      	add	r2, r3
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	3304      	adds	r3, #4
 8003b44:	4619      	mov	r1, r3
 8003b46:	4610      	mov	r0, r2
 8003b48:	f7fe fbe1 	bl	800230e <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003b50:	697b      	ldr	r3, [r7, #20]
    }
 8003b52:	4618      	mov	r0, r3
 8003b54:	3718      	adds	r7, #24
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	200000c8 	.word	0x200000c8
 8003b60:	200001a8 	.word	0x200001a8
 8003b64:	200000cc 	.word	0x200000cc

08003b68 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003b72:	4b32      	ldr	r3, [pc, #200]	; (8003c3c <prvAddCurrentTaskToDelayedList+0xd4>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b78:	4b31      	ldr	r3, [pc, #196]	; (8003c40 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	3304      	adds	r3, #4
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fe fc22 	bl	80023c8 <uxListRemove>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10b      	bne.n	8003ba2 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003b8a:	4b2d      	ldr	r3, [pc, #180]	; (8003c40 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b90:	2201      	movs	r2, #1
 8003b92:	fa02 f303 	lsl.w	r3, r2, r3
 8003b96:	43da      	mvns	r2, r3
 8003b98:	4b2a      	ldr	r3, [pc, #168]	; (8003c44 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	4a29      	ldr	r2, [pc, #164]	; (8003c44 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003ba0:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba8:	d110      	bne.n	8003bcc <prvAddCurrentTaskToDelayedList+0x64>
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00d      	beq.n	8003bcc <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003bb0:	4b23      	ldr	r3, [pc, #140]	; (8003c40 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	211b      	movs	r1, #27
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f003 fb08 	bl	80071cc <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003bbc:	4b20      	ldr	r3, [pc, #128]	; (8003c40 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	3304      	adds	r3, #4
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	4820      	ldr	r0, [pc, #128]	; (8003c48 <prvAddCurrentTaskToDelayedList+0xe0>)
 8003bc6:	f7fe fba2 	bl	800230e <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003bca:	e032      	b.n	8003c32 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4413      	add	r3, r2
 8003bd2:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003bd4:	4b1a      	ldr	r3, [pc, #104]	; (8003c40 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003bdc:	68ba      	ldr	r2, [r7, #8]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d20f      	bcs.n	8003c04 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003be4:	4b16      	ldr	r3, [pc, #88]	; (8003c40 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2104      	movs	r1, #4
 8003bea:	4618      	mov	r0, r3
 8003bec:	f003 faee 	bl	80071cc <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003bf0:	4b16      	ldr	r3, [pc, #88]	; (8003c4c <prvAddCurrentTaskToDelayedList+0xe4>)
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	4b12      	ldr	r3, [pc, #72]	; (8003c40 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	3304      	adds	r3, #4
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	4610      	mov	r0, r2
 8003bfe:	f7fe fbaa 	bl	8002356 <vListInsert>
}
 8003c02:	e016      	b.n	8003c32 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8003c04:	4b0e      	ldr	r3, [pc, #56]	; (8003c40 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2104      	movs	r1, #4
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f003 fade 	bl	80071cc <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c10:	4b0f      	ldr	r3, [pc, #60]	; (8003c50 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	4b0a      	ldr	r3, [pc, #40]	; (8003c40 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	3304      	adds	r3, #4
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	4610      	mov	r0, r2
 8003c1e:	f7fe fb9a 	bl	8002356 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003c22:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <prvAddCurrentTaskToDelayedList+0xec>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d202      	bcs.n	8003c32 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8003c2c:	4a09      	ldr	r2, [pc, #36]	; (8003c54 <prvAddCurrentTaskToDelayedList+0xec>)
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	6013      	str	r3, [r2, #0]
}
 8003c32:	bf00      	nop
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	200001a4 	.word	0x200001a4
 8003c40:	200000c8 	.word	0x200000c8
 8003c44:	200001a8 	.word	0x200001a8
 8003c48:	2000018c 	.word	0x2000018c
 8003c4c:	2000015c 	.word	0x2000015c
 8003c50:	20000158 	.word	0x20000158
 8003c54:	200001c0 	.word	0x200001c0

08003c58 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003c62:	f000 fad5 	bl	8004210 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003c66:	4b11      	ldr	r3, [pc, #68]	; (8003cac <xTimerCreateTimerTask+0x54>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d00b      	beq.n	8003c86 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003c6e:	4b10      	ldr	r3, [pc, #64]	; (8003cb0 <xTimerCreateTimerTask+0x58>)
 8003c70:	9301      	str	r3, [sp, #4]
 8003c72:	2302      	movs	r3, #2
 8003c74:	9300      	str	r3, [sp, #0]
 8003c76:	2300      	movs	r3, #0
 8003c78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003c7c:	490d      	ldr	r1, [pc, #52]	; (8003cb4 <xTimerCreateTimerTask+0x5c>)
 8003c7e:	480e      	ldr	r0, [pc, #56]	; (8003cb8 <xTimerCreateTimerTask+0x60>)
 8003c80:	f7ff f926 	bl	8002ed0 <xTaskCreate>
 8003c84:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d10a      	bne.n	8003ca2 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c90:	f383 8811 	msr	BASEPRI, r3
 8003c94:	f3bf 8f6f 	isb	sy
 8003c98:	f3bf 8f4f 	dsb	sy
 8003c9c:	603b      	str	r3, [r7, #0]
    }
 8003c9e:	bf00      	nop
 8003ca0:	e7fe      	b.n	8003ca0 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003ca2:	687b      	ldr	r3, [r7, #4]
    }
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3708      	adds	r7, #8
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	200001fc 	.word	0x200001fc
 8003cb0:	20000200 	.word	0x20000200
 8003cb4:	080076d4 	.word	0x080076d4
 8003cb8:	08003df1 	.word	0x08003df1

08003cbc <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b08a      	sub	sp, #40	; 0x28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
 8003cc8:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d10a      	bne.n	8003cea <xTimerGenericCommand+0x2e>
        __asm volatile
 8003cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cd8:	f383 8811 	msr	BASEPRI, r3
 8003cdc:	f3bf 8f6f 	isb	sy
 8003ce0:	f3bf 8f4f 	dsb	sy
 8003ce4:	623b      	str	r3, [r7, #32]
    }
 8003ce6:	bf00      	nop
 8003ce8:	e7fe      	b.n	8003ce8 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003cea:	4b1a      	ldr	r3, [pc, #104]	; (8003d54 <xTimerGenericCommand+0x98>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d02a      	beq.n	8003d48 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	2b05      	cmp	r3, #5
 8003d02:	dc18      	bgt.n	8003d36 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003d04:	f7ff fe92 	bl	8003a2c <xTaskGetSchedulerState>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d109      	bne.n	8003d22 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003d0e:	4b11      	ldr	r3, [pc, #68]	; (8003d54 <xTimerGenericCommand+0x98>)
 8003d10:	6818      	ldr	r0, [r3, #0]
 8003d12:	f107 0114 	add.w	r1, r7, #20
 8003d16:	2300      	movs	r3, #0
 8003d18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d1a:	f7fe fc6f 	bl	80025fc <xQueueGenericSend>
 8003d1e:	6278      	str	r0, [r7, #36]	; 0x24
 8003d20:	e012      	b.n	8003d48 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003d22:	4b0c      	ldr	r3, [pc, #48]	; (8003d54 <xTimerGenericCommand+0x98>)
 8003d24:	6818      	ldr	r0, [r3, #0]
 8003d26:	f107 0114 	add.w	r1, r7, #20
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f7fe fc65 	bl	80025fc <xQueueGenericSend>
 8003d32:	6278      	str	r0, [r7, #36]	; 0x24
 8003d34:	e008      	b.n	8003d48 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003d36:	4b07      	ldr	r3, [pc, #28]	; (8003d54 <xTimerGenericCommand+0x98>)
 8003d38:	6818      	ldr	r0, [r3, #0]
 8003d3a:	f107 0114 	add.w	r1, r7, #20
 8003d3e:	2300      	movs	r3, #0
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	f7fe fd81 	bl	8002848 <xQueueGenericSendFromISR>
 8003d46:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3728      	adds	r7, #40	; 0x28
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	200001fc 	.word	0x200001fc

08003d58 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b088      	sub	sp, #32
 8003d5c:	af02      	add	r7, sp, #8
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d62:	4b22      	ldr	r3, [pc, #136]	; (8003dec <prvProcessExpiredTimer+0x94>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	3304      	adds	r3, #4
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7fe fb29 	bl	80023c8 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d7c:	f003 0304 	and.w	r3, r3, #4
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d022      	beq.n	8003dca <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	699a      	ldr	r2, [r3, #24]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	18d1      	adds	r1, r2, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	6978      	ldr	r0, [r7, #20]
 8003d92:	f000 f8d1 	bl	8003f38 <prvInsertTimerInActiveList>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d01f      	beq.n	8003ddc <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	2300      	movs	r3, #0
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	2100      	movs	r1, #0
 8003da6:	6978      	ldr	r0, [r7, #20]
 8003da8:	f7ff ff88 	bl	8003cbc <xTimerGenericCommand>
 8003dac:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d113      	bne.n	8003ddc <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003db8:	f383 8811 	msr	BASEPRI, r3
 8003dbc:	f3bf 8f6f 	isb	sy
 8003dc0:	f3bf 8f4f 	dsb	sy
 8003dc4:	60fb      	str	r3, [r7, #12]
    }
 8003dc6:	bf00      	nop
 8003dc8:	e7fe      	b.n	8003dc8 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dd0:	f023 0301 	bic.w	r3, r3, #1
 8003dd4:	b2da      	uxtb	r2, r3
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	6978      	ldr	r0, [r7, #20]
 8003de2:	4798      	blx	r3
    }
 8003de4:	bf00      	nop
 8003de6:	3718      	adds	r7, #24
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	200001f4 	.word	0x200001f4

08003df0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003df8:	f107 0308 	add.w	r3, r7, #8
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f000 f857 	bl	8003eb0 <prvGetNextExpireTime>
 8003e02:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	4619      	mov	r1, r3
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f000 f803 	bl	8003e14 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003e0e:	f000 f8d5 	bl	8003fbc <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003e12:	e7f1      	b.n	8003df8 <prvTimerTask+0x8>

08003e14 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003e1e:	f7ff fa1d 	bl	800325c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e22:	f107 0308 	add.w	r3, r7, #8
 8003e26:	4618      	mov	r0, r3
 8003e28:	f000 f866 	bl	8003ef8 <prvSampleTimeNow>
 8003e2c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d130      	bne.n	8003e96 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10a      	bne.n	8003e50 <prvProcessTimerOrBlockTask+0x3c>
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d806      	bhi.n	8003e50 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003e42:	f7ff fa19 	bl	8003278 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003e46:	68f9      	ldr	r1, [r7, #12]
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f7ff ff85 	bl	8003d58 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003e4e:	e024      	b.n	8003e9a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d008      	beq.n	8003e68 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003e56:	4b13      	ldr	r3, [pc, #76]	; (8003ea4 <prvProcessTimerOrBlockTask+0x90>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d101      	bne.n	8003e64 <prvProcessTimerOrBlockTask+0x50>
 8003e60:	2301      	movs	r3, #1
 8003e62:	e000      	b.n	8003e66 <prvProcessTimerOrBlockTask+0x52>
 8003e64:	2300      	movs	r3, #0
 8003e66:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003e68:	4b0f      	ldr	r3, [pc, #60]	; (8003ea8 <prvProcessTimerOrBlockTask+0x94>)
 8003e6a:	6818      	ldr	r0, [r3, #0]
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	683a      	ldr	r2, [r7, #0]
 8003e74:	4619      	mov	r1, r3
 8003e76:	f7fe fff7 	bl	8002e68 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003e7a:	f7ff f9fd 	bl	8003278 <xTaskResumeAll>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d10a      	bne.n	8003e9a <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003e84:	4b09      	ldr	r3, [pc, #36]	; (8003eac <prvProcessTimerOrBlockTask+0x98>)
 8003e86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	f3bf 8f4f 	dsb	sy
 8003e90:	f3bf 8f6f 	isb	sy
    }
 8003e94:	e001      	b.n	8003e9a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003e96:	f7ff f9ef 	bl	8003278 <xTaskResumeAll>
    }
 8003e9a:	bf00      	nop
 8003e9c:	3710      	adds	r7, #16
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	200001f8 	.word	0x200001f8
 8003ea8:	200001fc 	.word	0x200001fc
 8003eac:	e000ed04 	.word	0xe000ed04

08003eb0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003eb0:	b480      	push	{r7}
 8003eb2:	b085      	sub	sp, #20
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003eb8:	4b0e      	ldr	r3, [pc, #56]	; (8003ef4 <prvGetNextExpireTime+0x44>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d101      	bne.n	8003ec6 <prvGetNextExpireTime+0x16>
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	e000      	b.n	8003ec8 <prvGetNextExpireTime+0x18>
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d105      	bne.n	8003ee0 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ed4:	4b07      	ldr	r3, [pc, #28]	; (8003ef4 <prvGetNextExpireTime+0x44>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	60fb      	str	r3, [r7, #12]
 8003ede:	e001      	b.n	8003ee4 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
    }
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3714      	adds	r7, #20
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	200001f4 	.word	0x200001f4

08003ef8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003f00:	f7ff fa5a 	bl	80033b8 <xTaskGetTickCount>
 8003f04:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003f06:	4b0b      	ldr	r3, [pc, #44]	; (8003f34 <prvSampleTimeNow+0x3c>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d205      	bcs.n	8003f1c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003f10:	f000 f91a 	bl	8004148 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	601a      	str	r2, [r3, #0]
 8003f1a:	e002      	b.n	8003f22 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003f22:	4a04      	ldr	r2, [pc, #16]	; (8003f34 <prvSampleTimeNow+0x3c>)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003f28:	68fb      	ldr	r3, [r7, #12]
    }
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	20000204 	.word	0x20000204

08003f38 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003f46:	2300      	movs	r3, #0
 8003f48:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	68ba      	ldr	r2, [r7, #8]
 8003f4e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003f56:	68ba      	ldr	r2, [r7, #8]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d812      	bhi.n	8003f84 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	1ad2      	subs	r2, r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d302      	bcc.n	8003f72 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	617b      	str	r3, [r7, #20]
 8003f70:	e01b      	b.n	8003faa <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003f72:	4b10      	ldr	r3, [pc, #64]	; (8003fb4 <prvInsertTimerInActiveList+0x7c>)
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	3304      	adds	r3, #4
 8003f7a:	4619      	mov	r1, r3
 8003f7c:	4610      	mov	r0, r2
 8003f7e:	f7fe f9ea 	bl	8002356 <vListInsert>
 8003f82:	e012      	b.n	8003faa <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d206      	bcs.n	8003f9a <prvInsertTimerInActiveList+0x62>
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d302      	bcc.n	8003f9a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003f94:	2301      	movs	r3, #1
 8003f96:	617b      	str	r3, [r7, #20]
 8003f98:	e007      	b.n	8003faa <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003f9a:	4b07      	ldr	r3, [pc, #28]	; (8003fb8 <prvInsertTimerInActiveList+0x80>)
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	4610      	mov	r0, r2
 8003fa6:	f7fe f9d6 	bl	8002356 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003faa:	697b      	ldr	r3, [r7, #20]
    }
 8003fac:	4618      	mov	r0, r3
 8003fae:	3718      	adds	r7, #24
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	200001f8 	.word	0x200001f8
 8003fb8:	200001f4 	.word	0x200001f4

08003fbc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b08c      	sub	sp, #48	; 0x30
 8003fc0:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003fc2:	e0ae      	b.n	8004122 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	f2c0 80aa 	blt.w	8004120 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd2:	695b      	ldr	r3, [r3, #20]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d004      	beq.n	8003fe2 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fda:	3304      	adds	r3, #4
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7fe f9f3 	bl	80023c8 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003fe2:	1d3b      	adds	r3, r7, #4
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7ff ff87 	bl	8003ef8 <prvSampleTimeNow>
 8003fea:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	2b09      	cmp	r3, #9
 8003ff0:	f200 8097 	bhi.w	8004122 <prvProcessReceivedCommands+0x166>
 8003ff4:	a201      	add	r2, pc, #4	; (adr r2, 8003ffc <prvProcessReceivedCommands+0x40>)
 8003ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ffa:	bf00      	nop
 8003ffc:	08004025 	.word	0x08004025
 8004000:	08004025 	.word	0x08004025
 8004004:	08004025 	.word	0x08004025
 8004008:	08004099 	.word	0x08004099
 800400c:	080040ad 	.word	0x080040ad
 8004010:	080040f7 	.word	0x080040f7
 8004014:	08004025 	.word	0x08004025
 8004018:	08004025 	.word	0x08004025
 800401c:	08004099 	.word	0x08004099
 8004020:	080040ad 	.word	0x080040ad
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004026:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800402a:	f043 0301 	orr.w	r3, r3, #1
 800402e:	b2da      	uxtb	r2, r3
 8004030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004032:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004036:	68fa      	ldr	r2, [r7, #12]
 8004038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	18d1      	adds	r1, r2, r3
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6a3a      	ldr	r2, [r7, #32]
 8004042:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004044:	f7ff ff78 	bl	8003f38 <prvInsertTimerInActiveList>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d069      	beq.n	8004122 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800404e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004054:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004058:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800405c:	f003 0304 	and.w	r3, r3, #4
 8004060:	2b00      	cmp	r3, #0
 8004062:	d05e      	beq.n	8004122 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004064:	68fa      	ldr	r2, [r7, #12]
 8004066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	441a      	add	r2, r3
 800406c:	2300      	movs	r3, #0
 800406e:	9300      	str	r3, [sp, #0]
 8004070:	2300      	movs	r3, #0
 8004072:	2100      	movs	r1, #0
 8004074:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004076:	f7ff fe21 	bl	8003cbc <xTimerGenericCommand>
 800407a:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d14f      	bne.n	8004122 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8004082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004086:	f383 8811 	msr	BASEPRI, r3
 800408a:	f3bf 8f6f 	isb	sy
 800408e:	f3bf 8f4f 	dsb	sy
 8004092:	61bb      	str	r3, [r7, #24]
    }
 8004094:	bf00      	nop
 8004096:	e7fe      	b.n	8004096 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800409e:	f023 0301 	bic.w	r3, r3, #1
 80040a2:	b2da      	uxtb	r2, r3
 80040a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 80040aa:	e03a      	b.n	8004122 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80040ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040b2:	f043 0301 	orr.w	r3, r3, #1
 80040b6:	b2da      	uxtb	r2, r3
 80040b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80040c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c6:	699b      	ldr	r3, [r3, #24]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10a      	bne.n	80040e2 <prvProcessReceivedCommands+0x126>
        __asm volatile
 80040cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040d0:	f383 8811 	msr	BASEPRI, r3
 80040d4:	f3bf 8f6f 	isb	sy
 80040d8:	f3bf 8f4f 	dsb	sy
 80040dc:	617b      	str	r3, [r7, #20]
    }
 80040de:	bf00      	nop
 80040e0:	e7fe      	b.n	80040e0 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80040e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e4:	699a      	ldr	r2, [r3, #24]
 80040e6:	6a3b      	ldr	r3, [r7, #32]
 80040e8:	18d1      	adds	r1, r2, r3
 80040ea:	6a3b      	ldr	r3, [r7, #32]
 80040ec:	6a3a      	ldr	r2, [r7, #32]
 80040ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80040f0:	f7ff ff22 	bl	8003f38 <prvInsertTimerInActiveList>
                        break;
 80040f4:	e015      	b.n	8004122 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80040f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d103      	bne.n	800410c <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8004104:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004106:	f000 fc71 	bl	80049ec <vPortFree>
 800410a:	e00a      	b.n	8004122 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800410c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004112:	f023 0301 	bic.w	r3, r3, #1
 8004116:	b2da      	uxtb	r2, r3
 8004118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800411e:	e000      	b.n	8004122 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8004120:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004122:	4b08      	ldr	r3, [pc, #32]	; (8004144 <prvProcessReceivedCommands+0x188>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f107 0108 	add.w	r1, r7, #8
 800412a:	2200      	movs	r2, #0
 800412c:	4618      	mov	r0, r3
 800412e:	f7fe fc49 	bl	80029c4 <xQueueReceive>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	f47f af45 	bne.w	8003fc4 <prvProcessReceivedCommands+0x8>
        }
    }
 800413a:	bf00      	nop
 800413c:	bf00      	nop
 800413e:	3728      	adds	r7, #40	; 0x28
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}
 8004144:	200001fc 	.word	0x200001fc

08004148 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004148:	b580      	push	{r7, lr}
 800414a:	b088      	sub	sp, #32
 800414c:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800414e:	e048      	b.n	80041e2 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004150:	4b2d      	ldr	r3, [pc, #180]	; (8004208 <prvSwitchTimerLists+0xc0>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800415a:	4b2b      	ldr	r3, [pc, #172]	; (8004208 <prvSwitchTimerLists+0xc0>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	3304      	adds	r3, #4
 8004168:	4618      	mov	r0, r3
 800416a:	f7fe f92d 	bl	80023c8 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6a1b      	ldr	r3, [r3, #32]
 8004172:	68f8      	ldr	r0, [r7, #12]
 8004174:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800417c:	f003 0304 	and.w	r3, r3, #4
 8004180:	2b00      	cmp	r3, #0
 8004182:	d02e      	beq.n	80041e2 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	693a      	ldr	r2, [r7, #16]
 800418a:	4413      	add	r3, r2
 800418c:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800418e:	68ba      	ldr	r2, [r7, #8]
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	429a      	cmp	r2, r3
 8004194:	d90e      	bls.n	80041b4 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	68ba      	ldr	r2, [r7, #8]
 800419a:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80041a2:	4b19      	ldr	r3, [pc, #100]	; (8004208 <prvSwitchTimerLists+0xc0>)
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	3304      	adds	r3, #4
 80041aa:	4619      	mov	r1, r3
 80041ac:	4610      	mov	r0, r2
 80041ae:	f7fe f8d2 	bl	8002356 <vListInsert>
 80041b2:	e016      	b.n	80041e2 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80041b4:	2300      	movs	r3, #0
 80041b6:	9300      	str	r3, [sp, #0]
 80041b8:	2300      	movs	r3, #0
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	2100      	movs	r1, #0
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f7ff fd7c 	bl	8003cbc <xTimerGenericCommand>
 80041c4:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d10a      	bne.n	80041e2 <prvSwitchTimerLists+0x9a>
        __asm volatile
 80041cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d0:	f383 8811 	msr	BASEPRI, r3
 80041d4:	f3bf 8f6f 	isb	sy
 80041d8:	f3bf 8f4f 	dsb	sy
 80041dc:	603b      	str	r3, [r7, #0]
    }
 80041de:	bf00      	nop
 80041e0:	e7fe      	b.n	80041e0 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80041e2:	4b09      	ldr	r3, [pc, #36]	; (8004208 <prvSwitchTimerLists+0xc0>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1b1      	bne.n	8004150 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 80041ec:	4b06      	ldr	r3, [pc, #24]	; (8004208 <prvSwitchTimerLists+0xc0>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 80041f2:	4b06      	ldr	r3, [pc, #24]	; (800420c <prvSwitchTimerLists+0xc4>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a04      	ldr	r2, [pc, #16]	; (8004208 <prvSwitchTimerLists+0xc0>)
 80041f8:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80041fa:	4a04      	ldr	r2, [pc, #16]	; (800420c <prvSwitchTimerLists+0xc4>)
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	6013      	str	r3, [r2, #0]
    }
 8004200:	bf00      	nop
 8004202:	3718      	adds	r7, #24
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	200001f4 	.word	0x200001f4
 800420c:	200001f8 	.word	0x200001f8

08004210 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004210:	b580      	push	{r7, lr}
 8004212:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004214:	f000 f9de 	bl	80045d4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004218:	4b12      	ldr	r3, [pc, #72]	; (8004264 <prvCheckForValidListAndQueue+0x54>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d11d      	bne.n	800425c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004220:	4811      	ldr	r0, [pc, #68]	; (8004268 <prvCheckForValidListAndQueue+0x58>)
 8004222:	f7fe f847 	bl	80022b4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004226:	4811      	ldr	r0, [pc, #68]	; (800426c <prvCheckForValidListAndQueue+0x5c>)
 8004228:	f7fe f844 	bl	80022b4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800422c:	4b10      	ldr	r3, [pc, #64]	; (8004270 <prvCheckForValidListAndQueue+0x60>)
 800422e:	4a0e      	ldr	r2, [pc, #56]	; (8004268 <prvCheckForValidListAndQueue+0x58>)
 8004230:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004232:	4b10      	ldr	r3, [pc, #64]	; (8004274 <prvCheckForValidListAndQueue+0x64>)
 8004234:	4a0d      	ldr	r2, [pc, #52]	; (800426c <prvCheckForValidListAndQueue+0x5c>)
 8004236:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004238:	2200      	movs	r2, #0
 800423a:	210c      	movs	r1, #12
 800423c:	200a      	movs	r0, #10
 800423e:	f7fe f955 	bl	80024ec <xQueueGenericCreate>
 8004242:	4603      	mov	r3, r0
 8004244:	4a07      	ldr	r2, [pc, #28]	; (8004264 <prvCheckForValidListAndQueue+0x54>)
 8004246:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8004248:	4b06      	ldr	r3, [pc, #24]	; (8004264 <prvCheckForValidListAndQueue+0x54>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d005      	beq.n	800425c <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004250:	4b04      	ldr	r3, [pc, #16]	; (8004264 <prvCheckForValidListAndQueue+0x54>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4908      	ldr	r1, [pc, #32]	; (8004278 <prvCheckForValidListAndQueue+0x68>)
 8004256:	4618      	mov	r0, r3
 8004258:	f7fe fdd4 	bl	8002e04 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800425c:	f000 f9ea 	bl	8004634 <vPortExitCritical>
    }
 8004260:	bf00      	nop
 8004262:	bd80      	pop	{r7, pc}
 8004264:	200001fc 	.word	0x200001fc
 8004268:	200001cc 	.word	0x200001cc
 800426c:	200001e0 	.word	0x200001e0
 8004270:	200001f4 	.word	0x200001f4
 8004274:	200001f8 	.word	0x200001f8
 8004278:	080076dc 	.word	0x080076dc

0800427c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800427c:	b480      	push	{r7}
 800427e:	b085      	sub	sp, #20
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	3b04      	subs	r3, #4
 800428c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004294:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	3b04      	subs	r3, #4
 800429a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	f023 0201 	bic.w	r2, r3, #1
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	3b04      	subs	r3, #4
 80042aa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80042ac:	4a0c      	ldr	r2, [pc, #48]	; (80042e0 <pxPortInitialiseStack+0x64>)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	3b14      	subs	r3, #20
 80042b6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	3b04      	subs	r3, #4
 80042c2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f06f 0202 	mvn.w	r2, #2
 80042ca:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	3b20      	subs	r3, #32
 80042d0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80042d2:	68fb      	ldr	r3, [r7, #12]
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3714      	adds	r7, #20
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr
 80042e0:	080042e5 	.word	0x080042e5

080042e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80042ea:	2300      	movs	r3, #0
 80042ec:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80042ee:	4b12      	ldr	r3, [pc, #72]	; (8004338 <prvTaskExitError+0x54>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f6:	d00a      	beq.n	800430e <prvTaskExitError+0x2a>
        __asm volatile
 80042f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042fc:	f383 8811 	msr	BASEPRI, r3
 8004300:	f3bf 8f6f 	isb	sy
 8004304:	f3bf 8f4f 	dsb	sy
 8004308:	60fb      	str	r3, [r7, #12]
    }
 800430a:	bf00      	nop
 800430c:	e7fe      	b.n	800430c <prvTaskExitError+0x28>
        __asm volatile
 800430e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004312:	f383 8811 	msr	BASEPRI, r3
 8004316:	f3bf 8f6f 	isb	sy
 800431a:	f3bf 8f4f 	dsb	sy
 800431e:	60bb      	str	r3, [r7, #8]
    }
 8004320:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004322:	bf00      	nop
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d0fc      	beq.n	8004324 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800432a:	bf00      	nop
 800432c:	bf00      	nop
 800432e:	3714      	adds	r7, #20
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr
 8004338:	20000010 	.word	0x20000010
 800433c:	00000000 	.word	0x00000000

08004340 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004340:	4b07      	ldr	r3, [pc, #28]	; (8004360 <pxCurrentTCBConst2>)
 8004342:	6819      	ldr	r1, [r3, #0]
 8004344:	6808      	ldr	r0, [r1, #0]
 8004346:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800434a:	f380 8809 	msr	PSP, r0
 800434e:	f3bf 8f6f 	isb	sy
 8004352:	f04f 0000 	mov.w	r0, #0
 8004356:	f380 8811 	msr	BASEPRI, r0
 800435a:	4770      	bx	lr
 800435c:	f3af 8000 	nop.w

08004360 <pxCurrentTCBConst2>:
 8004360:	200000c8 	.word	0x200000c8
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004364:	bf00      	nop
 8004366:	bf00      	nop

08004368 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004368:	4808      	ldr	r0, [pc, #32]	; (800438c <prvPortStartFirstTask+0x24>)
 800436a:	6800      	ldr	r0, [r0, #0]
 800436c:	6800      	ldr	r0, [r0, #0]
 800436e:	f380 8808 	msr	MSP, r0
 8004372:	f04f 0000 	mov.w	r0, #0
 8004376:	f380 8814 	msr	CONTROL, r0
 800437a:	b662      	cpsie	i
 800437c:	b661      	cpsie	f
 800437e:	f3bf 8f4f 	dsb	sy
 8004382:	f3bf 8f6f 	isb	sy
 8004386:	df00      	svc	0
 8004388:	bf00      	nop
 800438a:	0000      	.short	0x0000
 800438c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004390:	bf00      	nop
 8004392:	bf00      	nop

08004394 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b086      	sub	sp, #24
 8004398:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800439a:	4b46      	ldr	r3, [pc, #280]	; (80044b4 <xPortStartScheduler+0x120>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a46      	ldr	r2, [pc, #280]	; (80044b8 <xPortStartScheduler+0x124>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d10a      	bne.n	80043ba <xPortStartScheduler+0x26>
        __asm volatile
 80043a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a8:	f383 8811 	msr	BASEPRI, r3
 80043ac:	f3bf 8f6f 	isb	sy
 80043b0:	f3bf 8f4f 	dsb	sy
 80043b4:	613b      	str	r3, [r7, #16]
    }
 80043b6:	bf00      	nop
 80043b8:	e7fe      	b.n	80043b8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80043ba:	4b3e      	ldr	r3, [pc, #248]	; (80044b4 <xPortStartScheduler+0x120>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a3f      	ldr	r2, [pc, #252]	; (80044bc <xPortStartScheduler+0x128>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d10a      	bne.n	80043da <xPortStartScheduler+0x46>
        __asm volatile
 80043c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043c8:	f383 8811 	msr	BASEPRI, r3
 80043cc:	f3bf 8f6f 	isb	sy
 80043d0:	f3bf 8f4f 	dsb	sy
 80043d4:	60fb      	str	r3, [r7, #12]
    }
 80043d6:	bf00      	nop
 80043d8:	e7fe      	b.n	80043d8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80043da:	4b39      	ldr	r3, [pc, #228]	; (80044c0 <xPortStartScheduler+0x12c>)
 80043dc:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	22ff      	movs	r2, #255	; 0xff
 80043ea:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80043f4:	78fb      	ldrb	r3, [r7, #3]
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	4b31      	ldr	r3, [pc, #196]	; (80044c4 <xPortStartScheduler+0x130>)
 8004400:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004402:	4b31      	ldr	r3, [pc, #196]	; (80044c8 <xPortStartScheduler+0x134>)
 8004404:	2207      	movs	r2, #7
 8004406:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004408:	e009      	b.n	800441e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800440a:	4b2f      	ldr	r3, [pc, #188]	; (80044c8 <xPortStartScheduler+0x134>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	3b01      	subs	r3, #1
 8004410:	4a2d      	ldr	r2, [pc, #180]	; (80044c8 <xPortStartScheduler+0x134>)
 8004412:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004414:	78fb      	ldrb	r3, [r7, #3]
 8004416:	b2db      	uxtb	r3, r3
 8004418:	005b      	lsls	r3, r3, #1
 800441a:	b2db      	uxtb	r3, r3
 800441c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800441e:	78fb      	ldrb	r3, [r7, #3]
 8004420:	b2db      	uxtb	r3, r3
 8004422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004426:	2b80      	cmp	r3, #128	; 0x80
 8004428:	d0ef      	beq.n	800440a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800442a:	4b27      	ldr	r3, [pc, #156]	; (80044c8 <xPortStartScheduler+0x134>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f1c3 0307 	rsb	r3, r3, #7
 8004432:	2b04      	cmp	r3, #4
 8004434:	d00a      	beq.n	800444c <xPortStartScheduler+0xb8>
        __asm volatile
 8004436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800443a:	f383 8811 	msr	BASEPRI, r3
 800443e:	f3bf 8f6f 	isb	sy
 8004442:	f3bf 8f4f 	dsb	sy
 8004446:	60bb      	str	r3, [r7, #8]
    }
 8004448:	bf00      	nop
 800444a:	e7fe      	b.n	800444a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800444c:	4b1e      	ldr	r3, [pc, #120]	; (80044c8 <xPortStartScheduler+0x134>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	021b      	lsls	r3, r3, #8
 8004452:	4a1d      	ldr	r2, [pc, #116]	; (80044c8 <xPortStartScheduler+0x134>)
 8004454:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004456:	4b1c      	ldr	r3, [pc, #112]	; (80044c8 <xPortStartScheduler+0x134>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800445e:	4a1a      	ldr	r2, [pc, #104]	; (80044c8 <xPortStartScheduler+0x134>)
 8004460:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	b2da      	uxtb	r2, r3
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800446a:	4b18      	ldr	r3, [pc, #96]	; (80044cc <xPortStartScheduler+0x138>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a17      	ldr	r2, [pc, #92]	; (80044cc <xPortStartScheduler+0x138>)
 8004470:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004474:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004476:	4b15      	ldr	r3, [pc, #84]	; (80044cc <xPortStartScheduler+0x138>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a14      	ldr	r2, [pc, #80]	; (80044cc <xPortStartScheduler+0x138>)
 800447c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004480:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004482:	f000 f963 	bl	800474c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004486:	4b12      	ldr	r3, [pc, #72]	; (80044d0 <xPortStartScheduler+0x13c>)
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800448c:	f000 f982 	bl	8004794 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004490:	4b10      	ldr	r3, [pc, #64]	; (80044d4 <xPortStartScheduler+0x140>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a0f      	ldr	r2, [pc, #60]	; (80044d4 <xPortStartScheduler+0x140>)
 8004496:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800449a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800449c:	f7ff ff64 	bl	8004368 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80044a0:	f7ff f868 	bl	8003574 <vTaskSwitchContext>
    prvTaskExitError();
 80044a4:	f7ff ff1e 	bl	80042e4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3718      	adds	r7, #24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	e000ed00 	.word	0xe000ed00
 80044b8:	410fc271 	.word	0x410fc271
 80044bc:	410fc270 	.word	0x410fc270
 80044c0:	e000e400 	.word	0xe000e400
 80044c4:	20000208 	.word	0x20000208
 80044c8:	2000020c 	.word	0x2000020c
 80044cc:	e000ed20 	.word	0xe000ed20
 80044d0:	20000010 	.word	0x20000010
 80044d4:	e000ef34 	.word	0xe000ef34

080044d8 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 80044d8:	b480      	push	{r7}
 80044da:	b087      	sub	sp, #28
 80044dc:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80044de:	4b37      	ldr	r3, [pc, #220]	; (80045bc <vInitPrioGroupValue+0xe4>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a37      	ldr	r2, [pc, #220]	; (80045c0 <vInitPrioGroupValue+0xe8>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d10a      	bne.n	80044fe <vInitPrioGroupValue+0x26>
        __asm volatile
 80044e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ec:	f383 8811 	msr	BASEPRI, r3
 80044f0:	f3bf 8f6f 	isb	sy
 80044f4:	f3bf 8f4f 	dsb	sy
 80044f8:	613b      	str	r3, [r7, #16]
    }
 80044fa:	bf00      	nop
 80044fc:	e7fe      	b.n	80044fc <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80044fe:	4b2f      	ldr	r3, [pc, #188]	; (80045bc <vInitPrioGroupValue+0xe4>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a30      	ldr	r2, [pc, #192]	; (80045c4 <vInitPrioGroupValue+0xec>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d10a      	bne.n	800451e <vInitPrioGroupValue+0x46>
        __asm volatile
 8004508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800450c:	f383 8811 	msr	BASEPRI, r3
 8004510:	f3bf 8f6f 	isb	sy
 8004514:	f3bf 8f4f 	dsb	sy
 8004518:	60fb      	str	r3, [r7, #12]
    }
 800451a:	bf00      	nop
 800451c:	e7fe      	b.n	800451c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800451e:	4b2a      	ldr	r3, [pc, #168]	; (80045c8 <vInitPrioGroupValue+0xf0>)
 8004520:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	b2db      	uxtb	r3, r3
 8004528:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	22ff      	movs	r2, #255	; 0xff
 800452e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	b2db      	uxtb	r3, r3
 8004536:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004538:	78fb      	ldrb	r3, [r7, #3]
 800453a:	b2db      	uxtb	r3, r3
 800453c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004540:	b2da      	uxtb	r2, r3
 8004542:	4b22      	ldr	r3, [pc, #136]	; (80045cc <vInitPrioGroupValue+0xf4>)
 8004544:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004546:	4b22      	ldr	r3, [pc, #136]	; (80045d0 <vInitPrioGroupValue+0xf8>)
 8004548:	2207      	movs	r2, #7
 800454a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800454c:	e009      	b.n	8004562 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800454e:	4b20      	ldr	r3, [pc, #128]	; (80045d0 <vInitPrioGroupValue+0xf8>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	3b01      	subs	r3, #1
 8004554:	4a1e      	ldr	r2, [pc, #120]	; (80045d0 <vInitPrioGroupValue+0xf8>)
 8004556:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004558:	78fb      	ldrb	r3, [r7, #3]
 800455a:	b2db      	uxtb	r3, r3
 800455c:	005b      	lsls	r3, r3, #1
 800455e:	b2db      	uxtb	r3, r3
 8004560:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004562:	78fb      	ldrb	r3, [r7, #3]
 8004564:	b2db      	uxtb	r3, r3
 8004566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800456a:	2b80      	cmp	r3, #128	; 0x80
 800456c:	d0ef      	beq.n	800454e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800456e:	4b18      	ldr	r3, [pc, #96]	; (80045d0 <vInitPrioGroupValue+0xf8>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f1c3 0307 	rsb	r3, r3, #7
 8004576:	2b04      	cmp	r3, #4
 8004578:	d00a      	beq.n	8004590 <vInitPrioGroupValue+0xb8>
        __asm volatile
 800457a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800457e:	f383 8811 	msr	BASEPRI, r3
 8004582:	f3bf 8f6f 	isb	sy
 8004586:	f3bf 8f4f 	dsb	sy
 800458a:	60bb      	str	r3, [r7, #8]
    }
 800458c:	bf00      	nop
 800458e:	e7fe      	b.n	800458e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004590:	4b0f      	ldr	r3, [pc, #60]	; (80045d0 <vInitPrioGroupValue+0xf8>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	021b      	lsls	r3, r3, #8
 8004596:	4a0e      	ldr	r2, [pc, #56]	; (80045d0 <vInitPrioGroupValue+0xf8>)
 8004598:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800459a:	4b0d      	ldr	r3, [pc, #52]	; (80045d0 <vInitPrioGroupValue+0xf8>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80045a2:	4a0b      	ldr	r2, [pc, #44]	; (80045d0 <vInitPrioGroupValue+0xf8>)
 80045a4:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	b2da      	uxtb	r2, r3
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80045ae:	bf00      	nop
 80045b0:	371c      	adds	r7, #28
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	e000ed00 	.word	0xe000ed00
 80045c0:	410fc271 	.word	0x410fc271
 80045c4:	410fc270 	.word	0x410fc270
 80045c8:	e000e400 	.word	0xe000e400
 80045cc:	20000208 	.word	0x20000208
 80045d0:	2000020c 	.word	0x2000020c

080045d4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
        __asm volatile
 80045da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045de:	f383 8811 	msr	BASEPRI, r3
 80045e2:	f3bf 8f6f 	isb	sy
 80045e6:	f3bf 8f4f 	dsb	sy
 80045ea:	607b      	str	r3, [r7, #4]
    }
 80045ec:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80045ee:	4b0f      	ldr	r3, [pc, #60]	; (800462c <vPortEnterCritical+0x58>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	3301      	adds	r3, #1
 80045f4:	4a0d      	ldr	r2, [pc, #52]	; (800462c <vPortEnterCritical+0x58>)
 80045f6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80045f8:	4b0c      	ldr	r3, [pc, #48]	; (800462c <vPortEnterCritical+0x58>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d10f      	bne.n	8004620 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004600:	4b0b      	ldr	r3, [pc, #44]	; (8004630 <vPortEnterCritical+0x5c>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00a      	beq.n	8004620 <vPortEnterCritical+0x4c>
        __asm volatile
 800460a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800460e:	f383 8811 	msr	BASEPRI, r3
 8004612:	f3bf 8f6f 	isb	sy
 8004616:	f3bf 8f4f 	dsb	sy
 800461a:	603b      	str	r3, [r7, #0]
    }
 800461c:	bf00      	nop
 800461e:	e7fe      	b.n	800461e <vPortEnterCritical+0x4a>
    }
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr
 800462c:	20000010 	.word	0x20000010
 8004630:	e000ed04 	.word	0xe000ed04

08004634 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800463a:	4b12      	ldr	r3, [pc, #72]	; (8004684 <vPortExitCritical+0x50>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10a      	bne.n	8004658 <vPortExitCritical+0x24>
        __asm volatile
 8004642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004646:	f383 8811 	msr	BASEPRI, r3
 800464a:	f3bf 8f6f 	isb	sy
 800464e:	f3bf 8f4f 	dsb	sy
 8004652:	607b      	str	r3, [r7, #4]
    }
 8004654:	bf00      	nop
 8004656:	e7fe      	b.n	8004656 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004658:	4b0a      	ldr	r3, [pc, #40]	; (8004684 <vPortExitCritical+0x50>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	3b01      	subs	r3, #1
 800465e:	4a09      	ldr	r2, [pc, #36]	; (8004684 <vPortExitCritical+0x50>)
 8004660:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004662:	4b08      	ldr	r3, [pc, #32]	; (8004684 <vPortExitCritical+0x50>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d105      	bne.n	8004676 <vPortExitCritical+0x42>
 800466a:	2300      	movs	r3, #0
 800466c:	603b      	str	r3, [r7, #0]
        __asm volatile
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	f383 8811 	msr	BASEPRI, r3
    }
 8004674:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004676:	bf00      	nop
 8004678:	370c      	adds	r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	20000010 	.word	0x20000010
	...

08004690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004690:	f3ef 8009 	mrs	r0, PSP
 8004694:	f3bf 8f6f 	isb	sy
 8004698:	4b15      	ldr	r3, [pc, #84]	; (80046f0 <pxCurrentTCBConst>)
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	f01e 0f10 	tst.w	lr, #16
 80046a0:	bf08      	it	eq
 80046a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80046a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046aa:	6010      	str	r0, [r2, #0]
 80046ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80046b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80046b4:	f380 8811 	msr	BASEPRI, r0
 80046b8:	f3bf 8f4f 	dsb	sy
 80046bc:	f3bf 8f6f 	isb	sy
 80046c0:	f7fe ff58 	bl	8003574 <vTaskSwitchContext>
 80046c4:	f04f 0000 	mov.w	r0, #0
 80046c8:	f380 8811 	msr	BASEPRI, r0
 80046cc:	bc09      	pop	{r0, r3}
 80046ce:	6819      	ldr	r1, [r3, #0]
 80046d0:	6808      	ldr	r0, [r1, #0]
 80046d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046d6:	f01e 0f10 	tst.w	lr, #16
 80046da:	bf08      	it	eq
 80046dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80046e0:	f380 8809 	msr	PSP, r0
 80046e4:	f3bf 8f6f 	isb	sy
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	f3af 8000 	nop.w

080046f0 <pxCurrentTCBConst>:
 80046f0:	200000c8 	.word	0x200000c8
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80046f4:	bf00      	nop
 80046f6:	bf00      	nop

080046f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
        __asm volatile
 80046fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004702:	f383 8811 	msr	BASEPRI, r3
 8004706:	f3bf 8f6f 	isb	sy
 800470a:	f3bf 8f4f 	dsb	sy
 800470e:	607b      	str	r3, [r7, #4]
    }
 8004710:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004712:	f002 fbff 	bl	8006f14 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004716:	f7fe fe71 	bl	80033fc <xTaskIncrementTick>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d006      	beq.n	800472e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004720:	f002 fc56 	bl	8006fd0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004724:	4b08      	ldr	r3, [pc, #32]	; (8004748 <SysTick_Handler+0x50>)
 8004726:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800472a:	601a      	str	r2, [r3, #0]
 800472c:	e001      	b.n	8004732 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800472e:	f002 fc33 	bl	8006f98 <SEGGER_SYSVIEW_RecordExitISR>
 8004732:	2300      	movs	r3, #0
 8004734:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	f383 8811 	msr	BASEPRI, r3
    }
 800473c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800473e:	bf00      	nop
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	e000ed04 	.word	0xe000ed04

0800474c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800474c:	b480      	push	{r7}
 800474e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004750:	4b0b      	ldr	r3, [pc, #44]	; (8004780 <vPortSetupTimerInterrupt+0x34>)
 8004752:	2200      	movs	r2, #0
 8004754:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004756:	4b0b      	ldr	r3, [pc, #44]	; (8004784 <vPortSetupTimerInterrupt+0x38>)
 8004758:	2200      	movs	r2, #0
 800475a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800475c:	4b0a      	ldr	r3, [pc, #40]	; (8004788 <vPortSetupTimerInterrupt+0x3c>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a0a      	ldr	r2, [pc, #40]	; (800478c <vPortSetupTimerInterrupt+0x40>)
 8004762:	fba2 2303 	umull	r2, r3, r2, r3
 8004766:	099b      	lsrs	r3, r3, #6
 8004768:	4a09      	ldr	r2, [pc, #36]	; (8004790 <vPortSetupTimerInterrupt+0x44>)
 800476a:	3b01      	subs	r3, #1
 800476c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800476e:	4b04      	ldr	r3, [pc, #16]	; (8004780 <vPortSetupTimerInterrupt+0x34>)
 8004770:	2207      	movs	r2, #7
 8004772:	601a      	str	r2, [r3, #0]
}
 8004774:	bf00      	nop
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	e000e010 	.word	0xe000e010
 8004784:	e000e018 	.word	0xe000e018
 8004788:	20000000 	.word	0x20000000
 800478c:	10624dd3 	.word	0x10624dd3
 8004790:	e000e014 	.word	0xe000e014

08004794 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004794:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80047a4 <vPortEnableVFP+0x10>
 8004798:	6801      	ldr	r1, [r0, #0]
 800479a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800479e:	6001      	str	r1, [r0, #0]
 80047a0:	4770      	bx	lr
 80047a2:	0000      	.short	0x0000
 80047a4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80047a8:	bf00      	nop
 80047aa:	bf00      	nop

080047ac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80047b2:	f3ef 8305 	mrs	r3, IPSR
 80047b6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2b0f      	cmp	r3, #15
 80047bc:	d914      	bls.n	80047e8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80047be:	4a17      	ldr	r2, [pc, #92]	; (800481c <vPortValidateInterruptPriority+0x70>)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	4413      	add	r3, r2
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80047c8:	4b15      	ldr	r3, [pc, #84]	; (8004820 <vPortValidateInterruptPriority+0x74>)
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	7afa      	ldrb	r2, [r7, #11]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d20a      	bcs.n	80047e8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 80047d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d6:	f383 8811 	msr	BASEPRI, r3
 80047da:	f3bf 8f6f 	isb	sy
 80047de:	f3bf 8f4f 	dsb	sy
 80047e2:	607b      	str	r3, [r7, #4]
    }
 80047e4:	bf00      	nop
 80047e6:	e7fe      	b.n	80047e6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80047e8:	4b0e      	ldr	r3, [pc, #56]	; (8004824 <vPortValidateInterruptPriority+0x78>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80047f0:	4b0d      	ldr	r3, [pc, #52]	; (8004828 <vPortValidateInterruptPriority+0x7c>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d90a      	bls.n	800480e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80047f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047fc:	f383 8811 	msr	BASEPRI, r3
 8004800:	f3bf 8f6f 	isb	sy
 8004804:	f3bf 8f4f 	dsb	sy
 8004808:	603b      	str	r3, [r7, #0]
    }
 800480a:	bf00      	nop
 800480c:	e7fe      	b.n	800480c <vPortValidateInterruptPriority+0x60>
    }
 800480e:	bf00      	nop
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	e000e3f0 	.word	0xe000e3f0
 8004820:	20000208 	.word	0x20000208
 8004824:	e000ed0c 	.word	0xe000ed0c
 8004828:	2000020c 	.word	0x2000020c

0800482c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b08a      	sub	sp, #40	; 0x28
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004834:	2300      	movs	r3, #0
 8004836:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8004838:	f7fe fd10 	bl	800325c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800483c:	4b65      	ldr	r3, [pc, #404]	; (80049d4 <pvPortMalloc+0x1a8>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d101      	bne.n	8004848 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004844:	f000 f934 	bl	8004ab0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004848:	4b63      	ldr	r3, [pc, #396]	; (80049d8 <pvPortMalloc+0x1ac>)
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	4013      	ands	r3, r2
 8004850:	2b00      	cmp	r3, #0
 8004852:	f040 80a7 	bne.w	80049a4 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d02d      	beq.n	80048b8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800485c:	2208      	movs	r2, #8
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	429a      	cmp	r2, r3
 8004866:	d227      	bcs.n	80048b8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8004868:	2208      	movs	r2, #8
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4413      	add	r3, r2
 800486e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f003 0307 	and.w	r3, r3, #7
 8004876:	2b00      	cmp	r3, #0
 8004878:	d021      	beq.n	80048be <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f023 0307 	bic.w	r3, r3, #7
 8004880:	3308      	adds	r3, #8
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	429a      	cmp	r2, r3
 8004886:	d214      	bcs.n	80048b2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f023 0307 	bic.w	r3, r3, #7
 800488e:	3308      	adds	r3, #8
 8004890:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f003 0307 	and.w	r3, r3, #7
 8004898:	2b00      	cmp	r3, #0
 800489a:	d010      	beq.n	80048be <pvPortMalloc+0x92>
        __asm volatile
 800489c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048a0:	f383 8811 	msr	BASEPRI, r3
 80048a4:	f3bf 8f6f 	isb	sy
 80048a8:	f3bf 8f4f 	dsb	sy
 80048ac:	617b      	str	r3, [r7, #20]
    }
 80048ae:	bf00      	nop
 80048b0:	e7fe      	b.n	80048b0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80048b2:	2300      	movs	r3, #0
 80048b4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80048b6:	e002      	b.n	80048be <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80048b8:	2300      	movs	r3, #0
 80048ba:	607b      	str	r3, [r7, #4]
 80048bc:	e000      	b.n	80048c0 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80048be:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d06e      	beq.n	80049a4 <pvPortMalloc+0x178>
 80048c6:	4b45      	ldr	r3, [pc, #276]	; (80049dc <pvPortMalloc+0x1b0>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d869      	bhi.n	80049a4 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80048d0:	4b43      	ldr	r3, [pc, #268]	; (80049e0 <pvPortMalloc+0x1b4>)
 80048d2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80048d4:	4b42      	ldr	r3, [pc, #264]	; (80049e0 <pvPortMalloc+0x1b4>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80048da:	e004      	b.n	80048e6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80048dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048de:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80048e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80048e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d903      	bls.n	80048f8 <pvPortMalloc+0xcc>
 80048f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1f1      	bne.n	80048dc <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80048f8:	4b36      	ldr	r3, [pc, #216]	; (80049d4 <pvPortMalloc+0x1a8>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048fe:	429a      	cmp	r2, r3
 8004900:	d050      	beq.n	80049a4 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004902:	6a3b      	ldr	r3, [r7, #32]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2208      	movs	r2, #8
 8004908:	4413      	add	r3, r2
 800490a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800490c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	6a3b      	ldr	r3, [r7, #32]
 8004912:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004916:	685a      	ldr	r2, [r3, #4]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	1ad2      	subs	r2, r2, r3
 800491c:	2308      	movs	r3, #8
 800491e:	005b      	lsls	r3, r3, #1
 8004920:	429a      	cmp	r2, r3
 8004922:	d91f      	bls.n	8004964 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4413      	add	r3, r2
 800492a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800492c:	69bb      	ldr	r3, [r7, #24]
 800492e:	f003 0307 	and.w	r3, r3, #7
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00a      	beq.n	800494c <pvPortMalloc+0x120>
        __asm volatile
 8004936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800493a:	f383 8811 	msr	BASEPRI, r3
 800493e:	f3bf 8f6f 	isb	sy
 8004942:	f3bf 8f4f 	dsb	sy
 8004946:	613b      	str	r3, [r7, #16]
    }
 8004948:	bf00      	nop
 800494a:	e7fe      	b.n	800494a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800494c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494e:	685a      	ldr	r2, [r3, #4]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	1ad2      	subs	r2, r2, r3
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800495e:	69b8      	ldr	r0, [r7, #24]
 8004960:	f000 f908 	bl	8004b74 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004964:	4b1d      	ldr	r3, [pc, #116]	; (80049dc <pvPortMalloc+0x1b0>)
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	4a1b      	ldr	r2, [pc, #108]	; (80049dc <pvPortMalloc+0x1b0>)
 8004970:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004972:	4b1a      	ldr	r3, [pc, #104]	; (80049dc <pvPortMalloc+0x1b0>)
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	4b1b      	ldr	r3, [pc, #108]	; (80049e4 <pvPortMalloc+0x1b8>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	429a      	cmp	r2, r3
 800497c:	d203      	bcs.n	8004986 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800497e:	4b17      	ldr	r3, [pc, #92]	; (80049dc <pvPortMalloc+0x1b0>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a18      	ldr	r2, [pc, #96]	; (80049e4 <pvPortMalloc+0x1b8>)
 8004984:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004988:	685a      	ldr	r2, [r3, #4]
 800498a:	4b13      	ldr	r3, [pc, #76]	; (80049d8 <pvPortMalloc+0x1ac>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	431a      	orrs	r2, r3
 8004990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004992:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004996:	2200      	movs	r2, #0
 8004998:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800499a:	4b13      	ldr	r3, [pc, #76]	; (80049e8 <pvPortMalloc+0x1bc>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	3301      	adds	r3, #1
 80049a0:	4a11      	ldr	r2, [pc, #68]	; (80049e8 <pvPortMalloc+0x1bc>)
 80049a2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80049a4:	f7fe fc68 	bl	8003278 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00a      	beq.n	80049c8 <pvPortMalloc+0x19c>
        __asm volatile
 80049b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b6:	f383 8811 	msr	BASEPRI, r3
 80049ba:	f3bf 8f6f 	isb	sy
 80049be:	f3bf 8f4f 	dsb	sy
 80049c2:	60fb      	str	r3, [r7, #12]
    }
 80049c4:	bf00      	nop
 80049c6:	e7fe      	b.n	80049c6 <pvPortMalloc+0x19a>
    return pvReturn;
 80049c8:	69fb      	ldr	r3, [r7, #28]
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3728      	adds	r7, #40	; 0x28
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	20012e18 	.word	0x20012e18
 80049d8:	20012e2c 	.word	0x20012e2c
 80049dc:	20012e1c 	.word	0x20012e1c
 80049e0:	20012e10 	.word	0x20012e10
 80049e4:	20012e20 	.word	0x20012e20
 80049e8:	20012e24 	.word	0x20012e24

080049ec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b086      	sub	sp, #24
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d04d      	beq.n	8004a9a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80049fe:	2308      	movs	r3, #8
 8004a00:	425b      	negs	r3, r3
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	4413      	add	r3, r2
 8004a06:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	685a      	ldr	r2, [r3, #4]
 8004a10:	4b24      	ldr	r3, [pc, #144]	; (8004aa4 <vPortFree+0xb8>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4013      	ands	r3, r2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d10a      	bne.n	8004a30 <vPortFree+0x44>
        __asm volatile
 8004a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a1e:	f383 8811 	msr	BASEPRI, r3
 8004a22:	f3bf 8f6f 	isb	sy
 8004a26:	f3bf 8f4f 	dsb	sy
 8004a2a:	60fb      	str	r3, [r7, #12]
    }
 8004a2c:	bf00      	nop
 8004a2e:	e7fe      	b.n	8004a2e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00a      	beq.n	8004a4e <vPortFree+0x62>
        __asm volatile
 8004a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a3c:	f383 8811 	msr	BASEPRI, r3
 8004a40:	f3bf 8f6f 	isb	sy
 8004a44:	f3bf 8f4f 	dsb	sy
 8004a48:	60bb      	str	r3, [r7, #8]
    }
 8004a4a:	bf00      	nop
 8004a4c:	e7fe      	b.n	8004a4c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	4b14      	ldr	r3, [pc, #80]	; (8004aa4 <vPortFree+0xb8>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4013      	ands	r3, r2
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d01e      	beq.n	8004a9a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d11a      	bne.n	8004a9a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	4b0e      	ldr	r3, [pc, #56]	; (8004aa4 <vPortFree+0xb8>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	43db      	mvns	r3, r3
 8004a6e:	401a      	ands	r2, r3
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004a74:	f7fe fbf2 	bl	800325c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	4b0a      	ldr	r3, [pc, #40]	; (8004aa8 <vPortFree+0xbc>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4413      	add	r3, r2
 8004a82:	4a09      	ldr	r2, [pc, #36]	; (8004aa8 <vPortFree+0xbc>)
 8004a84:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004a86:	6938      	ldr	r0, [r7, #16]
 8004a88:	f000 f874 	bl	8004b74 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004a8c:	4b07      	ldr	r3, [pc, #28]	; (8004aac <vPortFree+0xc0>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	3301      	adds	r3, #1
 8004a92:	4a06      	ldr	r2, [pc, #24]	; (8004aac <vPortFree+0xc0>)
 8004a94:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004a96:	f7fe fbef 	bl	8003278 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004a9a:	bf00      	nop
 8004a9c:	3718      	adds	r7, #24
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	20012e2c 	.word	0x20012e2c
 8004aa8:	20012e1c 	.word	0x20012e1c
 8004aac:	20012e28 	.word	0x20012e28

08004ab0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b085      	sub	sp, #20
 8004ab4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004ab6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8004aba:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004abc:	4b27      	ldr	r3, [pc, #156]	; (8004b5c <prvHeapInit+0xac>)
 8004abe:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f003 0307 	and.w	r3, r3, #7
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00c      	beq.n	8004ae4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	3307      	adds	r3, #7
 8004ace:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f023 0307 	bic.w	r3, r3, #7
 8004ad6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004ad8:	68ba      	ldr	r2, [r7, #8]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	4a1f      	ldr	r2, [pc, #124]	; (8004b5c <prvHeapInit+0xac>)
 8004ae0:	4413      	add	r3, r2
 8004ae2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004ae8:	4a1d      	ldr	r2, [pc, #116]	; (8004b60 <prvHeapInit+0xb0>)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004aee:	4b1c      	ldr	r3, [pc, #112]	; (8004b60 <prvHeapInit+0xb0>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	68ba      	ldr	r2, [r7, #8]
 8004af8:	4413      	add	r3, r2
 8004afa:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004afc:	2208      	movs	r2, #8
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	1a9b      	subs	r3, r3, r2
 8004b02:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f023 0307 	bic.w	r3, r3, #7
 8004b0a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	4a15      	ldr	r2, [pc, #84]	; (8004b64 <prvHeapInit+0xb4>)
 8004b10:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004b12:	4b14      	ldr	r3, [pc, #80]	; (8004b64 <prvHeapInit+0xb4>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2200      	movs	r2, #0
 8004b18:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004b1a:	4b12      	ldr	r3, [pc, #72]	; (8004b64 <prvHeapInit+0xb4>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	68fa      	ldr	r2, [r7, #12]
 8004b2a:	1ad2      	subs	r2, r2, r3
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004b30:	4b0c      	ldr	r3, [pc, #48]	; (8004b64 <prvHeapInit+0xb4>)
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	4a0a      	ldr	r2, [pc, #40]	; (8004b68 <prvHeapInit+0xb8>)
 8004b3e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	4a09      	ldr	r2, [pc, #36]	; (8004b6c <prvHeapInit+0xbc>)
 8004b46:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004b48:	4b09      	ldr	r3, [pc, #36]	; (8004b70 <prvHeapInit+0xc0>)
 8004b4a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004b4e:	601a      	str	r2, [r3, #0]
}
 8004b50:	bf00      	nop
 8004b52:	3714      	adds	r7, #20
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	20000210 	.word	0x20000210
 8004b60:	20012e10 	.word	0x20012e10
 8004b64:	20012e18 	.word	0x20012e18
 8004b68:	20012e20 	.word	0x20012e20
 8004b6c:	20012e1c 	.word	0x20012e1c
 8004b70:	20012e2c 	.word	0x20012e2c

08004b74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004b7c:	4b28      	ldr	r3, [pc, #160]	; (8004c20 <prvInsertBlockIntoFreeList+0xac>)
 8004b7e:	60fb      	str	r3, [r7, #12]
 8004b80:	e002      	b.n	8004b88 <prvInsertBlockIntoFreeList+0x14>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	60fb      	str	r3, [r7, #12]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d8f7      	bhi.n	8004b82 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	68ba      	ldr	r2, [r7, #8]
 8004b9c:	4413      	add	r3, r2
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d108      	bne.n	8004bb6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	441a      	add	r2, r3
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	68ba      	ldr	r2, [r7, #8]
 8004bc0:	441a      	add	r2, r3
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d118      	bne.n	8004bfc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	4b15      	ldr	r3, [pc, #84]	; (8004c24 <prvInsertBlockIntoFreeList+0xb0>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d00d      	beq.n	8004bf2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	441a      	add	r2, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	e008      	b.n	8004c04 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004bf2:	4b0c      	ldr	r3, [pc, #48]	; (8004c24 <prvInsertBlockIntoFreeList+0xb0>)
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	e003      	b.n	8004c04 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d002      	beq.n	8004c12 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004c12:	bf00      	nop
 8004c14:	3714      	adds	r7, #20
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	20012e10 	.word	0x20012e10
 8004c24:	20012e18 	.word	0x20012e18

08004c28 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8004c2c:	4803      	ldr	r0, [pc, #12]	; (8004c3c <_cbSendSystemDesc+0x14>)
 8004c2e:	f002 f91b 	bl	8006e68 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8004c32:	4803      	ldr	r0, [pc, #12]	; (8004c40 <_cbSendSystemDesc+0x18>)
 8004c34:	f002 f918 	bl	8006e68 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004c38:	bf00      	nop
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	080076e4 	.word	0x080076e4
 8004c40:	08007720 	.word	0x08007720

08004c44 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004c44:	b580      	push	{r7, lr}
 8004c46:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004c48:	4b06      	ldr	r3, [pc, #24]	; (8004c64 <SEGGER_SYSVIEW_Conf+0x20>)
 8004c4a:	6818      	ldr	r0, [r3, #0]
 8004c4c:	4b05      	ldr	r3, [pc, #20]	; (8004c64 <SEGGER_SYSVIEW_Conf+0x20>)
 8004c4e:	6819      	ldr	r1, [r3, #0]
 8004c50:	4b05      	ldr	r3, [pc, #20]	; (8004c68 <SEGGER_SYSVIEW_Conf+0x24>)
 8004c52:	4a06      	ldr	r2, [pc, #24]	; (8004c6c <SEGGER_SYSVIEW_Conf+0x28>)
 8004c54:	f001 fc84 	bl	8006560 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004c58:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004c5c:	f001 fcc4 	bl	80065e8 <SEGGER_SYSVIEW_SetRAMBase>
}
 8004c60:	bf00      	nop
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	20000000 	.word	0x20000000
 8004c68:	08004c29 	.word	0x08004c29
 8004c6c:	080077bc 	.word	0x080077bc

08004c70 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004c76:	2300      	movs	r3, #0
 8004c78:	607b      	str	r3, [r7, #4]
 8004c7a:	e033      	b.n	8004ce4 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004c7c:	491e      	ldr	r1, [pc, #120]	; (8004cf8 <_cbSendTaskList+0x88>)
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	4613      	mov	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4413      	add	r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	440b      	add	r3, r1
 8004c8a:	6818      	ldr	r0, [r3, #0]
 8004c8c:	491a      	ldr	r1, [pc, #104]	; (8004cf8 <_cbSendTaskList+0x88>)
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	4613      	mov	r3, r2
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	4413      	add	r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	440b      	add	r3, r1
 8004c9a:	3304      	adds	r3, #4
 8004c9c:	6819      	ldr	r1, [r3, #0]
 8004c9e:	4c16      	ldr	r4, [pc, #88]	; (8004cf8 <_cbSendTaskList+0x88>)
 8004ca0:	687a      	ldr	r2, [r7, #4]
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	4413      	add	r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4423      	add	r3, r4
 8004cac:	3308      	adds	r3, #8
 8004cae:	681c      	ldr	r4, [r3, #0]
 8004cb0:	4d11      	ldr	r5, [pc, #68]	; (8004cf8 <_cbSendTaskList+0x88>)
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	4413      	add	r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	442b      	add	r3, r5
 8004cbe:	330c      	adds	r3, #12
 8004cc0:	681d      	ldr	r5, [r3, #0]
 8004cc2:	4e0d      	ldr	r6, [pc, #52]	; (8004cf8 <_cbSendTaskList+0x88>)
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	4413      	add	r3, r2
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	4433      	add	r3, r6
 8004cd0:	3310      	adds	r3, #16
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	9300      	str	r3, [sp, #0]
 8004cd6:	462b      	mov	r3, r5
 8004cd8:	4622      	mov	r2, r4
 8004cda:	f000 f8bd 	bl	8004e58 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	3301      	adds	r3, #1
 8004ce2:	607b      	str	r3, [r7, #4]
 8004ce4:	4b05      	ldr	r3, [pc, #20]	; (8004cfc <_cbSendTaskList+0x8c>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d3c6      	bcc.n	8004c7c <_cbSendTaskList+0xc>
  }
}
 8004cee:	bf00      	nop
 8004cf0:	bf00      	nop
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cf8:	20012e30 	.word	0x20012e30
 8004cfc:	20012ed0 	.word	0x20012ed0

08004d00 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004d00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d04:	b082      	sub	sp, #8
 8004d06:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004d08:	f7fe fb66 	bl	80033d8 <xTaskGetTickCountFromISR>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2200      	movs	r2, #0
 8004d10:	469a      	mov	sl, r3
 8004d12:	4693      	mov	fp, r2
 8004d14:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004d18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	460b      	mov	r3, r1
 8004d20:	f04f 0a00 	mov.w	sl, #0
 8004d24:	f04f 0b00 	mov.w	fp, #0
 8004d28:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8004d2c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8004d30:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8004d34:	4652      	mov	r2, sl
 8004d36:	465b      	mov	r3, fp
 8004d38:	1a14      	subs	r4, r2, r0
 8004d3a:	eb63 0501 	sbc.w	r5, r3, r1
 8004d3e:	f04f 0200 	mov.w	r2, #0
 8004d42:	f04f 0300 	mov.w	r3, #0
 8004d46:	00ab      	lsls	r3, r5, #2
 8004d48:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004d4c:	00a2      	lsls	r2, r4, #2
 8004d4e:	4614      	mov	r4, r2
 8004d50:	461d      	mov	r5, r3
 8004d52:	eb14 0800 	adds.w	r8, r4, r0
 8004d56:	eb45 0901 	adc.w	r9, r5, r1
 8004d5a:	f04f 0200 	mov.w	r2, #0
 8004d5e:	f04f 0300 	mov.w	r3, #0
 8004d62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d6e:	4690      	mov	r8, r2
 8004d70:	4699      	mov	r9, r3
 8004d72:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8004d76:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004d7a:	4610      	mov	r0, r2
 8004d7c:	4619      	mov	r1, r3
 8004d7e:	3708      	adds	r7, #8
 8004d80:	46bd      	mov	sp, r7
 8004d82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004d88 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b086      	sub	sp, #24
 8004d8c:	af02      	add	r7, sp, #8
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	607a      	str	r2, [r7, #4]
 8004d94:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004d96:	2205      	movs	r2, #5
 8004d98:	492b      	ldr	r1, [pc, #172]	; (8004e48 <SYSVIEW_AddTask+0xc0>)
 8004d9a:	68b8      	ldr	r0, [r7, #8]
 8004d9c:	f002 fc2e 	bl	80075fc <memcmp>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d04b      	beq.n	8004e3e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004da6:	4b29      	ldr	r3, [pc, #164]	; (8004e4c <SYSVIEW_AddTask+0xc4>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2b07      	cmp	r3, #7
 8004dac:	d903      	bls.n	8004db6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004dae:	4828      	ldr	r0, [pc, #160]	; (8004e50 <SYSVIEW_AddTask+0xc8>)
 8004db0:	f002 fb76 	bl	80074a0 <SEGGER_SYSVIEW_Warn>
    return;
 8004db4:	e044      	b.n	8004e40 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004db6:	4b25      	ldr	r3, [pc, #148]	; (8004e4c <SYSVIEW_AddTask+0xc4>)
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	4926      	ldr	r1, [pc, #152]	; (8004e54 <SYSVIEW_AddTask+0xcc>)
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	4413      	add	r3, r2
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	440b      	add	r3, r1
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004dca:	4b20      	ldr	r3, [pc, #128]	; (8004e4c <SYSVIEW_AddTask+0xc4>)
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	4921      	ldr	r1, [pc, #132]	; (8004e54 <SYSVIEW_AddTask+0xcc>)
 8004dd0:	4613      	mov	r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	4413      	add	r3, r2
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	440b      	add	r3, r1
 8004dda:	3304      	adds	r3, #4
 8004ddc:	68ba      	ldr	r2, [r7, #8]
 8004dde:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004de0:	4b1a      	ldr	r3, [pc, #104]	; (8004e4c <SYSVIEW_AddTask+0xc4>)
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	491b      	ldr	r1, [pc, #108]	; (8004e54 <SYSVIEW_AddTask+0xcc>)
 8004de6:	4613      	mov	r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4413      	add	r3, r2
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	440b      	add	r3, r1
 8004df0:	3308      	adds	r3, #8
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004df6:	4b15      	ldr	r3, [pc, #84]	; (8004e4c <SYSVIEW_AddTask+0xc4>)
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	4916      	ldr	r1, [pc, #88]	; (8004e54 <SYSVIEW_AddTask+0xcc>)
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	4413      	add	r3, r2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	440b      	add	r3, r1
 8004e06:	330c      	adds	r3, #12
 8004e08:	683a      	ldr	r2, [r7, #0]
 8004e0a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004e0c:	4b0f      	ldr	r3, [pc, #60]	; (8004e4c <SYSVIEW_AddTask+0xc4>)
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	4910      	ldr	r1, [pc, #64]	; (8004e54 <SYSVIEW_AddTask+0xcc>)
 8004e12:	4613      	mov	r3, r2
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	4413      	add	r3, r2
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	440b      	add	r3, r1
 8004e1c:	3310      	adds	r3, #16
 8004e1e:	69ba      	ldr	r2, [r7, #24]
 8004e20:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004e22:	4b0a      	ldr	r3, [pc, #40]	; (8004e4c <SYSVIEW_AddTask+0xc4>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	3301      	adds	r3, #1
 8004e28:	4a08      	ldr	r2, [pc, #32]	; (8004e4c <SYSVIEW_AddTask+0xc4>)
 8004e2a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	9300      	str	r3, [sp, #0]
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	68b9      	ldr	r1, [r7, #8]
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	f000 f80e 	bl	8004e58 <SYSVIEW_SendTaskInfo>
 8004e3c:	e000      	b.n	8004e40 <SYSVIEW_AddTask+0xb8>
    return;
 8004e3e:	bf00      	nop

}
 8004e40:	3710      	adds	r7, #16
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	08007730 	.word	0x08007730
 8004e4c:	20012ed0 	.word	0x20012ed0
 8004e50:	08007738 	.word	0x08007738
 8004e54:	20012e30 	.word	0x20012e30

08004e58 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08a      	sub	sp, #40	; 0x28
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
 8004e64:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004e66:	f107 0310 	add.w	r3, r7, #16
 8004e6a:	2218      	movs	r2, #24
 8004e6c:	2100      	movs	r1, #0
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f002 fbe2 	bl	8007638 <memset>
  TaskInfo.TaskID     = TaskID;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8004e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e86:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004e88:	f107 0310 	add.w	r3, r7, #16
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f001 fef3 	bl	8006c78 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004e92:	bf00      	nop
 8004e94:	3728      	adds	r7, #40	; 0x28
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
	...

08004e9c <__NVIC_EnableIRQ>:
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	db0b      	blt.n	8004ec6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004eae:	79fb      	ldrb	r3, [r7, #7]
 8004eb0:	f003 021f 	and.w	r2, r3, #31
 8004eb4:	4907      	ldr	r1, [pc, #28]	; (8004ed4 <__NVIC_EnableIRQ+0x38>)
 8004eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eba:	095b      	lsrs	r3, r3, #5
 8004ebc:	2001      	movs	r0, #1
 8004ebe:	fa00 f202 	lsl.w	r2, r0, r2
 8004ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004ec6:	bf00      	nop
 8004ec8:	370c      	adds	r7, #12
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	e000e100 	.word	0xe000e100

08004ed8 <__NVIC_SetPriority>:
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	4603      	mov	r3, r0
 8004ee0:	6039      	str	r1, [r7, #0]
 8004ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	db0a      	blt.n	8004f02 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	b2da      	uxtb	r2, r3
 8004ef0:	490c      	ldr	r1, [pc, #48]	; (8004f24 <__NVIC_SetPriority+0x4c>)
 8004ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ef6:	0112      	lsls	r2, r2, #4
 8004ef8:	b2d2      	uxtb	r2, r2
 8004efa:	440b      	add	r3, r1
 8004efc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004f00:	e00a      	b.n	8004f18 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	b2da      	uxtb	r2, r3
 8004f06:	4908      	ldr	r1, [pc, #32]	; (8004f28 <__NVIC_SetPriority+0x50>)
 8004f08:	79fb      	ldrb	r3, [r7, #7]
 8004f0a:	f003 030f 	and.w	r3, r3, #15
 8004f0e:	3b04      	subs	r3, #4
 8004f10:	0112      	lsls	r2, r2, #4
 8004f12:	b2d2      	uxtb	r2, r2
 8004f14:	440b      	add	r3, r1
 8004f16:	761a      	strb	r2, [r3, #24]
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr
 8004f24:	e000e100 	.word	0xe000e100
 8004f28:	e000ed00 	.word	0xe000ed00

08004f2c <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8004f32:	f002 fb11 	bl	8007558 <SEGGER_SYSVIEW_IsStarted>
 8004f36:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d101      	bne.n	8004f42 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8004f3e:	f001 fd1f 	bl	8006980 <SEGGER_SYSVIEW_Start>
  }
}
 8004f42:	bf00      	nop
 8004f44:	3708      	adds	r7, #8
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
	...

08004f4c <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	4603      	mov	r3, r0
 8004f54:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8004f56:	4b0c      	ldr	r3, [pc, #48]	; (8004f88 <_cbOnUARTRx+0x3c>)
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	2b03      	cmp	r3, #3
 8004f5c:	d806      	bhi.n	8004f6c <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8004f5e:	4b0a      	ldr	r3, [pc, #40]	; (8004f88 <_cbOnUARTRx+0x3c>)
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	3301      	adds	r3, #1
 8004f64:	b2da      	uxtb	r2, r3
 8004f66:	4b08      	ldr	r3, [pc, #32]	; (8004f88 <_cbOnUARTRx+0x3c>)
 8004f68:	701a      	strb	r2, [r3, #0]
    goto Done;
 8004f6a:	e009      	b.n	8004f80 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8004f6c:	f7ff ffde 	bl	8004f2c <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8004f70:	4b05      	ldr	r3, [pc, #20]	; (8004f88 <_cbOnUARTRx+0x3c>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	4618      	mov	r0, r3
 8004f76:	1dfb      	adds	r3, r7, #7
 8004f78:	2201      	movs	r2, #1
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	f000 fb9e 	bl	80056bc <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8004f80:	bf00      	nop
}
 8004f82:	3708      	adds	r7, #8
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	20000014 	.word	0x20000014

08004f8c <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8004f94:	4b14      	ldr	r3, [pc, #80]	; (8004fe8 <_cbOnUARTTx+0x5c>)
 8004f96:	785b      	ldrb	r3, [r3, #1]
 8004f98:	2b03      	cmp	r3, #3
 8004f9a:	d80f      	bhi.n	8004fbc <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8004f9c:	4b12      	ldr	r3, [pc, #72]	; (8004fe8 <_cbOnUARTTx+0x5c>)
 8004f9e:	785b      	ldrb	r3, [r3, #1]
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	4b12      	ldr	r3, [pc, #72]	; (8004fec <_cbOnUARTTx+0x60>)
 8004fa4:	5c9a      	ldrb	r2, [r3, r2]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8004faa:	4b0f      	ldr	r3, [pc, #60]	; (8004fe8 <_cbOnUARTTx+0x5c>)
 8004fac:	785b      	ldrb	r3, [r3, #1]
 8004fae:	3301      	adds	r3, #1
 8004fb0:	b2da      	uxtb	r2, r3
 8004fb2:	4b0d      	ldr	r3, [pc, #52]	; (8004fe8 <_cbOnUARTTx+0x5c>)
 8004fb4:	705a      	strb	r2, [r3, #1]
    r = 1;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	60fb      	str	r3, [r7, #12]
    goto Done;
 8004fba:	e00f      	b.n	8004fdc <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8004fbc:	4b0a      	ldr	r3, [pc, #40]	; (8004fe8 <_cbOnUARTTx+0x5c>)
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	6879      	ldr	r1, [r7, #4]
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f000 fa1d 	bl	8005404 <SEGGER_RTT_ReadUpBufferNoLock>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	da02      	bge.n	8004fda <_cbOnUARTTx+0x4e>
    r = 0;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	60fb      	str	r3, [r7, #12]
 8004fd8:	e000      	b.n	8004fdc <_cbOnUARTTx+0x50>
  }
Done:
 8004fda:	bf00      	nop
  return r;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3710      	adds	r7, #16
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	20000014 	.word	0x20000014
 8004fec:	080077c4 	.word	0x080077c4

08004ff0 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8004ff8:	4a04      	ldr	r2, [pc, #16]	; (800500c <SEGGER_UART_init+0x1c>)
 8004ffa:	4905      	ldr	r1, [pc, #20]	; (8005010 <SEGGER_UART_init+0x20>)
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 f865 	bl	80050cc <HIF_UART_Init>
}
 8005002:	bf00      	nop
 8005004:	3708      	adds	r7, #8
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	08004f4d 	.word	0x08004f4d
 8005010:	08004f8d 	.word	0x08004f8d

08005014 <USART3_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART3_IRQHandler(void);
void USART3_IRQHandler(void) {
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 800501a:	4b1e      	ldr	r3, [pc, #120]	; (8005094 <USART3_IRQHandler+0x80>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f003 0320 	and.w	r3, r3, #32
 8005026:	2b00      	cmp	r3, #0
 8005028:	d011      	beq.n	800504e <USART3_IRQHandler+0x3a>
    v = USART_RDR;                                      // Read data
 800502a:	4b1b      	ldr	r3, [pc, #108]	; (8005098 <USART3_IRQHandler+0x84>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	b2db      	uxtb	r3, r3
 8005030:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f003 030b 	and.w	r3, r3, #11
 8005038:	2b00      	cmp	r3, #0
 800503a:	d108      	bne.n	800504e <USART3_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 800503c:	4b17      	ldr	r3, [pc, #92]	; (800509c <USART3_IRQHandler+0x88>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d004      	beq.n	800504e <USART3_IRQHandler+0x3a>
        _cbOnRx(v);
 8005044:	4b15      	ldr	r3, [pc, #84]	; (800509c <USART3_IRQHandler+0x88>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	79fa      	ldrb	r2, [r7, #7]
 800504a:	4610      	mov	r0, r2
 800504c:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005054:	2b00      	cmp	r3, #0
 8005056:	d01a      	beq.n	800508e <USART3_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8005058:	4b11      	ldr	r3, [pc, #68]	; (80050a0 <USART3_IRQHandler+0x8c>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d015      	beq.n	800508c <USART3_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8005060:	4b0f      	ldr	r3, [pc, #60]	; (80050a0 <USART3_IRQHandler+0x8c>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	1dfa      	adds	r2, r7, #7
 8005066:	4610      	mov	r0, r2
 8005068:	4798      	blx	r3
 800506a:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d106      	bne.n	8005080 <USART3_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8005072:	4b0c      	ldr	r3, [pc, #48]	; (80050a4 <USART3_IRQHandler+0x90>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a0b      	ldr	r2, [pc, #44]	; (80050a4 <USART3_IRQHandler+0x90>)
 8005078:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800507c:	6013      	str	r3, [r2, #0]
 800507e:	e006      	b.n	800508e <USART3_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8005080:	4b04      	ldr	r3, [pc, #16]	; (8005094 <USART3_IRQHandler+0x80>)
 8005082:	681b      	ldr	r3, [r3, #0]
      USART_TDR = v;  // Start transmission by writing to data register
 8005084:	79fa      	ldrb	r2, [r7, #7]
 8005086:	4b08      	ldr	r3, [pc, #32]	; (80050a8 <USART3_IRQHandler+0x94>)
 8005088:	601a      	str	r2, [r3, #0]
 800508a:	e000      	b.n	800508e <USART3_IRQHandler+0x7a>
      return;
 800508c:	bf00      	nop
    }
  }
}
 800508e:	3710      	adds	r7, #16
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	4000481c 	.word	0x4000481c
 8005098:	40004824 	.word	0x40004824
 800509c:	20012ed4 	.word	0x20012ed4
 80050a0:	20012ed8 	.word	0x20012ed8
 80050a4:	40004800 	.word	0x40004800
 80050a8:	40004828 	.word	0x40004828

080050ac <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 80050ac:	b480      	push	{r7}
 80050ae:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 80050b0:	4b05      	ldr	r3, [pc, #20]	; (80050c8 <HIF_UART_EnableTXEInterrupt+0x1c>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a04      	ldr	r2, [pc, #16]	; (80050c8 <HIF_UART_EnableTXEInterrupt+0x1c>)
 80050b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050ba:	6013      	str	r3, [r2, #0]
}
 80050bc:	bf00      	nop
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	40004800 	.word	0x40004800

080050cc <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b086      	sub	sp, #24
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  // Habilitar reloj de USART3 y puerto D
  RCC_APB1ENR |= (1 << 18);       // Habilitar reloj USART3 (APB1)
 80050d8:	4b2e      	ldr	r3, [pc, #184]	; (8005194 <HIF_UART_Init+0xc8>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a2d      	ldr	r2, [pc, #180]	; (8005194 <HIF_UART_Init+0xc8>)
 80050de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050e2:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 << 3);        // Habilitar reloj GPIO D
 80050e4:	4b2c      	ldr	r3, [pc, #176]	; (8005198 <HIF_UART_Init+0xcc>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a2b      	ldr	r2, [pc, #172]	; (8005198 <HIF_UART_Init+0xcc>)
 80050ea:	f043 0308 	orr.w	r3, r3, #8
 80050ee:	6013      	str	r3, [r2, #0]

  // Configurar los pines PD8 y PD9 para funcin alternativa AF7 (USART3)
  v  = GPIO_AFRH;
 80050f0:	4b2a      	ldr	r3, [pc, #168]	; (800519c <HIF_UART_Init+0xd0>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT - 8) * 4)) | (15UL << ((GPIO_UART_RX_BIT - 8) * 4)));
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80050fc:	613b      	str	r3, [r7, #16]
  v |=  ((7UL << ((GPIO_UART_TX_BIT - 8) * 4)) | (7UL << ((GPIO_UART_RX_BIT - 8) * 4)));
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005104:	613b      	str	r3, [r7, #16]
  GPIO_AFRH = v;
 8005106:	4a25      	ldr	r2, [pc, #148]	; (800519c <HIF_UART_Init+0xd0>)
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	6013      	str	r3, [r2, #0]

  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 800510c:	4b24      	ldr	r3, [pc, #144]	; (80051a0 <HIF_UART_Init+0xd4>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8005118:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8005120:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8005122:	4a1f      	ldr	r2, [pc, #124]	; (80051a0 <HIF_UART_Init+0xd4>)
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	6013      	str	r3, [r2, #0]

  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	00db      	lsls	r3, r3, #3
 800512c:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 800512e:	4a1d      	ldr	r2, [pc, #116]	; (80051a4 <HIF_UART_Init+0xd8>)
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	fbb2 f3f3 	udiv	r3, r2, r3
 8005136:	3301      	adds	r3, #1
 8005138:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	085b      	lsrs	r3, r3, #1
 800513e:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005146:	d302      	bcc.n	800514e <HIF_UART_Init+0x82>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8005148:	f640 73ff 	movw	r3, #4095	; 0xfff
 800514c:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d004      	beq.n	800515e <HIF_UART_Init+0x92>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	4a13      	ldr	r2, [pc, #76]	; (80051a8 <HIF_UART_Init+0xdc>)
 800515a:	b29b      	uxth	r3, r3
 800515c:	6013      	str	r3, [r2, #0]
  }

  //
  // Initialize USART
  //
  USART_CR1 = 0
 800515e:	4b13      	ldr	r3, [pc, #76]	; (80051ac <HIF_UART_Init+0xe0>)
 8005160:	f248 022d 	movw	r2, #32813	; 0x802d
 8005164:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8005166:	4b12      	ldr	r3, [pc, #72]	; (80051b0 <HIF_UART_Init+0xe4>)
 8005168:	2200      	movs	r2, #0
 800516a:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 800516c:	4b11      	ldr	r3, [pc, #68]	; (80051b4 <HIF_UART_Init+0xe8>)
 800516e:	2280      	movs	r2, #128	; 0x80
 8005170:	601a      	str	r2, [r3, #0]
            ;

  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8005172:	4a11      	ldr	r2, [pc, #68]	; (80051b8 <HIF_UART_Init+0xec>)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8005178:	4a10      	ldr	r2, [pc, #64]	; (80051bc <HIF_UART_Init+0xf0>)
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 800517e:	2106      	movs	r1, #6
 8005180:	2027      	movs	r0, #39	; 0x27
 8005182:	f7ff fea9 	bl	8004ed8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8005186:	2027      	movs	r0, #39	; 0x27
 8005188:	f7ff fe88 	bl	8004e9c <__NVIC_EnableIRQ>
}
 800518c:	bf00      	nop
 800518e:	3718      	adds	r7, #24
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}
 8005194:	40023840 	.word	0x40023840
 8005198:	40023830 	.word	0x40023830
 800519c:	40020c24 	.word	0x40020c24
 80051a0:	40020c00 	.word	0x40020c00
 80051a4:	066ff300 	.word	0x066ff300
 80051a8:	4000480c 	.word	0x4000480c
 80051ac:	40004800 	.word	0x40004800
 80051b0:	40004804 	.word	0x40004804
 80051b4:	40004808 	.word	0x40004808
 80051b8:	20012ed4 	.word	0x20012ed4
 80051bc:	20012ed8 	.word	0x20012ed8

080051c0 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80051c6:	4b26      	ldr	r3, [pc, #152]	; (8005260 <_DoInit+0xa0>)
 80051c8:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80051ca:	22a8      	movs	r2, #168	; 0xa8
 80051cc:	2100      	movs	r1, #0
 80051ce:	6838      	ldr	r0, [r7, #0]
 80051d0:	f002 fa32 	bl	8007638 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	2203      	movs	r2, #3
 80051d8:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2203      	movs	r2, #3
 80051de:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	4a20      	ldr	r2, [pc, #128]	; (8005264 <_DoInit+0xa4>)
 80051e4:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	4a1f      	ldr	r2, [pc, #124]	; (8005268 <_DoInit+0xa8>)
 80051ea:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80051f2:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	2200      	movs	r2, #0
 80051f8:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	2200      	movs	r2, #0
 80051fe:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	2200      	movs	r2, #0
 8005204:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	4a16      	ldr	r2, [pc, #88]	; (8005264 <_DoInit+0xa4>)
 800520a:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	4a17      	ldr	r2, [pc, #92]	; (800526c <_DoInit+0xac>)
 8005210:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	2210      	movs	r2, #16
 8005216:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	2200      	movs	r2, #0
 800521c:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	2200      	movs	r2, #0
 8005222:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	2200      	movs	r2, #0
 8005228:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800522a:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800522e:	2300      	movs	r3, #0
 8005230:	607b      	str	r3, [r7, #4]
 8005232:	e00c      	b.n	800524e <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f1c3 030f 	rsb	r3, r3, #15
 800523a:	4a0d      	ldr	r2, [pc, #52]	; (8005270 <_DoInit+0xb0>)
 800523c:	5cd1      	ldrb	r1, [r2, r3]
 800523e:	683a      	ldr	r2, [r7, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4413      	add	r3, r2
 8005244:	460a      	mov	r2, r1
 8005246:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	3301      	adds	r3, #1
 800524c:	607b      	str	r3, [r7, #4]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2b0f      	cmp	r3, #15
 8005252:	d9ef      	bls.n	8005234 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8005254:	f3bf 8f5f 	dmb	sy
}
 8005258:	bf00      	nop
 800525a:	3708      	adds	r7, #8
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}
 8005260:	20012edc 	.word	0x20012edc
 8005264:	08007788 	.word	0x08007788
 8005268:	20012f84 	.word	0x20012f84
 800526c:	20013384 	.word	0x20013384
 8005270:	080077c8 	.word	0x080077c8

08005274 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8005274:	b580      	push	{r7, lr}
 8005276:	b08a      	sub	sp, #40	; 0x28
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8005280:	2300      	movs	r3, #0
 8005282:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	691b      	ldr	r3, [r3, #16]
 800528e:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8005290:	69ba      	ldr	r2, [r7, #24]
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	429a      	cmp	r2, r3
 8005296:	d905      	bls.n	80052a4 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8005298:	69ba      	ldr	r2, [r7, #24]
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	3b01      	subs	r3, #1
 80052a0:	627b      	str	r3, [r7, #36]	; 0x24
 80052a2:	e007      	b.n	80052b4 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	689a      	ldr	r2, [r3, #8]
 80052a8:	69b9      	ldr	r1, [r7, #24]
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	1acb      	subs	r3, r1, r3
 80052ae:	4413      	add	r3, r2
 80052b0:	3b01      	subs	r3, #1
 80052b2:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	689a      	ldr	r2, [r3, #8]
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052be:	4293      	cmp	r3, r2
 80052c0:	bf28      	it	cs
 80052c2:	4613      	movcs	r3, r2
 80052c4:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80052c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4293      	cmp	r3, r2
 80052cc:	bf28      	it	cs
 80052ce:	4613      	movcs	r3, r2
 80052d0:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	4413      	add	r3, r2
 80052da:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 80052dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052de:	68b9      	ldr	r1, [r7, #8]
 80052e0:	6978      	ldr	r0, [r7, #20]
 80052e2:	f002 f99b 	bl	800761c <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80052e6:	6a3a      	ldr	r2, [r7, #32]
 80052e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ea:	4413      	add	r3, r2
 80052ec:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80052ee:	68ba      	ldr	r2, [r7, #8]
 80052f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f2:	4413      	add	r3, r2
 80052f4:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80052fe:	69fa      	ldr	r2, [r7, #28]
 8005300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005302:	4413      	add	r3, r2
 8005304:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	69fa      	ldr	r2, [r7, #28]
 800530c:	429a      	cmp	r2, r3
 800530e:	d101      	bne.n	8005314 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8005310:	2300      	movs	r3, #0
 8005312:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005314:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	69fa      	ldr	r2, [r7, #28]
 800531c:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d1b2      	bne.n	800528a <_WriteBlocking+0x16>
  return NumBytesWritten;
 8005324:	6a3b      	ldr	r3, [r7, #32]
}
 8005326:	4618      	mov	r0, r3
 8005328:	3728      	adds	r7, #40	; 0x28
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 800532e:	b580      	push	{r7, lr}
 8005330:	b088      	sub	sp, #32
 8005332:	af00      	add	r7, sp, #0
 8005334:	60f8      	str	r0, [r7, #12]
 8005336:	60b9      	str	r1, [r7, #8]
 8005338:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	689a      	ldr	r2, [r3, #8]
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800534a:	69ba      	ldr	r2, [r7, #24]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	429a      	cmp	r2, r3
 8005350:	d911      	bls.n	8005376 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	685a      	ldr	r2, [r3, #4]
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	4413      	add	r3, r2
 800535a:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	68b9      	ldr	r1, [r7, #8]
 8005360:	6938      	ldr	r0, [r7, #16]
 8005362:	f002 f95b 	bl	800761c <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005366:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800536a:	69fa      	ldr	r2, [r7, #28]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	441a      	add	r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8005374:	e01f      	b.n	80053b6 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	685a      	ldr	r2, [r3, #4]
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	4413      	add	r3, r2
 8005382:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	68b9      	ldr	r1, [r7, #8]
 8005388:	6938      	ldr	r0, [r7, #16]
 800538a:	f002 f947 	bl	800761c <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	69bb      	ldr	r3, [r7, #24]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 800539c:	68ba      	ldr	r2, [r7, #8]
 800539e:	69bb      	ldr	r3, [r7, #24]
 80053a0:	4413      	add	r3, r2
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	4619      	mov	r1, r3
 80053a6:	6938      	ldr	r0, [r7, #16]
 80053a8:	f002 f938 	bl	800761c <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80053ac:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	697a      	ldr	r2, [r7, #20]
 80053b4:	60da      	str	r2, [r3, #12]
}
 80053b6:	bf00      	nop
 80053b8:	3720      	adds	r7, #32
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80053be:	b480      	push	{r7}
 80053c0:	b087      	sub	sp, #28
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80053d2:	693a      	ldr	r2, [r7, #16]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d808      	bhi.n	80053ec <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	689a      	ldr	r2, [r3, #8]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	1ad2      	subs	r2, r2, r3
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	4413      	add	r3, r2
 80053e6:	3b01      	subs	r3, #1
 80053e8:	617b      	str	r3, [r7, #20]
 80053ea:	e004      	b.n	80053f6 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80053ec:	693a      	ldr	r2, [r7, #16]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	3b01      	subs	r3, #1
 80053f4:	617b      	str	r3, [r7, #20]
  }
  return r;
 80053f6:	697b      	ldr	r3, [r7, #20]
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	371c      	adds	r7, #28
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005404:	b580      	push	{r7, lr}
 8005406:	b08c      	sub	sp, #48	; 0x30
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8005410:	4b3e      	ldr	r3, [pc, #248]	; (800550c <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8005412:	623b      	str	r3, [r7, #32]
 8005414:	6a3b      	ldr	r3, [r7, #32]
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	b2db      	uxtb	r3, r3
 800541a:	2b53      	cmp	r3, #83	; 0x53
 800541c:	d001      	beq.n	8005422 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 800541e:	f7ff fecf 	bl	80051c0 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	1c5a      	adds	r2, r3, #1
 8005426:	4613      	mov	r3, r2
 8005428:	005b      	lsls	r3, r3, #1
 800542a:	4413      	add	r3, r2
 800542c:	00db      	lsls	r3, r3, #3
 800542e:	4a37      	ldr	r2, [pc, #220]	; (800550c <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8005430:	4413      	add	r3, r2
 8005432:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	691b      	ldr	r3, [r3, #16]
 800543c:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005444:	2300      	movs	r3, #0
 8005446:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005448:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	429a      	cmp	r2, r3
 800544e:	d92b      	bls.n	80054a8 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	689a      	ldr	r2, [r3, #8]
 8005454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005456:	1ad3      	subs	r3, r2, r3
 8005458:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4293      	cmp	r3, r2
 8005460:	bf28      	it	cs
 8005462:	4613      	movcs	r3, r2
 8005464:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	685a      	ldr	r2, [r3, #4]
 800546a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800546c:	4413      	add	r3, r2
 800546e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005470:	697a      	ldr	r2, [r7, #20]
 8005472:	6939      	ldr	r1, [r7, #16]
 8005474:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005476:	f002 f8d1 	bl	800761c <memcpy>
    NumBytesRead += NumBytesRem;
 800547a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	4413      	add	r3, r2
 8005480:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005482:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	4413      	add	r3, r2
 8005488:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	1ad3      	subs	r3, r2, r3
 8005490:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005492:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	4413      	add	r3, r2
 8005498:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d101      	bne.n	80054a8 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 80054a4:	2300      	movs	r3, #0
 80054a6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80054a8:	69ba      	ldr	r2, [r7, #24]
 80054aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80054b0:	697a      	ldr	r2, [r7, #20]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4293      	cmp	r3, r2
 80054b6:	bf28      	it	cs
 80054b8:	4613      	movcs	r3, r2
 80054ba:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d019      	beq.n	80054f6 <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	685a      	ldr	r2, [r3, #4]
 80054c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054c8:	4413      	add	r3, r2
 80054ca:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	6939      	ldr	r1, [r7, #16]
 80054d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80054d2:	f002 f8a3 	bl	800761c <memcpy>
    NumBytesRead += NumBytesRem;
 80054d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	4413      	add	r3, r2
 80054dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80054de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	4413      	add	r3, r2
 80054e4:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80054ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	4413      	add	r3, r2
 80054f4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 80054f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d002      	beq.n	8005502 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005500:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005504:	4618      	mov	r0, r3
 8005506:	3730      	adds	r7, #48	; 0x30
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}
 800550c:	20012edc 	.word	0x20012edc

08005510 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005510:	b580      	push	{r7, lr}
 8005512:	b08c      	sub	sp, #48	; 0x30
 8005514:	af00      	add	r7, sp, #0
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	60b9      	str	r1, [r7, #8]
 800551a:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800551c:	4b3e      	ldr	r3, [pc, #248]	; (8005618 <SEGGER_RTT_ReadNoLock+0x108>)
 800551e:	623b      	str	r3, [r7, #32]
 8005520:	6a3b      	ldr	r3, [r7, #32]
 8005522:	781b      	ldrb	r3, [r3, #0]
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b53      	cmp	r3, #83	; 0x53
 8005528:	d001      	beq.n	800552e <SEGGER_RTT_ReadNoLock+0x1e>
 800552a:	f7ff fe49 	bl	80051c0 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	4613      	mov	r3, r2
 8005532:	005b      	lsls	r3, r3, #1
 8005534:	4413      	add	r3, r2
 8005536:	00db      	lsls	r3, r3, #3
 8005538:	3360      	adds	r3, #96	; 0x60
 800553a:	4a37      	ldr	r2, [pc, #220]	; (8005618 <SEGGER_RTT_ReadNoLock+0x108>)
 800553c:	4413      	add	r3, r2
 800553e:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005550:	2300      	movs	r3, #0
 8005552:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005554:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005556:	69bb      	ldr	r3, [r7, #24]
 8005558:	429a      	cmp	r2, r3
 800555a:	d92b      	bls.n	80055b4 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	689a      	ldr	r2, [r3, #8]
 8005560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4293      	cmp	r3, r2
 800556c:	bf28      	it	cs
 800556e:	4613      	movcs	r3, r2
 8005570:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005572:	69fb      	ldr	r3, [r7, #28]
 8005574:	685a      	ldr	r2, [r3, #4]
 8005576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005578:	4413      	add	r3, r2
 800557a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800557c:	697a      	ldr	r2, [r7, #20]
 800557e:	6939      	ldr	r1, [r7, #16]
 8005580:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005582:	f002 f84b 	bl	800761c <memcpy>
    NumBytesRead += NumBytesRem;
 8005586:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	4413      	add	r3, r2
 800558c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800558e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	4413      	add	r3, r2
 8005594:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800559e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	4413      	add	r3, r2
 80055a4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d101      	bne.n	80055b4 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 80055b0:	2300      	movs	r3, #0
 80055b2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80055b4:	69ba      	ldr	r2, [r7, #24]
 80055b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80055bc:	697a      	ldr	r2, [r7, #20]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4293      	cmp	r3, r2
 80055c2:	bf28      	it	cs
 80055c4:	4613      	movcs	r3, r2
 80055c6:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d019      	beq.n	8005602 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	685a      	ldr	r2, [r3, #4]
 80055d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055d4:	4413      	add	r3, r2
 80055d6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80055d8:	697a      	ldr	r2, [r7, #20]
 80055da:	6939      	ldr	r1, [r7, #16]
 80055dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80055de:	f002 f81d 	bl	800761c <memcpy>
    NumBytesRead += NumBytesRem;
 80055e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	4413      	add	r3, r2
 80055e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80055ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	4413      	add	r3, r2
 80055f0:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80055fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	4413      	add	r3, r2
 8005600:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8005602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005604:	2b00      	cmp	r3, #0
 8005606:	d002      	beq.n	800560e <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800560c:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800560e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005610:	4618      	mov	r0, r3
 8005612:	3730      	adds	r7, #48	; 0x30
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}
 8005618:	20012edc 	.word	0x20012edc

0800561c <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800561c:	b580      	push	{r7, lr}
 800561e:	b088      	sub	sp, #32
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	4613      	mov	r3, r2
 8005630:	005b      	lsls	r3, r3, #1
 8005632:	4413      	add	r3, r2
 8005634:	00db      	lsls	r3, r3, #3
 8005636:	3360      	adds	r3, #96	; 0x60
 8005638:	4a1f      	ldr	r2, [pc, #124]	; (80056b8 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 800563a:	4413      	add	r3, r2
 800563c:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	2b02      	cmp	r3, #2
 8005644:	d029      	beq.n	800569a <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8005646:	2b02      	cmp	r3, #2
 8005648:	d82e      	bhi.n	80056a8 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 800564a:	2b00      	cmp	r3, #0
 800564c:	d002      	beq.n	8005654 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 800564e:	2b01      	cmp	r3, #1
 8005650:	d013      	beq.n	800567a <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8005652:	e029      	b.n	80056a8 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005654:	6978      	ldr	r0, [r7, #20]
 8005656:	f7ff feb2 	bl	80053be <_GetAvailWriteSpace>
 800565a:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 800565c:	693a      	ldr	r2, [r7, #16]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	429a      	cmp	r2, r3
 8005662:	d202      	bcs.n	800566a <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8005664:	2300      	movs	r3, #0
 8005666:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8005668:	e021      	b.n	80056ae <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	69b9      	ldr	r1, [r7, #24]
 8005672:	6978      	ldr	r0, [r7, #20]
 8005674:	f7ff fe5b 	bl	800532e <_WriteNoCheck>
    break;
 8005678:	e019      	b.n	80056ae <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800567a:	6978      	ldr	r0, [r7, #20]
 800567c:	f7ff fe9f 	bl	80053be <_GetAvailWriteSpace>
 8005680:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	4293      	cmp	r3, r2
 8005688:	bf28      	it	cs
 800568a:	4613      	movcs	r3, r2
 800568c:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800568e:	69fa      	ldr	r2, [r7, #28]
 8005690:	69b9      	ldr	r1, [r7, #24]
 8005692:	6978      	ldr	r0, [r7, #20]
 8005694:	f7ff fe4b 	bl	800532e <_WriteNoCheck>
    break;
 8005698:	e009      	b.n	80056ae <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	69b9      	ldr	r1, [r7, #24]
 800569e:	6978      	ldr	r0, [r7, #20]
 80056a0:	f7ff fde8 	bl	8005274 <_WriteBlocking>
 80056a4:	61f8      	str	r0, [r7, #28]
    break;
 80056a6:	e002      	b.n	80056ae <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 80056a8:	2300      	movs	r3, #0
 80056aa:	61fb      	str	r3, [r7, #28]
    break;
 80056ac:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 80056ae:	69fb      	ldr	r3, [r7, #28]
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3720      	adds	r7, #32
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	20012edc 	.word	0x20012edc

080056bc <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer,
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80056bc:	b580      	push	{r7, lr}
 80056be:	b088      	sub	sp, #32
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80056c8:	4b0e      	ldr	r3, [pc, #56]	; (8005704 <SEGGER_RTT_WriteDownBuffer+0x48>)
 80056ca:	61fb      	str	r3, [r7, #28]
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	781b      	ldrb	r3, [r3, #0]
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	2b53      	cmp	r3, #83	; 0x53
 80056d4:	d001      	beq.n	80056da <SEGGER_RTT_WriteDownBuffer+0x1e>
 80056d6:	f7ff fd73 	bl	80051c0 <_DoInit>
  SEGGER_RTT_LOCK();
 80056da:	f3ef 8311 	mrs	r3, BASEPRI
 80056de:	f04f 0120 	mov.w	r1, #32
 80056e2:	f381 8811 	msr	BASEPRI, r1
 80056e6:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80056e8:	687a      	ldr	r2, [r7, #4]
 80056ea:	68b9      	ldr	r1, [r7, #8]
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f7ff ff95 	bl	800561c <SEGGER_RTT_WriteDownBufferNoLock>
 80056f2:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80056fa:	697b      	ldr	r3, [r7, #20]
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3720      	adds	r7, #32
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}
 8005704:	20012edc 	.word	0x20012edc

08005708 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005708:	b580      	push	{r7, lr}
 800570a:	b088      	sub	sp, #32
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
 8005714:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005716:	4b3d      	ldr	r3, [pc, #244]	; (800580c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005718:	61bb      	str	r3, [r7, #24]
 800571a:	69bb      	ldr	r3, [r7, #24]
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	b2db      	uxtb	r3, r3
 8005720:	2b53      	cmp	r3, #83	; 0x53
 8005722:	d001      	beq.n	8005728 <SEGGER_RTT_AllocUpBuffer+0x20>
 8005724:	f7ff fd4c 	bl	80051c0 <_DoInit>
  SEGGER_RTT_LOCK();
 8005728:	f3ef 8311 	mrs	r3, BASEPRI
 800572c:	f04f 0120 	mov.w	r1, #32
 8005730:	f381 8811 	msr	BASEPRI, r1
 8005734:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005736:	4b35      	ldr	r3, [pc, #212]	; (800580c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005738:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800573a:	2300      	movs	r3, #0
 800573c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800573e:	6939      	ldr	r1, [r7, #16]
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	1c5a      	adds	r2, r3, #1
 8005744:	4613      	mov	r3, r2
 8005746:	005b      	lsls	r3, r3, #1
 8005748:	4413      	add	r3, r2
 800574a:	00db      	lsls	r3, r3, #3
 800574c:	440b      	add	r3, r1
 800574e:	3304      	adds	r3, #4
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d008      	beq.n	8005768 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	3301      	adds	r3, #1
 800575a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	691b      	ldr	r3, [r3, #16]
 8005760:	69fa      	ldr	r2, [r7, #28]
 8005762:	429a      	cmp	r2, r3
 8005764:	dbeb      	blt.n	800573e <SEGGER_RTT_AllocUpBuffer+0x36>
 8005766:	e000      	b.n	800576a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005768:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	69fa      	ldr	r2, [r7, #28]
 8005770:	429a      	cmp	r2, r3
 8005772:	da3f      	bge.n	80057f4 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8005774:	6939      	ldr	r1, [r7, #16]
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	1c5a      	adds	r2, r3, #1
 800577a:	4613      	mov	r3, r2
 800577c:	005b      	lsls	r3, r3, #1
 800577e:	4413      	add	r3, r2
 8005780:	00db      	lsls	r3, r3, #3
 8005782:	440b      	add	r3, r1
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005788:	6939      	ldr	r1, [r7, #16]
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	1c5a      	adds	r2, r3, #1
 800578e:	4613      	mov	r3, r2
 8005790:	005b      	lsls	r3, r3, #1
 8005792:	4413      	add	r3, r2
 8005794:	00db      	lsls	r3, r3, #3
 8005796:	440b      	add	r3, r1
 8005798:	3304      	adds	r3, #4
 800579a:	68ba      	ldr	r2, [r7, #8]
 800579c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800579e:	6939      	ldr	r1, [r7, #16]
 80057a0:	69fa      	ldr	r2, [r7, #28]
 80057a2:	4613      	mov	r3, r2
 80057a4:	005b      	lsls	r3, r3, #1
 80057a6:	4413      	add	r3, r2
 80057a8:	00db      	lsls	r3, r3, #3
 80057aa:	440b      	add	r3, r1
 80057ac:	3320      	adds	r3, #32
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 80057b2:	6939      	ldr	r1, [r7, #16]
 80057b4:	69fa      	ldr	r2, [r7, #28]
 80057b6:	4613      	mov	r3, r2
 80057b8:	005b      	lsls	r3, r3, #1
 80057ba:	4413      	add	r3, r2
 80057bc:	00db      	lsls	r3, r3, #3
 80057be:	440b      	add	r3, r1
 80057c0:	3328      	adds	r3, #40	; 0x28
 80057c2:	2200      	movs	r2, #0
 80057c4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 80057c6:	6939      	ldr	r1, [r7, #16]
 80057c8:	69fa      	ldr	r2, [r7, #28]
 80057ca:	4613      	mov	r3, r2
 80057cc:	005b      	lsls	r3, r3, #1
 80057ce:	4413      	add	r3, r2
 80057d0:	00db      	lsls	r3, r3, #3
 80057d2:	440b      	add	r3, r1
 80057d4:	3324      	adds	r3, #36	; 0x24
 80057d6:	2200      	movs	r2, #0
 80057d8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80057da:	6939      	ldr	r1, [r7, #16]
 80057dc:	69fa      	ldr	r2, [r7, #28]
 80057de:	4613      	mov	r3, r2
 80057e0:	005b      	lsls	r3, r3, #1
 80057e2:	4413      	add	r3, r2
 80057e4:	00db      	lsls	r3, r3, #3
 80057e6:	440b      	add	r3, r1
 80057e8:	332c      	adds	r3, #44	; 0x2c
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80057ee:	f3bf 8f5f 	dmb	sy
 80057f2:	e002      	b.n	80057fa <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80057f4:	f04f 33ff 	mov.w	r3, #4294967295
 80057f8:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005800:	69fb      	ldr	r3, [r7, #28]
}
 8005802:	4618      	mov	r0, r3
 8005804:	3720      	adds	r7, #32
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	20012edc 	.word	0x20012edc

08005810 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005810:	b580      	push	{r7, lr}
 8005812:	b08a      	sub	sp, #40	; 0x28
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
 800581c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800581e:	4b21      	ldr	r3, [pc, #132]	; (80058a4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005820:	623b      	str	r3, [r7, #32]
 8005822:	6a3b      	ldr	r3, [r7, #32]
 8005824:	781b      	ldrb	r3, [r3, #0]
 8005826:	b2db      	uxtb	r3, r3
 8005828:	2b53      	cmp	r3, #83	; 0x53
 800582a:	d001      	beq.n	8005830 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800582c:	f7ff fcc8 	bl	80051c0 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005830:	4b1c      	ldr	r3, [pc, #112]	; (80058a4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005832:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2b02      	cmp	r3, #2
 8005838:	d82c      	bhi.n	8005894 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800583a:	f3ef 8311 	mrs	r3, BASEPRI
 800583e:	f04f 0120 	mov.w	r1, #32
 8005842:	f381 8811 	msr	BASEPRI, r1
 8005846:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	4613      	mov	r3, r2
 800584c:	005b      	lsls	r3, r3, #1
 800584e:	4413      	add	r3, r2
 8005850:	00db      	lsls	r3, r3, #3
 8005852:	3360      	adds	r3, #96	; 0x60
 8005854:	69fa      	ldr	r2, [r7, #28]
 8005856:	4413      	add	r3, r2
 8005858:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d00e      	beq.n	800587e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	68ba      	ldr	r2, [r7, #8]
 8005864:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	2200      	movs	r2, #0
 8005876:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	2200      	movs	r2, #0
 800587c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005882:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005884:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800588e:	2300      	movs	r3, #0
 8005890:	627b      	str	r3, [r7, #36]	; 0x24
 8005892:	e002      	b.n	800589a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8005894:	f04f 33ff 	mov.w	r3, #4294967295
 8005898:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 800589a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800589c:	4618      	mov	r0, r3
 800589e:	3728      	adds	r7, #40	; 0x28
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	20012edc 	.word	0x20012edc

080058a8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80058a8:	b480      	push	{r7}
 80058aa:	b087      	sub	sp, #28
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d105      	bne.n	80058c6 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	1c5a      	adds	r2, r3, #1
 80058be:	60fa      	str	r2, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	701a      	strb	r2, [r3, #0]
 80058c4:	e022      	b.n	800590c <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	1c5a      	adds	r2, r3, #1
 80058ce:	60fa      	str	r2, [r7, #12]
 80058d0:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2b80      	cmp	r3, #128	; 0x80
 80058d6:	d90a      	bls.n	80058ee <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 80058d8:	2380      	movs	r3, #128	; 0x80
 80058da:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 80058dc:	e007      	b.n	80058ee <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 80058de:	68ba      	ldr	r2, [r7, #8]
 80058e0:	1c53      	adds	r3, r2, #1
 80058e2:	60bb      	str	r3, [r7, #8]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	1c59      	adds	r1, r3, #1
 80058e8:	60f9      	str	r1, [r7, #12]
 80058ea:	7812      	ldrb	r2, [r2, #0]
 80058ec:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	1e5a      	subs	r2, r3, #1
 80058f2:	607a      	str	r2, [r7, #4]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d003      	beq.n	8005900 <_EncodeStr+0x58>
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d1ee      	bne.n	80058de <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8005900:	68ba      	ldr	r2, [r7, #8]
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	b2da      	uxtb	r2, r3
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 800590c:	68fb      	ldr	r3, [r7, #12]
}
 800590e:	4618      	mov	r0, r3
 8005910:	371c      	adds	r7, #28
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr

0800591a <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800591a:	b480      	push	{r7}
 800591c:	b083      	sub	sp, #12
 800591e:	af00      	add	r7, sp, #0
 8005920:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	3307      	adds	r3, #7
}
 8005926:	4618      	mov	r0, r3
 8005928:	370c      	adds	r7, #12
 800592a:	46bd      	mov	sp, r7
 800592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005930:	4770      	bx	lr
	...

08005934 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800593a:	4b35      	ldr	r3, [pc, #212]	; (8005a10 <_HandleIncomingPacket+0xdc>)
 800593c:	7e1b      	ldrb	r3, [r3, #24]
 800593e:	4618      	mov	r0, r3
 8005940:	1cfb      	adds	r3, r7, #3
 8005942:	2201      	movs	r2, #1
 8005944:	4619      	mov	r1, r3
 8005946:	f7ff fde3 	bl	8005510 <SEGGER_RTT_ReadNoLock>
 800594a:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d052      	beq.n	80059f8 <_HandleIncomingPacket+0xc4>
    switch (Cmd) {
 8005952:	78fb      	ldrb	r3, [r7, #3]
 8005954:	2b80      	cmp	r3, #128	; 0x80
 8005956:	d031      	beq.n	80059bc <_HandleIncomingPacket+0x88>
 8005958:	2b80      	cmp	r3, #128	; 0x80
 800595a:	dc40      	bgt.n	80059de <_HandleIncomingPacket+0xaa>
 800595c:	2b07      	cmp	r3, #7
 800595e:	dc15      	bgt.n	800598c <_HandleIncomingPacket+0x58>
 8005960:	2b00      	cmp	r3, #0
 8005962:	dd3c      	ble.n	80059de <_HandleIncomingPacket+0xaa>
 8005964:	3b01      	subs	r3, #1
 8005966:	2b06      	cmp	r3, #6
 8005968:	d839      	bhi.n	80059de <_HandleIncomingPacket+0xaa>
 800596a:	a201      	add	r2, pc, #4	; (adr r2, 8005970 <_HandleIncomingPacket+0x3c>)
 800596c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005970:	08005993 	.word	0x08005993
 8005974:	08005999 	.word	0x08005999
 8005978:	0800599f 	.word	0x0800599f
 800597c:	080059a5 	.word	0x080059a5
 8005980:	080059ab 	.word	0x080059ab
 8005984:	080059b1 	.word	0x080059b1
 8005988:	080059b7 	.word	0x080059b7
 800598c:	2b7f      	cmp	r3, #127	; 0x7f
 800598e:	d035      	beq.n	80059fc <_HandleIncomingPacket+0xc8>
 8005990:	e025      	b.n	80059de <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005992:	f000 fff5 	bl	8006980 <SEGGER_SYSVIEW_Start>
      break;
 8005996:	e036      	b.n	8005a06 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005998:	f001 f8ae 	bl	8006af8 <SEGGER_SYSVIEW_Stop>
      break;
 800599c:	e033      	b.n	8005a06 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800599e:	f001 fa87 	bl	8006eb0 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80059a2:	e030      	b.n	8005a06 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80059a4:	f001 fa4c 	bl	8006e40 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80059a8:	e02d      	b.n	8005a06 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80059aa:	f001 f8cb 	bl	8006b44 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80059ae:	e02a      	b.n	8005a06 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80059b0:	f001 fd24 	bl	80073fc <SEGGER_SYSVIEW_SendNumModules>
      break;
 80059b4:	e027      	b.n	8005a06 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80059b6:	f001 fd03 	bl	80073c0 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80059ba:	e024      	b.n	8005a06 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80059bc:	4b14      	ldr	r3, [pc, #80]	; (8005a10 <_HandleIncomingPacket+0xdc>)
 80059be:	7e1b      	ldrb	r3, [r3, #24]
 80059c0:	4618      	mov	r0, r3
 80059c2:	1cfb      	adds	r3, r7, #3
 80059c4:	2201      	movs	r2, #1
 80059c6:	4619      	mov	r1, r3
 80059c8:	f7ff fda2 	bl	8005510 <SEGGER_RTT_ReadNoLock>
 80059cc:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d015      	beq.n	8005a00 <_HandleIncomingPacket+0xcc>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80059d4:	78fb      	ldrb	r3, [r7, #3]
 80059d6:	4618      	mov	r0, r3
 80059d8:	f001 fc68 	bl	80072ac <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80059dc:	e010      	b.n	8005a00 <_HandleIncomingPacket+0xcc>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80059de:	78fb      	ldrb	r3, [r7, #3]
 80059e0:	b25b      	sxtb	r3, r3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	da0e      	bge.n	8005a04 <_HandleIncomingPacket+0xd0>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80059e6:	4b0a      	ldr	r3, [pc, #40]	; (8005a10 <_HandleIncomingPacket+0xdc>)
 80059e8:	7e1b      	ldrb	r3, [r3, #24]
 80059ea:	4618      	mov	r0, r3
 80059ec:	1cfb      	adds	r3, r7, #3
 80059ee:	2201      	movs	r2, #1
 80059f0:	4619      	mov	r1, r3
 80059f2:	f7ff fd8d 	bl	8005510 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80059f6:	e005      	b.n	8005a04 <_HandleIncomingPacket+0xd0>
    }
  }
 80059f8:	bf00      	nop
 80059fa:	e004      	b.n	8005a06 <_HandleIncomingPacket+0xd2>
      break;
 80059fc:	bf00      	nop
 80059fe:	e002      	b.n	8005a06 <_HandleIncomingPacket+0xd2>
      break;
 8005a00:	bf00      	nop
 8005a02:	e000      	b.n	8005a06 <_HandleIncomingPacket+0xd2>
      break;
 8005a04:	bf00      	nop
}
 8005a06:	bf00      	nop
 8005a08:	3708      	adds	r7, #8
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	2001439c 	.word	0x2001439c

08005a14 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b08c      	sub	sp, #48	; 0x30
 8005a18:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005a1e:	1d3b      	adds	r3, r7, #4
 8005a20:	3301      	adds	r3, #1
 8005a22:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005a24:	69fb      	ldr	r3, [r7, #28]
 8005a26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a28:	4b32      	ldr	r3, [pc, #200]	; (8005af4 <_TrySendOverflowPacket+0xe0>)
 8005a2a:	695b      	ldr	r3, [r3, #20]
 8005a2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a2e:	e00b      	b.n	8005a48 <_TrySendOverflowPacket+0x34>
 8005a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a32:	b2da      	uxtb	r2, r3
 8005a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a36:	1c59      	adds	r1, r3, #1
 8005a38:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005a3a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a3e:	b2d2      	uxtb	r2, r2
 8005a40:	701a      	strb	r2, [r3, #0]
 8005a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a44:	09db      	lsrs	r3, r3, #7
 8005a46:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a4a:	2b7f      	cmp	r3, #127	; 0x7f
 8005a4c:	d8f0      	bhi.n	8005a30 <_TrySendOverflowPacket+0x1c>
 8005a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a50:	1c5a      	adds	r2, r3, #1
 8005a52:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a56:	b2d2      	uxtb	r2, r2
 8005a58:	701a      	strb	r2, [r3, #0]
 8005a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a5c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005a5e:	4b26      	ldr	r3, [pc, #152]	; (8005af8 <_TrySendOverflowPacket+0xe4>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8005a64:	4b23      	ldr	r3, [pc, #140]	; (8005af4 <_TrySendOverflowPacket+0xe0>)
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	69ba      	ldr	r2, [r7, #24]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8005a6e:	69fb      	ldr	r3, [r7, #28]
 8005a70:	627b      	str	r3, [r7, #36]	; 0x24
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	623b      	str	r3, [r7, #32]
 8005a76:	e00b      	b.n	8005a90 <_TrySendOverflowPacket+0x7c>
 8005a78:	6a3b      	ldr	r3, [r7, #32]
 8005a7a:	b2da      	uxtb	r2, r3
 8005a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7e:	1c59      	adds	r1, r3, #1
 8005a80:	6279      	str	r1, [r7, #36]	; 0x24
 8005a82:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a86:	b2d2      	uxtb	r2, r2
 8005a88:	701a      	strb	r2, [r3, #0]
 8005a8a:	6a3b      	ldr	r3, [r7, #32]
 8005a8c:	09db      	lsrs	r3, r3, #7
 8005a8e:	623b      	str	r3, [r7, #32]
 8005a90:	6a3b      	ldr	r3, [r7, #32]
 8005a92:	2b7f      	cmp	r3, #127	; 0x7f
 8005a94:	d8f0      	bhi.n	8005a78 <_TrySendOverflowPacket+0x64>
 8005a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a98:	1c5a      	adds	r2, r3, #1
 8005a9a:	627a      	str	r2, [r7, #36]	; 0x24
 8005a9c:	6a3a      	ldr	r2, [r7, #32]
 8005a9e:	b2d2      	uxtb	r2, r2
 8005aa0:	701a      	strb	r2, [r3, #0]
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa4:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8005aa6:	4b13      	ldr	r3, [pc, #76]	; (8005af4 <_TrySendOverflowPacket+0xe0>)
 8005aa8:	785b      	ldrb	r3, [r3, #1]
 8005aaa:	4618      	mov	r0, r3
 8005aac:	1d3b      	adds	r3, r7, #4
 8005aae:	69fa      	ldr	r2, [r7, #28]
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	1d3b      	adds	r3, r7, #4
 8005ab6:	4619      	mov	r1, r3
 8005ab8:	f7fa fbc2 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005abc:	4603      	mov	r3, r0
 8005abe:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8005ac0:	f7ff faf4 	bl	80050ac <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d009      	beq.n	8005ade <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005aca:	4a0a      	ldr	r2, [pc, #40]	; (8005af4 <_TrySendOverflowPacket+0xe0>)
 8005acc:	69bb      	ldr	r3, [r7, #24]
 8005ace:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005ad0:	4b08      	ldr	r3, [pc, #32]	; (8005af4 <_TrySendOverflowPacket+0xe0>)
 8005ad2:	781b      	ldrb	r3, [r3, #0]
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	b2da      	uxtb	r2, r3
 8005ad8:	4b06      	ldr	r3, [pc, #24]	; (8005af4 <_TrySendOverflowPacket+0xe0>)
 8005ada:	701a      	strb	r2, [r3, #0]
 8005adc:	e004      	b.n	8005ae8 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8005ade:	4b05      	ldr	r3, [pc, #20]	; (8005af4 <_TrySendOverflowPacket+0xe0>)
 8005ae0:	695b      	ldr	r3, [r3, #20]
 8005ae2:	3301      	adds	r3, #1
 8005ae4:	4a03      	ldr	r2, [pc, #12]	; (8005af4 <_TrySendOverflowPacket+0xe0>)
 8005ae6:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005ae8:	693b      	ldr	r3, [r7, #16]
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3730      	adds	r7, #48	; 0x30
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	2001439c 	.word	0x2001439c
 8005af8:	e0001004 	.word	0xe0001004

08005afc <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b08a      	sub	sp, #40	; 0x28
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005b08:	4b96      	ldr	r3, [pc, #600]	; (8005d64 <_SendPacket+0x268>)
 8005b0a:	781b      	ldrb	r3, [r3, #0]
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d010      	beq.n	8005b32 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005b10:	4b94      	ldr	r3, [pc, #592]	; (8005d64 <_SendPacket+0x268>)
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f000 8130 	beq.w	8005d7a <_SendPacket+0x27e>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8005b1a:	4b92      	ldr	r3, [pc, #584]	; (8005d64 <_SendPacket+0x268>)
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d109      	bne.n	8005b36 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8005b22:	f7ff ff77 	bl	8005a14 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8005b26:	4b8f      	ldr	r3, [pc, #572]	; (8005d64 <_SendPacket+0x268>)
 8005b28:	781b      	ldrb	r3, [r3, #0]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	f040 8127 	bne.w	8005d7e <_SendPacket+0x282>
      goto SendDone;
    }
  }
Send:
 8005b30:	e001      	b.n	8005b36 <_SendPacket+0x3a>
    goto Send;
 8005b32:	bf00      	nop
 8005b34:	e000      	b.n	8005b38 <_SendPacket+0x3c>
Send:
 8005b36:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2b1f      	cmp	r3, #31
 8005b3c:	d809      	bhi.n	8005b52 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8005b3e:	4b89      	ldr	r3, [pc, #548]	; (8005d64 <_SendPacket+0x268>)
 8005b40:	69da      	ldr	r2, [r3, #28]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	fa22 f303 	lsr.w	r3, r2, r3
 8005b48:	f003 0301 	and.w	r3, r3, #1
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	f040 8118 	bne.w	8005d82 <_SendPacket+0x286>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2b17      	cmp	r3, #23
 8005b56:	d807      	bhi.n	8005b68 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	60fb      	str	r3, [r7, #12]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	b2da      	uxtb	r2, r3
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	701a      	strb	r2, [r3, #0]
 8005b66:	e0c4      	b.n	8005cf2 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8005b68:	68ba      	ldr	r2, [r7, #8]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	2b7f      	cmp	r3, #127	; 0x7f
 8005b74:	d912      	bls.n	8005b9c <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	09da      	lsrs	r2, r3, #7
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	3b01      	subs	r3, #1
 8005b7e:	60fb      	str	r3, [r7, #12]
 8005b80:	b2d2      	uxtb	r2, r2
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	68fa      	ldr	r2, [r7, #12]
 8005b8c:	3a01      	subs	r2, #1
 8005b8e:	60fa      	str	r2, [r7, #12]
 8005b90:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005b94:	b2da      	uxtb	r2, r3
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	701a      	strb	r2, [r3, #0]
 8005b9a:	e006      	b.n	8005baa <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	60fb      	str	r3, [r7, #12]
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	b2da      	uxtb	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2b7e      	cmp	r3, #126	; 0x7e
 8005bae:	d807      	bhi.n	8005bc0 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	60fb      	str	r3, [r7, #12]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	701a      	strb	r2, [r3, #0]
 8005bbe:	e098      	b.n	8005cf2 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005bc6:	d212      	bcs.n	8005bee <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	09da      	lsrs	r2, r3, #7
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	60fb      	str	r3, [r7, #12]
 8005bd2:	b2d2      	uxtb	r2, r2
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	68fa      	ldr	r2, [r7, #12]
 8005bde:	3a01      	subs	r2, #1
 8005be0:	60fa      	str	r2, [r7, #12]
 8005be2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005be6:	b2da      	uxtb	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	701a      	strb	r2, [r3, #0]
 8005bec:	e081      	b.n	8005cf2 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005bf4:	d21d      	bcs.n	8005c32 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	0b9a      	lsrs	r2, r3, #14
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	60fb      	str	r3, [r7, #12]
 8005c00:	b2d2      	uxtb	r2, r2
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	09db      	lsrs	r3, r3, #7
 8005c0a:	b2db      	uxtb	r3, r3
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	3a01      	subs	r2, #1
 8005c10:	60fa      	str	r2, [r7, #12]
 8005c12:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005c16:	b2da      	uxtb	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	b2db      	uxtb	r3, r3
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	3a01      	subs	r2, #1
 8005c24:	60fa      	str	r2, [r7, #12]
 8005c26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005c2a:	b2da      	uxtb	r2, r3
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	701a      	strb	r2, [r3, #0]
 8005c30:	e05f      	b.n	8005cf2 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005c38:	d228      	bcs.n	8005c8c <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	0d5a      	lsrs	r2, r3, #21
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	3b01      	subs	r3, #1
 8005c42:	60fb      	str	r3, [r7, #12]
 8005c44:	b2d2      	uxtb	r2, r2
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	0b9b      	lsrs	r3, r3, #14
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	3a01      	subs	r2, #1
 8005c54:	60fa      	str	r2, [r7, #12]
 8005c56:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005c5a:	b2da      	uxtb	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	09db      	lsrs	r3, r3, #7
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	3a01      	subs	r2, #1
 8005c6a:	60fa      	str	r2, [r7, #12]
 8005c6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005c70:	b2da      	uxtb	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	68fa      	ldr	r2, [r7, #12]
 8005c7c:	3a01      	subs	r2, #1
 8005c7e:	60fa      	str	r2, [r7, #12]
 8005c80:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005c84:	b2da      	uxtb	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	701a      	strb	r2, [r3, #0]
 8005c8a:	e032      	b.n	8005cf2 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	0f1a      	lsrs	r2, r3, #28
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	3b01      	subs	r3, #1
 8005c94:	60fb      	str	r3, [r7, #12]
 8005c96:	b2d2      	uxtb	r2, r2
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	0d5b      	lsrs	r3, r3, #21
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	3a01      	subs	r2, #1
 8005ca6:	60fa      	str	r2, [r7, #12]
 8005ca8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005cac:	b2da      	uxtb	r2, r3
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	0b9b      	lsrs	r3, r3, #14
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	3a01      	subs	r2, #1
 8005cbc:	60fa      	str	r2, [r7, #12]
 8005cbe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005cc2:	b2da      	uxtb	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	09db      	lsrs	r3, r3, #7
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	3a01      	subs	r2, #1
 8005cd2:	60fa      	str	r2, [r7, #12]
 8005cd4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005cd8:	b2da      	uxtb	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	b2db      	uxtb	r3, r3
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	3a01      	subs	r2, #1
 8005ce6:	60fa      	str	r2, [r7, #12]
 8005ce8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005cec:	b2da      	uxtb	r2, r3
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005cf2:	4b1d      	ldr	r3, [pc, #116]	; (8005d68 <_SendPacket+0x26c>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005cf8:	4b1a      	ldr	r3, [pc, #104]	; (8005d64 <_SendPacket+0x268>)
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	69ba      	ldr	r2, [r7, #24]
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	627b      	str	r3, [r7, #36]	; 0x24
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	623b      	str	r3, [r7, #32]
 8005d0a:	e00b      	b.n	8005d24 <_SendPacket+0x228>
 8005d0c:	6a3b      	ldr	r3, [r7, #32]
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d12:	1c59      	adds	r1, r3, #1
 8005d14:	6279      	str	r1, [r7, #36]	; 0x24
 8005d16:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d1a:	b2d2      	uxtb	r2, r2
 8005d1c:	701a      	strb	r2, [r3, #0]
 8005d1e:	6a3b      	ldr	r3, [r7, #32]
 8005d20:	09db      	lsrs	r3, r3, #7
 8005d22:	623b      	str	r3, [r7, #32]
 8005d24:	6a3b      	ldr	r3, [r7, #32]
 8005d26:	2b7f      	cmp	r3, #127	; 0x7f
 8005d28:	d8f0      	bhi.n	8005d0c <_SendPacket+0x210>
 8005d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d2c:	1c5a      	adds	r2, r3, #1
 8005d2e:	627a      	str	r2, [r7, #36]	; 0x24
 8005d30:	6a3a      	ldr	r2, [r7, #32]
 8005d32:	b2d2      	uxtb	r2, r2
 8005d34:	701a      	strb	r2, [r3, #0]
 8005d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d38:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8005d3a:	4b0a      	ldr	r3, [pc, #40]	; (8005d64 <_SendPacket+0x268>)
 8005d3c:	785b      	ldrb	r3, [r3, #1]
 8005d3e:	4618      	mov	r0, r3
 8005d40:	68ba      	ldr	r2, [r7, #8]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	461a      	mov	r2, r3
 8005d48:	68f9      	ldr	r1, [r7, #12]
 8005d4a:	f7fa fa79 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005d4e:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8005d50:	f7ff f9ac 	bl	80050ac <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d008      	beq.n	8005d6c <_SendPacket+0x270>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005d5a:	4a02      	ldr	r2, [pc, #8]	; (8005d64 <_SendPacket+0x268>)
 8005d5c:	69bb      	ldr	r3, [r7, #24]
 8005d5e:	60d3      	str	r3, [r2, #12]
 8005d60:	e010      	b.n	8005d84 <_SendPacket+0x288>
 8005d62:	bf00      	nop
 8005d64:	2001439c 	.word	0x2001439c
 8005d68:	e0001004 	.word	0xe0001004
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8005d6c:	4b19      	ldr	r3, [pc, #100]	; (8005dd4 <_SendPacket+0x2d8>)
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	3301      	adds	r3, #1
 8005d72:	b2da      	uxtb	r2, r3
 8005d74:	4b17      	ldr	r3, [pc, #92]	; (8005dd4 <_SendPacket+0x2d8>)
 8005d76:	701a      	strb	r2, [r3, #0]
 8005d78:	e004      	b.n	8005d84 <_SendPacket+0x288>
    goto SendDone;
 8005d7a:	bf00      	nop
 8005d7c:	e002      	b.n	8005d84 <_SendPacket+0x288>
      goto SendDone;
 8005d7e:	bf00      	nop
 8005d80:	e000      	b.n	8005d84 <_SendPacket+0x288>
      goto SendDone;
 8005d82:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005d84:	4b13      	ldr	r3, [pc, #76]	; (8005dd4 <_SendPacket+0x2d8>)
 8005d86:	7e1b      	ldrb	r3, [r3, #24]
 8005d88:	4619      	mov	r1, r3
 8005d8a:	4a13      	ldr	r2, [pc, #76]	; (8005dd8 <_SendPacket+0x2dc>)
 8005d8c:	460b      	mov	r3, r1
 8005d8e:	005b      	lsls	r3, r3, #1
 8005d90:	440b      	add	r3, r1
 8005d92:	00db      	lsls	r3, r3, #3
 8005d94:	4413      	add	r3, r2
 8005d96:	336c      	adds	r3, #108	; 0x6c
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	4b0e      	ldr	r3, [pc, #56]	; (8005dd4 <_SendPacket+0x2d8>)
 8005d9c:	7e1b      	ldrb	r3, [r3, #24]
 8005d9e:	4618      	mov	r0, r3
 8005da0:	490d      	ldr	r1, [pc, #52]	; (8005dd8 <_SendPacket+0x2dc>)
 8005da2:	4603      	mov	r3, r0
 8005da4:	005b      	lsls	r3, r3, #1
 8005da6:	4403      	add	r3, r0
 8005da8:	00db      	lsls	r3, r3, #3
 8005daa:	440b      	add	r3, r1
 8005dac:	3370      	adds	r3, #112	; 0x70
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d00b      	beq.n	8005dcc <_SendPacket+0x2d0>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005db4:	4b07      	ldr	r3, [pc, #28]	; (8005dd4 <_SendPacket+0x2d8>)
 8005db6:	789b      	ldrb	r3, [r3, #2]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d107      	bne.n	8005dcc <_SendPacket+0x2d0>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005dbc:	4b05      	ldr	r3, [pc, #20]	; (8005dd4 <_SendPacket+0x2d8>)
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005dc2:	f7ff fdb7 	bl	8005934 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005dc6:	4b03      	ldr	r3, [pc, #12]	; (8005dd4 <_SendPacket+0x2d8>)
 8005dc8:	2200      	movs	r2, #0
 8005dca:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8005dcc:	bf00      	nop
 8005dce:	3728      	adds	r7, #40	; 0x28
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	2001439c 	.word	0x2001439c
 8005dd8:	20012edc 	.word	0x20012edc

08005ddc <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b08a      	sub	sp, #40	; 0x28
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	460b      	mov	r3, r1
 8005de6:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	3301      	adds	r3, #1
 8005df2:	2b80      	cmp	r3, #128	; 0x80
 8005df4:	d80a      	bhi.n	8005e0c <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	1c59      	adds	r1, r3, #1
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	6051      	str	r1, [r2, #4]
 8005e00:	78fa      	ldrb	r2, [r7, #3]
 8005e02:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	1c5a      	adds	r2, r3, #1
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	691b      	ldr	r3, [r3, #16]
 8005e10:	2b80      	cmp	r3, #128	; 0x80
 8005e12:	d15a      	bne.n	8005eca <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	691a      	ldr	r2, [r3, #16]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	b2d2      	uxtb	r2, r2
 8005e1e:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	627b      	str	r3, [r7, #36]	; 0x24
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	623b      	str	r3, [r7, #32]
 8005e34:	e00b      	b.n	8005e4e <_StoreChar+0x72>
 8005e36:	6a3b      	ldr	r3, [r7, #32]
 8005e38:	b2da      	uxtb	r2, r3
 8005e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3c:	1c59      	adds	r1, r3, #1
 8005e3e:	6279      	str	r1, [r7, #36]	; 0x24
 8005e40:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e44:	b2d2      	uxtb	r2, r2
 8005e46:	701a      	strb	r2, [r3, #0]
 8005e48:	6a3b      	ldr	r3, [r7, #32]
 8005e4a:	09db      	lsrs	r3, r3, #7
 8005e4c:	623b      	str	r3, [r7, #32]
 8005e4e:	6a3b      	ldr	r3, [r7, #32]
 8005e50:	2b7f      	cmp	r3, #127	; 0x7f
 8005e52:	d8f0      	bhi.n	8005e36 <_StoreChar+0x5a>
 8005e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e56:	1c5a      	adds	r2, r3, #1
 8005e58:	627a      	str	r2, [r7, #36]	; 0x24
 8005e5a:	6a3a      	ldr	r2, [r7, #32]
 8005e5c:	b2d2      	uxtb	r2, r2
 8005e5e:	701a      	strb	r2, [r3, #0]
 8005e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e62:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	61fb      	str	r3, [r7, #28]
 8005e68:	2300      	movs	r3, #0
 8005e6a:	61bb      	str	r3, [r7, #24]
 8005e6c:	e00b      	b.n	8005e86 <_StoreChar+0xaa>
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	69fb      	ldr	r3, [r7, #28]
 8005e74:	1c59      	adds	r1, r3, #1
 8005e76:	61f9      	str	r1, [r7, #28]
 8005e78:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e7c:	b2d2      	uxtb	r2, r2
 8005e7e:	701a      	strb	r2, [r3, #0]
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	09db      	lsrs	r3, r3, #7
 8005e84:	61bb      	str	r3, [r7, #24]
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	2b7f      	cmp	r3, #127	; 0x7f
 8005e8a:	d8f0      	bhi.n	8005e6e <_StoreChar+0x92>
 8005e8c:	69fb      	ldr	r3, [r7, #28]
 8005e8e:	1c5a      	adds	r2, r3, #1
 8005e90:	61fa      	str	r2, [r7, #28]
 8005e92:	69ba      	ldr	r2, [r7, #24]
 8005e94:	b2d2      	uxtb	r2, r2
 8005e96:	701a      	strb	r2, [r3, #0]
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	221a      	movs	r2, #26
 8005ea2:	6939      	ldr	r1, [r7, #16]
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f7ff fe29 	bl	8005afc <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f7ff fd33 	bl	800591a <_PreparePacket>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	1c5a      	adds	r2, r3, #1
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	611a      	str	r2, [r3, #16]
  }
}
 8005eca:	bf00      	nop
 8005ecc:	3728      	adds	r7, #40	; 0x28
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
	...

08005ed4 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b08a      	sub	sp, #40	; 0x28
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	607a      	str	r2, [r7, #4]
 8005ee0:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8005eea:	2301      	movs	r3, #1
 8005eec:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005eee:	e007      	b.n	8005f00 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8005ef0:	6a3a      	ldr	r2, [r7, #32]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef8:	623b      	str	r3, [r7, #32]
    Width++;
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	3301      	adds	r3, #1
 8005efe:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005f00:	6a3a      	ldr	r2, [r7, #32]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d2f3      	bcs.n	8005ef0 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8005f08:	683a      	ldr	r2, [r7, #0]
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d901      	bls.n	8005f14 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8005f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f16:	f003 0301 	and.w	r3, r3, #1
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d11f      	bne.n	8005f5e <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 8005f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d01c      	beq.n	8005f5e <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8005f24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f26:	f003 0302 	and.w	r3, r3, #2
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d005      	beq.n	8005f3a <_PrintUnsigned+0x66>
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d102      	bne.n	8005f3a <_PrintUnsigned+0x66>
        c = '0';
 8005f34:	2330      	movs	r3, #48	; 0x30
 8005f36:	76fb      	strb	r3, [r7, #27]
 8005f38:	e001      	b.n	8005f3e <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8005f3a:	2320      	movs	r3, #32
 8005f3c:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005f3e:	e007      	b.n	8005f50 <_PrintUnsigned+0x7c>
        FieldWidth--;
 8005f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f42:	3b01      	subs	r3, #1
 8005f44:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 8005f46:	7efb      	ldrb	r3, [r7, #27]
 8005f48:	4619      	mov	r1, r3
 8005f4a:	68f8      	ldr	r0, [r7, #12]
 8005f4c:	f7ff ff46 	bl	8005ddc <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <_PrintUnsigned+0x8a>
 8005f56:	69fa      	ldr	r2, [r7, #28]
 8005f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d3f0      	bcc.n	8005f40 <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d903      	bls.n	8005f6c <_PrintUnsigned+0x98>
      NumDigits--;
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	3b01      	subs	r3, #1
 8005f68:	603b      	str	r3, [r7, #0]
 8005f6a:	e009      	b.n	8005f80 <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 8005f6c:	68ba      	ldr	r2, [r7, #8]
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f74:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8005f76:	697a      	ldr	r2, [r7, #20]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d200      	bcs.n	8005f80 <_PrintUnsigned+0xac>
        break;
 8005f7e:	e005      	b.n	8005f8c <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 8005f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	fb02 f303 	mul.w	r3, r2, r3
 8005f88:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8005f8a:	e7e8      	b.n	8005f5e <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8005f8c:	68ba      	ldr	r2, [r7, #8]
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f94:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f9a:	fb02 f303 	mul.w	r3, r2, r3
 8005f9e:	68ba      	ldr	r2, [r7, #8]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8005fa4:	4a15      	ldr	r2, [pc, #84]	; (8005ffc <_PrintUnsigned+0x128>)
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	4413      	add	r3, r2
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	4619      	mov	r1, r3
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	f7ff ff14 	bl	8005ddc <_StoreChar>
    Digit /= Base;
 8005fb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fbc:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d1e3      	bne.n	8005f8c <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8005fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fc6:	f003 0301 	and.w	r3, r3, #1
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d011      	beq.n	8005ff2 <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 8005fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d00e      	beq.n	8005ff2 <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005fd4:	e006      	b.n	8005fe4 <_PrintUnsigned+0x110>
        FieldWidth--;
 8005fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd8:	3b01      	subs	r3, #1
 8005fda:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8005fdc:	2120      	movs	r1, #32
 8005fde:	68f8      	ldr	r0, [r7, #12]
 8005fe0:	f7ff fefc 	bl	8005ddc <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d003      	beq.n	8005ff2 <_PrintUnsigned+0x11e>
 8005fea:	69fa      	ldr	r2, [r7, #28]
 8005fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d3f1      	bcc.n	8005fd6 <_PrintUnsigned+0x102>
      }
    }
  }
}
 8005ff2:	bf00      	nop
 8005ff4:	3728      	adds	r7, #40	; 0x28
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	080077e8 	.word	0x080077e8

08006000 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8006000:	b580      	push	{r7, lr}
 8006002:	b088      	sub	sp, #32
 8006004:	af02      	add	r7, sp, #8
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	607a      	str	r2, [r7, #4]
 800600c:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	2b00      	cmp	r3, #0
 8006012:	bfb8      	it	lt
 8006014:	425b      	neglt	r3, r3
 8006016:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8006018:	2301      	movs	r3, #1
 800601a:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800601c:	e007      	b.n	800602e <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	693a      	ldr	r2, [r7, #16]
 8006022:	fb92 f3f3 	sdiv	r3, r2, r3
 8006026:	613b      	str	r3, [r7, #16]
    Width++;
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	3301      	adds	r3, #1
 800602c:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	693a      	ldr	r2, [r7, #16]
 8006032:	429a      	cmp	r2, r3
 8006034:	daf3      	bge.n	800601e <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8006036:	683a      	ldr	r2, [r7, #0]
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	429a      	cmp	r2, r3
 800603c:	d901      	bls.n	8006042 <_PrintInt+0x42>
    Width = NumDigits;
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8006042:	6a3b      	ldr	r3, [r7, #32]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d00a      	beq.n	800605e <_PrintInt+0x5e>
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	2b00      	cmp	r3, #0
 800604c:	db04      	blt.n	8006058 <_PrintInt+0x58>
 800604e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006050:	f003 0304 	and.w	r3, r3, #4
 8006054:	2b00      	cmp	r3, #0
 8006056:	d002      	beq.n	800605e <_PrintInt+0x5e>
    FieldWidth--;
 8006058:	6a3b      	ldr	r3, [r7, #32]
 800605a:	3b01      	subs	r3, #1
 800605c:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800605e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006060:	f003 0302 	and.w	r3, r3, #2
 8006064:	2b00      	cmp	r3, #0
 8006066:	d002      	beq.n	800606e <_PrintInt+0x6e>
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d016      	beq.n	800609c <_PrintInt+0x9c>
 800606e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006070:	f003 0301 	and.w	r3, r3, #1
 8006074:	2b00      	cmp	r3, #0
 8006076:	d111      	bne.n	800609c <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8006078:	6a3b      	ldr	r3, [r7, #32]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00e      	beq.n	800609c <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800607e:	e006      	b.n	800608e <_PrintInt+0x8e>
        FieldWidth--;
 8006080:	6a3b      	ldr	r3, [r7, #32]
 8006082:	3b01      	subs	r3, #1
 8006084:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8006086:	2120      	movs	r1, #32
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f7ff fea7 	bl	8005ddc <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800608e:	6a3b      	ldr	r3, [r7, #32]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d003      	beq.n	800609c <_PrintInt+0x9c>
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	6a3b      	ldr	r3, [r7, #32]
 8006098:	429a      	cmp	r2, r3
 800609a:	d3f1      	bcc.n	8006080 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	da07      	bge.n	80060b2 <_PrintInt+0xb2>
    v = -v;
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	425b      	negs	r3, r3
 80060a6:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 80060a8:	212d      	movs	r1, #45	; 0x2d
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f7ff fe96 	bl	8005ddc <_StoreChar>
 80060b0:	e008      	b.n	80060c4 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 80060b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b4:	f003 0304 	and.w	r3, r3, #4
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 80060bc:	212b      	movs	r1, #43	; 0x2b
 80060be:	68f8      	ldr	r0, [r7, #12]
 80060c0:	f7ff fe8c 	bl	8005ddc <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 80060c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c6:	f003 0302 	and.w	r3, r3, #2
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d019      	beq.n	8006102 <_PrintInt+0x102>
 80060ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d0:	f003 0301 	and.w	r3, r3, #1
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d114      	bne.n	8006102 <_PrintInt+0x102>
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d111      	bne.n	8006102 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 80060de:	6a3b      	ldr	r3, [r7, #32]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d00e      	beq.n	8006102 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80060e4:	e006      	b.n	80060f4 <_PrintInt+0xf4>
        FieldWidth--;
 80060e6:	6a3b      	ldr	r3, [r7, #32]
 80060e8:	3b01      	subs	r3, #1
 80060ea:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 80060ec:	2130      	movs	r1, #48	; 0x30
 80060ee:	68f8      	ldr	r0, [r7, #12]
 80060f0:	f7ff fe74 	bl	8005ddc <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80060f4:	6a3b      	ldr	r3, [r7, #32]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <_PrintInt+0x102>
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	6a3b      	ldr	r3, [r7, #32]
 80060fe:	429a      	cmp	r2, r3
 8006100:	d3f1      	bcc.n	80060e6 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8006102:	68b9      	ldr	r1, [r7, #8]
 8006104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006106:	9301      	str	r3, [sp, #4]
 8006108:	6a3b      	ldr	r3, [r7, #32]
 800610a:	9300      	str	r3, [sp, #0]
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	68f8      	ldr	r0, [r7, #12]
 8006112:	f7ff fedf 	bl	8005ed4 <_PrintUnsigned>
}
 8006116:	bf00      	nop
 8006118:	3718      	adds	r7, #24
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
	...

08006120 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8006120:	b580      	push	{r7, lr}
 8006122:	b098      	sub	sp, #96	; 0x60
 8006124:	af02      	add	r7, sp, #8
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
  const char*   s;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800612c:	f3ef 8311 	mrs	r3, BASEPRI
 8006130:	f04f 0120 	mov.w	r1, #32
 8006134:	f381 8811 	msr	BASEPRI, r1
 8006138:	62fb      	str	r3, [r7, #44]	; 0x2c
 800613a:	48b7      	ldr	r0, [pc, #732]	; (8006418 <_VPrintTarget+0x2f8>)
 800613c:	f7ff fbed 	bl	800591a <_PreparePacket>
 8006140:	62b8      	str	r0, [r7, #40]	; 0x28
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8006142:	4bb5      	ldr	r3, [pc, #724]	; (8006418 <_VPrintTarget+0x2f8>)
 8006144:	613b      	str	r3, [r7, #16]
#endif
  BufferDesc.Cnt            = 0u;
 8006146:	2300      	movs	r3, #0
 8006148:	623b      	str	r3, [r7, #32]
  BufferDesc.pPayloadStart  = pPayloadStart;
 800614a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800614c:	61bb      	str	r3, [r7, #24]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	3301      	adds	r3, #1
 8006152:	617b      	str	r3, [r7, #20]
  BufferDesc.Options        =  Options;
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	61fb      	str	r3, [r7, #28]

  do {
    c = *sFormat;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	3301      	adds	r3, #1
 8006164:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8006166:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800616a:	2b00      	cmp	r3, #0
 800616c:	f000 81a8 	beq.w	80064c0 <_VPrintTarget+0x3a0>
      break;
    }
    if (c == '%') {
 8006170:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006174:	2b25      	cmp	r3, #37	; 0x25
 8006176:	f040 8195 	bne.w	80064a4 <_VPrintTarget+0x384>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 800617a:	2300      	movs	r3, #0
 800617c:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 800617e:	2301      	movs	r3, #1
 8006180:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 800618a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800618e:	3b23      	subs	r3, #35	; 0x23
 8006190:	2b0d      	cmp	r3, #13
 8006192:	d83f      	bhi.n	8006214 <_VPrintTarget+0xf4>
 8006194:	a201      	add	r2, pc, #4	; (adr r2, 800619c <_VPrintTarget+0x7c>)
 8006196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800619a:	bf00      	nop
 800619c:	08006205 	.word	0x08006205
 80061a0:	08006215 	.word	0x08006215
 80061a4:	08006215 	.word	0x08006215
 80061a8:	08006215 	.word	0x08006215
 80061ac:	08006215 	.word	0x08006215
 80061b0:	08006215 	.word	0x08006215
 80061b4:	08006215 	.word	0x08006215
 80061b8:	08006215 	.word	0x08006215
 80061bc:	080061f5 	.word	0x080061f5
 80061c0:	08006215 	.word	0x08006215
 80061c4:	080061d5 	.word	0x080061d5
 80061c8:	08006215 	.word	0x08006215
 80061cc:	08006215 	.word	0x08006215
 80061d0:	080061e5 	.word	0x080061e5
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 80061d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061d6:	f043 0301 	orr.w	r3, r3, #1
 80061da:	64bb      	str	r3, [r7, #72]	; 0x48
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	3301      	adds	r3, #1
 80061e0:	60fb      	str	r3, [r7, #12]
 80061e2:	e01a      	b.n	800621a <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 80061e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061e6:	f043 0302 	orr.w	r3, r3, #2
 80061ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	3301      	adds	r3, #1
 80061f0:	60fb      	str	r3, [r7, #12]
 80061f2:	e012      	b.n	800621a <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 80061f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061f6:	f043 0304 	orr.w	r3, r3, #4
 80061fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	3301      	adds	r3, #1
 8006200:	60fb      	str	r3, [r7, #12]
 8006202:	e00a      	b.n	800621a <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8006204:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006206:	f043 0308 	orr.w	r3, r3, #8
 800620a:	64bb      	str	r3, [r7, #72]	; 0x48
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	3301      	adds	r3, #1
 8006210:	60fb      	str	r3, [r7, #12]
 8006212:	e002      	b.n	800621a <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8006214:	2300      	movs	r3, #0
 8006216:	653b      	str	r3, [r7, #80]	; 0x50
 8006218:	bf00      	nop
        }
      } while (v);
 800621a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800621c:	2b00      	cmp	r3, #0
 800621e:	d1b0      	bne.n	8006182 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8006220:	2300      	movs	r3, #0
 8006222:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 800622c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006230:	2b2f      	cmp	r3, #47	; 0x2f
 8006232:	d912      	bls.n	800625a <_VPrintTarget+0x13a>
 8006234:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006238:	2b39      	cmp	r3, #57	; 0x39
 800623a:	d80e      	bhi.n	800625a <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	3301      	adds	r3, #1
 8006240:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8006242:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006244:	4613      	mov	r3, r2
 8006246:	009b      	lsls	r3, r3, #2
 8006248:	4413      	add	r3, r2
 800624a:	005b      	lsls	r3, r3, #1
 800624c:	461a      	mov	r2, r3
 800624e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006252:	4413      	add	r3, r2
 8006254:	3b30      	subs	r3, #48	; 0x30
 8006256:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 8006258:	e7e4      	b.n	8006224 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 800625a:	2300      	movs	r3, #0
 800625c:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 8006266:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800626a:	2b2e      	cmp	r3, #46	; 0x2e
 800626c:	d11d      	bne.n	80062aa <_VPrintTarget+0x18a>
        sFormat++;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	3301      	adds	r3, #1
 8006272:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	781b      	ldrb	r3, [r3, #0]
 8006278:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 800627c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006280:	2b2f      	cmp	r3, #47	; 0x2f
 8006282:	d912      	bls.n	80062aa <_VPrintTarget+0x18a>
 8006284:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006288:	2b39      	cmp	r3, #57	; 0x39
 800628a:	d80e      	bhi.n	80062aa <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	3301      	adds	r3, #1
 8006290:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8006292:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006294:	4613      	mov	r3, r2
 8006296:	009b      	lsls	r3, r3, #2
 8006298:	4413      	add	r3, r2
 800629a:	005b      	lsls	r3, r3, #1
 800629c:	461a      	mov	r2, r3
 800629e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80062a2:	4413      	add	r3, r2
 80062a4:	3b30      	subs	r3, #48	; 0x30
 80062a6:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 80062a8:	e7e4      	b.n	8006274 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	781b      	ldrb	r3, [r3, #0]
 80062ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 80062b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80062b6:	2b6c      	cmp	r3, #108	; 0x6c
 80062b8:	d003      	beq.n	80062c2 <_VPrintTarget+0x1a2>
 80062ba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80062be:	2b68      	cmp	r3, #104	; 0x68
 80062c0:	d107      	bne.n	80062d2 <_VPrintTarget+0x1b2>
          c = *sFormat;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	781b      	ldrb	r3, [r3, #0]
 80062c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	3301      	adds	r3, #1
 80062ce:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 80062d0:	e7ef      	b.n	80062b2 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 80062d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80062d6:	2b25      	cmp	r3, #37	; 0x25
 80062d8:	f000 80d8 	beq.w	800648c <_VPrintTarget+0x36c>
 80062dc:	2b25      	cmp	r3, #37	; 0x25
 80062de:	f2c0 80dc 	blt.w	800649a <_VPrintTarget+0x37a>
 80062e2:	2b78      	cmp	r3, #120	; 0x78
 80062e4:	f300 80d9 	bgt.w	800649a <_VPrintTarget+0x37a>
 80062e8:	2b58      	cmp	r3, #88	; 0x58
 80062ea:	f2c0 80d6 	blt.w	800649a <_VPrintTarget+0x37a>
 80062ee:	3b58      	subs	r3, #88	; 0x58
 80062f0:	2b20      	cmp	r3, #32
 80062f2:	f200 80d2 	bhi.w	800649a <_VPrintTarget+0x37a>
 80062f6:	a201      	add	r2, pc, #4	; (adr r2, 80062fc <_VPrintTarget+0x1dc>)
 80062f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062fc:	080063f3 	.word	0x080063f3
 8006300:	0800649b 	.word	0x0800649b
 8006304:	0800649b 	.word	0x0800649b
 8006308:	0800649b 	.word	0x0800649b
 800630c:	0800649b 	.word	0x0800649b
 8006310:	0800649b 	.word	0x0800649b
 8006314:	0800649b 	.word	0x0800649b
 8006318:	0800649b 	.word	0x0800649b
 800631c:	0800649b 	.word	0x0800649b
 8006320:	0800649b 	.word	0x0800649b
 8006324:	0800649b 	.word	0x0800649b
 8006328:	08006381 	.word	0x08006381
 800632c:	080063a7 	.word	0x080063a7
 8006330:	0800649b 	.word	0x0800649b
 8006334:	0800649b 	.word	0x0800649b
 8006338:	0800649b 	.word	0x0800649b
 800633c:	0800649b 	.word	0x0800649b
 8006340:	0800649b 	.word	0x0800649b
 8006344:	0800649b 	.word	0x0800649b
 8006348:	0800649b 	.word	0x0800649b
 800634c:	0800649b 	.word	0x0800649b
 8006350:	0800649b 	.word	0x0800649b
 8006354:	0800649b 	.word	0x0800649b
 8006358:	0800649b 	.word	0x0800649b
 800635c:	08006467 	.word	0x08006467
 8006360:	0800649b 	.word	0x0800649b
 8006364:	0800649b 	.word	0x0800649b
 8006368:	0800641d 	.word	0x0800641d
 800636c:	0800649b 	.word	0x0800649b
 8006370:	080063cd 	.word	0x080063cd
 8006374:	0800649b 	.word	0x0800649b
 8006378:	0800649b 	.word	0x0800649b
 800637c:	080063f3 	.word	0x080063f3
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	1d19      	adds	r1, r3, #4
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	6011      	str	r1, [r2, #0]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 800638e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006390:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        _StoreChar(&BufferDesc, c0);
 8006394:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8006398:	f107 0310 	add.w	r3, r7, #16
 800639c:	4611      	mov	r1, r2
 800639e:	4618      	mov	r0, r3
 80063a0:	f7ff fd1c 	bl	8005ddc <_StoreChar>
        break;
 80063a4:	e07a      	b.n	800649c <_VPrintTarget+0x37c>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	1d19      	adds	r1, r3, #4
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	6011      	str	r1, [r2, #0]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 80063b4:	f107 0010 	add.w	r0, r7, #16
 80063b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063ba:	9301      	str	r3, [sp, #4]
 80063bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063c2:	220a      	movs	r2, #10
 80063c4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80063c6:	f7ff fe1b 	bl	8006000 <_PrintInt>
        break;
 80063ca:	e067      	b.n	800649c <_VPrintTarget+0x37c>
      case 'u':
        v = va_arg(*pParamList, int);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	1d19      	adds	r1, r3, #4
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	6011      	str	r1, [r2, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 80063da:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80063dc:	f107 0010 	add.w	r0, r7, #16
 80063e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063e2:	9301      	str	r3, [sp, #4]
 80063e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063e6:	9300      	str	r3, [sp, #0]
 80063e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063ea:	220a      	movs	r2, #10
 80063ec:	f7ff fd72 	bl	8005ed4 <_PrintUnsigned>
        break;
 80063f0:	e054      	b.n	800649c <_VPrintTarget+0x37c>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	1d19      	adds	r1, r3, #4
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	6011      	str	r1, [r2, #0]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8006400:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006402:	f107 0010 	add.w	r0, r7, #16
 8006406:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006408:	9301      	str	r3, [sp, #4]
 800640a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006410:	2210      	movs	r2, #16
 8006412:	f7ff fd5f 	bl	8005ed4 <_PrintUnsigned>
        break;
 8006416:	e041      	b.n	800649c <_VPrintTarget+0x37c>
 8006418:	200143cc 	.word	0x200143cc
      case 's':
        s = va_arg(*pParamList, const char*);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	1d19      	adds	r1, r3, #4
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	6011      	str	r1, [r2, #0]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	643b      	str	r3, [r7, #64]	; 0x40
        if (s == NULL) {
 800642a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800642c:	2b00      	cmp	r3, #0
 800642e:	d101      	bne.n	8006434 <_VPrintTarget+0x314>
          s = "(null)";
 8006430:	4b4a      	ldr	r3, [pc, #296]	; (800655c <_VPrintTarget+0x43c>)
 8006432:	643b      	str	r3, [r7, #64]	; 0x40
        }
        do {
          c = *s;
 8006434:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          s++;
 800643c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800643e:	3301      	adds	r3, #1
 8006440:	643b      	str	r3, [r7, #64]	; 0x40
          if (c == '\0') {
 8006442:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006446:	2b00      	cmp	r3, #0
 8006448:	d00b      	beq.n	8006462 <_VPrintTarget+0x342>
            break;
          }
         _StoreChar(&BufferDesc, c);
 800644a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800644e:	f107 0310 	add.w	r3, r7, #16
 8006452:	4611      	mov	r1, r2
 8006454:	4618      	mov	r0, r3
 8006456:	f7ff fcc1 	bl	8005ddc <_StoreChar>
        } while (BufferDesc.Cnt < SEGGER_SYSVIEW_MAX_STRING_LEN);
 800645a:	6a3b      	ldr	r3, [r7, #32]
 800645c:	2b7f      	cmp	r3, #127	; 0x7f
 800645e:	d9e9      	bls.n	8006434 <_VPrintTarget+0x314>
        break;
 8006460:	e01c      	b.n	800649c <_VPrintTarget+0x37c>
            break;
 8006462:	bf00      	nop
        break;
 8006464:	e01a      	b.n	800649c <_VPrintTarget+0x37c>
      case 'p':
        v = va_arg(*pParamList, int);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	1d19      	adds	r1, r3, #4
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	6011      	str	r1, [r2, #0]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8006474:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006476:	f107 0010 	add.w	r0, r7, #16
 800647a:	2300      	movs	r3, #0
 800647c:	9301      	str	r3, [sp, #4]
 800647e:	2308      	movs	r3, #8
 8006480:	9300      	str	r3, [sp, #0]
 8006482:	2308      	movs	r3, #8
 8006484:	2210      	movs	r2, #16
 8006486:	f7ff fd25 	bl	8005ed4 <_PrintUnsigned>
        break;
 800648a:	e007      	b.n	800649c <_VPrintTarget+0x37c>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800648c:	f107 0310 	add.w	r3, r7, #16
 8006490:	2125      	movs	r1, #37	; 0x25
 8006492:	4618      	mov	r0, r3
 8006494:	f7ff fca2 	bl	8005ddc <_StoreChar>
        break;
 8006498:	e000      	b.n	800649c <_VPrintTarget+0x37c>
      default:
        break;
 800649a:	bf00      	nop
      }
      sFormat++;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	3301      	adds	r3, #1
 80064a0:	60fb      	str	r3, [r7, #12]
 80064a2:	e007      	b.n	80064b4 <_VPrintTarget+0x394>
    } else {
      _StoreChar(&BufferDesc, c);
 80064a4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80064a8:	f107 0310 	add.w	r3, r7, #16
 80064ac:	4611      	mov	r1, r2
 80064ae:	4618      	mov	r0, r3
 80064b0:	f7ff fc94 	bl	8005ddc <_StoreChar>
    }
  } while (*sFormat);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	781b      	ldrb	r3, [r3, #0]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	f47f ae4d 	bne.w	8006158 <_VPrintTarget+0x38>
 80064be:	e000      	b.n	80064c2 <_VPrintTarget+0x3a2>
      break;
 80064c0:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 80064c2:	6a3b      	ldr	r3, [r7, #32]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d041      	beq.n	800654c <_VPrintTarget+0x42c>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 80064c8:	6a3a      	ldr	r2, [r7, #32]
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	b2d2      	uxtb	r2, r2
 80064ce:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80064d8:	e00b      	b.n	80064f2 <_VPrintTarget+0x3d2>
 80064da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064dc:	b2da      	uxtb	r2, r3
 80064de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064e0:	1c59      	adds	r1, r3, #1
 80064e2:	63f9      	str	r1, [r7, #60]	; 0x3c
 80064e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064e8:	b2d2      	uxtb	r2, r2
 80064ea:	701a      	strb	r2, [r3, #0]
 80064ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ee:	09db      	lsrs	r3, r3, #7
 80064f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80064f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064f4:	2b7f      	cmp	r3, #127	; 0x7f
 80064f6:	d8f0      	bhi.n	80064da <_VPrintTarget+0x3ba>
 80064f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064fa:	1c5a      	adds	r2, r3, #1
 80064fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80064fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006500:	b2d2      	uxtb	r2, r2
 8006502:	701a      	strb	r2, [r3, #0]
 8006504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006506:	617b      	str	r3, [r7, #20]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	637b      	str	r3, [r7, #52]	; 0x34
 800650c:	2300      	movs	r3, #0
 800650e:	633b      	str	r3, [r7, #48]	; 0x30
 8006510:	e00b      	b.n	800652a <_VPrintTarget+0x40a>
 8006512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006514:	b2da      	uxtb	r2, r3
 8006516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006518:	1c59      	adds	r1, r3, #1
 800651a:	6379      	str	r1, [r7, #52]	; 0x34
 800651c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006520:	b2d2      	uxtb	r2, r2
 8006522:	701a      	strb	r2, [r3, #0]
 8006524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006526:	09db      	lsrs	r3, r3, #7
 8006528:	633b      	str	r3, [r7, #48]	; 0x30
 800652a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652c:	2b7f      	cmp	r3, #127	; 0x7f
 800652e:	d8f0      	bhi.n	8006512 <_VPrintTarget+0x3f2>
 8006530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006532:	1c5a      	adds	r2, r3, #1
 8006534:	637a      	str	r2, [r7, #52]	; 0x34
 8006536:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006538:	b2d2      	uxtb	r2, r2
 800653a:	701a      	strb	r2, [r3, #0]
 800653c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800653e:	617b      	str	r3, [r7, #20]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	6979      	ldr	r1, [r7, #20]
 8006544:	221a      	movs	r2, #26
 8006546:	4618      	mov	r0, r3
 8006548:	f7ff fad8 	bl	8005afc <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 800654c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800654e:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8006552:	bf00      	nop
 8006554:	3758      	adds	r7, #88	; 0x58
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
 800655a:	bf00      	nop
 800655c:	08007794 	.word	0x08007794

08006560 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8006560:	b580      	push	{r7, lr}
 8006562:	b086      	sub	sp, #24
 8006564:	af02      	add	r7, sp, #8
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	607a      	str	r2, [r7, #4]
 800656c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800656e:	2300      	movs	r3, #0
 8006570:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006574:	4917      	ldr	r1, [pc, #92]	; (80065d4 <SEGGER_SYSVIEW_Init+0x74>)
 8006576:	4818      	ldr	r0, [pc, #96]	; (80065d8 <SEGGER_SYSVIEW_Init+0x78>)
 8006578:	f7ff f8c6 	bl	8005708 <SEGGER_RTT_AllocUpBuffer>
 800657c:	4603      	mov	r3, r0
 800657e:	b2da      	uxtb	r2, r3
 8006580:	4b16      	ldr	r3, [pc, #88]	; (80065dc <SEGGER_SYSVIEW_Init+0x7c>)
 8006582:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8006584:	4b15      	ldr	r3, [pc, #84]	; (80065dc <SEGGER_SYSVIEW_Init+0x7c>)
 8006586:	785a      	ldrb	r2, [r3, #1]
 8006588:	4b14      	ldr	r3, [pc, #80]	; (80065dc <SEGGER_SYSVIEW_Init+0x7c>)
 800658a:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800658c:	4b13      	ldr	r3, [pc, #76]	; (80065dc <SEGGER_SYSVIEW_Init+0x7c>)
 800658e:	7e1b      	ldrb	r3, [r3, #24]
 8006590:	4618      	mov	r0, r3
 8006592:	2300      	movs	r3, #0
 8006594:	9300      	str	r3, [sp, #0]
 8006596:	2308      	movs	r3, #8
 8006598:	4a11      	ldr	r2, [pc, #68]	; (80065e0 <SEGGER_SYSVIEW_Init+0x80>)
 800659a:	490f      	ldr	r1, [pc, #60]	; (80065d8 <SEGGER_SYSVIEW_Init+0x78>)
 800659c:	f7ff f938 	bl	8005810 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80065a0:	4b0e      	ldr	r3, [pc, #56]	; (80065dc <SEGGER_SYSVIEW_Init+0x7c>)
 80065a2:	2200      	movs	r2, #0
 80065a4:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80065a6:	4b0f      	ldr	r3, [pc, #60]	; (80065e4 <SEGGER_SYSVIEW_Init+0x84>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a0c      	ldr	r2, [pc, #48]	; (80065dc <SEGGER_SYSVIEW_Init+0x7c>)
 80065ac:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80065ae:	4a0b      	ldr	r2, [pc, #44]	; (80065dc <SEGGER_SYSVIEW_Init+0x7c>)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80065b4:	4a09      	ldr	r2, [pc, #36]	; (80065dc <SEGGER_SYSVIEW_Init+0x7c>)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80065ba:	4a08      	ldr	r2, [pc, #32]	; (80065dc <SEGGER_SYSVIEW_Init+0x7c>)
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80065c0:	4a06      	ldr	r2, [pc, #24]	; (80065dc <SEGGER_SYSVIEW_Init+0x7c>)
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80065c6:	4b05      	ldr	r3, [pc, #20]	; (80065dc <SEGGER_SYSVIEW_Init+0x7c>)
 80065c8:	2200      	movs	r2, #0
 80065ca:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80065cc:	bf00      	nop
 80065ce:	3710      	adds	r7, #16
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	20013394 	.word	0x20013394
 80065d8:	0800779c 	.word	0x0800779c
 80065dc:	2001439c 	.word	0x2001439c
 80065e0:	20014394 	.word	0x20014394
 80065e4:	e0001004 	.word	0xe0001004

080065e8 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80065e8:	b480      	push	{r7}
 80065ea:	b083      	sub	sp, #12
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80065f0:	4a04      	ldr	r2, [pc, #16]	; (8006604 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6113      	str	r3, [r2, #16]
}
 80065f6:	bf00      	nop
 80065f8:	370c      	adds	r7, #12
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	2001439c 	.word	0x2001439c

08006608 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006610:	f3ef 8311 	mrs	r3, BASEPRI
 8006614:	f04f 0120 	mov.w	r1, #32
 8006618:	f381 8811 	msr	BASEPRI, r1
 800661c:	60fb      	str	r3, [r7, #12]
 800661e:	4808      	ldr	r0, [pc, #32]	; (8006640 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8006620:	f7ff f97b 	bl	800591a <_PreparePacket>
 8006624:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	68b9      	ldr	r1, [r7, #8]
 800662a:	68b8      	ldr	r0, [r7, #8]
 800662c:	f7ff fa66 	bl	8005afc <_SendPacket>
  RECORD_END();
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f383 8811 	msr	BASEPRI, r3
}
 8006636:	bf00      	nop
 8006638:	3710      	adds	r7, #16
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	200143cc 	.word	0x200143cc

08006644 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006644:	b580      	push	{r7, lr}
 8006646:	b088      	sub	sp, #32
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800664e:	f3ef 8311 	mrs	r3, BASEPRI
 8006652:	f04f 0120 	mov.w	r1, #32
 8006656:	f381 8811 	msr	BASEPRI, r1
 800665a:	617b      	str	r3, [r7, #20]
 800665c:	4816      	ldr	r0, [pc, #88]	; (80066b8 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800665e:	f7ff f95c 	bl	800591a <_PreparePacket>
 8006662:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	61fb      	str	r3, [r7, #28]
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	61bb      	str	r3, [r7, #24]
 8006670:	e00b      	b.n	800668a <SEGGER_SYSVIEW_RecordU32+0x46>
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	b2da      	uxtb	r2, r3
 8006676:	69fb      	ldr	r3, [r7, #28]
 8006678:	1c59      	adds	r1, r3, #1
 800667a:	61f9      	str	r1, [r7, #28]
 800667c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006680:	b2d2      	uxtb	r2, r2
 8006682:	701a      	strb	r2, [r3, #0]
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	09db      	lsrs	r3, r3, #7
 8006688:	61bb      	str	r3, [r7, #24]
 800668a:	69bb      	ldr	r3, [r7, #24]
 800668c:	2b7f      	cmp	r3, #127	; 0x7f
 800668e:	d8f0      	bhi.n	8006672 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8006690:	69fb      	ldr	r3, [r7, #28]
 8006692:	1c5a      	adds	r2, r3, #1
 8006694:	61fa      	str	r2, [r7, #28]
 8006696:	69ba      	ldr	r2, [r7, #24]
 8006698:	b2d2      	uxtb	r2, r2
 800669a:	701a      	strb	r2, [r3, #0]
 800669c:	69fb      	ldr	r3, [r7, #28]
 800669e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	68f9      	ldr	r1, [r7, #12]
 80066a4:	6938      	ldr	r0, [r7, #16]
 80066a6:	f7ff fa29 	bl	8005afc <_SendPacket>
  RECORD_END();
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	f383 8811 	msr	BASEPRI, r3
}
 80066b0:	bf00      	nop
 80066b2:	3720      	adds	r7, #32
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	200143cc 	.word	0x200143cc

080066bc <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80066bc:	b580      	push	{r7, lr}
 80066be:	b08c      	sub	sp, #48	; 0x30
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80066c8:	f3ef 8311 	mrs	r3, BASEPRI
 80066cc:	f04f 0120 	mov.w	r1, #32
 80066d0:	f381 8811 	msr	BASEPRI, r1
 80066d4:	61fb      	str	r3, [r7, #28]
 80066d6:	4825      	ldr	r0, [pc, #148]	; (800676c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80066d8:	f7ff f91f 	bl	800591a <_PreparePacket>
 80066dc:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80066ea:	e00b      	b.n	8006704 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80066ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ee:	b2da      	uxtb	r2, r3
 80066f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f2:	1c59      	adds	r1, r3, #1
 80066f4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80066f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066fa:	b2d2      	uxtb	r2, r2
 80066fc:	701a      	strb	r2, [r3, #0]
 80066fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006700:	09db      	lsrs	r3, r3, #7
 8006702:	62bb      	str	r3, [r7, #40]	; 0x28
 8006704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006706:	2b7f      	cmp	r3, #127	; 0x7f
 8006708:	d8f0      	bhi.n	80066ec <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800670a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800670c:	1c5a      	adds	r2, r3, #1
 800670e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006710:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006712:	b2d2      	uxtb	r2, r2
 8006714:	701a      	strb	r2, [r3, #0]
 8006716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006718:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	627b      	str	r3, [r7, #36]	; 0x24
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	623b      	str	r3, [r7, #32]
 8006722:	e00b      	b.n	800673c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006724:	6a3b      	ldr	r3, [r7, #32]
 8006726:	b2da      	uxtb	r2, r3
 8006728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800672a:	1c59      	adds	r1, r3, #1
 800672c:	6279      	str	r1, [r7, #36]	; 0x24
 800672e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006732:	b2d2      	uxtb	r2, r2
 8006734:	701a      	strb	r2, [r3, #0]
 8006736:	6a3b      	ldr	r3, [r7, #32]
 8006738:	09db      	lsrs	r3, r3, #7
 800673a:	623b      	str	r3, [r7, #32]
 800673c:	6a3b      	ldr	r3, [r7, #32]
 800673e:	2b7f      	cmp	r3, #127	; 0x7f
 8006740:	d8f0      	bhi.n	8006724 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8006742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006744:	1c5a      	adds	r2, r3, #1
 8006746:	627a      	str	r2, [r7, #36]	; 0x24
 8006748:	6a3a      	ldr	r2, [r7, #32]
 800674a:	b2d2      	uxtb	r2, r2
 800674c:	701a      	strb	r2, [r3, #0]
 800674e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006750:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	6979      	ldr	r1, [r7, #20]
 8006756:	69b8      	ldr	r0, [r7, #24]
 8006758:	f7ff f9d0 	bl	8005afc <_SendPacket>
  RECORD_END();
 800675c:	69fb      	ldr	r3, [r7, #28]
 800675e:	f383 8811 	msr	BASEPRI, r3
}
 8006762:	bf00      	nop
 8006764:	3730      	adds	r7, #48	; 0x30
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	200143cc 	.word	0x200143cc

08006770 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8006770:	b580      	push	{r7, lr}
 8006772:	b08e      	sub	sp, #56	; 0x38
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
 800677c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800677e:	f3ef 8311 	mrs	r3, BASEPRI
 8006782:	f04f 0120 	mov.w	r1, #32
 8006786:	f381 8811 	msr	BASEPRI, r1
 800678a:	61fb      	str	r3, [r7, #28]
 800678c:	4832      	ldr	r0, [pc, #200]	; (8006858 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800678e:	f7ff f8c4 	bl	800591a <_PreparePacket>
 8006792:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	637b      	str	r3, [r7, #52]	; 0x34
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	633b      	str	r3, [r7, #48]	; 0x30
 80067a0:	e00b      	b.n	80067ba <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 80067a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a4:	b2da      	uxtb	r2, r3
 80067a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067a8:	1c59      	adds	r1, r3, #1
 80067aa:	6379      	str	r1, [r7, #52]	; 0x34
 80067ac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80067b0:	b2d2      	uxtb	r2, r2
 80067b2:	701a      	strb	r2, [r3, #0]
 80067b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b6:	09db      	lsrs	r3, r3, #7
 80067b8:	633b      	str	r3, [r7, #48]	; 0x30
 80067ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067bc:	2b7f      	cmp	r3, #127	; 0x7f
 80067be:	d8f0      	bhi.n	80067a2 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80067c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067c2:	1c5a      	adds	r2, r3, #1
 80067c4:	637a      	str	r2, [r7, #52]	; 0x34
 80067c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067c8:	b2d2      	uxtb	r2, r2
 80067ca:	701a      	strb	r2, [r3, #0]
 80067cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067ce:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80067d8:	e00b      	b.n	80067f2 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80067da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067dc:	b2da      	uxtb	r2, r3
 80067de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067e0:	1c59      	adds	r1, r3, #1
 80067e2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80067e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80067e8:	b2d2      	uxtb	r2, r2
 80067ea:	701a      	strb	r2, [r3, #0]
 80067ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ee:	09db      	lsrs	r3, r3, #7
 80067f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80067f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067f4:	2b7f      	cmp	r3, #127	; 0x7f
 80067f6:	d8f0      	bhi.n	80067da <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 80067f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067fa:	1c5a      	adds	r2, r3, #1
 80067fc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80067fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006800:	b2d2      	uxtb	r2, r2
 8006802:	701a      	strb	r2, [r3, #0]
 8006804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006806:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	627b      	str	r3, [r7, #36]	; 0x24
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	623b      	str	r3, [r7, #32]
 8006810:	e00b      	b.n	800682a <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8006812:	6a3b      	ldr	r3, [r7, #32]
 8006814:	b2da      	uxtb	r2, r3
 8006816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006818:	1c59      	adds	r1, r3, #1
 800681a:	6279      	str	r1, [r7, #36]	; 0x24
 800681c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006820:	b2d2      	uxtb	r2, r2
 8006822:	701a      	strb	r2, [r3, #0]
 8006824:	6a3b      	ldr	r3, [r7, #32]
 8006826:	09db      	lsrs	r3, r3, #7
 8006828:	623b      	str	r3, [r7, #32]
 800682a:	6a3b      	ldr	r3, [r7, #32]
 800682c:	2b7f      	cmp	r3, #127	; 0x7f
 800682e:	d8f0      	bhi.n	8006812 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8006830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006832:	1c5a      	adds	r2, r3, #1
 8006834:	627a      	str	r2, [r7, #36]	; 0x24
 8006836:	6a3a      	ldr	r2, [r7, #32]
 8006838:	b2d2      	uxtb	r2, r2
 800683a:	701a      	strb	r2, [r3, #0]
 800683c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800683e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	6979      	ldr	r1, [r7, #20]
 8006844:	69b8      	ldr	r0, [r7, #24]
 8006846:	f7ff f959 	bl	8005afc <_SendPacket>
  RECORD_END();
 800684a:	69fb      	ldr	r3, [r7, #28]
 800684c:	f383 8811 	msr	BASEPRI, r3
}
 8006850:	bf00      	nop
 8006852:	3738      	adds	r7, #56	; 0x38
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}
 8006858:	200143cc 	.word	0x200143cc

0800685c <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800685c:	b580      	push	{r7, lr}
 800685e:	b090      	sub	sp, #64	; 0x40
 8006860:	af00      	add	r7, sp, #0
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	60b9      	str	r1, [r7, #8]
 8006866:	607a      	str	r2, [r7, #4]
 8006868:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800686a:	f3ef 8311 	mrs	r3, BASEPRI
 800686e:	f04f 0120 	mov.w	r1, #32
 8006872:	f381 8811 	msr	BASEPRI, r1
 8006876:	61fb      	str	r3, [r7, #28]
 8006878:	4840      	ldr	r0, [pc, #256]	; (800697c <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800687a:	f7ff f84e 	bl	800591a <_PreparePacket>
 800687e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006880:	69bb      	ldr	r3, [r7, #24]
 8006882:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	63bb      	str	r3, [r7, #56]	; 0x38
 800688c:	e00b      	b.n	80068a6 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800688e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006890:	b2da      	uxtb	r2, r3
 8006892:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006894:	1c59      	adds	r1, r3, #1
 8006896:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006898:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800689c:	b2d2      	uxtb	r2, r2
 800689e:	701a      	strb	r2, [r3, #0]
 80068a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a2:	09db      	lsrs	r3, r3, #7
 80068a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80068a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a8:	2b7f      	cmp	r3, #127	; 0x7f
 80068aa:	d8f0      	bhi.n	800688e <SEGGER_SYSVIEW_RecordU32x4+0x32>
 80068ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068ae:	1c5a      	adds	r2, r3, #1
 80068b0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80068b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068b4:	b2d2      	uxtb	r2, r2
 80068b6:	701a      	strb	r2, [r3, #0]
 80068b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068ba:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	637b      	str	r3, [r7, #52]	; 0x34
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	633b      	str	r3, [r7, #48]	; 0x30
 80068c4:	e00b      	b.n	80068de <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80068c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068c8:	b2da      	uxtb	r2, r3
 80068ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068cc:	1c59      	adds	r1, r3, #1
 80068ce:	6379      	str	r1, [r7, #52]	; 0x34
 80068d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80068d4:	b2d2      	uxtb	r2, r2
 80068d6:	701a      	strb	r2, [r3, #0]
 80068d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068da:	09db      	lsrs	r3, r3, #7
 80068dc:	633b      	str	r3, [r7, #48]	; 0x30
 80068de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e0:	2b7f      	cmp	r3, #127	; 0x7f
 80068e2:	d8f0      	bhi.n	80068c6 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80068e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068e6:	1c5a      	adds	r2, r3, #1
 80068e8:	637a      	str	r2, [r7, #52]	; 0x34
 80068ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068ec:	b2d2      	uxtb	r2, r2
 80068ee:	701a      	strb	r2, [r3, #0]
 80068f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068f2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80068fc:	e00b      	b.n	8006916 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 80068fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006900:	b2da      	uxtb	r2, r3
 8006902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006904:	1c59      	adds	r1, r3, #1
 8006906:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006908:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800690c:	b2d2      	uxtb	r2, r2
 800690e:	701a      	strb	r2, [r3, #0]
 8006910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006912:	09db      	lsrs	r3, r3, #7
 8006914:	62bb      	str	r3, [r7, #40]	; 0x28
 8006916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006918:	2b7f      	cmp	r3, #127	; 0x7f
 800691a:	d8f0      	bhi.n	80068fe <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800691c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800691e:	1c5a      	adds	r2, r3, #1
 8006920:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006922:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006924:	b2d2      	uxtb	r2, r2
 8006926:	701a      	strb	r2, [r3, #0]
 8006928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800692a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	627b      	str	r3, [r7, #36]	; 0x24
 8006930:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006932:	623b      	str	r3, [r7, #32]
 8006934:	e00b      	b.n	800694e <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8006936:	6a3b      	ldr	r3, [r7, #32]
 8006938:	b2da      	uxtb	r2, r3
 800693a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693c:	1c59      	adds	r1, r3, #1
 800693e:	6279      	str	r1, [r7, #36]	; 0x24
 8006940:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006944:	b2d2      	uxtb	r2, r2
 8006946:	701a      	strb	r2, [r3, #0]
 8006948:	6a3b      	ldr	r3, [r7, #32]
 800694a:	09db      	lsrs	r3, r3, #7
 800694c:	623b      	str	r3, [r7, #32]
 800694e:	6a3b      	ldr	r3, [r7, #32]
 8006950:	2b7f      	cmp	r3, #127	; 0x7f
 8006952:	d8f0      	bhi.n	8006936 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8006954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006956:	1c5a      	adds	r2, r3, #1
 8006958:	627a      	str	r2, [r7, #36]	; 0x24
 800695a:	6a3a      	ldr	r2, [r7, #32]
 800695c:	b2d2      	uxtb	r2, r2
 800695e:	701a      	strb	r2, [r3, #0]
 8006960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006962:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	6979      	ldr	r1, [r7, #20]
 8006968:	69b8      	ldr	r0, [r7, #24]
 800696a:	f7ff f8c7 	bl	8005afc <_SendPacket>
  RECORD_END();
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	f383 8811 	msr	BASEPRI, r3
}
 8006974:	bf00      	nop
 8006976:	3740      	adds	r7, #64	; 0x40
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}
 800697c:	200143cc 	.word	0x200143cc

08006980 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8006980:	b580      	push	{r7, lr}
 8006982:	b08c      	sub	sp, #48	; 0x30
 8006984:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8006986:	4b59      	ldr	r3, [pc, #356]	; (8006aec <SEGGER_SYSVIEW_Start+0x16c>)
 8006988:	2201      	movs	r2, #1
 800698a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800698c:	f3ef 8311 	mrs	r3, BASEPRI
 8006990:	f04f 0120 	mov.w	r1, #32
 8006994:	f381 8811 	msr	BASEPRI, r1
 8006998:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800699a:	4b54      	ldr	r3, [pc, #336]	; (8006aec <SEGGER_SYSVIEW_Start+0x16c>)
 800699c:	785b      	ldrb	r3, [r3, #1]
 800699e:	220a      	movs	r2, #10
 80069a0:	4953      	ldr	r1, [pc, #332]	; (8006af0 <SEGGER_SYSVIEW_Start+0x170>)
 80069a2:	4618      	mov	r0, r3
 80069a4:	f7f9 fc4c 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 80069ae:	f7fe fb7d 	bl	80050ac <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80069b2:	200a      	movs	r0, #10
 80069b4:	f7ff fe28 	bl	8006608 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80069b8:	f3ef 8311 	mrs	r3, BASEPRI
 80069bc:	f04f 0120 	mov.w	r1, #32
 80069c0:	f381 8811 	msr	BASEPRI, r1
 80069c4:	60bb      	str	r3, [r7, #8]
 80069c6:	484b      	ldr	r0, [pc, #300]	; (8006af4 <SEGGER_SYSVIEW_Start+0x174>)
 80069c8:	f7fe ffa7 	bl	800591a <_PreparePacket>
 80069cc:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80069d6:	4b45      	ldr	r3, [pc, #276]	; (8006aec <SEGGER_SYSVIEW_Start+0x16c>)
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	62bb      	str	r3, [r7, #40]	; 0x28
 80069dc:	e00b      	b.n	80069f6 <SEGGER_SYSVIEW_Start+0x76>
 80069de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e0:	b2da      	uxtb	r2, r3
 80069e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069e4:	1c59      	adds	r1, r3, #1
 80069e6:	62f9      	str	r1, [r7, #44]	; 0x2c
 80069e8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069ec:	b2d2      	uxtb	r2, r2
 80069ee:	701a      	strb	r2, [r3, #0]
 80069f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069f2:	09db      	lsrs	r3, r3, #7
 80069f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80069f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069f8:	2b7f      	cmp	r3, #127	; 0x7f
 80069fa:	d8f0      	bhi.n	80069de <SEGGER_SYSVIEW_Start+0x5e>
 80069fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069fe:	1c5a      	adds	r2, r3, #1
 8006a00:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a04:	b2d2      	uxtb	r2, r2
 8006a06:	701a      	strb	r2, [r3, #0]
 8006a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a0a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	627b      	str	r3, [r7, #36]	; 0x24
 8006a10:	4b36      	ldr	r3, [pc, #216]	; (8006aec <SEGGER_SYSVIEW_Start+0x16c>)
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	623b      	str	r3, [r7, #32]
 8006a16:	e00b      	b.n	8006a30 <SEGGER_SYSVIEW_Start+0xb0>
 8006a18:	6a3b      	ldr	r3, [r7, #32]
 8006a1a:	b2da      	uxtb	r2, r3
 8006a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1e:	1c59      	adds	r1, r3, #1
 8006a20:	6279      	str	r1, [r7, #36]	; 0x24
 8006a22:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a26:	b2d2      	uxtb	r2, r2
 8006a28:	701a      	strb	r2, [r3, #0]
 8006a2a:	6a3b      	ldr	r3, [r7, #32]
 8006a2c:	09db      	lsrs	r3, r3, #7
 8006a2e:	623b      	str	r3, [r7, #32]
 8006a30:	6a3b      	ldr	r3, [r7, #32]
 8006a32:	2b7f      	cmp	r3, #127	; 0x7f
 8006a34:	d8f0      	bhi.n	8006a18 <SEGGER_SYSVIEW_Start+0x98>
 8006a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a38:	1c5a      	adds	r2, r3, #1
 8006a3a:	627a      	str	r2, [r7, #36]	; 0x24
 8006a3c:	6a3a      	ldr	r2, [r7, #32]
 8006a3e:	b2d2      	uxtb	r2, r2
 8006a40:	701a      	strb	r2, [r3, #0]
 8006a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a44:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	61fb      	str	r3, [r7, #28]
 8006a4a:	4b28      	ldr	r3, [pc, #160]	; (8006aec <SEGGER_SYSVIEW_Start+0x16c>)
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	61bb      	str	r3, [r7, #24]
 8006a50:	e00b      	b.n	8006a6a <SEGGER_SYSVIEW_Start+0xea>
 8006a52:	69bb      	ldr	r3, [r7, #24]
 8006a54:	b2da      	uxtb	r2, r3
 8006a56:	69fb      	ldr	r3, [r7, #28]
 8006a58:	1c59      	adds	r1, r3, #1
 8006a5a:	61f9      	str	r1, [r7, #28]
 8006a5c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a60:	b2d2      	uxtb	r2, r2
 8006a62:	701a      	strb	r2, [r3, #0]
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	09db      	lsrs	r3, r3, #7
 8006a68:	61bb      	str	r3, [r7, #24]
 8006a6a:	69bb      	ldr	r3, [r7, #24]
 8006a6c:	2b7f      	cmp	r3, #127	; 0x7f
 8006a6e:	d8f0      	bhi.n	8006a52 <SEGGER_SYSVIEW_Start+0xd2>
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	1c5a      	adds	r2, r3, #1
 8006a74:	61fa      	str	r2, [r7, #28]
 8006a76:	69ba      	ldr	r2, [r7, #24]
 8006a78:	b2d2      	uxtb	r2, r2
 8006a7a:	701a      	strb	r2, [r3, #0]
 8006a7c:	69fb      	ldr	r3, [r7, #28]
 8006a7e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	617b      	str	r3, [r7, #20]
 8006a84:	2300      	movs	r3, #0
 8006a86:	613b      	str	r3, [r7, #16]
 8006a88:	e00b      	b.n	8006aa2 <SEGGER_SYSVIEW_Start+0x122>
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	b2da      	uxtb	r2, r3
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	1c59      	adds	r1, r3, #1
 8006a92:	6179      	str	r1, [r7, #20]
 8006a94:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a98:	b2d2      	uxtb	r2, r2
 8006a9a:	701a      	strb	r2, [r3, #0]
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	09db      	lsrs	r3, r3, #7
 8006aa0:	613b      	str	r3, [r7, #16]
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	2b7f      	cmp	r3, #127	; 0x7f
 8006aa6:	d8f0      	bhi.n	8006a8a <SEGGER_SYSVIEW_Start+0x10a>
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	1c5a      	adds	r2, r3, #1
 8006aac:	617a      	str	r2, [r7, #20]
 8006aae:	693a      	ldr	r2, [r7, #16]
 8006ab0:	b2d2      	uxtb	r2, r2
 8006ab2:	701a      	strb	r2, [r3, #0]
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006ab8:	2218      	movs	r2, #24
 8006aba:	6839      	ldr	r1, [r7, #0]
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f7ff f81d 	bl	8005afc <_SendPacket>
      RECORD_END();
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006ac8:	4b08      	ldr	r3, [pc, #32]	; (8006aec <SEGGER_SYSVIEW_Start+0x16c>)
 8006aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d002      	beq.n	8006ad6 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006ad0:	4b06      	ldr	r3, [pc, #24]	; (8006aec <SEGGER_SYSVIEW_Start+0x16c>)
 8006ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad4:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8006ad6:	f000 f9eb 	bl	8006eb0 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8006ada:	f000 f9b1 	bl	8006e40 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8006ade:	f000 fc8d 	bl	80073fc <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8006ae2:	bf00      	nop
 8006ae4:	3730      	adds	r7, #48	; 0x30
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}
 8006aea:	bf00      	nop
 8006aec:	2001439c 	.word	0x2001439c
 8006af0:	080077dc 	.word	0x080077dc
 8006af4:	200143cc 	.word	0x200143cc

08006af8 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006afe:	f3ef 8311 	mrs	r3, BASEPRI
 8006b02:	f04f 0120 	mov.w	r1, #32
 8006b06:	f381 8811 	msr	BASEPRI, r1
 8006b0a:	607b      	str	r3, [r7, #4]
 8006b0c:	480b      	ldr	r0, [pc, #44]	; (8006b3c <SEGGER_SYSVIEW_Stop+0x44>)
 8006b0e:	f7fe ff04 	bl	800591a <_PreparePacket>
 8006b12:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8006b14:	4b0a      	ldr	r3, [pc, #40]	; (8006b40 <SEGGER_SYSVIEW_Stop+0x48>)
 8006b16:	781b      	ldrb	r3, [r3, #0]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d007      	beq.n	8006b2c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8006b1c:	220b      	movs	r2, #11
 8006b1e:	6839      	ldr	r1, [r7, #0]
 8006b20:	6838      	ldr	r0, [r7, #0]
 8006b22:	f7fe ffeb 	bl	8005afc <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8006b26:	4b06      	ldr	r3, [pc, #24]	; (8006b40 <SEGGER_SYSVIEW_Stop+0x48>)
 8006b28:	2200      	movs	r2, #0
 8006b2a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f383 8811 	msr	BASEPRI, r3
}
 8006b32:	bf00      	nop
 8006b34:	3708      	adds	r7, #8
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	200143cc 	.word	0x200143cc
 8006b40:	2001439c 	.word	0x2001439c

08006b44 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b08c      	sub	sp, #48	; 0x30
 8006b48:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006b4a:	f3ef 8311 	mrs	r3, BASEPRI
 8006b4e:	f04f 0120 	mov.w	r1, #32
 8006b52:	f381 8811 	msr	BASEPRI, r1
 8006b56:	60fb      	str	r3, [r7, #12]
 8006b58:	4845      	ldr	r0, [pc, #276]	; (8006c70 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8006b5a:	f7fe fede 	bl	800591a <_PreparePacket>
 8006b5e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b68:	4b42      	ldr	r3, [pc, #264]	; (8006c74 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b6e:	e00b      	b.n	8006b88 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b72:	b2da      	uxtb	r2, r3
 8006b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b76:	1c59      	adds	r1, r3, #1
 8006b78:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006b7a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006b7e:	b2d2      	uxtb	r2, r2
 8006b80:	701a      	strb	r2, [r3, #0]
 8006b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b84:	09db      	lsrs	r3, r3, #7
 8006b86:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b8a:	2b7f      	cmp	r3, #127	; 0x7f
 8006b8c:	d8f0      	bhi.n	8006b70 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8006b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b90:	1c5a      	adds	r2, r3, #1
 8006b92:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b96:	b2d2      	uxtb	r2, r2
 8006b98:	701a      	strb	r2, [r3, #0]
 8006b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b9c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	627b      	str	r3, [r7, #36]	; 0x24
 8006ba2:	4b34      	ldr	r3, [pc, #208]	; (8006c74 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	623b      	str	r3, [r7, #32]
 8006ba8:	e00b      	b.n	8006bc2 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8006baa:	6a3b      	ldr	r3, [r7, #32]
 8006bac:	b2da      	uxtb	r2, r3
 8006bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb0:	1c59      	adds	r1, r3, #1
 8006bb2:	6279      	str	r1, [r7, #36]	; 0x24
 8006bb4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006bb8:	b2d2      	uxtb	r2, r2
 8006bba:	701a      	strb	r2, [r3, #0]
 8006bbc:	6a3b      	ldr	r3, [r7, #32]
 8006bbe:	09db      	lsrs	r3, r3, #7
 8006bc0:	623b      	str	r3, [r7, #32]
 8006bc2:	6a3b      	ldr	r3, [r7, #32]
 8006bc4:	2b7f      	cmp	r3, #127	; 0x7f
 8006bc6:	d8f0      	bhi.n	8006baa <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8006bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bca:	1c5a      	adds	r2, r3, #1
 8006bcc:	627a      	str	r2, [r7, #36]	; 0x24
 8006bce:	6a3a      	ldr	r2, [r7, #32]
 8006bd0:	b2d2      	uxtb	r2, r2
 8006bd2:	701a      	strb	r2, [r3, #0]
 8006bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	61fb      	str	r3, [r7, #28]
 8006bdc:	4b25      	ldr	r3, [pc, #148]	; (8006c74 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006bde:	691b      	ldr	r3, [r3, #16]
 8006be0:	61bb      	str	r3, [r7, #24]
 8006be2:	e00b      	b.n	8006bfc <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8006be4:	69bb      	ldr	r3, [r7, #24]
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	1c59      	adds	r1, r3, #1
 8006bec:	61f9      	str	r1, [r7, #28]
 8006bee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006bf2:	b2d2      	uxtb	r2, r2
 8006bf4:	701a      	strb	r2, [r3, #0]
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	09db      	lsrs	r3, r3, #7
 8006bfa:	61bb      	str	r3, [r7, #24]
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	2b7f      	cmp	r3, #127	; 0x7f
 8006c00:	d8f0      	bhi.n	8006be4 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8006c02:	69fb      	ldr	r3, [r7, #28]
 8006c04:	1c5a      	adds	r2, r3, #1
 8006c06:	61fa      	str	r2, [r7, #28]
 8006c08:	69ba      	ldr	r2, [r7, #24]
 8006c0a:	b2d2      	uxtb	r2, r2
 8006c0c:	701a      	strb	r2, [r3, #0]
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	617b      	str	r3, [r7, #20]
 8006c16:	2300      	movs	r3, #0
 8006c18:	613b      	str	r3, [r7, #16]
 8006c1a:	e00b      	b.n	8006c34 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	b2da      	uxtb	r2, r3
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	1c59      	adds	r1, r3, #1
 8006c24:	6179      	str	r1, [r7, #20]
 8006c26:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006c2a:	b2d2      	uxtb	r2, r2
 8006c2c:	701a      	strb	r2, [r3, #0]
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	09db      	lsrs	r3, r3, #7
 8006c32:	613b      	str	r3, [r7, #16]
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	2b7f      	cmp	r3, #127	; 0x7f
 8006c38:	d8f0      	bhi.n	8006c1c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	1c5a      	adds	r2, r3, #1
 8006c3e:	617a      	str	r2, [r7, #20]
 8006c40:	693a      	ldr	r2, [r7, #16]
 8006c42:	b2d2      	uxtb	r2, r2
 8006c44:	701a      	strb	r2, [r3, #0]
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006c4a:	2218      	movs	r2, #24
 8006c4c:	6879      	ldr	r1, [r7, #4]
 8006c4e:	68b8      	ldr	r0, [r7, #8]
 8006c50:	f7fe ff54 	bl	8005afc <_SendPacket>
  RECORD_END();
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006c5a:	4b06      	ldr	r3, [pc, #24]	; (8006c74 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d002      	beq.n	8006c68 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8006c62:	4b04      	ldr	r3, [pc, #16]	; (8006c74 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c66:	4798      	blx	r3
  }
}
 8006c68:	bf00      	nop
 8006c6a:	3730      	adds	r7, #48	; 0x30
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}
 8006c70:	200143cc 	.word	0x200143cc
 8006c74:	2001439c 	.word	0x2001439c

08006c78 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b092      	sub	sp, #72	; 0x48
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006c80:	f3ef 8311 	mrs	r3, BASEPRI
 8006c84:	f04f 0120 	mov.w	r1, #32
 8006c88:	f381 8811 	msr	BASEPRI, r1
 8006c8c:	617b      	str	r3, [r7, #20]
 8006c8e:	486a      	ldr	r0, [pc, #424]	; (8006e38 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006c90:	f7fe fe43 	bl	800591a <_PreparePacket>
 8006c94:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	647b      	str	r3, [r7, #68]	; 0x44
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	4b66      	ldr	r3, [pc, #408]	; (8006e3c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	643b      	str	r3, [r7, #64]	; 0x40
 8006caa:	e00b      	b.n	8006cc4 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8006cac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cae:	b2da      	uxtb	r2, r3
 8006cb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cb2:	1c59      	adds	r1, r3, #1
 8006cb4:	6479      	str	r1, [r7, #68]	; 0x44
 8006cb6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006cba:	b2d2      	uxtb	r2, r2
 8006cbc:	701a      	strb	r2, [r3, #0]
 8006cbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cc0:	09db      	lsrs	r3, r3, #7
 8006cc2:	643b      	str	r3, [r7, #64]	; 0x40
 8006cc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cc6:	2b7f      	cmp	r3, #127	; 0x7f
 8006cc8:	d8f0      	bhi.n	8006cac <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8006cca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ccc:	1c5a      	adds	r2, r3, #1
 8006cce:	647a      	str	r2, [r7, #68]	; 0x44
 8006cd0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006cd2:	b2d2      	uxtb	r2, r2
 8006cd4:	701a      	strb	r2, [r3, #0]
 8006cd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cd8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ce4:	e00b      	b.n	8006cfe <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8006ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ce8:	b2da      	uxtb	r2, r3
 8006cea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cec:	1c59      	adds	r1, r3, #1
 8006cee:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006cf0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006cf4:	b2d2      	uxtb	r2, r2
 8006cf6:	701a      	strb	r2, [r3, #0]
 8006cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cfa:	09db      	lsrs	r3, r3, #7
 8006cfc:	63bb      	str	r3, [r7, #56]	; 0x38
 8006cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d00:	2b7f      	cmp	r3, #127	; 0x7f
 8006d02:	d8f0      	bhi.n	8006ce6 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8006d04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d06:	1c5a      	adds	r2, r3, #1
 8006d08:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006d0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d0c:	b2d2      	uxtb	r2, r2
 8006d0e:	701a      	strb	r2, [r3, #0]
 8006d10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d12:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	2220      	movs	r2, #32
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	68f8      	ldr	r0, [r7, #12]
 8006d1e:	f7fe fdc3 	bl	80058a8 <_EncodeStr>
 8006d22:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8006d24:	2209      	movs	r2, #9
 8006d26:	68f9      	ldr	r1, [r7, #12]
 8006d28:	6938      	ldr	r0, [r7, #16]
 8006d2a:	f7fe fee7 	bl	8005afc <_SendPacket>
  //
  pPayload = pPayloadStart;
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	637b      	str	r3, [r7, #52]	; 0x34
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	4b40      	ldr	r3, [pc, #256]	; (8006e3c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	1ad3      	subs	r3, r2, r3
 8006d40:	633b      	str	r3, [r7, #48]	; 0x30
 8006d42:	e00b      	b.n	8006d5c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d46:	b2da      	uxtb	r2, r3
 8006d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d4a:	1c59      	adds	r1, r3, #1
 8006d4c:	6379      	str	r1, [r7, #52]	; 0x34
 8006d4e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d52:	b2d2      	uxtb	r2, r2
 8006d54:	701a      	strb	r2, [r3, #0]
 8006d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d58:	09db      	lsrs	r3, r3, #7
 8006d5a:	633b      	str	r3, [r7, #48]	; 0x30
 8006d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d5e:	2b7f      	cmp	r3, #127	; 0x7f
 8006d60:	d8f0      	bhi.n	8006d44 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8006d62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d64:	1c5a      	adds	r2, r3, #1
 8006d66:	637a      	str	r2, [r7, #52]	; 0x34
 8006d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d6a:	b2d2      	uxtb	r2, r2
 8006d6c:	701a      	strb	r2, [r3, #0]
 8006d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d70:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d7c:	e00b      	b.n	8006d96 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d80:	b2da      	uxtb	r2, r3
 8006d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d84:	1c59      	adds	r1, r3, #1
 8006d86:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006d88:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d8c:	b2d2      	uxtb	r2, r2
 8006d8e:	701a      	strb	r2, [r3, #0]
 8006d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d92:	09db      	lsrs	r3, r3, #7
 8006d94:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d98:	2b7f      	cmp	r3, #127	; 0x7f
 8006d9a:	d8f0      	bhi.n	8006d7e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d9e:	1c5a      	adds	r2, r3, #1
 8006da0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006da2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006da4:	b2d2      	uxtb	r2, r2
 8006da6:	701a      	strb	r2, [r3, #0]
 8006da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006daa:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	627b      	str	r3, [r7, #36]	; 0x24
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	623b      	str	r3, [r7, #32]
 8006db6:	e00b      	b.n	8006dd0 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006db8:	6a3b      	ldr	r3, [r7, #32]
 8006dba:	b2da      	uxtb	r2, r3
 8006dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbe:	1c59      	adds	r1, r3, #1
 8006dc0:	6279      	str	r1, [r7, #36]	; 0x24
 8006dc2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006dc6:	b2d2      	uxtb	r2, r2
 8006dc8:	701a      	strb	r2, [r3, #0]
 8006dca:	6a3b      	ldr	r3, [r7, #32]
 8006dcc:	09db      	lsrs	r3, r3, #7
 8006dce:	623b      	str	r3, [r7, #32]
 8006dd0:	6a3b      	ldr	r3, [r7, #32]
 8006dd2:	2b7f      	cmp	r3, #127	; 0x7f
 8006dd4:	d8f0      	bhi.n	8006db8 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd8:	1c5a      	adds	r2, r3, #1
 8006dda:	627a      	str	r2, [r7, #36]	; 0x24
 8006ddc:	6a3a      	ldr	r2, [r7, #32]
 8006dde:	b2d2      	uxtb	r2, r2
 8006de0:	701a      	strb	r2, [r3, #0]
 8006de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	61fb      	str	r3, [r7, #28]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	695b      	ldr	r3, [r3, #20]
 8006dee:	61bb      	str	r3, [r7, #24]
 8006df0:	e00b      	b.n	8006e0a <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 8006df2:	69bb      	ldr	r3, [r7, #24]
 8006df4:	b2da      	uxtb	r2, r3
 8006df6:	69fb      	ldr	r3, [r7, #28]
 8006df8:	1c59      	adds	r1, r3, #1
 8006dfa:	61f9      	str	r1, [r7, #28]
 8006dfc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006e00:	b2d2      	uxtb	r2, r2
 8006e02:	701a      	strb	r2, [r3, #0]
 8006e04:	69bb      	ldr	r3, [r7, #24]
 8006e06:	09db      	lsrs	r3, r3, #7
 8006e08:	61bb      	str	r3, [r7, #24]
 8006e0a:	69bb      	ldr	r3, [r7, #24]
 8006e0c:	2b7f      	cmp	r3, #127	; 0x7f
 8006e0e:	d8f0      	bhi.n	8006df2 <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	1c5a      	adds	r2, r3, #1
 8006e14:	61fa      	str	r2, [r7, #28]
 8006e16:	69ba      	ldr	r2, [r7, #24]
 8006e18:	b2d2      	uxtb	r2, r2
 8006e1a:	701a      	strb	r2, [r3, #0]
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006e20:	2215      	movs	r2, #21
 8006e22:	68f9      	ldr	r1, [r7, #12]
 8006e24:	6938      	ldr	r0, [r7, #16]
 8006e26:	f7fe fe69 	bl	8005afc <_SendPacket>
  RECORD_END();
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	f383 8811 	msr	BASEPRI, r3
}
 8006e30:	bf00      	nop
 8006e32:	3748      	adds	r7, #72	; 0x48
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}
 8006e38:	200143cc 	.word	0x200143cc
 8006e3c:	2001439c 	.word	0x2001439c

08006e40 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006e40:	b580      	push	{r7, lr}
 8006e42:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006e44:	4b07      	ldr	r3, [pc, #28]	; (8006e64 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006e46:	6a1b      	ldr	r3, [r3, #32]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d008      	beq.n	8006e5e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006e4c:	4b05      	ldr	r3, [pc, #20]	; (8006e64 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d003      	beq.n	8006e5e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8006e56:	4b03      	ldr	r3, [pc, #12]	; (8006e64 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006e58:	6a1b      	ldr	r3, [r3, #32]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	4798      	blx	r3
  }
}
 8006e5e:	bf00      	nop
 8006e60:	bd80      	pop	{r7, pc}
 8006e62:	bf00      	nop
 8006e64:	2001439c 	.word	0x2001439c

08006e68 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b086      	sub	sp, #24
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006e70:	f3ef 8311 	mrs	r3, BASEPRI
 8006e74:	f04f 0120 	mov.w	r1, #32
 8006e78:	f381 8811 	msr	BASEPRI, r1
 8006e7c:	617b      	str	r3, [r7, #20]
 8006e7e:	480b      	ldr	r0, [pc, #44]	; (8006eac <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006e80:	f7fe fd4b 	bl	800591a <_PreparePacket>
 8006e84:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006e86:	2280      	movs	r2, #128	; 0x80
 8006e88:	6879      	ldr	r1, [r7, #4]
 8006e8a:	6938      	ldr	r0, [r7, #16]
 8006e8c:	f7fe fd0c 	bl	80058a8 <_EncodeStr>
 8006e90:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8006e92:	220e      	movs	r2, #14
 8006e94:	68f9      	ldr	r1, [r7, #12]
 8006e96:	6938      	ldr	r0, [r7, #16]
 8006e98:	f7fe fe30 	bl	8005afc <_SendPacket>
  RECORD_END();
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	f383 8811 	msr	BASEPRI, r3
}
 8006ea2:	bf00      	nop
 8006ea4:	3718      	adds	r7, #24
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
 8006eaa:	bf00      	nop
 8006eac:	200143cc 	.word	0x200143cc

08006eb0 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006eb0:	b590      	push	{r4, r7, lr}
 8006eb2:	b083      	sub	sp, #12
 8006eb4:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8006eb6:	4b15      	ldr	r3, [pc, #84]	; (8006f0c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006eb8:	6a1b      	ldr	r3, [r3, #32]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d01a      	beq.n	8006ef4 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006ebe:	4b13      	ldr	r3, [pc, #76]	; (8006f0c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006ec0:	6a1b      	ldr	r3, [r3, #32]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d015      	beq.n	8006ef4 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006ec8:	4b10      	ldr	r3, [pc, #64]	; (8006f0c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006eca:	6a1b      	ldr	r3, [r3, #32]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4798      	blx	r3
 8006ed0:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006ed4:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8006ed6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006eda:	f04f 0200 	mov.w	r2, #0
 8006ede:	f04f 0300 	mov.w	r3, #0
 8006ee2:	000a      	movs	r2, r1
 8006ee4:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006ee6:	4613      	mov	r3, r2
 8006ee8:	461a      	mov	r2, r3
 8006eea:	4621      	mov	r1, r4
 8006eec:	200d      	movs	r0, #13
 8006eee:	f7ff fbe5 	bl	80066bc <SEGGER_SYSVIEW_RecordU32x2>
 8006ef2:	e006      	b.n	8006f02 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8006ef4:	4b06      	ldr	r3, [pc, #24]	; (8006f10 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4619      	mov	r1, r3
 8006efa:	200c      	movs	r0, #12
 8006efc:	f7ff fba2 	bl	8006644 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006f00:	bf00      	nop
 8006f02:	bf00      	nop
 8006f04:	370c      	adds	r7, #12
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd90      	pop	{r4, r7, pc}
 8006f0a:	bf00      	nop
 8006f0c:	2001439c 	.word	0x2001439c
 8006f10:	e0001004 	.word	0xe0001004

08006f14 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b086      	sub	sp, #24
 8006f18:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006f1a:	f3ef 8311 	mrs	r3, BASEPRI
 8006f1e:	f04f 0120 	mov.w	r1, #32
 8006f22:	f381 8811 	msr	BASEPRI, r1
 8006f26:	60fb      	str	r3, [r7, #12]
 8006f28:	4819      	ldr	r0, [pc, #100]	; (8006f90 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006f2a:	f7fe fcf6 	bl	800591a <_PreparePacket>
 8006f2e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006f34:	4b17      	ldr	r3, [pc, #92]	; (8006f94 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f3c:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	617b      	str	r3, [r7, #20]
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	613b      	str	r3, [r7, #16]
 8006f46:	e00b      	b.n	8006f60 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	b2da      	uxtb	r2, r3
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	1c59      	adds	r1, r3, #1
 8006f50:	6179      	str	r1, [r7, #20]
 8006f52:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f56:	b2d2      	uxtb	r2, r2
 8006f58:	701a      	strb	r2, [r3, #0]
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	09db      	lsrs	r3, r3, #7
 8006f5e:	613b      	str	r3, [r7, #16]
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	2b7f      	cmp	r3, #127	; 0x7f
 8006f64:	d8f0      	bhi.n	8006f48 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	1c5a      	adds	r2, r3, #1
 8006f6a:	617a      	str	r2, [r7, #20]
 8006f6c:	693a      	ldr	r2, [r7, #16]
 8006f6e:	b2d2      	uxtb	r2, r2
 8006f70:	701a      	strb	r2, [r3, #0]
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006f76:	2202      	movs	r2, #2
 8006f78:	6879      	ldr	r1, [r7, #4]
 8006f7a:	68b8      	ldr	r0, [r7, #8]
 8006f7c:	f7fe fdbe 	bl	8005afc <_SendPacket>
  RECORD_END();
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f383 8811 	msr	BASEPRI, r3
}
 8006f86:	bf00      	nop
 8006f88:	3718      	adds	r7, #24
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}
 8006f8e:	bf00      	nop
 8006f90:	200143cc 	.word	0x200143cc
 8006f94:	e000ed04 	.word	0xe000ed04

08006f98 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006f9e:	f3ef 8311 	mrs	r3, BASEPRI
 8006fa2:	f04f 0120 	mov.w	r1, #32
 8006fa6:	f381 8811 	msr	BASEPRI, r1
 8006faa:	607b      	str	r3, [r7, #4]
 8006fac:	4807      	ldr	r0, [pc, #28]	; (8006fcc <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006fae:	f7fe fcb4 	bl	800591a <_PreparePacket>
 8006fb2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8006fb4:	2203      	movs	r2, #3
 8006fb6:	6839      	ldr	r1, [r7, #0]
 8006fb8:	6838      	ldr	r0, [r7, #0]
 8006fba:	f7fe fd9f 	bl	8005afc <_SendPacket>
  RECORD_END();
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f383 8811 	msr	BASEPRI, r3
}
 8006fc4:	bf00      	nop
 8006fc6:	3708      	adds	r7, #8
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	200143cc 	.word	0x200143cc

08006fd0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006fd6:	f3ef 8311 	mrs	r3, BASEPRI
 8006fda:	f04f 0120 	mov.w	r1, #32
 8006fde:	f381 8811 	msr	BASEPRI, r1
 8006fe2:	607b      	str	r3, [r7, #4]
 8006fe4:	4807      	ldr	r0, [pc, #28]	; (8007004 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8006fe6:	f7fe fc98 	bl	800591a <_PreparePacket>
 8006fea:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006fec:	2212      	movs	r2, #18
 8006fee:	6839      	ldr	r1, [r7, #0]
 8006ff0:	6838      	ldr	r0, [r7, #0]
 8006ff2:	f7fe fd83 	bl	8005afc <_SendPacket>
  RECORD_END();
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f383 8811 	msr	BASEPRI, r3
}
 8006ffc:	bf00      	nop
 8006ffe:	3708      	adds	r7, #8
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}
 8007004:	200143cc 	.word	0x200143cc

08007008 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800700e:	f3ef 8311 	mrs	r3, BASEPRI
 8007012:	f04f 0120 	mov.w	r1, #32
 8007016:	f381 8811 	msr	BASEPRI, r1
 800701a:	607b      	str	r3, [r7, #4]
 800701c:	4807      	ldr	r0, [pc, #28]	; (800703c <SEGGER_SYSVIEW_OnIdle+0x34>)
 800701e:	f7fe fc7c 	bl	800591a <_PreparePacket>
 8007022:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8007024:	2211      	movs	r2, #17
 8007026:	6839      	ldr	r1, [r7, #0]
 8007028:	6838      	ldr	r0, [r7, #0]
 800702a:	f7fe fd67 	bl	8005afc <_SendPacket>
  RECORD_END();
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f383 8811 	msr	BASEPRI, r3
}
 8007034:	bf00      	nop
 8007036:	3708      	adds	r7, #8
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	200143cc 	.word	0x200143cc

08007040 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8007040:	b580      	push	{r7, lr}
 8007042:	b088      	sub	sp, #32
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007048:	f3ef 8311 	mrs	r3, BASEPRI
 800704c:	f04f 0120 	mov.w	r1, #32
 8007050:	f381 8811 	msr	BASEPRI, r1
 8007054:	617b      	str	r3, [r7, #20]
 8007056:	4819      	ldr	r0, [pc, #100]	; (80070bc <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8007058:	f7fe fc5f 	bl	800591a <_PreparePacket>
 800705c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007062:	4b17      	ldr	r3, [pc, #92]	; (80070c0 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	687a      	ldr	r2, [r7, #4]
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	61fb      	str	r3, [r7, #28]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	61bb      	str	r3, [r7, #24]
 8007074:	e00b      	b.n	800708e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	b2da      	uxtb	r2, r3
 800707a:	69fb      	ldr	r3, [r7, #28]
 800707c:	1c59      	adds	r1, r3, #1
 800707e:	61f9      	str	r1, [r7, #28]
 8007080:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007084:	b2d2      	uxtb	r2, r2
 8007086:	701a      	strb	r2, [r3, #0]
 8007088:	69bb      	ldr	r3, [r7, #24]
 800708a:	09db      	lsrs	r3, r3, #7
 800708c:	61bb      	str	r3, [r7, #24]
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	2b7f      	cmp	r3, #127	; 0x7f
 8007092:	d8f0      	bhi.n	8007076 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	1c5a      	adds	r2, r3, #1
 8007098:	61fa      	str	r2, [r7, #28]
 800709a:	69ba      	ldr	r2, [r7, #24]
 800709c:	b2d2      	uxtb	r2, r2
 800709e:	701a      	strb	r2, [r3, #0]
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80070a4:	2208      	movs	r2, #8
 80070a6:	68f9      	ldr	r1, [r7, #12]
 80070a8:	6938      	ldr	r0, [r7, #16]
 80070aa:	f7fe fd27 	bl	8005afc <_SendPacket>
  RECORD_END();
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	f383 8811 	msr	BASEPRI, r3
}
 80070b4:	bf00      	nop
 80070b6:	3720      	adds	r7, #32
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	200143cc 	.word	0x200143cc
 80070c0:	2001439c 	.word	0x2001439c

080070c4 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b088      	sub	sp, #32
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80070cc:	f3ef 8311 	mrs	r3, BASEPRI
 80070d0:	f04f 0120 	mov.w	r1, #32
 80070d4:	f381 8811 	msr	BASEPRI, r1
 80070d8:	617b      	str	r3, [r7, #20]
 80070da:	4819      	ldr	r0, [pc, #100]	; (8007140 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80070dc:	f7fe fc1d 	bl	800591a <_PreparePacket>
 80070e0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80070e6:	4b17      	ldr	r3, [pc, #92]	; (8007144 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	1ad3      	subs	r3, r2, r3
 80070ee:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	61fb      	str	r3, [r7, #28]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	61bb      	str	r3, [r7, #24]
 80070f8:	e00b      	b.n	8007112 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80070fa:	69bb      	ldr	r3, [r7, #24]
 80070fc:	b2da      	uxtb	r2, r3
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	1c59      	adds	r1, r3, #1
 8007102:	61f9      	str	r1, [r7, #28]
 8007104:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007108:	b2d2      	uxtb	r2, r2
 800710a:	701a      	strb	r2, [r3, #0]
 800710c:	69bb      	ldr	r3, [r7, #24]
 800710e:	09db      	lsrs	r3, r3, #7
 8007110:	61bb      	str	r3, [r7, #24]
 8007112:	69bb      	ldr	r3, [r7, #24]
 8007114:	2b7f      	cmp	r3, #127	; 0x7f
 8007116:	d8f0      	bhi.n	80070fa <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8007118:	69fb      	ldr	r3, [r7, #28]
 800711a:	1c5a      	adds	r2, r3, #1
 800711c:	61fa      	str	r2, [r7, #28]
 800711e:	69ba      	ldr	r2, [r7, #24]
 8007120:	b2d2      	uxtb	r2, r2
 8007122:	701a      	strb	r2, [r3, #0]
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8007128:	2204      	movs	r2, #4
 800712a:	68f9      	ldr	r1, [r7, #12]
 800712c:	6938      	ldr	r0, [r7, #16]
 800712e:	f7fe fce5 	bl	8005afc <_SendPacket>
  RECORD_END();
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	f383 8811 	msr	BASEPRI, r3
}
 8007138:	bf00      	nop
 800713a:	3720      	adds	r7, #32
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}
 8007140:	200143cc 	.word	0x200143cc
 8007144:	2001439c 	.word	0x2001439c

08007148 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8007148:	b580      	push	{r7, lr}
 800714a:	b088      	sub	sp, #32
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007150:	f3ef 8311 	mrs	r3, BASEPRI
 8007154:	f04f 0120 	mov.w	r1, #32
 8007158:	f381 8811 	msr	BASEPRI, r1
 800715c:	617b      	str	r3, [r7, #20]
 800715e:	4819      	ldr	r0, [pc, #100]	; (80071c4 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8007160:	f7fe fbdb 	bl	800591a <_PreparePacket>
 8007164:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800716a:	4b17      	ldr	r3, [pc, #92]	; (80071c8 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800716c:	691b      	ldr	r3, [r3, #16]
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	61fb      	str	r3, [r7, #28]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	61bb      	str	r3, [r7, #24]
 800717c:	e00b      	b.n	8007196 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	b2da      	uxtb	r2, r3
 8007182:	69fb      	ldr	r3, [r7, #28]
 8007184:	1c59      	adds	r1, r3, #1
 8007186:	61f9      	str	r1, [r7, #28]
 8007188:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800718c:	b2d2      	uxtb	r2, r2
 800718e:	701a      	strb	r2, [r3, #0]
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	09db      	lsrs	r3, r3, #7
 8007194:	61bb      	str	r3, [r7, #24]
 8007196:	69bb      	ldr	r3, [r7, #24]
 8007198:	2b7f      	cmp	r3, #127	; 0x7f
 800719a:	d8f0      	bhi.n	800717e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	1c5a      	adds	r2, r3, #1
 80071a0:	61fa      	str	r2, [r7, #28]
 80071a2:	69ba      	ldr	r2, [r7, #24]
 80071a4:	b2d2      	uxtb	r2, r2
 80071a6:	701a      	strb	r2, [r3, #0]
 80071a8:	69fb      	ldr	r3, [r7, #28]
 80071aa:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80071ac:	2206      	movs	r2, #6
 80071ae:	68f9      	ldr	r1, [r7, #12]
 80071b0:	6938      	ldr	r0, [r7, #16]
 80071b2:	f7fe fca3 	bl	8005afc <_SendPacket>
  RECORD_END();
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	f383 8811 	msr	BASEPRI, r3
}
 80071bc:	bf00      	nop
 80071be:	3720      	adds	r7, #32
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}
 80071c4:	200143cc 	.word	0x200143cc
 80071c8:	2001439c 	.word	0x2001439c

080071cc <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b08a      	sub	sp, #40	; 0x28
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80071d6:	f3ef 8311 	mrs	r3, BASEPRI
 80071da:	f04f 0120 	mov.w	r1, #32
 80071de:	f381 8811 	msr	BASEPRI, r1
 80071e2:	617b      	str	r3, [r7, #20]
 80071e4:	4827      	ldr	r0, [pc, #156]	; (8007284 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80071e6:	f7fe fb98 	bl	800591a <_PreparePacket>
 80071ea:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80071f0:	4b25      	ldr	r3, [pc, #148]	; (8007288 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80071f2:	691b      	ldr	r3, [r3, #16]
 80071f4:	687a      	ldr	r2, [r7, #4]
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	627b      	str	r3, [r7, #36]	; 0x24
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	623b      	str	r3, [r7, #32]
 8007202:	e00b      	b.n	800721c <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8007204:	6a3b      	ldr	r3, [r7, #32]
 8007206:	b2da      	uxtb	r2, r3
 8007208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720a:	1c59      	adds	r1, r3, #1
 800720c:	6279      	str	r1, [r7, #36]	; 0x24
 800720e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007212:	b2d2      	uxtb	r2, r2
 8007214:	701a      	strb	r2, [r3, #0]
 8007216:	6a3b      	ldr	r3, [r7, #32]
 8007218:	09db      	lsrs	r3, r3, #7
 800721a:	623b      	str	r3, [r7, #32]
 800721c:	6a3b      	ldr	r3, [r7, #32]
 800721e:	2b7f      	cmp	r3, #127	; 0x7f
 8007220:	d8f0      	bhi.n	8007204 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8007222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007224:	1c5a      	adds	r2, r3, #1
 8007226:	627a      	str	r2, [r7, #36]	; 0x24
 8007228:	6a3a      	ldr	r2, [r7, #32]
 800722a:	b2d2      	uxtb	r2, r2
 800722c:	701a      	strb	r2, [r3, #0]
 800722e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007230:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	61fb      	str	r3, [r7, #28]
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	61bb      	str	r3, [r7, #24]
 800723a:	e00b      	b.n	8007254 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	b2da      	uxtb	r2, r3
 8007240:	69fb      	ldr	r3, [r7, #28]
 8007242:	1c59      	adds	r1, r3, #1
 8007244:	61f9      	str	r1, [r7, #28]
 8007246:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800724a:	b2d2      	uxtb	r2, r2
 800724c:	701a      	strb	r2, [r3, #0]
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	09db      	lsrs	r3, r3, #7
 8007252:	61bb      	str	r3, [r7, #24]
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	2b7f      	cmp	r3, #127	; 0x7f
 8007258:	d8f0      	bhi.n	800723c <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	61fa      	str	r2, [r7, #28]
 8007260:	69ba      	ldr	r2, [r7, #24]
 8007262:	b2d2      	uxtb	r2, r2
 8007264:	701a      	strb	r2, [r3, #0]
 8007266:	69fb      	ldr	r3, [r7, #28]
 8007268:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800726a:	2207      	movs	r2, #7
 800726c:	68f9      	ldr	r1, [r7, #12]
 800726e:	6938      	ldr	r0, [r7, #16]
 8007270:	f7fe fc44 	bl	8005afc <_SendPacket>
  RECORD_END();
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	f383 8811 	msr	BASEPRI, r3
}
 800727a:	bf00      	nop
 800727c:	3728      	adds	r7, #40	; 0x28
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
 8007282:	bf00      	nop
 8007284:	200143cc 	.word	0x200143cc
 8007288:	2001439c 	.word	0x2001439c

0800728c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800728c:	b480      	push	{r7}
 800728e:	b083      	sub	sp, #12
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8007294:	4b04      	ldr	r3, [pc, #16]	; (80072a8 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8007296:	691b      	ldr	r3, [r3, #16]
 8007298:	687a      	ldr	r2, [r7, #4]
 800729a:	1ad3      	subs	r3, r2, r3
}
 800729c:	4618      	mov	r0, r3
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr
 80072a8:	2001439c 	.word	0x2001439c

080072ac <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b08c      	sub	sp, #48	; 0x30
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	4603      	mov	r3, r0
 80072b4:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80072b6:	4b40      	ldr	r3, [pc, #256]	; (80073b8 <SEGGER_SYSVIEW_SendModule+0x10c>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d077      	beq.n	80073ae <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 80072be:	4b3e      	ldr	r3, [pc, #248]	; (80073b8 <SEGGER_SYSVIEW_SendModule+0x10c>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80072c4:	2300      	movs	r3, #0
 80072c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80072c8:	e008      	b.n	80072dc <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80072ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072cc:	691b      	ldr	r3, [r3, #16]
 80072ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 80072d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d007      	beq.n	80072e6 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80072d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072d8:	3301      	adds	r3, #1
 80072da:	62bb      	str	r3, [r7, #40]	; 0x28
 80072dc:	79fb      	ldrb	r3, [r7, #7]
 80072de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80072e0:	429a      	cmp	r2, r3
 80072e2:	d3f2      	bcc.n	80072ca <SEGGER_SYSVIEW_SendModule+0x1e>
 80072e4:	e000      	b.n	80072e8 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80072e6:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80072e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d055      	beq.n	800739a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80072ee:	f3ef 8311 	mrs	r3, BASEPRI
 80072f2:	f04f 0120 	mov.w	r1, #32
 80072f6:	f381 8811 	msr	BASEPRI, r1
 80072fa:	617b      	str	r3, [r7, #20]
 80072fc:	482f      	ldr	r0, [pc, #188]	; (80073bc <SEGGER_SYSVIEW_SendModule+0x110>)
 80072fe:	f7fe fb0c 	bl	800591a <_PreparePacket>
 8007302:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	627b      	str	r3, [r7, #36]	; 0x24
 800730c:	79fb      	ldrb	r3, [r7, #7]
 800730e:	623b      	str	r3, [r7, #32]
 8007310:	e00b      	b.n	800732a <SEGGER_SYSVIEW_SendModule+0x7e>
 8007312:	6a3b      	ldr	r3, [r7, #32]
 8007314:	b2da      	uxtb	r2, r3
 8007316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007318:	1c59      	adds	r1, r3, #1
 800731a:	6279      	str	r1, [r7, #36]	; 0x24
 800731c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007320:	b2d2      	uxtb	r2, r2
 8007322:	701a      	strb	r2, [r3, #0]
 8007324:	6a3b      	ldr	r3, [r7, #32]
 8007326:	09db      	lsrs	r3, r3, #7
 8007328:	623b      	str	r3, [r7, #32]
 800732a:	6a3b      	ldr	r3, [r7, #32]
 800732c:	2b7f      	cmp	r3, #127	; 0x7f
 800732e:	d8f0      	bhi.n	8007312 <SEGGER_SYSVIEW_SendModule+0x66>
 8007330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007332:	1c5a      	adds	r2, r3, #1
 8007334:	627a      	str	r2, [r7, #36]	; 0x24
 8007336:	6a3a      	ldr	r2, [r7, #32]
 8007338:	b2d2      	uxtb	r2, r2
 800733a:	701a      	strb	r2, [r3, #0]
 800733c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733e:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	61fb      	str	r3, [r7, #28]
 8007344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007346:	689b      	ldr	r3, [r3, #8]
 8007348:	61bb      	str	r3, [r7, #24]
 800734a:	e00b      	b.n	8007364 <SEGGER_SYSVIEW_SendModule+0xb8>
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	b2da      	uxtb	r2, r3
 8007350:	69fb      	ldr	r3, [r7, #28]
 8007352:	1c59      	adds	r1, r3, #1
 8007354:	61f9      	str	r1, [r7, #28]
 8007356:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800735a:	b2d2      	uxtb	r2, r2
 800735c:	701a      	strb	r2, [r3, #0]
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	09db      	lsrs	r3, r3, #7
 8007362:	61bb      	str	r3, [r7, #24]
 8007364:	69bb      	ldr	r3, [r7, #24]
 8007366:	2b7f      	cmp	r3, #127	; 0x7f
 8007368:	d8f0      	bhi.n	800734c <SEGGER_SYSVIEW_SendModule+0xa0>
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	1c5a      	adds	r2, r3, #1
 800736e:	61fa      	str	r2, [r7, #28]
 8007370:	69ba      	ldr	r2, [r7, #24]
 8007372:	b2d2      	uxtb	r2, r2
 8007374:	701a      	strb	r2, [r3, #0]
 8007376:	69fb      	ldr	r3, [r7, #28]
 8007378:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800737a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2280      	movs	r2, #128	; 0x80
 8007380:	4619      	mov	r1, r3
 8007382:	68f8      	ldr	r0, [r7, #12]
 8007384:	f7fe fa90 	bl	80058a8 <_EncodeStr>
 8007388:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800738a:	2216      	movs	r2, #22
 800738c:	68f9      	ldr	r1, [r7, #12]
 800738e:	6938      	ldr	r0, [r7, #16]
 8007390:	f7fe fbb4 	bl	8005afc <_SendPacket>
      RECORD_END();
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800739a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800739c:	2b00      	cmp	r3, #0
 800739e:	d006      	beq.n	80073ae <SEGGER_SYSVIEW_SendModule+0x102>
 80073a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d002      	beq.n	80073ae <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 80073a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	4798      	blx	r3
    }
  }
}
 80073ae:	bf00      	nop
 80073b0:	3730      	adds	r7, #48	; 0x30
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}
 80073b6:	bf00      	nop
 80073b8:	200143c4 	.word	0x200143c4
 80073bc:	200143cc 	.word	0x200143cc

080073c0 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b082      	sub	sp, #8
 80073c4:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80073c6:	4b0c      	ldr	r3, [pc, #48]	; (80073f8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00f      	beq.n	80073ee <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80073ce:	4b0a      	ldr	r3, [pc, #40]	; (80073f8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	68db      	ldr	r3, [r3, #12]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d002      	beq.n	80073e2 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	68db      	ldr	r3, [r3, #12]
 80073e0:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	691b      	ldr	r3, [r3, #16]
 80073e6:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1f2      	bne.n	80073d4 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80073ee:	bf00      	nop
 80073f0:	3708      	adds	r7, #8
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	200143c4 	.word	0x200143c4

080073fc <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b086      	sub	sp, #24
 8007400:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8007402:	f3ef 8311 	mrs	r3, BASEPRI
 8007406:	f04f 0120 	mov.w	r1, #32
 800740a:	f381 8811 	msr	BASEPRI, r1
 800740e:	60fb      	str	r3, [r7, #12]
 8007410:	4817      	ldr	r0, [pc, #92]	; (8007470 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8007412:	f7fe fa82 	bl	800591a <_PreparePacket>
 8007416:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	617b      	str	r3, [r7, #20]
 8007420:	4b14      	ldr	r3, [pc, #80]	; (8007474 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	613b      	str	r3, [r7, #16]
 8007426:	e00b      	b.n	8007440 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	b2da      	uxtb	r2, r3
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	1c59      	adds	r1, r3, #1
 8007430:	6179      	str	r1, [r7, #20]
 8007432:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007436:	b2d2      	uxtb	r2, r2
 8007438:	701a      	strb	r2, [r3, #0]
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	09db      	lsrs	r3, r3, #7
 800743e:	613b      	str	r3, [r7, #16]
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	2b7f      	cmp	r3, #127	; 0x7f
 8007444:	d8f0      	bhi.n	8007428 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	1c5a      	adds	r2, r3, #1
 800744a:	617a      	str	r2, [r7, #20]
 800744c:	693a      	ldr	r2, [r7, #16]
 800744e:	b2d2      	uxtb	r2, r2
 8007450:	701a      	strb	r2, [r3, #0]
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8007456:	221b      	movs	r2, #27
 8007458:	6879      	ldr	r1, [r7, #4]
 800745a:	68b8      	ldr	r0, [r7, #8]
 800745c:	f7fe fb4e 	bl	8005afc <_SendPacket>
  RECORD_END();
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f383 8811 	msr	BASEPRI, r3
}
 8007466:	bf00      	nop
 8007468:	3718      	adds	r7, #24
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}
 800746e:	bf00      	nop
 8007470:	200143cc 	.word	0x200143cc
 8007474:	200143c8 	.word	0x200143c8

08007478 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8007478:	b40f      	push	{r0, r1, r2, r3}
 800747a:	b580      	push	{r7, lr}
 800747c:	b082      	sub	sp, #8
 800747e:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8007480:	f107 0314 	add.w	r3, r7, #20
 8007484:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8007486:	1d3b      	adds	r3, r7, #4
 8007488:	461a      	mov	r2, r3
 800748a:	2100      	movs	r1, #0
 800748c:	6938      	ldr	r0, [r7, #16]
 800748e:	f7fe fe47 	bl	8006120 <_VPrintTarget>
  va_end(ParamList);
}
 8007492:	bf00      	nop
 8007494:	3708      	adds	r7, #8
 8007496:	46bd      	mov	sp, r7
 8007498:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800749c:	b004      	add	sp, #16
 800749e:	4770      	bx	lr

080074a0 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b08a      	sub	sp, #40	; 0x28
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80074a8:	f3ef 8311 	mrs	r3, BASEPRI
 80074ac:	f04f 0120 	mov.w	r1, #32
 80074b0:	f381 8811 	msr	BASEPRI, r1
 80074b4:	617b      	str	r3, [r7, #20]
 80074b6:	4827      	ldr	r0, [pc, #156]	; (8007554 <SEGGER_SYSVIEW_Warn+0xb4>)
 80074b8:	f7fe fa2f 	bl	800591a <_PreparePacket>
 80074bc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80074be:	2280      	movs	r2, #128	; 0x80
 80074c0:	6879      	ldr	r1, [r7, #4]
 80074c2:	6938      	ldr	r0, [r7, #16]
 80074c4:	f7fe f9f0 	bl	80058a8 <_EncodeStr>
 80074c8:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	627b      	str	r3, [r7, #36]	; 0x24
 80074ce:	2301      	movs	r3, #1
 80074d0:	623b      	str	r3, [r7, #32]
 80074d2:	e00b      	b.n	80074ec <SEGGER_SYSVIEW_Warn+0x4c>
 80074d4:	6a3b      	ldr	r3, [r7, #32]
 80074d6:	b2da      	uxtb	r2, r3
 80074d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074da:	1c59      	adds	r1, r3, #1
 80074dc:	6279      	str	r1, [r7, #36]	; 0x24
 80074de:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80074e2:	b2d2      	uxtb	r2, r2
 80074e4:	701a      	strb	r2, [r3, #0]
 80074e6:	6a3b      	ldr	r3, [r7, #32]
 80074e8:	09db      	lsrs	r3, r3, #7
 80074ea:	623b      	str	r3, [r7, #32]
 80074ec:	6a3b      	ldr	r3, [r7, #32]
 80074ee:	2b7f      	cmp	r3, #127	; 0x7f
 80074f0:	d8f0      	bhi.n	80074d4 <SEGGER_SYSVIEW_Warn+0x34>
 80074f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f4:	1c5a      	adds	r2, r3, #1
 80074f6:	627a      	str	r2, [r7, #36]	; 0x24
 80074f8:	6a3a      	ldr	r2, [r7, #32]
 80074fa:	b2d2      	uxtb	r2, r2
 80074fc:	701a      	strb	r2, [r3, #0]
 80074fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007500:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	61fb      	str	r3, [r7, #28]
 8007506:	2300      	movs	r3, #0
 8007508:	61bb      	str	r3, [r7, #24]
 800750a:	e00b      	b.n	8007524 <SEGGER_SYSVIEW_Warn+0x84>
 800750c:	69bb      	ldr	r3, [r7, #24]
 800750e:	b2da      	uxtb	r2, r3
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	1c59      	adds	r1, r3, #1
 8007514:	61f9      	str	r1, [r7, #28]
 8007516:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800751a:	b2d2      	uxtb	r2, r2
 800751c:	701a      	strb	r2, [r3, #0]
 800751e:	69bb      	ldr	r3, [r7, #24]
 8007520:	09db      	lsrs	r3, r3, #7
 8007522:	61bb      	str	r3, [r7, #24]
 8007524:	69bb      	ldr	r3, [r7, #24]
 8007526:	2b7f      	cmp	r3, #127	; 0x7f
 8007528:	d8f0      	bhi.n	800750c <SEGGER_SYSVIEW_Warn+0x6c>
 800752a:	69fb      	ldr	r3, [r7, #28]
 800752c:	1c5a      	adds	r2, r3, #1
 800752e:	61fa      	str	r2, [r7, #28]
 8007530:	69ba      	ldr	r2, [r7, #24]
 8007532:	b2d2      	uxtb	r2, r2
 8007534:	701a      	strb	r2, [r3, #0]
 8007536:	69fb      	ldr	r3, [r7, #28]
 8007538:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800753a:	221a      	movs	r2, #26
 800753c:	68f9      	ldr	r1, [r7, #12]
 800753e:	6938      	ldr	r0, [r7, #16]
 8007540:	f7fe fadc 	bl	8005afc <_SendPacket>
  RECORD_END();
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	f383 8811 	msr	BASEPRI, r3
}
 800754a:	bf00      	nop
 800754c:	3728      	adds	r7, #40	; 0x28
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}
 8007552:	bf00      	nop
 8007554:	200143cc 	.word	0x200143cc

08007558 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8007558:	b580      	push	{r7, lr}
 800755a:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800755c:	4b13      	ldr	r3, [pc, #76]	; (80075ac <SEGGER_SYSVIEW_IsStarted+0x54>)
 800755e:	7e1b      	ldrb	r3, [r3, #24]
 8007560:	4619      	mov	r1, r3
 8007562:	4a13      	ldr	r2, [pc, #76]	; (80075b0 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8007564:	460b      	mov	r3, r1
 8007566:	005b      	lsls	r3, r3, #1
 8007568:	440b      	add	r3, r1
 800756a:	00db      	lsls	r3, r3, #3
 800756c:	4413      	add	r3, r2
 800756e:	336c      	adds	r3, #108	; 0x6c
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	4b0e      	ldr	r3, [pc, #56]	; (80075ac <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007574:	7e1b      	ldrb	r3, [r3, #24]
 8007576:	4618      	mov	r0, r3
 8007578:	490d      	ldr	r1, [pc, #52]	; (80075b0 <SEGGER_SYSVIEW_IsStarted+0x58>)
 800757a:	4603      	mov	r3, r0
 800757c:	005b      	lsls	r3, r3, #1
 800757e:	4403      	add	r3, r0
 8007580:	00db      	lsls	r3, r3, #3
 8007582:	440b      	add	r3, r1
 8007584:	3370      	adds	r3, #112	; 0x70
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	429a      	cmp	r2, r3
 800758a:	d00b      	beq.n	80075a4 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800758c:	4b07      	ldr	r3, [pc, #28]	; (80075ac <SEGGER_SYSVIEW_IsStarted+0x54>)
 800758e:	789b      	ldrb	r3, [r3, #2]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d107      	bne.n	80075a4 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8007594:	4b05      	ldr	r3, [pc, #20]	; (80075ac <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007596:	2201      	movs	r2, #1
 8007598:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800759a:	f7fe f9cb 	bl	8005934 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800759e:	4b03      	ldr	r3, [pc, #12]	; (80075ac <SEGGER_SYSVIEW_IsStarted+0x54>)
 80075a0:	2200      	movs	r2, #0
 80075a2:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 80075a4:	4b01      	ldr	r3, [pc, #4]	; (80075ac <SEGGER_SYSVIEW_IsStarted+0x54>)
 80075a6:	781b      	ldrb	r3, [r3, #0]
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	2001439c 	.word	0x2001439c
 80075b0:	20012edc 	.word	0x20012edc

080075b4 <__libc_init_array>:
 80075b4:	b570      	push	{r4, r5, r6, lr}
 80075b6:	4d0d      	ldr	r5, [pc, #52]	; (80075ec <__libc_init_array+0x38>)
 80075b8:	4c0d      	ldr	r4, [pc, #52]	; (80075f0 <__libc_init_array+0x3c>)
 80075ba:	1b64      	subs	r4, r4, r5
 80075bc:	10a4      	asrs	r4, r4, #2
 80075be:	2600      	movs	r6, #0
 80075c0:	42a6      	cmp	r6, r4
 80075c2:	d109      	bne.n	80075d8 <__libc_init_array+0x24>
 80075c4:	4d0b      	ldr	r5, [pc, #44]	; (80075f4 <__libc_init_array+0x40>)
 80075c6:	4c0c      	ldr	r4, [pc, #48]	; (80075f8 <__libc_init_array+0x44>)
 80075c8:	f000 f83e 	bl	8007648 <_init>
 80075cc:	1b64      	subs	r4, r4, r5
 80075ce:	10a4      	asrs	r4, r4, #2
 80075d0:	2600      	movs	r6, #0
 80075d2:	42a6      	cmp	r6, r4
 80075d4:	d105      	bne.n	80075e2 <__libc_init_array+0x2e>
 80075d6:	bd70      	pop	{r4, r5, r6, pc}
 80075d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80075dc:	4798      	blx	r3
 80075de:	3601      	adds	r6, #1
 80075e0:	e7ee      	b.n	80075c0 <__libc_init_array+0xc>
 80075e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80075e6:	4798      	blx	r3
 80075e8:	3601      	adds	r6, #1
 80075ea:	e7f2      	b.n	80075d2 <__libc_init_array+0x1e>
 80075ec:	08007800 	.word	0x08007800
 80075f0:	08007800 	.word	0x08007800
 80075f4:	08007800 	.word	0x08007800
 80075f8:	08007804 	.word	0x08007804

080075fc <memcmp>:
 80075fc:	b510      	push	{r4, lr}
 80075fe:	3901      	subs	r1, #1
 8007600:	4402      	add	r2, r0
 8007602:	4290      	cmp	r0, r2
 8007604:	d101      	bne.n	800760a <memcmp+0xe>
 8007606:	2000      	movs	r0, #0
 8007608:	e005      	b.n	8007616 <memcmp+0x1a>
 800760a:	7803      	ldrb	r3, [r0, #0]
 800760c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007610:	42a3      	cmp	r3, r4
 8007612:	d001      	beq.n	8007618 <memcmp+0x1c>
 8007614:	1b18      	subs	r0, r3, r4
 8007616:	bd10      	pop	{r4, pc}
 8007618:	3001      	adds	r0, #1
 800761a:	e7f2      	b.n	8007602 <memcmp+0x6>

0800761c <memcpy>:
 800761c:	440a      	add	r2, r1
 800761e:	4291      	cmp	r1, r2
 8007620:	f100 33ff 	add.w	r3, r0, #4294967295
 8007624:	d100      	bne.n	8007628 <memcpy+0xc>
 8007626:	4770      	bx	lr
 8007628:	b510      	push	{r4, lr}
 800762a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800762e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007632:	4291      	cmp	r1, r2
 8007634:	d1f9      	bne.n	800762a <memcpy+0xe>
 8007636:	bd10      	pop	{r4, pc}

08007638 <memset>:
 8007638:	4402      	add	r2, r0
 800763a:	4603      	mov	r3, r0
 800763c:	4293      	cmp	r3, r2
 800763e:	d100      	bne.n	8007642 <memset+0xa>
 8007640:	4770      	bx	lr
 8007642:	f803 1b01 	strb.w	r1, [r3], #1
 8007646:	e7f9      	b.n	800763c <memset+0x4>

08007648 <_init>:
 8007648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800764a:	bf00      	nop
 800764c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800764e:	bc08      	pop	{r3}
 8007650:	469e      	mov	lr, r3
 8007652:	4770      	bx	lr

08007654 <_fini>:
 8007654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007656:	bf00      	nop
 8007658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800765a:	bc08      	pop	{r3}
 800765c:	469e      	mov	lr, r3
 800765e:	4770      	bx	lr
