// Seed: 789656606
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input tri1 id_2,
    input wand id_3,
    input wire id_4,
    input tri0 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input wire id_8,
    input tri0 id_9,
    input wand id_10
);
  logic id_12;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6
);
  tri0 id_8 = 1'd0 & id_5, id_9 = id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0,
      id_5,
      id_3,
      id_1,
      id_1,
      id_3,
      id_2,
      id_4
  );
  assign modCall_1.id_9 = 0;
endmodule
