Loading plugins phase: Elapsed time ==> 1s.015ms
Initializing data phase: Elapsed time ==> 14s.890ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012_Copy_01.cydsn\RTOS_08_NOV_2012_Copy_01.cyprj -d CY8C3246AXI-138 -s D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012_Copy_01.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 27s.359ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 1s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RTOS_08_NOV_2012_Copy_01.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012_Copy_01.cydsn\RTOS_08_NOV_2012_Copy_01.cyprj -dcpsoc3 RTOS_08_NOV_2012_Copy_01.v -verilog
======================================================================

======================================================================
Compiling:  RTOS_08_NOV_2012_Copy_01.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012_Copy_01.cydsn\RTOS_08_NOV_2012_Copy_01.cyprj -dcpsoc3 RTOS_08_NOV_2012_Copy_01.v -verilog
======================================================================

======================================================================
Compiling:  RTOS_08_NOV_2012_Copy_01.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012_Copy_01.cydsn\RTOS_08_NOV_2012_Copy_01.cyprj -dcpsoc3 -verilog RTOS_08_NOV_2012_Copy_01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 28 19:02:27 2014


======================================================================
Compiling:  RTOS_08_NOV_2012_Copy_01.v
Program  :   vpp
Options  :    -yv2 -q10 RTOS_08_NOV_2012_Copy_01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 28 19:02:27 2014

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_30\bQuadDec_v2_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RTOS_08_NOV_2012_Copy_01.ctl'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RTOS_08_NOV_2012_Copy_01.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012_Copy_01.cydsn\RTOS_08_NOV_2012_Copy_01.cyprj -dcpsoc3 -verilog RTOS_08_NOV_2012_Copy_01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 28 19:02:39 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012_Copy_01.cydsn\codegentemp\RTOS_08_NOV_2012_Copy_01.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012_Copy_01.cydsn\codegentemp\RTOS_08_NOV_2012_Copy_01.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_30\bQuadDec_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  RTOS_08_NOV_2012_Copy_01.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012_Copy_01.cydsn\RTOS_08_NOV_2012_Copy_01.cyprj -dcpsoc3 -verilog RTOS_08_NOV_2012_Copy_01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 28 19:02:55 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012_Copy_01.cydsn\codegentemp\RTOS_08_NOV_2012_Copy_01.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012_Copy_01.cydsn\codegentemp\RTOS_08_NOV_2012_Copy_01.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_30\bQuadDec_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_98
	Net_99
	\PWM:PWMUDB:cmp2\
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_100
	Net_97
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_not_empty\
	\SPIS:BSPIS:es3:SPISlave:control_7\
	\SPIS:BSPIS:es3:SPISlave:control_6\
	\SPIS:BSPIS:es3:SPISlave:control_5\
	\SPIS:BSPIS:es3:SPISlave:control_4\
	\SPIS:BSPIS:es3:SPISlave:control_3\
	\SPIS:BSPIS:es3:SPISlave:control_2\
	\SPIS:BSPIS:es3:SPISlave:control_1\
	\SPIS:BSPIS:es3:SPISlave:control_0\
	\SPIS:Net_146\
	\SPIS:BSPIS:es3:SPISlave:dpcounter_zero\
	Net_138
	\QuadDecoder:Net_1123\
	\QuadDecoder:Cnt8:Net_82\
	\QuadDecoder:Cnt8:Net_95\
	\QuadDecoder:Cnt8:Net_91\
	\QuadDecoder:Cnt8:Net_102\
	\QuadDecoder:Cnt8:CounterUDB:ctrl_cmod_2\
	\QuadDecoder:Cnt8:CounterUDB:ctrl_cmod_1\
	\QuadDecoder:Cnt8:CounterUDB:ctrl_cmod_0\
	\QuadDecoder:Net_1121\
	\QuadDecoder:Net_1229\
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_253\
	\SPIM:Net_274\
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_81
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\UART:BUART:sRX:MODULE_7:g2:a0:gta_0\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 200 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__PWM_Out_net_0
Aliasing Net_162 to zero
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__PWM_Out_net_0
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__PWM_Out_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RS232_RX_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__K2_SENSE_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__K1_SENSE_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__EMISO_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__ECS_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__ECLK_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__EMOSI_net_0 to tmpOE__PWM_Out_net_0
Aliasing \SPIS:BSPIS:es3:SPISlave:tx_status_5\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:tx_status_4\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:tx_status_3\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:rx_status_2\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:rx_status_1\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:rx_status_0\ to zero
Aliasing \SPIS:BSPIS:reset\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\ to zero
Aliasing tmpOE__DEC_INT_net_0 to tmpOE__PWM_Out_net_0
Aliasing Net_209 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__EN_SW1_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__EN_CHB_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__EN_CHA_net_0 to tmpOE__PWM_Out_net_0
Aliasing \QuadDecoder:Cnt8:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDecoder:Cnt8:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDecoder:Cnt8:CounterUDB:capt_rising\ to zero
Aliasing \QuadDecoder:Cnt8:CounterUDB:status_1\ to \QuadDecoder:Cnt8:CounterUDB:underflow\
Aliasing \QuadDecoder:bQuadDec:status_4\ to zero
Aliasing \QuadDecoder:bQuadDec:status_5\ to zero
Aliasing \QuadDecoder:bQuadDec:status_6\ to zero
Aliasing tmpOE__Key2_2_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key2_1_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key2_0_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key1_1_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__KEY_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__MISO_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__PSoC_INT1_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key1_0_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__PSoC_INT0_net_0 to tmpOE__PWM_Out_net_0
Aliasing \SPIM:BSPIM:pol_supprt\ to zero
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to zero
Aliasing \SPIM:BSPIM:tx_status_5\ to zero
Aliasing \SPIM:BSPIM:rx_status_3\ to zero
Aliasing \SPIM:BSPIM:rx_status_2\ to zero
Aliasing \SPIM:BSPIM:rx_status_1\ to zero
Aliasing \SPIM:BSPIM:rx_status_0\ to zero
Aliasing \SPIM:Net_273\ to zero
Aliasing tmpOE__SCK_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__CSN_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RS232_TX_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key1_2_net_0 to tmpOE__PWM_Out_net_0
Aliasing Net_83 to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_3\ to zero
Aliasing \UART:BUART:sRX:MODIN6_6\ to \UART:BUART:sRX:MODIN5_6\
Aliasing \UART:BUART:sRX:MODIN6_5\ to \UART:BUART:sRX:MODIN5_5\
Aliasing \UART:BUART:sRX:MODIN6_4\ to \UART:BUART:sRX:MODIN5_4\
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_2\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_1\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_0\ to zero
Aliasing tmpOE__PC_VI_2SEL0_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__BICM_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__BFG1_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__MUXASEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__SRC_0_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__SRC_1_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__SRC_2_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__SRC_3_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__SRC_4_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__PC_VI_2SEL1_net_0 to tmpOE__PWM_Out_net_0
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_Out_net_0
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_Out_net_0
Aliasing \QuadDecoder:Cnt8:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDecoder:Cnt8:CounterUDB:cmp_out_reg_i\\D\ to \QuadDecoder:Cnt8:CounterUDB:prevCompare\\D\
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Aliasing Net_82D to zero
Removing Rhs of wire Net_106[7] = \PWM:Net_96\[117]
Removing Rhs of wire Net_106[7] = \PWM:PWMUDB:pwm_reg_i\[109]
Removing Lhs of wire one[12] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire Net_162[14] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[30] = \PWM:PWMUDB:control_7\[22]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[40] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[41] = \PWM:PWMUDB:control_7\[22]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[45] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[47] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[48] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[49] = \PWM:PWMUDB:runmode_enable\[46]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[53] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[54] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[55] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[56] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[59] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[63] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[281]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[65] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[282]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[66] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[67] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[68] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[69] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[71] = \PWM:PWMUDB:tc_i\[51]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[72] = \PWM:PWMUDB:runmode_enable\[46]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[73] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:compare1\[107] = \PWM:PWMUDB:cmp1_less\[77]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[112] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[114] = zero[11]
Removing Rhs of wire \PWM:PWMUDB:pwm_temp\[120] = \PWM:PWMUDB:cmp1\[121]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[163] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[164] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[165] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[166] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[167] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[168] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[169] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[170] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[171] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[172] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[173] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[174] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[175] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[176] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[177] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[178] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[179] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[180] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[181] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[182] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[183] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[184] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[185] = \PWM:PWMUDB:MODIN1_1\[186]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[186] = \PWM:PWMUDB:dith_count_1\[62]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[187] = \PWM:PWMUDB:MODIN1_0\[188]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[188] = \PWM:PWMUDB:dith_count_0\[64]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[320] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[321] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RS232_RX_net_0[329] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__K2_SENSE_net_0[335] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__K1_SENSE_net_0[341] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__EMISO_net_0[347] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire Net_250[348] = \SPIS:miso_wire\[400]
Removing Lhs of wire tmpOE__ECS_net_0[354] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__ECLK_net_0[360] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__EMOSI_net_0[366] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:cnt_reset\[371] = Net_227[355]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:tx_load\[373] = \SPIS:BSPIS:es3:SPISlave:load\[374]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:tx_load\[373] = \SPIS:BSPIS:es3:SPISlave:dpcounter_one\[391]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:prc_clk_src\[381] = Net_226[361]
Removing Rhs of wire \SPIS:Net_81\[384] = \SPIS:Net_89\[476]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_2\[404] = \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\[394]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_1\[405] = \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_not_full\[406]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_6\[407] = \SPIS:BSPIS:es3:SPISlave:byte_complete\[375]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_3\[410] = \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\[409]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_5\[411] = \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\[378]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_6\[412] = \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\[399]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_5\[413] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_4\[414] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_3\[415] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_2\[416] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_1\[417] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_0\[418] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:mosi_fin\[419] = \SPIS:Net_75\[420]
Removing Lhs of wire \SPIS:Net_75\[420] = Net_224[367]
Removing Lhs of wire \SPIS:BSPIS:reset\[446] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\[447] = zero[11]
Removing Lhs of wire tmpOE__DEC_INT_net_0[481] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire Net_209[488] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__EN_SW1_net_0[492] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__EN_CHB_net_0[498] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__EN_CHA_net_0[504] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire \QuadDecoder:Net_283\[511] = \QuadDecoder:Cnt8:Net_49\[512]
Removing Rhs of wire \QuadDecoder:Net_283\[511] = \QuadDecoder:Cnt8:CounterUDB:tc_reg_i\[567]
Removing Lhs of wire \QuadDecoder:Cnt8:Net_89\[514] = \QuadDecoder:Net_1251\[515]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:ctrl_capmode_1\[524] = zero[11]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:ctrl_capmode_0\[525] = zero[11]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:ctrl_enable\[537] = \QuadDecoder:Cnt8:CounterUDB:control_7\[529]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:capt_rising\[539] = zero[11]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:capt_falling\[540] = \QuadDecoder:Cnt8:CounterUDB:prevCapture\[538]
Removing Rhs of wire \QuadDecoder:Net_1260\[544] = \QuadDecoder:bQuadDec:state_2\[639]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:overflow\[545] = \QuadDecoder:Cnt8:CounterUDB:per_FF\[563]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:underflow\[546] = \QuadDecoder:Cnt8:CounterUDB:per_zero\[552]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:final_enable\[547] = \QuadDecoder:Cnt8:CounterUDB:control_7\[529]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:counter_enable\[548] = \QuadDecoder:Cnt8:CounterUDB:control_7\[529]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:status_0\[549] = \QuadDecoder:Cnt8:CounterUDB:cmp_out_status\[550]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:status_1\[551] = \QuadDecoder:Cnt8:CounterUDB:underflow\[546]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:status_2\[553] = \QuadDecoder:Cnt8:CounterUDB:overflow_status\[554]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:status_3\[555] = \QuadDecoder:Cnt8:CounterUDB:underflow_status\[556]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:status_4\[557] = \QuadDecoder:Cnt8:CounterUDB:hwCapture\[542]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:status_5\[558] = \QuadDecoder:Cnt8:CounterUDB:fifo_full\[559]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:status_6\[560] = \QuadDecoder:Cnt8:CounterUDB:fifo_nempty\[561]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\[568] = \QuadDecoder:Cnt8:CounterUDB:cmp_equal\[569]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:dp_dir\[576] = \QuadDecoder:Net_1251\[515]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:cs_addr_2\[577] = \QuadDecoder:Net_1251\[515]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:cs_addr_1\[578] = \QuadDecoder:Cnt8:CounterUDB:count_enable\[575]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:cs_addr_0\[579] = \QuadDecoder:Cnt8:CounterUDB:reload\[543]
Removing Lhs of wire \QuadDecoder:Net_1248\[608] = \QuadDecoder:Net_283\[511]
Removing Lhs of wire \QuadDecoder:Net_1232\[630] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire \QuadDecoder:bQuadDec:error\[640] = \QuadDecoder:bQuadDec:state_3\[641]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_0\[644] = \QuadDecoder:Net_530\[645]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_1\[646] = \QuadDecoder:Net_611\[647]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_2\[648] = \QuadDecoder:Net_1260\[544]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_3\[649] = \QuadDecoder:bQuadDec:error\[640]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_4\[650] = zero[11]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_5\[651] = zero[11]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_6\[652] = zero[11]
Removing Lhs of wire tmpOE__Key2_2_net_0[657] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key2_1_net_0[663] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key2_0_net_0[669] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key1_1_net_0[675] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__KEY_net_0[681] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__MOSI_net_0[687] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire Net_51[688] = \SPIM:BSPIM:mosi_reg\[731]
Removing Lhs of wire tmpOE__MISO_net_0[694] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__PSoC_INT1_net_0[701] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key1_0_net_0[707] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__PSoC_INT0_net_0[713] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire \SPIM:Net_276\[718] = \SPIM:Net_239\[719]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[723] = \SPIM:BSPIM:dpcounter_one\[724]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[725] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[726] = \SPIM:Net_244\[727]
Removing Lhs of wire \SPIM:Net_244\[727] = Net_50[695]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[753] = \SPIM:BSPIM:dpMOSI_fifo_empty\[754]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[755] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[756]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[757] = \SPIM:BSPIM:load_rx_data\[723]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[759] = \SPIM:BSPIM:dpMISO_fifo_full\[760]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[761] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[762]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[764] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[765] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[766] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[767] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[768] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[769] = zero[11]
Removing Lhs of wire \SPIM:Net_273\[779] = zero[11]
Removing Lhs of wire tmpOE__SCK_net_0[821] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__CSN_net_0[827] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RS232_TX_net_0[833] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire Net_86[840] = \UART:BUART:rx_interrupt_out\[869]
Removing Lhs of wire tmpOE__Key1_2_net_0[842] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire Net_85[848] = \UART:BUART:tx_interrupt_out\[868]
Removing Lhs of wire \UART:Net_61\[850] = Net_114[851]
Removing Lhs of wire Net_83[855] = zero[11]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[856] = zero[11]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[857] = zero[11]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[858] = zero[11]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[859] = zero[11]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[860] = zero[11]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[861] = zero[11]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[862] = zero[11]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[863] = zero[11]
Removing Lhs of wire \UART:BUART:reset_reg_dp\[864] = \UART:BUART:reset_reg\[854]
Removing Lhs of wire \UART:BUART:tx_status_6\[922] = zero[11]
Removing Lhs of wire \UART:BUART:tx_status_5\[923] = zero[11]
Removing Lhs of wire \UART:BUART:tx_status_4\[924] = zero[11]
Removing Lhs of wire \UART:BUART:tx_status_1\[926] = \UART:BUART:tx_fifo_empty\[887]
Removing Lhs of wire \UART:BUART:tx_status_3\[928] = \UART:BUART:tx_fifo_notfull\[886]
Removing Rhs of wire \UART:BUART:rx_count7_bit8_wire\[987] = \UART:BUART:rx_count7_bit8\[988]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[995] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[1006]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[997] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[1007]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[998] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[1023]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[999] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1037]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[1000] = \UART:BUART:sRX:s23Poll:MODIN2_1\[1001]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[1001] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[1002] = \UART:BUART:sRX:s23Poll:MODIN2_0\[1003]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[1003] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1009] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1010] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[1011] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[1012] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[1013] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[1014] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[1015] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[1016] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[1017] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[1018] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[1019] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[1020] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1025] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[1026] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1027] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[1028] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1029] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1030] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1031] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1032] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1033] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1034] = zero[11]
Removing Rhs of wire \UART:BUART:rx_status_1\[1041] = \UART:BUART:rx_break_status\[1042]
Removing Rhs of wire \UART:BUART:rx_status_2\[1043] = \UART:BUART:rx_parity_error_status\[1044]
Removing Rhs of wire \UART:BUART:rx_status_3\[1045] = \UART:BUART:rx_stop_bit_error\[1046]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[1056] = \UART:BUART:sRX:MODULE_7:g2:a0:lta_0\[1180]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[1057] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[1105]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[1061] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[1127]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[1062] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[1063] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[1064] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[1065] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[1066] = \UART:BUART:sRX:MODIN5_6\[1067]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[1067] = \UART:BUART:rx_count_6\[983]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[1068] = \UART:BUART:sRX:MODIN5_5\[1069]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[1069] = \UART:BUART:rx_count_5\[984]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[1070] = \UART:BUART:sRX:MODIN5_4\[1071]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[1071] = \UART:BUART:rx_count_4\[985]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[1072] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[1073] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[1074] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[1075] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[1076] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[1077] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[1078] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[1079] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[1080] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[1081] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[1082] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[1083] = \UART:BUART:rx_count_6\[983]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[1084] = \UART:BUART:rx_count_5\[984]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[1085] = \UART:BUART:rx_count_4\[985]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[1086] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[1087] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[1088] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[1089] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[1090] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[1091] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[1092] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[1107] = \UART:BUART:rx_postpoll\[941]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[1108] = \UART:BUART:rx_parity_bit\[1060]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[1109] = \UART:BUART:rx_postpoll\[941]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[1110] = \UART:BUART:rx_parity_bit\[1060]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[1111] = \UART:BUART:rx_postpoll\[941]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[1112] = \UART:BUART:rx_parity_bit\[1060]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[1114] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[1115] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1113]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[1116] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1113]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_6\[1137] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_5\[1138] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_4\[1139] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_3\[1140] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_2\[1141] = \UART:BUART:rx_count_6\[983]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[1142] = \UART:BUART:rx_count_6\[983]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_1\[1143] = \UART:BUART:rx_count_5\[984]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[1144] = \UART:BUART:rx_count_5\[984]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_0\[1145] = \UART:BUART:rx_count_4\[985]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[1146] = \UART:BUART:rx_count_4\[985]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_6\[1147] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_5\[1148] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_4\[1149] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_3\[1150] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_2\[1151] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_1\[1152] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_0\[1153] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_6\[1154] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_5\[1155] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_4\[1156] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_3\[1157] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_2\[1158] = \UART:BUART:rx_count_6\[983]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_1\[1159] = \UART:BUART:rx_count_5\[984]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_0\[1160] = \UART:BUART:rx_count_4\[985]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_6\[1161] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_5\[1162] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_4\[1163] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_3\[1164] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_2\[1165] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_1\[1166] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_0\[1167] = zero[11]
Removing Lhs of wire tmpOE__PC_VI_2SEL0_net_0[1184] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__BICM_SEL_net_0[1190] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__BFG1_SEL_net_0[1196] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__MUXASEL_net_0[1202] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__SRC_0_net_0[1208] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__SRC_1_net_0[1214] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__SRC_2_net_0[1220] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__SRC_3_net_0[1226] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__SRC_4_net_0[1232] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__PC_VI_2SEL1_net_0[1238] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1243] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1244] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1245] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1248] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:pwm_reg_i\\D\[1251] = \PWM:PWMUDB:pwm_i\[110]
Removing Lhs of wire \PWM:PWMUDB:pwm1_reg_i\\D\[1252] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:pwm2_reg_i\\D\[1253] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\\D\[1255] = \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\[376]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\\D\[1256] = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\[379]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:mosi_tmp\\D\[1257] = Net_224[367]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:prevCapture\\D\[1259] = zero[11]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\\D\[1260] = \QuadDecoder:Cnt8:CounterUDB:overflow\[545]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\\D\[1261] = \QuadDecoder:Cnt8:CounterUDB:underflow\[546]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:tc_reg_i\\D\[1262] = \QuadDecoder:Cnt8:CounterUDB:tc_i\[566]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:prevCompare\\D\[1263] = \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\[568]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:cmp_out_reg_i\\D\[1264] = \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\[568]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:count_stored_i\\D\[1265] = \QuadDecoder:Net_1203\[574]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[1274] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[1280] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[1282] = \SPIM:BSPIM:load_rx_data\[723]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[1283] = \SPIM:BSPIM:mosi_from_dp\[737]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1287] = zero[11]
Removing Lhs of wire \UART:BUART:tx_bitclk\\D\[1292] = \UART:BUART:tx_bitclk_enable_pre\[873]
Removing Lhs of wire Net_82D[1293] = zero[11]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1314] = \UART:BUART:rx_parity_error_pre\[1055]

------------------------------------------------------
Aliased 0 equations, 319 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__PWM_Out_net_0' (cost = 0):
tmpOE__PWM_Out_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:pwm_temp\' (cost = 0):
\PWM:PWMUDB:pwm_temp\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\SPIS:BSPIS:es3:SPISlave:tx_load\' (cost = 6):
\SPIS:BSPIS:es3:SPISlave:tx_load\ <= ((not \SPIS:BSPIS:es3:SPISlave:count_3\ and not \SPIS:BSPIS:es3:SPISlave:count_2\ and not \SPIS:BSPIS:es3:SPISlave:count_1\ and \SPIS:BSPIS:es3:SPISlave:count_0\));

Note:  Expanding virtual equation for '\SPIS:BSPIS:es3:SPISlave:byte_complete\' (cost = 1):
\SPIS:BSPIS:es3:SPISlave:byte_complete\ <= ((not \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\));

Note:  Expanding virtual equation for '\QuadDecoder:Cnt8:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDecoder:Cnt8:CounterUDB:capt_either_edge\ <= (\QuadDecoder:Cnt8:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDecoder:bQuadDec:A_j\' (cost = 1):
\QuadDecoder:bQuadDec:A_j\ <= ((\QuadDecoder:bQuadDec:quad_A_delayed_0\ and \QuadDecoder:bQuadDec:quad_A_delayed_1\ and \QuadDecoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecoder:bQuadDec:A_k\' (cost = 3):
\QuadDecoder:bQuadDec:A_k\ <= ((not \QuadDecoder:bQuadDec:quad_A_delayed_0\ and not \QuadDecoder:bQuadDec:quad_A_delayed_1\ and not \QuadDecoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecoder:bQuadDec:B_j\' (cost = 1):
\QuadDecoder:bQuadDec:B_j\ <= ((\QuadDecoder:bQuadDec:quad_B_delayed_0\ and \QuadDecoder:bQuadDec:quad_B_delayed_1\ and \QuadDecoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecoder:bQuadDec:B_k\' (cost = 3):
\QuadDecoder:bQuadDec:B_k\ <= ((not \QuadDecoder:bQuadDec:quad_B_delayed_0\ and not \QuadDecoder:bQuadDec:quad_B_delayed_1\ and not \QuadDecoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecoder:bQuadDec:index_j\' (cost = 1):
\QuadDecoder:bQuadDec:index_j\ <= ((\QuadDecoder:bQuadDec:index_delayed_0\ and \QuadDecoder:bQuadDec:index_delayed_1\ and \QuadDecoder:bQuadDec:index_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecoder:bQuadDec:index_k\' (cost = 3):
\QuadDecoder:bQuadDec:index_k\ <= ((not \QuadDecoder:bQuadDec:index_delayed_0\ and not \QuadDecoder:bQuadDec:index_delayed_1\ and not \QuadDecoder:bQuadDec:index_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecoder:Net_1151\' (cost = 0):
\QuadDecoder:Net_1151\ <= (not \QuadDecoder:Net_1251\);

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART:BUART:counter_load\' (cost = 3):
\UART:BUART:counter_load\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART:BUART:tx_counter_tc\' (cost = 0):
\UART:BUART:tx_counter_tc\ <= (not \UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 2):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 2):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_3\ and \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 2):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count7_bit8_wire\ and \UART:BUART:rx_count_0\)
	OR (not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\ and \UART:BUART:rx_count_3\ and \UART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 2):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\ and not \UART:BUART:rx_count7_bit8_wire\)
	OR (not \UART:BUART:rx_count_3\ and \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\ and \UART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 24):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count7_bit8_wire\)
	OR (not \UART:BUART:rx_count_3\ and \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\ and \UART:BUART:rx_count7_bit8_wire\)
	OR (not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\ and \UART:BUART:rx_count_3\ and \UART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= (not \UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= (not \UART:BUART:rx_count_5\
	OR not \UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 7):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= (not \UART:BUART:rx_count_5\
	OR not \UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_1\' (cost = 1):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_0\' (cost = 2):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 6):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal \UART:BUART:rx_postpoll\ with ( cost: 288 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_84 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 82 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadDecoder:Cnt8:CounterUDB:hwCapture\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[75] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[291] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[301] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[311] = zero[11]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:hwCapture\[542] = zero[11]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[940] = \UART:BUART:rx_bitclk\[989]
Removing Lhs of wire \UART:BUART:rx_status_0\[1039] = zero[11]
Removing Lhs of wire \UART:BUART:rx_status_6\[1049] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1246] = \PWM:PWMUDB:control_7\[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1294] = \UART:BUART:tx_ctrl_mark_last\[931]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1307] = zero[11]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1309] = zero[11]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1311] = zero[11]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1313] = \UART:BUART:rx_markspace_pre\[1054]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and \UART:BUART:rx_postpoll\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

