/*
 *   file: nvic.c
 * author: ShpakovDmitry
 *   date: 2021-11-16
 */

#include <stdint.h>
#include <stdbool.h>
#include "nvic.h"

#define NVIC_BASE_ADDR 0xE000E000u

typedef volatile struct __attribute__ ((packed)) {
    uint32_t reserved0[1];      // 0x000 reserved
    uint32_t ICTR;              // 0x004 Interrupt Controller Type Register
    uint32_t reserved1[62];     // 0x008 - 0x0FC reserved
    uint32_t NVIC_ISER[8];      // 0x100 - 0x11C Interrupt Set-enable
    uint32_t reserved2[24];     // 0x120 - 0x17C reserved
    uint32_t NVIC_ICER[8];      // 0x180 - 0x19C Interrupt Clear-enable
    uint32_t reserved3[24];     // 0x1A0 - 0x1FC reserved
    uint32_t NVIC_ISPR[8];      // 0x200 - 0x21C Interrupt Set-pending
    uint32_t reserved4[24];     // 0x220 - 0x27C reserved
    uint32_t NVIC_ICPR[8];      // 0x280 - 0x29C Interrupt Clear-pending
    uint32_t reserved5[24];     // 0x2A0 - 0x2FC reserved
    uint32_t NVIC_IABR[8];      // 0x300 - 0x31C Interrupt Active-bit
    uint32_t reserved6[56];     // 0x320 - 0x3FC reserved
    uint8_t  NVIC_IPR[240];     // 0x400 - 0x4EC Interrupt Priority
    uint32_t reserved7[644];    // 0x4F0 - 0xEFC reserved
    uint32_t STIR;              // 0xF00 Sortware Trigger Interrupt
} NvicRegisters;

static NvicRegisters* nvic = (NvicRegisters* ) NVIC_BASE_ADDR;

#define SET_BIT_HI(reg, bit) ( (reg) |=  (1 << (bit)) )
#define SET_BIT_LO(reg, bit) ( (reg) &= ~(1 << (bit)) )
#define GET_BIT(reg, bit)    ( (reg)  &  (1 << (bit)) )

void NVIC_enableGlobalIrq(void) {
    __asm__("CPSIE I");
}

void NVIC_disableGlobalIrq(void) {
    __asm__("CPSID I");
}

#define BITS_IN_ARM_WORD 32

static uint8_t getRegPosition(IrqNvic irqNvic) {
    return ((uint8_t)irqNvic / (uint8_t)BITS_IN_ARM_WORD);
}

static uint8_t getBitPosition(IrqNvic irqNvic) {
    return ((uint8_t)irqNvic % (uint8_t)BITS_IN_ARM_WORD);

}

static bool isCorrectPriority(uint8_t priority) {
    bool res = false;

    if (priority <= MAX_PRIORITY) { // no need to check negative value
        res = true;
    }

    return res;
}

#define MSB_PRIORITY 3  // in IPR 3 MSB matters
#define BITS_IN_BYTE 8
static uint8_t getPriorityValue(uint8_t priority) {
    return ( priority << (BITS_IN_BYTE - MSB_PRIORITY));
}

void NVIC_enableIrq(IrqNvic irqNvic) {
    uint8_t irqReg, irqBit;

    irqReg = getRegPosition(irqNvic);
    irqBit = getBitPosition(irqNvic);
    SET_BIT_HI(nvic->NVIC_ISER[irqReg], irqBit);
}

void NVIC_disableIrq(IrqNvic irqNvic) {
    uint8_t irqReg, irqBit;

    irqReg = getRegPosition(irqNvic);
    irqBit = getBitPosition(irqNvic);
    SET_BIT_HI(nvic->NVIC_ICER[irqReg], irqBit);
}

void NVIC_setPendingIrq(IrqNvic irqNvic) {
    uint8_t irqReg, irqBit;

    irqReg = getRegPosition(irqNvic);
    irqBit = getBitPosition(irqNvic);
    SET_BIT_HI(nvic->NVIC_ISPR[irqReg], irqBit);
}

void NVIC_clearPendingIrq(IrqNvic irqNvic) {
    uint8_t irqReg, irqBit;

    irqReg = getRegPosition(irqNvic);
    irqBit = getBitPosition(irqNvic);
    SET_BIT_HI(nvic->NVIC_ICPR[irqReg], irqBit);
}

bool NVIC_isPendingIrq(IrqNvic irqNvic) {
    bool res = false;
    uint8_t irqReg, irqBit;

    irqReg = getRegPosition(irqNvic);
    irqBit = getBitPosition(irqNvic);
    if ( GET_BIT(nvic->NVIC_IABR[irqReg], irqBit) == 1 ) {
        res = true;
    }

    return res;
}

void NVIC_setPriorityIrq(IrqNvic irqNvic, uint8_t priority) {
    if ( isCorrectPriority(priority) == false ) {
        return;
    }

    uint8_t priorityVal;
    priorityVal = getPriorityValue(priority);

    nvic->NVIC_IPR[irqNvic] = priorityVal;
}
