Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/afs/slac.stanford.edu/u/re/bklein/projects/cob_dpm/firmware/modules/uSD/coregen
/microSDVerilog.cgp.
Closed project file.
Opening project file
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/microSDVerilog.cgp.
WARNING:coreutil:928 - Unable to find 'xilinx.com:ip:dcmadv_v13_1:1.0' within
   repository.
WARNING:coreutil:928 - Unable to find 'xilinx.com:ip:dcm_fc_v13_1:1.0' within
   repository.
Recustomize and Generate (Under Current Project Settings)INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'fifo36x1024sdwrite' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'fifo36x1024sdwrite'...
WARNING:sim - A core named 'fifo36x1024sdwrite' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'fifo36x1024sdwrite'...
Delivering associated files for 'fifo36x1024sdwrite'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'fifo36x1024sdwrite'...
Generating implementation netlist for 'fifo36x1024sdwrite'...
INFO:sim - Pre-processing HDL files for 'fifo36x1024sdwrite'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo36x1024sdwrite'
Running ngcbuild...
Generating padded implementation netlist for 'fifo36x1024sdwrite'...
Writing VEO instantiation template for 'fifo36x1024sdwrite'...
Writing Verilog structural simulation model for 'fifo36x1024sdwrite'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: fifo36x1024sdwrite.xco
XMDF file found: fifo36x1024sdwrite_xmdf.tcl
Adding
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo36x1024s
dwrite.asy -view all -origin_type imported
Adding
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo36x1024s
dwrite.ngc -view all -origin_type created
Checking file
"/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo36x1024
sdwrite.ngc" for project device match ...
File
"/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo36x1024
sdwrite.ngc" device information matches project device.
Adding
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo36x1024s
dwrite.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo36x1
   024sdwrite.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo36x1024s
dwrite.veo -view all -origin_type imported
Adding
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo36x1024s
dwrite_padded.ngc -view all -origin_type created
Checking file
"/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo36x1024
sdwrite_padded.ngc" for project device match ...
File
"/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo36x1024
sdwrite_padded.ngc" device information matches project device.
Adding
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo_generat
or_v8_4_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo36x1024sdwrite"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'microSDVerilog'.
Recustomize and Generate (Under Current Project Settings)INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'fifo72x512sdwrite' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'fifo72x512sdwrite'...
WARNING:sim - A core named 'fifo72x512sdwrite' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'fifo72x512sdwrite'...
Delivering associated files for 'fifo72x512sdwrite'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'fifo72x512sdwrite'...
Generating implementation netlist for 'fifo72x512sdwrite'...
INFO:sim - Pre-processing HDL files for 'fifo72x512sdwrite'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo72x512sdwrite'
Running ngcbuild...
Generating padded implementation netlist for 'fifo72x512sdwrite'...
Writing VEO instantiation template for 'fifo72x512sdwrite'...
Writing Verilog structural simulation model for 'fifo72x512sdwrite'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: fifo72x512sdwrite.xco
XMDF file found: fifo72x512sdwrite_xmdf.tcl
Adding
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo72x512sd
write.asy -view all -origin_type imported
Adding
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo72x512sd
write.ngc -view all -origin_type created
Checking file
"/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo72x512s
dwrite.ngc" for project device match ...
File
"/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo72x512s
dwrite.ngc" device information matches project device.
Adding
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo72x512sd
write.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo72x5
   12sdwrite.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo72x512sd
write.veo -view all -origin_type imported
Adding
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo72x512sd
write_padded.ngc -view all -origin_type created
Checking file
"/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo72x512s
dwrite_padded.ngc" for project device match ...
File
"/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo72x512s
dwrite_padded.ngc" device information matches project device.
Adding
/afs/slac.stanford.edu/u/re/bklein/projects/microSD/coregen/tmp/_cg/fifo_generat
or_v8_4_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo72x512sdwrite"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'microSDVerilog'.
microSDVerilog.cgp already exists.
Saved CGP file for project 'microSDVerilog'.
