INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/Vivado/Lab5/Lab5.srcs/sim_1/new/Counter_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_sim
