// Seed: 578922985
module module_0 (
    output supply1 id_0
    , id_3,
    output supply0 id_1
);
  wire id_4;
  module_2(
      id_3, id_3, id_4, id_3
  );
  wire id_5;
endmodule
module module_1 (
    output wor id_0
);
  wire id_3 = id_2[1 : 1'h0];
  module_0(
      id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(*) begin
    id_2 = id_1;
    cover (1);
  end
  wor id_5 = 1;
endmodule
