# Function: <code>is_slots_event</code>

## Status
<b>Regular</b>
<ul>
<li>
In <code>4.4</code>: Absent ⚠️
</li>
<li>
In <code>4.8</code>: Absent ⚠️
</li>
<li>
In <code>4.10</code>: Absent ⚠️
</li>
<li>
In <code>4.13</code>: Absent ⚠️
</li>
<li>
In <code>4.15</code>: Absent ⚠️
</li>
<li>
In <code>4.18</code>: Absent ⚠️
</li>
<li>
In <code>5.0</code>: Absent ⚠️
</li>
<li>
In <code>5.3</code>: Absent ⚠️
</li>
<li>
In <code>5.4</code>: Absent ⚠️
</li>
<li>
In <code>5.8</code>: Absent ⚠️
</li>
<li>
<details>
<summary>In <code>5.11</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/core.c (ffffffff8100c810)
Location: arch/x86/events/perf_event.h:98
Inline: True
Inline callers:
  - arch/x86/events/intel/core.c:intel_pmu_read_event
  - arch/x86/events/intel/core.c:icl_set_topdown_event_period
```
</details>
</li>
<li>
<details>
<summary>In <code>5.13</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/core.c (ffffffff8100d230)
Location: arch/x86/events/perf_event.h:100
Inline: True
Inline callers:
  - arch/x86/events/intel/core.c:intel_pmu_read_event
  - arch/x86/events/intel/core.c:icl_set_topdown_event_period
```
</details>
</li>
<li>
<details>
<summary>In <code>5.15</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/core.c (ffffffff8100d6d0)
Location: arch/x86/events/perf_event.h:100
Inline: True
Inline callers:
  - arch/x86/events/intel/core.c:intel_pmu_read_event
  - arch/x86/events/intel/core.c:icl_set_topdown_event_period
```
</details>
</li>
<li>
<details>
<summary>In <code>5.19</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/core.c (ffffffff8100e8af)
Location: arch/x86/events/perf_event.h:103
Inline: True
Inline callers:
  - arch/x86/events/intel/core.c:intel_pmu_read_event
  - arch/x86/events/intel/core.c:icl_set_topdown_event_period
```
</details>
</li>
<li>
<details>
<summary>In <code>6.2</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/core.c (ffffffff81011f15)
Location: arch/x86/events/perf_event.h:101
Inline: True
Inline callers:
  - arch/x86/events/intel/core.c:intel_pmu_read_event
  - arch/x86/events/intel/core.c:icl_set_topdown_event_period
```
</details>
</li>
<li>
<details>
<summary>In <code>6.5</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/core.c (ffffffff810115a5)
Location: arch/x86/events/perf_event.h:103
Inline: True
Inline callers:
  - arch/x86/events/intel/core.c:intel_pmu_read_event
  - arch/x86/events/intel/core.c:icl_set_topdown_event_period
```
</details>
</li>
<li>
<details>
<summary>In <code>6.8</code>: Full Inline ⚠️</summary>

**Collision:** Unique Static

**Inline:** Full

**Transformation:** False

**Instances:**

```
In arch/x86/events/intel/core.c (ffffffff81016cf5)
Location: arch/x86/events/perf_event.h:103
Inline: True
Inline callers:
  - arch/x86/events/intel/core.c:intel_pmu_read_event
  - arch/x86/events/intel/core.c:icl_set_topdown_event_period
```
</details>
</li>
</ul>
<b>Arch</b>
<ul>
<li>
In <code>arm64</code>: Absent ⚠️
</li>
<li>
In <code>armhf</code>: Absent ⚠️
</li>
<li>
In <code>ppc64el</code>: Absent ⚠️
</li>
<li>
In <code>riscv64</code>: Absent ⚠️
</li>
</ul>
<b>Flavor</b>
<ul>
<li>
In <code>aws</code>: Absent ⚠️
</li>
<li>
In <code>azure</code>: Absent ⚠️
</li>
<li>
In <code>gcp</code>: Absent ⚠️
</li>
<li>
In <code>lowlatency</code>: Absent ⚠️
</li>
</ul>

## Differences
