Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun  6 12:59:03 2023
| Host         : wo_axuexi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/18507/Desktop/timing_report.txt
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.984        0.000                      0                 3423        0.657        0.000                      0                 3423       48.750        0.000                       0                  1089  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            31.984        0.000                      0                 3423        0.657        0.000                      0                 3423       48.750        0.000                       0                  1089  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       31.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 5.055ns (25.617%)  route 14.677ns (74.383%))
  Logic Levels:           25  (IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=13 MUXF7=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 52.704 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=128, unplaced)       0.803     3.279    sccpu/pc/reset_IBUF
                                                                      f  sccpu/pc/pc_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.403 r  sccpu/pc/pc_OBUF[8]_inst_i_1/O
                         net (fo=494, unplaced)       1.104     4.507    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.631 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.732     5.363    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.487 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     5.487    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     5.728 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.735     6.463    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     6.761 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=26, unplaced)        1.007     7.768    imem/spo[29]
                                                                      r  imem/array_reg[31][31]_i_34/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.892 f  imem/array_reg[31][31]_i_34/O
                         net (fo=18, unplaced)        0.476     8.368    imem/sccpu/decoder/sll_00_in
                                                                      f  imem/register[31]_i_42/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.492 f  imem/register[31]_i_42/O
                         net (fo=6, unplaced)         0.481     8.973    imem/sccpu/decoder/p_0_in
                                                                      f  imem/register[31]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  imem/register[31]_i_23/O
                         net (fo=5, unplaced)         0.477     9.574    imem/register[31]_i_23_n_0
                                                                      r  imem/register[31]_i_41/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     9.690 r  imem/register[31]_i_41/O
                         net (fo=256, unplaced)       0.572    10.262    sccpu/cpu_ref/out1_addr[0]
                                                                      r  sccpu/cpu_ref/register[3]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.386 r  sccpu/cpu_ref/register[3]_i_12/O
                         net (fo=1, unplaced)         0.000    10.386    sccpu/cpu_ref/register[3]_i_12_n_0
                                                                      r  sccpu/cpu_ref/register_reg[3]_i_5/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    10.633 r  sccpu/cpu_ref/register_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.735    11.368    sccpu/cpu_ref/register_reg[3]_i_5_n_0
                                                                      r  sccpu/cpu_ref/register[3]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    11.666 r  sccpu/cpu_ref/register[3]_i_2/O
                         net (fo=6, unplaced)         0.481    12.147    imem/regfile_out1[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_105/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.271 r  imem/memory_reg_0_31_0_0_i_105/O
                         net (fo=155, unplaced)       0.776    13.047    imem/sccpu/alu_a[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_243/I1
                         LUT5 (Prop_lut5_I1_O)        0.146    13.193 f  imem/memory_reg_0_31_0_0_i_243/O
                         net (fo=4, unplaced)         0.756    13.949    imem/memory_reg_0_31_0_0_i_243_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_162/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.073 f  imem/memory_reg_0_31_0_0_i_162/O
                         net (fo=4, unplaced)         0.756    14.829    imem/memory_reg_0_31_0_0_i_162_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_110/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.953 f  imem/memory_reg_0_31_0_0_i_110/O
                         net (fo=2, unplaced)         0.460    15.413    imem/memory_reg_0_31_0_0_i_110_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_47/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.537 f  imem/memory_reg_0_31_0_0_i_47/O
                         net (fo=1, unplaced)         0.941    16.478    imem/memory_reg_0_31_0_0_i_47_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.602 f  imem/memory_reg_0_31_0_0_i_18/O
                         net (fo=1, unplaced)         0.449    17.051    imem/sccpu/alu/R[5]
                                                                      f  imem/memory_reg_0_31_0_0_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.175 f  imem/memory_reg_0_31_0_0_i_6/O
                         net (fo=34, unplaced)        0.805    17.980    imem/memory_reg_0_31_0_0_i_15_0[3]
                                                                      f  imem/register[31]_i_59/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    18.104 f  imem/register[31]_i_59/O
                         net (fo=1, unplaced)         0.419    18.523    imem/register[31]_i_59_n_0
                                                                      f  imem/register[31]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.647 f  imem/register[31]_i_39/O
                         net (fo=1, unplaced)         0.732    19.379    imem/register[31]_i_39_n_0
                                                                      f  imem/register[31]_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    19.503 r  imem/register[31]_i_16/O
                         net (fo=2, unplaced)         0.460    19.963    imem/register[31]_i_16_n_0
                                                                      r  imem/register[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    20.087 r  imem/register[31]_i_5/O
                         net (fo=32, unplaced)        0.520    20.607    imem/mux_pc_choose[0]
                                                                      r  imem/register[0]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    20.731 r  imem/register[0]_i_1/O
                         net (fo=1, unplaced)         0.000    20.731    sccpu/pc/D[0]
                         FDRE                                         r  sccpu/pc/register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.704    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.704    
                         clock uncertainty           -0.035    52.669    
                         FDRE (Setup_fdre_C_D)        0.047    52.716    sccpu/pc/register_reg[0]
  -------------------------------------------------------------------
                         required time                         52.716    
                         arrival time                         -20.731    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 5.055ns (25.617%)  route 14.677ns (74.383%))
  Logic Levels:           25  (IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=13 MUXF7=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 52.704 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=128, unplaced)       0.803     3.279    sccpu/pc/reset_IBUF
                                                                      f  sccpu/pc/pc_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.403 r  sccpu/pc/pc_OBUF[8]_inst_i_1/O
                         net (fo=494, unplaced)       1.104     4.507    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.631 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.732     5.363    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.487 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     5.487    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     5.728 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.735     6.463    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     6.761 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=26, unplaced)        1.007     7.768    imem/spo[29]
                                                                      r  imem/array_reg[31][31]_i_34/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.892 f  imem/array_reg[31][31]_i_34/O
                         net (fo=18, unplaced)        0.476     8.368    imem/sccpu/decoder/sll_00_in
                                                                      f  imem/register[31]_i_42/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.492 f  imem/register[31]_i_42/O
                         net (fo=6, unplaced)         0.481     8.973    imem/sccpu/decoder/p_0_in
                                                                      f  imem/register[31]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  imem/register[31]_i_23/O
                         net (fo=5, unplaced)         0.477     9.574    imem/register[31]_i_23_n_0
                                                                      r  imem/register[31]_i_41/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     9.690 r  imem/register[31]_i_41/O
                         net (fo=256, unplaced)       0.572    10.262    sccpu/cpu_ref/out1_addr[0]
                                                                      r  sccpu/cpu_ref/register[3]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.386 r  sccpu/cpu_ref/register[3]_i_12/O
                         net (fo=1, unplaced)         0.000    10.386    sccpu/cpu_ref/register[3]_i_12_n_0
                                                                      r  sccpu/cpu_ref/register_reg[3]_i_5/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    10.633 r  sccpu/cpu_ref/register_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.735    11.368    sccpu/cpu_ref/register_reg[3]_i_5_n_0
                                                                      r  sccpu/cpu_ref/register[3]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    11.666 r  sccpu/cpu_ref/register[3]_i_2/O
                         net (fo=6, unplaced)         0.481    12.147    imem/regfile_out1[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_105/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.271 r  imem/memory_reg_0_31_0_0_i_105/O
                         net (fo=155, unplaced)       0.776    13.047    imem/sccpu/alu_a[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_243/I1
                         LUT5 (Prop_lut5_I1_O)        0.146    13.193 f  imem/memory_reg_0_31_0_0_i_243/O
                         net (fo=4, unplaced)         0.756    13.949    imem/memory_reg_0_31_0_0_i_243_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_162/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.073 f  imem/memory_reg_0_31_0_0_i_162/O
                         net (fo=4, unplaced)         0.756    14.829    imem/memory_reg_0_31_0_0_i_162_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_110/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.953 f  imem/memory_reg_0_31_0_0_i_110/O
                         net (fo=2, unplaced)         0.460    15.413    imem/memory_reg_0_31_0_0_i_110_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_47/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.537 f  imem/memory_reg_0_31_0_0_i_47/O
                         net (fo=1, unplaced)         0.941    16.478    imem/memory_reg_0_31_0_0_i_47_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.602 f  imem/memory_reg_0_31_0_0_i_18/O
                         net (fo=1, unplaced)         0.449    17.051    imem/sccpu/alu/R[5]
                                                                      f  imem/memory_reg_0_31_0_0_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.175 f  imem/memory_reg_0_31_0_0_i_6/O
                         net (fo=34, unplaced)        0.805    17.980    imem/memory_reg_0_31_0_0_i_15_0[3]
                                                                      f  imem/register[31]_i_59/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    18.104 f  imem/register[31]_i_59/O
                         net (fo=1, unplaced)         0.419    18.523    imem/register[31]_i_59_n_0
                                                                      f  imem/register[31]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.647 f  imem/register[31]_i_39/O
                         net (fo=1, unplaced)         0.732    19.379    imem/register[31]_i_39_n_0
                                                                      f  imem/register[31]_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    19.503 r  imem/register[31]_i_16/O
                         net (fo=2, unplaced)         0.460    19.963    imem/register[31]_i_16_n_0
                                                                      r  imem/register[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    20.087 r  imem/register[31]_i_5/O
                         net (fo=32, unplaced)        0.520    20.607    imem/mux_pc_choose[0]
                                                                      r  imem/register[10]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    20.731 r  imem/register[10]_i_1/O
                         net (fo=1, unplaced)         0.000    20.731    sccpu/pc/D[10]
                         FDRE                                         r  sccpu/pc/register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.704    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.704    
                         clock uncertainty           -0.035    52.669    
                         FDRE (Setup_fdre_C_D)        0.047    52.716    sccpu/pc/register_reg[10]
  -------------------------------------------------------------------
                         required time                         52.716    
                         arrival time                         -20.731    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 5.055ns (25.617%)  route 14.677ns (74.383%))
  Logic Levels:           25  (IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=13 MUXF7=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 52.704 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=128, unplaced)       0.803     3.279    sccpu/pc/reset_IBUF
                                                                      f  sccpu/pc/pc_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.403 r  sccpu/pc/pc_OBUF[8]_inst_i_1/O
                         net (fo=494, unplaced)       1.104     4.507    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.631 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.732     5.363    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.487 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     5.487    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     5.728 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.735     6.463    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     6.761 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=26, unplaced)        1.007     7.768    imem/spo[29]
                                                                      r  imem/array_reg[31][31]_i_34/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.892 f  imem/array_reg[31][31]_i_34/O
                         net (fo=18, unplaced)        0.476     8.368    imem/sccpu/decoder/sll_00_in
                                                                      f  imem/register[31]_i_42/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.492 f  imem/register[31]_i_42/O
                         net (fo=6, unplaced)         0.481     8.973    imem/sccpu/decoder/p_0_in
                                                                      f  imem/register[31]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  imem/register[31]_i_23/O
                         net (fo=5, unplaced)         0.477     9.574    imem/register[31]_i_23_n_0
                                                                      r  imem/register[31]_i_41/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     9.690 r  imem/register[31]_i_41/O
                         net (fo=256, unplaced)       0.572    10.262    sccpu/cpu_ref/out1_addr[0]
                                                                      r  sccpu/cpu_ref/register[3]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.386 r  sccpu/cpu_ref/register[3]_i_12/O
                         net (fo=1, unplaced)         0.000    10.386    sccpu/cpu_ref/register[3]_i_12_n_0
                                                                      r  sccpu/cpu_ref/register_reg[3]_i_5/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    10.633 r  sccpu/cpu_ref/register_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.735    11.368    sccpu/cpu_ref/register_reg[3]_i_5_n_0
                                                                      r  sccpu/cpu_ref/register[3]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    11.666 r  sccpu/cpu_ref/register[3]_i_2/O
                         net (fo=6, unplaced)         0.481    12.147    imem/regfile_out1[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_105/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.271 r  imem/memory_reg_0_31_0_0_i_105/O
                         net (fo=155, unplaced)       0.776    13.047    imem/sccpu/alu_a[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_243/I1
                         LUT5 (Prop_lut5_I1_O)        0.146    13.193 f  imem/memory_reg_0_31_0_0_i_243/O
                         net (fo=4, unplaced)         0.756    13.949    imem/memory_reg_0_31_0_0_i_243_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_162/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.073 f  imem/memory_reg_0_31_0_0_i_162/O
                         net (fo=4, unplaced)         0.756    14.829    imem/memory_reg_0_31_0_0_i_162_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_110/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.953 f  imem/memory_reg_0_31_0_0_i_110/O
                         net (fo=2, unplaced)         0.460    15.413    imem/memory_reg_0_31_0_0_i_110_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_47/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.537 f  imem/memory_reg_0_31_0_0_i_47/O
                         net (fo=1, unplaced)         0.941    16.478    imem/memory_reg_0_31_0_0_i_47_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.602 f  imem/memory_reg_0_31_0_0_i_18/O
                         net (fo=1, unplaced)         0.449    17.051    imem/sccpu/alu/R[5]
                                                                      f  imem/memory_reg_0_31_0_0_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.175 f  imem/memory_reg_0_31_0_0_i_6/O
                         net (fo=34, unplaced)        0.805    17.980    imem/memory_reg_0_31_0_0_i_15_0[3]
                                                                      f  imem/register[31]_i_59/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    18.104 f  imem/register[31]_i_59/O
                         net (fo=1, unplaced)         0.419    18.523    imem/register[31]_i_59_n_0
                                                                      f  imem/register[31]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.647 f  imem/register[31]_i_39/O
                         net (fo=1, unplaced)         0.732    19.379    imem/register[31]_i_39_n_0
                                                                      f  imem/register[31]_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    19.503 r  imem/register[31]_i_16/O
                         net (fo=2, unplaced)         0.460    19.963    imem/register[31]_i_16_n_0
                                                                      r  imem/register[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    20.087 r  imem/register[31]_i_5/O
                         net (fo=32, unplaced)        0.520    20.607    imem/mux_pc_choose[0]
                                                                      r  imem/register[11]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    20.731 r  imem/register[11]_i_1/O
                         net (fo=1, unplaced)         0.000    20.731    sccpu/pc/D[11]
                         FDRE                                         r  sccpu/pc/register_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.704    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.704    
                         clock uncertainty           -0.035    52.669    
                         FDRE (Setup_fdre_C_D)        0.047    52.716    sccpu/pc/register_reg[11]
  -------------------------------------------------------------------
                         required time                         52.716    
                         arrival time                         -20.731    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 5.055ns (25.617%)  route 14.677ns (74.383%))
  Logic Levels:           25  (IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=13 MUXF7=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 52.704 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=128, unplaced)       0.803     3.279    sccpu/pc/reset_IBUF
                                                                      f  sccpu/pc/pc_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.403 r  sccpu/pc/pc_OBUF[8]_inst_i_1/O
                         net (fo=494, unplaced)       1.104     4.507    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.631 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.732     5.363    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.487 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     5.487    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     5.728 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.735     6.463    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     6.761 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=26, unplaced)        1.007     7.768    imem/spo[29]
                                                                      r  imem/array_reg[31][31]_i_34/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.892 f  imem/array_reg[31][31]_i_34/O
                         net (fo=18, unplaced)        0.476     8.368    imem/sccpu/decoder/sll_00_in
                                                                      f  imem/register[31]_i_42/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.492 f  imem/register[31]_i_42/O
                         net (fo=6, unplaced)         0.481     8.973    imem/sccpu/decoder/p_0_in
                                                                      f  imem/register[31]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  imem/register[31]_i_23/O
                         net (fo=5, unplaced)         0.477     9.574    imem/register[31]_i_23_n_0
                                                                      r  imem/register[31]_i_41/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     9.690 r  imem/register[31]_i_41/O
                         net (fo=256, unplaced)       0.572    10.262    sccpu/cpu_ref/out1_addr[0]
                                                                      r  sccpu/cpu_ref/register[3]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.386 r  sccpu/cpu_ref/register[3]_i_12/O
                         net (fo=1, unplaced)         0.000    10.386    sccpu/cpu_ref/register[3]_i_12_n_0
                                                                      r  sccpu/cpu_ref/register_reg[3]_i_5/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    10.633 r  sccpu/cpu_ref/register_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.735    11.368    sccpu/cpu_ref/register_reg[3]_i_5_n_0
                                                                      r  sccpu/cpu_ref/register[3]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    11.666 r  sccpu/cpu_ref/register[3]_i_2/O
                         net (fo=6, unplaced)         0.481    12.147    imem/regfile_out1[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_105/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.271 r  imem/memory_reg_0_31_0_0_i_105/O
                         net (fo=155, unplaced)       0.776    13.047    imem/sccpu/alu_a[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_243/I1
                         LUT5 (Prop_lut5_I1_O)        0.146    13.193 f  imem/memory_reg_0_31_0_0_i_243/O
                         net (fo=4, unplaced)         0.756    13.949    imem/memory_reg_0_31_0_0_i_243_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_162/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.073 f  imem/memory_reg_0_31_0_0_i_162/O
                         net (fo=4, unplaced)         0.756    14.829    imem/memory_reg_0_31_0_0_i_162_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_110/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.953 f  imem/memory_reg_0_31_0_0_i_110/O
                         net (fo=2, unplaced)         0.460    15.413    imem/memory_reg_0_31_0_0_i_110_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_47/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.537 f  imem/memory_reg_0_31_0_0_i_47/O
                         net (fo=1, unplaced)         0.941    16.478    imem/memory_reg_0_31_0_0_i_47_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.602 f  imem/memory_reg_0_31_0_0_i_18/O
                         net (fo=1, unplaced)         0.449    17.051    imem/sccpu/alu/R[5]
                                                                      f  imem/memory_reg_0_31_0_0_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.175 f  imem/memory_reg_0_31_0_0_i_6/O
                         net (fo=34, unplaced)        0.805    17.980    imem/memory_reg_0_31_0_0_i_15_0[3]
                                                                      f  imem/register[31]_i_59/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    18.104 f  imem/register[31]_i_59/O
                         net (fo=1, unplaced)         0.419    18.523    imem/register[31]_i_59_n_0
                                                                      f  imem/register[31]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.647 f  imem/register[31]_i_39/O
                         net (fo=1, unplaced)         0.732    19.379    imem/register[31]_i_39_n_0
                                                                      f  imem/register[31]_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    19.503 r  imem/register[31]_i_16/O
                         net (fo=2, unplaced)         0.460    19.963    imem/register[31]_i_16_n_0
                                                                      r  imem/register[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    20.087 r  imem/register[31]_i_5/O
                         net (fo=32, unplaced)        0.520    20.607    imem/mux_pc_choose[0]
                                                                      r  imem/register[12]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    20.731 r  imem/register[12]_i_1/O
                         net (fo=1, unplaced)         0.000    20.731    sccpu/pc/D[12]
                         FDRE                                         r  sccpu/pc/register_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.704    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.704    
                         clock uncertainty           -0.035    52.669    
                         FDRE (Setup_fdre_C_D)        0.047    52.716    sccpu/pc/register_reg[12]
  -------------------------------------------------------------------
                         required time                         52.716    
                         arrival time                         -20.731    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 5.055ns (25.617%)  route 14.677ns (74.383%))
  Logic Levels:           25  (IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=13 MUXF7=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 52.704 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=128, unplaced)       0.803     3.279    sccpu/pc/reset_IBUF
                                                                      f  sccpu/pc/pc_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.403 r  sccpu/pc/pc_OBUF[8]_inst_i_1/O
                         net (fo=494, unplaced)       1.104     4.507    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.631 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.732     5.363    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.487 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     5.487    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     5.728 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.735     6.463    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     6.761 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=26, unplaced)        1.007     7.768    imem/spo[29]
                                                                      r  imem/array_reg[31][31]_i_34/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.892 f  imem/array_reg[31][31]_i_34/O
                         net (fo=18, unplaced)        0.476     8.368    imem/sccpu/decoder/sll_00_in
                                                                      f  imem/register[31]_i_42/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.492 f  imem/register[31]_i_42/O
                         net (fo=6, unplaced)         0.481     8.973    imem/sccpu/decoder/p_0_in
                                                                      f  imem/register[31]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  imem/register[31]_i_23/O
                         net (fo=5, unplaced)         0.477     9.574    imem/register[31]_i_23_n_0
                                                                      r  imem/register[31]_i_41/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     9.690 r  imem/register[31]_i_41/O
                         net (fo=256, unplaced)       0.572    10.262    sccpu/cpu_ref/out1_addr[0]
                                                                      r  sccpu/cpu_ref/register[3]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.386 r  sccpu/cpu_ref/register[3]_i_12/O
                         net (fo=1, unplaced)         0.000    10.386    sccpu/cpu_ref/register[3]_i_12_n_0
                                                                      r  sccpu/cpu_ref/register_reg[3]_i_5/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    10.633 r  sccpu/cpu_ref/register_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.735    11.368    sccpu/cpu_ref/register_reg[3]_i_5_n_0
                                                                      r  sccpu/cpu_ref/register[3]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    11.666 r  sccpu/cpu_ref/register[3]_i_2/O
                         net (fo=6, unplaced)         0.481    12.147    imem/regfile_out1[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_105/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.271 r  imem/memory_reg_0_31_0_0_i_105/O
                         net (fo=155, unplaced)       0.776    13.047    imem/sccpu/alu_a[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_243/I1
                         LUT5 (Prop_lut5_I1_O)        0.146    13.193 f  imem/memory_reg_0_31_0_0_i_243/O
                         net (fo=4, unplaced)         0.756    13.949    imem/memory_reg_0_31_0_0_i_243_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_162/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.073 f  imem/memory_reg_0_31_0_0_i_162/O
                         net (fo=4, unplaced)         0.756    14.829    imem/memory_reg_0_31_0_0_i_162_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_110/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.953 f  imem/memory_reg_0_31_0_0_i_110/O
                         net (fo=2, unplaced)         0.460    15.413    imem/memory_reg_0_31_0_0_i_110_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_47/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.537 f  imem/memory_reg_0_31_0_0_i_47/O
                         net (fo=1, unplaced)         0.941    16.478    imem/memory_reg_0_31_0_0_i_47_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.602 f  imem/memory_reg_0_31_0_0_i_18/O
                         net (fo=1, unplaced)         0.449    17.051    imem/sccpu/alu/R[5]
                                                                      f  imem/memory_reg_0_31_0_0_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.175 f  imem/memory_reg_0_31_0_0_i_6/O
                         net (fo=34, unplaced)        0.805    17.980    imem/memory_reg_0_31_0_0_i_15_0[3]
                                                                      f  imem/register[31]_i_59/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    18.104 f  imem/register[31]_i_59/O
                         net (fo=1, unplaced)         0.419    18.523    imem/register[31]_i_59_n_0
                                                                      f  imem/register[31]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.647 f  imem/register[31]_i_39/O
                         net (fo=1, unplaced)         0.732    19.379    imem/register[31]_i_39_n_0
                                                                      f  imem/register[31]_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    19.503 r  imem/register[31]_i_16/O
                         net (fo=2, unplaced)         0.460    19.963    imem/register[31]_i_16_n_0
                                                                      r  imem/register[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    20.087 r  imem/register[31]_i_5/O
                         net (fo=32, unplaced)        0.520    20.607    imem/mux_pc_choose[0]
                                                                      r  imem/register[13]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    20.731 r  imem/register[13]_i_1/O
                         net (fo=1, unplaced)         0.000    20.731    sccpu/pc/D[13]
                         FDRE                                         r  sccpu/pc/register_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.704    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.704    
                         clock uncertainty           -0.035    52.669    
                         FDRE (Setup_fdre_C_D)        0.047    52.716    sccpu/pc/register_reg[13]
  -------------------------------------------------------------------
                         required time                         52.716    
                         arrival time                         -20.731    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 5.055ns (25.617%)  route 14.677ns (74.383%))
  Logic Levels:           25  (IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=13 MUXF7=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 52.704 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=128, unplaced)       0.803     3.279    sccpu/pc/reset_IBUF
                                                                      f  sccpu/pc/pc_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.403 r  sccpu/pc/pc_OBUF[8]_inst_i_1/O
                         net (fo=494, unplaced)       1.104     4.507    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.631 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.732     5.363    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.487 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     5.487    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     5.728 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.735     6.463    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     6.761 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=26, unplaced)        1.007     7.768    imem/spo[29]
                                                                      r  imem/array_reg[31][31]_i_34/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.892 f  imem/array_reg[31][31]_i_34/O
                         net (fo=18, unplaced)        0.476     8.368    imem/sccpu/decoder/sll_00_in
                                                                      f  imem/register[31]_i_42/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.492 f  imem/register[31]_i_42/O
                         net (fo=6, unplaced)         0.481     8.973    imem/sccpu/decoder/p_0_in
                                                                      f  imem/register[31]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  imem/register[31]_i_23/O
                         net (fo=5, unplaced)         0.477     9.574    imem/register[31]_i_23_n_0
                                                                      r  imem/register[31]_i_41/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     9.690 r  imem/register[31]_i_41/O
                         net (fo=256, unplaced)       0.572    10.262    sccpu/cpu_ref/out1_addr[0]
                                                                      r  sccpu/cpu_ref/register[3]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.386 r  sccpu/cpu_ref/register[3]_i_12/O
                         net (fo=1, unplaced)         0.000    10.386    sccpu/cpu_ref/register[3]_i_12_n_0
                                                                      r  sccpu/cpu_ref/register_reg[3]_i_5/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    10.633 r  sccpu/cpu_ref/register_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.735    11.368    sccpu/cpu_ref/register_reg[3]_i_5_n_0
                                                                      r  sccpu/cpu_ref/register[3]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    11.666 r  sccpu/cpu_ref/register[3]_i_2/O
                         net (fo=6, unplaced)         0.481    12.147    imem/regfile_out1[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_105/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.271 r  imem/memory_reg_0_31_0_0_i_105/O
                         net (fo=155, unplaced)       0.776    13.047    imem/sccpu/alu_a[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_243/I1
                         LUT5 (Prop_lut5_I1_O)        0.146    13.193 f  imem/memory_reg_0_31_0_0_i_243/O
                         net (fo=4, unplaced)         0.756    13.949    imem/memory_reg_0_31_0_0_i_243_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_162/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.073 f  imem/memory_reg_0_31_0_0_i_162/O
                         net (fo=4, unplaced)         0.756    14.829    imem/memory_reg_0_31_0_0_i_162_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_110/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.953 f  imem/memory_reg_0_31_0_0_i_110/O
                         net (fo=2, unplaced)         0.460    15.413    imem/memory_reg_0_31_0_0_i_110_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_47/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.537 f  imem/memory_reg_0_31_0_0_i_47/O
                         net (fo=1, unplaced)         0.941    16.478    imem/memory_reg_0_31_0_0_i_47_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.602 f  imem/memory_reg_0_31_0_0_i_18/O
                         net (fo=1, unplaced)         0.449    17.051    imem/sccpu/alu/R[5]
                                                                      f  imem/memory_reg_0_31_0_0_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.175 f  imem/memory_reg_0_31_0_0_i_6/O
                         net (fo=34, unplaced)        0.805    17.980    imem/memory_reg_0_31_0_0_i_15_0[3]
                                                                      f  imem/register[31]_i_59/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    18.104 f  imem/register[31]_i_59/O
                         net (fo=1, unplaced)         0.419    18.523    imem/register[31]_i_59_n_0
                                                                      f  imem/register[31]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.647 f  imem/register[31]_i_39/O
                         net (fo=1, unplaced)         0.732    19.379    imem/register[31]_i_39_n_0
                                                                      f  imem/register[31]_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    19.503 r  imem/register[31]_i_16/O
                         net (fo=2, unplaced)         0.460    19.963    imem/register[31]_i_16_n_0
                                                                      r  imem/register[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    20.087 r  imem/register[31]_i_5/O
                         net (fo=32, unplaced)        0.520    20.607    imem/mux_pc_choose[0]
                                                                      r  imem/register[14]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    20.731 r  imem/register[14]_i_1/O
                         net (fo=1, unplaced)         0.000    20.731    sccpu/pc/D[14]
                         FDRE                                         r  sccpu/pc/register_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.704    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.704    
                         clock uncertainty           -0.035    52.669    
                         FDRE (Setup_fdre_C_D)        0.047    52.716    sccpu/pc/register_reg[14]
  -------------------------------------------------------------------
                         required time                         52.716    
                         arrival time                         -20.731    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 5.055ns (25.617%)  route 14.677ns (74.383%))
  Logic Levels:           25  (IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=13 MUXF7=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 52.704 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=128, unplaced)       0.803     3.279    sccpu/pc/reset_IBUF
                                                                      f  sccpu/pc/pc_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.403 r  sccpu/pc/pc_OBUF[8]_inst_i_1/O
                         net (fo=494, unplaced)       1.104     4.507    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.631 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.732     5.363    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.487 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     5.487    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     5.728 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.735     6.463    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     6.761 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=26, unplaced)        1.007     7.768    imem/spo[29]
                                                                      r  imem/array_reg[31][31]_i_34/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.892 f  imem/array_reg[31][31]_i_34/O
                         net (fo=18, unplaced)        0.476     8.368    imem/sccpu/decoder/sll_00_in
                                                                      f  imem/register[31]_i_42/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.492 f  imem/register[31]_i_42/O
                         net (fo=6, unplaced)         0.481     8.973    imem/sccpu/decoder/p_0_in
                                                                      f  imem/register[31]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  imem/register[31]_i_23/O
                         net (fo=5, unplaced)         0.477     9.574    imem/register[31]_i_23_n_0
                                                                      r  imem/register[31]_i_41/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     9.690 r  imem/register[31]_i_41/O
                         net (fo=256, unplaced)       0.572    10.262    sccpu/cpu_ref/out1_addr[0]
                                                                      r  sccpu/cpu_ref/register[3]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.386 r  sccpu/cpu_ref/register[3]_i_12/O
                         net (fo=1, unplaced)         0.000    10.386    sccpu/cpu_ref/register[3]_i_12_n_0
                                                                      r  sccpu/cpu_ref/register_reg[3]_i_5/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    10.633 r  sccpu/cpu_ref/register_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.735    11.368    sccpu/cpu_ref/register_reg[3]_i_5_n_0
                                                                      r  sccpu/cpu_ref/register[3]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    11.666 r  sccpu/cpu_ref/register[3]_i_2/O
                         net (fo=6, unplaced)         0.481    12.147    imem/regfile_out1[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_105/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.271 r  imem/memory_reg_0_31_0_0_i_105/O
                         net (fo=155, unplaced)       0.776    13.047    imem/sccpu/alu_a[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_243/I1
                         LUT5 (Prop_lut5_I1_O)        0.146    13.193 f  imem/memory_reg_0_31_0_0_i_243/O
                         net (fo=4, unplaced)         0.756    13.949    imem/memory_reg_0_31_0_0_i_243_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_162/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.073 f  imem/memory_reg_0_31_0_0_i_162/O
                         net (fo=4, unplaced)         0.756    14.829    imem/memory_reg_0_31_0_0_i_162_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_110/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.953 f  imem/memory_reg_0_31_0_0_i_110/O
                         net (fo=2, unplaced)         0.460    15.413    imem/memory_reg_0_31_0_0_i_110_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_47/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.537 f  imem/memory_reg_0_31_0_0_i_47/O
                         net (fo=1, unplaced)         0.941    16.478    imem/memory_reg_0_31_0_0_i_47_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.602 f  imem/memory_reg_0_31_0_0_i_18/O
                         net (fo=1, unplaced)         0.449    17.051    imem/sccpu/alu/R[5]
                                                                      f  imem/memory_reg_0_31_0_0_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.175 f  imem/memory_reg_0_31_0_0_i_6/O
                         net (fo=34, unplaced)        0.805    17.980    imem/memory_reg_0_31_0_0_i_15_0[3]
                                                                      f  imem/register[31]_i_59/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    18.104 f  imem/register[31]_i_59/O
                         net (fo=1, unplaced)         0.419    18.523    imem/register[31]_i_59_n_0
                                                                      f  imem/register[31]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.647 f  imem/register[31]_i_39/O
                         net (fo=1, unplaced)         0.732    19.379    imem/register[31]_i_39_n_0
                                                                      f  imem/register[31]_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    19.503 r  imem/register[31]_i_16/O
                         net (fo=2, unplaced)         0.460    19.963    imem/register[31]_i_16_n_0
                                                                      r  imem/register[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    20.087 r  imem/register[31]_i_5/O
                         net (fo=32, unplaced)        0.520    20.607    imem/mux_pc_choose[0]
                                                                      r  imem/register[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    20.731 r  imem/register[15]_i_1/O
                         net (fo=1, unplaced)         0.000    20.731    sccpu/pc/D[15]
                         FDRE                                         r  sccpu/pc/register_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.704    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.704    
                         clock uncertainty           -0.035    52.669    
                         FDRE (Setup_fdre_C_D)        0.047    52.716    sccpu/pc/register_reg[15]
  -------------------------------------------------------------------
                         required time                         52.716    
                         arrival time                         -20.731    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 5.055ns (25.617%)  route 14.677ns (74.383%))
  Logic Levels:           25  (IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=13 MUXF7=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 52.704 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=128, unplaced)       0.803     3.279    sccpu/pc/reset_IBUF
                                                                      f  sccpu/pc/pc_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.403 r  sccpu/pc/pc_OBUF[8]_inst_i_1/O
                         net (fo=494, unplaced)       1.104     4.507    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.631 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.732     5.363    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.487 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     5.487    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     5.728 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.735     6.463    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     6.761 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=26, unplaced)        1.007     7.768    imem/spo[29]
                                                                      r  imem/array_reg[31][31]_i_34/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.892 f  imem/array_reg[31][31]_i_34/O
                         net (fo=18, unplaced)        0.476     8.368    imem/sccpu/decoder/sll_00_in
                                                                      f  imem/register[31]_i_42/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.492 f  imem/register[31]_i_42/O
                         net (fo=6, unplaced)         0.481     8.973    imem/sccpu/decoder/p_0_in
                                                                      f  imem/register[31]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  imem/register[31]_i_23/O
                         net (fo=5, unplaced)         0.477     9.574    imem/register[31]_i_23_n_0
                                                                      r  imem/register[31]_i_41/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     9.690 r  imem/register[31]_i_41/O
                         net (fo=256, unplaced)       0.572    10.262    sccpu/cpu_ref/out1_addr[0]
                                                                      r  sccpu/cpu_ref/register[3]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.386 r  sccpu/cpu_ref/register[3]_i_12/O
                         net (fo=1, unplaced)         0.000    10.386    sccpu/cpu_ref/register[3]_i_12_n_0
                                                                      r  sccpu/cpu_ref/register_reg[3]_i_5/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    10.633 r  sccpu/cpu_ref/register_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.735    11.368    sccpu/cpu_ref/register_reg[3]_i_5_n_0
                                                                      r  sccpu/cpu_ref/register[3]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    11.666 r  sccpu/cpu_ref/register[3]_i_2/O
                         net (fo=6, unplaced)         0.481    12.147    imem/regfile_out1[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_105/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.271 r  imem/memory_reg_0_31_0_0_i_105/O
                         net (fo=155, unplaced)       0.776    13.047    imem/sccpu/alu_a[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_243/I1
                         LUT5 (Prop_lut5_I1_O)        0.146    13.193 f  imem/memory_reg_0_31_0_0_i_243/O
                         net (fo=4, unplaced)         0.756    13.949    imem/memory_reg_0_31_0_0_i_243_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_162/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.073 f  imem/memory_reg_0_31_0_0_i_162/O
                         net (fo=4, unplaced)         0.756    14.829    imem/memory_reg_0_31_0_0_i_162_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_110/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.953 f  imem/memory_reg_0_31_0_0_i_110/O
                         net (fo=2, unplaced)         0.460    15.413    imem/memory_reg_0_31_0_0_i_110_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_47/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.537 f  imem/memory_reg_0_31_0_0_i_47/O
                         net (fo=1, unplaced)         0.941    16.478    imem/memory_reg_0_31_0_0_i_47_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.602 f  imem/memory_reg_0_31_0_0_i_18/O
                         net (fo=1, unplaced)         0.449    17.051    imem/sccpu/alu/R[5]
                                                                      f  imem/memory_reg_0_31_0_0_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.175 f  imem/memory_reg_0_31_0_0_i_6/O
                         net (fo=34, unplaced)        0.805    17.980    imem/memory_reg_0_31_0_0_i_15_0[3]
                                                                      f  imem/register[31]_i_59/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    18.104 f  imem/register[31]_i_59/O
                         net (fo=1, unplaced)         0.419    18.523    imem/register[31]_i_59_n_0
                                                                      f  imem/register[31]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.647 f  imem/register[31]_i_39/O
                         net (fo=1, unplaced)         0.732    19.379    imem/register[31]_i_39_n_0
                                                                      f  imem/register[31]_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    19.503 r  imem/register[31]_i_16/O
                         net (fo=2, unplaced)         0.460    19.963    imem/register[31]_i_16_n_0
                                                                      r  imem/register[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    20.087 r  imem/register[31]_i_5/O
                         net (fo=32, unplaced)        0.520    20.607    imem/mux_pc_choose[0]
                                                                      r  imem/register[16]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    20.731 r  imem/register[16]_i_1/O
                         net (fo=1, unplaced)         0.000    20.731    sccpu/pc/D[16]
                         FDRE                                         r  sccpu/pc/register_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.704    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.704    
                         clock uncertainty           -0.035    52.669    
                         FDRE (Setup_fdre_C_D)        0.047    52.716    sccpu/pc/register_reg[16]
  -------------------------------------------------------------------
                         required time                         52.716    
                         arrival time                         -20.731    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 5.055ns (25.617%)  route 14.677ns (74.383%))
  Logic Levels:           25  (IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=13 MUXF7=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 52.704 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=128, unplaced)       0.803     3.279    sccpu/pc/reset_IBUF
                                                                      f  sccpu/pc/pc_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.403 r  sccpu/pc/pc_OBUF[8]_inst_i_1/O
                         net (fo=494, unplaced)       1.104     4.507    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.631 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.732     5.363    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.487 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     5.487    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     5.728 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.735     6.463    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     6.761 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=26, unplaced)        1.007     7.768    imem/spo[29]
                                                                      r  imem/array_reg[31][31]_i_34/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.892 f  imem/array_reg[31][31]_i_34/O
                         net (fo=18, unplaced)        0.476     8.368    imem/sccpu/decoder/sll_00_in
                                                                      f  imem/register[31]_i_42/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.492 f  imem/register[31]_i_42/O
                         net (fo=6, unplaced)         0.481     8.973    imem/sccpu/decoder/p_0_in
                                                                      f  imem/register[31]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  imem/register[31]_i_23/O
                         net (fo=5, unplaced)         0.477     9.574    imem/register[31]_i_23_n_0
                                                                      r  imem/register[31]_i_41/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     9.690 r  imem/register[31]_i_41/O
                         net (fo=256, unplaced)       0.572    10.262    sccpu/cpu_ref/out1_addr[0]
                                                                      r  sccpu/cpu_ref/register[3]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.386 r  sccpu/cpu_ref/register[3]_i_12/O
                         net (fo=1, unplaced)         0.000    10.386    sccpu/cpu_ref/register[3]_i_12_n_0
                                                                      r  sccpu/cpu_ref/register_reg[3]_i_5/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    10.633 r  sccpu/cpu_ref/register_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.735    11.368    sccpu/cpu_ref/register_reg[3]_i_5_n_0
                                                                      r  sccpu/cpu_ref/register[3]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    11.666 r  sccpu/cpu_ref/register[3]_i_2/O
                         net (fo=6, unplaced)         0.481    12.147    imem/regfile_out1[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_105/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.271 r  imem/memory_reg_0_31_0_0_i_105/O
                         net (fo=155, unplaced)       0.776    13.047    imem/sccpu/alu_a[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_243/I1
                         LUT5 (Prop_lut5_I1_O)        0.146    13.193 f  imem/memory_reg_0_31_0_0_i_243/O
                         net (fo=4, unplaced)         0.756    13.949    imem/memory_reg_0_31_0_0_i_243_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_162/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.073 f  imem/memory_reg_0_31_0_0_i_162/O
                         net (fo=4, unplaced)         0.756    14.829    imem/memory_reg_0_31_0_0_i_162_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_110/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.953 f  imem/memory_reg_0_31_0_0_i_110/O
                         net (fo=2, unplaced)         0.460    15.413    imem/memory_reg_0_31_0_0_i_110_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_47/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.537 f  imem/memory_reg_0_31_0_0_i_47/O
                         net (fo=1, unplaced)         0.941    16.478    imem/memory_reg_0_31_0_0_i_47_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.602 f  imem/memory_reg_0_31_0_0_i_18/O
                         net (fo=1, unplaced)         0.449    17.051    imem/sccpu/alu/R[5]
                                                                      f  imem/memory_reg_0_31_0_0_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.175 f  imem/memory_reg_0_31_0_0_i_6/O
                         net (fo=34, unplaced)        0.805    17.980    imem/memory_reg_0_31_0_0_i_15_0[3]
                                                                      f  imem/register[31]_i_59/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    18.104 f  imem/register[31]_i_59/O
                         net (fo=1, unplaced)         0.419    18.523    imem/register[31]_i_59_n_0
                                                                      f  imem/register[31]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.647 f  imem/register[31]_i_39/O
                         net (fo=1, unplaced)         0.732    19.379    imem/register[31]_i_39_n_0
                                                                      f  imem/register[31]_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    19.503 r  imem/register[31]_i_16/O
                         net (fo=2, unplaced)         0.460    19.963    imem/register[31]_i_16_n_0
                                                                      r  imem/register[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    20.087 r  imem/register[31]_i_5/O
                         net (fo=32, unplaced)        0.520    20.607    imem/mux_pc_choose[0]
                                                                      r  imem/register[17]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    20.731 r  imem/register[17]_i_1/O
                         net (fo=1, unplaced)         0.000    20.731    sccpu/pc/D[17]
                         FDRE                                         r  sccpu/pc/register_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.704    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.704    
                         clock uncertainty           -0.035    52.669    
                         FDRE (Setup_fdre_C_D)        0.047    52.716    sccpu/pc/register_reg[17]
  -------------------------------------------------------------------
                         required time                         52.716    
                         arrival time                         -20.731    
  -------------------------------------------------------------------
                         slack                                 31.984    

Slack (MET) :             31.984ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin fall@50.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.731ns  (logic 5.055ns (25.617%)  route 14.677ns (74.383%))
  Logic Levels:           25  (IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=13 MUXF7=2)
  Input Delay:            1.000ns
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 52.704 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                                                               f  reset_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=128, unplaced)       0.803     3.279    sccpu/pc/reset_IBUF
                                                                      f  sccpu/pc/pc_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.403 r  sccpu/pc/pc_OBUF[8]_inst_i_1/O
                         net (fo=494, unplaced)       1.104     4.507    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.631 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21/O
                         net (fo=1, unplaced)         0.732     5.363    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_21_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.487 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     5.487    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_7_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     5.728 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.735     6.463    imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_2_n_0
                                                                      r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     6.761 r  imem/imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=26, unplaced)        1.007     7.768    imem/spo[29]
                                                                      r  imem/array_reg[31][31]_i_34/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.892 f  imem/array_reg[31][31]_i_34/O
                         net (fo=18, unplaced)        0.476     8.368    imem/sccpu/decoder/sll_00_in
                                                                      f  imem/register[31]_i_42/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.492 f  imem/register[31]_i_42/O
                         net (fo=6, unplaced)         0.481     8.973    imem/sccpu/decoder/p_0_in
                                                                      f  imem/register[31]_i_23/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  imem/register[31]_i_23/O
                         net (fo=5, unplaced)         0.477     9.574    imem/register[31]_i_23_n_0
                                                                      r  imem/register[31]_i_41/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     9.690 r  imem/register[31]_i_41/O
                         net (fo=256, unplaced)       0.572    10.262    sccpu/cpu_ref/out1_addr[0]
                                                                      r  sccpu/cpu_ref/register[3]_i_12/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    10.386 r  sccpu/cpu_ref/register[3]_i_12/O
                         net (fo=1, unplaced)         0.000    10.386    sccpu/cpu_ref/register[3]_i_12_n_0
                                                                      r  sccpu/cpu_ref/register_reg[3]_i_5/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    10.633 r  sccpu/cpu_ref/register_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.735    11.368    sccpu/cpu_ref/register_reg[3]_i_5_n_0
                                                                      r  sccpu/cpu_ref/register[3]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    11.666 r  sccpu/cpu_ref/register[3]_i_2/O
                         net (fo=6, unplaced)         0.481    12.147    imem/regfile_out1[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_105/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.271 r  imem/memory_reg_0_31_0_0_i_105/O
                         net (fo=155, unplaced)       0.776    13.047    imem/sccpu/alu_a[3]
                                                                      r  imem/memory_reg_0_31_0_0_i_243/I1
                         LUT5 (Prop_lut5_I1_O)        0.146    13.193 f  imem/memory_reg_0_31_0_0_i_243/O
                         net (fo=4, unplaced)         0.756    13.949    imem/memory_reg_0_31_0_0_i_243_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_162/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    14.073 f  imem/memory_reg_0_31_0_0_i_162/O
                         net (fo=4, unplaced)         0.756    14.829    imem/memory_reg_0_31_0_0_i_162_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_110/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.953 f  imem/memory_reg_0_31_0_0_i_110/O
                         net (fo=2, unplaced)         0.460    15.413    imem/memory_reg_0_31_0_0_i_110_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_47/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.537 f  imem/memory_reg_0_31_0_0_i_47/O
                         net (fo=1, unplaced)         0.941    16.478    imem/memory_reg_0_31_0_0_i_47_n_0
                                                                      f  imem/memory_reg_0_31_0_0_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.602 f  imem/memory_reg_0_31_0_0_i_18/O
                         net (fo=1, unplaced)         0.449    17.051    imem/sccpu/alu/R[5]
                                                                      f  imem/memory_reg_0_31_0_0_i_6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.175 f  imem/memory_reg_0_31_0_0_i_6/O
                         net (fo=34, unplaced)        0.805    17.980    imem/memory_reg_0_31_0_0_i_15_0[3]
                                                                      f  imem/register[31]_i_59/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    18.104 f  imem/register[31]_i_59/O
                         net (fo=1, unplaced)         0.419    18.523    imem/register[31]_i_59_n_0
                                                                      f  imem/register[31]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    18.647 f  imem/register[31]_i_39/O
                         net (fo=1, unplaced)         0.732    19.379    imem/register[31]_i_39_n_0
                                                                      f  imem/register[31]_i_16/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    19.503 r  imem/register[31]_i_16/O
                         net (fo=2, unplaced)         0.460    19.963    imem/register[31]_i_16_n_0
                                                                      r  imem/register[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    20.087 r  imem/register[31]_i_5/O
                         net (fo=32, unplaced)        0.520    20.607    imem/mux_pc_choose[0]
                                                                      r  imem/register[18]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    20.731 r  imem/register[18]_i_1/O
                         net (fo=1, unplaced)         0.000    20.731    sccpu/pc/D[18]
                         FDRE                                         r  sccpu/pc/register_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    52.174    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    52.265 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.704    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.704    
                         clock uncertainty           -0.035    52.669    
                         FDRE (Setup_fdre_C_D)        0.047    52.716    sccpu/pc/register_reg[18]
  -------------------------------------------------------------------
                         required time                         52.716    
                         arrival time                         -20.731    
  -------------------------------------------------------------------
                         slack                                 31.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 sccpu/pc/register_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.908ns  (logic 0.425ns (46.781%)  route 0.483ns (53.219%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114    50.728    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.880 r  sccpu/pc/register_reg[0]/Q
                         net (fo=2, unplaced)         0.203    51.083    imem/Q[0]
                                                                      r  imem/c_carry_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.098    51.181 r  imem/c_carry_i_8/O
                         net (fo=1, unplaced)         0.000    51.181    sccpu/add0/register_reg[3][0]
                                                                      r  sccpu/add0/c_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    51.251 r  sccpu/add0/c_carry/O[0]
                         net (fo=1, unplaced)         0.281    51.532    imem/in2[0]
                                                                      r  imem/register[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.105    51.637 r  imem/register[0]_i_1/O
                         net (fo=1, unplaced)         0.000    51.637    sccpu/pc/D[0]
                         FDRE                                         r  sccpu/pc/register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259    51.082    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDRE (Hold_fdre_C_D)         0.106    50.979    sccpu/pc/register_reg[0]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.637    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 sccpu/pc/register_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.916ns  (logic 0.424ns (46.293%)  route 0.492ns (53.708%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114    50.728    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.880 f  sccpu/pc/register_reg[2]/Q
                         net (fo=2, unplaced)         0.136    51.016    sccpu/pc/register[2]
                                                                      f  sccpu/pc/c_carry_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    51.114 r  sccpu/pc/c_carry_i_3/O
                         net (fo=1, unplaced)         0.000    51.114    sccpu/npc/S[1]
                                                                      r  sccpu/npc/c_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    51.180 r  sccpu/npc/c_carry/O[1]
                         net (fo=3, unplaced)         0.356    51.536    imem/in3[1]
                                                                      r  imem/register[2]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.108    51.644 r  imem/register[2]_i_1/O
                         net (fo=1, unplaced)         0.000    51.644    sccpu/pc/D[2]
                         FDRE                                         r  sccpu/pc/register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259    51.082    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDRE (Hold_fdre_C_D)         0.106    50.979    sccpu/pc/register_reg[2]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.644    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 sccpu/pc/register_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.968ns  (logic 0.463ns (47.832%)  route 0.505ns (52.169%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114    50.728    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.880 r  sccpu/pc/register_reg[0]/Q
                         net (fo=2, unplaced)         0.203    51.083    imem/Q[0]
                                                                      r  imem/c_carry_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.098    51.181 r  imem/c_carry_i_8/O
                         net (fo=1, unplaced)         0.000    51.181    sccpu/add0/register_reg[3][0]
                                                                      r  sccpu/add0/c_carry/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    51.286 r  sccpu/add0/c_carry/O[1]
                         net (fo=1, unplaced)         0.302    51.588    imem/in2[1]
                                                                      r  imem/register[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.108    51.696 r  imem/register[1]_i_1/O
                         net (fo=1, unplaced)         0.000    51.696    sccpu/pc/D[1]
                         FDRE                                         r  sccpu/pc/register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259    51.082    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDRE (Hold_fdre_C_D)         0.106    50.979    sccpu/pc/register_reg[1]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.696    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 sccpu/pc/register_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.975ns  (logic 0.425ns (43.586%)  route 0.550ns (56.414%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114    50.728    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.880 r  sccpu/pc/register_reg[29]/Q
                         net (fo=2, unplaced)         0.203    51.083    sccpu/pc/register[29]
                                                                      r  sccpu/pc/c_carry__6_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    51.181 r  sccpu/pc/c_carry__6_i_3/O
                         net (fo=1, unplaced)         0.000    51.181    sccpu/npc/register_reg[31][0]
                                                                      r  sccpu/npc/c_carry__6/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    51.251 r  sccpu/npc/c_carry__6/O[0]
                         net (fo=3, unplaced)         0.347    51.598    sccpu/pc/in3[1]
                                                                      r  sccpu/pc/register[29]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.105    51.703 r  sccpu/pc/register[29]_i_1/O
                         net (fo=1, unplaced)         0.000    51.703    sccpu/pc/register[29]_i_1_n_0
                         FDRE                                         r  sccpu/pc/register_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259    51.082    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDRE (Hold_fdre_C_D)         0.106    50.979    sccpu/pc/register_reg[29]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.703    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 sccpu/pc/register_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.983ns  (logic 0.424ns (43.136%)  route 0.559ns (56.864%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114    50.728    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.880 r  sccpu/pc/register_reg[10]/Q
                         net (fo=2, unplaced)         0.203    51.083    sccpu/pc/register[10]
                                                                      r  sccpu/pc/c_carry__1_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    51.181 r  sccpu/pc/c_carry__1_i_3/O
                         net (fo=1, unplaced)         0.000    51.181    sccpu/npc/register_reg[12][1]
                                                                      r  sccpu/npc/c_carry__1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    51.247 r  sccpu/npc/c_carry__1/O[1]
                         net (fo=3, unplaced)         0.356    51.603    imem/in3[9]
                                                                      r  imem/register[10]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.108    51.711 r  imem/register[10]_i_1/O
                         net (fo=1, unplaced)         0.000    51.711    sccpu/pc/D[10]
                         FDRE                                         r  sccpu/pc/register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259    51.082    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDRE (Hold_fdre_C_D)         0.106    50.979    sccpu/pc/register_reg[10]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.711    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 sccpu/pc/register_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.983ns  (logic 0.424ns (43.136%)  route 0.559ns (56.864%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114    50.728    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.880 r  sccpu/pc/register_reg[14]/Q
                         net (fo=2, unplaced)         0.203    51.083    sccpu/pc/register[14]
                                                                      r  sccpu/pc/c_carry__2_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    51.181 r  sccpu/pc/c_carry__2_i_3/O
                         net (fo=1, unplaced)         0.000    51.181    sccpu/npc/register_reg[16][1]
                                                                      r  sccpu/npc/c_carry__2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    51.247 r  sccpu/npc/c_carry__2/O[1]
                         net (fo=3, unplaced)         0.356    51.603    imem/in3[13]
                                                                      r  imem/register[14]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.108    51.711 r  imem/register[14]_i_1/O
                         net (fo=1, unplaced)         0.000    51.711    sccpu/pc/D[14]
                         FDRE                                         r  sccpu/pc/register_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259    51.082    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDRE (Hold_fdre_C_D)         0.106    50.979    sccpu/pc/register_reg[14]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.711    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 sccpu/pc/register_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.983ns  (logic 0.424ns (43.136%)  route 0.559ns (56.864%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114    50.728    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.880 r  sccpu/pc/register_reg[18]/Q
                         net (fo=2, unplaced)         0.203    51.083    sccpu/pc/register[18]
                                                                      r  sccpu/pc/c_carry__3_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    51.181 r  sccpu/pc/c_carry__3_i_3/O
                         net (fo=1, unplaced)         0.000    51.181    sccpu/npc/register_reg[20][1]
                                                                      r  sccpu/npc/c_carry__3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    51.247 r  sccpu/npc/c_carry__3/O[1]
                         net (fo=3, unplaced)         0.356    51.603    imem/in3[17]
                                                                      r  imem/register[18]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.108    51.711 r  imem/register[18]_i_1/O
                         net (fo=1, unplaced)         0.000    51.711    sccpu/pc/D[18]
                         FDRE                                         r  sccpu/pc/register_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259    51.082    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDRE (Hold_fdre_C_D)         0.106    50.979    sccpu/pc/register_reg[18]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.711    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 sccpu/pc/register_reg[22]/C
                            (falling edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[22]/D
                            (falling edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.983ns  (logic 0.424ns (43.136%)  route 0.559ns (56.864%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114    50.728    sccpu/pc/clk_in_IBUF_BUFG
                         FDSE                                         r  sccpu/pc/register_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.152    50.880 r  sccpu/pc/register_reg[22]/Q
                         net (fo=2, unplaced)         0.203    51.083    sccpu/pc/register[22]
                                                                      r  sccpu/pc/c_carry__4_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    51.181 r  sccpu/pc/c_carry__4_i_3/O
                         net (fo=1, unplaced)         0.000    51.181    sccpu/npc/register_reg[24][1]
                                                                      r  sccpu/npc/c_carry__4/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    51.247 r  sccpu/npc/c_carry__4/O[1]
                         net (fo=3, unplaced)         0.356    51.603    imem/in3[21]
                                                                      r  imem/register[22]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.108    51.711 r  imem/register[22]_i_1/O
                         net (fo=1, unplaced)         0.000    51.711    sccpu/pc/D[22]
                         FDSE                                         r  sccpu/pc/register_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259    51.082    sccpu/pc/clk_in_IBUF_BUFG
                         FDSE                                         r  sccpu/pc/register_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDSE (Hold_fdse_C_D)         0.106    50.979    sccpu/pc/register_reg[22]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.711    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 sccpu/pc/register_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.983ns  (logic 0.424ns (43.136%)  route 0.559ns (56.864%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114    50.728    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.880 r  sccpu/pc/register_reg[26]/Q
                         net (fo=2, unplaced)         0.203    51.083    sccpu/pc/register[26]
                                                                      r  sccpu/pc/c_carry__5_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    51.181 r  sccpu/pc/c_carry__5_i_3/O
                         net (fo=1, unplaced)         0.000    51.181    sccpu/npc/register_reg[28][1]
                                                                      r  sccpu/npc/c_carry__5/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    51.247 r  sccpu/npc/c_carry__5/O[1]
                         net (fo=3, unplaced)         0.356    51.603    imem/in3[25]
                                                                      r  imem/register[26]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.108    51.711 r  imem/register[26]_i_1/O
                         net (fo=1, unplaced)         0.000    51.711    sccpu/pc/D[26]
                         FDRE                                         r  sccpu/pc/register_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259    51.082    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDRE (Hold_fdre_C_D)         0.106    50.979    sccpu/pc/register_reg[26]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.711    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 sccpu/pc/register_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/register_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@50.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        0.983ns  (logic 0.424ns (43.136%)  route 0.559ns (56.864%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 51.082 - 50.000 ) 
    Source Clock Delay      (SCD):    0.728ns = ( 50.728 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.588    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.614 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114    50.728    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.880 r  sccpu/pc/register_reg[6]/Q
                         net (fo=2, unplaced)         0.203    51.083    sccpu/pc/register[6]
                                                                      r  sccpu/pc/c_carry__0_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.098    51.181 r  sccpu/pc/c_carry__0_i_3/O
                         net (fo=1, unplaced)         0.000    51.181    sccpu/npc/register_reg[8][1]
                                                                      r  sccpu/npc/c_carry__0/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    51.247 r  sccpu/npc/c_carry__0/O[1]
                         net (fo=3, unplaced)         0.356    51.603    imem/in3[5]
                                                                      r  imem/register[6]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.108    51.711 r  imem/register[6]_i_1/O
                         net (fo=1, unplaced)         0.000    51.711    sccpu/pc/D[6]
                         FDRE                                         r  sccpu/pc/register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
    E3                                                                f  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    50.438 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.794    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.823 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259    51.082    sccpu/pc/clk_in_IBUF_BUFG
                         FDRE                                         r  sccpu/pc/register_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.209    50.873    
                         FDRE (Hold_fdre_C_D)         0.106    50.979    sccpu/pc/register_reg[6]
  -------------------------------------------------------------------
                         required time                        -50.979    
                         arrival time                          51.711    
  -------------------------------------------------------------------
                         slack                                  0.732    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845               clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[12][7]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[12][8]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[12][9]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[13][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[13][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[13][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[13][12]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[13][13]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[13][14]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/memory_reg_0_31_18_18/SP/CLK



