{"position": "Senior Staff Engineer", "company": "Intel Corporation", "profiles": ["Skills Device Drivers Debugging Firmware C Embedded Systems SoC Simulations Processors ARM Embedded Software TCL Verilog Embedded Linux Computer Architecture Microprocessors Skills  Device Drivers Debugging Firmware C Embedded Systems SoC Simulations Processors ARM Embedded Software TCL Verilog Embedded Linux Computer Architecture Microprocessors Device Drivers Debugging Firmware C Embedded Systems SoC Simulations Processors ARM Embedded Software TCL Verilog Embedded Linux Computer Architecture Microprocessors Device Drivers Debugging Firmware C Embedded Systems SoC Simulations Processors ARM Embedded Software TCL Verilog Embedded Linux Computer Architecture Microprocessors ", "Experience Senior Staff Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Portland, Oregon Area SoC IO Transistor Definition lead for advanced process generation Program Manager Intel Corporation August 2010  \u2013  April 2012  (1 year 9 months) Portland, Oregon Area Program Manager with Hard IP Development team \nHandled full IO development from TR, scheduling and back end validation of the IO designs including HSIOs (PCIe2, USB3, SATA3), USB2, other IOs Staff Engineer Intel Corporation April 2007  \u2013  August 2010  (3 years 5 months) Portland, Oregon Area Defined and coordinated implementation, validation, and release of new technology requirements in internal tools, UPF testing, and defining tools/methodologies for testchip and product Si Debug team. Sr. CAD Engineer Intel September 2003  \u2013  April 2007  (3 years 8 months) Portland, Oregon Area Developed optimization tools and methodologies for circuit design Senior Staff Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Portland, Oregon Area SoC IO Transistor Definition lead for advanced process generation Senior Staff Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Portland, Oregon Area SoC IO Transistor Definition lead for advanced process generation Program Manager Intel Corporation August 2010  \u2013  April 2012  (1 year 9 months) Portland, Oregon Area Program Manager with Hard IP Development team \nHandled full IO development from TR, scheduling and back end validation of the IO designs including HSIOs (PCIe2, USB3, SATA3), USB2, other IOs Program Manager Intel Corporation August 2010  \u2013  April 2012  (1 year 9 months) Portland, Oregon Area Program Manager with Hard IP Development team \nHandled full IO development from TR, scheduling and back end validation of the IO designs including HSIOs (PCIe2, USB3, SATA3), USB2, other IOs Staff Engineer Intel Corporation April 2007  \u2013  August 2010  (3 years 5 months) Portland, Oregon Area Defined and coordinated implementation, validation, and release of new technology requirements in internal tools, UPF testing, and defining tools/methodologies for testchip and product Si Debug team. Staff Engineer Intel Corporation April 2007  \u2013  August 2010  (3 years 5 months) Portland, Oregon Area Defined and coordinated implementation, validation, and release of new technology requirements in internal tools, UPF testing, and defining tools/methodologies for testchip and product Si Debug team. Sr. CAD Engineer Intel September 2003  \u2013  April 2007  (3 years 8 months) Portland, Oregon Area Developed optimization tools and methodologies for circuit design Sr. CAD Engineer Intel September 2003  \u2013  April 2007  (3 years 8 months) Portland, Oregon Area Developed optimization tools and methodologies for circuit design Languages Tamil Tamil Tamil Skills VLSI EDA ASIC TCL Verilog SoC Static Timing Analysis RTL design Physical Design Cadence Virtuoso Computer Architecture Semiconductors SystemVerilog Low-power Design IC Logic Design CMOS VHDL Circuit Design See 4+ \u00a0 \u00a0 See less Skills  VLSI EDA ASIC TCL Verilog SoC Static Timing Analysis RTL design Physical Design Cadence Virtuoso Computer Architecture Semiconductors SystemVerilog Low-power Design IC Logic Design CMOS VHDL Circuit Design See 4+ \u00a0 \u00a0 See less VLSI EDA ASIC TCL Verilog SoC Static Timing Analysis RTL design Physical Design Cadence Virtuoso Computer Architecture Semiconductors SystemVerilog Low-power Design IC Logic Design CMOS VHDL Circuit Design See 4+ \u00a0 \u00a0 See less VLSI EDA ASIC TCL Verilog SoC Static Timing Analysis RTL design Physical Design Cadence Virtuoso Computer Architecture Semiconductors SystemVerilog Low-power Design IC Logic Design CMOS VHDL Circuit Design See 4+ \u00a0 \u00a0 See less Education University of South Florida Doctor of Philosophy (Ph.D.),  Computer Science & Engineering 1999  \u2013 2003 University of Madras Bachelor of Engineering (B.E.),  Computer Science & Engineering 1994  \u2013 1998 Vanavani High School 1986  \u2013 1994 University of South Florida Doctor of Philosophy (Ph.D.),  Computer Science & Engineering 1999  \u2013 2003 University of South Florida Doctor of Philosophy (Ph.D.),  Computer Science & Engineering 1999  \u2013 2003 University of South Florida Doctor of Philosophy (Ph.D.),  Computer Science & Engineering 1999  \u2013 2003 University of Madras Bachelor of Engineering (B.E.),  Computer Science & Engineering 1994  \u2013 1998 University of Madras Bachelor of Engineering (B.E.),  Computer Science & Engineering 1994  \u2013 1998 University of Madras Bachelor of Engineering (B.E.),  Computer Science & Engineering 1994  \u2013 1998 Vanavani High School 1986  \u2013 1994 Vanavani High School 1986  \u2013 1994 Vanavani High School 1986  \u2013 1994 ", "Experience Senior Staff Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) N\u00fcrnberg Area, Germany Working in NAS (Non-Access Stratum) of 2G/3G/LTE stack at Intel Corporation. Senior Technical Lead consultant at Intel Corporaton Intel Mobile Communications June 2008  \u2013  January 2014  (5 years 8 months) N\u00fcrnberg Area, Germany Senior Technial Lead consultant for NAS-Mobility Management for 2G/3G/LTE stack at Intel Corporation. Technical Leader for Stack development Motorola India Pvt Ltd August 2005  \u2013  June 2008  (2 years 11 months) Hyderabad Area, India Working on NAS stack development for prime customers. Senior Software Engineer Sasken Comm August 2003  \u2013  July 2005  (2 years) Bengaluru Area, India Worked on Network protocols, testing and automation Software Engineer Wipro Technologies August 2002  \u2013  July 2003  (1 year) Bengaluru Area, India Developer and tester in C/C++/Java Technical Trainer Inuomsoft Technologies July 2001  \u2013  July 2002  (1 year 1 month) Hyderabad Area, India Trained Engineering/BCA students on Mobile Communications, Networking, EEE and C Senior Staff Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) N\u00fcrnberg Area, Germany Working in NAS (Non-Access Stratum) of 2G/3G/LTE stack at Intel Corporation. Senior Staff Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) N\u00fcrnberg Area, Germany Working in NAS (Non-Access Stratum) of 2G/3G/LTE stack at Intel Corporation. Senior Technical Lead consultant at Intel Corporaton Intel Mobile Communications June 2008  \u2013  January 2014  (5 years 8 months) N\u00fcrnberg Area, Germany Senior Technial Lead consultant for NAS-Mobility Management for 2G/3G/LTE stack at Intel Corporation. Senior Technical Lead consultant at Intel Corporaton Intel Mobile Communications June 2008  \u2013  January 2014  (5 years 8 months) N\u00fcrnberg Area, Germany Senior Technial Lead consultant for NAS-Mobility Management for 2G/3G/LTE stack at Intel Corporation. Technical Leader for Stack development Motorola India Pvt Ltd August 2005  \u2013  June 2008  (2 years 11 months) Hyderabad Area, India Working on NAS stack development for prime customers. Technical Leader for Stack development Motorola India Pvt Ltd August 2005  \u2013  June 2008  (2 years 11 months) Hyderabad Area, India Working on NAS stack development for prime customers. Senior Software Engineer Sasken Comm August 2003  \u2013  July 2005  (2 years) Bengaluru Area, India Worked on Network protocols, testing and automation Senior Software Engineer Sasken Comm August 2003  \u2013  July 2005  (2 years) Bengaluru Area, India Worked on Network protocols, testing and automation Software Engineer Wipro Technologies August 2002  \u2013  July 2003  (1 year) Bengaluru Area, India Developer and tester in C/C++/Java Software Engineer Wipro Technologies August 2002  \u2013  July 2003  (1 year) Bengaluru Area, India Developer and tester in C/C++/Java Technical Trainer Inuomsoft Technologies July 2001  \u2013  July 2002  (1 year 1 month) Hyderabad Area, India Trained Engineering/BCA students on Mobile Communications, Networking, EEE and C Technical Trainer Inuomsoft Technologies July 2001  \u2013  July 2002  (1 year 1 month) Hyderabad Area, India Trained Engineering/BCA students on Mobile Communications, Networking, EEE and C Skills ClearCase LTE 3GPP Embedded Software GSM UMTS Embedded Systems Mobile Communications C C++ WCDMA GPRS RTOS Linux Mobile Devices 3G Wireless NAS Protocol Stacks Debugging Testing See 6+ \u00a0 \u00a0 See less Skills  ClearCase LTE 3GPP Embedded Software GSM UMTS Embedded Systems Mobile Communications C C++ WCDMA GPRS RTOS Linux Mobile Devices 3G Wireless NAS Protocol Stacks Debugging Testing See 6+ \u00a0 \u00a0 See less ClearCase LTE 3GPP Embedded Software GSM UMTS Embedded Systems Mobile Communications C C++ WCDMA GPRS RTOS Linux Mobile Devices 3G Wireless NAS Protocol Stacks Debugging Testing See 6+ \u00a0 \u00a0 See less ClearCase LTE 3GPP Embedded Software GSM UMTS Embedded Systems Mobile Communications C C++ WCDMA GPRS RTOS Linux Mobile Devices 3G Wireless NAS Protocol Stacks Debugging Testing See 6+ \u00a0 \u00a0 See less Education Panineeya Mahavidyalaya Public School 1988  \u2013 2004 Jawaharlal Nehru Technological University Bachelors of Technology,  Electronics and communication Engineering 1997  \u2013 2001 Panineeya Mahavidyalaya Public School 1988  \u2013 2004 Panineeya Mahavidyalaya Public School 1988  \u2013 2004 Panineeya Mahavidyalaya Public School 1988  \u2013 2004 Jawaharlal Nehru Technological University Bachelors of Technology,  Electronics and communication Engineering 1997  \u2013 2001 Jawaharlal Nehru Technological University Bachelors of Technology,  Electronics and communication Engineering 1997  \u2013 2001 Jawaharlal Nehru Technological University Bachelors of Technology,  Electronics and communication Engineering 1997  \u2013 2001 ", "Summary \u2022 Software architecture. \n\u2022 Working experience with Unix/Linux, Windows, OSE, Android. \n\u2022 API Design and implementation in Java/C. \n\u2022 Advanced debugging and problem solving. Summary \u2022 Software architecture. \n\u2022 Working experience with Unix/Linux, Windows, OSE, Android. \n\u2022 API Design and implementation in Java/C. \n\u2022 Advanced debugging and problem solving. \u2022 Software architecture. \n\u2022 Working experience with Unix/Linux, Windows, OSE, Android. \n\u2022 API Design and implementation in Java/C. \n\u2022 Advanced debugging and problem solving. \u2022 Software architecture. \n\u2022 Working experience with Unix/Linux, Windows, OSE, Android. \n\u2022 API Design and implementation in Java/C. \n\u2022 Advanced debugging and problem solving. Experience Senior Staff Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Software Architect ST-Ericsson 2011  \u2013  August 2013  (2 years) Lund, Sweden \u2022 Working with integration of new android releases on hardware, i.e Ice Cream Sandwich, Jellybean. \n\u2022 Working with patches in the android community, involves contribution and legal aspects. \n\u2022 Maintenance of the company's android patch-set and also provide guidelines for acceptance of new patches (reviews, design work). Senior Developer ST-Ericsson September 2009  \u2013  2011  (2 years) Lund, Sweden \u2022 Working with Android integration on hardware. \n\u2022 Working in a team that analyses complex problems, errors, bugs in android code base that are often cross multiple use-cases. \n\u2022 Wrote and contributed android FM radio java control stack. \n\u2022 Optimizing software to take advantage of SMP (code running on multiple processors). Software Designer Ericsson Mobile Platforms 2006  \u2013  2009  (3 years) Lund, Sweden \u2022 Working with standardization of IMS on the Java ME platform. \n\u2022 Design and reference implementation of JSR281 API according to 3GPP/OMA specifications. \n\u2022 Design and reference implementation of JSR325 API according to 3GPP/OMA specifications. \n\u2022 Agile work processes. Software Developer Ericsson Mobile Platforms 2005  \u2013  2006  (1 year) Lund, Sweden \u2022 Working with integration of code in feature phones. Software Developer Ericsson Microwave Systems 2001  \u2013  2004  (3 years) Lulea, Sweden \u2022 Development on a surveillance system to be used in aircrafts. GUI design and implementation. \n\u2022 Worked in a project together with the Swedish Armed Forces to create a network based defense system. \n\u2022 Development of software in 3G base stations. Senior Staff Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Senior Staff Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Software Architect ST-Ericsson 2011  \u2013  August 2013  (2 years) Lund, Sweden \u2022 Working with integration of new android releases on hardware, i.e Ice Cream Sandwich, Jellybean. \n\u2022 Working with patches in the android community, involves contribution and legal aspects. \n\u2022 Maintenance of the company's android patch-set and also provide guidelines for acceptance of new patches (reviews, design work). Software Architect ST-Ericsson 2011  \u2013  August 2013  (2 years) Lund, Sweden \u2022 Working with integration of new android releases on hardware, i.e Ice Cream Sandwich, Jellybean. \n\u2022 Working with patches in the android community, involves contribution and legal aspects. \n\u2022 Maintenance of the company's android patch-set and also provide guidelines for acceptance of new patches (reviews, design work). Senior Developer ST-Ericsson September 2009  \u2013  2011  (2 years) Lund, Sweden \u2022 Working with Android integration on hardware. \n\u2022 Working in a team that analyses complex problems, errors, bugs in android code base that are often cross multiple use-cases. \n\u2022 Wrote and contributed android FM radio java control stack. \n\u2022 Optimizing software to take advantage of SMP (code running on multiple processors). Senior Developer ST-Ericsson September 2009  \u2013  2011  (2 years) Lund, Sweden \u2022 Working with Android integration on hardware. \n\u2022 Working in a team that analyses complex problems, errors, bugs in android code base that are often cross multiple use-cases. \n\u2022 Wrote and contributed android FM radio java control stack. \n\u2022 Optimizing software to take advantage of SMP (code running on multiple processors). Software Designer Ericsson Mobile Platforms 2006  \u2013  2009  (3 years) Lund, Sweden \u2022 Working with standardization of IMS on the Java ME platform. \n\u2022 Design and reference implementation of JSR281 API according to 3GPP/OMA specifications. \n\u2022 Design and reference implementation of JSR325 API according to 3GPP/OMA specifications. \n\u2022 Agile work processes. Software Designer Ericsson Mobile Platforms 2006  \u2013  2009  (3 years) Lund, Sweden \u2022 Working with standardization of IMS on the Java ME platform. \n\u2022 Design and reference implementation of JSR281 API according to 3GPP/OMA specifications. \n\u2022 Design and reference implementation of JSR325 API according to 3GPP/OMA specifications. \n\u2022 Agile work processes. Software Developer Ericsson Mobile Platforms 2005  \u2013  2006  (1 year) Lund, Sweden \u2022 Working with integration of code in feature phones. Software Developer Ericsson Mobile Platforms 2005  \u2013  2006  (1 year) Lund, Sweden \u2022 Working with integration of code in feature phones. Software Developer Ericsson Microwave Systems 2001  \u2013  2004  (3 years) Lulea, Sweden \u2022 Development on a surveillance system to be used in aircrafts. GUI design and implementation. \n\u2022 Worked in a project together with the Swedish Armed Forces to create a network based defense system. \n\u2022 Development of software in 3G base stations. Software Developer Ericsson Microwave Systems 2001  \u2013  2004  (3 years) Lulea, Sweden \u2022 Development on a surveillance system to be used in aircrafts. GUI design and implementation. \n\u2022 Worked in a project together with the Swedish Armed Forces to create a network based defense system. \n\u2022 Development of software in 3G base stations. Skills Embedded Software Embedded Systems Java Android Embedded Linux Software Design Software Development RTOS Git Debugging Scrum 3GPP Agile Methodologies C ClearCase System Architecture Integration Architectures See 3+ \u00a0 \u00a0 See less Skills  Embedded Software Embedded Systems Java Android Embedded Linux Software Design Software Development RTOS Git Debugging Scrum 3GPP Agile Methodologies C ClearCase System Architecture Integration Architectures See 3+ \u00a0 \u00a0 See less Embedded Software Embedded Systems Java Android Embedded Linux Software Design Software Development RTOS Git Debugging Scrum 3GPP Agile Methodologies C ClearCase System Architecture Integration Architectures See 3+ \u00a0 \u00a0 See less Embedded Software Embedded Systems Java Android Embedded Linux Software Design Software Development RTOS Git Debugging Scrum 3GPP Agile Methodologies C ClearCase System Architecture Integration Architectures See 3+ \u00a0 \u00a0 See less Education Lule\u00e5 University of Technology Master of Science in Computer Science and Engineering 1995  \u2013 2001 Lule\u00e5 University of Technology Master of Science in Computer Science and Engineering 1995  \u2013 2001 Lule\u00e5 University of Technology Master of Science in Computer Science and Engineering 1995  \u2013 2001 Lule\u00e5 University of Technology Master of Science in Computer Science and Engineering 1995  \u2013 2001 ", "Experience Enabling Metrology Program Manager Intel Corporation 2014  \u2013 Present (1 year) Portland, Oregon Area Responsible for sourcing, development and improvement of advanced metrology and inspection equipment. Defined roadmaps to meet quality, reliability, cost, yield, productivity and manufacturability requirements for new technology processes Materials Thrust Director Semiconductor Research Corporation 2013  \u2013 Present (2 years) Raleigh-Durham, North Carolina Area Part time assignee responsible for incubating and sustaining a research portfolio for the purpose of exploring emerging research material and process options that address SRC member company strategic needs Senior Staff Engineer Intel Corporation 2008  \u2013  2014  (6 years) Portland, Oregon Area Materials characterization expert responsible for establishing research programs and driving improvements in materials figures of merit and integrated layer process performance; responsible for building and maintaining a strategic research portfolio geared towards enabling long-term material development needs Senior Staff Engineer Intel Corporation 2006  \u2013  2008  (2 years) Portland, Oregon Area Developed and managed multiple processes in parallel in a high-volume manufacturing environment; effort required frequent report outs to factory senior management Engineering Manager Intel Corporation 2004  \u2013  2006  (2 years) Portland, Oregon Area Lead team of engineers in the development of materials through the rigorous management of the supplier base for their flawless proliferation in high volume manufacturing; partnered with internal stakeholders to lead material suppliers to meet technology, quality and cost objectives Staff Engineer Intel Corporation 2002  \u2013  2004  (2 years) Portland, Oregon Area Finalized material selections, mitigated materials risks, provided excursion support and executed cost reduction opportunities; Built relationships with supplier senior technical management to influence direction Senior Engineer Intel Corporation 1998  \u2013  2002  (4 years) Portland, Oregon Area Defined, optimized, and implemented new processes; responsible for meeting all module commits (die yield, line yield, reliability, performance, and output) Enabling Metrology Program Manager Intel Corporation 2014  \u2013 Present (1 year) Portland, Oregon Area Responsible for sourcing, development and improvement of advanced metrology and inspection equipment. Defined roadmaps to meet quality, reliability, cost, yield, productivity and manufacturability requirements for new technology processes Enabling Metrology Program Manager Intel Corporation 2014  \u2013 Present (1 year) Portland, Oregon Area Responsible for sourcing, development and improvement of advanced metrology and inspection equipment. Defined roadmaps to meet quality, reliability, cost, yield, productivity and manufacturability requirements for new technology processes Materials Thrust Director Semiconductor Research Corporation 2013  \u2013 Present (2 years) Raleigh-Durham, North Carolina Area Part time assignee responsible for incubating and sustaining a research portfolio for the purpose of exploring emerging research material and process options that address SRC member company strategic needs Materials Thrust Director Semiconductor Research Corporation 2013  \u2013 Present (2 years) Raleigh-Durham, North Carolina Area Part time assignee responsible for incubating and sustaining a research portfolio for the purpose of exploring emerging research material and process options that address SRC member company strategic needs Senior Staff Engineer Intel Corporation 2008  \u2013  2014  (6 years) Portland, Oregon Area Materials characterization expert responsible for establishing research programs and driving improvements in materials figures of merit and integrated layer process performance; responsible for building and maintaining a strategic research portfolio geared towards enabling long-term material development needs Senior Staff Engineer Intel Corporation 2008  \u2013  2014  (6 years) Portland, Oregon Area Materials characterization expert responsible for establishing research programs and driving improvements in materials figures of merit and integrated layer process performance; responsible for building and maintaining a strategic research portfolio geared towards enabling long-term material development needs Senior Staff Engineer Intel Corporation 2006  \u2013  2008  (2 years) Portland, Oregon Area Developed and managed multiple processes in parallel in a high-volume manufacturing environment; effort required frequent report outs to factory senior management Senior Staff Engineer Intel Corporation 2006  \u2013  2008  (2 years) Portland, Oregon Area Developed and managed multiple processes in parallel in a high-volume manufacturing environment; effort required frequent report outs to factory senior management Engineering Manager Intel Corporation 2004  \u2013  2006  (2 years) Portland, Oregon Area Lead team of engineers in the development of materials through the rigorous management of the supplier base for their flawless proliferation in high volume manufacturing; partnered with internal stakeholders to lead material suppliers to meet technology, quality and cost objectives Engineering Manager Intel Corporation 2004  \u2013  2006  (2 years) Portland, Oregon Area Lead team of engineers in the development of materials through the rigorous management of the supplier base for their flawless proliferation in high volume manufacturing; partnered with internal stakeholders to lead material suppliers to meet technology, quality and cost objectives Staff Engineer Intel Corporation 2002  \u2013  2004  (2 years) Portland, Oregon Area Finalized material selections, mitigated materials risks, provided excursion support and executed cost reduction opportunities; Built relationships with supplier senior technical management to influence direction Staff Engineer Intel Corporation 2002  \u2013  2004  (2 years) Portland, Oregon Area Finalized material selections, mitigated materials risks, provided excursion support and executed cost reduction opportunities; Built relationships with supplier senior technical management to influence direction Senior Engineer Intel Corporation 1998  \u2013  2002  (4 years) Portland, Oregon Area Defined, optimized, and implemented new processes; responsible for meeting all module commits (die yield, line yield, reliability, performance, and output) Senior Engineer Intel Corporation 1998  \u2013  2002  (4 years) Portland, Oregon Area Defined, optimized, and implemented new processes; responsible for meeting all module commits (die yield, line yield, reliability, performance, and output) Skills Semiconductors Metrology JMP Lithography Design of Experiments SPC Photolithography Etching Materials Science Nanotechnology Semiconductor Process Semiconductor Industry Materials Scanning Electron... R&D Process Integration Physics Spectroscopy See 3+ \u00a0 \u00a0 See less Skills  Semiconductors Metrology JMP Lithography Design of Experiments SPC Photolithography Etching Materials Science Nanotechnology Semiconductor Process Semiconductor Industry Materials Scanning Electron... R&D Process Integration Physics Spectroscopy See 3+ \u00a0 \u00a0 See less Semiconductors Metrology JMP Lithography Design of Experiments SPC Photolithography Etching Materials Science Nanotechnology Semiconductor Process Semiconductor Industry Materials Scanning Electron... R&D Process Integration Physics Spectroscopy See 3+ \u00a0 \u00a0 See less Semiconductors Metrology JMP Lithography Design of Experiments SPC Photolithography Etching Materials Science Nanotechnology Semiconductor Process Semiconductor Industry Materials Scanning Electron... R&D Process Integration Physics Spectroscopy See 3+ \u00a0 \u00a0 See less Education University of Pennsylvania Doctor of Philosophy (PhD),  Chemical Engineering 1993  \u2013 1998 The University of Texas at Austin Bachelor of Science (BS),  Chemical Engineering 1989  \u2013 1993 University of Pennsylvania Doctor of Philosophy (PhD),  Chemical Engineering 1993  \u2013 1998 University of Pennsylvania Doctor of Philosophy (PhD),  Chemical Engineering 1993  \u2013 1998 University of Pennsylvania Doctor of Philosophy (PhD),  Chemical Engineering 1993  \u2013 1998 The University of Texas at Austin Bachelor of Science (BS),  Chemical Engineering 1989  \u2013 1993 The University of Texas at Austin Bachelor of Science (BS),  Chemical Engineering 1989  \u2013 1993 The University of Texas at Austin Bachelor of Science (BS),  Chemical Engineering 1989  \u2013 1993 ", "Skills SoC RTL design VLSI Logic Design EDA Verilog ASIC Functional Verification DFT SystemVerilog Processors Static Timing Analysis Computer Architecture Low-power Design USB Architecture USB3.0 Architectures See 3+ \u00a0 \u00a0 See less Skills  SoC RTL design VLSI Logic Design EDA Verilog ASIC Functional Verification DFT SystemVerilog Processors Static Timing Analysis Computer Architecture Low-power Design USB Architecture USB3.0 Architectures See 3+ \u00a0 \u00a0 See less SoC RTL design VLSI Logic Design EDA Verilog ASIC Functional Verification DFT SystemVerilog Processors Static Timing Analysis Computer Architecture Low-power Design USB Architecture USB3.0 Architectures See 3+ \u00a0 \u00a0 See less SoC RTL design VLSI Logic Design EDA Verilog ASIC Functional Verification DFT SystemVerilog Processors Static Timing Analysis Computer Architecture Low-power Design USB Architecture USB3.0 Architectures See 3+ \u00a0 \u00a0 See less ", "Summary Experienced professional in the use of formal software techniques for semiconductor CAD applications Summary Experienced professional in the use of formal software techniques for semiconductor CAD applications Experienced professional in the use of formal software techniques for semiconductor CAD applications Experienced professional in the use of formal software techniques for semiconductor CAD applications Experience Senior Staff Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) Sacramento, California Area 1. Framework to profile each Silicon unit through the manufacturing test flow \n2. APIs for determining semiconductor yield indicators \n3. Test method to collect traces on a tester to diagnose functional failures \n4. Concolic test engine to attain high branch coverage \n5. Model based deterministic test generation framework to validate test programs \n6. Test methods for an SOC product to be used for HVM \n7. Observed branch coverage metric for Software \n8. Simulator for validating production test programs \n9. Statistical test generator for validating production test programs \n10. Graph based rule checker for verifying production test programs \n Hardware Engineer NVIDIA Corp. September 2006  \u2013  July 2007  (11 months) San Francisco Bay Area 1. First-silicon bring-up of MCP67/68 chipset products \n2. Evaluation of a commerical small delay defect ATPG engine Senior Staff Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) Sacramento, California Area 1. Framework to profile each Silicon unit through the manufacturing test flow \n2. APIs for determining semiconductor yield indicators \n3. Test method to collect traces on a tester to diagnose functional failures \n4. Concolic test engine to attain high branch coverage \n5. Model based deterministic test generation framework to validate test programs \n6. Test methods for an SOC product to be used for HVM \n7. Observed branch coverage metric for Software \n8. Simulator for validating production test programs \n9. Statistical test generator for validating production test programs \n10. Graph based rule checker for verifying production test programs \n Senior Staff Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) Sacramento, California Area 1. Framework to profile each Silicon unit through the manufacturing test flow \n2. APIs for determining semiconductor yield indicators \n3. Test method to collect traces on a tester to diagnose functional failures \n4. Concolic test engine to attain high branch coverage \n5. Model based deterministic test generation framework to validate test programs \n6. Test methods for an SOC product to be used for HVM \n7. Observed branch coverage metric for Software \n8. Simulator for validating production test programs \n9. Statistical test generator for validating production test programs \n10. Graph based rule checker for verifying production test programs \n Hardware Engineer NVIDIA Corp. September 2006  \u2013  July 2007  (11 months) San Francisco Bay Area 1. First-silicon bring-up of MCP67/68 chipset products \n2. Evaluation of a commerical small delay defect ATPG engine Hardware Engineer NVIDIA Corp. September 2006  \u2013  July 2007  (11 months) San Francisco Bay Area 1. First-silicon bring-up of MCP67/68 chipset products \n2. Evaluation of a commerical small delay defect ATPG engine Languages English Hindi Tamil English Hindi Tamil English Hindi Tamil Skills ATPG Semiconductors Verilog SoC ASIC VLSI RTL design Algorithms C++ C# Python Debugging Testing C Embedded Systems IC Simulations Computer Architecture Hardware See 4+ \u00a0 \u00a0 See less Skills  ATPG Semiconductors Verilog SoC ASIC VLSI RTL design Algorithms C++ C# Python Debugging Testing C Embedded Systems IC Simulations Computer Architecture Hardware See 4+ \u00a0 \u00a0 See less ATPG Semiconductors Verilog SoC ASIC VLSI RTL design Algorithms C++ C# Python Debugging Testing C Embedded Systems IC Simulations Computer Architecture Hardware See 4+ \u00a0 \u00a0 See less ATPG Semiconductors Verilog SoC ASIC VLSI RTL design Algorithms C++ C# Python Debugging Testing C Embedded Systems IC Simulations Computer Architecture Hardware See 4+ \u00a0 \u00a0 See less Education Princeton University M.A., Ph.D.,  Electrical Engineering 2001  \u2013 2006 Dissertation title: \"Satisfiability Based Sequential Test Generation and Design for Testability for Mixed Register-transfer/gate-level Circuits\" Indian Institute of Technology, Madras B.Tech,  Electrical Engineering 1997  \u2013 2001 Princeton University M.A., Ph.D.,  Electrical Engineering 2001  \u2013 2006 Dissertation title: \"Satisfiability Based Sequential Test Generation and Design for Testability for Mixed Register-transfer/gate-level Circuits\" Princeton University M.A., Ph.D.,  Electrical Engineering 2001  \u2013 2006 Dissertation title: \"Satisfiability Based Sequential Test Generation and Design for Testability for Mixed Register-transfer/gate-level Circuits\" Princeton University M.A., Ph.D.,  Electrical Engineering 2001  \u2013 2006 Dissertation title: \"Satisfiability Based Sequential Test Generation and Design for Testability for Mixed Register-transfer/gate-level Circuits\" Indian Institute of Technology, Madras B.Tech,  Electrical Engineering 1997  \u2013 2001 Indian Institute of Technology, Madras B.Tech,  Electrical Engineering 1997  \u2013 2001 Indian Institute of Technology, Madras B.Tech,  Electrical Engineering 1997  \u2013 2001 Honors & Awards Mahboob Khan Outstanding Industry Liaison Award Semiconductor Research Corporation 2013 https://www.src.org/award/khan-liaison/2013/ Mahboob Khan Outstanding Industry Liaison Award Semiconductor Research Corporation 2013 https://www.src.org/award/khan-liaison/2013/ Mahboob Khan Outstanding Industry Liaison Award Semiconductor Research Corporation 2013 https://www.src.org/award/khan-liaison/2013/ Mahboob Khan Outstanding Industry Liaison Award Semiconductor Research Corporation 2013 https://www.src.org/award/khan-liaison/2013/ ", "Experience Senior Staff Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Duisburg Area, Germany Principal Researcher imec June 2012  \u2013  August 2013  (1 year 3 months) Leuven, Belgium Describe your position Senior Researcher / IC Design imec April 2009  \u2013  June 2012  (3 years 3 months) Leuven, Belgium Senior RF Design Engineer SiTel Semiconductor October 2007  \u2013  March 2009  (1 year 6 months) Research Scientist Philips Research January 2005  \u2013  October 2007  (2 years 10 months) Postdoc Eindhoven University of Technology September 2004  \u2013  January 2005  (5 months) Research Assistant Eindhoven University of Technology September 2000  \u2013  September 2004  (4 years 1 month) Senior Staff Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Duisburg Area, Germany Senior Staff Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Duisburg Area, Germany Principal Researcher imec June 2012  \u2013  August 2013  (1 year 3 months) Leuven, Belgium Describe your position Principal Researcher imec June 2012  \u2013  August 2013  (1 year 3 months) Leuven, Belgium Describe your position Senior Researcher / IC Design imec April 2009  \u2013  June 2012  (3 years 3 months) Leuven, Belgium Senior Researcher / IC Design imec April 2009  \u2013  June 2012  (3 years 3 months) Leuven, Belgium Senior RF Design Engineer SiTel Semiconductor October 2007  \u2013  March 2009  (1 year 6 months) Senior RF Design Engineer SiTel Semiconductor October 2007  \u2013  March 2009  (1 year 6 months) Research Scientist Philips Research January 2005  \u2013  October 2007  (2 years 10 months) Research Scientist Philips Research January 2005  \u2013  October 2007  (2 years 10 months) Postdoc Eindhoven University of Technology September 2004  \u2013  January 2005  (5 months) Postdoc Eindhoven University of Technology September 2004  \u2013  January 2005  (5 months) Research Assistant Eindhoven University of Technology September 2000  \u2013  September 2004  (4 years 1 month) Research Assistant Eindhoven University of Technology September 2000  \u2013  September 2004  (4 years 1 month) Skills Semiconductors Signal Processing Simulations CMOS IC RF design Mixed Signal RF Integrated Circuit... Wireless FPGA EDA Cadence Virtuoso Analog Circuit Design Analog Digital Signal... Circuit Design Microelectronics See 3+ \u00a0 \u00a0 See less Skills  Semiconductors Signal Processing Simulations CMOS IC RF design Mixed Signal RF Integrated Circuit... Wireless FPGA EDA Cadence Virtuoso Analog Circuit Design Analog Digital Signal... Circuit Design Microelectronics See 3+ \u00a0 \u00a0 See less Semiconductors Signal Processing Simulations CMOS IC RF design Mixed Signal RF Integrated Circuit... Wireless FPGA EDA Cadence Virtuoso Analog Circuit Design Analog Digital Signal... Circuit Design Microelectronics See 3+ \u00a0 \u00a0 See less Semiconductors Signal Processing Simulations CMOS IC RF design Mixed Signal RF Integrated Circuit... Wireless FPGA EDA Cadence Virtuoso Analog Circuit Design Analog Digital Signal... Circuit Design Microelectronics See 3+ \u00a0 \u00a0 See less Education Eindhoven University of Technology PhD,  RF Microelectronics 2000  \u2013 2004 Univerzitet u Ni\u0161u Ms,  Electronics and Telecommunications 1993  \u2013 1999 Eindhoven University of Technology PhD,  RF Microelectronics 2000  \u2013 2004 Eindhoven University of Technology PhD,  RF Microelectronics 2000  \u2013 2004 Eindhoven University of Technology PhD,  RF Microelectronics 2000  \u2013 2004 Univerzitet u Ni\u0161u Ms,  Electronics and Telecommunications 1993  \u2013 1999 Univerzitet u Ni\u0161u Ms,  Electronics and Telecommunications 1993  \u2013 1999 Univerzitet u Ni\u0161u Ms,  Electronics and Telecommunications 1993  \u2013 1999 ", "Summary Bell Labs-trained engineer with over twenty years of professional software and systems experience, including: \n\u2022\tProject management \n\u2022\tHardware, software, and systems architecture \n\u2022\tReal-time embedded systems \n\u2022\tParallel and multi-core systems \n\u2022\tDigital signal processing/processors \n\u2022\tHardware simulation environments \n\u2022\tDevelopment processes and methods \n\u2022\tQuality practices, including military/ISO/automotive standards \n\u2022\tWired/wireless/optical communications systems and protocols \n\u2022\tDesign of compilers and other development tools \n\u2022\tOpen source development involvement \n\u2022\tSystem- and device-level validation \n\u2022\tField and lab testing \n\u2022\tDatabase development \n\u2022\tModeling and statistical analysis \n\u2022\tA vast array of common and uncommon programming/design languages, computing systems, and software tools Specialties:real-time embedded, development processes, software quality, architecture, open source Summary Bell Labs-trained engineer with over twenty years of professional software and systems experience, including: \n\u2022\tProject management \n\u2022\tHardware, software, and systems architecture \n\u2022\tReal-time embedded systems \n\u2022\tParallel and multi-core systems \n\u2022\tDigital signal processing/processors \n\u2022\tHardware simulation environments \n\u2022\tDevelopment processes and methods \n\u2022\tQuality practices, including military/ISO/automotive standards \n\u2022\tWired/wireless/optical communications systems and protocols \n\u2022\tDesign of compilers and other development tools \n\u2022\tOpen source development involvement \n\u2022\tSystem- and device-level validation \n\u2022\tField and lab testing \n\u2022\tDatabase development \n\u2022\tModeling and statistical analysis \n\u2022\tA vast array of common and uncommon programming/design languages, computing systems, and software tools Specialties:real-time embedded, development processes, software quality, architecture, open source Bell Labs-trained engineer with over twenty years of professional software and systems experience, including: \n\u2022\tProject management \n\u2022\tHardware, software, and systems architecture \n\u2022\tReal-time embedded systems \n\u2022\tParallel and multi-core systems \n\u2022\tDigital signal processing/processors \n\u2022\tHardware simulation environments \n\u2022\tDevelopment processes and methods \n\u2022\tQuality practices, including military/ISO/automotive standards \n\u2022\tWired/wireless/optical communications systems and protocols \n\u2022\tDesign of compilers and other development tools \n\u2022\tOpen source development involvement \n\u2022\tSystem- and device-level validation \n\u2022\tField and lab testing \n\u2022\tDatabase development \n\u2022\tModeling and statistical analysis \n\u2022\tA vast array of common and uncommon programming/design languages, computing systems, and software tools Specialties:real-time embedded, development processes, software quality, architecture, open source Bell Labs-trained engineer with over twenty years of professional software and systems experience, including: \n\u2022\tProject management \n\u2022\tHardware, software, and systems architecture \n\u2022\tReal-time embedded systems \n\u2022\tParallel and multi-core systems \n\u2022\tDigital signal processing/processors \n\u2022\tHardware simulation environments \n\u2022\tDevelopment processes and methods \n\u2022\tQuality practices, including military/ISO/automotive standards \n\u2022\tWired/wireless/optical communications systems and protocols \n\u2022\tDesign of compilers and other development tools \n\u2022\tOpen source development involvement \n\u2022\tSystem- and device-level validation \n\u2022\tField and lab testing \n\u2022\tDatabase development \n\u2022\tModeling and statistical analysis \n\u2022\tA vast array of common and uncommon programming/design languages, computing systems, and software tools Specialties:real-time embedded, development processes, software quality, architecture, open source Experience Senior Staff Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Allentown, Pennsylvania Area Senior Staff Engineer Infineon Technologies October 2007  \u2013  December 2011  (4 years 3 months) SystemC Model Developer / Software Defined Radio & RF devices \nNOTE: LSI sold our division to Infineon shortly after buying Agere Systems in 2007 Distinguished Member of Technical Staff LSI April 2007  \u2013  October 2007  (7 months) DSP layer 1 Developer / GSM baseband devices \nDSP tools Developer / DSP16k cores \nNOTE: LSI bought Agere Systems in 2007 Distinguished Member of Technical Staff Agere Systems August 2000  \u2013  April 2007  (6 years 9 months) Software Architect / SONET device drivers \nSystem Engineer / Corporate reuse \nDSP layer 1 Developer / GSM baseband devices \nNOTE: Agere Systems spun off from Lucent in 2000 Distinguished Member of Technical Staff Lucent Technologies September 1996  \u2013  August 2000  (4 years) DSP tools developer / DSP16xxx devices \nSoftware Architect / SONET device drivers \nNOTE: Lucent spun off from AT&T/Bell Labs in 1996 Member of Technical Staff Bell Laboratories May 1988  \u2013  September 1996  (8 years 5 months) Embedded Software Developer / Naval DSP & Telecom infrastructure \nSoftware Process Developer / Telecom infrastructure Senior Staff Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Allentown, Pennsylvania Area Senior Staff Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Allentown, Pennsylvania Area Senior Staff Engineer Infineon Technologies October 2007  \u2013  December 2011  (4 years 3 months) SystemC Model Developer / Software Defined Radio & RF devices \nNOTE: LSI sold our division to Infineon shortly after buying Agere Systems in 2007 Senior Staff Engineer Infineon Technologies October 2007  \u2013  December 2011  (4 years 3 months) SystemC Model Developer / Software Defined Radio & RF devices \nNOTE: LSI sold our division to Infineon shortly after buying Agere Systems in 2007 Distinguished Member of Technical Staff LSI April 2007  \u2013  October 2007  (7 months) DSP layer 1 Developer / GSM baseband devices \nDSP tools Developer / DSP16k cores \nNOTE: LSI bought Agere Systems in 2007 Distinguished Member of Technical Staff LSI April 2007  \u2013  October 2007  (7 months) DSP layer 1 Developer / GSM baseband devices \nDSP tools Developer / DSP16k cores \nNOTE: LSI bought Agere Systems in 2007 Distinguished Member of Technical Staff Agere Systems August 2000  \u2013  April 2007  (6 years 9 months) Software Architect / SONET device drivers \nSystem Engineer / Corporate reuse \nDSP layer 1 Developer / GSM baseband devices \nNOTE: Agere Systems spun off from Lucent in 2000 Distinguished Member of Technical Staff Agere Systems August 2000  \u2013  April 2007  (6 years 9 months) Software Architect / SONET device drivers \nSystem Engineer / Corporate reuse \nDSP layer 1 Developer / GSM baseband devices \nNOTE: Agere Systems spun off from Lucent in 2000 Distinguished Member of Technical Staff Lucent Technologies September 1996  \u2013  August 2000  (4 years) DSP tools developer / DSP16xxx devices \nSoftware Architect / SONET device drivers \nNOTE: Lucent spun off from AT&T/Bell Labs in 1996 Distinguished Member of Technical Staff Lucent Technologies September 1996  \u2013  August 2000  (4 years) DSP tools developer / DSP16xxx devices \nSoftware Architect / SONET device drivers \nNOTE: Lucent spun off from AT&T/Bell Labs in 1996 Member of Technical Staff Bell Laboratories May 1988  \u2013  September 1996  (8 years 5 months) Embedded Software Developer / Naval DSP & Telecom infrastructure \nSoftware Process Developer / Telecom infrastructure Member of Technical Staff Bell Laboratories May 1988  \u2013  September 1996  (8 years 5 months) Embedded Software Developer / Naval DSP & Telecom infrastructure \nSoftware Process Developer / Telecom infrastructure Skills Embedded Software Digital Signal... Embedded Systems Simulations GSM SystemC Architecture Device Drivers SoC System Architecture Project Management ASIC Debugging Telecommunications Hardware IC Semiconductors See 2+ \u00a0 \u00a0 See less Skills  Embedded Software Digital Signal... Embedded Systems Simulations GSM SystemC Architecture Device Drivers SoC System Architecture Project Management ASIC Debugging Telecommunications Hardware IC Semiconductors See 2+ \u00a0 \u00a0 See less Embedded Software Digital Signal... Embedded Systems Simulations GSM SystemC Architecture Device Drivers SoC System Architecture Project Management ASIC Debugging Telecommunications Hardware IC Semiconductors See 2+ \u00a0 \u00a0 See less Embedded Software Digital Signal... Embedded Systems Simulations GSM SystemC Architecture Device Drivers SoC System Architecture Project Management ASIC Debugging Telecommunications Hardware IC Semiconductors See 2+ \u00a0 \u00a0 See less Education Lehigh University MS,  Computer Engineering 1993  \u2013 1998 Stevens Institute of Technology BS,  Computer Science 1984  \u2013 1988 Received National Merit scholarship. Graduated with Honors. Activities and Societies:\u00a0 Sigma Phi Epsilon Lehigh University MS,  Computer Engineering 1993  \u2013 1998 Lehigh University MS,  Computer Engineering 1993  \u2013 1998 Lehigh University MS,  Computer Engineering 1993  \u2013 1998 Stevens Institute of Technology BS,  Computer Science 1984  \u2013 1988 Received National Merit scholarship. Graduated with Honors. Activities and Societies:\u00a0 Sigma Phi Epsilon Stevens Institute of Technology BS,  Computer Science 1984  \u2013 1988 Received National Merit scholarship. Graduated with Honors. Activities and Societies:\u00a0 Sigma Phi Epsilon Stevens Institute of Technology BS,  Computer Science 1984  \u2013 1988 Received National Merit scholarship. Graduated with Honors. Activities and Societies:\u00a0 Sigma Phi Epsilon ", "Skills X86 Skills  X86 X86 X86 ", "Summary System specifications for Intel mobile transceivers \n\u2022 Characterisation of RF transceivers requirements \n\u2022 Budget calculation for sub-blocks of transceiver and front-end \n\u2022 System integration Specialties:Wireless communications handsets, 2G, 3G, WCDMA, HSUPA, LTE Radio system design and specification Summary System specifications for Intel mobile transceivers \n\u2022 Characterisation of RF transceivers requirements \n\u2022 Budget calculation for sub-blocks of transceiver and front-end \n\u2022 System integration Specialties:Wireless communications handsets, 2G, 3G, WCDMA, HSUPA, LTE Radio system design and specification System specifications for Intel mobile transceivers \n\u2022 Characterisation of RF transceivers requirements \n\u2022 Budget calculation for sub-blocks of transceiver and front-end \n\u2022 System integration Specialties:Wireless communications handsets, 2G, 3G, WCDMA, HSUPA, LTE Radio system design and specification System specifications for Intel mobile transceivers \n\u2022 Characterisation of RF transceivers requirements \n\u2022 Budget calculation for sub-blocks of transceiver and front-end \n\u2022 System integration Specialties:Wireless communications handsets, 2G, 3G, WCDMA, HSUPA, LTE Radio system design and specification Experience Senior Staff Engineer Intel Corporation September 2011  \u2013 Present (4 years) Aalborg, Denmark RF system engineer on 2G, 3G and 4G products Senior Staff Engineer Infineon February 2001  \u2013  September 2011  (10 years 8 months) Aalborg, Denmark System engineering for Infineon's RF transceiver solutions. RF developement / RF group leader Ericsson November 1999  \u2013  February 2001  (1 year 4 months) RF developement / RF group leader Maxon Telecom July 1995  \u2013  November 1999  (4 years 5 months) R&D engineer Terma May 1993  \u2013  July 1995  (2 years 3 months) Senior Staff Engineer Intel Corporation September 2011  \u2013 Present (4 years) Aalborg, Denmark RF system engineer on 2G, 3G and 4G products Senior Staff Engineer Intel Corporation September 2011  \u2013 Present (4 years) Aalborg, Denmark RF system engineer on 2G, 3G and 4G products Senior Staff Engineer Infineon February 2001  \u2013  September 2011  (10 years 8 months) Aalborg, Denmark System engineering for Infineon's RF transceiver solutions. Senior Staff Engineer Infineon February 2001  \u2013  September 2011  (10 years 8 months) Aalborg, Denmark System engineering for Infineon's RF transceiver solutions. RF developement / RF group leader Ericsson November 1999  \u2013  February 2001  (1 year 4 months) RF developement / RF group leader Ericsson November 1999  \u2013  February 2001  (1 year 4 months) RF developement / RF group leader Maxon Telecom July 1995  \u2013  November 1999  (4 years 5 months) RF developement / RF group leader Maxon Telecom July 1995  \u2013  November 1999  (4 years 5 months) R&D engineer Terma May 1993  \u2013  July 1995  (2 years 3 months) R&D engineer Terma May 1993  \u2013  July 1995  (2 years 3 months) Education Aalborg Universitet M.Sc.E.E.,  Telecommunication 1986  \u2013 1992 keyhanno Aalborg Universitet M.Sc.E.E.,  Telecommunication 1986  \u2013 1992 Aalborg Universitet M.Sc.E.E.,  Telecommunication 1986  \u2013 1992 Aalborg Universitet M.Sc.E.E.,  Telecommunication 1986  \u2013 1992 keyhanno keyhanno keyhanno ", "Experience Senior Staff Engineer Intel Corporation April 2015  \u2013 Present (5 months) Hillsboro, OR PTD FE Process Integration Engineer Intel Corporation December 2011  \u2013  April 2015  (3 years 5 months) Hillsboro, OR Research Engineer Esensors Inc. June 2011  \u2013  December 2011  (7 months) Developed terahertz (THz) detector/mixer based on a 2DEG in GaN-based heterostructure to detect THz radiation for chemical analysis \nInvestigated p-i-n graphene photodetectors for infrared (IR) and terahertz (THz) photodetection \nPlaned marketing strategy for mid-infrared (mid IR) quantum cascade lasers (QCLs), THz lasers and hot electron bolometers Researcher Tohoku University March 2009  \u2013  February 2010  (1 year) Sendai, Miyagi, Japan Designed and analyzed graphene field-effect transistors \nDeveloped graphene phototransistors for mid-infrared photo detection \nPromoted research collaboration between UB and RIEC Summer Research Intern Air Force Research Laboratory May 2005  \u2013  August 2005  (4 months) Trained in the area of wideband multi-user detection for effective data exploitation in high-density rapidly changing wireless communication environments \nSet up the equipment, took measurements and analyzed data in the \"Fox Hunt\" project Senior Staff Engineer Intel Corporation April 2015  \u2013 Present (5 months) Hillsboro, OR Senior Staff Engineer Intel Corporation April 2015  \u2013 Present (5 months) Hillsboro, OR PTD FE Process Integration Engineer Intel Corporation December 2011  \u2013  April 2015  (3 years 5 months) Hillsboro, OR PTD FE Process Integration Engineer Intel Corporation December 2011  \u2013  April 2015  (3 years 5 months) Hillsboro, OR Research Engineer Esensors Inc. June 2011  \u2013  December 2011  (7 months) Developed terahertz (THz) detector/mixer based on a 2DEG in GaN-based heterostructure to detect THz radiation for chemical analysis \nInvestigated p-i-n graphene photodetectors for infrared (IR) and terahertz (THz) photodetection \nPlaned marketing strategy for mid-infrared (mid IR) quantum cascade lasers (QCLs), THz lasers and hot electron bolometers Research Engineer Esensors Inc. June 2011  \u2013  December 2011  (7 months) Developed terahertz (THz) detector/mixer based on a 2DEG in GaN-based heterostructure to detect THz radiation for chemical analysis \nInvestigated p-i-n graphene photodetectors for infrared (IR) and terahertz (THz) photodetection \nPlaned marketing strategy for mid-infrared (mid IR) quantum cascade lasers (QCLs), THz lasers and hot electron bolometers Researcher Tohoku University March 2009  \u2013  February 2010  (1 year) Sendai, Miyagi, Japan Designed and analyzed graphene field-effect transistors \nDeveloped graphene phototransistors for mid-infrared photo detection \nPromoted research collaboration between UB and RIEC Researcher Tohoku University March 2009  \u2013  February 2010  (1 year) Sendai, Miyagi, Japan Designed and analyzed graphene field-effect transistors \nDeveloped graphene phototransistors for mid-infrared photo detection \nPromoted research collaboration between UB and RIEC Summer Research Intern Air Force Research Laboratory May 2005  \u2013  August 2005  (4 months) Trained in the area of wideband multi-user detection for effective data exploitation in high-density rapidly changing wireless communication environments \nSet up the equipment, took measurements and analyzed data in the \"Fox Hunt\" project Summer Research Intern Air Force Research Laboratory May 2005  \u2013  August 2005  (4 months) Trained in the area of wideband multi-user detection for effective data exploitation in high-density rapidly changing wireless communication environments \nSet up the equipment, took measurements and analyzed data in the \"Fox Hunt\" project Languages English Full professional proficiency Vietnamese Native or bilingual proficiency Chinese Elementary proficiency English Full professional proficiency Vietnamese Native or bilingual proficiency Chinese Elementary proficiency English Full professional proficiency Vietnamese Native or bilingual proficiency Chinese Elementary proficiency Full professional proficiency Native or bilingual proficiency Elementary proficiency Skills Semiconductors VHDL Matlab Research Labview Photolithography Simulations Characterization Scanning Electron... Verilog Thin Films AFM Nanotechnology CMOS Silicon MEMS Design of Experiments Device Characterization See 3+ \u00a0 \u00a0 See less Skills  Semiconductors VHDL Matlab Research Labview Photolithography Simulations Characterization Scanning Electron... Verilog Thin Films AFM Nanotechnology CMOS Silicon MEMS Design of Experiments Device Characterization See 3+ \u00a0 \u00a0 See less Semiconductors VHDL Matlab Research Labview Photolithography Simulations Characterization Scanning Electron... Verilog Thin Films AFM Nanotechnology CMOS Silicon MEMS Design of Experiments Device Characterization See 3+ \u00a0 \u00a0 See less Semiconductors VHDL Matlab Research Labview Photolithography Simulations Characterization Scanning Electron... Verilog Thin Films AFM Nanotechnology CMOS Silicon MEMS Design of Experiments Device Characterization See 3+ \u00a0 \u00a0 See less Education University at Buffalo Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2005  \u2013 2011 University at Buffalo Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2005  \u2013 2011 University at Buffalo Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2005  \u2013 2011 University at Buffalo Doctor of Philosophy (PhD),  Electrical and Electronics Engineering 2005  \u2013 2011 Honors & Awards Additional Honors & Awards NSF SBIR Postdoctoral Fellow (2011) \nNSF IREE China (2010) \nNSF IGERT in Biophotonics (2007-2008) \nMoog Graduate Scholarship (2006-2007) \nMotorola Senior Scholarship (2005-2006) \nJarvis Engineering Scholarship (2004-2005) Additional Honors & Awards NSF SBIR Postdoctoral Fellow (2011) \nNSF IREE China (2010) \nNSF IGERT in Biophotonics (2007-2008) \nMoog Graduate Scholarship (2006-2007) \nMotorola Senior Scholarship (2005-2006) \nJarvis Engineering Scholarship (2004-2005) Additional Honors & Awards NSF SBIR Postdoctoral Fellow (2011) \nNSF IREE China (2010) \nNSF IGERT in Biophotonics (2007-2008) \nMoog Graduate Scholarship (2006-2007) \nMotorola Senior Scholarship (2005-2006) \nJarvis Engineering Scholarship (2004-2005) Additional Honors & Awards NSF SBIR Postdoctoral Fellow (2011) \nNSF IREE China (2010) \nNSF IGERT in Biophotonics (2007-2008) \nMoog Graduate Scholarship (2006-2007) \nMotorola Senior Scholarship (2005-2006) \nJarvis Engineering Scholarship (2004-2005) ", "Experience Senior Staff Engineer Intel Corporation March 2010  \u2013  May 2012  (2 years 3 months) Dalian, Liaoning, China Lithography MTL (module team leader) Staff Engineer Intel Corporation October 2009  \u2013  March 2010  (6 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation March 2008  \u2013  October 2009  (1 year 8 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation December 2007  \u2013  March 2008  (4 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation January 2007  \u2013  December 2007  (1 year) Hillsboro, OR Lithography scanner engineer Staff Engineer Intel Corporation April 2005  \u2013  January 2007  (1 year 10 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation March 2005  \u2013  April 2005  (2 months) Colorado Springs, CO Lithography scanner engineer Senior Engineer Intel Corporation August 2002  \u2013  March 2005  (2 years 8 months) Santa Clara, CA Lithography scanner engineer Senior Engineer Intel Corporation January 2001  \u2013  August 2002  (1 year 8 months) Colorado Springs, CO Lithography Senior Engineer Senior Staff Engineer Intel Corporation March 2010  \u2013  May 2012  (2 years 3 months) Dalian, Liaoning, China Lithography MTL (module team leader) Senior Staff Engineer Intel Corporation March 2010  \u2013  May 2012  (2 years 3 months) Dalian, Liaoning, China Lithography MTL (module team leader) Staff Engineer Intel Corporation October 2009  \u2013  March 2010  (6 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation October 2009  \u2013  March 2010  (6 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation March 2008  \u2013  October 2009  (1 year 8 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation March 2008  \u2013  October 2009  (1 year 8 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation December 2007  \u2013  March 2008  (4 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation December 2007  \u2013  March 2008  (4 months) Chandler, AZ Lithography scanner engineer Staff Engineer Intel Corporation January 2007  \u2013  December 2007  (1 year) Hillsboro, OR Lithography scanner engineer Staff Engineer Intel Corporation January 2007  \u2013  December 2007  (1 year) Hillsboro, OR Lithography scanner engineer Staff Engineer Intel Corporation April 2005  \u2013  January 2007  (1 year 10 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation April 2005  \u2013  January 2007  (1 year 10 months) Kiryat Gat, Israel Lithography scanner engineer Staff Engineer Intel Corporation March 2005  \u2013  April 2005  (2 months) Colorado Springs, CO Lithography scanner engineer Staff Engineer Intel Corporation March 2005  \u2013  April 2005  (2 months) Colorado Springs, CO Lithography scanner engineer Senior Engineer Intel Corporation August 2002  \u2013  March 2005  (2 years 8 months) Santa Clara, CA Lithography scanner engineer Senior Engineer Intel Corporation August 2002  \u2013  March 2005  (2 years 8 months) Santa Clara, CA Lithography scanner engineer Senior Engineer Intel Corporation January 2001  \u2013  August 2002  (1 year 8 months) Colorado Springs, CO Lithography Senior Engineer Senior Engineer Intel Corporation January 2001  \u2013  August 2002  (1 year 8 months) Colorado Springs, CO Lithography Senior Engineer Skills Lithography Intel R&D Scanning Electron... Product Management Semiconductor Industry Electronics Optics Semiconductors Design of Experiments EDA CMOS Visual Basic Characterization Technology Transfer Scanners Nanotechnology Continuous Improvement SPC Cross-functional Team... Metrology ASIC Program Management Chemical Engineering Failure Analysis Product Engineering Process Improvement Engineering IC Statistics Start-ups JMP Silicon See 18+ \u00a0 \u00a0 See less Skills  Lithography Intel R&D Scanning Electron... Product Management Semiconductor Industry Electronics Optics Semiconductors Design of Experiments EDA CMOS Visual Basic Characterization Technology Transfer Scanners Nanotechnology Continuous Improvement SPC Cross-functional Team... Metrology ASIC Program Management Chemical Engineering Failure Analysis Product Engineering Process Improvement Engineering IC Statistics Start-ups JMP Silicon See 18+ \u00a0 \u00a0 See less Lithography Intel R&D Scanning Electron... Product Management Semiconductor Industry Electronics Optics Semiconductors Design of Experiments EDA CMOS Visual Basic Characterization Technology Transfer Scanners Nanotechnology Continuous Improvement SPC Cross-functional Team... Metrology ASIC Program Management Chemical Engineering Failure Analysis Product Engineering Process Improvement Engineering IC Statistics Start-ups JMP Silicon See 18+ \u00a0 \u00a0 See less Lithography Intel R&D Scanning Electron... Product Management Semiconductor Industry Electronics Optics Semiconductors Design of Experiments EDA CMOS Visual Basic Characterization Technology Transfer Scanners Nanotechnology Continuous Improvement SPC Cross-functional Team... Metrology ASIC Program Management Chemical Engineering Failure Analysis Product Engineering Process Improvement Engineering IC Statistics Start-ups JMP Silicon See 18+ \u00a0 \u00a0 See less Education University of Florida Doctor of Philosophy (PhD),  Chemical Engineering 1994  \u2013 2000 Trinity University BS,  Chemical Engineering 1990  \u2013 1994 University of Florida Doctor of Philosophy (PhD),  Chemical Engineering 1994  \u2013 2000 University of Florida Doctor of Philosophy (PhD),  Chemical Engineering 1994  \u2013 2000 University of Florida Doctor of Philosophy (PhD),  Chemical Engineering 1994  \u2013 2000 Trinity University BS,  Chemical Engineering 1990  \u2013 1994 Trinity University BS,  Chemical Engineering 1990  \u2013 1994 Trinity University BS,  Chemical Engineering 1990  \u2013 1994 ", "Summary Technical leader with proven record in driving novel solutions for R&D and manufacturing Summary Technical leader with proven record in driving novel solutions for R&D and manufacturing Technical leader with proven record in driving novel solutions for R&D and manufacturing Technical leader with proven record in driving novel solutions for R&D and manufacturing Experience Senior Staff Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Phoenix, Arizona Area Providing continuous process improvement, cost reduction, yield improvement in high volume manufacturing Senior Staff Engineer GLOBALFOUNDRIES June 2011  \u2013  April 2012  (11 months) Develop CMP process for 20nm and part of the team that defined process assumptions for 14nm technology Individual Contributor Intel Corporation April 2009  \u2013  May 2011  (2 years 2 months) Staff Engineer Intel Corporation April 2005  \u2013  April 2008  (3 years 1 month) Development of CMP and integrated metrology for Front End CMP modules Senior process engineer Intel Corporation August 2000  \u2013  April 2005  (4 years 9 months) Portland, Oregon Area Development and qualification of CMP process and equipment Senior Staff Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Phoenix, Arizona Area Providing continuous process improvement, cost reduction, yield improvement in high volume manufacturing Senior Staff Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Phoenix, Arizona Area Providing continuous process improvement, cost reduction, yield improvement in high volume manufacturing Senior Staff Engineer GLOBALFOUNDRIES June 2011  \u2013  April 2012  (11 months) Develop CMP process for 20nm and part of the team that defined process assumptions for 14nm technology Senior Staff Engineer GLOBALFOUNDRIES June 2011  \u2013  April 2012  (11 months) Develop CMP process for 20nm and part of the team that defined process assumptions for 14nm technology Individual Contributor Intel Corporation April 2009  \u2013  May 2011  (2 years 2 months) Individual Contributor Intel Corporation April 2009  \u2013  May 2011  (2 years 2 months) Staff Engineer Intel Corporation April 2005  \u2013  April 2008  (3 years 1 month) Development of CMP and integrated metrology for Front End CMP modules Staff Engineer Intel Corporation April 2005  \u2013  April 2008  (3 years 1 month) Development of CMP and integrated metrology for Front End CMP modules Senior process engineer Intel Corporation August 2000  \u2013  April 2005  (4 years 9 months) Portland, Oregon Area Development and qualification of CMP process and equipment Senior process engineer Intel Corporation August 2000  \u2013  April 2005  (4 years 9 months) Portland, Oregon Area Development and qualification of CMP process and equipment Languages French Native or bilingual proficiency Lingala Native or bilingual proficiency Swahili Italian Elementary proficiency French Native or bilingual proficiency Lingala Native or bilingual proficiency Swahili Italian Elementary proficiency French Native or bilingual proficiency Lingala Native or bilingual proficiency Swahili Italian Elementary proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills Semiconductors Thin Films CVD Design of Experiments Silicon Process Integration JMP Semiconductor Industry Failure Analysis CMOS Characterization SPC PVD IC Nanotechnology MEMS Plasma Etch AFM Electronics Etching Materials Science Team Management Leadership Team Building Strategic Communications Semiconductor Process Photolithography Metrology Dry Etch See 14+ \u00a0 \u00a0 See less Skills  Semiconductors Thin Films CVD Design of Experiments Silicon Process Integration JMP Semiconductor Industry Failure Analysis CMOS Characterization SPC PVD IC Nanotechnology MEMS Plasma Etch AFM Electronics Etching Materials Science Team Management Leadership Team Building Strategic Communications Semiconductor Process Photolithography Metrology Dry Etch See 14+ \u00a0 \u00a0 See less Semiconductors Thin Films CVD Design of Experiments Silicon Process Integration JMP Semiconductor Industry Failure Analysis CMOS Characterization SPC PVD IC Nanotechnology MEMS Plasma Etch AFM Electronics Etching Materials Science Team Management Leadership Team Building Strategic Communications Semiconductor Process Photolithography Metrology Dry Etch See 14+ \u00a0 \u00a0 See less Semiconductors Thin Films CVD Design of Experiments Silicon Process Integration JMP Semiconductor Industry Failure Analysis CMOS Characterization SPC PVD IC Nanotechnology MEMS Plasma Etch AFM Electronics Etching Materials Science Team Management Leadership Team Building Strategic Communications Semiconductor Process Photolithography Metrology Dry Etch See 14+ \u00a0 \u00a0 See less Education Thunderbird School of Global Management Master of Business Administration (M.B.A.),  Global Management 2014  \u2013 2016 University of Wisconsin-Madison PhD,  Materials Science 1993  \u2013 2000 Characterization of mechanical properties of nanocomposite multilayers Activities and Societies:\u00a0 NSBE ,  AAM Alabama Agricultural and Mechanical University BS,  Physics 1988  \u2013 1992 Performed crystal growth of organic materials Thunderbird School of Global Management Master of Business Administration (M.B.A.),  Global Management 2014  \u2013 2016 Thunderbird School of Global Management Master of Business Administration (M.B.A.),  Global Management 2014  \u2013 2016 Thunderbird School of Global Management Master of Business Administration (M.B.A.),  Global Management 2014  \u2013 2016 University of Wisconsin-Madison PhD,  Materials Science 1993  \u2013 2000 Characterization of mechanical properties of nanocomposite multilayers Activities and Societies:\u00a0 NSBE ,  AAM University of Wisconsin-Madison PhD,  Materials Science 1993  \u2013 2000 Characterization of mechanical properties of nanocomposite multilayers Activities and Societies:\u00a0 NSBE ,  AAM University of Wisconsin-Madison PhD,  Materials Science 1993  \u2013 2000 Characterization of mechanical properties of nanocomposite multilayers Activities and Societies:\u00a0 NSBE ,  AAM Alabama Agricultural and Mechanical University BS,  Physics 1988  \u2013 1992 Performed crystal growth of organic materials Alabama Agricultural and Mechanical University BS,  Physics 1988  \u2013 1992 Performed crystal growth of organic materials Alabama Agricultural and Mechanical University BS,  Physics 1988  \u2013 1992 Performed crystal growth of organic materials ", "Skills SoC Semiconductors ASIC Verilog Skills  SoC Semiconductors ASIC Verilog SoC Semiconductors ASIC Verilog SoC Semiconductors ASIC Verilog ", "Experience Senior Staff Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Staff Engineer Samsung Electronics February 2011  \u2013  July 2012  (1 year 6 months) Greater San Diego Area LTE-A modem development Sr Engineer Huawei November 2007  \u2013  February 2011  (3 years 4 months) \u2022\tPrincipal delegate/Driver of Huawei for MIMO technique in IEEE802.16m standardizations \n\u2022\tPrincipal delegate of Huawei(USA) for MIMO in 3GPP LTE-A standardizations. Sr. Engineer Samsung Electronics October 2006  \u2013  December 2007  (1 year 3 months) Hardware Designer Nortel Networks 2001  \u2013  2002  (1 year) Senior Staff Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Senior Staff Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Staff Engineer Samsung Electronics February 2011  \u2013  July 2012  (1 year 6 months) Greater San Diego Area LTE-A modem development Staff Engineer Samsung Electronics February 2011  \u2013  July 2012  (1 year 6 months) Greater San Diego Area LTE-A modem development Sr Engineer Huawei November 2007  \u2013  February 2011  (3 years 4 months) \u2022\tPrincipal delegate/Driver of Huawei for MIMO technique in IEEE802.16m standardizations \n\u2022\tPrincipal delegate of Huawei(USA) for MIMO in 3GPP LTE-A standardizations. Sr Engineer Huawei November 2007  \u2013  February 2011  (3 years 4 months) \u2022\tPrincipal delegate/Driver of Huawei for MIMO technique in IEEE802.16m standardizations \n\u2022\tPrincipal delegate of Huawei(USA) for MIMO in 3GPP LTE-A standardizations. Sr. Engineer Samsung Electronics October 2006  \u2013  December 2007  (1 year 3 months) Sr. Engineer Samsung Electronics October 2006  \u2013  December 2007  (1 year 3 months) Hardware Designer Nortel Networks 2001  \u2013  2002  (1 year) Hardware Designer Nortel Networks 2001  \u2013  2002  (1 year) Skills MIMO OFDM LTE 3GPP WiMAX CDMA Wireless WCDMA 4G Signal Processing PHY UMTS Cellular Communications HSPA Digital Signal... Modems WiFi RF Engineering Mobile Communications Antennas RF 3G See 7+ \u00a0 \u00a0 See less Skills  MIMO OFDM LTE 3GPP WiMAX CDMA Wireless WCDMA 4G Signal Processing PHY UMTS Cellular Communications HSPA Digital Signal... Modems WiFi RF Engineering Mobile Communications Antennas RF 3G See 7+ \u00a0 \u00a0 See less MIMO OFDM LTE 3GPP WiMAX CDMA Wireless WCDMA 4G Signal Processing PHY UMTS Cellular Communications HSPA Digital Signal... Modems WiFi RF Engineering Mobile Communications Antennas RF 3G See 7+ \u00a0 \u00a0 See less MIMO OFDM LTE 3GPP WiMAX CDMA Wireless WCDMA 4G Signal Processing PHY UMTS Cellular Communications HSPA Digital Signal... Modems WiFi RF Engineering Mobile Communications Antennas RF 3G See 7+ \u00a0 \u00a0 See less Education University of Sydney Ph.D.,  Telecomm 2002  \u2013 2006 University of Sydney Master,  Telecommunications 1999  \u2013 2000 Beihang University B.E.,  Automatic Control 1995  \u2013 1999 University of Sydney Ph.D.,  Telecomm 2002  \u2013 2006 University of Sydney Ph.D.,  Telecomm 2002  \u2013 2006 University of Sydney Ph.D.,  Telecomm 2002  \u2013 2006 University of Sydney Master,  Telecommunications 1999  \u2013 2000 University of Sydney Master,  Telecommunications 1999  \u2013 2000 University of Sydney Master,  Telecommunications 1999  \u2013 2000 Beihang University B.E.,  Automatic Control 1995  \u2013 1999 Beihang University B.E.,  Automatic Control 1995  \u2013 1999 Beihang University B.E.,  Automatic Control 1995  \u2013 1999 ", "Experience Senior Staff Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Bangalore, India Joined Intel Bangalore on 14th and in the process of finding out what interesting stuff I will be working on for next few years! Senior Staff Engineer Xilinx May 2013  \u2013  March 2014  (11 months) San Francisco Bay Area In this 11 month time at Xilinx worked on PCIe Express Gen4 design from scratch, was responsible to microarchitect, design and validate the PCIe Link and Phy layers which are compliant to PIPE spec. About 3 months worked on Aurora Serial chip to chip light weight, Scalable, versatile serial link, mainly responsible for fixing the issues existing design and modifying the Reset state machines to work with 28nm Serdes. Also co-authored two patent filings in this 11 month period. Sr Staff Engineer Intel June 2001  \u2013  May 2013  (12 years) Santa clara, usa Most of my work at Intel these 12 years spent on 3 generation of PCIe (Gen1 to Gen3) in various roles of pre-silicon verication, design, micro-architecture and post-silicon validation for various different projects for all 3 layers. Also microarchitected, designed first generation of QPI (Intel Quick path technology) PHY logical layer. Specialist Tata Elxsi 1999  \u2013  2001  (2 years) This was my first Job and worked on two projects: \n1. Standard cell library development with Texas instruments. \n2. Micro-controller Modeling for Texas Instruments Senior Staff Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Bangalore, India Joined Intel Bangalore on 14th and in the process of finding out what interesting stuff I will be working on for next few years! Senior Staff Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Bangalore, India Joined Intel Bangalore on 14th and in the process of finding out what interesting stuff I will be working on for next few years! Senior Staff Engineer Xilinx May 2013  \u2013  March 2014  (11 months) San Francisco Bay Area In this 11 month time at Xilinx worked on PCIe Express Gen4 design from scratch, was responsible to microarchitect, design and validate the PCIe Link and Phy layers which are compliant to PIPE spec. About 3 months worked on Aurora Serial chip to chip light weight, Scalable, versatile serial link, mainly responsible for fixing the issues existing design and modifying the Reset state machines to work with 28nm Serdes. Also co-authored two patent filings in this 11 month period. Senior Staff Engineer Xilinx May 2013  \u2013  March 2014  (11 months) San Francisco Bay Area In this 11 month time at Xilinx worked on PCIe Express Gen4 design from scratch, was responsible to microarchitect, design and validate the PCIe Link and Phy layers which are compliant to PIPE spec. About 3 months worked on Aurora Serial chip to chip light weight, Scalable, versatile serial link, mainly responsible for fixing the issues existing design and modifying the Reset state machines to work with 28nm Serdes. Also co-authored two patent filings in this 11 month period. Sr Staff Engineer Intel June 2001  \u2013  May 2013  (12 years) Santa clara, usa Most of my work at Intel these 12 years spent on 3 generation of PCIe (Gen1 to Gen3) in various roles of pre-silicon verication, design, micro-architecture and post-silicon validation for various different projects for all 3 layers. Also microarchitected, designed first generation of QPI (Intel Quick path technology) PHY logical layer. Sr Staff Engineer Intel June 2001  \u2013  May 2013  (12 years) Santa clara, usa Most of my work at Intel these 12 years spent on 3 generation of PCIe (Gen1 to Gen3) in various roles of pre-silicon verication, design, micro-architecture and post-silicon validation for various different projects for all 3 layers. Also microarchitected, designed first generation of QPI (Intel Quick path technology) PHY logical layer. Specialist Tata Elxsi 1999  \u2013  2001  (2 years) This was my first Job and worked on two projects: \n1. Standard cell library development with Texas instruments. \n2. Micro-controller Modeling for Texas Instruments Specialist Tata Elxsi 1999  \u2013  2001  (2 years) This was my first Job and worked on two projects: \n1. Standard cell library development with Texas instruments. \n2. Micro-controller Modeling for Texas Instruments Education Indian Institute of Technology, Kanpur 1997  \u2013 1999 Indian Institute of Technology, Kanpur 1997  \u2013 1999 Indian Institute of Technology, Kanpur 1997  \u2013 1999 Indian Institute of Technology, Kanpur 1997  \u2013 1999 ", "Skills Static Timing Analysis IC ASIC LVS Skills  Static Timing Analysis IC ASIC LVS Static Timing Analysis IC ASIC LVS Static Timing Analysis IC ASIC LVS ", "Summary * Software Engineering Professional with 11+ years of experience in Research & Development of Mobile Software Products.  \n* Contributed to software development projects for high volume & high technology consumer based products.  \n* Extensive experience in all phases of SW product planning and development (Requirements, Design, Development, Testing & Performance improvements) \n* Enjoys spanning both Technical and Managerial aspects of roles. \n* Experienced in starting new projects including planning, estimations and negotiation for budget and resources. \n* Ability to succeed in a highly matrixed, virtual and international culture where change and speed are part of daily work. Strong analytical and strategic skills. Specialties:- Systems Architecture & Engineering  \n- Software Design, Development, and Test \n- Agile / Scrum / Full software life cycle \n- Product / Platform Integration \n- Configuration Management  \n- Requirements Management  \n- Project Management  \n- International Development Collaboration \n- Cutting Edge Innovative Products  \n- Software Customization \n- Performance Improvements including Battery Current Drain optimizations. \n- Multilingual Summary * Software Engineering Professional with 11+ years of experience in Research & Development of Mobile Software Products.  \n* Contributed to software development projects for high volume & high technology consumer based products.  \n* Extensive experience in all phases of SW product planning and development (Requirements, Design, Development, Testing & Performance improvements) \n* Enjoys spanning both Technical and Managerial aspects of roles. \n* Experienced in starting new projects including planning, estimations and negotiation for budget and resources. \n* Ability to succeed in a highly matrixed, virtual and international culture where change and speed are part of daily work. Strong analytical and strategic skills. Specialties:- Systems Architecture & Engineering  \n- Software Design, Development, and Test \n- Agile / Scrum / Full software life cycle \n- Product / Platform Integration \n- Configuration Management  \n- Requirements Management  \n- Project Management  \n- International Development Collaboration \n- Cutting Edge Innovative Products  \n- Software Customization \n- Performance Improvements including Battery Current Drain optimizations. \n- Multilingual * Software Engineering Professional with 11+ years of experience in Research & Development of Mobile Software Products.  \n* Contributed to software development projects for high volume & high technology consumer based products.  \n* Extensive experience in all phases of SW product planning and development (Requirements, Design, Development, Testing & Performance improvements) \n* Enjoys spanning both Technical and Managerial aspects of roles. \n* Experienced in starting new projects including planning, estimations and negotiation for budget and resources. \n* Ability to succeed in a highly matrixed, virtual and international culture where change and speed are part of daily work. Strong analytical and strategic skills. Specialties:- Systems Architecture & Engineering  \n- Software Design, Development, and Test \n- Agile / Scrum / Full software life cycle \n- Product / Platform Integration \n- Configuration Management  \n- Requirements Management  \n- Project Management  \n- International Development Collaboration \n- Cutting Edge Innovative Products  \n- Software Customization \n- Performance Improvements including Battery Current Drain optimizations. \n- Multilingual * Software Engineering Professional with 11+ years of experience in Research & Development of Mobile Software Products.  \n* Contributed to software development projects for high volume & high technology consumer based products.  \n* Extensive experience in all phases of SW product planning and development (Requirements, Design, Development, Testing & Performance improvements) \n* Enjoys spanning both Technical and Managerial aspects of roles. \n* Experienced in starting new projects including planning, estimations and negotiation for budget and resources. \n* Ability to succeed in a highly matrixed, virtual and international culture where change and speed are part of daily work. Strong analytical and strategic skills. Specialties:- Systems Architecture & Engineering  \n- Software Design, Development, and Test \n- Agile / Scrum / Full software life cycle \n- Product / Platform Integration \n- Configuration Management  \n- Requirements Management  \n- Project Management  \n- International Development Collaboration \n- Cutting Edge Innovative Products  \n- Software Customization \n- Performance Improvements including Battery Current Drain optimizations. \n- Multilingual Experience Senior Staff Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) Portland, Oregon Area Senior Staff Systems Engineer Motorola Mobility January 2009  \u2013  September 2012  (3 years 9 months) Libertyville. - Battery and Current drain performance improvements on a number of Android products including recent iconic DROID RAZR. \n- Define, Measure, Analyze, Improve and Control [DMAIC] process for each primitive and extended use case. \n- BSP score (satisfaction predictor) for every SW build. \n- Perf optimizations for CLOUD based services (MOTOBLUR) , Social networking feeds & Gmail/ Exchange Corp sync. \n- Extensive experience in time synchronization of AP, BP, Current consumption logs with TX/RX Data patterns over the network (TCP/IP), Wakelock schemes for a quick understanding of potential problems and recommend solutions. \n- Break down of Battery level current into individual components of wing board such as AP, BP, RF, Display to narrow down issues & enable further debugging. \n- Imp third party Android Market Applications (such as Pandora) validations and suggest improvements. \n- Git, Repo and Build Management. \n- Android application development on Eclipse. \n- Triage User Trials issues reported on various networks at multiple sites in Europe, India, Canada and Brazil. \n- Familiar with LTE & WCDMA Call box setups to simulate ATT and Verizon networks under Laboratory conditions. \n- Tools : Wireshark (TCP/IP analysis), JIRA (defect tracking), Agilent & National Instruments DAQ's, Agilent 8960 WCDMA & AeroFlex 7100 LTE call box, Battery Tracer (BT), Power foot print (PFP), CDST. Senior Systems Engineer Motorola Inc., March 2005  \u2013  December 2008  (3 years 10 months) Libertyville, USA Experienced Systems Engineer/Technical Lead for SW development groups: \n- Provided Front end / Liaison support for development team in India. \n- Requirements Analysis of new features, Dissect the requirements to components, High level effort estimations, Review and approve Feature Commitment Statements. \n- Analyze complex technical requirements and user interface flow diagrams , identify system interactions and individual feature dependencies. \n- Extensive experience in interacting and negotiating directly with both internal and external customers (TMO/ATT/VZW) and HW/SW vendors (AMD, nVIDIA, UIQ, Symbian, Sasken, Telma) \n \nTools : Clearcase, Dissect, DDTS, DOORS. Senior Software Engineer Motorola India Electronics Ltd (Global Software Group) February 2002  \u2013  February 2005  (3 years 1 month) Hyderabad Area, India - Experienced in development , testing , defect fixing of various User Interface modules for Motorola products.  \n- Supported Configuration management for SW components \n- Liaision Engineering support at customer sites in Florida and Chicago. \n- Requirements management, Design development, Feature development, Unit and Integration testing, Traceability to requirements. \n- Languages : C, C++, Java, .NET \n- Clearcase (version control management) Software Engineer Motorola India Electronics Ltd (Global Software Group) February 2001  \u2013  January 2002  (1 year) Hyderabad Area, India Development and testing of UI for Motorola handsets. \nGood understanding of Graphics Interchange Format (GIF), Lempel-Ziv-Welch (LZW) compression algorithm, WBMP image format. \nSupported development and testing of Image decoders, resizing algorithms, Wallpapers, Screensavers on P2K handsets. Senior Staff Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) Portland, Oregon Area Senior Staff Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) Portland, Oregon Area Senior Staff Systems Engineer Motorola Mobility January 2009  \u2013  September 2012  (3 years 9 months) Libertyville. - Battery and Current drain performance improvements on a number of Android products including recent iconic DROID RAZR. \n- Define, Measure, Analyze, Improve and Control [DMAIC] process for each primitive and extended use case. \n- BSP score (satisfaction predictor) for every SW build. \n- Perf optimizations for CLOUD based services (MOTOBLUR) , Social networking feeds & Gmail/ Exchange Corp sync. \n- Extensive experience in time synchronization of AP, BP, Current consumption logs with TX/RX Data patterns over the network (TCP/IP), Wakelock schemes for a quick understanding of potential problems and recommend solutions. \n- Break down of Battery level current into individual components of wing board such as AP, BP, RF, Display to narrow down issues & enable further debugging. \n- Imp third party Android Market Applications (such as Pandora) validations and suggest improvements. \n- Git, Repo and Build Management. \n- Android application development on Eclipse. \n- Triage User Trials issues reported on various networks at multiple sites in Europe, India, Canada and Brazil. \n- Familiar with LTE & WCDMA Call box setups to simulate ATT and Verizon networks under Laboratory conditions. \n- Tools : Wireshark (TCP/IP analysis), JIRA (defect tracking), Agilent & National Instruments DAQ's, Agilent 8960 WCDMA & AeroFlex 7100 LTE call box, Battery Tracer (BT), Power foot print (PFP), CDST. Senior Staff Systems Engineer Motorola Mobility January 2009  \u2013  September 2012  (3 years 9 months) Libertyville. - Battery and Current drain performance improvements on a number of Android products including recent iconic DROID RAZR. \n- Define, Measure, Analyze, Improve and Control [DMAIC] process for each primitive and extended use case. \n- BSP score (satisfaction predictor) for every SW build. \n- Perf optimizations for CLOUD based services (MOTOBLUR) , Social networking feeds & Gmail/ Exchange Corp sync. \n- Extensive experience in time synchronization of AP, BP, Current consumption logs with TX/RX Data patterns over the network (TCP/IP), Wakelock schemes for a quick understanding of potential problems and recommend solutions. \n- Break down of Battery level current into individual components of wing board such as AP, BP, RF, Display to narrow down issues & enable further debugging. \n- Imp third party Android Market Applications (such as Pandora) validations and suggest improvements. \n- Git, Repo and Build Management. \n- Android application development on Eclipse. \n- Triage User Trials issues reported on various networks at multiple sites in Europe, India, Canada and Brazil. \n- Familiar with LTE & WCDMA Call box setups to simulate ATT and Verizon networks under Laboratory conditions. \n- Tools : Wireshark (TCP/IP analysis), JIRA (defect tracking), Agilent & National Instruments DAQ's, Agilent 8960 WCDMA & AeroFlex 7100 LTE call box, Battery Tracer (BT), Power foot print (PFP), CDST. Senior Systems Engineer Motorola Inc., March 2005  \u2013  December 2008  (3 years 10 months) Libertyville, USA Experienced Systems Engineer/Technical Lead for SW development groups: \n- Provided Front end / Liaison support for development team in India. \n- Requirements Analysis of new features, Dissect the requirements to components, High level effort estimations, Review and approve Feature Commitment Statements. \n- Analyze complex technical requirements and user interface flow diagrams , identify system interactions and individual feature dependencies. \n- Extensive experience in interacting and negotiating directly with both internal and external customers (TMO/ATT/VZW) and HW/SW vendors (AMD, nVIDIA, UIQ, Symbian, Sasken, Telma) \n \nTools : Clearcase, Dissect, DDTS, DOORS. Senior Systems Engineer Motorola Inc., March 2005  \u2013  December 2008  (3 years 10 months) Libertyville, USA Experienced Systems Engineer/Technical Lead for SW development groups: \n- Provided Front end / Liaison support for development team in India. \n- Requirements Analysis of new features, Dissect the requirements to components, High level effort estimations, Review and approve Feature Commitment Statements. \n- Analyze complex technical requirements and user interface flow diagrams , identify system interactions and individual feature dependencies. \n- Extensive experience in interacting and negotiating directly with both internal and external customers (TMO/ATT/VZW) and HW/SW vendors (AMD, nVIDIA, UIQ, Symbian, Sasken, Telma) \n \nTools : Clearcase, Dissect, DDTS, DOORS. Senior Software Engineer Motorola India Electronics Ltd (Global Software Group) February 2002  \u2013  February 2005  (3 years 1 month) Hyderabad Area, India - Experienced in development , testing , defect fixing of various User Interface modules for Motorola products.  \n- Supported Configuration management for SW components \n- Liaision Engineering support at customer sites in Florida and Chicago. \n- Requirements management, Design development, Feature development, Unit and Integration testing, Traceability to requirements. \n- Languages : C, C++, Java, .NET \n- Clearcase (version control management) Senior Software Engineer Motorola India Electronics Ltd (Global Software Group) February 2002  \u2013  February 2005  (3 years 1 month) Hyderabad Area, India - Experienced in development , testing , defect fixing of various User Interface modules for Motorola products.  \n- Supported Configuration management for SW components \n- Liaision Engineering support at customer sites in Florida and Chicago. \n- Requirements management, Design development, Feature development, Unit and Integration testing, Traceability to requirements. \n- Languages : C, C++, Java, .NET \n- Clearcase (version control management) Software Engineer Motorola India Electronics Ltd (Global Software Group) February 2001  \u2013  January 2002  (1 year) Hyderabad Area, India Development and testing of UI for Motorola handsets. \nGood understanding of Graphics Interchange Format (GIF), Lempel-Ziv-Welch (LZW) compression algorithm, WBMP image format. \nSupported development and testing of Image decoders, resizing algorithms, Wallpapers, Screensavers on P2K handsets. Software Engineer Motorola India Electronics Ltd (Global Software Group) February 2001  \u2013  January 2002  (1 year) Hyderabad Area, India Development and testing of UI for Motorola handsets. \nGood understanding of Graphics Interchange Format (GIF), Lempel-Ziv-Welch (LZW) compression algorithm, WBMP image format. \nSupported development and testing of Image decoders, resizing algorithms, Wallpapers, Screensavers on P2K handsets. Skills Android Wireless Configuration Management Requirements Management Software Design Engineering Management Project Management Platform Integration Performance Improvement RTOS Product Management CDMA UMTS LTE ClearCase Embedded Software ClearQuest Embedded Systems Software Test Battery Management... TCP/IP Mobile Applications Stability Testing Agilent 8960 AeroFlex 7100 JIRA Software Development Build and Integration System Architecture Systems Engineering Testing Requirements Analysis Software Engineering Mobile Devices Architecture See 20+ \u00a0 \u00a0 See less Skills  Android Wireless Configuration Management Requirements Management Software Design Engineering Management Project Management Platform Integration Performance Improvement RTOS Product Management CDMA UMTS LTE ClearCase Embedded Software ClearQuest Embedded Systems Software Test Battery Management... TCP/IP Mobile Applications Stability Testing Agilent 8960 AeroFlex 7100 JIRA Software Development Build and Integration System Architecture Systems Engineering Testing Requirements Analysis Software Engineering Mobile Devices Architecture See 20+ \u00a0 \u00a0 See less Android Wireless Configuration Management Requirements Management Software Design Engineering Management Project Management Platform Integration Performance Improvement RTOS Product Management CDMA UMTS LTE ClearCase Embedded Software ClearQuest Embedded Systems Software Test Battery Management... TCP/IP Mobile Applications Stability Testing Agilent 8960 AeroFlex 7100 JIRA Software Development Build and Integration System Architecture Systems Engineering Testing Requirements Analysis Software Engineering Mobile Devices Architecture See 20+ \u00a0 \u00a0 See less Android Wireless Configuration Management Requirements Management Software Design Engineering Management Project Management Platform Integration Performance Improvement RTOS Product Management CDMA UMTS LTE ClearCase Embedded Software ClearQuest Embedded Systems Software Test Battery Management... TCP/IP Mobile Applications Stability Testing Agilent 8960 AeroFlex 7100 JIRA Software Development Build and Integration System Architecture Systems Engineering Testing Requirements Analysis Software Engineering Mobile Devices Architecture See 20+ \u00a0 \u00a0 See less Education Indian Institute of Technology, Delhi Master of Technology,  Electrical Engineering 1999  \u2013 2001 Specialized in: \n \n- Advanced programming in C/C++, Object Oriented design. \n- Neural networks \n- Fuzzy logic \n- Discrete Time Systems \n- Digital Signal Processing (DSP) \n- Automatic Control Systems Kakatiya University Bachelor of Technology,  Electrical and Electronics Engineering 1995  \u2013 1999 Activities and Societies:\u00a0 ISTE member. Indian Institute of Technology, Delhi Master of Technology,  Electrical Engineering 1999  \u2013 2001 Specialized in: \n \n- Advanced programming in C/C++, Object Oriented design. \n- Neural networks \n- Fuzzy logic \n- Discrete Time Systems \n- Digital Signal Processing (DSP) \n- Automatic Control Systems Indian Institute of Technology, Delhi Master of Technology,  Electrical Engineering 1999  \u2013 2001 Specialized in: \n \n- Advanced programming in C/C++, Object Oriented design. \n- Neural networks \n- Fuzzy logic \n- Discrete Time Systems \n- Digital Signal Processing (DSP) \n- Automatic Control Systems Indian Institute of Technology, Delhi Master of Technology,  Electrical Engineering 1999  \u2013 2001 Specialized in: \n \n- Advanced programming in C/C++, Object Oriented design. \n- Neural networks \n- Fuzzy logic \n- Discrete Time Systems \n- Digital Signal Processing (DSP) \n- Automatic Control Systems Kakatiya University Bachelor of Technology,  Electrical and Electronics Engineering 1995  \u2013 1999 Activities and Societies:\u00a0 ISTE member. Kakatiya University Bachelor of Technology,  Electrical and Electronics Engineering 1995  \u2013 1999 Activities and Societies:\u00a0 ISTE member. Kakatiya University Bachelor of Technology,  Electrical and Electronics Engineering 1995  \u2013 1999 Activities and Societies:\u00a0 ISTE member. Honors & Awards Additional Honors & Awards - Received Motorola India Fellowship @ I.I.T Delhi for obtaining the highest CGPA (9.12 on a 10 point scale) in Electrical Engg dept. \n \n- 97.12 percentile in All India GATE (Graduate Aptitude Test in Engg) 1999 examination (Electrical engg) for Masters admission. \n \n- Scholarship for receiving Kakatiya University third rank in Bachelor of Technology. Additional Honors & Awards - Received Motorola India Fellowship @ I.I.T Delhi for obtaining the highest CGPA (9.12 on a 10 point scale) in Electrical Engg dept. \n \n- 97.12 percentile in All India GATE (Graduate Aptitude Test in Engg) 1999 examination (Electrical engg) for Masters admission. \n \n- Scholarship for receiving Kakatiya University third rank in Bachelor of Technology. Additional Honors & Awards - Received Motorola India Fellowship @ I.I.T Delhi for obtaining the highest CGPA (9.12 on a 10 point scale) in Electrical Engg dept. \n \n- 97.12 percentile in All India GATE (Graduate Aptitude Test in Engg) 1999 examination (Electrical engg) for Masters admission. \n \n- Scholarship for receiving Kakatiya University third rank in Bachelor of Technology. Additional Honors & Awards - Received Motorola India Fellowship @ I.I.T Delhi for obtaining the highest CGPA (9.12 on a 10 point scale) in Electrical Engg dept. \n \n- 97.12 percentile in All India GATE (Graduate Aptitude Test in Engg) 1999 examination (Electrical engg) for Masters admission. \n \n- Scholarship for receiving Kakatiya University third rank in Bachelor of Technology. ", "Summary PROFILE \n\u2022\tExperienced professional with expertise in management, software development, system performance and profiling and tuning, software quality assurance, planning and enabling of system and developers tools for platform monitoring capabilities. Industry experience in development of SW tools for telemetry and performance monitoring tools (Intel \u00ae VTune), architectural simulators, hardware software co-design.  \n\u2022\tExperience in managing and leading a small team of nine people, resource planning, managing product development, product support, project management and testing, working with cross-functional teams, gathering technical requirements and proven track record of delivering performance monitoring software for Intel Architecture based system-on-chip, mobile, desktops and servers. \n\u2022\tExperience with working with customers and partners in enhancing usefulness and adoption of new feature sets exposing platform monitoring capabilities in products. Scaled with existing team to provide VTune for newer OSes(Chrome OS, FreeBSD) and feature support and maximizing team efficiency while keeping current program goals and schedules. \n\u2022\tStrong mix of managerial, technical and operations skills focused on hardware, bring-ups, kernel driver development in various OSes, platform infrastructure, software development in C/C++. Proven ability to balance people and process to achieve optimal outcomes. \n\u2022\tDevelopment experience in hardware abstraction layer for network cards and drivers for ASICs in NICs. \n\u2022\tInteracted with hardware groups to define feature requirements for alerting chips and assist in hardware bring-up. Experience in hardware validation on FPGA chips and silicon. \n\u2022\tExperience with open sourcing kernel driver which enables uncore profiling in Intel system-on-chip devices. \n\u2022\tExperience with SCRUM and Agile methods of software development  \n Summary PROFILE \n\u2022\tExperienced professional with expertise in management, software development, system performance and profiling and tuning, software quality assurance, planning and enabling of system and developers tools for platform monitoring capabilities. Industry experience in development of SW tools for telemetry and performance monitoring tools (Intel \u00ae VTune), architectural simulators, hardware software co-design.  \n\u2022\tExperience in managing and leading a small team of nine people, resource planning, managing product development, product support, project management and testing, working with cross-functional teams, gathering technical requirements and proven track record of delivering performance monitoring software for Intel Architecture based system-on-chip, mobile, desktops and servers. \n\u2022\tExperience with working with customers and partners in enhancing usefulness and adoption of new feature sets exposing platform monitoring capabilities in products. Scaled with existing team to provide VTune for newer OSes(Chrome OS, FreeBSD) and feature support and maximizing team efficiency while keeping current program goals and schedules. \n\u2022\tStrong mix of managerial, technical and operations skills focused on hardware, bring-ups, kernel driver development in various OSes, platform infrastructure, software development in C/C++. Proven ability to balance people and process to achieve optimal outcomes. \n\u2022\tDevelopment experience in hardware abstraction layer for network cards and drivers for ASICs in NICs. \n\u2022\tInteracted with hardware groups to define feature requirements for alerting chips and assist in hardware bring-up. Experience in hardware validation on FPGA chips and silicon. \n\u2022\tExperience with open sourcing kernel driver which enables uncore profiling in Intel system-on-chip devices. \n\u2022\tExperience with SCRUM and Agile methods of software development  \n PROFILE \n\u2022\tExperienced professional with expertise in management, software development, system performance and profiling and tuning, software quality assurance, planning and enabling of system and developers tools for platform monitoring capabilities. Industry experience in development of SW tools for telemetry and performance monitoring tools (Intel \u00ae VTune), architectural simulators, hardware software co-design.  \n\u2022\tExperience in managing and leading a small team of nine people, resource planning, managing product development, product support, project management and testing, working with cross-functional teams, gathering technical requirements and proven track record of delivering performance monitoring software for Intel Architecture based system-on-chip, mobile, desktops and servers. \n\u2022\tExperience with working with customers and partners in enhancing usefulness and adoption of new feature sets exposing platform monitoring capabilities in products. Scaled with existing team to provide VTune for newer OSes(Chrome OS, FreeBSD) and feature support and maximizing team efficiency while keeping current program goals and schedules. \n\u2022\tStrong mix of managerial, technical and operations skills focused on hardware, bring-ups, kernel driver development in various OSes, platform infrastructure, software development in C/C++. Proven ability to balance people and process to achieve optimal outcomes. \n\u2022\tDevelopment experience in hardware abstraction layer for network cards and drivers for ASICs in NICs. \n\u2022\tInteracted with hardware groups to define feature requirements for alerting chips and assist in hardware bring-up. Experience in hardware validation on FPGA chips and silicon. \n\u2022\tExperience with open sourcing kernel driver which enables uncore profiling in Intel system-on-chip devices. \n\u2022\tExperience with SCRUM and Agile methods of software development  \n PROFILE \n\u2022\tExperienced professional with expertise in management, software development, system performance and profiling and tuning, software quality assurance, planning and enabling of system and developers tools for platform monitoring capabilities. Industry experience in development of SW tools for telemetry and performance monitoring tools (Intel \u00ae VTune), architectural simulators, hardware software co-design.  \n\u2022\tExperience in managing and leading a small team of nine people, resource planning, managing product development, product support, project management and testing, working with cross-functional teams, gathering technical requirements and proven track record of delivering performance monitoring software for Intel Architecture based system-on-chip, mobile, desktops and servers. \n\u2022\tExperience with working with customers and partners in enhancing usefulness and adoption of new feature sets exposing platform monitoring capabilities in products. Scaled with existing team to provide VTune for newer OSes(Chrome OS, FreeBSD) and feature support and maximizing team efficiency while keeping current program goals and schedules. \n\u2022\tStrong mix of managerial, technical and operations skills focused on hardware, bring-ups, kernel driver development in various OSes, platform infrastructure, software development in C/C++. Proven ability to balance people and process to achieve optimal outcomes. \n\u2022\tDevelopment experience in hardware abstraction layer for network cards and drivers for ASICs in NICs. \n\u2022\tInteracted with hardware groups to define feature requirements for alerting chips and assist in hardware bring-up. Experience in hardware validation on FPGA chips and silicon. \n\u2022\tExperience with open sourcing kernel driver which enables uncore profiling in Intel system-on-chip devices. \n\u2022\tExperience with SCRUM and Agile methods of software development  \n Experience Senior Staff Engineer Intel Corporation April 2015  \u2013 Present (5 months) Santa Clara Android Enterprise and Security -Providing Trusted Execution Engine on Intel IA based phones and tablets to enable applications which require confidentiality and security. Enabling Google's Trusty/Little Kernel for IA platforms Technical lead and Manager Intel 2013  \u2013 Present (2 years) Intel \u2022\tAs a manager and tech lead, delivered high quality performance monitoring SW for clients, servers, low-end SOCs like SoFIA, Atom based SOCs by laying out processes for internal releases, developed test content, increased daily validation, evaluated and gathered technical requirements for technologies like - supporting perfmon unit in IA full system debug in SOCs- perfmon units in fabric of SoFIA, secure enclave; identified need for infrastructure expansion to scale with product deliverables, hired and trained new employees, drove task force to reduce tool issues and increase customer adoption for new performance monitoring tools, scaled with existing team to provide tools for newer OSes(Chrome OS, FreeBSD) and feature support while keeping current program goals and schedules. Senior Staff Engineer Intel January 2006  \u2013  2013  (7 years) Intel \u2022\tDeveloped and maintained SW base collector for Intel VTune SW performance analysis tool for x86. Enhanced the base collector to program the registers in HW performance unit in the core and uncore of the system like graphics unit, cache unit, memory controller, power unit, and Quick Path Interconnect perfmon units etc. for many generations of clients, servers and SOCs, investigate and provide SW workarounds for HW erratas, interacted with architects during powerOn and developed analysis profiles. Sr. Software Engineer, Modelling Technology Team, Intel Corporation Intel January 2002  \u2013  December 2005  (4 years) Intel Santa Clara \u2022\tDeveloped and maintained C++ architectural reference model designed to emulate functional behavior of Intel Itanium Processor family. Implemented simulation of protection architecture, changes in floating point operation exceptions, firmware entry and exit into Intel IA32 mode, inclusion of new machine specific instructions, virtualization, abstraction of Quick Path Interconnect addresses for load/stores, probe mode and arch break. Sr. Software Engineer, LAN Access Operation, Intel Communication Group Intel April 1999  \u2013  December 2001  (2 years 9 months) Portland, Oregon Area \u2022\tArchitect and develop the configuration software for alerting chip on the Intel Fast Ethernet and Gigabit Ethernet adapters for remote network manageability as per Alert Standard Format (ASF 1.0) specification using object oriented methodology.  \n\u2022\tDefined and coded enhancements to legacy configuration software to detect and enable ASF functionality in Intel Fast Ethernet network interface card. This required adding new C++ classes for EEPROM caching and parsers for firmware data and SNMP PDU (PET 1.0 compliant) packet generators. \n\u2022\tDeveloped and executed test plan to validate the configuration software and usage model of the hardware. \n\u2022\tDefined and implemented GUI enhancements to a custom tool used as an editor and viewer for supported remote notifications of system state and hardware and software failures/alerts on a system in a LAN. Software Engineer, Compatibility Validation, Intel Intel January 1998  \u2013  April 1999  (1 year 4 months) Intel Oregon \u2022\tDeveloped standalone and network database tests to achieve high CPU utilization and stress chipsets in a client/server environment in MS SQL 6.5 \n\u2022\tDiagnosed database setup failures in TPC-B test suite and validated it on NT 4.0  \n\u2022\tPorted and maintained test suites on NT, Solaris and UnixWare Senior Staff Engineer Intel Corporation April 2015  \u2013 Present (5 months) Santa Clara Android Enterprise and Security -Providing Trusted Execution Engine on Intel IA based phones and tablets to enable applications which require confidentiality and security. Enabling Google's Trusty/Little Kernel for IA platforms Senior Staff Engineer Intel Corporation April 2015  \u2013 Present (5 months) Santa Clara Android Enterprise and Security -Providing Trusted Execution Engine on Intel IA based phones and tablets to enable applications which require confidentiality and security. Enabling Google's Trusty/Little Kernel for IA platforms Technical lead and Manager Intel 2013  \u2013 Present (2 years) Intel \u2022\tAs a manager and tech lead, delivered high quality performance monitoring SW for clients, servers, low-end SOCs like SoFIA, Atom based SOCs by laying out processes for internal releases, developed test content, increased daily validation, evaluated and gathered technical requirements for technologies like - supporting perfmon unit in IA full system debug in SOCs- perfmon units in fabric of SoFIA, secure enclave; identified need for infrastructure expansion to scale with product deliverables, hired and trained new employees, drove task force to reduce tool issues and increase customer adoption for new performance monitoring tools, scaled with existing team to provide tools for newer OSes(Chrome OS, FreeBSD) and feature support while keeping current program goals and schedules. Technical lead and Manager Intel 2013  \u2013 Present (2 years) Intel \u2022\tAs a manager and tech lead, delivered high quality performance monitoring SW for clients, servers, low-end SOCs like SoFIA, Atom based SOCs by laying out processes for internal releases, developed test content, increased daily validation, evaluated and gathered technical requirements for technologies like - supporting perfmon unit in IA full system debug in SOCs- perfmon units in fabric of SoFIA, secure enclave; identified need for infrastructure expansion to scale with product deliverables, hired and trained new employees, drove task force to reduce tool issues and increase customer adoption for new performance monitoring tools, scaled with existing team to provide tools for newer OSes(Chrome OS, FreeBSD) and feature support while keeping current program goals and schedules. Senior Staff Engineer Intel January 2006  \u2013  2013  (7 years) Intel \u2022\tDeveloped and maintained SW base collector for Intel VTune SW performance analysis tool for x86. Enhanced the base collector to program the registers in HW performance unit in the core and uncore of the system like graphics unit, cache unit, memory controller, power unit, and Quick Path Interconnect perfmon units etc. for many generations of clients, servers and SOCs, investigate and provide SW workarounds for HW erratas, interacted with architects during powerOn and developed analysis profiles. Senior Staff Engineer Intel January 2006  \u2013  2013  (7 years) Intel \u2022\tDeveloped and maintained SW base collector for Intel VTune SW performance analysis tool for x86. Enhanced the base collector to program the registers in HW performance unit in the core and uncore of the system like graphics unit, cache unit, memory controller, power unit, and Quick Path Interconnect perfmon units etc. for many generations of clients, servers and SOCs, investigate and provide SW workarounds for HW erratas, interacted with architects during powerOn and developed analysis profiles. Sr. Software Engineer, Modelling Technology Team, Intel Corporation Intel January 2002  \u2013  December 2005  (4 years) Intel Santa Clara \u2022\tDeveloped and maintained C++ architectural reference model designed to emulate functional behavior of Intel Itanium Processor family. Implemented simulation of protection architecture, changes in floating point operation exceptions, firmware entry and exit into Intel IA32 mode, inclusion of new machine specific instructions, virtualization, abstraction of Quick Path Interconnect addresses for load/stores, probe mode and arch break. Sr. Software Engineer, Modelling Technology Team, Intel Corporation Intel January 2002  \u2013  December 2005  (4 years) Intel Santa Clara \u2022\tDeveloped and maintained C++ architectural reference model designed to emulate functional behavior of Intel Itanium Processor family. Implemented simulation of protection architecture, changes in floating point operation exceptions, firmware entry and exit into Intel IA32 mode, inclusion of new machine specific instructions, virtualization, abstraction of Quick Path Interconnect addresses for load/stores, probe mode and arch break. Sr. Software Engineer, LAN Access Operation, Intel Communication Group Intel April 1999  \u2013  December 2001  (2 years 9 months) Portland, Oregon Area \u2022\tArchitect and develop the configuration software for alerting chip on the Intel Fast Ethernet and Gigabit Ethernet adapters for remote network manageability as per Alert Standard Format (ASF 1.0) specification using object oriented methodology.  \n\u2022\tDefined and coded enhancements to legacy configuration software to detect and enable ASF functionality in Intel Fast Ethernet network interface card. This required adding new C++ classes for EEPROM caching and parsers for firmware data and SNMP PDU (PET 1.0 compliant) packet generators. \n\u2022\tDeveloped and executed test plan to validate the configuration software and usage model of the hardware. \n\u2022\tDefined and implemented GUI enhancements to a custom tool used as an editor and viewer for supported remote notifications of system state and hardware and software failures/alerts on a system in a LAN. Sr. Software Engineer, LAN Access Operation, Intel Communication Group Intel April 1999  \u2013  December 2001  (2 years 9 months) Portland, Oregon Area \u2022\tArchitect and develop the configuration software for alerting chip on the Intel Fast Ethernet and Gigabit Ethernet adapters for remote network manageability as per Alert Standard Format (ASF 1.0) specification using object oriented methodology.  \n\u2022\tDefined and coded enhancements to legacy configuration software to detect and enable ASF functionality in Intel Fast Ethernet network interface card. This required adding new C++ classes for EEPROM caching and parsers for firmware data and SNMP PDU (PET 1.0 compliant) packet generators. \n\u2022\tDeveloped and executed test plan to validate the configuration software and usage model of the hardware. \n\u2022\tDefined and implemented GUI enhancements to a custom tool used as an editor and viewer for supported remote notifications of system state and hardware and software failures/alerts on a system in a LAN. Software Engineer, Compatibility Validation, Intel Intel January 1998  \u2013  April 1999  (1 year 4 months) Intel Oregon \u2022\tDeveloped standalone and network database tests to achieve high CPU utilization and stress chipsets in a client/server environment in MS SQL 6.5 \n\u2022\tDiagnosed database setup failures in TPC-B test suite and validated it on NT 4.0  \n\u2022\tPorted and maintained test suites on NT, Solaris and UnixWare Software Engineer, Compatibility Validation, Intel Intel January 1998  \u2013  April 1999  (1 year 4 months) Intel Oregon \u2022\tDeveloped standalone and network database tests to achieve high CPU utilization and stress chipsets in a client/server environment in MS SQL 6.5 \n\u2022\tDiagnosed database setup failures in TPC-B test suite and validated it on NT 4.0  \n\u2022\tPorted and maintained test suites on NT, Solaris and UnixWare Languages   Skills Microarchitecture Debugging C Linux C++ X86 Intel Software Development Microprocessors SoC Semiconductors Parallel Programming Performance Tuning System Architecture Python Perl Subversion Software Engineering Shell Scripting Compilers Multi-core Software Design Processors Computer Architecture See 9+ \u00a0 \u00a0 See less Skills  Microarchitecture Debugging C Linux C++ X86 Intel Software Development Microprocessors SoC Semiconductors Parallel Programming Performance Tuning System Architecture Python Perl Subversion Software Engineering Shell Scripting Compilers Multi-core Software Design Processors Computer Architecture See 9+ \u00a0 \u00a0 See less Microarchitecture Debugging C Linux C++ X86 Intel Software Development Microprocessors SoC Semiconductors Parallel Programming Performance Tuning System Architecture Python Perl Subversion Software Engineering Shell Scripting Compilers Multi-core Software Design Processors Computer Architecture See 9+ \u00a0 \u00a0 See less Microarchitecture Debugging C Linux C++ X86 Intel Software Development Microprocessors SoC Semiconductors Parallel Programming Performance Tuning System Architecture Python Perl Subversion Software Engineering Shell Scripting Compilers Multi-core Software Design Processors Computer Architecture See 9+ \u00a0 \u00a0 See less ", "Experience Senior Staff Engineer Intel Corporation Senior Staff Engineer Intel Corporation Senior Staff Engineer Intel Corporation Skills ASIC Skills  ASIC ASIC ASIC Education Brigham Young University 1983  \u2013 1990 Brigham Young University 1983  \u2013 1990 Brigham Young University 1983  \u2013 1990 Brigham Young University 1983  \u2013 1990 ", "Summary Specialties:High speed IO signaling \nAnalog and mixed signal ckt design Summary Specialties:High speed IO signaling \nAnalog and mixed signal ckt design Specialties:High speed IO signaling \nAnalog and mixed signal ckt design Specialties:High speed IO signaling \nAnalog and mixed signal ckt design Experience Senior Staff Engineer Intel Corporation April 2010  \u2013 Present (5 years 5 months) Bengaluru Area, India Staff Engineer Intel January 2003  \u2013  January 2010  (7 years 1 month) Senior Hardware Engineer Hewlett-Packard July 2001  \u2013  December 2002  (1 year 6 months) Hardware Engineer Compaq January 1998  \u2013  July 2001  (3 years 7 months) Hardware Engineer Digital Equipment Corporation August 1997  \u2013  January 1998  (6 months) Senior Staff Engineer Intel Corporation April 2010  \u2013 Present (5 years 5 months) Bengaluru Area, India Senior Staff Engineer Intel Corporation April 2010  \u2013 Present (5 years 5 months) Bengaluru Area, India Staff Engineer Intel January 2003  \u2013  January 2010  (7 years 1 month) Staff Engineer Intel January 2003  \u2013  January 2010  (7 years 1 month) Senior Hardware Engineer Hewlett-Packard July 2001  \u2013  December 2002  (1 year 6 months) Senior Hardware Engineer Hewlett-Packard July 2001  \u2013  December 2002  (1 year 6 months) Hardware Engineer Compaq January 1998  \u2013  July 2001  (3 years 7 months) Hardware Engineer Compaq January 1998  \u2013  July 2001  (3 years 7 months) Hardware Engineer Digital Equipment Corporation August 1997  \u2013  January 1998  (6 months) Hardware Engineer Digital Equipment Corporation August 1997  \u2013  January 1998  (6 months) Skills Hardware Analog Mixed Signal Verilog Semiconductors Skills  Hardware Analog Mixed Signal Verilog Semiconductors Hardware Analog Mixed Signal Verilog Semiconductors Hardware Analog Mixed Signal Verilog Semiconductors Education University of Florida M.S.,  electrical engineering 1995  \u2013 1997 University of Florida M.S.,  electrical engineering 1995  \u2013 1997 University of Florida M.S.,  electrical engineering 1995  \u2013 1997 University of Florida M.S.,  electrical engineering 1995  \u2013 1997 "]}