
f405_dual_ADSR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005eb4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08006040  08006040  00016040  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060a0  080060a0  00020104  2**0
                  CONTENTS
  4 .ARM          00000008  080060a0  080060a0  000160a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060a8  080060a8  00020104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060a8  080060a8  000160a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080060ac  080060ac  000160ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000104  20000000  080060b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009f8  20000104  080061b4  00020104  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000afc  080061b4  00020afc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000db3f  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002356  00000000  00000000  0002dc73  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000cd0  00000000  00000000  0002ffd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b88  00000000  00000000  00030ca0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020321  00000000  00000000  00031828  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b99b  00000000  00000000  00051b49  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c2d59  00000000  00000000  0005d4e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012023d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000381c  00000000  00000000  001202b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000104 	.word	0x20000104
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006024 	.word	0x08006024

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000108 	.word	0x20000108
 80001c4:	08006024 	.word	0x08006024

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2uiz>:
 8000aa0:	004a      	lsls	r2, r1, #1
 8000aa2:	d211      	bcs.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d211      	bcs.n	8000ace <__aeabi_d2uiz+0x2e>
 8000aaa:	d50d      	bpl.n	8000ac8 <__aeabi_d2uiz+0x28>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d40e      	bmi.n	8000ad4 <__aeabi_d2uiz+0x34>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	4770      	bx	lr
 8000ac8:	f04f 0000 	mov.w	r0, #0
 8000acc:	4770      	bx	lr
 8000ace:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_d2uiz+0x3a>
 8000ad4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0000 	mov.w	r0, #0
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_uldivmod>:
 8000ae0:	b953      	cbnz	r3, 8000af8 <__aeabi_uldivmod+0x18>
 8000ae2:	b94a      	cbnz	r2, 8000af8 <__aeabi_uldivmod+0x18>
 8000ae4:	2900      	cmp	r1, #0
 8000ae6:	bf08      	it	eq
 8000ae8:	2800      	cmpeq	r0, #0
 8000aea:	bf1c      	itt	ne
 8000aec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000af0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000af4:	f000 b972 	b.w	8000ddc <__aeabi_idiv0>
 8000af8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000afc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b00:	f000 f806 	bl	8000b10 <__udivmoddi4>
 8000b04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b0c:	b004      	add	sp, #16
 8000b0e:	4770      	bx	lr

08000b10 <__udivmoddi4>:
 8000b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b14:	9e08      	ldr	r6, [sp, #32]
 8000b16:	4604      	mov	r4, r0
 8000b18:	4688      	mov	r8, r1
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d14b      	bne.n	8000bb6 <__udivmoddi4+0xa6>
 8000b1e:	428a      	cmp	r2, r1
 8000b20:	4615      	mov	r5, r2
 8000b22:	d967      	bls.n	8000bf4 <__udivmoddi4+0xe4>
 8000b24:	fab2 f282 	clz	r2, r2
 8000b28:	b14a      	cbz	r2, 8000b3e <__udivmoddi4+0x2e>
 8000b2a:	f1c2 0720 	rsb	r7, r2, #32
 8000b2e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b32:	fa20 f707 	lsr.w	r7, r0, r7
 8000b36:	4095      	lsls	r5, r2
 8000b38:	ea47 0803 	orr.w	r8, r7, r3
 8000b3c:	4094      	lsls	r4, r2
 8000b3e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b42:	0c23      	lsrs	r3, r4, #16
 8000b44:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b48:	fa1f fc85 	uxth.w	ip, r5
 8000b4c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b50:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b54:	fb07 f10c 	mul.w	r1, r7, ip
 8000b58:	4299      	cmp	r1, r3
 8000b5a:	d909      	bls.n	8000b70 <__udivmoddi4+0x60>
 8000b5c:	18eb      	adds	r3, r5, r3
 8000b5e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000b62:	f080 811b 	bcs.w	8000d9c <__udivmoddi4+0x28c>
 8000b66:	4299      	cmp	r1, r3
 8000b68:	f240 8118 	bls.w	8000d9c <__udivmoddi4+0x28c>
 8000b6c:	3f02      	subs	r7, #2
 8000b6e:	442b      	add	r3, r5
 8000b70:	1a5b      	subs	r3, r3, r1
 8000b72:	b2a4      	uxth	r4, r4
 8000b74:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b78:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b80:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b84:	45a4      	cmp	ip, r4
 8000b86:	d909      	bls.n	8000b9c <__udivmoddi4+0x8c>
 8000b88:	192c      	adds	r4, r5, r4
 8000b8a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b8e:	f080 8107 	bcs.w	8000da0 <__udivmoddi4+0x290>
 8000b92:	45a4      	cmp	ip, r4
 8000b94:	f240 8104 	bls.w	8000da0 <__udivmoddi4+0x290>
 8000b98:	3802      	subs	r0, #2
 8000b9a:	442c      	add	r4, r5
 8000b9c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ba0:	eba4 040c 	sub.w	r4, r4, ip
 8000ba4:	2700      	movs	r7, #0
 8000ba6:	b11e      	cbz	r6, 8000bb0 <__udivmoddi4+0xa0>
 8000ba8:	40d4      	lsrs	r4, r2
 8000baa:	2300      	movs	r3, #0
 8000bac:	e9c6 4300 	strd	r4, r3, [r6]
 8000bb0:	4639      	mov	r1, r7
 8000bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb6:	428b      	cmp	r3, r1
 8000bb8:	d909      	bls.n	8000bce <__udivmoddi4+0xbe>
 8000bba:	2e00      	cmp	r6, #0
 8000bbc:	f000 80eb 	beq.w	8000d96 <__udivmoddi4+0x286>
 8000bc0:	2700      	movs	r7, #0
 8000bc2:	e9c6 0100 	strd	r0, r1, [r6]
 8000bc6:	4638      	mov	r0, r7
 8000bc8:	4639      	mov	r1, r7
 8000bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bce:	fab3 f783 	clz	r7, r3
 8000bd2:	2f00      	cmp	r7, #0
 8000bd4:	d147      	bne.n	8000c66 <__udivmoddi4+0x156>
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d302      	bcc.n	8000be0 <__udivmoddi4+0xd0>
 8000bda:	4282      	cmp	r2, r0
 8000bdc:	f200 80fa 	bhi.w	8000dd4 <__udivmoddi4+0x2c4>
 8000be0:	1a84      	subs	r4, r0, r2
 8000be2:	eb61 0303 	sbc.w	r3, r1, r3
 8000be6:	2001      	movs	r0, #1
 8000be8:	4698      	mov	r8, r3
 8000bea:	2e00      	cmp	r6, #0
 8000bec:	d0e0      	beq.n	8000bb0 <__udivmoddi4+0xa0>
 8000bee:	e9c6 4800 	strd	r4, r8, [r6]
 8000bf2:	e7dd      	b.n	8000bb0 <__udivmoddi4+0xa0>
 8000bf4:	b902      	cbnz	r2, 8000bf8 <__udivmoddi4+0xe8>
 8000bf6:	deff      	udf	#255	; 0xff
 8000bf8:	fab2 f282 	clz	r2, r2
 8000bfc:	2a00      	cmp	r2, #0
 8000bfe:	f040 808f 	bne.w	8000d20 <__udivmoddi4+0x210>
 8000c02:	1b49      	subs	r1, r1, r5
 8000c04:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c08:	fa1f f885 	uxth.w	r8, r5
 8000c0c:	2701      	movs	r7, #1
 8000c0e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c12:	0c23      	lsrs	r3, r4, #16
 8000c14:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb08 f10c 	mul.w	r1, r8, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d907      	bls.n	8000c34 <__udivmoddi4+0x124>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c2a:	d202      	bcs.n	8000c32 <__udivmoddi4+0x122>
 8000c2c:	4299      	cmp	r1, r3
 8000c2e:	f200 80cd 	bhi.w	8000dcc <__udivmoddi4+0x2bc>
 8000c32:	4684      	mov	ip, r0
 8000c34:	1a59      	subs	r1, r3, r1
 8000c36:	b2a3      	uxth	r3, r4
 8000c38:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c3c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c40:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c44:	fb08 f800 	mul.w	r8, r8, r0
 8000c48:	45a0      	cmp	r8, r4
 8000c4a:	d907      	bls.n	8000c5c <__udivmoddi4+0x14c>
 8000c4c:	192c      	adds	r4, r5, r4
 8000c4e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c52:	d202      	bcs.n	8000c5a <__udivmoddi4+0x14a>
 8000c54:	45a0      	cmp	r8, r4
 8000c56:	f200 80b6 	bhi.w	8000dc6 <__udivmoddi4+0x2b6>
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	eba4 0408 	sub.w	r4, r4, r8
 8000c60:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c64:	e79f      	b.n	8000ba6 <__udivmoddi4+0x96>
 8000c66:	f1c7 0c20 	rsb	ip, r7, #32
 8000c6a:	40bb      	lsls	r3, r7
 8000c6c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c70:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c74:	fa01 f407 	lsl.w	r4, r1, r7
 8000c78:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c7c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c80:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c84:	4325      	orrs	r5, r4
 8000c86:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c8a:	0c2c      	lsrs	r4, r5, #16
 8000c8c:	fb08 3319 	mls	r3, r8, r9, r3
 8000c90:	fa1f fa8e 	uxth.w	sl, lr
 8000c94:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c98:	fb09 f40a 	mul.w	r4, r9, sl
 8000c9c:	429c      	cmp	r4, r3
 8000c9e:	fa02 f207 	lsl.w	r2, r2, r7
 8000ca2:	fa00 f107 	lsl.w	r1, r0, r7
 8000ca6:	d90b      	bls.n	8000cc0 <__udivmoddi4+0x1b0>
 8000ca8:	eb1e 0303 	adds.w	r3, lr, r3
 8000cac:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000cb0:	f080 8087 	bcs.w	8000dc2 <__udivmoddi4+0x2b2>
 8000cb4:	429c      	cmp	r4, r3
 8000cb6:	f240 8084 	bls.w	8000dc2 <__udivmoddi4+0x2b2>
 8000cba:	f1a9 0902 	sub.w	r9, r9, #2
 8000cbe:	4473      	add	r3, lr
 8000cc0:	1b1b      	subs	r3, r3, r4
 8000cc2:	b2ad      	uxth	r5, r5
 8000cc4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc8:	fb08 3310 	mls	r3, r8, r0, r3
 8000ccc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cd0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cd4:	45a2      	cmp	sl, r4
 8000cd6:	d908      	bls.n	8000cea <__udivmoddi4+0x1da>
 8000cd8:	eb1e 0404 	adds.w	r4, lr, r4
 8000cdc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ce0:	d26b      	bcs.n	8000dba <__udivmoddi4+0x2aa>
 8000ce2:	45a2      	cmp	sl, r4
 8000ce4:	d969      	bls.n	8000dba <__udivmoddi4+0x2aa>
 8000ce6:	3802      	subs	r0, #2
 8000ce8:	4474      	add	r4, lr
 8000cea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cee:	fba0 8902 	umull	r8, r9, r0, r2
 8000cf2:	eba4 040a 	sub.w	r4, r4, sl
 8000cf6:	454c      	cmp	r4, r9
 8000cf8:	46c2      	mov	sl, r8
 8000cfa:	464b      	mov	r3, r9
 8000cfc:	d354      	bcc.n	8000da8 <__udivmoddi4+0x298>
 8000cfe:	d051      	beq.n	8000da4 <__udivmoddi4+0x294>
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d069      	beq.n	8000dd8 <__udivmoddi4+0x2c8>
 8000d04:	ebb1 050a 	subs.w	r5, r1, sl
 8000d08:	eb64 0403 	sbc.w	r4, r4, r3
 8000d0c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d10:	40fd      	lsrs	r5, r7
 8000d12:	40fc      	lsrs	r4, r7
 8000d14:	ea4c 0505 	orr.w	r5, ip, r5
 8000d18:	e9c6 5400 	strd	r5, r4, [r6]
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	e747      	b.n	8000bb0 <__udivmoddi4+0xa0>
 8000d20:	f1c2 0320 	rsb	r3, r2, #32
 8000d24:	fa20 f703 	lsr.w	r7, r0, r3
 8000d28:	4095      	lsls	r5, r2
 8000d2a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d2e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d32:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d36:	4338      	orrs	r0, r7
 8000d38:	0c01      	lsrs	r1, r0, #16
 8000d3a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d3e:	fa1f f885 	uxth.w	r8, r5
 8000d42:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d46:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d4a:	fb07 f308 	mul.w	r3, r7, r8
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	fa04 f402 	lsl.w	r4, r4, r2
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x256>
 8000d56:	1869      	adds	r1, r5, r1
 8000d58:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000d5c:	d22f      	bcs.n	8000dbe <__udivmoddi4+0x2ae>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d92d      	bls.n	8000dbe <__udivmoddi4+0x2ae>
 8000d62:	3f02      	subs	r7, #2
 8000d64:	4429      	add	r1, r5
 8000d66:	1acb      	subs	r3, r1, r3
 8000d68:	b281      	uxth	r1, r0
 8000d6a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d6e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d72:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d76:	fb00 f308 	mul.w	r3, r0, r8
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	d907      	bls.n	8000d8e <__udivmoddi4+0x27e>
 8000d7e:	1869      	adds	r1, r5, r1
 8000d80:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d84:	d217      	bcs.n	8000db6 <__udivmoddi4+0x2a6>
 8000d86:	428b      	cmp	r3, r1
 8000d88:	d915      	bls.n	8000db6 <__udivmoddi4+0x2a6>
 8000d8a:	3802      	subs	r0, #2
 8000d8c:	4429      	add	r1, r5
 8000d8e:	1ac9      	subs	r1, r1, r3
 8000d90:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d94:	e73b      	b.n	8000c0e <__udivmoddi4+0xfe>
 8000d96:	4637      	mov	r7, r6
 8000d98:	4630      	mov	r0, r6
 8000d9a:	e709      	b.n	8000bb0 <__udivmoddi4+0xa0>
 8000d9c:	4607      	mov	r7, r0
 8000d9e:	e6e7      	b.n	8000b70 <__udivmoddi4+0x60>
 8000da0:	4618      	mov	r0, r3
 8000da2:	e6fb      	b.n	8000b9c <__udivmoddi4+0x8c>
 8000da4:	4541      	cmp	r1, r8
 8000da6:	d2ab      	bcs.n	8000d00 <__udivmoddi4+0x1f0>
 8000da8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dac:	eb69 020e 	sbc.w	r2, r9, lr
 8000db0:	3801      	subs	r0, #1
 8000db2:	4613      	mov	r3, r2
 8000db4:	e7a4      	b.n	8000d00 <__udivmoddi4+0x1f0>
 8000db6:	4660      	mov	r0, ip
 8000db8:	e7e9      	b.n	8000d8e <__udivmoddi4+0x27e>
 8000dba:	4618      	mov	r0, r3
 8000dbc:	e795      	b.n	8000cea <__udivmoddi4+0x1da>
 8000dbe:	4667      	mov	r7, ip
 8000dc0:	e7d1      	b.n	8000d66 <__udivmoddi4+0x256>
 8000dc2:	4681      	mov	r9, r0
 8000dc4:	e77c      	b.n	8000cc0 <__udivmoddi4+0x1b0>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	442c      	add	r4, r5
 8000dca:	e747      	b.n	8000c5c <__udivmoddi4+0x14c>
 8000dcc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dd0:	442b      	add	r3, r5
 8000dd2:	e72f      	b.n	8000c34 <__udivmoddi4+0x124>
 8000dd4:	4638      	mov	r0, r7
 8000dd6:	e708      	b.n	8000bea <__udivmoddi4+0xda>
 8000dd8:	4637      	mov	r7, r6
 8000dda:	e6e9      	b.n	8000bb0 <__udivmoddi4+0xa0>

08000ddc <__aeabi_idiv0>:
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop

08000de0 <ADSR_Initialize_Look_Up_Tables>:
--| PUBLIC FUNCTION DEFINITIONS
--|----------------------------------------------------------------------------|
*/

void ADSR_Initialize_Look_Up_Tables(void)
{
 8000de0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8000de4:	b094      	sub	sp, #80	; 0x50
 8000de6:	af00      	add	r7, sp, #0
    this is the "magic" target to form a truncated rising RC curve for the
    attack curve, it is 1.3 * full scale. This mimics analog ADSRs which
    target a voltage of 1.3x the peak voltage for the attack stage. It makes
    the attack curve somewhat steeper than the decay curve.
    */
    uint64_t target = 5583457485u;
 8000de8:	a45d      	add	r4, pc, #372	; (adr r4, 8000f60 <ADSR_Initialize_Look_Up_Tables+0x180>)
 8000dea:	e9d4 3400 	ldrd	r3, r4, [r4]
 8000dee:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38

    // this was arrived at empirically, it is 0.0057 * full scale
    uint64_t squish_factor = 24481314u;
 8000df2:	a45d      	add	r4, pc, #372	; (adr r4, 8000f68 <ADSR_Initialize_Look_Up_Tables+0x188>)
 8000df4:	e9d4 3400 	ldrd	r3, r4, [r4]
 8000df8:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    ADSR_ATTACK_TABLE[0u] = 0u;
 8000dfc:	4b56      	ldr	r3, [pc, #344]	; (8000f58 <ADSR_Initialize_Look_Up_Tables+0x178>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]

    for (int i = 1; i < ADSR_LOOK_UP_TABLE_TABLE_SIZE; i++)
 8000e02:	2301      	movs	r3, #1
 8000e04:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000e06:	e039      	b.n	8000e7c <ADSR_Initialize_Look_Up_Tables+0x9c>
    {
        const uint64_t last_val = (uint64_t)ADSR_ATTACK_TABLE[i - 1] ;
 8000e08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e0a:	3b01      	subs	r3, #1
 8000e0c:	4a52      	ldr	r2, [pc, #328]	; (8000f58 <ADSR_Initialize_Look_Up_Tables+0x178>)
 8000e0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e12:	f04f 0400 	mov.w	r4, #0
 8000e16:	e9c7 3404 	strd	r3, r4, [r7, #16]

        const uint64_t amt_above_last_val = ((target - last_val) * squish_factor) / MAX_ADSR_VALUE;
 8000e1a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8000e1e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8000e22:	1ac9      	subs	r1, r1, r3
 8000e24:	eb62 0204 	sbc.w	r2, r2, r4
 8000e28:	468b      	mov	fp, r1
 8000e2a:	4694      	mov	ip, r2
 8000e2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e2e:	fb0c f102 	mul.w	r1, ip, r2
 8000e32:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000e34:	fb0b f202 	mul.w	r2, fp, r2
 8000e38:	440a      	add	r2, r1
 8000e3a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000e3c:	fba1 010b 	umull	r0, r1, r1, fp
 8000e40:	1853      	adds	r3, r2, r1
 8000e42:	4619      	mov	r1, r3
 8000e44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	f7ff fe48 	bl	8000ae0 <__aeabi_uldivmod>
 8000e50:	4603      	mov	r3, r0
 8000e52:	460c      	mov	r4, r1
 8000e54:	e9c7 3402 	strd	r3, r4, [r7, #8]

        const uint64_t current_val = last_val + amt_above_last_val;
 8000e58:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8000e5c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000e60:	eb13 0b01 	adds.w	fp, r3, r1
 8000e64:	eb44 0c02 	adc.w	ip, r4, r2
 8000e68:	e9c7 bc00 	strd	fp, ip, [r7]

        ADSR_ATTACK_TABLE[i] = current_val;
 8000e6c:	683a      	ldr	r2, [r7, #0]
 8000e6e:	493a      	ldr	r1, [pc, #232]	; (8000f58 <ADSR_Initialize_Look_Up_Tables+0x178>)
 8000e70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 1; i < ADSR_LOOK_UP_TABLE_TABLE_SIZE; i++)
 8000e76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e78:	3301      	adds	r3, #1
 8000e7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000e7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e7e:	2bff      	cmp	r3, #255	; 0xff
 8000e80:	d9c2      	bls.n	8000e08 <ADSR_Initialize_Look_Up_Tables+0x28>
    }

    /* fill the decay table */

    // for the decay table, the target is just full scale, to get a normal rc curve
    target = MAX_ADSR_VALUE;
 8000e82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e86:	f04f 0400 	mov.w	r4, #0
 8000e8a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38

    // this was arrived at empirically, it is 0.03 * full scale
    squish_factor = 128849018u;
 8000e8e:	a430      	add	r4, pc, #192	; (adr r4, 8000f50 <ADSR_Initialize_Look_Up_Tables+0x170>)
 8000e90:	e9d4 3400 	ldrd	r3, r4, [r4]
 8000e94:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    ADSR_DECAY_TABLE[0u] = 0u;
 8000e98:	4b30      	ldr	r3, [pc, #192]	; (8000f5c <ADSR_Initialize_Look_Up_Tables+0x17c>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]

    for (int i = 1; i < ADSR_LOOK_UP_TABLE_TABLE_SIZE; i++)
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	64bb      	str	r3, [r7, #72]	; 0x48
 8000ea2:	e039      	b.n	8000f18 <ADSR_Initialize_Look_Up_Tables+0x138>
    {
        const uint64_t last_val = (uint64_t)ADSR_DECAY_TABLE[i - 1] ;
 8000ea4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	4a2c      	ldr	r2, [pc, #176]	; (8000f5c <ADSR_Initialize_Look_Up_Tables+0x17c>)
 8000eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eae:	f04f 0400 	mov.w	r4, #0
 8000eb2:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28

        const uint64_t amt_above_last_val = ((target - last_val) * squish_factor) / MAX_ADSR_VALUE;
 8000eb6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8000eba:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8000ebe:	1ac9      	subs	r1, r1, r3
 8000ec0:	eb62 0204 	sbc.w	r2, r2, r4
 8000ec4:	468b      	mov	fp, r1
 8000ec6:	4694      	mov	ip, r2
 8000ec8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000eca:	fb0c f102 	mul.w	r1, ip, r2
 8000ece:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000ed0:	fb0b f202 	mul.w	r2, fp, r2
 8000ed4:	440a      	add	r2, r1
 8000ed6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000ed8:	fba1 010b 	umull	r0, r1, r1, fp
 8000edc:	1853      	adds	r3, r2, r1
 8000ede:	4619      	mov	r1, r3
 8000ee0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ee4:	f04f 0300 	mov.w	r3, #0
 8000ee8:	f7ff fdfa 	bl	8000ae0 <__aeabi_uldivmod>
 8000eec:	4603      	mov	r3, r0
 8000eee:	460c      	mov	r4, r1
 8000ef0:	e9c7 3408 	strd	r3, r4, [r7, #32]

        const uint64_t current_val = last_val + amt_above_last_val;
 8000ef4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8000ef8:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8000efc:	eb13 0b01 	adds.w	fp, r3, r1
 8000f00:	eb44 0c02 	adc.w	ip, r4, r2
 8000f04:	e9c7 bc06 	strd	fp, ip, [r7, #24]

        ADSR_DECAY_TABLE[i] = current_val;
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	4914      	ldr	r1, [pc, #80]	; (8000f5c <ADSR_Initialize_Look_Up_Tables+0x17c>)
 8000f0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 1; i < ADSR_LOOK_UP_TABLE_TABLE_SIZE; i++)
 8000f12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f14:	3301      	adds	r3, #1
 8000f16:	64bb      	str	r3, [r7, #72]	; 0x48
 8000f18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f1a:	2bff      	cmp	r3, #255	; 0xff
 8000f1c:	d9c2      	bls.n	8000ea4 <ADSR_Initialize_Look_Up_Tables+0xc4>
    }

    // decay values are calculated inverted, flip them upside down so that they are correct
    for (int i = 0; i < ADSR_LOOK_UP_TABLE_TABLE_SIZE; i++)
 8000f1e:	2300      	movs	r3, #0
 8000f20:	647b      	str	r3, [r7, #68]	; 0x44
 8000f22:	e00b      	b.n	8000f3c <ADSR_Initialize_Look_Up_Tables+0x15c>
    {
        ADSR_DECAY_TABLE[i] = MAX_ADSR_VALUE - ADSR_DECAY_TABLE[i];
 8000f24:	4a0d      	ldr	r2, [pc, #52]	; (8000f5c <ADSR_Initialize_Look_Up_Tables+0x17c>)
 8000f26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f2c:	43da      	mvns	r2, r3
 8000f2e:	490b      	ldr	r1, [pc, #44]	; (8000f5c <ADSR_Initialize_Look_Up_Tables+0x17c>)
 8000f30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < ADSR_LOOK_UP_TABLE_TABLE_SIZE; i++)
 8000f36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f38:	3301      	adds	r3, #1
 8000f3a:	647b      	str	r3, [r7, #68]	; 0x44
 8000f3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f3e:	2bff      	cmp	r3, #255	; 0xff
 8000f40:	d9f0      	bls.n	8000f24 <ADSR_Initialize_Look_Up_Tables+0x144>
    }
}
 8000f42:	bf00      	nop
 8000f44:	3750      	adds	r7, #80	; 0x50
 8000f46:	46bd      	mov	sp, r7
 8000f48:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8000f4c:	f3af 8000 	nop.w
 8000f50:	07ae147a 	.word	0x07ae147a
 8000f54:	00000000 	.word	0x00000000
 8000f58:	20000120 	.word	0x20000120
 8000f5c:	20000520 	.word	0x20000520
 8000f60:	4ccccccd 	.word	0x4ccccccd
 8000f64:	00000001 	.word	0x00000001
 8000f68:	01758e22 	.word	0x01758e22
 8000f6c:	00000000 	.word	0x00000000

08000f70 <Initialize_ADSR>:

void Initialize_ADSR(ADSR_t * p_ADSR, uint32_t sample_rate)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
    p_ADSR->state = ADSR_STATE_TYPE_AT_REST;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2204      	movs	r2, #4
 8000f7e:	701a      	strb	r2, [r3, #0]

    p_ADSR->input[ADSR_INPUT_TYPE_ATTACK_TIME_mSec]           = ADSR_DEFAULT_ATTACK_TIME_mSec;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2264      	movs	r2, #100	; 0x64
 8000f84:	605a      	str	r2, [r3, #4]
    p_ADSR->input[ADSR_INPUT_TYPE_DECAY_TIME_mSec]            = ADSR_DEFAULT_DECAY_TIME_mSec;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f8c:	609a      	str	r2, [r3, #8]
    p_ADSR->input[ADSR_INPUT_TYPE_SUSTAIN_LEVEL_percent_x_10] = ADSR_DEFAULT_SUSTAIN_LEVEL_percent_x_10;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f94:	60da      	str	r2, [r3, #12]
    p_ADSR->input[ADSR_INPUT_TYPE_RELEASE_TIME_mSec]          = ADSR_DEFAULT_RELEASE_TIME_mSec;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f9c:	611a      	str	r2, [r3, #16]

    p_ADSR->current_value = 0u;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	615a      	str	r2, [r3, #20]

    p_ADSR->phase_accumulator = 0u;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	619a      	str	r2, [r3, #24]
    p_ADSR->last_accumulator_value = 0u;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2200      	movs	r2, #0
 8000fae:	61da      	str	r2, [r3, #28]

    p_ADSR->value_when_gate_on_recieved = 0;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	621a      	str	r2, [r3, #32]
    p_ADSR->value_when_gate_off_recieved = 0u;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	625a      	str	r2, [r3, #36]	; 0x24

    p_ADSR->sample_rate = sample_rate;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	683a      	ldr	r2, [r7, #0]
 8000fc0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fc2:	bf00      	nop
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <ADSR_Tick>:

void ADSR_Tick(ADSR_t * p_ADSR)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
    if (Current_ADSR_State_Is_Tickable(p_ADSR))
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f000 f852 	bl	8001080 <Current_ADSR_State_Is_Tickable>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d009      	beq.n	8000ff6 <ADSR_Tick+0x28>
    {
        // save the last accumulator value before updating
        p_ADSR->last_accumulator_value = p_ADSR->phase_accumulator;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	699a      	ldr	r2, [r3, #24]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	61da      	str	r2, [r3, #28]

        Calculate_Tuning_Word_And_Increment_Accumulator(p_ADSR);
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f000 f861 	bl	80010b2 <Calculate_Tuning_Word_And_Increment_Accumulator>

        Handle_State_Transitions(p_ADSR);
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f000 f8aa 	bl	800114a <Handle_State_Transitions>
    }

    Calculate_Current_ADSR_Value(p_ADSR);
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f000 f8fa 	bl	80011f0 <Calculate_Current_ADSR_Value>
}
 8000ffc:	bf00      	nop
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <ADSR_Gate_On_Event>:

void ADSR_Gate_On_Event(ADSR_t * p_ADSR)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
    if (p_ADSR->state != ADSR_STATE_TYPE_ATTACK)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d00c      	beq.n	800102e <ADSR_Gate_On_Event+0x2a>
    {
        p_ADSR->value_when_gate_on_recieved = p_ADSR->current_value;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	695a      	ldr	r2, [r3, #20]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	621a      	str	r2, [r3, #32]
        p_ADSR->phase_accumulator = 0u;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2200      	movs	r2, #0
 8001020:	619a      	str	r2, [r3, #24]
        p_ADSR->last_accumulator_value = 0u;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2200      	movs	r2, #0
 8001026:	61da      	str	r2, [r3, #28]
        p_ADSR->state = ADSR_STATE_TYPE_ATTACK;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        /* The ADSR is already in an attack phase, ignore the gate-on message. */
    }
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr

0800103a <ADSR_Gate_Off_Event>:

void ADSR_Gate_Off_Event(ADSR_t * p_ADSR)
{
 800103a:	b480      	push	{r7}
 800103c:	b083      	sub	sp, #12
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
    if (p_ADSR->state == ADSR_STATE_TYPE_ATTACK ||
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d007      	beq.n	800105a <ADSR_Gate_Off_Event+0x20>
    	p_ADSR->state == ADSR_STATE_TYPE_DECAY  ||
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	781b      	ldrb	r3, [r3, #0]
    if (p_ADSR->state == ADSR_STATE_TYPE_ATTACK ||
 800104e:	2b01      	cmp	r3, #1
 8001050:	d003      	beq.n	800105a <ADSR_Gate_Off_Event+0x20>
		p_ADSR->state == ADSR_STATE_TYPE_SUSTAIN)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	781b      	ldrb	r3, [r3, #0]
    	p_ADSR->state == ADSR_STATE_TYPE_DECAY  ||
 8001056:	2b02      	cmp	r3, #2
 8001058:	d10c      	bne.n	8001074 <ADSR_Gate_Off_Event+0x3a>
    {
        p_ADSR->value_when_gate_off_recieved = p_ADSR->current_value;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	695a      	ldr	r2, [r3, #20]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	625a      	str	r2, [r3, #36]	; 0x24
        p_ADSR->phase_accumulator = 0u;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]
        p_ADSR->last_accumulator_value = 0u;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2200      	movs	r2, #0
 800106c:	61da      	str	r2, [r3, #28]
        p_ADSR->state = ADSR_STATE_TYPE_RELEASE;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2203      	movs	r2, #3
 8001072:	701a      	strb	r2, [r3, #0]
        /*
        The ADSR is already in a release phase, or it is already at-rest,
        ignore the gate-off message.
        */
    }
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <Current_ADSR_State_Is_Tickable>:
--| PRIVATE HELPER FUNCTION DEFINITIONS
--|----------------------------------------------------------------------------|
*/

uint32_t Current_ADSR_State_Is_Tickable(ADSR_t * p_ADSR)
{
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
    const ADSR_state_t current_state = p_ADSR->state;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	73fb      	strb	r3, [r7, #15]

    return current_state == ADSR_STATE_TYPE_ATTACK ||
           current_state == ADSR_STATE_TYPE_DECAY  ||
 800108e:	7bfb      	ldrb	r3, [r7, #15]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d005      	beq.n	80010a0 <Current_ADSR_State_Is_Tickable+0x20>
    return current_state == ADSR_STATE_TYPE_ATTACK ||
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d002      	beq.n	80010a0 <Current_ADSR_State_Is_Tickable+0x20>
           current_state == ADSR_STATE_TYPE_DECAY  ||
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	2b03      	cmp	r3, #3
 800109e:	d101      	bne.n	80010a4 <Current_ADSR_State_Is_Tickable+0x24>
 80010a0:	2301      	movs	r3, #1
 80010a2:	e000      	b.n	80010a6 <Current_ADSR_State_Is_Tickable+0x26>
 80010a4:	2300      	movs	r3, #0
           current_state == ADSR_STATE_TYPE_RELEASE;
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3714      	adds	r7, #20
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr

080010b2 <Calculate_Tuning_Word_And_Increment_Accumulator>:

void Calculate_Tuning_Word_And_Increment_Accumulator(ADSR_t * p_ADSR)
{
 80010b2:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
    const uint32_t period_of_current_state_in_mSec = p_ADSR->input[p_ADSR->state];
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	4413      	add	r3, r2
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	61fb      	str	r3, [r7, #28]

    const uint32_t mSec_per_second = 1000u;
 80010ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ce:	61bb      	str	r3, [r7, #24]
    const uint64_t numerator = MAX_ACCUMULATOR_VALUE * mSec_per_second;
 80010d0:	69bb      	ldr	r3, [r7, #24]
 80010d2:	461d      	mov	r5, r3
 80010d4:	f04f 0600 	mov.w	r6, #0
 80010d8:	46ab      	mov	fp, r5
 80010da:	46b4      	mov	ip, r6
 80010dc:	f04f 0100 	mov.w	r1, #0
 80010e0:	f04f 0200 	mov.w	r2, #0
 80010e4:	ea4f 72cc 	mov.w	r2, ip, lsl #31
 80010e8:	ea42 025b 	orr.w	r2, r2, fp, lsr #1
 80010ec:	ea4f 71cb 	mov.w	r1, fp, lsl #31
 80010f0:	468b      	mov	fp, r1
 80010f2:	4694      	mov	ip, r2
 80010f4:	ebbb 0b05 	subs.w	fp, fp, r5
 80010f8:	eb6c 0c06 	sbc.w	ip, ip, r6
 80010fc:	eb1b 030b 	adds.w	r3, fp, fp
 8001100:	eb4c 040c 	adc.w	r4, ip, ip
 8001104:	469b      	mov	fp, r3
 8001106:	46a4      	mov	ip, r4
 8001108:	eb1b 0305 	adds.w	r3, fp, r5
 800110c:	eb4c 0406 	adc.w	r4, ip, r6
 8001110:	e9c7 3404 	strd	r3, r4, [r7, #16]

    const uint32_t tuning_word = (numerator) / (p_ADSR->sample_rate * period_of_current_state_in_mSec);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001118:	69fa      	ldr	r2, [r7, #28]
 800111a:	fb02 f303 	mul.w	r3, r2, r3
 800111e:	f04f 0400 	mov.w	r4, #0
 8001122:	461a      	mov	r2, r3
 8001124:	4623      	mov	r3, r4
 8001126:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800112a:	f7ff fcd9 	bl	8000ae0 <__aeabi_uldivmod>
 800112e:	4603      	mov	r3, r0
 8001130:	460c      	mov	r4, r1
 8001132:	60fb      	str	r3, [r7, #12]

    p_ADSR->phase_accumulator += tuning_word;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	699a      	ldr	r2, [r3, #24]
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	441a      	add	r2, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	619a      	str	r2, [r3, #24]
}
 8001140:	bf00      	nop
 8001142:	3720      	adds	r7, #32
 8001144:	46bd      	mov	sp, r7
 8001146:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}

0800114a <Handle_State_Transitions>:

void Handle_State_Transitions(ADSR_t * p_ADSR)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b084      	sub	sp, #16
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
    // If the last accumulator value is bigger than the current one, it means that the accumulator
    // has wrapped around past zero, this means that the current phase is complete.
    const uint32_t accumulator_has_rolled_over = p_ADSR->phase_accumulator < p_ADSR->last_accumulator_value;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	699a      	ldr	r2, [r3, #24]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	69db      	ldr	r3, [r3, #28]
 800115a:	429a      	cmp	r2, r3
 800115c:	bf34      	ite	cc
 800115e:	2301      	movcc	r3, #1
 8001160:	2300      	movcs	r3, #0
 8001162:	b2db      	uxtb	r3, r3
 8001164:	60fb      	str	r3, [r7, #12]

    if (accumulator_has_rolled_over)
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d008      	beq.n	800117e <Handle_State_Transitions+0x34>
    {
    	// reset the accumulator and move to the next phase
        p_ADSR->phase_accumulator = 0u;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2200      	movs	r2, #0
 8001170:	619a      	str	r2, [r3, #24]
        p_ADSR->last_accumulator_value = 0u;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	61da      	str	r2, [r3, #28]
        Advance_ADSR_State(p_ADSR);
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f000 f805 	bl	8001188 <Advance_ADSR_State>
    }
}
 800117e:	bf00      	nop
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
	...

08001188 <Advance_ADSR_State>:

void Advance_ADSR_State(ADSR_t * p_ADSR)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
    switch (p_ADSR->state)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b04      	cmp	r3, #4
 8001196:	d821      	bhi.n	80011dc <Advance_ADSR_State+0x54>
 8001198:	a201      	add	r2, pc, #4	; (adr r2, 80011a0 <Advance_ADSR_State+0x18>)
 800119a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800119e:	bf00      	nop
 80011a0:	080011bd 	.word	0x080011bd
 80011a4:	080011c5 	.word	0x080011c5
 80011a8:	080011cd 	.word	0x080011cd
 80011ac:	080011d5 	.word	0x080011d5
 80011b0:	080011b5 	.word	0x080011b5
    {
    case ADSR_STATE_TYPE_AT_REST:
        p_ADSR->state = ADSR_STATE_TYPE_ATTACK;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]
        break;
 80011ba:	e013      	b.n	80011e4 <Advance_ADSR_State+0x5c>

    case ADSR_STATE_TYPE_ATTACK:
        p_ADSR->state = ADSR_STATE_TYPE_DECAY;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2201      	movs	r2, #1
 80011c0:	701a      	strb	r2, [r3, #0]
        break;
 80011c2:	e00f      	b.n	80011e4 <Advance_ADSR_State+0x5c>

    case ADSR_STATE_TYPE_DECAY:
        p_ADSR->state = ADSR_STATE_TYPE_SUSTAIN;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2202      	movs	r2, #2
 80011c8:	701a      	strb	r2, [r3, #0]
        break;
 80011ca:	e00b      	b.n	80011e4 <Advance_ADSR_State+0x5c>

    case ADSR_STATE_TYPE_SUSTAIN:
        p_ADSR->state = ADSR_STATE_TYPE_RELEASE;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2203      	movs	r2, #3
 80011d0:	701a      	strb	r2, [r3, #0]
        break;
 80011d2:	e007      	b.n	80011e4 <Advance_ADSR_State+0x5c>

    case ADSR_STATE_TYPE_RELEASE:
        p_ADSR->state = ADSR_STATE_TYPE_AT_REST;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2204      	movs	r2, #4
 80011d8:	701a      	strb	r2, [r3, #0]
        break;
 80011da:	e003      	b.n	80011e4 <Advance_ADSR_State+0x5c>

    default:
        p_ADSR->state = ADSR_STATE_TYPE_AT_REST;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2204      	movs	r2, #4
 80011e0:	701a      	strb	r2, [r3, #0]
        break;
 80011e2:	bf00      	nop
    }
}
 80011e4:	bf00      	nop
 80011e6:	370c      	adds	r7, #12
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr

080011f0 <Calculate_Current_ADSR_Value>:

void Calculate_Current_ADSR_Value(ADSR_t * p_ADSR)
{
 80011f0:	b590      	push	{r4, r7, lr}
 80011f2:	b08f      	sub	sp, #60	; 0x3c
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
    between the two points in the LUT.
    */
    uint32_t y1;
    uint32_t y2;

    const uint32_t LUT_index = p_ADSR->phase_accumulator >> NUM_FRACTIONAL_BITS_IN_ACCUMULATOR;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	0e1b      	lsrs	r3, r3, #24
 80011fe:	61fb      	str	r3, [r7, #28]
    const uint32_t accumulator_fraction = p_ADSR->phase_accumulator & ACCUMULATOR_FRACTION_MASK;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8001208:	61bb      	str	r3, [r7, #24]

    switch (p_ADSR->state)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2b04      	cmp	r3, #4
 8001210:	f200 80a8 	bhi.w	8001364 <Calculate_Current_ADSR_Value+0x174>
 8001214:	a201      	add	r2, pc, #4	; (adr r2, 800121c <Calculate_Current_ADSR_Value+0x2c>)
 8001216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800121a:	bf00      	nop
 800121c:	08001231 	.word	0x08001231
 8001220:	08001279 	.word	0x08001279
 8001224:	080012cd 	.word	0x080012cd
 8001228:	080012f9 	.word	0x080012f9
 800122c:	0800133f 	.word	0x0800133f
    {
    case ADSR_STATE_TYPE_ATTACK:
        y1 = ADSR_ATTACK_TABLE[LUT_index];
 8001230:	4a67      	ldr	r2, [pc, #412]	; (80013d0 <Calculate_Current_ADSR_Value+0x1e0>)
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001238:	617b      	str	r3, [r7, #20]
        y2 = ADSR_ATTACK_TABLE[(LUT_index + 1u) % ADSR_LOOK_UP_TABLE_TABLE_SIZE];
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	3301      	adds	r3, #1
 800123e:	b2db      	uxtb	r3, r3
 8001240:	4a63      	ldr	r2, [pc, #396]	; (80013d0 <Calculate_Current_ADSR_Value+0x1e0>)
 8001242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001246:	613b      	str	r3, [r7, #16]

        coefficient = MAX_ADSR_VALUE - p_ADSR->value_when_gate_on_recieved;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a1b      	ldr	r3, [r3, #32]
 800124c:	43db      	mvns	r3, r3
 800124e:	f04f 0400 	mov.w	r4, #0
 8001252:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        sample      = Linear_Interpolation(y1, y2, accumulator_fraction);
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	6939      	ldr	r1, [r7, #16]
 800125a:	6978      	ldr	r0, [r7, #20]
 800125c:	f000 f8be 	bl	80013dc <Linear_Interpolation>
 8001260:	4603      	mov	r3, r0
 8001262:	f04f 0400 	mov.w	r4, #0
 8001266:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
        offset      = p_ADSR->value_when_gate_on_recieved;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6a1b      	ldr	r3, [r3, #32]
 800126e:	f04f 0400 	mov.w	r4, #0
 8001272:	e9c7 3408 	strd	r3, r4, [r7, #32]
        break;
 8001276:	e088      	b.n	800138a <Calculate_Current_ADSR_Value+0x19a>

    case ADSR_STATE_TYPE_DECAY:
        y1 = ADSR_DECAY_TABLE[LUT_index];
 8001278:	4a56      	ldr	r2, [pc, #344]	; (80013d4 <Calculate_Current_ADSR_Value+0x1e4>)
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001280:	617b      	str	r3, [r7, #20]
        y2 = ADSR_DECAY_TABLE[(LUT_index + 1u) % ADSR_LOOK_UP_TABLE_TABLE_SIZE];
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	3301      	adds	r3, #1
 8001286:	b2db      	uxtb	r3, r3
 8001288:	4a52      	ldr	r2, [pc, #328]	; (80013d4 <Calculate_Current_ADSR_Value+0x1e4>)
 800128a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800128e:	613b      	str	r3, [r7, #16]

        coefficient = MAX_ADSR_VALUE - (p_ADSR->input[ADSR_INPUT_TYPE_SUSTAIN_LEVEL_percent_x_10] * SUSTAIN_SCALER);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	4a50      	ldr	r2, [pc, #320]	; (80013d8 <Calculate_Current_ADSR_Value+0x1e8>)
 8001296:	fb02 f303 	mul.w	r3, r2, r3
 800129a:	43db      	mvns	r3, r3
 800129c:	f04f 0400 	mov.w	r4, #0
 80012a0:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        sample      = Linear_Interpolation(y1, y2, accumulator_fraction);
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	6939      	ldr	r1, [r7, #16]
 80012a8:	6978      	ldr	r0, [r7, #20]
 80012aa:	f000 f897 	bl	80013dc <Linear_Interpolation>
 80012ae:	4603      	mov	r3, r0
 80012b0:	f04f 0400 	mov.w	r4, #0
 80012b4:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
        offset      = p_ADSR->input[ADSR_INPUT_TYPE_SUSTAIN_LEVEL_percent_x_10] * SUSTAIN_SCALER;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	4a46      	ldr	r2, [pc, #280]	; (80013d8 <Calculate_Current_ADSR_Value+0x1e8>)
 80012be:	fb02 f303 	mul.w	r3, r2, r3
 80012c2:	f04f 0400 	mov.w	r4, #0
 80012c6:	e9c7 3408 	strd	r3, r4, [r7, #32]
        break;
 80012ca:	e05e      	b.n	800138a <Calculate_Current_ADSR_Value+0x19a>

    case ADSR_STATE_TYPE_SUSTAIN:
        coefficient = MAX_ADSR_VALUE;
 80012cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012d0:	f04f 0400 	mov.w	r4, #0
 80012d4:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        sample      = p_ADSR->input[ADSR_INPUT_TYPE_SUSTAIN_LEVEL_percent_x_10] * SUSTAIN_SCALER;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	4a3e      	ldr	r2, [pc, #248]	; (80013d8 <Calculate_Current_ADSR_Value+0x1e8>)
 80012de:	fb02 f303 	mul.w	r3, r2, r3
 80012e2:	f04f 0400 	mov.w	r4, #0
 80012e6:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
        offset      = 0u;
 80012ea:	f04f 0300 	mov.w	r3, #0
 80012ee:	f04f 0400 	mov.w	r4, #0
 80012f2:	e9c7 3408 	strd	r3, r4, [r7, #32]
        break;
 80012f6:	e048      	b.n	800138a <Calculate_Current_ADSR_Value+0x19a>

    case ADSR_STATE_TYPE_RELEASE:
        y1 = ADSR_DECAY_TABLE[LUT_index];
 80012f8:	4a36      	ldr	r2, [pc, #216]	; (80013d4 <Calculate_Current_ADSR_Value+0x1e4>)
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001300:	617b      	str	r3, [r7, #20]
        y2 = ADSR_DECAY_TABLE[(LUT_index + 1u) % ADSR_LOOK_UP_TABLE_TABLE_SIZE];
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	3301      	adds	r3, #1
 8001306:	b2db      	uxtb	r3, r3
 8001308:	4a32      	ldr	r2, [pc, #200]	; (80013d4 <Calculate_Current_ADSR_Value+0x1e4>)
 800130a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800130e:	613b      	str	r3, [r7, #16]

        coefficient = p_ADSR->value_when_gate_off_recieved;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001314:	f04f 0400 	mov.w	r4, #0
 8001318:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        sample      = Linear_Interpolation(y1, y2, accumulator_fraction);
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	6939      	ldr	r1, [r7, #16]
 8001320:	6978      	ldr	r0, [r7, #20]
 8001322:	f000 f85b 	bl	80013dc <Linear_Interpolation>
 8001326:	4603      	mov	r3, r0
 8001328:	f04f 0400 	mov.w	r4, #0
 800132c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
        offset      = 0u;
 8001330:	f04f 0300 	mov.w	r3, #0
 8001334:	f04f 0400 	mov.w	r4, #0
 8001338:	e9c7 3408 	strd	r3, r4, [r7, #32]
        break;
 800133c:	e025      	b.n	800138a <Calculate_Current_ADSR_Value+0x19a>

    case ADSR_STATE_TYPE_AT_REST:
        coefficient = 0u;
 800133e:	f04f 0300 	mov.w	r3, #0
 8001342:	f04f 0400 	mov.w	r4, #0
 8001346:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        sample      = 0u;
 800134a:	f04f 0300 	mov.w	r3, #0
 800134e:	f04f 0400 	mov.w	r4, #0
 8001352:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
        offset      = 0u;
 8001356:	f04f 0300 	mov.w	r3, #0
 800135a:	f04f 0400 	mov.w	r4, #0
 800135e:	e9c7 3408 	strd	r3, r4, [r7, #32]
        break;
 8001362:	e012      	b.n	800138a <Calculate_Current_ADSR_Value+0x19a>

    default:
        coefficient = 0u;
 8001364:	f04f 0300 	mov.w	r3, #0
 8001368:	f04f 0400 	mov.w	r4, #0
 800136c:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        sample      = 0u;
 8001370:	f04f 0300 	mov.w	r3, #0
 8001374:	f04f 0400 	mov.w	r4, #0
 8001378:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
        offset      = 0u;
 800137c:	f04f 0300 	mov.w	r3, #0
 8001380:	f04f 0400 	mov.w	r4, #0
 8001384:	e9c7 3408 	strd	r3, r4, [r7, #32]
        break;
 8001388:	bf00      	nop
    }

    const uint64_t scaled_sample = (coefficient * sample) / MAX_ADSR_VALUE;
 800138a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800138c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800138e:	fb02 f203 	mul.w	r2, r2, r3
 8001392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001394:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001396:	fb01 f303 	mul.w	r3, r1, r3
 800139a:	4413      	add	r3, r2
 800139c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800139e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80013a0:	fba1 0102 	umull	r0, r1, r1, r2
 80013a4:	440b      	add	r3, r1
 80013a6:	4619      	mov	r1, r3
 80013a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80013ac:	f04f 0300 	mov.w	r3, #0
 80013b0:	f7ff fb96 	bl	8000ae0 <__aeabi_uldivmod>
 80013b4:	4603      	mov	r3, r0
 80013b6:	460c      	mov	r4, r1
 80013b8:	e9c7 3402 	strd	r3, r4, [r7, #8]
    p_ADSR->current_value = scaled_sample + offset;
 80013bc:	68ba      	ldr	r2, [r7, #8]
 80013be:	6a3b      	ldr	r3, [r7, #32]
 80013c0:	441a      	add	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	615a      	str	r2, [r3, #20]
}
 80013c6:	bf00      	nop
 80013c8:	373c      	adds	r7, #60	; 0x3c
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd90      	pop	{r4, r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000120 	.word	0x20000120
 80013d4:	20000520 	.word	0x20000520
 80013d8:	00418937 	.word	0x00418937

080013dc <Linear_Interpolation>:

uint32_t Linear_Interpolation(uint32_t y1, uint32_t y2, uint32_t fraction)
{
 80013dc:	b480      	push	{r7}
 80013de:	b087      	sub	sp, #28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]
    const uint32_t delta_y = y2 - y1;
 80013e8:	68ba      	ldr	r2, [r7, #8]
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	617b      	str	r3, [r7, #20]

    const uint32_t fractional_part = (fraction * delta_y) >> NUM_FRACTIONAL_BITS_IN_ACCUMULATOR;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	0e1b      	lsrs	r3, r3, #24
 80013fa:	613b      	str	r3, [r7, #16]

    return y1 + fractional_part;
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	4413      	add	r3, r2
}
 8001402:	4618      	mov	r0, r3
 8001404:	371c      	adds	r7, #28
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <Poll_Discrete_Input>:
--| PUBLIC FUNCTION DEFINITIONS
--|----------------------------------------------------------------------------|
*/

void Poll_Discrete_Input(Discrete_Input_t * p_discrete)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b084      	sub	sp, #16
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
	// determine whether the discrete input is active-high or active-low
	const GPIO_PinState ACTIVE_LEVEL = p_discrete->polarity == DISCRETE_INPUT_POLARITY_ACTIVE_HIGH ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	79db      	ldrb	r3, [r3, #7]
 800141a:	2b00      	cmp	r3, #0
 800141c:	bf0c      	ite	eq
 800141e:	2301      	moveq	r3, #1
 8001420:	2300      	movne	r3, #0
 8001422:	b2db      	uxtb	r3, r3
 8001424:	73fb      	strb	r3, [r7, #15]

	// get the state of the pin
	const GPIO_PinState pin_state = HAL_GPIO_ReadPin(p_discrete->GPIO_port, p_discrete->GPIO_pin);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	889b      	ldrh	r3, [r3, #4]
 800142e:	4619      	mov	r1, r3
 8001430:	4610      	mov	r0, r2
 8001432:	f002 fab7 	bl	80039a4 <HAL_GPIO_ReadPin>
 8001436:	4603      	mov	r3, r0
 8001438:	73bb      	strb	r3, [r7, #14]

	// use the high and low counts for debouncing, and to detect long presses
	if (pin_state == ACTIVE_LEVEL)
 800143a:	7bba      	ldrb	r2, [r7, #14]
 800143c:	7bfb      	ldrb	r3, [r7, #15]
 800143e:	429a      	cmp	r2, r3
 8001440:	d108      	bne.n	8001454 <Poll_Discrete_Input+0x46>
	{
		p_discrete->high_count++;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	691b      	ldr	r3, [r3, #16]
 8001446:	1c5a      	adds	r2, r3, #1
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	611a      	str	r2, [r3, #16]
		p_discrete->low_count = 0;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2200      	movs	r2, #0
 8001450:	615a      	str	r2, [r3, #20]
 8001452:	e007      	b.n	8001464 <Poll_Discrete_Input+0x56>
	}
	else
	{
		p_discrete->low_count++;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	695b      	ldr	r3, [r3, #20]
 8001458:	1c5a      	adds	r2, r3, #1
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	615a      	str	r2, [r3, #20]
		p_discrete->high_count = 0;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	611a      	str	r2, [r3, #16]
	}

	if (p_discrete->high_count == p_discrete->debounce_count)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	691a      	ldr	r2, [r3, #16]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	429a      	cmp	r2, r3
 800146e:	d103      	bne.n	8001478 <Poll_Discrete_Input+0x6a>
	{
		p_discrete->state = DISCRETE_INPUT_STATE_RISING_EDGE;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2200      	movs	r2, #0
 8001474:	719a      	strb	r2, [r3, #6]
	}
	else
	{
		p_discrete->state = DISCRETE_INPUT_STATE_LOW;
	}
}
 8001476:	e034      	b.n	80014e2 <Poll_Discrete_Input+0xd4>
	else if (p_discrete->low_count == p_discrete->debounce_count)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	695a      	ldr	r2, [r3, #20]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	429a      	cmp	r2, r3
 8001482:	d103      	bne.n	800148c <Poll_Discrete_Input+0x7e>
		p_discrete->state = DISCRETE_INPUT_STATE_FALLING_EDGE;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2201      	movs	r2, #1
 8001488:	719a      	strb	r2, [r3, #6]
}
 800148a:	e02a      	b.n	80014e2 <Poll_Discrete_Input+0xd4>
	else if (p_discrete->high_count > p_discrete->long_press_count)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	691a      	ldr	r2, [r3, #16]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	429a      	cmp	r2, r3
 8001496:	d903      	bls.n	80014a0 <Poll_Discrete_Input+0x92>
		p_discrete->state = DISCRETE_INPUT_STATE_LONG_HIGH;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2205      	movs	r2, #5
 800149c:	719a      	strb	r2, [r3, #6]
}
 800149e:	e020      	b.n	80014e2 <Poll_Discrete_Input+0xd4>
	else if (p_discrete->low_count > p_discrete->long_press_count)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	695a      	ldr	r2, [r3, #20]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d903      	bls.n	80014b4 <Poll_Discrete_Input+0xa6>
		p_discrete->state = DISCRETE_INPUT_STATE_LONG_LOW;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2204      	movs	r2, #4
 80014b0:	719a      	strb	r2, [r3, #6]
}
 80014b2:	e016      	b.n	80014e2 <Poll_Discrete_Input+0xd4>
	else if (p_discrete->high_count > p_discrete->debounce_count)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	691a      	ldr	r2, [r3, #16]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d903      	bls.n	80014c8 <Poll_Discrete_Input+0xba>
		p_discrete->state = DISCRETE_INPUT_STATE_HIGH;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2203      	movs	r2, #3
 80014c4:	719a      	strb	r2, [r3, #6]
}
 80014c6:	e00c      	b.n	80014e2 <Poll_Discrete_Input+0xd4>
	else if (p_discrete->low_count > p_discrete->debounce_count)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	695a      	ldr	r2, [r3, #20]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d903      	bls.n	80014dc <Poll_Discrete_Input+0xce>
		p_discrete->state = DISCRETE_INPUT_STATE_LOW;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2202      	movs	r2, #2
 80014d8:	719a      	strb	r2, [r3, #6]
}
 80014da:	e002      	b.n	80014e2 <Poll_Discrete_Input+0xd4>
		p_discrete->state = DISCRETE_INPUT_STATE_LOW;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2202      	movs	r2, #2
 80014e0:	719a      	strb	r2, [r3, #6]
}
 80014e2:	bf00      	nop
 80014e4:	3710      	adds	r7, #16
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
	...

080014ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80014f2:	463b      	mov	r3, r7
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80014fe:	4b53      	ldr	r3, [pc, #332]	; (800164c <MX_ADC1_Init+0x160>)
 8001500:	4a53      	ldr	r2, [pc, #332]	; (8001650 <MX_ADC1_Init+0x164>)
 8001502:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001504:	4b51      	ldr	r3, [pc, #324]	; (800164c <MX_ADC1_Init+0x160>)
 8001506:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800150a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800150c:	4b4f      	ldr	r3, [pc, #316]	; (800164c <MX_ADC1_Init+0x160>)
 800150e:	2200      	movs	r2, #0
 8001510:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001512:	4b4e      	ldr	r3, [pc, #312]	; (800164c <MX_ADC1_Init+0x160>)
 8001514:	2201      	movs	r2, #1
 8001516:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001518:	4b4c      	ldr	r3, [pc, #304]	; (800164c <MX_ADC1_Init+0x160>)
 800151a:	2200      	movs	r2, #0
 800151c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800151e:	4b4b      	ldr	r3, [pc, #300]	; (800164c <MX_ADC1_Init+0x160>)
 8001520:	2200      	movs	r2, #0
 8001522:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001526:	4b49      	ldr	r3, [pc, #292]	; (800164c <MX_ADC1_Init+0x160>)
 8001528:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800152c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800152e:	4b47      	ldr	r3, [pc, #284]	; (800164c <MX_ADC1_Init+0x160>)
 8001530:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001534:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001536:	4b45      	ldr	r3, [pc, #276]	; (800164c <MX_ADC1_Init+0x160>)
 8001538:	2200      	movs	r2, #0
 800153a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 800153c:	4b43      	ldr	r3, [pc, #268]	; (800164c <MX_ADC1_Init+0x160>)
 800153e:	2208      	movs	r2, #8
 8001540:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001542:	4b42      	ldr	r3, [pc, #264]	; (800164c <MX_ADC1_Init+0x160>)
 8001544:	2201      	movs	r2, #1
 8001546:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800154a:	4b40      	ldr	r3, [pc, #256]	; (800164c <MX_ADC1_Init+0x160>)
 800154c:	2201      	movs	r2, #1
 800154e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001550:	483e      	ldr	r0, [pc, #248]	; (800164c <MX_ADC1_Init+0x160>)
 8001552:	f000 ff1f 	bl	8002394 <HAL_ADC_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800155c:	f000 fd38 	bl	8001fd0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001560:	2300      	movs	r3, #0
 8001562:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001564:	2301      	movs	r3, #1
 8001566:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001568:	2300      	movs	r3, #0
 800156a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800156c:	463b      	mov	r3, r7
 800156e:	4619      	mov	r1, r3
 8001570:	4836      	ldr	r0, [pc, #216]	; (800164c <MX_ADC1_Init+0x160>)
 8001572:	f001 f863 	bl	800263c <HAL_ADC_ConfigChannel>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800157c:	f000 fd28 	bl	8001fd0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001580:	2301      	movs	r3, #1
 8001582:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001584:	2302      	movs	r3, #2
 8001586:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001588:	463b      	mov	r3, r7
 800158a:	4619      	mov	r1, r3
 800158c:	482f      	ldr	r0, [pc, #188]	; (800164c <MX_ADC1_Init+0x160>)
 800158e:	f001 f855 	bl	800263c <HAL_ADC_ConfigChannel>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001598:	f000 fd1a 	bl	8001fd0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800159c:	2302      	movs	r3, #2
 800159e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80015a0:	2303      	movs	r3, #3
 80015a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015a4:	463b      	mov	r3, r7
 80015a6:	4619      	mov	r1, r3
 80015a8:	4828      	ldr	r0, [pc, #160]	; (800164c <MX_ADC1_Init+0x160>)
 80015aa:	f001 f847 	bl	800263c <HAL_ADC_ConfigChannel>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 80015b4:	f000 fd0c 	bl	8001fd0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80015b8:	2303      	movs	r3, #3
 80015ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80015bc:	2304      	movs	r3, #4
 80015be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c0:	463b      	mov	r3, r7
 80015c2:	4619      	mov	r1, r3
 80015c4:	4821      	ldr	r0, [pc, #132]	; (800164c <MX_ADC1_Init+0x160>)
 80015c6:	f001 f839 	bl	800263c <HAL_ADC_ConfigChannel>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 80015d0:	f000 fcfe 	bl	8001fd0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80015d4:	2306      	movs	r3, #6
 80015d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80015d8:	2305      	movs	r3, #5
 80015da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015dc:	463b      	mov	r3, r7
 80015de:	4619      	mov	r1, r3
 80015e0:	481a      	ldr	r0, [pc, #104]	; (800164c <MX_ADC1_Init+0x160>)
 80015e2:	f001 f82b 	bl	800263c <HAL_ADC_ConfigChannel>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 80015ec:	f000 fcf0 	bl	8001fd0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80015f0:	2307      	movs	r3, #7
 80015f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80015f4:	2306      	movs	r3, #6
 80015f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015f8:	463b      	mov	r3, r7
 80015fa:	4619      	mov	r1, r3
 80015fc:	4813      	ldr	r0, [pc, #76]	; (800164c <MX_ADC1_Init+0x160>)
 80015fe:	f001 f81d 	bl	800263c <HAL_ADC_ConfigChannel>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 8001608:	f000 fce2 	bl	8001fd0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800160c:	2308      	movs	r3, #8
 800160e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001610:	2307      	movs	r3, #7
 8001612:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001614:	463b      	mov	r3, r7
 8001616:	4619      	mov	r1, r3
 8001618:	480c      	ldr	r0, [pc, #48]	; (800164c <MX_ADC1_Init+0x160>)
 800161a:	f001 f80f 	bl	800263c <HAL_ADC_ConfigChannel>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_ADC1_Init+0x13c>
  {
    Error_Handler();
 8001624:	f000 fcd4 	bl	8001fd0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001628:	2309      	movs	r3, #9
 800162a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 800162c:	2308      	movs	r3, #8
 800162e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001630:	463b      	mov	r3, r7
 8001632:	4619      	mov	r1, r3
 8001634:	4805      	ldr	r0, [pc, #20]	; (800164c <MX_ADC1_Init+0x160>)
 8001636:	f001 f801 	bl	800263c <HAL_ADC_ConfigChannel>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_ADC1_Init+0x158>
  {
    Error_Handler();
 8001640:	f000 fcc6 	bl	8001fd0 <Error_Handler>
  }

}
 8001644:	bf00      	nop
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000920 	.word	0x20000920
 8001650:	40012000 	.word	0x40012000

08001654 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b08a      	sub	sp, #40	; 0x28
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
 800166a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a3c      	ldr	r2, [pc, #240]	; (8001764 <HAL_ADC_MspInit+0x110>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d171      	bne.n	800175a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	613b      	str	r3, [r7, #16]
 800167a:	4b3b      	ldr	r3, [pc, #236]	; (8001768 <HAL_ADC_MspInit+0x114>)
 800167c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800167e:	4a3a      	ldr	r2, [pc, #232]	; (8001768 <HAL_ADC_MspInit+0x114>)
 8001680:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001684:	6453      	str	r3, [r2, #68]	; 0x44
 8001686:	4b38      	ldr	r3, [pc, #224]	; (8001768 <HAL_ADC_MspInit+0x114>)
 8001688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]
 8001696:	4b34      	ldr	r3, [pc, #208]	; (8001768 <HAL_ADC_MspInit+0x114>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	4a33      	ldr	r2, [pc, #204]	; (8001768 <HAL_ADC_MspInit+0x114>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	6313      	str	r3, [r2, #48]	; 0x30
 80016a2:	4b31      	ldr	r3, [pc, #196]	; (8001768 <HAL_ADC_MspInit+0x114>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	4b2d      	ldr	r3, [pc, #180]	; (8001768 <HAL_ADC_MspInit+0x114>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b6:	4a2c      	ldr	r2, [pc, #176]	; (8001768 <HAL_ADC_MspInit+0x114>)
 80016b8:	f043 0302 	orr.w	r3, r3, #2
 80016bc:	6313      	str	r3, [r2, #48]	; 0x30
 80016be:	4b2a      	ldr	r3, [pc, #168]	; (8001768 <HAL_ADC_MspInit+0x114>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	f003 0302 	and.w	r3, r3, #2
 80016c6:	60bb      	str	r3, [r7, #8]
 80016c8:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = ATTACK_1_Pin|DECAY_1_Pin|SUSTAIN_1_Pin|RELEASE_1_Pin 
 80016ca:	23cf      	movs	r3, #207	; 0xcf
 80016cc:	617b      	str	r3, [r7, #20]
                          |ATTACK_2_Pin|DECAY_2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ce:	2303      	movs	r3, #3
 80016d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d6:	f107 0314 	add.w	r3, r7, #20
 80016da:	4619      	mov	r1, r3
 80016dc:	4823      	ldr	r0, [pc, #140]	; (800176c <HAL_ADC_MspInit+0x118>)
 80016de:	f001 ffc7 	bl	8003670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SUSTAIN_2_Pin|RELEASE_2_Pin;
 80016e2:	2303      	movs	r3, #3
 80016e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016e6:	2303      	movs	r3, #3
 80016e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	4619      	mov	r1, r3
 80016f4:	481e      	ldr	r0, [pc, #120]	; (8001770 <HAL_ADC_MspInit+0x11c>)
 80016f6:	f001 ffbb 	bl	8003670 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80016fa:	4b1e      	ldr	r3, [pc, #120]	; (8001774 <HAL_ADC_MspInit+0x120>)
 80016fc:	4a1e      	ldr	r2, [pc, #120]	; (8001778 <HAL_ADC_MspInit+0x124>)
 80016fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001700:	4b1c      	ldr	r3, [pc, #112]	; (8001774 <HAL_ADC_MspInit+0x120>)
 8001702:	2200      	movs	r2, #0
 8001704:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001706:	4b1b      	ldr	r3, [pc, #108]	; (8001774 <HAL_ADC_MspInit+0x120>)
 8001708:	2200      	movs	r2, #0
 800170a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800170c:	4b19      	ldr	r3, [pc, #100]	; (8001774 <HAL_ADC_MspInit+0x120>)
 800170e:	2200      	movs	r2, #0
 8001710:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001712:	4b18      	ldr	r3, [pc, #96]	; (8001774 <HAL_ADC_MspInit+0x120>)
 8001714:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001718:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800171a:	4b16      	ldr	r3, [pc, #88]	; (8001774 <HAL_ADC_MspInit+0x120>)
 800171c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001720:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001722:	4b14      	ldr	r3, [pc, #80]	; (8001774 <HAL_ADC_MspInit+0x120>)
 8001724:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001728:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800172a:	4b12      	ldr	r3, [pc, #72]	; (8001774 <HAL_ADC_MspInit+0x120>)
 800172c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001730:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001732:	4b10      	ldr	r3, [pc, #64]	; (8001774 <HAL_ADC_MspInit+0x120>)
 8001734:	2200      	movs	r2, #0
 8001736:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001738:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <HAL_ADC_MspInit+0x120>)
 800173a:	2200      	movs	r2, #0
 800173c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800173e:	480d      	ldr	r0, [pc, #52]	; (8001774 <HAL_ADC_MspInit+0x120>)
 8001740:	f001 fc28 	bl	8002f94 <HAL_DMA_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800174a:	f000 fc41 	bl	8001fd0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4a08      	ldr	r2, [pc, #32]	; (8001774 <HAL_ADC_MspInit+0x120>)
 8001752:	639a      	str	r2, [r3, #56]	; 0x38
 8001754:	4a07      	ldr	r2, [pc, #28]	; (8001774 <HAL_ADC_MspInit+0x120>)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800175a:	bf00      	nop
 800175c:	3728      	adds	r7, #40	; 0x28
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40012000 	.word	0x40012000
 8001768:	40023800 	.word	0x40023800
 800176c:	40020000 	.word	0x40020000
 8001770:	40020400 	.word	0x40020400
 8001774:	20000968 	.word	0x20000968
 8001778:	40026410 	.word	0x40026410

0800177c <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8001782:	463b      	mov	r3, r7
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]

  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 800178a:	4b14      	ldr	r3, [pc, #80]	; (80017dc <MX_DAC_Init+0x60>)
 800178c:	4a14      	ldr	r2, [pc, #80]	; (80017e0 <MX_DAC_Init+0x64>)
 800178e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001790:	4812      	ldr	r0, [pc, #72]	; (80017dc <MX_DAC_Init+0x60>)
 8001792:	f001 fb04 	bl	8002d9e <HAL_DAC_Init>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800179c:	f000 fc18 	bl	8001fd0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80017a0:	2300      	movs	r3, #0
 80017a2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80017a4:	2300      	movs	r3, #0
 80017a6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80017a8:	463b      	mov	r3, r7
 80017aa:	2200      	movs	r2, #0
 80017ac:	4619      	mov	r1, r3
 80017ae:	480b      	ldr	r0, [pc, #44]	; (80017dc <MX_DAC_Init+0x60>)
 80017b0:	f001 fb7d 	bl	8002eae <HAL_DAC_ConfigChannel>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80017ba:	f000 fc09 	bl	8001fd0 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80017be:	463b      	mov	r3, r7
 80017c0:	2210      	movs	r2, #16
 80017c2:	4619      	mov	r1, r3
 80017c4:	4805      	ldr	r0, [pc, #20]	; (80017dc <MX_DAC_Init+0x60>)
 80017c6:	f001 fb72 	bl	8002eae <HAL_DAC_ConfigChannel>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80017d0:	f000 fbfe 	bl	8001fd0 <Error_Handler>
  }

}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	200009c8 	.word	0x200009c8
 80017e0:	40007400 	.word	0x40007400

080017e4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08a      	sub	sp, #40	; 0x28
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ec:	f107 0314 	add.w	r3, r7, #20
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a17      	ldr	r2, [pc, #92]	; (8001860 <HAL_DAC_MspInit+0x7c>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d127      	bne.n	8001856 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	613b      	str	r3, [r7, #16]
 800180a:	4b16      	ldr	r3, [pc, #88]	; (8001864 <HAL_DAC_MspInit+0x80>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	4a15      	ldr	r2, [pc, #84]	; (8001864 <HAL_DAC_MspInit+0x80>)
 8001810:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001814:	6413      	str	r3, [r2, #64]	; 0x40
 8001816:	4b13      	ldr	r3, [pc, #76]	; (8001864 <HAL_DAC_MspInit+0x80>)
 8001818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	4b0f      	ldr	r3, [pc, #60]	; (8001864 <HAL_DAC_MspInit+0x80>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	4a0e      	ldr	r2, [pc, #56]	; (8001864 <HAL_DAC_MspInit+0x80>)
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	6313      	str	r3, [r2, #48]	; 0x30
 8001832:	4b0c      	ldr	r3, [pc, #48]	; (8001864 <HAL_DAC_MspInit+0x80>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2 
    */
    GPIO_InitStruct.Pin = RAW_ADSR_1_Pin|RAW_ADSR_2_Pin;
 800183e:	2330      	movs	r3, #48	; 0x30
 8001840:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001842:	2303      	movs	r3, #3
 8001844:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184a:	f107 0314 	add.w	r3, r7, #20
 800184e:	4619      	mov	r1, r3
 8001850:	4805      	ldr	r0, [pc, #20]	; (8001868 <HAL_DAC_MspInit+0x84>)
 8001852:	f001 ff0d 	bl	8003670 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8001856:	bf00      	nop
 8001858:	3728      	adds	r7, #40	; 0x28
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40007400 	.word	0x40007400
 8001864:	40023800 	.word	0x40023800
 8001868:	40020000 	.word	0x40020000

0800186c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	607b      	str	r3, [r7, #4]
 8001876:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <MX_DMA_Init+0x3c>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	4a0b      	ldr	r2, [pc, #44]	; (80018a8 <MX_DMA_Init+0x3c>)
 800187c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001880:	6313      	str	r3, [r2, #48]	; 0x30
 8001882:	4b09      	ldr	r3, [pc, #36]	; (80018a8 <MX_DMA_Init+0x3c>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	2100      	movs	r1, #0
 8001892:	2038      	movs	r0, #56	; 0x38
 8001894:	f001 fa4d 	bl	8002d32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001898:	2038      	movs	r0, #56	; 0x38
 800189a:	f001 fa66 	bl	8002d6a <HAL_NVIC_EnableIRQ>

}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40023800 	.word	0x40023800

080018ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08a      	sub	sp, #40	; 0x28
 80018b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b2:	f107 0314 	add.w	r3, r7, #20
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	605a      	str	r2, [r3, #4]
 80018bc:	609a      	str	r2, [r3, #8]
 80018be:	60da      	str	r2, [r3, #12]
 80018c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	613b      	str	r3, [r7, #16]
 80018c6:	4b39      	ldr	r3, [pc, #228]	; (80019ac <MX_GPIO_Init+0x100>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	4a38      	ldr	r2, [pc, #224]	; (80019ac <MX_GPIO_Init+0x100>)
 80018cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018d0:	6313      	str	r3, [r2, #48]	; 0x30
 80018d2:	4b36      	ldr	r3, [pc, #216]	; (80019ac <MX_GPIO_Init+0x100>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018da:	613b      	str	r3, [r7, #16]
 80018dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	4b32      	ldr	r3, [pc, #200]	; (80019ac <MX_GPIO_Init+0x100>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	4a31      	ldr	r2, [pc, #196]	; (80019ac <MX_GPIO_Init+0x100>)
 80018e8:	f043 0304 	orr.w	r3, r3, #4
 80018ec:	6313      	str	r3, [r2, #48]	; 0x30
 80018ee:	4b2f      	ldr	r3, [pc, #188]	; (80019ac <MX_GPIO_Init+0x100>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	f003 0304 	and.w	r3, r3, #4
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	4b2b      	ldr	r3, [pc, #172]	; (80019ac <MX_GPIO_Init+0x100>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	4a2a      	ldr	r2, [pc, #168]	; (80019ac <MX_GPIO_Init+0x100>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6313      	str	r3, [r2, #48]	; 0x30
 800190a:	4b28      	ldr	r3, [pc, #160]	; (80019ac <MX_GPIO_Init+0x100>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	607b      	str	r3, [r7, #4]
 800191a:	4b24      	ldr	r3, [pc, #144]	; (80019ac <MX_GPIO_Init+0x100>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	4a23      	ldr	r2, [pc, #140]	; (80019ac <MX_GPIO_Init+0x100>)
 8001920:	f043 0302 	orr.w	r3, r3, #2
 8001924:	6313      	str	r3, [r2, #48]	; 0x30
 8001926:	4b21      	ldr	r3, [pc, #132]	; (80019ac <MX_GPIO_Init+0x100>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DEBUG_PIN_1_Pin|DEBUG_PIN_2_Pin, GPIO_PIN_RESET);
 8001932:	2200      	movs	r2, #0
 8001934:	2103      	movs	r1, #3
 8001936:	481e      	ldr	r0, [pc, #120]	; (80019b0 <MX_GPIO_Init+0x104>)
 8001938:	f002 f84c 	bl	80039d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = DEBUG_PIN_1_Pin|DEBUG_PIN_2_Pin;
 800193c:	2303      	movs	r3, #3
 800193e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001940:	2301      	movs	r3, #1
 8001942:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001948:	2300      	movs	r3, #0
 800194a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800194c:	f107 0314 	add.w	r3, r7, #20
 8001950:	4619      	mov	r1, r3
 8001952:	4817      	ldr	r0, [pc, #92]	; (80019b0 <MX_GPIO_Init+0x104>)
 8001954:	f001 fe8c 	bl	8003670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = TRIGGER_1_Pin|TRIGGER_2_Pin;
 8001958:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800195c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800195e:	2300      	movs	r3, #0
 8001960:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001962:	2301      	movs	r3, #1
 8001964:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001966:	f107 0314 	add.w	r3, r7, #20
 800196a:	4619      	mov	r1, r3
 800196c:	4811      	ldr	r0, [pc, #68]	; (80019b4 <MX_GPIO_Init+0x108>)
 800196e:	f001 fe7f 	bl	8003670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = RANGE_1_Pin|RANGE_2_Pin;
 8001972:	23c0      	movs	r3, #192	; 0xc0
 8001974:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001976:	2300      	movs	r3, #0
 8001978:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800197a:	2301      	movs	r3, #1
 800197c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800197e:	f107 0314 	add.w	r3, r7, #20
 8001982:	4619      	mov	r1, r3
 8001984:	480a      	ldr	r0, [pc, #40]	; (80019b0 <MX_GPIO_Init+0x104>)
 8001986:	f001 fe73 	bl	8003670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = GATE_1_Pin|GATE_2_Pin;
 800198a:	23c0      	movs	r3, #192	; 0xc0
 800198c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800198e:	2300      	movs	r3, #0
 8001990:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001996:	f107 0314 	add.w	r3, r7, #20
 800199a:	4619      	mov	r1, r3
 800199c:	4805      	ldr	r0, [pc, #20]	; (80019b4 <MX_GPIO_Init+0x108>)
 800199e:	f001 fe67 	bl	8003670 <HAL_GPIO_Init>

}
 80019a2:	bf00      	nop
 80019a4:	3728      	adds	r7, #40	; 0x28
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40023800 	.word	0x40023800
 80019b0:	40020800 	.word	0x40020800
 80019b4:	40020400 	.word	0x40020400

080019b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019be:	f000 fc77 	bl	80022b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019c2:	f000 f843 	bl	8001a4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019c6:	f7ff ff71 	bl	80018ac <MX_GPIO_Init>
  MX_DMA_Init();
 80019ca:	f7ff ff4f 	bl	800186c <MX_DMA_Init>
  MX_ADC1_Init();
 80019ce:	f7ff fd8d 	bl	80014ec <MX_ADC1_Init>
  MX_DAC_Init();
 80019d2:	f7ff fed3 	bl	800177c <MX_DAC_Init>
  MX_TIM7_Init();
 80019d6:	f000 fbd1 	bl	800217c <MX_TIM7_Init>
  MX_TIM2_Init();
 80019da:	f000 fb83 	bl	80020e4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // fill the adsr look up tables
  ADSR_Initialize_Look_Up_Tables();
 80019de:	f7ff f9ff 	bl	8000de0 <ADSR_Initialize_Look_Up_Tables>

  // initialize the adsrs with the default parameters and the defined sample rate
  for (int i = 0; i < NUM_ADSRs; ++i)
 80019e2:	2300      	movs	r3, #0
 80019e4:	607b      	str	r3, [r7, #4]
 80019e6:	e00d      	b.n	8001a04 <main+0x4c>
  {
	  Initialize_ADSR(&adsr[i], ADSR_SAMPLE_RATE_Hz);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	222c      	movs	r2, #44	; 0x2c
 80019ec:	fb02 f303 	mul.w	r3, r2, r3
 80019f0:	4a10      	ldr	r2, [pc, #64]	; (8001a34 <main+0x7c>)
 80019f2:	4413      	add	r3, r2
 80019f4:	f242 7110 	movw	r1, #10000	; 0x2710
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff fab9 	bl	8000f70 <Initialize_ADSR>
  for (int i = 0; i < NUM_ADSRs; ++i)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	3301      	adds	r3, #1
 8001a02:	607b      	str	r3, [r7, #4]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	ddee      	ble.n	80019e8 <main+0x30>
  }

  // start both channels of the built-in DAC
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	480a      	ldr	r0, [pc, #40]	; (8001a38 <main+0x80>)
 8001a0e:	f001 f9e8 	bl	8002de2 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 8001a12:	2110      	movs	r1, #16
 8001a14:	4808      	ldr	r0, [pc, #32]	; (8001a38 <main+0x80>)
 8001a16:	f001 f9e4 	bl	8002de2 <HAL_DAC_Start>

  // start the sample-rate interrupt timer
  HAL_TIM_Base_Start_IT(&htim7);
 8001a1a:	4808      	ldr	r0, [pc, #32]	; (8001a3c <main+0x84>)
 8001a1c:	f002 fc6f 	bl	80042fe <HAL_TIM_Base_Start_IT>

  // start the ADC DMA timer and start the ADC in DMA mode
  HAL_TIM_Base_Start(&htim2);
 8001a20:	4807      	ldr	r0, [pc, #28]	; (8001a40 <main+0x88>)
 8001a22:	f002 fc48 	bl	80042b6 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, raw_potentiometer_reading, (NUM_ADSR_INPUT_TYPES * NUM_ADSRs));
 8001a26:	2208      	movs	r2, #8
 8001a28:	4906      	ldr	r1, [pc, #24]	; (8001a44 <main+0x8c>)
 8001a2a:	4807      	ldr	r0, [pc, #28]	; (8001a48 <main+0x90>)
 8001a2c:	f000 fcf6 	bl	800241c <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a30:	e7fe      	b.n	8001a30 <main+0x78>
 8001a32:	bf00      	nop
 8001a34:	20000a20 	.word	0x20000a20
 8001a38:	200009c8 	.word	0x200009c8
 8001a3c:	20000ab8 	.word	0x20000ab8
 8001a40:	20000a78 	.word	0x20000a78
 8001a44:	200009e0 	.word	0x200009e0
 8001a48:	20000920 	.word	0x20000920

08001a4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b094      	sub	sp, #80	; 0x50
 8001a50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a52:	f107 0320 	add.w	r3, r7, #32
 8001a56:	2230      	movs	r2, #48	; 0x30
 8001a58:	2100      	movs	r1, #0
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f003 f84e 	bl	8004afc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a60:	f107 030c 	add.w	r3, r7, #12
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	605a      	str	r2, [r3, #4]
 8001a6a:	609a      	str	r2, [r3, #8]
 8001a6c:	60da      	str	r2, [r3, #12]
 8001a6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a70:	2300      	movs	r3, #0
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	4b28      	ldr	r3, [pc, #160]	; (8001b18 <SystemClock_Config+0xcc>)
 8001a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a78:	4a27      	ldr	r2, [pc, #156]	; (8001b18 <SystemClock_Config+0xcc>)
 8001a7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a7e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a80:	4b25      	ldr	r3, [pc, #148]	; (8001b18 <SystemClock_Config+0xcc>)
 8001a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	607b      	str	r3, [r7, #4]
 8001a90:	4b22      	ldr	r3, [pc, #136]	; (8001b1c <SystemClock_Config+0xd0>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a21      	ldr	r2, [pc, #132]	; (8001b1c <SystemClock_Config+0xd0>)
 8001a96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a9a:	6013      	str	r3, [r2, #0]
 8001a9c:	4b1f      	ldr	r3, [pc, #124]	; (8001b1c <SystemClock_Config+0xd0>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aa4:	607b      	str	r3, [r7, #4]
 8001aa6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001aac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ab0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ab6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001aba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001abc:	2308      	movs	r3, #8
 8001abe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001ac0:	23a8      	movs	r3, #168	; 0xa8
 8001ac2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ac8:	2304      	movs	r3, #4
 8001aca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001acc:	f107 0320 	add.w	r3, r7, #32
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f001 ff99 	bl	8003a08 <HAL_RCC_OscConfig>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001adc:	f000 fa78 	bl	8001fd0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ae0:	230f      	movs	r3, #15
 8001ae2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001aec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001af0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001af2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001af6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001af8:	f107 030c 	add.w	r3, r7, #12
 8001afc:	2105      	movs	r1, #5
 8001afe:	4618      	mov	r0, r3
 8001b00:	f002 f9f2 	bl	8003ee8 <HAL_RCC_ClockConfig>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b0a:	f000 fa61 	bl	8001fd0 <Error_Handler>
  }
}
 8001b0e:	bf00      	nop
 8001b10:	3750      	adds	r7, #80	; 0x50
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40023800 	.word	0x40023800
 8001b1c:	40007000 	.word	0x40007000

08001b20 <HAL_TIM_PeriodElapsedCallback>:
 * This interrupt must be configured to fire at the ADSR
 * sample rate. Each interrupt we tick the ADSRs, poll the
 * gate/trigger inputs, and update the DACs.
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_TogglePin(DEBUG_PIN_1_GPIO_Port, DEBUG_PIN_1_GPIO_Port);
	HAL_GPIO_WritePin(DEBUG_PIN_1_GPIO_Port, DEBUG_PIN_1_Pin, GPIO_PIN_SET);
 8001b28:	2201      	movs	r2, #1
 8001b2a:	2101      	movs	r1, #1
 8001b2c:	4808      	ldr	r0, [pc, #32]	; (8001b50 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001b2e:	f001 ff51 	bl	80039d4 <HAL_GPIO_WritePin>
	poll_gate_and_trigger_inputs();
 8001b32:	f000 f841 	bl	8001bb8 <poll_gate_and_trigger_inputs>
	tick_ADSRs();
 8001b36:	f000 f823 	bl	8001b80 <tick_ADSRs>
	update_DACs();
 8001b3a:	f000 fa31 	bl	8001fa0 <update_DACs>
	HAL_GPIO_WritePin(DEBUG_PIN_1_GPIO_Port, DEBUG_PIN_1_Pin, GPIO_PIN_RESET);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2101      	movs	r1, #1
 8001b42:	4803      	ldr	r0, [pc, #12]	; (8001b50 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001b44:	f001 ff46 	bl	80039d4 <HAL_GPIO_WritePin>
}
 8001b48:	bf00      	nop
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40020800 	.word	0x40020800

08001b54 <HAL_SYSTICK_Callback>:
/*
 * The systick interrupt handles the things that don't need to be updated at
 * the full ADSR sample rate. This is called at a frequency of 1kHz.
 */
void HAL_SYSTICK_Callback(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DEBUG_PIN_2_GPIO_Port, DEBUG_PIN_2_Pin, GPIO_PIN_SET);
 8001b58:	2201      	movs	r2, #1
 8001b5a:	2102      	movs	r1, #2
 8001b5c:	4807      	ldr	r0, [pc, #28]	; (8001b7c <HAL_SYSTICK_Callback+0x28>)
 8001b5e:	f001 ff39 	bl	80039d4 <HAL_GPIO_WritePin>
	poll_range_switches();
 8001b62:	f000 f88f 	bl	8001c84 <poll_range_switches>
	scale_potentiometer_readings();
 8001b66:	f000 f8c3 	bl	8001cf0 <scale_potentiometer_readings>
	update_ADSR_inputs();
 8001b6a:	f000 f9eb 	bl	8001f44 <update_ADSR_inputs>
	HAL_GPIO_WritePin(DEBUG_PIN_2_GPIO_Port, DEBUG_PIN_2_Pin, GPIO_PIN_RESET);
 8001b6e:	2200      	movs	r2, #0
 8001b70:	2102      	movs	r1, #2
 8001b72:	4802      	ldr	r0, [pc, #8]	; (8001b7c <HAL_SYSTICK_Callback+0x28>)
 8001b74:	f001 ff2e 	bl	80039d4 <HAL_GPIO_WritePin>
//		debug_gate ^= 1;
//		HAL_GPIO_TogglePin(DEBUG_PIN_1_GPIO_Port, DEBUG_PIN_1_Pin);
//		HAL_GPIO_TogglePin(DEBUG_PIN_2_GPIO_Port, DEBUG_PIN_2_Pin);
//	}
//	debug_counter++;
}
 8001b78:	bf00      	nop
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40020800 	.word	0x40020800

08001b80 <tick_ADSRs>:

void tick_ADSRs(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_ADSRs; ++i)
 8001b86:	2300      	movs	r3, #0
 8001b88:	607b      	str	r3, [r7, #4]
 8001b8a:	e00b      	b.n	8001ba4 <tick_ADSRs+0x24>
	{
		ADSR_Tick(&adsr[i]);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	222c      	movs	r2, #44	; 0x2c
 8001b90:	fb02 f303 	mul.w	r3, r2, r3
 8001b94:	4a07      	ldr	r2, [pc, #28]	; (8001bb4 <tick_ADSRs+0x34>)
 8001b96:	4413      	add	r3, r2
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff fa18 	bl	8000fce <ADSR_Tick>
	for (int i = 0; i < NUM_ADSRs; ++i)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	ddf0      	ble.n	8001b8c <tick_ADSRs+0xc>
	}
}
 8001baa:	bf00      	nop
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000a20 	.word	0x20000a20

08001bb8 <poll_gate_and_trigger_inputs>:

void poll_gate_and_trigger_inputs(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
	// poll each trigger and gate input
	for (int i = 0; i < NUM_ADSRs; ++i)
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]
 8001bc2:	e052      	b.n	8001c6a <poll_gate_and_trigger_inputs+0xb2>
	{
		Poll_Discrete_Input(&gate_input[i]);
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	4413      	add	r3, r2
 8001bcc:	00db      	lsls	r3, r3, #3
 8001bce:	4a2a      	ldr	r2, [pc, #168]	; (8001c78 <poll_gate_and_trigger_inputs+0xc0>)
 8001bd0:	4413      	add	r3, r2
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff fc1b 	bl	800140e <Poll_Discrete_Input>
		Poll_Discrete_Input(&trigger_input[i]);
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	4413      	add	r3, r2
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	4a26      	ldr	r2, [pc, #152]	; (8001c7c <poll_gate_and_trigger_inputs+0xc4>)
 8001be4:	4413      	add	r3, r2
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fc11 	bl	800140e <Poll_Discrete_Input>

		// start an attack phase on rising gates or rising triggers
		if (gate_input[i].state == DISCRETE_INPUT_STATE_RISING_EDGE)
 8001bec:	4922      	ldr	r1, [pc, #136]	; (8001c78 <poll_gate_and_trigger_inputs+0xc0>)
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	4413      	add	r3, r2
 8001bf6:	00db      	lsls	r3, r3, #3
 8001bf8:	440b      	add	r3, r1
 8001bfa:	3306      	adds	r3, #6
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d108      	bne.n	8001c14 <poll_gate_and_trigger_inputs+0x5c>
		{
			ADSR_Gate_On_Event(&adsr[i]);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	222c      	movs	r2, #44	; 0x2c
 8001c06:	fb02 f303 	mul.w	r3, r2, r3
 8001c0a:	4a1d      	ldr	r2, [pc, #116]	; (8001c80 <poll_gate_and_trigger_inputs+0xc8>)
 8001c0c:	4413      	add	r3, r2
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff f9f8 	bl	8001004 <ADSR_Gate_On_Event>
		}

		if (trigger_input[i].state == DISCRETE_INPUT_STATE_RISING_EDGE)
 8001c14:	4919      	ldr	r1, [pc, #100]	; (8001c7c <poll_gate_and_trigger_inputs+0xc4>)
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	4413      	add	r3, r2
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	440b      	add	r3, r1
 8001c22:	3306      	adds	r3, #6
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d108      	bne.n	8001c3c <poll_gate_and_trigger_inputs+0x84>
		{
			ADSR_Gate_On_Event(&adsr[i]);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	222c      	movs	r2, #44	; 0x2c
 8001c2e:	fb02 f303 	mul.w	r3, r2, r3
 8001c32:	4a13      	ldr	r2, [pc, #76]	; (8001c80 <poll_gate_and_trigger_inputs+0xc8>)
 8001c34:	4413      	add	r3, r2
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff f9e4 	bl	8001004 <ADSR_Gate_On_Event>
		}

		// start a release phase on falling gates
		if (gate_input[i].state == DISCRETE_INPUT_STATE_FALLING_EDGE)
 8001c3c:	490e      	ldr	r1, [pc, #56]	; (8001c78 <poll_gate_and_trigger_inputs+0xc0>)
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	4613      	mov	r3, r2
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	4413      	add	r3, r2
 8001c46:	00db      	lsls	r3, r3, #3
 8001c48:	440b      	add	r3, r1
 8001c4a:	3306      	adds	r3, #6
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d108      	bne.n	8001c64 <poll_gate_and_trigger_inputs+0xac>
		{
			ADSR_Gate_Off_Event(&adsr[i]);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	222c      	movs	r2, #44	; 0x2c
 8001c56:	fb02 f303 	mul.w	r3, r2, r3
 8001c5a:	4a09      	ldr	r2, [pc, #36]	; (8001c80 <poll_gate_and_trigger_inputs+0xc8>)
 8001c5c:	4413      	add	r3, r2
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff f9eb 	bl	800103a <ADSR_Gate_Off_Event>
	for (int i = 0; i < NUM_ADSRs; ++i)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3301      	adds	r3, #1
 8001c68:	607b      	str	r3, [r7, #4]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	dda9      	ble.n	8001bc4 <poll_gate_and_trigger_inputs+0xc>
		}
	}
}
 8001c70:	bf00      	nop
 8001c72:	3708      	adds	r7, #8
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20000000 	.word	0x20000000
 8001c7c:	20000030 	.word	0x20000030
 8001c80:	20000a20 	.word	0x20000a20

08001c84 <poll_range_switches>:

void poll_range_switches(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_ADSRs; ++i)
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	607b      	str	r3, [r7, #4]
 8001c8e:	e022      	b.n	8001cd6 <poll_range_switches+0x52>
	{
		Poll_Discrete_Input(&range_switch[i]);
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	4613      	mov	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	4413      	add	r3, r2
 8001c98:	00db      	lsls	r3, r3, #3
 8001c9a:	4a12      	ldr	r2, [pc, #72]	; (8001ce4 <poll_range_switches+0x60>)
 8001c9c:	4413      	add	r3, r2
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7ff fbb5 	bl	800140e <Poll_Discrete_Input>

		if (range_switch[i].state == DISCRETE_INPUT_STATE_HIGH)
 8001ca4:	490f      	ldr	r1, [pc, #60]	; (8001ce4 <poll_range_switches+0x60>)
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	4413      	add	r3, r2
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	440b      	add	r3, r1
 8001cb2:	3306      	adds	r3, #6
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2b03      	cmp	r3, #3
 8001cb8:	d105      	bne.n	8001cc6 <poll_range_switches+0x42>
		{
			adsr_range[i] = ADSR_RANGE_LONG;
 8001cba:	4a0b      	ldr	r2, [pc, #44]	; (8001ce8 <poll_range_switches+0x64>)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	701a      	strb	r2, [r3, #0]
 8001cc4:	e004      	b.n	8001cd0 <poll_range_switches+0x4c>
		}
		else
		{
			adsr_range[i] = ADSR_RANGE_SHORT;
 8001cc6:	4a08      	ldr	r2, [pc, #32]	; (8001ce8 <poll_range_switches+0x64>)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4413      	add	r3, r2
 8001ccc:	2200      	movs	r2, #0
 8001cce:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NUM_ADSRs; ++i)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	607b      	str	r3, [r7, #4]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	ddd9      	ble.n	8001c90 <poll_range_switches+0xc>
		}
	}
}
 8001cdc:	bf00      	nop
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000060 	.word	0x20000060
 8001ce8:	200009dc 	.word	0x200009dc
 8001cec:	00000000 	.word	0x00000000

08001cf0 <scale_potentiometer_readings>:

void scale_potentiometer_readings(void)
{
 8001cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cf2:	b089      	sub	sp, #36	; 0x24
 8001cf4:	af00      	add	r7, sp, #0
	to shift the range up so that it covers longer times.

	The sustain values are simply linearly scaled up from 12 bits to 32 bits.
	*/

	const double desired_max_value = 5000.0;
 8001cf6:	a48f      	add	r4, pc, #572	; (adr r4, 8001f34 <scale_potentiometer_readings+0x244>)
 8001cf8:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001cfc:	e9c7 3404 	strd	r3, r4, [r7, #16]
	const double ADC_full_scale = 4095.0;
 8001d00:	a48e      	add	r4, pc, #568	; (adr r4, 8001f3c <scale_potentiometer_readings+0x24c>)
 8001d02:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001d06:	e9c7 3402 	strd	r3, r4, [r7, #8]
	const double exponent = log(desired_max_value) / log(ADC_full_scale);
 8001d0a:	ed97 0b04 	vldr	d0, [r7, #16]
 8001d0e:	f002 fefd 	bl	8004b0c <log>
 8001d12:	ec55 4b10 	vmov	r4, r5, d0
 8001d16:	ed97 0b02 	vldr	d0, [r7, #8]
 8001d1a:	f002 fef7 	bl	8004b0c <log>
 8001d1e:	ec53 2b10 	vmov	r2, r3, d0
 8001d22:	4620      	mov	r0, r4
 8001d24:	4629      	mov	r1, r5
 8001d26:	f7fe fd35 	bl	8000794 <__aeabi_ddiv>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	460c      	mov	r4, r1
 8001d2e:	e9c7 3400 	strd	r3, r4, [r7]

	uint32_t range_scaler;

	if (adsr_range[0] == ADSR_RANGE_SHORT)
 8001d32:	4b7d      	ldr	r3, [pc, #500]	; (8001f28 <scale_potentiometer_readings+0x238>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d102      	bne.n	8001d40 <scale_potentiometer_readings+0x50>
	{
		range_scaler = 1;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	61fb      	str	r3, [r7, #28]
 8001d3e:	e001      	b.n	8001d44 <scale_potentiometer_readings+0x54>
	}
	else // ADSR 1 is in long range mode
	{
		range_scaler = 5;
 8001d40:	2305      	movs	r3, #5
 8001d42:	61fb      	str	r3, [r7, #28]
	}

	scaled_potentiometer_reading[0] = pow(raw_potentiometer_reading[0] + 1, exponent) * range_scaler;
 8001d44:	4b79      	ldr	r3, [pc, #484]	; (8001f2c <scale_potentiometer_readings+0x23c>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7fe fb7e 	bl	800044c <__aeabi_ui2d>
 8001d50:	4603      	mov	r3, r0
 8001d52:	460c      	mov	r4, r1
 8001d54:	ed97 1b00 	vldr	d1, [r7]
 8001d58:	ec44 3b10 	vmov	d0, r3, r4
 8001d5c:	f002 ff56 	bl	8004c0c <pow>
 8001d60:	ec56 5b10 	vmov	r5, r6, d0
 8001d64:	69f8      	ldr	r0, [r7, #28]
 8001d66:	f7fe fb71 	bl	800044c <__aeabi_ui2d>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	460c      	mov	r4, r1
 8001d6e:	461a      	mov	r2, r3
 8001d70:	4623      	mov	r3, r4
 8001d72:	4628      	mov	r0, r5
 8001d74:	4631      	mov	r1, r6
 8001d76:	f7fe fbe3 	bl	8000540 <__aeabi_dmul>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	460c      	mov	r4, r1
 8001d7e:	4618      	mov	r0, r3
 8001d80:	4621      	mov	r1, r4
 8001d82:	f7fe fe8d 	bl	8000aa0 <__aeabi_d2uiz>
 8001d86:	4602      	mov	r2, r0
 8001d88:	4b69      	ldr	r3, [pc, #420]	; (8001f30 <scale_potentiometer_readings+0x240>)
 8001d8a:	601a      	str	r2, [r3, #0]
	scaled_potentiometer_reading[1] = pow(raw_potentiometer_reading[1] + 1, exponent) * range_scaler;
 8001d8c:	4b67      	ldr	r3, [pc, #412]	; (8001f2c <scale_potentiometer_readings+0x23c>)
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	3301      	adds	r3, #1
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7fe fb5a 	bl	800044c <__aeabi_ui2d>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	460c      	mov	r4, r1
 8001d9c:	ed97 1b00 	vldr	d1, [r7]
 8001da0:	ec44 3b10 	vmov	d0, r3, r4
 8001da4:	f002 ff32 	bl	8004c0c <pow>
 8001da8:	ec56 5b10 	vmov	r5, r6, d0
 8001dac:	69f8      	ldr	r0, [r7, #28]
 8001dae:	f7fe fb4d 	bl	800044c <__aeabi_ui2d>
 8001db2:	4603      	mov	r3, r0
 8001db4:	460c      	mov	r4, r1
 8001db6:	461a      	mov	r2, r3
 8001db8:	4623      	mov	r3, r4
 8001dba:	4628      	mov	r0, r5
 8001dbc:	4631      	mov	r1, r6
 8001dbe:	f7fe fbbf 	bl	8000540 <__aeabi_dmul>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	460c      	mov	r4, r1
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	4621      	mov	r1, r4
 8001dca:	f7fe fe69 	bl	8000aa0 <__aeabi_d2uiz>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	4b57      	ldr	r3, [pc, #348]	; (8001f30 <scale_potentiometer_readings+0x240>)
 8001dd2:	605a      	str	r2, [r3, #4]
	scaled_potentiometer_reading[2] = raw_potentiometer_reading[2] << 20;
 8001dd4:	4b55      	ldr	r3, [pc, #340]	; (8001f2c <scale_potentiometer_readings+0x23c>)
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	051b      	lsls	r3, r3, #20
 8001dda:	4a55      	ldr	r2, [pc, #340]	; (8001f30 <scale_potentiometer_readings+0x240>)
 8001ddc:	6093      	str	r3, [r2, #8]
	scaled_potentiometer_reading[3] = pow(raw_potentiometer_reading[3] + 1, exponent) * range_scaler;
 8001dde:	4b53      	ldr	r3, [pc, #332]	; (8001f2c <scale_potentiometer_readings+0x23c>)
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	3301      	adds	r3, #1
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7fe fb31 	bl	800044c <__aeabi_ui2d>
 8001dea:	4603      	mov	r3, r0
 8001dec:	460c      	mov	r4, r1
 8001dee:	ed97 1b00 	vldr	d1, [r7]
 8001df2:	ec44 3b10 	vmov	d0, r3, r4
 8001df6:	f002 ff09 	bl	8004c0c <pow>
 8001dfa:	ec56 5b10 	vmov	r5, r6, d0
 8001dfe:	69f8      	ldr	r0, [r7, #28]
 8001e00:	f7fe fb24 	bl	800044c <__aeabi_ui2d>
 8001e04:	4603      	mov	r3, r0
 8001e06:	460c      	mov	r4, r1
 8001e08:	461a      	mov	r2, r3
 8001e0a:	4623      	mov	r3, r4
 8001e0c:	4628      	mov	r0, r5
 8001e0e:	4631      	mov	r1, r6
 8001e10:	f7fe fb96 	bl	8000540 <__aeabi_dmul>
 8001e14:	4603      	mov	r3, r0
 8001e16:	460c      	mov	r4, r1
 8001e18:	4618      	mov	r0, r3
 8001e1a:	4621      	mov	r1, r4
 8001e1c:	f7fe fe40 	bl	8000aa0 <__aeabi_d2uiz>
 8001e20:	4602      	mov	r2, r0
 8001e22:	4b43      	ldr	r3, [pc, #268]	; (8001f30 <scale_potentiometer_readings+0x240>)
 8001e24:	60da      	str	r2, [r3, #12]

	if (adsr_range[1] == ADSR_RANGE_SHORT)
 8001e26:	4b40      	ldr	r3, [pc, #256]	; (8001f28 <scale_potentiometer_readings+0x238>)
 8001e28:	785b      	ldrb	r3, [r3, #1]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d102      	bne.n	8001e34 <scale_potentiometer_readings+0x144>
	{
		range_scaler = 1;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	61fb      	str	r3, [r7, #28]
 8001e32:	e001      	b.n	8001e38 <scale_potentiometer_readings+0x148>
	}
	else // ADSR 2 is in long range mode
	{
		range_scaler = 5;
 8001e34:	2305      	movs	r3, #5
 8001e36:	61fb      	str	r3, [r7, #28]
	}

	scaled_potentiometer_reading[4] = pow(raw_potentiometer_reading[4] + 1, exponent) * range_scaler;
 8001e38:	4b3c      	ldr	r3, [pc, #240]	; (8001f2c <scale_potentiometer_readings+0x23c>)
 8001e3a:	691b      	ldr	r3, [r3, #16]
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7fe fb04 	bl	800044c <__aeabi_ui2d>
 8001e44:	4603      	mov	r3, r0
 8001e46:	460c      	mov	r4, r1
 8001e48:	ed97 1b00 	vldr	d1, [r7]
 8001e4c:	ec44 3b10 	vmov	d0, r3, r4
 8001e50:	f002 fedc 	bl	8004c0c <pow>
 8001e54:	ec56 5b10 	vmov	r5, r6, d0
 8001e58:	69f8      	ldr	r0, [r7, #28]
 8001e5a:	f7fe faf7 	bl	800044c <__aeabi_ui2d>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	460c      	mov	r4, r1
 8001e62:	461a      	mov	r2, r3
 8001e64:	4623      	mov	r3, r4
 8001e66:	4628      	mov	r0, r5
 8001e68:	4631      	mov	r1, r6
 8001e6a:	f7fe fb69 	bl	8000540 <__aeabi_dmul>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	460c      	mov	r4, r1
 8001e72:	4618      	mov	r0, r3
 8001e74:	4621      	mov	r1, r4
 8001e76:	f7fe fe13 	bl	8000aa0 <__aeabi_d2uiz>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	4b2c      	ldr	r3, [pc, #176]	; (8001f30 <scale_potentiometer_readings+0x240>)
 8001e7e:	611a      	str	r2, [r3, #16]
	scaled_potentiometer_reading[5] = pow(raw_potentiometer_reading[5] + 1, exponent) * range_scaler;
 8001e80:	4b2a      	ldr	r3, [pc, #168]	; (8001f2c <scale_potentiometer_readings+0x23c>)
 8001e82:	695b      	ldr	r3, [r3, #20]
 8001e84:	3301      	adds	r3, #1
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7fe fae0 	bl	800044c <__aeabi_ui2d>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	460c      	mov	r4, r1
 8001e90:	ed97 1b00 	vldr	d1, [r7]
 8001e94:	ec44 3b10 	vmov	d0, r3, r4
 8001e98:	f002 feb8 	bl	8004c0c <pow>
 8001e9c:	ec56 5b10 	vmov	r5, r6, d0
 8001ea0:	69f8      	ldr	r0, [r7, #28]
 8001ea2:	f7fe fad3 	bl	800044c <__aeabi_ui2d>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	460c      	mov	r4, r1
 8001eaa:	461a      	mov	r2, r3
 8001eac:	4623      	mov	r3, r4
 8001eae:	4628      	mov	r0, r5
 8001eb0:	4631      	mov	r1, r6
 8001eb2:	f7fe fb45 	bl	8000540 <__aeabi_dmul>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	460c      	mov	r4, r1
 8001eba:	4618      	mov	r0, r3
 8001ebc:	4621      	mov	r1, r4
 8001ebe:	f7fe fdef 	bl	8000aa0 <__aeabi_d2uiz>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	4b1a      	ldr	r3, [pc, #104]	; (8001f30 <scale_potentiometer_readings+0x240>)
 8001ec6:	615a      	str	r2, [r3, #20]
	scaled_potentiometer_reading[6] = raw_potentiometer_reading[6] << 20;
 8001ec8:	4b18      	ldr	r3, [pc, #96]	; (8001f2c <scale_potentiometer_readings+0x23c>)
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	051b      	lsls	r3, r3, #20
 8001ece:	4a18      	ldr	r2, [pc, #96]	; (8001f30 <scale_potentiometer_readings+0x240>)
 8001ed0:	6193      	str	r3, [r2, #24]
	scaled_potentiometer_reading[7] = pow(raw_potentiometer_reading[7] + 1, exponent) * range_scaler;
 8001ed2:	4b16      	ldr	r3, [pc, #88]	; (8001f2c <scale_potentiometer_readings+0x23c>)
 8001ed4:	69db      	ldr	r3, [r3, #28]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7fe fab7 	bl	800044c <__aeabi_ui2d>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	460c      	mov	r4, r1
 8001ee2:	ed97 1b00 	vldr	d1, [r7]
 8001ee6:	ec44 3b10 	vmov	d0, r3, r4
 8001eea:	f002 fe8f 	bl	8004c0c <pow>
 8001eee:	ec56 5b10 	vmov	r5, r6, d0
 8001ef2:	69f8      	ldr	r0, [r7, #28]
 8001ef4:	f7fe faaa 	bl	800044c <__aeabi_ui2d>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	460c      	mov	r4, r1
 8001efc:	461a      	mov	r2, r3
 8001efe:	4623      	mov	r3, r4
 8001f00:	4628      	mov	r0, r5
 8001f02:	4631      	mov	r1, r6
 8001f04:	f7fe fb1c 	bl	8000540 <__aeabi_dmul>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	460c      	mov	r4, r1
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	4621      	mov	r1, r4
 8001f10:	f7fe fdc6 	bl	8000aa0 <__aeabi_d2uiz>
 8001f14:	4602      	mov	r2, r0
 8001f16:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <scale_potentiometer_readings+0x240>)
 8001f18:	61da      	str	r2, [r3, #28]
}
 8001f1a:	bf00      	nop
 8001f1c:	3724      	adds	r7, #36	; 0x24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f22:	bf00      	nop
 8001f24:	f3af 8000 	nop.w
 8001f28:	200009dc 	.word	0x200009dc
 8001f2c:	200009e0 	.word	0x200009e0
 8001f30:	20000a00 	.word	0x20000a00
 8001f34:	00000000 	.word	0x00000000
 8001f38:	40b38800 	.word	0x40b38800
 8001f3c:	00000000 	.word	0x00000000
 8001f40:	40affe00 	.word	0x40affe00

08001f44 <update_ADSR_inputs>:

void update_ADSR_inputs(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
	for (int i = 0; i < (NUM_ADSR_INPUT_TYPES * NUM_ADSRs); ++i)
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	607b      	str	r3, [r7, #4]
 8001f4e:	e01a      	b.n	8001f86 <update_ADSR_inputs+0x42>
	{
		if (i < NUM_ADSR_INPUT_TYPES)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2b03      	cmp	r3, #3
 8001f54:	dc09      	bgt.n	8001f6a <update_ADSR_inputs+0x26>
		{
			adsr[0].input[i] = scaled_potentiometer_reading[i];
 8001f56:	4a10      	ldr	r2, [pc, #64]	; (8001f98 <update_ADSR_inputs+0x54>)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001f5e:	490f      	ldr	r1, [pc, #60]	; (8001f9c <update_ADSR_inputs+0x58>)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	440b      	add	r3, r1
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	e00a      	b.n	8001f80 <update_ADSR_inputs+0x3c>
		}
		else
		{
			adsr[1].input[i - NUM_ADSR_INPUT_TYPES] = scaled_potentiometer_reading[i];
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	3b04      	subs	r3, #4
 8001f6e:	490a      	ldr	r1, [pc, #40]	; (8001f98 <update_ADSR_inputs+0x54>)
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001f76:	4909      	ldr	r1, [pc, #36]	; (8001f9c <update_ADSR_inputs+0x58>)
 8001f78:	330b      	adds	r3, #11
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < (NUM_ADSR_INPUT_TYPES * NUM_ADSRs); ++i)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3301      	adds	r3, #1
 8001f84:	607b      	str	r3, [r7, #4]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2b07      	cmp	r3, #7
 8001f8a:	dde1      	ble.n	8001f50 <update_ADSR_inputs+0xc>
		}
	}
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	20000a00 	.word	0x20000a00
 8001f9c:	20000a20 	.word	0x20000a20

08001fa0 <update_DACs>:

void update_DACs(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
	// scale the 32 bit ADSRs down to 12 bits and write them to the DACs
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, adsr[0].current_value >> 20);
 8001fa4:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <update_DACs+0x28>)
 8001fa6:	695b      	ldr	r3, [r3, #20]
 8001fa8:	0d1b      	lsrs	r3, r3, #20
 8001faa:	2200      	movs	r2, #0
 8001fac:	2100      	movs	r1, #0
 8001fae:	4807      	ldr	r0, [pc, #28]	; (8001fcc <update_DACs+0x2c>)
 8001fb0:	f000 ffca 	bl	8002f48 <HAL_DAC_SetValue>
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, adsr[1].current_value >> 20);
 8001fb4:	4b04      	ldr	r3, [pc, #16]	; (8001fc8 <update_DACs+0x28>)
 8001fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb8:	0d1b      	lsrs	r3, r3, #20
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2110      	movs	r1, #16
 8001fbe:	4803      	ldr	r0, [pc, #12]	; (8001fcc <update_DACs+0x2c>)
 8001fc0:	f000 ffc2 	bl	8002f48 <HAL_DAC_SetValue>
}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000a20 	.word	0x20000a20
 8001fcc:	200009c8 	.word	0x200009c8

08001fd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
	...

08001fe0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	607b      	str	r3, [r7, #4]
 8001fea:	4b10      	ldr	r3, [pc, #64]	; (800202c <HAL_MspInit+0x4c>)
 8001fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fee:	4a0f      	ldr	r2, [pc, #60]	; (800202c <HAL_MspInit+0x4c>)
 8001ff0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ff4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ff6:	4b0d      	ldr	r3, [pc, #52]	; (800202c <HAL_MspInit+0x4c>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ffe:	607b      	str	r3, [r7, #4]
 8002000:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	603b      	str	r3, [r7, #0]
 8002006:	4b09      	ldr	r3, [pc, #36]	; (800202c <HAL_MspInit+0x4c>)
 8002008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200a:	4a08      	ldr	r2, [pc, #32]	; (800202c <HAL_MspInit+0x4c>)
 800200c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002010:	6413      	str	r3, [r2, #64]	; 0x40
 8002012:	4b06      	ldr	r3, [pc, #24]	; (800202c <HAL_MspInit+0x4c>)
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800201a:	603b      	str	r3, [r7, #0]
 800201c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800201e:	bf00      	nop
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	40023800 	.word	0x40023800

08002030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002034:	bf00      	nop
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800203e:	b480      	push	{r7}
 8002040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002042:	e7fe      	b.n	8002042 <HardFault_Handler+0x4>

08002044 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002048:	e7fe      	b.n	8002048 <MemManage_Handler+0x4>

0800204a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800204a:	b480      	push	{r7}
 800204c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800204e:	e7fe      	b.n	800204e <BusFault_Handler+0x4>

08002050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002054:	e7fe      	b.n	8002054 <UsageFault_Handler+0x4>

08002056 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002056:	b480      	push	{r7}
 8002058:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002068:	bf00      	nop
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002072:	b480      	push	{r7}
 8002074:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002076:	bf00      	nop
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  HAL_SYSTICK_Callback();
 8002084:	f7ff fd66 	bl	8001b54 <HAL_SYSTICK_Callback>

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002088:	f000 f964 	bl	8002354 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800208c:	bf00      	nop
 800208e:	bd80      	pop	{r7, pc}

08002090 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002094:	4802      	ldr	r0, [pc, #8]	; (80020a0 <TIM7_IRQHandler+0x10>)
 8002096:	f002 f956 	bl	8004346 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20000ab8 	.word	0x20000ab8

080020a4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80020a8:	4802      	ldr	r0, [pc, #8]	; (80020b4 <DMA2_Stream0_IRQHandler+0x10>)
 80020aa:	f001 f879 	bl	80031a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20000968 	.word	0x20000968

080020b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020bc:	4b08      	ldr	r3, [pc, #32]	; (80020e0 <SystemInit+0x28>)
 80020be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020c2:	4a07      	ldr	r2, [pc, #28]	; (80020e0 <SystemInit+0x28>)
 80020c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80020cc:	4b04      	ldr	r3, [pc, #16]	; (80020e0 <SystemInit+0x28>)
 80020ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020d2:	609a      	str	r2, [r3, #8]
#endif
}
 80020d4:	bf00      	nop
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	e000ed00 	.word	0xe000ed00

080020e4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ea:	f107 0308 	add.w	r3, r7, #8
 80020ee:	2200      	movs	r2, #0
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	605a      	str	r2, [r3, #4]
 80020f4:	609a      	str	r2, [r3, #8]
 80020f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f8:	463b      	mov	r3, r7
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8002100:	4b1d      	ldr	r3, [pc, #116]	; (8002178 <MX_TIM2_Init+0x94>)
 8002102:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002106:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 8002108:	4b1b      	ldr	r3, [pc, #108]	; (8002178 <MX_TIM2_Init+0x94>)
 800210a:	22a7      	movs	r2, #167	; 0xa7
 800210c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800210e:	4b1a      	ldr	r3, [pc, #104]	; (8002178 <MX_TIM2_Init+0x94>)
 8002110:	2200      	movs	r2, #0
 8002112:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8002114:	4b18      	ldr	r3, [pc, #96]	; (8002178 <MX_TIM2_Init+0x94>)
 8002116:	f240 32e7 	movw	r2, #999	; 0x3e7
 800211a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800211c:	4b16      	ldr	r3, [pc, #88]	; (8002178 <MX_TIM2_Init+0x94>)
 800211e:	2200      	movs	r2, #0
 8002120:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002122:	4b15      	ldr	r3, [pc, #84]	; (8002178 <MX_TIM2_Init+0x94>)
 8002124:	2200      	movs	r2, #0
 8002126:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002128:	4813      	ldr	r0, [pc, #76]	; (8002178 <MX_TIM2_Init+0x94>)
 800212a:	f002 f899 	bl	8004260 <HAL_TIM_Base_Init>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002134:	f7ff ff4c 	bl	8001fd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002138:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800213c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800213e:	f107 0308 	add.w	r3, r7, #8
 8002142:	4619      	mov	r1, r3
 8002144:	480c      	ldr	r0, [pc, #48]	; (8002178 <MX_TIM2_Init+0x94>)
 8002146:	f002 fa06 	bl	8004556 <HAL_TIM_ConfigClockSource>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002150:	f7ff ff3e 	bl	8001fd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002154:	2320      	movs	r3, #32
 8002156:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002158:	2380      	movs	r3, #128	; 0x80
 800215a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800215c:	463b      	mov	r3, r7
 800215e:	4619      	mov	r1, r3
 8002160:	4805      	ldr	r0, [pc, #20]	; (8002178 <MX_TIM2_Init+0x94>)
 8002162:	f002 fc11 	bl	8004988 <HAL_TIMEx_MasterConfigSynchronization>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800216c:	f7ff ff30 	bl	8001fd0 <Error_Handler>
  }

}
 8002170:	bf00      	nop
 8002172:	3718      	adds	r7, #24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	20000a78 	.word	0x20000a78

0800217c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002182:	463b      	mov	r3, r7
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 800218a:	4b14      	ldr	r3, [pc, #80]	; (80021dc <MX_TIM7_Init+0x60>)
 800218c:	4a14      	ldr	r2, [pc, #80]	; (80021e0 <MX_TIM7_Init+0x64>)
 800218e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8002190:	4b12      	ldr	r3, [pc, #72]	; (80021dc <MX_TIM7_Init+0x60>)
 8002192:	2253      	movs	r2, #83	; 0x53
 8002194:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002196:	4b11      	ldr	r3, [pc, #68]	; (80021dc <MX_TIM7_Init+0x60>)
 8002198:	2200      	movs	r2, #0
 800219a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 800219c:	4b0f      	ldr	r3, [pc, #60]	; (80021dc <MX_TIM7_Init+0x60>)
 800219e:	2263      	movs	r2, #99	; 0x63
 80021a0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021a2:	4b0e      	ldr	r3, [pc, #56]	; (80021dc <MX_TIM7_Init+0x60>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80021a8:	480c      	ldr	r0, [pc, #48]	; (80021dc <MX_TIM7_Init+0x60>)
 80021aa:	f002 f859 	bl	8004260 <HAL_TIM_Base_Init>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 80021b4:	f7ff ff0c 	bl	8001fd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021b8:	2300      	movs	r3, #0
 80021ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021bc:	2300      	movs	r3, #0
 80021be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80021c0:	463b      	mov	r3, r7
 80021c2:	4619      	mov	r1, r3
 80021c4:	4805      	ldr	r0, [pc, #20]	; (80021dc <MX_TIM7_Init+0x60>)
 80021c6:	f002 fbdf 	bl	8004988 <HAL_TIMEx_MasterConfigSynchronization>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 80021d0:	f7ff fefe 	bl	8001fd0 <Error_Handler>
  }

}
 80021d4:	bf00      	nop
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	20000ab8 	.word	0x20000ab8
 80021e0:	40001400 	.word	0x40001400

080021e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021f4:	d10e      	bne.n	8002214 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	60fb      	str	r3, [r7, #12]
 80021fa:	4b16      	ldr	r3, [pc, #88]	; (8002254 <HAL_TIM_Base_MspInit+0x70>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fe:	4a15      	ldr	r2, [pc, #84]	; (8002254 <HAL_TIM_Base_MspInit+0x70>)
 8002200:	f043 0301 	orr.w	r3, r3, #1
 8002204:	6413      	str	r3, [r2, #64]	; 0x40
 8002206:	4b13      	ldr	r3, [pc, #76]	; (8002254 <HAL_TIM_Base_MspInit+0x70>)
 8002208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002212:	e01a      	b.n	800224a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM7)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a0f      	ldr	r2, [pc, #60]	; (8002258 <HAL_TIM_Base_MspInit+0x74>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d115      	bne.n	800224a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	60bb      	str	r3, [r7, #8]
 8002222:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <HAL_TIM_Base_MspInit+0x70>)
 8002224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002226:	4a0b      	ldr	r2, [pc, #44]	; (8002254 <HAL_TIM_Base_MspInit+0x70>)
 8002228:	f043 0320 	orr.w	r3, r3, #32
 800222c:	6413      	str	r3, [r2, #64]	; 0x40
 800222e:	4b09      	ldr	r3, [pc, #36]	; (8002254 <HAL_TIM_Base_MspInit+0x70>)
 8002230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002232:	f003 0320 	and.w	r3, r3, #32
 8002236:	60bb      	str	r3, [r7, #8]
 8002238:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	2100      	movs	r1, #0
 800223e:	2037      	movs	r0, #55	; 0x37
 8002240:	f000 fd77 	bl	8002d32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002244:	2037      	movs	r0, #55	; 0x37
 8002246:	f000 fd90 	bl	8002d6a <HAL_NVIC_EnableIRQ>
}
 800224a:	bf00      	nop
 800224c:	3710      	adds	r7, #16
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	40023800 	.word	0x40023800
 8002258:	40001400 	.word	0x40001400

0800225c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800225c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002294 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002260:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002262:	e003      	b.n	800226c <LoopCopyDataInit>

08002264 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002264:	4b0c      	ldr	r3, [pc, #48]	; (8002298 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002266:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002268:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800226a:	3104      	adds	r1, #4

0800226c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800226c:	480b      	ldr	r0, [pc, #44]	; (800229c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800226e:	4b0c      	ldr	r3, [pc, #48]	; (80022a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002270:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002272:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002274:	d3f6      	bcc.n	8002264 <CopyDataInit>
  ldr  r2, =_sbss
 8002276:	4a0b      	ldr	r2, [pc, #44]	; (80022a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002278:	e002      	b.n	8002280 <LoopFillZerobss>

0800227a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800227a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800227c:	f842 3b04 	str.w	r3, [r2], #4

08002280 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002280:	4b09      	ldr	r3, [pc, #36]	; (80022a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002282:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002284:	d3f9      	bcc.n	800227a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002286:	f7ff ff17 	bl	80020b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800228a:	f002 fc13 	bl	8004ab4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800228e:	f7ff fb93 	bl	80019b8 <main>
  bx  lr    
 8002292:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002294:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002298:	080060b0 	.word	0x080060b0
  ldr  r0, =_sdata
 800229c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80022a0:	20000104 	.word	0x20000104
  ldr  r2, =_sbss
 80022a4:	20000104 	.word	0x20000104
  ldr  r3, = _ebss
 80022a8:	20000afc 	.word	0x20000afc

080022ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022ac:	e7fe      	b.n	80022ac <ADC_IRQHandler>
	...

080022b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022b4:	4b0e      	ldr	r3, [pc, #56]	; (80022f0 <HAL_Init+0x40>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a0d      	ldr	r2, [pc, #52]	; (80022f0 <HAL_Init+0x40>)
 80022ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022c0:	4b0b      	ldr	r3, [pc, #44]	; (80022f0 <HAL_Init+0x40>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a0a      	ldr	r2, [pc, #40]	; (80022f0 <HAL_Init+0x40>)
 80022c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022cc:	4b08      	ldr	r3, [pc, #32]	; (80022f0 <HAL_Init+0x40>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a07      	ldr	r2, [pc, #28]	; (80022f0 <HAL_Init+0x40>)
 80022d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022d8:	2003      	movs	r0, #3
 80022da:	f000 fd1f 	bl	8002d1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022de:	2000      	movs	r0, #0
 80022e0:	f000 f808 	bl	80022f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022e4:	f7ff fe7c 	bl	8001fe0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40023c00 	.word	0x40023c00

080022f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022fc:	4b12      	ldr	r3, [pc, #72]	; (8002348 <HAL_InitTick+0x54>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	4b12      	ldr	r3, [pc, #72]	; (800234c <HAL_InitTick+0x58>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	4619      	mov	r1, r3
 8002306:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800230a:	fbb3 f3f1 	udiv	r3, r3, r1
 800230e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002312:	4618      	mov	r0, r3
 8002314:	f000 fd37 	bl	8002d86 <HAL_SYSTICK_Config>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e00e      	b.n	8002340 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2b0f      	cmp	r3, #15
 8002326:	d80a      	bhi.n	800233e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002328:	2200      	movs	r2, #0
 800232a:	6879      	ldr	r1, [r7, #4]
 800232c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002330:	f000 fcff 	bl	8002d32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002334:	4a06      	ldr	r2, [pc, #24]	; (8002350 <HAL_InitTick+0x5c>)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800233a:	2300      	movs	r3, #0
 800233c:	e000      	b.n	8002340 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
}
 8002340:	4618      	mov	r0, r3
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	20000090 	.word	0x20000090
 800234c:	20000098 	.word	0x20000098
 8002350:	20000094 	.word	0x20000094

08002354 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002358:	4b06      	ldr	r3, [pc, #24]	; (8002374 <HAL_IncTick+0x20>)
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	461a      	mov	r2, r3
 800235e:	4b06      	ldr	r3, [pc, #24]	; (8002378 <HAL_IncTick+0x24>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4413      	add	r3, r2
 8002364:	4a04      	ldr	r2, [pc, #16]	; (8002378 <HAL_IncTick+0x24>)
 8002366:	6013      	str	r3, [r2, #0]
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	20000098 	.word	0x20000098
 8002378:	20000af8 	.word	0x20000af8

0800237c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  return uwTick;
 8002380:	4b03      	ldr	r3, [pc, #12]	; (8002390 <HAL_GetTick+0x14>)
 8002382:	681b      	ldr	r3, [r3, #0]
}
 8002384:	4618      	mov	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	20000af8 	.word	0x20000af8

08002394 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800239c:	2300      	movs	r3, #0
 800239e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e033      	b.n	8002412 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d109      	bne.n	80023c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f7ff f94e 	bl	8001654 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ca:	f003 0310 	and.w	r3, r3, #16
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d118      	bne.n	8002404 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80023da:	f023 0302 	bic.w	r3, r3, #2
 80023de:	f043 0202 	orr.w	r2, r3, #2
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f000 fa4a 	bl	8002880 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f6:	f023 0303 	bic.w	r3, r3, #3
 80023fa:	f043 0201 	orr.w	r2, r3, #1
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	641a      	str	r2, [r3, #64]	; 0x40
 8002402:	e001      	b.n	8002408 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002410:	7bfb      	ldrb	r3, [r7, #15]
}
 8002412:	4618      	mov	r0, r3
 8002414:	3710      	adds	r7, #16
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
	...

0800241c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002428:	2300      	movs	r3, #0
 800242a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002432:	2b01      	cmp	r3, #1
 8002434:	d101      	bne.n	800243a <HAL_ADC_Start_DMA+0x1e>
 8002436:	2302      	movs	r3, #2
 8002438:	e0cc      	b.n	80025d4 <HAL_ADC_Start_DMA+0x1b8>
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2201      	movs	r2, #1
 800243e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	2b01      	cmp	r3, #1
 800244e:	d018      	beq.n	8002482 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	689a      	ldr	r2, [r3, #8]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f042 0201 	orr.w	r2, r2, #1
 800245e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002460:	4b5e      	ldr	r3, [pc, #376]	; (80025dc <HAL_ADC_Start_DMA+0x1c0>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a5e      	ldr	r2, [pc, #376]	; (80025e0 <HAL_ADC_Start_DMA+0x1c4>)
 8002466:	fba2 2303 	umull	r2, r3, r2, r3
 800246a:	0c9a      	lsrs	r2, r3, #18
 800246c:	4613      	mov	r3, r2
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	4413      	add	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002474:	e002      	b.n	800247c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	3b01      	subs	r3, #1
 800247a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d1f9      	bne.n	8002476 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	2b01      	cmp	r3, #1
 800248e:	f040 80a0 	bne.w	80025d2 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002496:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800249a:	f023 0301 	bic.w	r3, r3, #1
 800249e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d007      	beq.n	80024c4 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80024bc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024d0:	d106      	bne.n	80024e0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d6:	f023 0206 	bic.w	r2, r3, #6
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	645a      	str	r2, [r3, #68]	; 0x44
 80024de:	e002      	b.n	80024e6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2200      	movs	r2, #0
 80024e4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024ee:	4b3d      	ldr	r3, [pc, #244]	; (80025e4 <HAL_ADC_Start_DMA+0x1c8>)
 80024f0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024f6:	4a3c      	ldr	r2, [pc, #240]	; (80025e8 <HAL_ADC_Start_DMA+0x1cc>)
 80024f8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024fe:	4a3b      	ldr	r2, [pc, #236]	; (80025ec <HAL_ADC_Start_DMA+0x1d0>)
 8002500:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002506:	4a3a      	ldr	r2, [pc, #232]	; (80025f0 <HAL_ADC_Start_DMA+0x1d4>)
 8002508:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002512:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	685a      	ldr	r2, [r3, #4]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002522:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002532:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	334c      	adds	r3, #76	; 0x4c
 800253e:	4619      	mov	r1, r3
 8002540:	68ba      	ldr	r2, [r7, #8]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f000 fdd4 	bl	80030f0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f003 031f 	and.w	r3, r3, #31
 8002550:	2b00      	cmp	r3, #0
 8002552:	d12a      	bne.n	80025aa <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a26      	ldr	r2, [pc, #152]	; (80025f4 <HAL_ADC_Start_DMA+0x1d8>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d015      	beq.n	800258a <HAL_ADC_Start_DMA+0x16e>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a25      	ldr	r2, [pc, #148]	; (80025f8 <HAL_ADC_Start_DMA+0x1dc>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d105      	bne.n	8002574 <HAL_ADC_Start_DMA+0x158>
 8002568:	4b1e      	ldr	r3, [pc, #120]	; (80025e4 <HAL_ADC_Start_DMA+0x1c8>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f003 031f 	and.w	r3, r3, #31
 8002570:	2b00      	cmp	r3, #0
 8002572:	d00a      	beq.n	800258a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a20      	ldr	r2, [pc, #128]	; (80025fc <HAL_ADC_Start_DMA+0x1e0>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d129      	bne.n	80025d2 <HAL_ADC_Start_DMA+0x1b6>
 800257e:	4b19      	ldr	r3, [pc, #100]	; (80025e4 <HAL_ADC_Start_DMA+0x1c8>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f003 031f 	and.w	r3, r3, #31
 8002586:	2b0f      	cmp	r3, #15
 8002588:	d823      	bhi.n	80025d2 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d11c      	bne.n	80025d2 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80025a6:	609a      	str	r2, [r3, #8]
 80025a8:	e013      	b.n	80025d2 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a11      	ldr	r2, [pc, #68]	; (80025f4 <HAL_ADC_Start_DMA+0x1d8>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d10e      	bne.n	80025d2 <HAL_ADC_Start_DMA+0x1b6>
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d107      	bne.n	80025d2 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80025d0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3718      	adds	r7, #24
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	20000090 	.word	0x20000090
 80025e0:	431bde83 	.word	0x431bde83
 80025e4:	40012300 	.word	0x40012300
 80025e8:	08002a79 	.word	0x08002a79
 80025ec:	08002b33 	.word	0x08002b33
 80025f0:	08002b4f 	.word	0x08002b4f
 80025f4:	40012000 	.word	0x40012000
 80025f8:	40012100 	.word	0x40012100
 80025fc:	40012200 	.word	0x40012200

08002600 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002646:	2300      	movs	r3, #0
 8002648:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002650:	2b01      	cmp	r3, #1
 8002652:	d101      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x1c>
 8002654:	2302      	movs	r3, #2
 8002656:	e105      	b.n	8002864 <HAL_ADC_ConfigChannel+0x228>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b09      	cmp	r3, #9
 8002666:	d925      	bls.n	80026b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	68d9      	ldr	r1, [r3, #12]
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	b29b      	uxth	r3, r3
 8002674:	461a      	mov	r2, r3
 8002676:	4613      	mov	r3, r2
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	4413      	add	r3, r2
 800267c:	3b1e      	subs	r3, #30
 800267e:	2207      	movs	r2, #7
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	43da      	mvns	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	400a      	ands	r2, r1
 800268c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68d9      	ldr	r1, [r3, #12]
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	b29b      	uxth	r3, r3
 800269e:	4618      	mov	r0, r3
 80026a0:	4603      	mov	r3, r0
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	4403      	add	r3, r0
 80026a6:	3b1e      	subs	r3, #30
 80026a8:	409a      	lsls	r2, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	60da      	str	r2, [r3, #12]
 80026b2:	e022      	b.n	80026fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6919      	ldr	r1, [r3, #16]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	b29b      	uxth	r3, r3
 80026c0:	461a      	mov	r2, r3
 80026c2:	4613      	mov	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4413      	add	r3, r2
 80026c8:	2207      	movs	r2, #7
 80026ca:	fa02 f303 	lsl.w	r3, r2, r3
 80026ce:	43da      	mvns	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	400a      	ands	r2, r1
 80026d6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6919      	ldr	r1, [r3, #16]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	4618      	mov	r0, r3
 80026ea:	4603      	mov	r3, r0
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	4403      	add	r3, r0
 80026f0:	409a      	lsls	r2, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	430a      	orrs	r2, r1
 80026f8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b06      	cmp	r3, #6
 8002700:	d824      	bhi.n	800274c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	4613      	mov	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	3b05      	subs	r3, #5
 8002714:	221f      	movs	r2, #31
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	43da      	mvns	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	400a      	ands	r2, r1
 8002722:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	b29b      	uxth	r3, r3
 8002730:	4618      	mov	r0, r3
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685a      	ldr	r2, [r3, #4]
 8002736:	4613      	mov	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	4413      	add	r3, r2
 800273c:	3b05      	subs	r3, #5
 800273e:	fa00 f203 	lsl.w	r2, r0, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	635a      	str	r2, [r3, #52]	; 0x34
 800274a:	e04c      	b.n	80027e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	2b0c      	cmp	r3, #12
 8002752:	d824      	bhi.n	800279e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685a      	ldr	r2, [r3, #4]
 800275e:	4613      	mov	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	3b23      	subs	r3, #35	; 0x23
 8002766:	221f      	movs	r2, #31
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43da      	mvns	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	400a      	ands	r2, r1
 8002774:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	b29b      	uxth	r3, r3
 8002782:	4618      	mov	r0, r3
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	4613      	mov	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	3b23      	subs	r3, #35	; 0x23
 8002790:	fa00 f203 	lsl.w	r2, r0, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	430a      	orrs	r2, r1
 800279a:	631a      	str	r2, [r3, #48]	; 0x30
 800279c:	e023      	b.n	80027e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	4613      	mov	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	3b41      	subs	r3, #65	; 0x41
 80027b0:	221f      	movs	r2, #31
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43da      	mvns	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	400a      	ands	r2, r1
 80027be:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	4618      	mov	r0, r3
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685a      	ldr	r2, [r3, #4]
 80027d2:	4613      	mov	r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	4413      	add	r3, r2
 80027d8:	3b41      	subs	r3, #65	; 0x41
 80027da:	fa00 f203 	lsl.w	r2, r0, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027e6:	4b22      	ldr	r3, [pc, #136]	; (8002870 <HAL_ADC_ConfigChannel+0x234>)
 80027e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a21      	ldr	r2, [pc, #132]	; (8002874 <HAL_ADC_ConfigChannel+0x238>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d109      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x1cc>
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2b12      	cmp	r3, #18
 80027fa:	d105      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a19      	ldr	r2, [pc, #100]	; (8002874 <HAL_ADC_ConfigChannel+0x238>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d123      	bne.n	800285a <HAL_ADC_ConfigChannel+0x21e>
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2b10      	cmp	r3, #16
 8002818:	d003      	beq.n	8002822 <HAL_ADC_ConfigChannel+0x1e6>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2b11      	cmp	r3, #17
 8002820:	d11b      	bne.n	800285a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2b10      	cmp	r3, #16
 8002834:	d111      	bne.n	800285a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002836:	4b10      	ldr	r3, [pc, #64]	; (8002878 <HAL_ADC_ConfigChannel+0x23c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a10      	ldr	r2, [pc, #64]	; (800287c <HAL_ADC_ConfigChannel+0x240>)
 800283c:	fba2 2303 	umull	r2, r3, r2, r3
 8002840:	0c9a      	lsrs	r2, r3, #18
 8002842:	4613      	mov	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	4413      	add	r3, r2
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800284c:	e002      	b.n	8002854 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	3b01      	subs	r3, #1
 8002852:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d1f9      	bne.n	800284e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	40012300 	.word	0x40012300
 8002874:	40012000 	.word	0x40012000
 8002878:	20000090 	.word	0x20000090
 800287c:	431bde83 	.word	0x431bde83

08002880 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002880:	b480      	push	{r7}
 8002882:	b085      	sub	sp, #20
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002888:	4b79      	ldr	r3, [pc, #484]	; (8002a70 <ADC_Init+0x1f0>)
 800288a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	685a      	ldr	r2, [r3, #4]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	431a      	orrs	r2, r3
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	685a      	ldr	r2, [r3, #4]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6859      	ldr	r1, [r3, #4]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	691b      	ldr	r3, [r3, #16]
 80028c0:	021a      	lsls	r2, r3, #8
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	430a      	orrs	r2, r1
 80028c8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80028d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	6859      	ldr	r1, [r3, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689a      	ldr	r2, [r3, #8]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	689a      	ldr	r2, [r3, #8]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6899      	ldr	r1, [r3, #8]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68da      	ldr	r2, [r3, #12]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	430a      	orrs	r2, r1
 800290c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002912:	4a58      	ldr	r2, [pc, #352]	; (8002a74 <ADC_Init+0x1f4>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d022      	beq.n	800295e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689a      	ldr	r2, [r3, #8]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002926:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6899      	ldr	r1, [r3, #8]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002948:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6899      	ldr	r1, [r3, #8]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	430a      	orrs	r2, r1
 800295a:	609a      	str	r2, [r3, #8]
 800295c:	e00f      	b.n	800297e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800296c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800297c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0202 	bic.w	r2, r2, #2
 800298c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6899      	ldr	r1, [r3, #8]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	7e1b      	ldrb	r3, [r3, #24]
 8002998:	005a      	lsls	r2, r3, #1
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	430a      	orrs	r2, r1
 80029a0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d01b      	beq.n	80029e4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685a      	ldr	r2, [r3, #4]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029ba:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	685a      	ldr	r2, [r3, #4]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80029ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6859      	ldr	r1, [r3, #4]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d6:	3b01      	subs	r3, #1
 80029d8:	035a      	lsls	r2, r3, #13
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	430a      	orrs	r2, r1
 80029e0:	605a      	str	r2, [r3, #4]
 80029e2:	e007      	b.n	80029f4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029f2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	051a      	lsls	r2, r3, #20
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	430a      	orrs	r2, r1
 8002a18:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	6899      	ldr	r1, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a36:	025a      	lsls	r2, r3, #9
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689a      	ldr	r2, [r3, #8]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a4e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6899      	ldr	r1, [r3, #8]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	029a      	lsls	r2, r3, #10
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	609a      	str	r2, [r3, #8]
}
 8002a64:	bf00      	nop
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	40012300 	.word	0x40012300
 8002a74:	0f000001 	.word	0x0f000001

08002a78 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a84:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d13c      	bne.n	8002b0c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d12b      	bne.n	8002b04 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d127      	bne.n	8002b04 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aba:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d006      	beq.n	8002ad0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d119      	bne.n	8002b04 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	685a      	ldr	r2, [r3, #4]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0220 	bic.w	r2, r2, #32
 8002ade:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d105      	bne.n	8002b04 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afc:	f043 0201 	orr.w	r2, r3, #1
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b04:	68f8      	ldr	r0, [r7, #12]
 8002b06:	f7ff fd7b 	bl	8002600 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b0a:	e00e      	b.n	8002b2a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b10:	f003 0310 	and.w	r3, r3, #16
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d003      	beq.n	8002b20 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002b18:	68f8      	ldr	r0, [r7, #12]
 8002b1a:	f7ff fd85 	bl	8002628 <HAL_ADC_ErrorCallback>
}
 8002b1e:	e004      	b.n	8002b2a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	4798      	blx	r3
}
 8002b2a:	bf00      	nop
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b084      	sub	sp, #16
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b3e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b40:	68f8      	ldr	r0, [r7, #12]
 8002b42:	f7ff fd67 	bl	8002614 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b46:	bf00      	nop
 8002b48:	3710      	adds	r7, #16
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b084      	sub	sp, #16
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b5a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2240      	movs	r2, #64	; 0x40
 8002b60:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b66:	f043 0204 	orr.w	r2, r3, #4
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f7ff fd5a 	bl	8002628 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b74:	bf00      	nop
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f003 0307 	and.w	r3, r3, #7
 8002b8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b8c:	4b0c      	ldr	r3, [pc, #48]	; (8002bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b92:	68ba      	ldr	r2, [r7, #8]
 8002b94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b98:	4013      	ands	r3, r2
 8002b9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ba4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ba8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bae:	4a04      	ldr	r2, [pc, #16]	; (8002bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	60d3      	str	r3, [r2, #12]
}
 8002bb4:	bf00      	nop
 8002bb6:	3714      	adds	r7, #20
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	e000ed00 	.word	0xe000ed00

08002bc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bc8:	4b04      	ldr	r3, [pc, #16]	; (8002bdc <__NVIC_GetPriorityGrouping+0x18>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	0a1b      	lsrs	r3, r3, #8
 8002bce:	f003 0307 	and.w	r3, r3, #7
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	e000ed00 	.word	0xe000ed00

08002be0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	4603      	mov	r3, r0
 8002be8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	db0b      	blt.n	8002c0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	f003 021f 	and.w	r2, r3, #31
 8002bf8:	4907      	ldr	r1, [pc, #28]	; (8002c18 <__NVIC_EnableIRQ+0x38>)
 8002bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfe:	095b      	lsrs	r3, r3, #5
 8002c00:	2001      	movs	r0, #1
 8002c02:	fa00 f202 	lsl.w	r2, r0, r2
 8002c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	e000e100 	.word	0xe000e100

08002c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	6039      	str	r1, [r7, #0]
 8002c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	db0a      	blt.n	8002c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	490c      	ldr	r1, [pc, #48]	; (8002c68 <__NVIC_SetPriority+0x4c>)
 8002c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c3a:	0112      	lsls	r2, r2, #4
 8002c3c:	b2d2      	uxtb	r2, r2
 8002c3e:	440b      	add	r3, r1
 8002c40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c44:	e00a      	b.n	8002c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	4908      	ldr	r1, [pc, #32]	; (8002c6c <__NVIC_SetPriority+0x50>)
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	3b04      	subs	r3, #4
 8002c54:	0112      	lsls	r2, r2, #4
 8002c56:	b2d2      	uxtb	r2, r2
 8002c58:	440b      	add	r3, r1
 8002c5a:	761a      	strb	r2, [r3, #24]
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	e000e100 	.word	0xe000e100
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b089      	sub	sp, #36	; 0x24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f1c3 0307 	rsb	r3, r3, #7
 8002c8a:	2b04      	cmp	r3, #4
 8002c8c:	bf28      	it	cs
 8002c8e:	2304      	movcs	r3, #4
 8002c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	3304      	adds	r3, #4
 8002c96:	2b06      	cmp	r3, #6
 8002c98:	d902      	bls.n	8002ca0 <NVIC_EncodePriority+0x30>
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	3b03      	subs	r3, #3
 8002c9e:	e000      	b.n	8002ca2 <NVIC_EncodePriority+0x32>
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	43da      	mvns	r2, r3
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cb8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc2:	43d9      	mvns	r1, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc8:	4313      	orrs	r3, r2
         );
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3724      	adds	r7, #36	; 0x24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
	...

08002cd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ce8:	d301      	bcc.n	8002cee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00f      	b.n	8002d0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cee:	4a0a      	ldr	r2, [pc, #40]	; (8002d18 <SysTick_Config+0x40>)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cf6:	210f      	movs	r1, #15
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002cfc:	f7ff ff8e 	bl	8002c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d00:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <SysTick_Config+0x40>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d06:	4b04      	ldr	r3, [pc, #16]	; (8002d18 <SysTick_Config+0x40>)
 8002d08:	2207      	movs	r2, #7
 8002d0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	e000e010 	.word	0xe000e010

08002d1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff ff29 	bl	8002b7c <__NVIC_SetPriorityGrouping>
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b086      	sub	sp, #24
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	4603      	mov	r3, r0
 8002d3a:	60b9      	str	r1, [r7, #8]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d44:	f7ff ff3e 	bl	8002bc4 <__NVIC_GetPriorityGrouping>
 8002d48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	68b9      	ldr	r1, [r7, #8]
 8002d4e:	6978      	ldr	r0, [r7, #20]
 8002d50:	f7ff ff8e 	bl	8002c70 <NVIC_EncodePriority>
 8002d54:	4602      	mov	r2, r0
 8002d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ff5d 	bl	8002c1c <__NVIC_SetPriority>
}
 8002d62:	bf00      	nop
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	4603      	mov	r3, r0
 8002d72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff ff31 	bl	8002be0 <__NVIC_EnableIRQ>
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b082      	sub	sp, #8
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7ff ffa2 	bl	8002cd8 <SysTick_Config>
 8002d94:	4603      	mov	r3, r0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8002d9e:	b580      	push	{r7, lr}
 8002da0:	b082      	sub	sp, #8
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d101      	bne.n	8002db0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e014      	b.n	8002dda <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	791b      	ldrb	r3, [r3, #4]
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d105      	bne.n	8002dc6 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f7fe fd0f 	bl	80017e4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2202      	movs	r2, #2
 8002dca:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b085      	sub	sp, #20
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
 8002dea:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002dec:	2300      	movs	r3, #0
 8002dee:	60fb      	str	r3, [r7, #12]
 8002df0:	2300      	movs	r3, #0
 8002df2:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	795b      	ldrb	r3, [r3, #5]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d101      	bne.n	8002e00 <HAL_DAC_Start+0x1e>
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	e050      	b.n	8002ea2 <HAL_DAC_Start+0xc0>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2202      	movs	r2, #2
 8002e0a:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6819      	ldr	r1, [r3, #0]
 8002e12:	2201      	movs	r2, #1
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	409a      	lsls	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d11a      	bne.n	8002e5c <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0304 	and.w	r3, r3, #4
 8002e30:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e3c:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2b04      	cmp	r3, #4
 8002e42:	d127      	bne.n	8002e94 <HAL_DAC_Start+0xb2>
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	2b38      	cmp	r3, #56	; 0x38
 8002e48:	d124      	bne.n	8002e94 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	685a      	ldr	r2, [r3, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f042 0201 	orr.w	r2, r2, #1
 8002e58:	605a      	str	r2, [r3, #4]
 8002e5a:	e01b      	b.n	8002e94 <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e66:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8002e72:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002e7a:	d10b      	bne.n	8002e94 <HAL_DAC_Start+0xb2>
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8002e82:	d107      	bne.n	8002e94 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	685a      	ldr	r2, [r3, #4]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f042 0202 	orr.w	r2, r2, #2
 8002e92:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3714      	adds	r7, #20
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002eae:	b480      	push	{r7}
 8002eb0:	b087      	sub	sp, #28
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	60f8      	str	r0, [r7, #12]
 8002eb6:	60b9      	str	r1, [r7, #8]
 8002eb8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	617b      	str	r3, [r7, #20]
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	795b      	ldrb	r3, [r3, #5]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d101      	bne.n	8002ece <HAL_DAC_ConfigChannel+0x20>
 8002eca:	2302      	movs	r3, #2
 8002ecc:	e036      	b.n	8002f3c <HAL_DAC_ConfigChannel+0x8e>
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2202      	movs	r2, #2
 8002ed8:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002ee2:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	43db      	mvns	r3, r3
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	697a      	ldr	r2, [r7, #20]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	697a      	ldr	r2, [r7, #20]
 8002f14:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	6819      	ldr	r1, [r3, #0]
 8002f1c:	22c0      	movs	r2, #192	; 0xc0
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43da      	mvns	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	400a      	ands	r2, r1
 8002f2c:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2201      	movs	r2, #1
 8002f32:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	371c      	adds	r7, #28
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8002f48:	b480      	push	{r7}
 8002f4a:	b087      	sub	sp, #28
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
 8002f54:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8002f56:	2300      	movs	r3, #0
 8002f58:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d105      	bne.n	8002f72 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002f66:	697a      	ldr	r2, [r7, #20]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	3308      	adds	r3, #8
 8002f6e:	617b      	str	r3, [r7, #20]
 8002f70:	e004      	b.n	8002f7c <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4413      	add	r3, r2
 8002f78:	3314      	adds	r3, #20
 8002f7a:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	371c      	adds	r7, #28
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
	...

08002f94 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002fa0:	f7ff f9ec 	bl	800237c <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d101      	bne.n	8002fb0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e099      	b.n	80030e4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2202      	movs	r2, #2
 8002fbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 0201 	bic.w	r2, r2, #1
 8002fce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fd0:	e00f      	b.n	8002ff2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fd2:	f7ff f9d3 	bl	800237c <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	2b05      	cmp	r3, #5
 8002fde:	d908      	bls.n	8002ff2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2203      	movs	r2, #3
 8002fea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e078      	b.n	80030e4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0301 	and.w	r3, r3, #1
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d1e8      	bne.n	8002fd2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003008:	697a      	ldr	r2, [r7, #20]
 800300a:	4b38      	ldr	r3, [pc, #224]	; (80030ec <HAL_DMA_Init+0x158>)
 800300c:	4013      	ands	r3, r2
 800300e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685a      	ldr	r2, [r3, #4]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800301e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800302a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003036:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a1b      	ldr	r3, [r3, #32]
 800303c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	4313      	orrs	r3, r2
 8003042:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003048:	2b04      	cmp	r3, #4
 800304a:	d107      	bne.n	800305c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003054:	4313      	orrs	r3, r2
 8003056:	697a      	ldr	r2, [r7, #20]
 8003058:	4313      	orrs	r3, r2
 800305a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	697a      	ldr	r2, [r7, #20]
 8003062:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	f023 0307 	bic.w	r3, r3, #7
 8003072:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003078:	697a      	ldr	r2, [r7, #20]
 800307a:	4313      	orrs	r3, r2
 800307c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003082:	2b04      	cmp	r3, #4
 8003084:	d117      	bne.n	80030b6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308a:	697a      	ldr	r2, [r7, #20]
 800308c:	4313      	orrs	r3, r2
 800308e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00e      	beq.n	80030b6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f000 fa6f 	bl	800357c <DMA_CheckFifoParam>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d008      	beq.n	80030b6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2240      	movs	r2, #64	; 0x40
 80030a8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80030b2:	2301      	movs	r3, #1
 80030b4:	e016      	b.n	80030e4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f000 fa26 	bl	8003510 <DMA_CalcBaseAndBitshift>
 80030c4:	4603      	mov	r3, r0
 80030c6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030cc:	223f      	movs	r2, #63	; 0x3f
 80030ce:	409a      	lsls	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2201      	movs	r2, #1
 80030de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3718      	adds	r7, #24
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	f010803f 	.word	0xf010803f

080030f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	60b9      	str	r1, [r7, #8]
 80030fa:	607a      	str	r2, [r7, #4]
 80030fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030fe:	2300      	movs	r3, #0
 8003100:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003106:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800310e:	2b01      	cmp	r3, #1
 8003110:	d101      	bne.n	8003116 <HAL_DMA_Start_IT+0x26>
 8003112:	2302      	movs	r3, #2
 8003114:	e040      	b.n	8003198 <HAL_DMA_Start_IT+0xa8>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2201      	movs	r2, #1
 800311a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b01      	cmp	r3, #1
 8003128:	d12f      	bne.n	800318a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2202      	movs	r2, #2
 800312e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2200      	movs	r2, #0
 8003136:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	68b9      	ldr	r1, [r7, #8]
 800313e:	68f8      	ldr	r0, [r7, #12]
 8003140:	f000 f9b8 	bl	80034b4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003148:	223f      	movs	r2, #63	; 0x3f
 800314a:	409a      	lsls	r2, r3
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f042 0216 	orr.w	r2, r2, #22
 800315e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003164:	2b00      	cmp	r3, #0
 8003166:	d007      	beq.n	8003178 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f042 0208 	orr.w	r2, r2, #8
 8003176:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f042 0201 	orr.w	r2, r2, #1
 8003186:	601a      	str	r2, [r3, #0]
 8003188:	e005      	b.n	8003196 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003192:	2302      	movs	r3, #2
 8003194:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003196:	7dfb      	ldrb	r3, [r7, #23]
}
 8003198:	4618      	mov	r0, r3
 800319a:	3718      	adds	r7, #24
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80031ac:	4b92      	ldr	r3, [pc, #584]	; (80033f8 <HAL_DMA_IRQHandler+0x258>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a92      	ldr	r2, [pc, #584]	; (80033fc <HAL_DMA_IRQHandler+0x25c>)
 80031b2:	fba2 2303 	umull	r2, r3, r2, r3
 80031b6:	0a9b      	lsrs	r3, r3, #10
 80031b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ca:	2208      	movs	r2, #8
 80031cc:	409a      	lsls	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	4013      	ands	r3, r2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d01a      	beq.n	800320c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0304 	and.w	r3, r3, #4
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d013      	beq.n	800320c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f022 0204 	bic.w	r2, r2, #4
 80031f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f8:	2208      	movs	r2, #8
 80031fa:	409a      	lsls	r2, r3
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003204:	f043 0201 	orr.w	r2, r3, #1
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003210:	2201      	movs	r2, #1
 8003212:	409a      	lsls	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	4013      	ands	r3, r2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d012      	beq.n	8003242 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003226:	2b00      	cmp	r3, #0
 8003228:	d00b      	beq.n	8003242 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800322e:	2201      	movs	r2, #1
 8003230:	409a      	lsls	r2, r3
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800323a:	f043 0202 	orr.w	r2, r3, #2
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003246:	2204      	movs	r2, #4
 8003248:	409a      	lsls	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	4013      	ands	r3, r2
 800324e:	2b00      	cmp	r3, #0
 8003250:	d012      	beq.n	8003278 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0302 	and.w	r3, r3, #2
 800325c:	2b00      	cmp	r3, #0
 800325e:	d00b      	beq.n	8003278 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003264:	2204      	movs	r2, #4
 8003266:	409a      	lsls	r2, r3
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003270:	f043 0204 	orr.w	r2, r3, #4
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800327c:	2210      	movs	r2, #16
 800327e:	409a      	lsls	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	4013      	ands	r3, r2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d043      	beq.n	8003310 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0308 	and.w	r3, r3, #8
 8003292:	2b00      	cmp	r3, #0
 8003294:	d03c      	beq.n	8003310 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800329a:	2210      	movs	r2, #16
 800329c:	409a      	lsls	r2, r3
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d018      	beq.n	80032e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d108      	bne.n	80032d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d024      	beq.n	8003310 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	4798      	blx	r3
 80032ce:	e01f      	b.n	8003310 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d01b      	beq.n	8003310 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	4798      	blx	r3
 80032e0:	e016      	b.n	8003310 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d107      	bne.n	8003300 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 0208 	bic.w	r2, r2, #8
 80032fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003304:	2b00      	cmp	r3, #0
 8003306:	d003      	beq.n	8003310 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003314:	2220      	movs	r2, #32
 8003316:	409a      	lsls	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	4013      	ands	r3, r2
 800331c:	2b00      	cmp	r3, #0
 800331e:	f000 808e 	beq.w	800343e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0310 	and.w	r3, r3, #16
 800332c:	2b00      	cmp	r3, #0
 800332e:	f000 8086 	beq.w	800343e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003336:	2220      	movs	r2, #32
 8003338:	409a      	lsls	r2, r3
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b05      	cmp	r3, #5
 8003348:	d136      	bne.n	80033b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 0216 	bic.w	r2, r2, #22
 8003358:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	695a      	ldr	r2, [r3, #20]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003368:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336e:	2b00      	cmp	r3, #0
 8003370:	d103      	bne.n	800337a <HAL_DMA_IRQHandler+0x1da>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003376:	2b00      	cmp	r3, #0
 8003378:	d007      	beq.n	800338a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f022 0208 	bic.w	r2, r2, #8
 8003388:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800338e:	223f      	movs	r2, #63	; 0x3f
 8003390:	409a      	lsls	r2, r3
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d07d      	beq.n	80034aa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	4798      	blx	r3
        }
        return;
 80033b6:	e078      	b.n	80034aa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d01c      	beq.n	8003400 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d108      	bne.n	80033e6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d030      	beq.n	800343e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	4798      	blx	r3
 80033e4:	e02b      	b.n	800343e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d027      	beq.n	800343e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	4798      	blx	r3
 80033f6:	e022      	b.n	800343e <HAL_DMA_IRQHandler+0x29e>
 80033f8:	20000090 	.word	0x20000090
 80033fc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10f      	bne.n	800342e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 0210 	bic.w	r2, r2, #16
 800341c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2201      	movs	r2, #1
 800342a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003432:	2b00      	cmp	r3, #0
 8003434:	d003      	beq.n	800343e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003442:	2b00      	cmp	r3, #0
 8003444:	d032      	beq.n	80034ac <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d022      	beq.n	8003498 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2205      	movs	r2, #5
 8003456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f022 0201 	bic.w	r2, r2, #1
 8003468:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	3301      	adds	r3, #1
 800346e:	60bb      	str	r3, [r7, #8]
 8003470:	697a      	ldr	r2, [r7, #20]
 8003472:	429a      	cmp	r2, r3
 8003474:	d307      	bcc.n	8003486 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0301 	and.w	r3, r3, #1
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1f2      	bne.n	800346a <HAL_DMA_IRQHandler+0x2ca>
 8003484:	e000      	b.n	8003488 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003486:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800349c:	2b00      	cmp	r3, #0
 800349e:	d005      	beq.n	80034ac <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	4798      	blx	r3
 80034a8:	e000      	b.n	80034ac <HAL_DMA_IRQHandler+0x30c>
        return;
 80034aa:	bf00      	nop
    }
  }
}
 80034ac:	3718      	adds	r7, #24
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop

080034b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b085      	sub	sp, #20
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	60f8      	str	r0, [r7, #12]
 80034bc:	60b9      	str	r1, [r7, #8]
 80034be:	607a      	str	r2, [r7, #4]
 80034c0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80034d0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	683a      	ldr	r2, [r7, #0]
 80034d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	2b40      	cmp	r3, #64	; 0x40
 80034e0:	d108      	bne.n	80034f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68ba      	ldr	r2, [r7, #8]
 80034f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80034f2:	e007      	b.n	8003504 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68ba      	ldr	r2, [r7, #8]
 80034fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	60da      	str	r2, [r3, #12]
}
 8003504:	bf00      	nop
 8003506:	3714      	adds	r7, #20
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	b2db      	uxtb	r3, r3
 800351e:	3b10      	subs	r3, #16
 8003520:	4a14      	ldr	r2, [pc, #80]	; (8003574 <DMA_CalcBaseAndBitshift+0x64>)
 8003522:	fba2 2303 	umull	r2, r3, r2, r3
 8003526:	091b      	lsrs	r3, r3, #4
 8003528:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800352a:	4a13      	ldr	r2, [pc, #76]	; (8003578 <DMA_CalcBaseAndBitshift+0x68>)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	4413      	add	r3, r2
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	461a      	mov	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2b03      	cmp	r3, #3
 800353c:	d909      	bls.n	8003552 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003546:	f023 0303 	bic.w	r3, r3, #3
 800354a:	1d1a      	adds	r2, r3, #4
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	659a      	str	r2, [r3, #88]	; 0x58
 8003550:	e007      	b.n	8003562 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800355a:	f023 0303 	bic.w	r3, r3, #3
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003566:	4618      	mov	r0, r3
 8003568:	3714      	adds	r7, #20
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	aaaaaaab 	.word	0xaaaaaaab
 8003578:	08006050 	.word	0x08006050

0800357c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800357c:	b480      	push	{r7}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003584:	2300      	movs	r3, #0
 8003586:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d11f      	bne.n	80035d6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	2b03      	cmp	r3, #3
 800359a:	d855      	bhi.n	8003648 <DMA_CheckFifoParam+0xcc>
 800359c:	a201      	add	r2, pc, #4	; (adr r2, 80035a4 <DMA_CheckFifoParam+0x28>)
 800359e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a2:	bf00      	nop
 80035a4:	080035b5 	.word	0x080035b5
 80035a8:	080035c7 	.word	0x080035c7
 80035ac:	080035b5 	.word	0x080035b5
 80035b0:	08003649 	.word	0x08003649
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d045      	beq.n	800364c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035c4:	e042      	b.n	800364c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80035ce:	d13f      	bne.n	8003650 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035d4:	e03c      	b.n	8003650 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	699b      	ldr	r3, [r3, #24]
 80035da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035de:	d121      	bne.n	8003624 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	2b03      	cmp	r3, #3
 80035e4:	d836      	bhi.n	8003654 <DMA_CheckFifoParam+0xd8>
 80035e6:	a201      	add	r2, pc, #4	; (adr r2, 80035ec <DMA_CheckFifoParam+0x70>)
 80035e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ec:	080035fd 	.word	0x080035fd
 80035f0:	08003603 	.word	0x08003603
 80035f4:	080035fd 	.word	0x080035fd
 80035f8:	08003615 	.word	0x08003615
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003600:	e02f      	b.n	8003662 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003606:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d024      	beq.n	8003658 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003612:	e021      	b.n	8003658 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003618:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800361c:	d11e      	bne.n	800365c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003622:	e01b      	b.n	800365c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	2b02      	cmp	r3, #2
 8003628:	d902      	bls.n	8003630 <DMA_CheckFifoParam+0xb4>
 800362a:	2b03      	cmp	r3, #3
 800362c:	d003      	beq.n	8003636 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800362e:	e018      	b.n	8003662 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	73fb      	strb	r3, [r7, #15]
      break;
 8003634:	e015      	b.n	8003662 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00e      	beq.n	8003660 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	73fb      	strb	r3, [r7, #15]
      break;
 8003646:	e00b      	b.n	8003660 <DMA_CheckFifoParam+0xe4>
      break;
 8003648:	bf00      	nop
 800364a:	e00a      	b.n	8003662 <DMA_CheckFifoParam+0xe6>
      break;
 800364c:	bf00      	nop
 800364e:	e008      	b.n	8003662 <DMA_CheckFifoParam+0xe6>
      break;
 8003650:	bf00      	nop
 8003652:	e006      	b.n	8003662 <DMA_CheckFifoParam+0xe6>
      break;
 8003654:	bf00      	nop
 8003656:	e004      	b.n	8003662 <DMA_CheckFifoParam+0xe6>
      break;
 8003658:	bf00      	nop
 800365a:	e002      	b.n	8003662 <DMA_CheckFifoParam+0xe6>
      break;   
 800365c:	bf00      	nop
 800365e:	e000      	b.n	8003662 <DMA_CheckFifoParam+0xe6>
      break;
 8003660:	bf00      	nop
    }
  } 
  
  return status; 
 8003662:	7bfb      	ldrb	r3, [r7, #15]
}
 8003664:	4618      	mov	r0, r3
 8003666:	3714      	adds	r7, #20
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003670:	b480      	push	{r7}
 8003672:	b089      	sub	sp, #36	; 0x24
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800367a:	2300      	movs	r3, #0
 800367c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800367e:	2300      	movs	r3, #0
 8003680:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003682:	2300      	movs	r3, #0
 8003684:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003686:	2300      	movs	r3, #0
 8003688:	61fb      	str	r3, [r7, #28]
 800368a:	e16b      	b.n	8003964 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800368c:	2201      	movs	r2, #1
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	fa02 f303 	lsl.w	r3, r2, r3
 8003694:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	4013      	ands	r3, r2
 800369e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	f040 815a 	bne.w	800395e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d00b      	beq.n	80036ca <HAL_GPIO_Init+0x5a>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d007      	beq.n	80036ca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036be:	2b11      	cmp	r3, #17
 80036c0:	d003      	beq.n	80036ca <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	2b12      	cmp	r3, #18
 80036c8:	d130      	bne.n	800372c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	005b      	lsls	r3, r3, #1
 80036d4:	2203      	movs	r2, #3
 80036d6:	fa02 f303 	lsl.w	r3, r2, r3
 80036da:	43db      	mvns	r3, r3
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	4013      	ands	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	68da      	ldr	r2, [r3, #12]
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003700:	2201      	movs	r2, #1
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	fa02 f303 	lsl.w	r3, r2, r3
 8003708:	43db      	mvns	r3, r3
 800370a:	69ba      	ldr	r2, [r7, #24]
 800370c:	4013      	ands	r3, r2
 800370e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	091b      	lsrs	r3, r3, #4
 8003716:	f003 0201 	and.w	r2, r3, #1
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	fa02 f303 	lsl.w	r3, r2, r3
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	4313      	orrs	r3, r2
 8003724:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	2203      	movs	r2, #3
 8003738:	fa02 f303 	lsl.w	r3, r2, r3
 800373c:	43db      	mvns	r3, r3
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	4013      	ands	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	689a      	ldr	r2, [r3, #8]
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	005b      	lsls	r3, r3, #1
 800374c:	fa02 f303 	lsl.w	r3, r2, r3
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	4313      	orrs	r3, r2
 8003754:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	2b02      	cmp	r3, #2
 8003762:	d003      	beq.n	800376c <HAL_GPIO_Init+0xfc>
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b12      	cmp	r3, #18
 800376a:	d123      	bne.n	80037b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	08da      	lsrs	r2, r3, #3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	3208      	adds	r2, #8
 8003774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003778:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	f003 0307 	and.w	r3, r3, #7
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	220f      	movs	r2, #15
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	43db      	mvns	r3, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4013      	ands	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	691a      	ldr	r2, [r3, #16]
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	f003 0307 	and.w	r3, r3, #7
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	08da      	lsrs	r2, r3, #3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	3208      	adds	r2, #8
 80037ae:	69b9      	ldr	r1, [r7, #24]
 80037b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	2203      	movs	r2, #3
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	43db      	mvns	r3, r3
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	4013      	ands	r3, r2
 80037ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f003 0203 	and.w	r2, r3, #3
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	4313      	orrs	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 80b4 	beq.w	800395e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037f6:	2300      	movs	r3, #0
 80037f8:	60fb      	str	r3, [r7, #12]
 80037fa:	4b5f      	ldr	r3, [pc, #380]	; (8003978 <HAL_GPIO_Init+0x308>)
 80037fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037fe:	4a5e      	ldr	r2, [pc, #376]	; (8003978 <HAL_GPIO_Init+0x308>)
 8003800:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003804:	6453      	str	r3, [r2, #68]	; 0x44
 8003806:	4b5c      	ldr	r3, [pc, #368]	; (8003978 <HAL_GPIO_Init+0x308>)
 8003808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800380e:	60fb      	str	r3, [r7, #12]
 8003810:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003812:	4a5a      	ldr	r2, [pc, #360]	; (800397c <HAL_GPIO_Init+0x30c>)
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	089b      	lsrs	r3, r3, #2
 8003818:	3302      	adds	r3, #2
 800381a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800381e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	f003 0303 	and.w	r3, r3, #3
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	220f      	movs	r2, #15
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	43db      	mvns	r3, r3
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	4013      	ands	r3, r2
 8003834:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a51      	ldr	r2, [pc, #324]	; (8003980 <HAL_GPIO_Init+0x310>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d02b      	beq.n	8003896 <HAL_GPIO_Init+0x226>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a50      	ldr	r2, [pc, #320]	; (8003984 <HAL_GPIO_Init+0x314>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d025      	beq.n	8003892 <HAL_GPIO_Init+0x222>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a4f      	ldr	r2, [pc, #316]	; (8003988 <HAL_GPIO_Init+0x318>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d01f      	beq.n	800388e <HAL_GPIO_Init+0x21e>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a4e      	ldr	r2, [pc, #312]	; (800398c <HAL_GPIO_Init+0x31c>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d019      	beq.n	800388a <HAL_GPIO_Init+0x21a>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a4d      	ldr	r2, [pc, #308]	; (8003990 <HAL_GPIO_Init+0x320>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d013      	beq.n	8003886 <HAL_GPIO_Init+0x216>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a4c      	ldr	r2, [pc, #304]	; (8003994 <HAL_GPIO_Init+0x324>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d00d      	beq.n	8003882 <HAL_GPIO_Init+0x212>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a4b      	ldr	r2, [pc, #300]	; (8003998 <HAL_GPIO_Init+0x328>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d007      	beq.n	800387e <HAL_GPIO_Init+0x20e>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a4a      	ldr	r2, [pc, #296]	; (800399c <HAL_GPIO_Init+0x32c>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d101      	bne.n	800387a <HAL_GPIO_Init+0x20a>
 8003876:	2307      	movs	r3, #7
 8003878:	e00e      	b.n	8003898 <HAL_GPIO_Init+0x228>
 800387a:	2308      	movs	r3, #8
 800387c:	e00c      	b.n	8003898 <HAL_GPIO_Init+0x228>
 800387e:	2306      	movs	r3, #6
 8003880:	e00a      	b.n	8003898 <HAL_GPIO_Init+0x228>
 8003882:	2305      	movs	r3, #5
 8003884:	e008      	b.n	8003898 <HAL_GPIO_Init+0x228>
 8003886:	2304      	movs	r3, #4
 8003888:	e006      	b.n	8003898 <HAL_GPIO_Init+0x228>
 800388a:	2303      	movs	r3, #3
 800388c:	e004      	b.n	8003898 <HAL_GPIO_Init+0x228>
 800388e:	2302      	movs	r3, #2
 8003890:	e002      	b.n	8003898 <HAL_GPIO_Init+0x228>
 8003892:	2301      	movs	r3, #1
 8003894:	e000      	b.n	8003898 <HAL_GPIO_Init+0x228>
 8003896:	2300      	movs	r3, #0
 8003898:	69fa      	ldr	r2, [r7, #28]
 800389a:	f002 0203 	and.w	r2, r2, #3
 800389e:	0092      	lsls	r2, r2, #2
 80038a0:	4093      	lsls	r3, r2
 80038a2:	69ba      	ldr	r2, [r7, #24]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038a8:	4934      	ldr	r1, [pc, #208]	; (800397c <HAL_GPIO_Init+0x30c>)
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	089b      	lsrs	r3, r3, #2
 80038ae:	3302      	adds	r3, #2
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038b6:	4b3a      	ldr	r3, [pc, #232]	; (80039a0 <HAL_GPIO_Init+0x330>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	43db      	mvns	r3, r3
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	4013      	ands	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d003      	beq.n	80038da <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038da:	4a31      	ldr	r2, [pc, #196]	; (80039a0 <HAL_GPIO_Init+0x330>)
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80038e0:	4b2f      	ldr	r3, [pc, #188]	; (80039a0 <HAL_GPIO_Init+0x330>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	43db      	mvns	r3, r3
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4013      	ands	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4313      	orrs	r3, r2
 8003902:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003904:	4a26      	ldr	r2, [pc, #152]	; (80039a0 <HAL_GPIO_Init+0x330>)
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800390a:	4b25      	ldr	r3, [pc, #148]	; (80039a0 <HAL_GPIO_Init+0x330>)
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	43db      	mvns	r3, r3
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	4013      	ands	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d003      	beq.n	800392e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	4313      	orrs	r3, r2
 800392c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800392e:	4a1c      	ldr	r2, [pc, #112]	; (80039a0 <HAL_GPIO_Init+0x330>)
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003934:	4b1a      	ldr	r3, [pc, #104]	; (80039a0 <HAL_GPIO_Init+0x330>)
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	43db      	mvns	r3, r3
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	4013      	ands	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d003      	beq.n	8003958 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	4313      	orrs	r3, r2
 8003956:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003958:	4a11      	ldr	r2, [pc, #68]	; (80039a0 <HAL_GPIO_Init+0x330>)
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	3301      	adds	r3, #1
 8003962:	61fb      	str	r3, [r7, #28]
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	2b0f      	cmp	r3, #15
 8003968:	f67f ae90 	bls.w	800368c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800396c:	bf00      	nop
 800396e:	3724      	adds	r7, #36	; 0x24
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr
 8003978:	40023800 	.word	0x40023800
 800397c:	40013800 	.word	0x40013800
 8003980:	40020000 	.word	0x40020000
 8003984:	40020400 	.word	0x40020400
 8003988:	40020800 	.word	0x40020800
 800398c:	40020c00 	.word	0x40020c00
 8003990:	40021000 	.word	0x40021000
 8003994:	40021400 	.word	0x40021400
 8003998:	40021800 	.word	0x40021800
 800399c:	40021c00 	.word	0x40021c00
 80039a0:	40013c00 	.word	0x40013c00

080039a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	460b      	mov	r3, r1
 80039ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	691a      	ldr	r2, [r3, #16]
 80039b4:	887b      	ldrh	r3, [r7, #2]
 80039b6:	4013      	ands	r3, r2
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d002      	beq.n	80039c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039bc:	2301      	movs	r3, #1
 80039be:	73fb      	strb	r3, [r7, #15]
 80039c0:	e001      	b.n	80039c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039c2:	2300      	movs	r3, #0
 80039c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3714      	adds	r7, #20
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr

080039d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	460b      	mov	r3, r1
 80039de:	807b      	strh	r3, [r7, #2]
 80039e0:	4613      	mov	r3, r2
 80039e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039e4:	787b      	ldrb	r3, [r7, #1]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039ea:	887a      	ldrh	r2, [r7, #2]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039f0:	e003      	b.n	80039fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039f2:	887b      	ldrh	r3, [r7, #2]
 80039f4:	041a      	lsls	r2, r3, #16
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	619a      	str	r2, [r3, #24]
}
 80039fa:	bf00      	nop
 80039fc:	370c      	adds	r7, #12
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
	...

08003a08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b086      	sub	sp, #24
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e25b      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d075      	beq.n	8003b12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a26:	4ba3      	ldr	r3, [pc, #652]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 030c 	and.w	r3, r3, #12
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	d00c      	beq.n	8003a4c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a32:	4ba0      	ldr	r3, [pc, #640]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a3a:	2b08      	cmp	r3, #8
 8003a3c:	d112      	bne.n	8003a64 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a3e:	4b9d      	ldr	r3, [pc, #628]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a4a:	d10b      	bne.n	8003a64 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a4c:	4b99      	ldr	r3, [pc, #612]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d05b      	beq.n	8003b10 <HAL_RCC_OscConfig+0x108>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d157      	bne.n	8003b10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e236      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a6c:	d106      	bne.n	8003a7c <HAL_RCC_OscConfig+0x74>
 8003a6e:	4b91      	ldr	r3, [pc, #580]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a90      	ldr	r2, [pc, #576]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003a74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a78:	6013      	str	r3, [r2, #0]
 8003a7a:	e01d      	b.n	8003ab8 <HAL_RCC_OscConfig+0xb0>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a84:	d10c      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x98>
 8003a86:	4b8b      	ldr	r3, [pc, #556]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a8a      	ldr	r2, [pc, #552]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003a8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	4b88      	ldr	r3, [pc, #544]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a87      	ldr	r2, [pc, #540]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003a98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a9c:	6013      	str	r3, [r2, #0]
 8003a9e:	e00b      	b.n	8003ab8 <HAL_RCC_OscConfig+0xb0>
 8003aa0:	4b84      	ldr	r3, [pc, #528]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a83      	ldr	r2, [pc, #524]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003aa6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003aaa:	6013      	str	r3, [r2, #0]
 8003aac:	4b81      	ldr	r3, [pc, #516]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a80      	ldr	r2, [pc, #512]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003ab2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ab6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d013      	beq.n	8003ae8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac0:	f7fe fc5c 	bl	800237c <HAL_GetTick>
 8003ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ac6:	e008      	b.n	8003ada <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ac8:	f7fe fc58 	bl	800237c <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b64      	cmp	r3, #100	; 0x64
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e1fb      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ada:	4b76      	ldr	r3, [pc, #472]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d0f0      	beq.n	8003ac8 <HAL_RCC_OscConfig+0xc0>
 8003ae6:	e014      	b.n	8003b12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae8:	f7fe fc48 	bl	800237c <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003af0:	f7fe fc44 	bl	800237c <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b64      	cmp	r3, #100	; 0x64
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e1e7      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b02:	4b6c      	ldr	r3, [pc, #432]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1f0      	bne.n	8003af0 <HAL_RCC_OscConfig+0xe8>
 8003b0e:	e000      	b.n	8003b12 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d063      	beq.n	8003be6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b1e:	4b65      	ldr	r3, [pc, #404]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f003 030c 	and.w	r3, r3, #12
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00b      	beq.n	8003b42 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b2a:	4b62      	ldr	r3, [pc, #392]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b32:	2b08      	cmp	r3, #8
 8003b34:	d11c      	bne.n	8003b70 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b36:	4b5f      	ldr	r3, [pc, #380]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d116      	bne.n	8003b70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b42:	4b5c      	ldr	r3, [pc, #368]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d005      	beq.n	8003b5a <HAL_RCC_OscConfig+0x152>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d001      	beq.n	8003b5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e1bb      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b5a:	4b56      	ldr	r3, [pc, #344]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	4952      	ldr	r1, [pc, #328]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b6e:	e03a      	b.n	8003be6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d020      	beq.n	8003bba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b78:	4b4f      	ldr	r3, [pc, #316]	; (8003cb8 <HAL_RCC_OscConfig+0x2b0>)
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b7e:	f7fe fbfd 	bl	800237c <HAL_GetTick>
 8003b82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b84:	e008      	b.n	8003b98 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b86:	f7fe fbf9 	bl	800237c <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e19c      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b98:	4b46      	ldr	r3, [pc, #280]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0f0      	beq.n	8003b86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba4:	4b43      	ldr	r3, [pc, #268]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	00db      	lsls	r3, r3, #3
 8003bb2:	4940      	ldr	r1, [pc, #256]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	600b      	str	r3, [r1, #0]
 8003bb8:	e015      	b.n	8003be6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bba:	4b3f      	ldr	r3, [pc, #252]	; (8003cb8 <HAL_RCC_OscConfig+0x2b0>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc0:	f7fe fbdc 	bl	800237c <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bc8:	f7fe fbd8 	bl	800237c <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e17b      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bda:	4b36      	ldr	r3, [pc, #216]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1f0      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d030      	beq.n	8003c54 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d016      	beq.n	8003c28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bfa:	4b30      	ldr	r3, [pc, #192]	; (8003cbc <HAL_RCC_OscConfig+0x2b4>)
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c00:	f7fe fbbc 	bl	800237c <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c08:	f7fe fbb8 	bl	800237c <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e15b      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c1a:	4b26      	ldr	r3, [pc, #152]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003c1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0f0      	beq.n	8003c08 <HAL_RCC_OscConfig+0x200>
 8003c26:	e015      	b.n	8003c54 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c28:	4b24      	ldr	r3, [pc, #144]	; (8003cbc <HAL_RCC_OscConfig+0x2b4>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c2e:	f7fe fba5 	bl	800237c <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c34:	e008      	b.n	8003c48 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c36:	f7fe fba1 	bl	800237c <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e144      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c48:	4b1a      	ldr	r3, [pc, #104]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003c4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1f0      	bne.n	8003c36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0304 	and.w	r3, r3, #4
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 80a0 	beq.w	8003da2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c62:	2300      	movs	r3, #0
 8003c64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c66:	4b13      	ldr	r3, [pc, #76]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d10f      	bne.n	8003c92 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c72:	2300      	movs	r3, #0
 8003c74:	60bb      	str	r3, [r7, #8]
 8003c76:	4b0f      	ldr	r3, [pc, #60]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7a:	4a0e      	ldr	r2, [pc, #56]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c80:	6413      	str	r3, [r2, #64]	; 0x40
 8003c82:	4b0c      	ldr	r3, [pc, #48]	; (8003cb4 <HAL_RCC_OscConfig+0x2ac>)
 8003c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c8a:	60bb      	str	r3, [r7, #8]
 8003c8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c92:	4b0b      	ldr	r3, [pc, #44]	; (8003cc0 <HAL_RCC_OscConfig+0x2b8>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d121      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c9e:	4b08      	ldr	r3, [pc, #32]	; (8003cc0 <HAL_RCC_OscConfig+0x2b8>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a07      	ldr	r2, [pc, #28]	; (8003cc0 <HAL_RCC_OscConfig+0x2b8>)
 8003ca4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ca8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003caa:	f7fe fb67 	bl	800237c <HAL_GetTick>
 8003cae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb0:	e011      	b.n	8003cd6 <HAL_RCC_OscConfig+0x2ce>
 8003cb2:	bf00      	nop
 8003cb4:	40023800 	.word	0x40023800
 8003cb8:	42470000 	.word	0x42470000
 8003cbc:	42470e80 	.word	0x42470e80
 8003cc0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cc4:	f7fe fb5a 	bl	800237c <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e0fd      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd6:	4b81      	ldr	r3, [pc, #516]	; (8003edc <HAL_RCC_OscConfig+0x4d4>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d0f0      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d106      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x2f0>
 8003cea:	4b7d      	ldr	r3, [pc, #500]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cee:	4a7c      	ldr	r2, [pc, #496]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003cf0:	f043 0301 	orr.w	r3, r3, #1
 8003cf4:	6713      	str	r3, [r2, #112]	; 0x70
 8003cf6:	e01c      	b.n	8003d32 <HAL_RCC_OscConfig+0x32a>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	2b05      	cmp	r3, #5
 8003cfe:	d10c      	bne.n	8003d1a <HAL_RCC_OscConfig+0x312>
 8003d00:	4b77      	ldr	r3, [pc, #476]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d04:	4a76      	ldr	r2, [pc, #472]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003d06:	f043 0304 	orr.w	r3, r3, #4
 8003d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8003d0c:	4b74      	ldr	r3, [pc, #464]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d10:	4a73      	ldr	r2, [pc, #460]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003d12:	f043 0301 	orr.w	r3, r3, #1
 8003d16:	6713      	str	r3, [r2, #112]	; 0x70
 8003d18:	e00b      	b.n	8003d32 <HAL_RCC_OscConfig+0x32a>
 8003d1a:	4b71      	ldr	r3, [pc, #452]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d1e:	4a70      	ldr	r2, [pc, #448]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003d20:	f023 0301 	bic.w	r3, r3, #1
 8003d24:	6713      	str	r3, [r2, #112]	; 0x70
 8003d26:	4b6e      	ldr	r3, [pc, #440]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d2a:	4a6d      	ldr	r2, [pc, #436]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003d2c:	f023 0304 	bic.w	r3, r3, #4
 8003d30:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d015      	beq.n	8003d66 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d3a:	f7fe fb1f 	bl	800237c <HAL_GetTick>
 8003d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d40:	e00a      	b.n	8003d58 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d42:	f7fe fb1b 	bl	800237c <HAL_GetTick>
 8003d46:	4602      	mov	r2, r0
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d901      	bls.n	8003d58 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e0bc      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d58:	4b61      	ldr	r3, [pc, #388]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003d5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d5c:	f003 0302 	and.w	r3, r3, #2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d0ee      	beq.n	8003d42 <HAL_RCC_OscConfig+0x33a>
 8003d64:	e014      	b.n	8003d90 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d66:	f7fe fb09 	bl	800237c <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d6c:	e00a      	b.n	8003d84 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d6e:	f7fe fb05 	bl	800237c <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e0a6      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d84:	4b56      	ldr	r3, [pc, #344]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1ee      	bne.n	8003d6e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d90:	7dfb      	ldrb	r3, [r7, #23]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d105      	bne.n	8003da2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d96:	4b52      	ldr	r3, [pc, #328]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	4a51      	ldr	r2, [pc, #324]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003d9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003da0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	f000 8092 	beq.w	8003ed0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dac:	4b4c      	ldr	r3, [pc, #304]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f003 030c 	and.w	r3, r3, #12
 8003db4:	2b08      	cmp	r3, #8
 8003db6:	d05c      	beq.n	8003e72 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d141      	bne.n	8003e44 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dc0:	4b48      	ldr	r3, [pc, #288]	; (8003ee4 <HAL_RCC_OscConfig+0x4dc>)
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc6:	f7fe fad9 	bl	800237c <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dce:	f7fe fad5 	bl	800237c <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e078      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003de0:	4b3f      	ldr	r3, [pc, #252]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1f0      	bne.n	8003dce <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	69da      	ldr	r2, [r3, #28]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a1b      	ldr	r3, [r3, #32]
 8003df4:	431a      	orrs	r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfa:	019b      	lsls	r3, r3, #6
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e02:	085b      	lsrs	r3, r3, #1
 8003e04:	3b01      	subs	r3, #1
 8003e06:	041b      	lsls	r3, r3, #16
 8003e08:	431a      	orrs	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0e:	061b      	lsls	r3, r3, #24
 8003e10:	4933      	ldr	r1, [pc, #204]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e16:	4b33      	ldr	r3, [pc, #204]	; (8003ee4 <HAL_RCC_OscConfig+0x4dc>)
 8003e18:	2201      	movs	r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e1c:	f7fe faae 	bl	800237c <HAL_GetTick>
 8003e20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e22:	e008      	b.n	8003e36 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e24:	f7fe faaa 	bl	800237c <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e04d      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e36:	4b2a      	ldr	r3, [pc, #168]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0f0      	beq.n	8003e24 <HAL_RCC_OscConfig+0x41c>
 8003e42:	e045      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e44:	4b27      	ldr	r3, [pc, #156]	; (8003ee4 <HAL_RCC_OscConfig+0x4dc>)
 8003e46:	2200      	movs	r2, #0
 8003e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e4a:	f7fe fa97 	bl	800237c <HAL_GetTick>
 8003e4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e50:	e008      	b.n	8003e64 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e52:	f7fe fa93 	bl	800237c <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e036      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e64:	4b1e      	ldr	r3, [pc, #120]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1f0      	bne.n	8003e52 <HAL_RCC_OscConfig+0x44a>
 8003e70:	e02e      	b.n	8003ed0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d101      	bne.n	8003e7e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e029      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e7e:	4b18      	ldr	r3, [pc, #96]	; (8003ee0 <HAL_RCC_OscConfig+0x4d8>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	69db      	ldr	r3, [r3, #28]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d11c      	bne.n	8003ecc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d115      	bne.n	8003ecc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d10d      	bne.n	8003ecc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d106      	bne.n	8003ecc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d001      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e000      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3718      	adds	r7, #24
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	40007000 	.word	0x40007000
 8003ee0:	40023800 	.word	0x40023800
 8003ee4:	42470060 	.word	0x42470060

08003ee8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d101      	bne.n	8003efc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e0cc      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003efc:	4b68      	ldr	r3, [pc, #416]	; (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 030f 	and.w	r3, r3, #15
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d90c      	bls.n	8003f24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f0a:	4b65      	ldr	r3, [pc, #404]	; (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	b2d2      	uxtb	r2, r2
 8003f10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f12:	4b63      	ldr	r3, [pc, #396]	; (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 030f 	and.w	r3, r3, #15
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d001      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e0b8      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d020      	beq.n	8003f72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d005      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f3c:	4b59      	ldr	r3, [pc, #356]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	4a58      	ldr	r2, [pc, #352]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0308 	and.w	r3, r3, #8
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d005      	beq.n	8003f60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f54:	4b53      	ldr	r3, [pc, #332]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	4a52      	ldr	r2, [pc, #328]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f60:	4b50      	ldr	r3, [pc, #320]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	494d      	ldr	r1, [pc, #308]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d044      	beq.n	8004008 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d107      	bne.n	8003f96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f86:	4b47      	ldr	r3, [pc, #284]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d119      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e07f      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d003      	beq.n	8003fa6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fa2:	2b03      	cmp	r3, #3
 8003fa4:	d107      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa6:	4b3f      	ldr	r3, [pc, #252]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d109      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e06f      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb6:	4b3b      	ldr	r3, [pc, #236]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e067      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fc6:	4b37      	ldr	r3, [pc, #220]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f023 0203 	bic.w	r2, r3, #3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	4934      	ldr	r1, [pc, #208]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fd8:	f7fe f9d0 	bl	800237c <HAL_GetTick>
 8003fdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fde:	e00a      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fe0:	f7fe f9cc 	bl	800237c <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e04f      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ff6:	4b2b      	ldr	r3, [pc, #172]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f003 020c 	and.w	r2, r3, #12
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	429a      	cmp	r2, r3
 8004006:	d1eb      	bne.n	8003fe0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004008:	4b25      	ldr	r3, [pc, #148]	; (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 030f 	and.w	r3, r3, #15
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d20c      	bcs.n	8004030 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004016:	4b22      	ldr	r3, [pc, #136]	; (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	b2d2      	uxtb	r2, r2
 800401c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800401e:	4b20      	ldr	r3, [pc, #128]	; (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	429a      	cmp	r2, r3
 800402a:	d001      	beq.n	8004030 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e032      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	2b00      	cmp	r3, #0
 800403a:	d008      	beq.n	800404e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800403c:	4b19      	ldr	r3, [pc, #100]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	4916      	ldr	r1, [pc, #88]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800404a:	4313      	orrs	r3, r2
 800404c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0308 	and.w	r3, r3, #8
 8004056:	2b00      	cmp	r3, #0
 8004058:	d009      	beq.n	800406e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800405a:	4b12      	ldr	r3, [pc, #72]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	00db      	lsls	r3, r3, #3
 8004068:	490e      	ldr	r1, [pc, #56]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800406a:	4313      	orrs	r3, r2
 800406c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800406e:	f000 f821 	bl	80040b4 <HAL_RCC_GetSysClockFreq>
 8004072:	4601      	mov	r1, r0
 8004074:	4b0b      	ldr	r3, [pc, #44]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	091b      	lsrs	r3, r3, #4
 800407a:	f003 030f 	and.w	r3, r3, #15
 800407e:	4a0a      	ldr	r2, [pc, #40]	; (80040a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004080:	5cd3      	ldrb	r3, [r2, r3]
 8004082:	fa21 f303 	lsr.w	r3, r1, r3
 8004086:	4a09      	ldr	r2, [pc, #36]	; (80040ac <HAL_RCC_ClockConfig+0x1c4>)
 8004088:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800408a:	4b09      	ldr	r3, [pc, #36]	; (80040b0 <HAL_RCC_ClockConfig+0x1c8>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4618      	mov	r0, r3
 8004090:	f7fe f930 	bl	80022f4 <HAL_InitTick>

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	40023c00 	.word	0x40023c00
 80040a4:	40023800 	.word	0x40023800
 80040a8:	08006040 	.word	0x08006040
 80040ac:	20000090 	.word	0x20000090
 80040b0:	20000094 	.word	0x20000094

080040b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040b6:	b085      	sub	sp, #20
 80040b8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040ba:	2300      	movs	r3, #0
 80040bc:	607b      	str	r3, [r7, #4]
 80040be:	2300      	movs	r3, #0
 80040c0:	60fb      	str	r3, [r7, #12]
 80040c2:	2300      	movs	r3, #0
 80040c4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80040c6:	2300      	movs	r3, #0
 80040c8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040ca:	4b63      	ldr	r3, [pc, #396]	; (8004258 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f003 030c 	and.w	r3, r3, #12
 80040d2:	2b04      	cmp	r3, #4
 80040d4:	d007      	beq.n	80040e6 <HAL_RCC_GetSysClockFreq+0x32>
 80040d6:	2b08      	cmp	r3, #8
 80040d8:	d008      	beq.n	80040ec <HAL_RCC_GetSysClockFreq+0x38>
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f040 80b4 	bne.w	8004248 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040e0:	4b5e      	ldr	r3, [pc, #376]	; (800425c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80040e2:	60bb      	str	r3, [r7, #8]
       break;
 80040e4:	e0b3      	b.n	800424e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040e6:	4b5d      	ldr	r3, [pc, #372]	; (800425c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80040e8:	60bb      	str	r3, [r7, #8]
      break;
 80040ea:	e0b0      	b.n	800424e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040ec:	4b5a      	ldr	r3, [pc, #360]	; (8004258 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040f4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040f6:	4b58      	ldr	r3, [pc, #352]	; (8004258 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d04a      	beq.n	8004198 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004102:	4b55      	ldr	r3, [pc, #340]	; (8004258 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	099b      	lsrs	r3, r3, #6
 8004108:	f04f 0400 	mov.w	r4, #0
 800410c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004110:	f04f 0200 	mov.w	r2, #0
 8004114:	ea03 0501 	and.w	r5, r3, r1
 8004118:	ea04 0602 	and.w	r6, r4, r2
 800411c:	4629      	mov	r1, r5
 800411e:	4632      	mov	r2, r6
 8004120:	f04f 0300 	mov.w	r3, #0
 8004124:	f04f 0400 	mov.w	r4, #0
 8004128:	0154      	lsls	r4, r2, #5
 800412a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800412e:	014b      	lsls	r3, r1, #5
 8004130:	4619      	mov	r1, r3
 8004132:	4622      	mov	r2, r4
 8004134:	1b49      	subs	r1, r1, r5
 8004136:	eb62 0206 	sbc.w	r2, r2, r6
 800413a:	f04f 0300 	mov.w	r3, #0
 800413e:	f04f 0400 	mov.w	r4, #0
 8004142:	0194      	lsls	r4, r2, #6
 8004144:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004148:	018b      	lsls	r3, r1, #6
 800414a:	1a5b      	subs	r3, r3, r1
 800414c:	eb64 0402 	sbc.w	r4, r4, r2
 8004150:	f04f 0100 	mov.w	r1, #0
 8004154:	f04f 0200 	mov.w	r2, #0
 8004158:	00e2      	lsls	r2, r4, #3
 800415a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800415e:	00d9      	lsls	r1, r3, #3
 8004160:	460b      	mov	r3, r1
 8004162:	4614      	mov	r4, r2
 8004164:	195b      	adds	r3, r3, r5
 8004166:	eb44 0406 	adc.w	r4, r4, r6
 800416a:	f04f 0100 	mov.w	r1, #0
 800416e:	f04f 0200 	mov.w	r2, #0
 8004172:	02a2      	lsls	r2, r4, #10
 8004174:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004178:	0299      	lsls	r1, r3, #10
 800417a:	460b      	mov	r3, r1
 800417c:	4614      	mov	r4, r2
 800417e:	4618      	mov	r0, r3
 8004180:	4621      	mov	r1, r4
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f04f 0400 	mov.w	r4, #0
 8004188:	461a      	mov	r2, r3
 800418a:	4623      	mov	r3, r4
 800418c:	f7fc fca8 	bl	8000ae0 <__aeabi_uldivmod>
 8004190:	4603      	mov	r3, r0
 8004192:	460c      	mov	r4, r1
 8004194:	60fb      	str	r3, [r7, #12]
 8004196:	e049      	b.n	800422c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004198:	4b2f      	ldr	r3, [pc, #188]	; (8004258 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	099b      	lsrs	r3, r3, #6
 800419e:	f04f 0400 	mov.w	r4, #0
 80041a2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80041a6:	f04f 0200 	mov.w	r2, #0
 80041aa:	ea03 0501 	and.w	r5, r3, r1
 80041ae:	ea04 0602 	and.w	r6, r4, r2
 80041b2:	4629      	mov	r1, r5
 80041b4:	4632      	mov	r2, r6
 80041b6:	f04f 0300 	mov.w	r3, #0
 80041ba:	f04f 0400 	mov.w	r4, #0
 80041be:	0154      	lsls	r4, r2, #5
 80041c0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80041c4:	014b      	lsls	r3, r1, #5
 80041c6:	4619      	mov	r1, r3
 80041c8:	4622      	mov	r2, r4
 80041ca:	1b49      	subs	r1, r1, r5
 80041cc:	eb62 0206 	sbc.w	r2, r2, r6
 80041d0:	f04f 0300 	mov.w	r3, #0
 80041d4:	f04f 0400 	mov.w	r4, #0
 80041d8:	0194      	lsls	r4, r2, #6
 80041da:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80041de:	018b      	lsls	r3, r1, #6
 80041e0:	1a5b      	subs	r3, r3, r1
 80041e2:	eb64 0402 	sbc.w	r4, r4, r2
 80041e6:	f04f 0100 	mov.w	r1, #0
 80041ea:	f04f 0200 	mov.w	r2, #0
 80041ee:	00e2      	lsls	r2, r4, #3
 80041f0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80041f4:	00d9      	lsls	r1, r3, #3
 80041f6:	460b      	mov	r3, r1
 80041f8:	4614      	mov	r4, r2
 80041fa:	195b      	adds	r3, r3, r5
 80041fc:	eb44 0406 	adc.w	r4, r4, r6
 8004200:	f04f 0100 	mov.w	r1, #0
 8004204:	f04f 0200 	mov.w	r2, #0
 8004208:	02a2      	lsls	r2, r4, #10
 800420a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800420e:	0299      	lsls	r1, r3, #10
 8004210:	460b      	mov	r3, r1
 8004212:	4614      	mov	r4, r2
 8004214:	4618      	mov	r0, r3
 8004216:	4621      	mov	r1, r4
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f04f 0400 	mov.w	r4, #0
 800421e:	461a      	mov	r2, r3
 8004220:	4623      	mov	r3, r4
 8004222:	f7fc fc5d 	bl	8000ae0 <__aeabi_uldivmod>
 8004226:	4603      	mov	r3, r0
 8004228:	460c      	mov	r4, r1
 800422a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800422c:	4b0a      	ldr	r3, [pc, #40]	; (8004258 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	0c1b      	lsrs	r3, r3, #16
 8004232:	f003 0303 	and.w	r3, r3, #3
 8004236:	3301      	adds	r3, #1
 8004238:	005b      	lsls	r3, r3, #1
 800423a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800423c:	68fa      	ldr	r2, [r7, #12]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	fbb2 f3f3 	udiv	r3, r2, r3
 8004244:	60bb      	str	r3, [r7, #8]
      break;
 8004246:	e002      	b.n	800424e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004248:	4b04      	ldr	r3, [pc, #16]	; (800425c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800424a:	60bb      	str	r3, [r7, #8]
      break;
 800424c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800424e:	68bb      	ldr	r3, [r7, #8]
}
 8004250:	4618      	mov	r0, r3
 8004252:	3714      	adds	r7, #20
 8004254:	46bd      	mov	sp, r7
 8004256:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004258:	40023800 	.word	0x40023800
 800425c:	00f42400 	.word	0x00f42400

08004260 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e01d      	b.n	80042ae <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d106      	bne.n	800428c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f7fd ffac 	bl	80021e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2202      	movs	r2, #2
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3304      	adds	r3, #4
 800429c:	4619      	mov	r1, r3
 800429e:	4610      	mov	r0, r2
 80042a0:	f000 fa38 	bl	8004714 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042ac:	2300      	movs	r3, #0
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3708      	adds	r7, #8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80042b6:	b480      	push	{r7}
 80042b8:	b085      	sub	sp, #20
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2202      	movs	r2, #2
 80042c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	f003 0307 	and.w	r3, r3, #7
 80042d0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2b06      	cmp	r3, #6
 80042d6:	d007      	beq.n	80042e8 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0201 	orr.w	r2, r2, #1
 80042e6:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3714      	adds	r7, #20
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr

080042fe <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042fe:	b480      	push	{r7}
 8004300:	b085      	sub	sp, #20
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68da      	ldr	r2, [r3, #12]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f042 0201 	orr.w	r2, r2, #1
 8004314:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f003 0307 	and.w	r3, r3, #7
 8004320:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2b06      	cmp	r3, #6
 8004326:	d007      	beq.n	8004338 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0201 	orr.w	r2, r2, #1
 8004336:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3714      	adds	r7, #20
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004346:	b580      	push	{r7, lr}
 8004348:	b082      	sub	sp, #8
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	f003 0302 	and.w	r3, r3, #2
 8004358:	2b02      	cmp	r3, #2
 800435a:	d122      	bne.n	80043a2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	2b02      	cmp	r3, #2
 8004368:	d11b      	bne.n	80043a2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f06f 0202 	mvn.w	r2, #2
 8004372:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	699b      	ldr	r3, [r3, #24]
 8004380:	f003 0303 	and.w	r3, r3, #3
 8004384:	2b00      	cmp	r3, #0
 8004386:	d003      	beq.n	8004390 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 f9a5 	bl	80046d8 <HAL_TIM_IC_CaptureCallback>
 800438e:	e005      	b.n	800439c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f000 f997 	bl	80046c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f9a8 	bl	80046ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	f003 0304 	and.w	r3, r3, #4
 80043ac:	2b04      	cmp	r3, #4
 80043ae:	d122      	bne.n	80043f6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	f003 0304 	and.w	r3, r3, #4
 80043ba:	2b04      	cmp	r3, #4
 80043bc:	d11b      	bne.n	80043f6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f06f 0204 	mvn.w	r2, #4
 80043c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2202      	movs	r2, #2
 80043cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d003      	beq.n	80043e4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f000 f97b 	bl	80046d8 <HAL_TIM_IC_CaptureCallback>
 80043e2:	e005      	b.n	80043f0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 f96d 	bl	80046c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 f97e 	bl	80046ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	691b      	ldr	r3, [r3, #16]
 80043fc:	f003 0308 	and.w	r3, r3, #8
 8004400:	2b08      	cmp	r3, #8
 8004402:	d122      	bne.n	800444a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f003 0308 	and.w	r3, r3, #8
 800440e:	2b08      	cmp	r3, #8
 8004410:	d11b      	bne.n	800444a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f06f 0208 	mvn.w	r2, #8
 800441a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2204      	movs	r2, #4
 8004420:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	69db      	ldr	r3, [r3, #28]
 8004428:	f003 0303 	and.w	r3, r3, #3
 800442c:	2b00      	cmp	r3, #0
 800442e:	d003      	beq.n	8004438 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f000 f951 	bl	80046d8 <HAL_TIM_IC_CaptureCallback>
 8004436:	e005      	b.n	8004444 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 f943 	bl	80046c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f000 f954 	bl	80046ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	691b      	ldr	r3, [r3, #16]
 8004450:	f003 0310 	and.w	r3, r3, #16
 8004454:	2b10      	cmp	r3, #16
 8004456:	d122      	bne.n	800449e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	f003 0310 	and.w	r3, r3, #16
 8004462:	2b10      	cmp	r3, #16
 8004464:	d11b      	bne.n	800449e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f06f 0210 	mvn.w	r2, #16
 800446e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2208      	movs	r2, #8
 8004474:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	69db      	ldr	r3, [r3, #28]
 800447c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004480:	2b00      	cmp	r3, #0
 8004482:	d003      	beq.n	800448c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f000 f927 	bl	80046d8 <HAL_TIM_IC_CaptureCallback>
 800448a:	e005      	b.n	8004498 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 f919 	bl	80046c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 f92a 	bl	80046ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	f003 0301 	and.w	r3, r3, #1
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d10e      	bne.n	80044ca <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d107      	bne.n	80044ca <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f06f 0201 	mvn.w	r2, #1
 80044c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f7fd fb2b 	bl	8001b20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044d4:	2b80      	cmp	r3, #128	; 0x80
 80044d6:	d10e      	bne.n	80044f6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044e2:	2b80      	cmp	r3, #128	; 0x80
 80044e4:	d107      	bne.n	80044f6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80044ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f000 facf 	bl	8004a94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004500:	2b40      	cmp	r3, #64	; 0x40
 8004502:	d10e      	bne.n	8004522 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800450e:	2b40      	cmp	r3, #64	; 0x40
 8004510:	d107      	bne.n	8004522 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800451a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f000 f8ef 	bl	8004700 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	f003 0320 	and.w	r3, r3, #32
 800452c:	2b20      	cmp	r3, #32
 800452e:	d10e      	bne.n	800454e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	f003 0320 	and.w	r3, r3, #32
 800453a:	2b20      	cmp	r3, #32
 800453c:	d107      	bne.n	800454e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f06f 0220 	mvn.w	r2, #32
 8004546:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 fa99 	bl	8004a80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800454e:	bf00      	nop
 8004550:	3708      	adds	r7, #8
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}

08004556 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004556:	b580      	push	{r7, lr}
 8004558:	b084      	sub	sp, #16
 800455a:	af00      	add	r7, sp, #0
 800455c:	6078      	str	r0, [r7, #4]
 800455e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004566:	2b01      	cmp	r3, #1
 8004568:	d101      	bne.n	800456e <HAL_TIM_ConfigClockSource+0x18>
 800456a:	2302      	movs	r3, #2
 800456c:	e0a6      	b.n	80046bc <HAL_TIM_ConfigClockSource+0x166>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2202      	movs	r2, #2
 800457a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800458c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004594:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68fa      	ldr	r2, [r7, #12]
 800459c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2b40      	cmp	r3, #64	; 0x40
 80045a4:	d067      	beq.n	8004676 <HAL_TIM_ConfigClockSource+0x120>
 80045a6:	2b40      	cmp	r3, #64	; 0x40
 80045a8:	d80b      	bhi.n	80045c2 <HAL_TIM_ConfigClockSource+0x6c>
 80045aa:	2b10      	cmp	r3, #16
 80045ac:	d073      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0x140>
 80045ae:	2b10      	cmp	r3, #16
 80045b0:	d802      	bhi.n	80045b8 <HAL_TIM_ConfigClockSource+0x62>
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d06f      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80045b6:	e078      	b.n	80046aa <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80045b8:	2b20      	cmp	r3, #32
 80045ba:	d06c      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0x140>
 80045bc:	2b30      	cmp	r3, #48	; 0x30
 80045be:	d06a      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80045c0:	e073      	b.n	80046aa <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80045c2:	2b70      	cmp	r3, #112	; 0x70
 80045c4:	d00d      	beq.n	80045e2 <HAL_TIM_ConfigClockSource+0x8c>
 80045c6:	2b70      	cmp	r3, #112	; 0x70
 80045c8:	d804      	bhi.n	80045d4 <HAL_TIM_ConfigClockSource+0x7e>
 80045ca:	2b50      	cmp	r3, #80	; 0x50
 80045cc:	d033      	beq.n	8004636 <HAL_TIM_ConfigClockSource+0xe0>
 80045ce:	2b60      	cmp	r3, #96	; 0x60
 80045d0:	d041      	beq.n	8004656 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80045d2:	e06a      	b.n	80046aa <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80045d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045d8:	d066      	beq.n	80046a8 <HAL_TIM_ConfigClockSource+0x152>
 80045da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045de:	d017      	beq.n	8004610 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80045e0:	e063      	b.n	80046aa <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6818      	ldr	r0, [r3, #0]
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	6899      	ldr	r1, [r3, #8]
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	685a      	ldr	r2, [r3, #4]
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	f000 f9a9 	bl	8004948 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004604:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	609a      	str	r2, [r3, #8]
      break;
 800460e:	e04c      	b.n	80046aa <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6818      	ldr	r0, [r3, #0]
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	6899      	ldr	r1, [r3, #8]
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	685a      	ldr	r2, [r3, #4]
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	f000 f992 	bl	8004948 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	689a      	ldr	r2, [r3, #8]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004632:	609a      	str	r2, [r3, #8]
      break;
 8004634:	e039      	b.n	80046aa <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6818      	ldr	r0, [r3, #0]
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	6859      	ldr	r1, [r3, #4]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	461a      	mov	r2, r3
 8004644:	f000 f906 	bl	8004854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2150      	movs	r1, #80	; 0x50
 800464e:	4618      	mov	r0, r3
 8004650:	f000 f95f 	bl	8004912 <TIM_ITRx_SetConfig>
      break;
 8004654:	e029      	b.n	80046aa <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6818      	ldr	r0, [r3, #0]
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	6859      	ldr	r1, [r3, #4]
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	461a      	mov	r2, r3
 8004664:	f000 f925 	bl	80048b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2160      	movs	r1, #96	; 0x60
 800466e:	4618      	mov	r0, r3
 8004670:	f000 f94f 	bl	8004912 <TIM_ITRx_SetConfig>
      break;
 8004674:	e019      	b.n	80046aa <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6818      	ldr	r0, [r3, #0]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	6859      	ldr	r1, [r3, #4]
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	461a      	mov	r2, r3
 8004684:	f000 f8e6 	bl	8004854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2140      	movs	r1, #64	; 0x40
 800468e:	4618      	mov	r0, r3
 8004690:	f000 f93f 	bl	8004912 <TIM_ITRx_SetConfig>
      break;
 8004694:	e009      	b.n	80046aa <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4619      	mov	r1, r3
 80046a0:	4610      	mov	r0, r2
 80046a2:	f000 f936 	bl	8004912 <TIM_ITRx_SetConfig>
      break;
 80046a6:	e000      	b.n	80046aa <HAL_TIM_ConfigClockSource+0x154>
      break;
 80046a8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a40      	ldr	r2, [pc, #256]	; (8004828 <TIM_Base_SetConfig+0x114>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d013      	beq.n	8004754 <TIM_Base_SetConfig+0x40>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004732:	d00f      	beq.n	8004754 <TIM_Base_SetConfig+0x40>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a3d      	ldr	r2, [pc, #244]	; (800482c <TIM_Base_SetConfig+0x118>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d00b      	beq.n	8004754 <TIM_Base_SetConfig+0x40>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a3c      	ldr	r2, [pc, #240]	; (8004830 <TIM_Base_SetConfig+0x11c>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d007      	beq.n	8004754 <TIM_Base_SetConfig+0x40>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a3b      	ldr	r2, [pc, #236]	; (8004834 <TIM_Base_SetConfig+0x120>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d003      	beq.n	8004754 <TIM_Base_SetConfig+0x40>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a3a      	ldr	r2, [pc, #232]	; (8004838 <TIM_Base_SetConfig+0x124>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d108      	bne.n	8004766 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800475a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	4313      	orrs	r3, r2
 8004764:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a2f      	ldr	r2, [pc, #188]	; (8004828 <TIM_Base_SetConfig+0x114>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d02b      	beq.n	80047c6 <TIM_Base_SetConfig+0xb2>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004774:	d027      	beq.n	80047c6 <TIM_Base_SetConfig+0xb2>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a2c      	ldr	r2, [pc, #176]	; (800482c <TIM_Base_SetConfig+0x118>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d023      	beq.n	80047c6 <TIM_Base_SetConfig+0xb2>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a2b      	ldr	r2, [pc, #172]	; (8004830 <TIM_Base_SetConfig+0x11c>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d01f      	beq.n	80047c6 <TIM_Base_SetConfig+0xb2>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a2a      	ldr	r2, [pc, #168]	; (8004834 <TIM_Base_SetConfig+0x120>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d01b      	beq.n	80047c6 <TIM_Base_SetConfig+0xb2>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a29      	ldr	r2, [pc, #164]	; (8004838 <TIM_Base_SetConfig+0x124>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d017      	beq.n	80047c6 <TIM_Base_SetConfig+0xb2>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a28      	ldr	r2, [pc, #160]	; (800483c <TIM_Base_SetConfig+0x128>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d013      	beq.n	80047c6 <TIM_Base_SetConfig+0xb2>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a27      	ldr	r2, [pc, #156]	; (8004840 <TIM_Base_SetConfig+0x12c>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d00f      	beq.n	80047c6 <TIM_Base_SetConfig+0xb2>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a26      	ldr	r2, [pc, #152]	; (8004844 <TIM_Base_SetConfig+0x130>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d00b      	beq.n	80047c6 <TIM_Base_SetConfig+0xb2>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a25      	ldr	r2, [pc, #148]	; (8004848 <TIM_Base_SetConfig+0x134>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d007      	beq.n	80047c6 <TIM_Base_SetConfig+0xb2>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a24      	ldr	r2, [pc, #144]	; (800484c <TIM_Base_SetConfig+0x138>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d003      	beq.n	80047c6 <TIM_Base_SetConfig+0xb2>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a23      	ldr	r2, [pc, #140]	; (8004850 <TIM_Base_SetConfig+0x13c>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d108      	bne.n	80047d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	68fa      	ldr	r2, [r7, #12]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	689a      	ldr	r2, [r3, #8]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4a0a      	ldr	r2, [pc, #40]	; (8004828 <TIM_Base_SetConfig+0x114>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d003      	beq.n	800480c <TIM_Base_SetConfig+0xf8>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a0c      	ldr	r2, [pc, #48]	; (8004838 <TIM_Base_SetConfig+0x124>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d103      	bne.n	8004814 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	691a      	ldr	r2, [r3, #16]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	615a      	str	r2, [r3, #20]
}
 800481a:	bf00      	nop
 800481c:	3714      	adds	r7, #20
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	40010000 	.word	0x40010000
 800482c:	40000400 	.word	0x40000400
 8004830:	40000800 	.word	0x40000800
 8004834:	40000c00 	.word	0x40000c00
 8004838:	40010400 	.word	0x40010400
 800483c:	40014000 	.word	0x40014000
 8004840:	40014400 	.word	0x40014400
 8004844:	40014800 	.word	0x40014800
 8004848:	40001800 	.word	0x40001800
 800484c:	40001c00 	.word	0x40001c00
 8004850:	40002000 	.word	0x40002000

08004854 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004854:	b480      	push	{r7}
 8004856:	b087      	sub	sp, #28
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6a1b      	ldr	r3, [r3, #32]
 8004864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	f023 0201 	bic.w	r2, r3, #1
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800487e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	011b      	lsls	r3, r3, #4
 8004884:	693a      	ldr	r2, [r7, #16]
 8004886:	4313      	orrs	r3, r2
 8004888:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	f023 030a 	bic.w	r3, r3, #10
 8004890:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004892:	697a      	ldr	r2, [r7, #20]
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	4313      	orrs	r3, r2
 8004898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	621a      	str	r2, [r3, #32]
}
 80048a6:	bf00      	nop
 80048a8:	371c      	adds	r7, #28
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr

080048b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048b2:	b480      	push	{r7}
 80048b4:	b087      	sub	sp, #28
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	60f8      	str	r0, [r7, #12]
 80048ba:	60b9      	str	r1, [r7, #8]
 80048bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	f023 0210 	bic.w	r2, r3, #16
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	699b      	ldr	r3, [r3, #24]
 80048ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6a1b      	ldr	r3, [r3, #32]
 80048d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	031b      	lsls	r3, r3, #12
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	011b      	lsls	r3, r3, #4
 80048f4:	693a      	ldr	r2, [r7, #16]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	697a      	ldr	r2, [r7, #20]
 80048fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	621a      	str	r2, [r3, #32]
}
 8004906:	bf00      	nop
 8004908:	371c      	adds	r7, #28
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr

08004912 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004912:	b480      	push	{r7}
 8004914:	b085      	sub	sp, #20
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
 800491a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004928:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800492a:	683a      	ldr	r2, [r7, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	4313      	orrs	r3, r2
 8004930:	f043 0307 	orr.w	r3, r3, #7
 8004934:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	609a      	str	r2, [r3, #8]
}
 800493c:	bf00      	nop
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004948:	b480      	push	{r7}
 800494a:	b087      	sub	sp, #28
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
 8004954:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004962:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	021a      	lsls	r2, r3, #8
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	431a      	orrs	r2, r3
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	4313      	orrs	r3, r2
 8004970:	697a      	ldr	r2, [r7, #20]
 8004972:	4313      	orrs	r3, r2
 8004974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	609a      	str	r2, [r3, #8]
}
 800497c:	bf00      	nop
 800497e:	371c      	adds	r7, #28
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004998:	2b01      	cmp	r3, #1
 800499a:	d101      	bne.n	80049a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800499c:	2302      	movs	r3, #2
 800499e:	e05a      	b.n	8004a56 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2202      	movs	r2, #2
 80049ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a21      	ldr	r2, [pc, #132]	; (8004a64 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d022      	beq.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049ec:	d01d      	beq.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a1d      	ldr	r2, [pc, #116]	; (8004a68 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d018      	beq.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a1b      	ldr	r2, [pc, #108]	; (8004a6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d013      	beq.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a1a      	ldr	r2, [pc, #104]	; (8004a70 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d00e      	beq.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a18      	ldr	r2, [pc, #96]	; (8004a74 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d009      	beq.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a17      	ldr	r2, [pc, #92]	; (8004a78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d004      	beq.n	8004a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a15      	ldr	r2, [pc, #84]	; (8004a7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d10c      	bne.n	8004a44 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	68ba      	ldr	r2, [r7, #8]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a54:	2300      	movs	r3, #0
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3714      	adds	r7, #20
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	40010000 	.word	0x40010000
 8004a68:	40000400 	.word	0x40000400
 8004a6c:	40000800 	.word	0x40000800
 8004a70:	40000c00 	.word	0x40000c00
 8004a74:	40010400 	.word	0x40010400
 8004a78:	40014000 	.word	0x40014000
 8004a7c:	40001800 	.word	0x40001800

08004a80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a88:	bf00      	nop
 8004a8a:	370c      	adds	r7, #12
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr

08004a94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a9c:	bf00      	nop
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <__errno>:
 8004aa8:	4b01      	ldr	r3, [pc, #4]	; (8004ab0 <__errno+0x8>)
 8004aaa:	6818      	ldr	r0, [r3, #0]
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	2000009c 	.word	0x2000009c

08004ab4 <__libc_init_array>:
 8004ab4:	b570      	push	{r4, r5, r6, lr}
 8004ab6:	4e0d      	ldr	r6, [pc, #52]	; (8004aec <__libc_init_array+0x38>)
 8004ab8:	4c0d      	ldr	r4, [pc, #52]	; (8004af0 <__libc_init_array+0x3c>)
 8004aba:	1ba4      	subs	r4, r4, r6
 8004abc:	10a4      	asrs	r4, r4, #2
 8004abe:	2500      	movs	r5, #0
 8004ac0:	42a5      	cmp	r5, r4
 8004ac2:	d109      	bne.n	8004ad8 <__libc_init_array+0x24>
 8004ac4:	4e0b      	ldr	r6, [pc, #44]	; (8004af4 <__libc_init_array+0x40>)
 8004ac6:	4c0c      	ldr	r4, [pc, #48]	; (8004af8 <__libc_init_array+0x44>)
 8004ac8:	f001 faac 	bl	8006024 <_init>
 8004acc:	1ba4      	subs	r4, r4, r6
 8004ace:	10a4      	asrs	r4, r4, #2
 8004ad0:	2500      	movs	r5, #0
 8004ad2:	42a5      	cmp	r5, r4
 8004ad4:	d105      	bne.n	8004ae2 <__libc_init_array+0x2e>
 8004ad6:	bd70      	pop	{r4, r5, r6, pc}
 8004ad8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004adc:	4798      	blx	r3
 8004ade:	3501      	adds	r5, #1
 8004ae0:	e7ee      	b.n	8004ac0 <__libc_init_array+0xc>
 8004ae2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ae6:	4798      	blx	r3
 8004ae8:	3501      	adds	r5, #1
 8004aea:	e7f2      	b.n	8004ad2 <__libc_init_array+0x1e>
 8004aec:	080060a8 	.word	0x080060a8
 8004af0:	080060a8 	.word	0x080060a8
 8004af4:	080060a8 	.word	0x080060a8
 8004af8:	080060ac 	.word	0x080060ac

08004afc <memset>:
 8004afc:	4402      	add	r2, r0
 8004afe:	4603      	mov	r3, r0
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d100      	bne.n	8004b06 <memset+0xa>
 8004b04:	4770      	bx	lr
 8004b06:	f803 1b01 	strb.w	r1, [r3], #1
 8004b0a:	e7f9      	b.n	8004b00 <memset+0x4>

08004b0c <log>:
 8004b0c:	b570      	push	{r4, r5, r6, lr}
 8004b0e:	ed2d 8b02 	vpush	{d8}
 8004b12:	b08a      	sub	sp, #40	; 0x28
 8004b14:	ec55 4b10 	vmov	r4, r5, d0
 8004b18:	f000 f9ea 	bl	8004ef0 <__ieee754_log>
 8004b1c:	4b36      	ldr	r3, [pc, #216]	; (8004bf8 <log+0xec>)
 8004b1e:	eeb0 8a40 	vmov.f32	s16, s0
 8004b22:	eef0 8a60 	vmov.f32	s17, s1
 8004b26:	f993 6000 	ldrsb.w	r6, [r3]
 8004b2a:	1c73      	adds	r3, r6, #1
 8004b2c:	d05b      	beq.n	8004be6 <log+0xda>
 8004b2e:	4622      	mov	r2, r4
 8004b30:	462b      	mov	r3, r5
 8004b32:	4620      	mov	r0, r4
 8004b34:	4629      	mov	r1, r5
 8004b36:	f7fb ff9d 	bl	8000a74 <__aeabi_dcmpun>
 8004b3a:	2800      	cmp	r0, #0
 8004b3c:	d153      	bne.n	8004be6 <log+0xda>
 8004b3e:	2200      	movs	r2, #0
 8004b40:	2300      	movs	r3, #0
 8004b42:	4620      	mov	r0, r4
 8004b44:	4629      	mov	r1, r5
 8004b46:	f7fb ff8b 	bl	8000a60 <__aeabi_dcmpgt>
 8004b4a:	2800      	cmp	r0, #0
 8004b4c:	d14b      	bne.n	8004be6 <log+0xda>
 8004b4e:	4b2b      	ldr	r3, [pc, #172]	; (8004bfc <log+0xf0>)
 8004b50:	9301      	str	r3, [sp, #4]
 8004b52:	9008      	str	r0, [sp, #32]
 8004b54:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004b58:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004b5c:	b9a6      	cbnz	r6, 8004b88 <log+0x7c>
 8004b5e:	4b28      	ldr	r3, [pc, #160]	; (8004c00 <log+0xf4>)
 8004b60:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004b64:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b68:	4620      	mov	r0, r4
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	4629      	mov	r1, r5
 8004b70:	f7fb ff4e 	bl	8000a10 <__aeabi_dcmpeq>
 8004b74:	bb40      	cbnz	r0, 8004bc8 <log+0xbc>
 8004b76:	2301      	movs	r3, #1
 8004b78:	2e02      	cmp	r6, #2
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	d119      	bne.n	8004bb2 <log+0xa6>
 8004b7e:	f7ff ff93 	bl	8004aa8 <__errno>
 8004b82:	2321      	movs	r3, #33	; 0x21
 8004b84:	6003      	str	r3, [r0, #0]
 8004b86:	e019      	b.n	8004bbc <log+0xb0>
 8004b88:	4b1e      	ldr	r3, [pc, #120]	; (8004c04 <log+0xf8>)
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b90:	4620      	mov	r0, r4
 8004b92:	2200      	movs	r2, #0
 8004b94:	2300      	movs	r3, #0
 8004b96:	4629      	mov	r1, r5
 8004b98:	f7fb ff3a 	bl	8000a10 <__aeabi_dcmpeq>
 8004b9c:	2800      	cmp	r0, #0
 8004b9e:	d0ea      	beq.n	8004b76 <log+0x6a>
 8004ba0:	2302      	movs	r3, #2
 8004ba2:	429e      	cmp	r6, r3
 8004ba4:	9300      	str	r3, [sp, #0]
 8004ba6:	d111      	bne.n	8004bcc <log+0xc0>
 8004ba8:	f7ff ff7e 	bl	8004aa8 <__errno>
 8004bac:	2322      	movs	r3, #34	; 0x22
 8004bae:	6003      	str	r3, [r0, #0]
 8004bb0:	e011      	b.n	8004bd6 <log+0xca>
 8004bb2:	4668      	mov	r0, sp
 8004bb4:	f001 f91f 	bl	8005df6 <matherr>
 8004bb8:	2800      	cmp	r0, #0
 8004bba:	d0e0      	beq.n	8004b7e <log+0x72>
 8004bbc:	4812      	ldr	r0, [pc, #72]	; (8004c08 <log+0xfc>)
 8004bbe:	f001 f91f 	bl	8005e00 <nan>
 8004bc2:	ed8d 0b06 	vstr	d0, [sp, #24]
 8004bc6:	e006      	b.n	8004bd6 <log+0xca>
 8004bc8:	2302      	movs	r3, #2
 8004bca:	9300      	str	r3, [sp, #0]
 8004bcc:	4668      	mov	r0, sp
 8004bce:	f001 f912 	bl	8005df6 <matherr>
 8004bd2:	2800      	cmp	r0, #0
 8004bd4:	d0e8      	beq.n	8004ba8 <log+0x9c>
 8004bd6:	9b08      	ldr	r3, [sp, #32]
 8004bd8:	b11b      	cbz	r3, 8004be2 <log+0xd6>
 8004bda:	f7ff ff65 	bl	8004aa8 <__errno>
 8004bde:	9b08      	ldr	r3, [sp, #32]
 8004be0:	6003      	str	r3, [r0, #0]
 8004be2:	ed9d 8b06 	vldr	d8, [sp, #24]
 8004be6:	eeb0 0a48 	vmov.f32	s0, s16
 8004bea:	eef0 0a68 	vmov.f32	s1, s17
 8004bee:	b00a      	add	sp, #40	; 0x28
 8004bf0:	ecbd 8b02 	vpop	{d8}
 8004bf4:	bd70      	pop	{r4, r5, r6, pc}
 8004bf6:	bf00      	nop
 8004bf8:	20000100 	.word	0x20000100
 8004bfc:	08006058 	.word	0x08006058
 8004c00:	c7efffff 	.word	0xc7efffff
 8004c04:	fff00000 	.word	0xfff00000
 8004c08:	0800605b 	.word	0x0800605b

08004c0c <pow>:
 8004c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c10:	ed2d 8b04 	vpush	{d8-d9}
 8004c14:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8004ee8 <pow+0x2dc>
 8004c18:	b08d      	sub	sp, #52	; 0x34
 8004c1a:	ec57 6b10 	vmov	r6, r7, d0
 8004c1e:	ec55 4b11 	vmov	r4, r5, d1
 8004c22:	f000 fb19 	bl	8005258 <__ieee754_pow>
 8004c26:	f999 3000 	ldrsb.w	r3, [r9]
 8004c2a:	9300      	str	r3, [sp, #0]
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	eeb0 8a40 	vmov.f32	s16, s0
 8004c32:	eef0 8a60 	vmov.f32	s17, s1
 8004c36:	46c8      	mov	r8, r9
 8004c38:	d05f      	beq.n	8004cfa <pow+0xee>
 8004c3a:	4622      	mov	r2, r4
 8004c3c:	462b      	mov	r3, r5
 8004c3e:	4620      	mov	r0, r4
 8004c40:	4629      	mov	r1, r5
 8004c42:	f7fb ff17 	bl	8000a74 <__aeabi_dcmpun>
 8004c46:	4683      	mov	fp, r0
 8004c48:	2800      	cmp	r0, #0
 8004c4a:	d156      	bne.n	8004cfa <pow+0xee>
 8004c4c:	4632      	mov	r2, r6
 8004c4e:	463b      	mov	r3, r7
 8004c50:	4630      	mov	r0, r6
 8004c52:	4639      	mov	r1, r7
 8004c54:	f7fb ff0e 	bl	8000a74 <__aeabi_dcmpun>
 8004c58:	9001      	str	r0, [sp, #4]
 8004c5a:	b1e8      	cbz	r0, 8004c98 <pow+0x8c>
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	2300      	movs	r3, #0
 8004c60:	4620      	mov	r0, r4
 8004c62:	4629      	mov	r1, r5
 8004c64:	f7fb fed4 	bl	8000a10 <__aeabi_dcmpeq>
 8004c68:	2800      	cmp	r0, #0
 8004c6a:	d046      	beq.n	8004cfa <pow+0xee>
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	9302      	str	r3, [sp, #8]
 8004c70:	4b96      	ldr	r3, [pc, #600]	; (8004ecc <pow+0x2c0>)
 8004c72:	9303      	str	r3, [sp, #12]
 8004c74:	4b96      	ldr	r3, [pc, #600]	; (8004ed0 <pow+0x2c4>)
 8004c76:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004c80:	9b00      	ldr	r3, [sp, #0]
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004c88:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004c8c:	d033      	beq.n	8004cf6 <pow+0xea>
 8004c8e:	a802      	add	r0, sp, #8
 8004c90:	f001 f8b1 	bl	8005df6 <matherr>
 8004c94:	bb48      	cbnz	r0, 8004cea <pow+0xde>
 8004c96:	e05d      	b.n	8004d54 <pow+0x148>
 8004c98:	f04f 0a00 	mov.w	sl, #0
 8004c9c:	f04f 0b00 	mov.w	fp, #0
 8004ca0:	4652      	mov	r2, sl
 8004ca2:	465b      	mov	r3, fp
 8004ca4:	4630      	mov	r0, r6
 8004ca6:	4639      	mov	r1, r7
 8004ca8:	f7fb feb2 	bl	8000a10 <__aeabi_dcmpeq>
 8004cac:	ec4b ab19 	vmov	d9, sl, fp
 8004cb0:	2800      	cmp	r0, #0
 8004cb2:	d054      	beq.n	8004d5e <pow+0x152>
 8004cb4:	4652      	mov	r2, sl
 8004cb6:	465b      	mov	r3, fp
 8004cb8:	4620      	mov	r0, r4
 8004cba:	4629      	mov	r1, r5
 8004cbc:	f7fb fea8 	bl	8000a10 <__aeabi_dcmpeq>
 8004cc0:	4680      	mov	r8, r0
 8004cc2:	b318      	cbz	r0, 8004d0c <pow+0x100>
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	9302      	str	r3, [sp, #8]
 8004cc8:	4b80      	ldr	r3, [pc, #512]	; (8004ecc <pow+0x2c0>)
 8004cca:	9303      	str	r3, [sp, #12]
 8004ccc:	9b01      	ldr	r3, [sp, #4]
 8004cce:	930a      	str	r3, [sp, #40]	; 0x28
 8004cd0:	9b00      	ldr	r3, [sp, #0]
 8004cd2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004cd6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004cda:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d0d5      	beq.n	8004c8e <pow+0x82>
 8004ce2:	4b7b      	ldr	r3, [pc, #492]	; (8004ed0 <pow+0x2c4>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004cea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cec:	b11b      	cbz	r3, 8004cf6 <pow+0xea>
 8004cee:	f7ff fedb 	bl	8004aa8 <__errno>
 8004cf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cf4:	6003      	str	r3, [r0, #0]
 8004cf6:	ed9d 8b08 	vldr	d8, [sp, #32]
 8004cfa:	eeb0 0a48 	vmov.f32	s0, s16
 8004cfe:	eef0 0a68 	vmov.f32	s1, s17
 8004d02:	b00d      	add	sp, #52	; 0x34
 8004d04:	ecbd 8b04 	vpop	{d8-d9}
 8004d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d0c:	ec45 4b10 	vmov	d0, r4, r5
 8004d10:	f001 f869 	bl	8005de6 <finite>
 8004d14:	2800      	cmp	r0, #0
 8004d16:	d0f0      	beq.n	8004cfa <pow+0xee>
 8004d18:	4652      	mov	r2, sl
 8004d1a:	465b      	mov	r3, fp
 8004d1c:	4620      	mov	r0, r4
 8004d1e:	4629      	mov	r1, r5
 8004d20:	f7fb fe80 	bl	8000a24 <__aeabi_dcmplt>
 8004d24:	2800      	cmp	r0, #0
 8004d26:	d0e8      	beq.n	8004cfa <pow+0xee>
 8004d28:	2301      	movs	r3, #1
 8004d2a:	9302      	str	r3, [sp, #8]
 8004d2c:	4b67      	ldr	r3, [pc, #412]	; (8004ecc <pow+0x2c0>)
 8004d2e:	9303      	str	r3, [sp, #12]
 8004d30:	f999 3000 	ldrsb.w	r3, [r9]
 8004d34:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8004d38:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004d3c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004d40:	b913      	cbnz	r3, 8004d48 <pow+0x13c>
 8004d42:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8004d46:	e7a2      	b.n	8004c8e <pow+0x82>
 8004d48:	4962      	ldr	r1, [pc, #392]	; (8004ed4 <pow+0x2c8>)
 8004d4a:	2000      	movs	r0, #0
 8004d4c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d19c      	bne.n	8004c8e <pow+0x82>
 8004d54:	f7ff fea8 	bl	8004aa8 <__errno>
 8004d58:	2321      	movs	r3, #33	; 0x21
 8004d5a:	6003      	str	r3, [r0, #0]
 8004d5c:	e7c5      	b.n	8004cea <pow+0xde>
 8004d5e:	eeb0 0a48 	vmov.f32	s0, s16
 8004d62:	eef0 0a68 	vmov.f32	s1, s17
 8004d66:	f001 f83e 	bl	8005de6 <finite>
 8004d6a:	9000      	str	r0, [sp, #0]
 8004d6c:	2800      	cmp	r0, #0
 8004d6e:	f040 8081 	bne.w	8004e74 <pow+0x268>
 8004d72:	ec47 6b10 	vmov	d0, r6, r7
 8004d76:	f001 f836 	bl	8005de6 <finite>
 8004d7a:	2800      	cmp	r0, #0
 8004d7c:	d07a      	beq.n	8004e74 <pow+0x268>
 8004d7e:	ec45 4b10 	vmov	d0, r4, r5
 8004d82:	f001 f830 	bl	8005de6 <finite>
 8004d86:	2800      	cmp	r0, #0
 8004d88:	d074      	beq.n	8004e74 <pow+0x268>
 8004d8a:	ec53 2b18 	vmov	r2, r3, d8
 8004d8e:	ee18 0a10 	vmov	r0, s16
 8004d92:	4619      	mov	r1, r3
 8004d94:	f7fb fe6e 	bl	8000a74 <__aeabi_dcmpun>
 8004d98:	f999 9000 	ldrsb.w	r9, [r9]
 8004d9c:	4b4b      	ldr	r3, [pc, #300]	; (8004ecc <pow+0x2c0>)
 8004d9e:	b1b0      	cbz	r0, 8004dce <pow+0x1c2>
 8004da0:	2201      	movs	r2, #1
 8004da2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004da6:	9b00      	ldr	r3, [sp, #0]
 8004da8:	930a      	str	r3, [sp, #40]	; 0x28
 8004daa:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004dae:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004db2:	f1b9 0f00 	cmp.w	r9, #0
 8004db6:	d0c4      	beq.n	8004d42 <pow+0x136>
 8004db8:	4652      	mov	r2, sl
 8004dba:	465b      	mov	r3, fp
 8004dbc:	4650      	mov	r0, sl
 8004dbe:	4659      	mov	r1, fp
 8004dc0:	f7fb fce8 	bl	8000794 <__aeabi_ddiv>
 8004dc4:	f1b9 0f02 	cmp.w	r9, #2
 8004dc8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004dcc:	e7c1      	b.n	8004d52 <pow+0x146>
 8004dce:	2203      	movs	r2, #3
 8004dd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004dd4:	900a      	str	r0, [sp, #40]	; 0x28
 8004dd6:	4629      	mov	r1, r5
 8004dd8:	4620      	mov	r0, r4
 8004dda:	2200      	movs	r2, #0
 8004ddc:	4b3e      	ldr	r3, [pc, #248]	; (8004ed8 <pow+0x2cc>)
 8004dde:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004de2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004de6:	f7fb fbab 	bl	8000540 <__aeabi_dmul>
 8004dea:	4604      	mov	r4, r0
 8004dec:	460d      	mov	r5, r1
 8004dee:	f1b9 0f00 	cmp.w	r9, #0
 8004df2:	d124      	bne.n	8004e3e <pow+0x232>
 8004df4:	4b39      	ldr	r3, [pc, #228]	; (8004edc <pow+0x2d0>)
 8004df6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004dfa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004dfe:	4630      	mov	r0, r6
 8004e00:	4652      	mov	r2, sl
 8004e02:	465b      	mov	r3, fp
 8004e04:	4639      	mov	r1, r7
 8004e06:	f7fb fe0d 	bl	8000a24 <__aeabi_dcmplt>
 8004e0a:	2800      	cmp	r0, #0
 8004e0c:	d056      	beq.n	8004ebc <pow+0x2b0>
 8004e0e:	ec45 4b10 	vmov	d0, r4, r5
 8004e12:	f000 fffd 	bl	8005e10 <rint>
 8004e16:	4622      	mov	r2, r4
 8004e18:	462b      	mov	r3, r5
 8004e1a:	ec51 0b10 	vmov	r0, r1, d0
 8004e1e:	f7fb fdf7 	bl	8000a10 <__aeabi_dcmpeq>
 8004e22:	b920      	cbnz	r0, 8004e2e <pow+0x222>
 8004e24:	4b2e      	ldr	r3, [pc, #184]	; (8004ee0 <pow+0x2d4>)
 8004e26:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004e2a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004e2e:	f998 3000 	ldrsb.w	r3, [r8]
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d142      	bne.n	8004ebc <pow+0x2b0>
 8004e36:	f7ff fe37 	bl	8004aa8 <__errno>
 8004e3a:	2322      	movs	r3, #34	; 0x22
 8004e3c:	e78d      	b.n	8004d5a <pow+0x14e>
 8004e3e:	4b29      	ldr	r3, [pc, #164]	; (8004ee4 <pow+0x2d8>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004e46:	4630      	mov	r0, r6
 8004e48:	4652      	mov	r2, sl
 8004e4a:	465b      	mov	r3, fp
 8004e4c:	4639      	mov	r1, r7
 8004e4e:	f7fb fde9 	bl	8000a24 <__aeabi_dcmplt>
 8004e52:	2800      	cmp	r0, #0
 8004e54:	d0eb      	beq.n	8004e2e <pow+0x222>
 8004e56:	ec45 4b10 	vmov	d0, r4, r5
 8004e5a:	f000 ffd9 	bl	8005e10 <rint>
 8004e5e:	4622      	mov	r2, r4
 8004e60:	462b      	mov	r3, r5
 8004e62:	ec51 0b10 	vmov	r0, r1, d0
 8004e66:	f7fb fdd3 	bl	8000a10 <__aeabi_dcmpeq>
 8004e6a:	2800      	cmp	r0, #0
 8004e6c:	d1df      	bne.n	8004e2e <pow+0x222>
 8004e6e:	2200      	movs	r2, #0
 8004e70:	4b18      	ldr	r3, [pc, #96]	; (8004ed4 <pow+0x2c8>)
 8004e72:	e7da      	b.n	8004e2a <pow+0x21e>
 8004e74:	2200      	movs	r2, #0
 8004e76:	2300      	movs	r3, #0
 8004e78:	ec51 0b18 	vmov	r0, r1, d8
 8004e7c:	f7fb fdc8 	bl	8000a10 <__aeabi_dcmpeq>
 8004e80:	2800      	cmp	r0, #0
 8004e82:	f43f af3a 	beq.w	8004cfa <pow+0xee>
 8004e86:	ec47 6b10 	vmov	d0, r6, r7
 8004e8a:	f000 ffac 	bl	8005de6 <finite>
 8004e8e:	2800      	cmp	r0, #0
 8004e90:	f43f af33 	beq.w	8004cfa <pow+0xee>
 8004e94:	ec45 4b10 	vmov	d0, r4, r5
 8004e98:	f000 ffa5 	bl	8005de6 <finite>
 8004e9c:	2800      	cmp	r0, #0
 8004e9e:	f43f af2c 	beq.w	8004cfa <pow+0xee>
 8004ea2:	2304      	movs	r3, #4
 8004ea4:	9302      	str	r3, [sp, #8]
 8004ea6:	4b09      	ldr	r3, [pc, #36]	; (8004ecc <pow+0x2c0>)
 8004ea8:	9303      	str	r3, [sp, #12]
 8004eaa:	2300      	movs	r3, #0
 8004eac:	930a      	str	r3, [sp, #40]	; 0x28
 8004eae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004eb2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004eb6:	ed8d 9b08 	vstr	d9, [sp, #32]
 8004eba:	e7b8      	b.n	8004e2e <pow+0x222>
 8004ebc:	a802      	add	r0, sp, #8
 8004ebe:	f000 ff9a 	bl	8005df6 <matherr>
 8004ec2:	2800      	cmp	r0, #0
 8004ec4:	f47f af11 	bne.w	8004cea <pow+0xde>
 8004ec8:	e7b5      	b.n	8004e36 <pow+0x22a>
 8004eca:	bf00      	nop
 8004ecc:	0800605c 	.word	0x0800605c
 8004ed0:	3ff00000 	.word	0x3ff00000
 8004ed4:	fff00000 	.word	0xfff00000
 8004ed8:	3fe00000 	.word	0x3fe00000
 8004edc:	47efffff 	.word	0x47efffff
 8004ee0:	c7efffff 	.word	0xc7efffff
 8004ee4:	7ff00000 	.word	0x7ff00000
 8004ee8:	20000100 	.word	0x20000100
 8004eec:	00000000 	.word	0x00000000

08004ef0 <__ieee754_log>:
 8004ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ef4:	ec51 0b10 	vmov	r0, r1, d0
 8004ef8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004efc:	b087      	sub	sp, #28
 8004efe:	460d      	mov	r5, r1
 8004f00:	da27      	bge.n	8004f52 <__ieee754_log+0x62>
 8004f02:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004f06:	4303      	orrs	r3, r0
 8004f08:	ee10 2a10 	vmov	r2, s0
 8004f0c:	d10a      	bne.n	8004f24 <__ieee754_log+0x34>
 8004f0e:	49cc      	ldr	r1, [pc, #816]	; (8005240 <__ieee754_log+0x350>)
 8004f10:	2200      	movs	r2, #0
 8004f12:	2300      	movs	r3, #0
 8004f14:	2000      	movs	r0, #0
 8004f16:	f7fb fc3d 	bl	8000794 <__aeabi_ddiv>
 8004f1a:	ec41 0b10 	vmov	d0, r0, r1
 8004f1e:	b007      	add	sp, #28
 8004f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f24:	2900      	cmp	r1, #0
 8004f26:	da05      	bge.n	8004f34 <__ieee754_log+0x44>
 8004f28:	460b      	mov	r3, r1
 8004f2a:	f7fb f951 	bl	80001d0 <__aeabi_dsub>
 8004f2e:	2200      	movs	r2, #0
 8004f30:	2300      	movs	r3, #0
 8004f32:	e7f0      	b.n	8004f16 <__ieee754_log+0x26>
 8004f34:	4bc3      	ldr	r3, [pc, #780]	; (8005244 <__ieee754_log+0x354>)
 8004f36:	2200      	movs	r2, #0
 8004f38:	f7fb fb02 	bl	8000540 <__aeabi_dmul>
 8004f3c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8004f40:	460d      	mov	r5, r1
 8004f42:	4ac1      	ldr	r2, [pc, #772]	; (8005248 <__ieee754_log+0x358>)
 8004f44:	4295      	cmp	r5, r2
 8004f46:	dd06      	ble.n	8004f56 <__ieee754_log+0x66>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	460b      	mov	r3, r1
 8004f4c:	f7fb f942 	bl	80001d4 <__adddf3>
 8004f50:	e7e3      	b.n	8004f1a <__ieee754_log+0x2a>
 8004f52:	2300      	movs	r3, #0
 8004f54:	e7f5      	b.n	8004f42 <__ieee754_log+0x52>
 8004f56:	152c      	asrs	r4, r5, #20
 8004f58:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004f5c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8004f60:	441c      	add	r4, r3
 8004f62:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8004f66:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8004f6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f6e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8004f72:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8004f76:	ea42 0105 	orr.w	r1, r2, r5
 8004f7a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8004f7e:	2200      	movs	r2, #0
 8004f80:	4bb2      	ldr	r3, [pc, #712]	; (800524c <__ieee754_log+0x35c>)
 8004f82:	f7fb f925 	bl	80001d0 <__aeabi_dsub>
 8004f86:	1cab      	adds	r3, r5, #2
 8004f88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	4682      	mov	sl, r0
 8004f90:	468b      	mov	fp, r1
 8004f92:	f04f 0200 	mov.w	r2, #0
 8004f96:	dc53      	bgt.n	8005040 <__ieee754_log+0x150>
 8004f98:	2300      	movs	r3, #0
 8004f9a:	f7fb fd39 	bl	8000a10 <__aeabi_dcmpeq>
 8004f9e:	b1d0      	cbz	r0, 8004fd6 <__ieee754_log+0xe6>
 8004fa0:	2c00      	cmp	r4, #0
 8004fa2:	f000 8120 	beq.w	80051e6 <__ieee754_log+0x2f6>
 8004fa6:	4620      	mov	r0, r4
 8004fa8:	f7fb fa60 	bl	800046c <__aeabi_i2d>
 8004fac:	a390      	add	r3, pc, #576	; (adr r3, 80051f0 <__ieee754_log+0x300>)
 8004fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb2:	4606      	mov	r6, r0
 8004fb4:	460f      	mov	r7, r1
 8004fb6:	f7fb fac3 	bl	8000540 <__aeabi_dmul>
 8004fba:	a38f      	add	r3, pc, #572	; (adr r3, 80051f8 <__ieee754_log+0x308>)
 8004fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc0:	4604      	mov	r4, r0
 8004fc2:	460d      	mov	r5, r1
 8004fc4:	4630      	mov	r0, r6
 8004fc6:	4639      	mov	r1, r7
 8004fc8:	f7fb faba 	bl	8000540 <__aeabi_dmul>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	460b      	mov	r3, r1
 8004fd0:	4620      	mov	r0, r4
 8004fd2:	4629      	mov	r1, r5
 8004fd4:	e7ba      	b.n	8004f4c <__ieee754_log+0x5c>
 8004fd6:	a38a      	add	r3, pc, #552	; (adr r3, 8005200 <__ieee754_log+0x310>)
 8004fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fdc:	4650      	mov	r0, sl
 8004fde:	4659      	mov	r1, fp
 8004fe0:	f7fb faae 	bl	8000540 <__aeabi_dmul>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	2000      	movs	r0, #0
 8004fea:	4999      	ldr	r1, [pc, #612]	; (8005250 <__ieee754_log+0x360>)
 8004fec:	f7fb f8f0 	bl	80001d0 <__aeabi_dsub>
 8004ff0:	4652      	mov	r2, sl
 8004ff2:	4606      	mov	r6, r0
 8004ff4:	460f      	mov	r7, r1
 8004ff6:	465b      	mov	r3, fp
 8004ff8:	4650      	mov	r0, sl
 8004ffa:	4659      	mov	r1, fp
 8004ffc:	f7fb faa0 	bl	8000540 <__aeabi_dmul>
 8005000:	4602      	mov	r2, r0
 8005002:	460b      	mov	r3, r1
 8005004:	4630      	mov	r0, r6
 8005006:	4639      	mov	r1, r7
 8005008:	f7fb fa9a 	bl	8000540 <__aeabi_dmul>
 800500c:	4606      	mov	r6, r0
 800500e:	460f      	mov	r7, r1
 8005010:	b914      	cbnz	r4, 8005018 <__ieee754_log+0x128>
 8005012:	4632      	mov	r2, r6
 8005014:	463b      	mov	r3, r7
 8005016:	e0a0      	b.n	800515a <__ieee754_log+0x26a>
 8005018:	4620      	mov	r0, r4
 800501a:	f7fb fa27 	bl	800046c <__aeabi_i2d>
 800501e:	a374      	add	r3, pc, #464	; (adr r3, 80051f0 <__ieee754_log+0x300>)
 8005020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005024:	4680      	mov	r8, r0
 8005026:	4689      	mov	r9, r1
 8005028:	f7fb fa8a 	bl	8000540 <__aeabi_dmul>
 800502c:	a372      	add	r3, pc, #456	; (adr r3, 80051f8 <__ieee754_log+0x308>)
 800502e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005032:	4604      	mov	r4, r0
 8005034:	460d      	mov	r5, r1
 8005036:	4640      	mov	r0, r8
 8005038:	4649      	mov	r1, r9
 800503a:	f7fb fa81 	bl	8000540 <__aeabi_dmul>
 800503e:	e0a5      	b.n	800518c <__ieee754_log+0x29c>
 8005040:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005044:	f7fb f8c6 	bl	80001d4 <__adddf3>
 8005048:	4602      	mov	r2, r0
 800504a:	460b      	mov	r3, r1
 800504c:	4650      	mov	r0, sl
 800504e:	4659      	mov	r1, fp
 8005050:	f7fb fba0 	bl	8000794 <__aeabi_ddiv>
 8005054:	e9cd 0100 	strd	r0, r1, [sp]
 8005058:	4620      	mov	r0, r4
 800505a:	f7fb fa07 	bl	800046c <__aeabi_i2d>
 800505e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005062:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005066:	4610      	mov	r0, r2
 8005068:	4619      	mov	r1, r3
 800506a:	f7fb fa69 	bl	8000540 <__aeabi_dmul>
 800506e:	4602      	mov	r2, r0
 8005070:	460b      	mov	r3, r1
 8005072:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005076:	f7fb fa63 	bl	8000540 <__aeabi_dmul>
 800507a:	a363      	add	r3, pc, #396	; (adr r3, 8005208 <__ieee754_log+0x318>)
 800507c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005080:	4680      	mov	r8, r0
 8005082:	4689      	mov	r9, r1
 8005084:	f7fb fa5c 	bl	8000540 <__aeabi_dmul>
 8005088:	a361      	add	r3, pc, #388	; (adr r3, 8005210 <__ieee754_log+0x320>)
 800508a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508e:	f7fb f8a1 	bl	80001d4 <__adddf3>
 8005092:	4642      	mov	r2, r8
 8005094:	464b      	mov	r3, r9
 8005096:	f7fb fa53 	bl	8000540 <__aeabi_dmul>
 800509a:	a35f      	add	r3, pc, #380	; (adr r3, 8005218 <__ieee754_log+0x328>)
 800509c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a0:	f7fb f898 	bl	80001d4 <__adddf3>
 80050a4:	4642      	mov	r2, r8
 80050a6:	464b      	mov	r3, r9
 80050a8:	f7fb fa4a 	bl	8000540 <__aeabi_dmul>
 80050ac:	a35c      	add	r3, pc, #368	; (adr r3, 8005220 <__ieee754_log+0x330>)
 80050ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050b2:	f7fb f88f 	bl	80001d4 <__adddf3>
 80050b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050ba:	f7fb fa41 	bl	8000540 <__aeabi_dmul>
 80050be:	a35a      	add	r3, pc, #360	; (adr r3, 8005228 <__ieee754_log+0x338>)
 80050c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050c8:	4640      	mov	r0, r8
 80050ca:	4649      	mov	r1, r9
 80050cc:	f7fb fa38 	bl	8000540 <__aeabi_dmul>
 80050d0:	a357      	add	r3, pc, #348	; (adr r3, 8005230 <__ieee754_log+0x340>)
 80050d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d6:	f7fb f87d 	bl	80001d4 <__adddf3>
 80050da:	4642      	mov	r2, r8
 80050dc:	464b      	mov	r3, r9
 80050de:	f7fb fa2f 	bl	8000540 <__aeabi_dmul>
 80050e2:	a355      	add	r3, pc, #340	; (adr r3, 8005238 <__ieee754_log+0x348>)
 80050e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e8:	f7fb f874 	bl	80001d4 <__adddf3>
 80050ec:	4642      	mov	r2, r8
 80050ee:	464b      	mov	r3, r9
 80050f0:	f7fb fa26 	bl	8000540 <__aeabi_dmul>
 80050f4:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 80050f8:	4602      	mov	r2, r0
 80050fa:	460b      	mov	r3, r1
 80050fc:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8005100:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005104:	f7fb f866 	bl	80001d4 <__adddf3>
 8005108:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800510c:	3551      	adds	r5, #81	; 0x51
 800510e:	4335      	orrs	r5, r6
 8005110:	2d00      	cmp	r5, #0
 8005112:	4680      	mov	r8, r0
 8005114:	4689      	mov	r9, r1
 8005116:	dd48      	ble.n	80051aa <__ieee754_log+0x2ba>
 8005118:	2200      	movs	r2, #0
 800511a:	4b4d      	ldr	r3, [pc, #308]	; (8005250 <__ieee754_log+0x360>)
 800511c:	4650      	mov	r0, sl
 800511e:	4659      	mov	r1, fp
 8005120:	f7fb fa0e 	bl	8000540 <__aeabi_dmul>
 8005124:	4652      	mov	r2, sl
 8005126:	465b      	mov	r3, fp
 8005128:	f7fb fa0a 	bl	8000540 <__aeabi_dmul>
 800512c:	4602      	mov	r2, r0
 800512e:	460b      	mov	r3, r1
 8005130:	4606      	mov	r6, r0
 8005132:	460f      	mov	r7, r1
 8005134:	4640      	mov	r0, r8
 8005136:	4649      	mov	r1, r9
 8005138:	f7fb f84c 	bl	80001d4 <__adddf3>
 800513c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005140:	f7fb f9fe 	bl	8000540 <__aeabi_dmul>
 8005144:	4680      	mov	r8, r0
 8005146:	4689      	mov	r9, r1
 8005148:	b964      	cbnz	r4, 8005164 <__ieee754_log+0x274>
 800514a:	4602      	mov	r2, r0
 800514c:	460b      	mov	r3, r1
 800514e:	4630      	mov	r0, r6
 8005150:	4639      	mov	r1, r7
 8005152:	f7fb f83d 	bl	80001d0 <__aeabi_dsub>
 8005156:	4602      	mov	r2, r0
 8005158:	460b      	mov	r3, r1
 800515a:	4650      	mov	r0, sl
 800515c:	4659      	mov	r1, fp
 800515e:	f7fb f837 	bl	80001d0 <__aeabi_dsub>
 8005162:	e6da      	b.n	8004f1a <__ieee754_log+0x2a>
 8005164:	a322      	add	r3, pc, #136	; (adr r3, 80051f0 <__ieee754_log+0x300>)
 8005166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800516a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800516e:	f7fb f9e7 	bl	8000540 <__aeabi_dmul>
 8005172:	a321      	add	r3, pc, #132	; (adr r3, 80051f8 <__ieee754_log+0x308>)
 8005174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005178:	4604      	mov	r4, r0
 800517a:	460d      	mov	r5, r1
 800517c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005180:	f7fb f9de 	bl	8000540 <__aeabi_dmul>
 8005184:	4642      	mov	r2, r8
 8005186:	464b      	mov	r3, r9
 8005188:	f7fb f824 	bl	80001d4 <__adddf3>
 800518c:	4602      	mov	r2, r0
 800518e:	460b      	mov	r3, r1
 8005190:	4630      	mov	r0, r6
 8005192:	4639      	mov	r1, r7
 8005194:	f7fb f81c 	bl	80001d0 <__aeabi_dsub>
 8005198:	4652      	mov	r2, sl
 800519a:	465b      	mov	r3, fp
 800519c:	f7fb f818 	bl	80001d0 <__aeabi_dsub>
 80051a0:	4602      	mov	r2, r0
 80051a2:	460b      	mov	r3, r1
 80051a4:	4620      	mov	r0, r4
 80051a6:	4629      	mov	r1, r5
 80051a8:	e7d9      	b.n	800515e <__ieee754_log+0x26e>
 80051aa:	4602      	mov	r2, r0
 80051ac:	460b      	mov	r3, r1
 80051ae:	4650      	mov	r0, sl
 80051b0:	4659      	mov	r1, fp
 80051b2:	f7fb f80d 	bl	80001d0 <__aeabi_dsub>
 80051b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051ba:	f7fb f9c1 	bl	8000540 <__aeabi_dmul>
 80051be:	4606      	mov	r6, r0
 80051c0:	460f      	mov	r7, r1
 80051c2:	2c00      	cmp	r4, #0
 80051c4:	f43f af25 	beq.w	8005012 <__ieee754_log+0x122>
 80051c8:	a309      	add	r3, pc, #36	; (adr r3, 80051f0 <__ieee754_log+0x300>)
 80051ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051d2:	f7fb f9b5 	bl	8000540 <__aeabi_dmul>
 80051d6:	a308      	add	r3, pc, #32	; (adr r3, 80051f8 <__ieee754_log+0x308>)
 80051d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051dc:	4604      	mov	r4, r0
 80051de:	460d      	mov	r5, r1
 80051e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051e4:	e729      	b.n	800503a <__ieee754_log+0x14a>
 80051e6:	2000      	movs	r0, #0
 80051e8:	2100      	movs	r1, #0
 80051ea:	e696      	b.n	8004f1a <__ieee754_log+0x2a>
 80051ec:	f3af 8000 	nop.w
 80051f0:	fee00000 	.word	0xfee00000
 80051f4:	3fe62e42 	.word	0x3fe62e42
 80051f8:	35793c76 	.word	0x35793c76
 80051fc:	3dea39ef 	.word	0x3dea39ef
 8005200:	55555555 	.word	0x55555555
 8005204:	3fd55555 	.word	0x3fd55555
 8005208:	df3e5244 	.word	0xdf3e5244
 800520c:	3fc2f112 	.word	0x3fc2f112
 8005210:	96cb03de 	.word	0x96cb03de
 8005214:	3fc74664 	.word	0x3fc74664
 8005218:	94229359 	.word	0x94229359
 800521c:	3fd24924 	.word	0x3fd24924
 8005220:	55555593 	.word	0x55555593
 8005224:	3fe55555 	.word	0x3fe55555
 8005228:	d078c69f 	.word	0xd078c69f
 800522c:	3fc39a09 	.word	0x3fc39a09
 8005230:	1d8e78af 	.word	0x1d8e78af
 8005234:	3fcc71c5 	.word	0x3fcc71c5
 8005238:	9997fa04 	.word	0x9997fa04
 800523c:	3fd99999 	.word	0x3fd99999
 8005240:	c3500000 	.word	0xc3500000
 8005244:	43500000 	.word	0x43500000
 8005248:	7fefffff 	.word	0x7fefffff
 800524c:	3ff00000 	.word	0x3ff00000
 8005250:	3fe00000 	.word	0x3fe00000
 8005254:	00000000 	.word	0x00000000

08005258 <__ieee754_pow>:
 8005258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800525c:	b091      	sub	sp, #68	; 0x44
 800525e:	ed8d 1b00 	vstr	d1, [sp]
 8005262:	e9dd 2900 	ldrd	r2, r9, [sp]
 8005266:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800526a:	ea58 0302 	orrs.w	r3, r8, r2
 800526e:	ec57 6b10 	vmov	r6, r7, d0
 8005272:	f000 84be 	beq.w	8005bf2 <__ieee754_pow+0x99a>
 8005276:	4b7a      	ldr	r3, [pc, #488]	; (8005460 <__ieee754_pow+0x208>)
 8005278:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800527c:	429c      	cmp	r4, r3
 800527e:	463d      	mov	r5, r7
 8005280:	ee10 aa10 	vmov	sl, s0
 8005284:	dc09      	bgt.n	800529a <__ieee754_pow+0x42>
 8005286:	d103      	bne.n	8005290 <__ieee754_pow+0x38>
 8005288:	b93e      	cbnz	r6, 800529a <__ieee754_pow+0x42>
 800528a:	45a0      	cmp	r8, r4
 800528c:	dc0d      	bgt.n	80052aa <__ieee754_pow+0x52>
 800528e:	e001      	b.n	8005294 <__ieee754_pow+0x3c>
 8005290:	4598      	cmp	r8, r3
 8005292:	dc02      	bgt.n	800529a <__ieee754_pow+0x42>
 8005294:	4598      	cmp	r8, r3
 8005296:	d10e      	bne.n	80052b6 <__ieee754_pow+0x5e>
 8005298:	b16a      	cbz	r2, 80052b6 <__ieee754_pow+0x5e>
 800529a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800529e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80052a2:	ea54 030a 	orrs.w	r3, r4, sl
 80052a6:	f000 84a4 	beq.w	8005bf2 <__ieee754_pow+0x99a>
 80052aa:	486e      	ldr	r0, [pc, #440]	; (8005464 <__ieee754_pow+0x20c>)
 80052ac:	b011      	add	sp, #68	; 0x44
 80052ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052b2:	f000 bda5 	b.w	8005e00 <nan>
 80052b6:	2d00      	cmp	r5, #0
 80052b8:	da53      	bge.n	8005362 <__ieee754_pow+0x10a>
 80052ba:	4b6b      	ldr	r3, [pc, #428]	; (8005468 <__ieee754_pow+0x210>)
 80052bc:	4598      	cmp	r8, r3
 80052be:	dc4d      	bgt.n	800535c <__ieee754_pow+0x104>
 80052c0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80052c4:	4598      	cmp	r8, r3
 80052c6:	dd4c      	ble.n	8005362 <__ieee754_pow+0x10a>
 80052c8:	ea4f 5328 	mov.w	r3, r8, asr #20
 80052cc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80052d0:	2b14      	cmp	r3, #20
 80052d2:	dd26      	ble.n	8005322 <__ieee754_pow+0xca>
 80052d4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80052d8:	fa22 f103 	lsr.w	r1, r2, r3
 80052dc:	fa01 f303 	lsl.w	r3, r1, r3
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d13e      	bne.n	8005362 <__ieee754_pow+0x10a>
 80052e4:	f001 0101 	and.w	r1, r1, #1
 80052e8:	f1c1 0b02 	rsb	fp, r1, #2
 80052ec:	2a00      	cmp	r2, #0
 80052ee:	d15b      	bne.n	80053a8 <__ieee754_pow+0x150>
 80052f0:	4b5b      	ldr	r3, [pc, #364]	; (8005460 <__ieee754_pow+0x208>)
 80052f2:	4598      	cmp	r8, r3
 80052f4:	d124      	bne.n	8005340 <__ieee754_pow+0xe8>
 80052f6:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80052fa:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80052fe:	ea53 030a 	orrs.w	r3, r3, sl
 8005302:	f000 8476 	beq.w	8005bf2 <__ieee754_pow+0x99a>
 8005306:	4b59      	ldr	r3, [pc, #356]	; (800546c <__ieee754_pow+0x214>)
 8005308:	429c      	cmp	r4, r3
 800530a:	dd2d      	ble.n	8005368 <__ieee754_pow+0x110>
 800530c:	f1b9 0f00 	cmp.w	r9, #0
 8005310:	f280 8473 	bge.w	8005bfa <__ieee754_pow+0x9a2>
 8005314:	2000      	movs	r0, #0
 8005316:	2100      	movs	r1, #0
 8005318:	ec41 0b10 	vmov	d0, r0, r1
 800531c:	b011      	add	sp, #68	; 0x44
 800531e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005322:	2a00      	cmp	r2, #0
 8005324:	d13e      	bne.n	80053a4 <__ieee754_pow+0x14c>
 8005326:	f1c3 0314 	rsb	r3, r3, #20
 800532a:	fa48 f103 	asr.w	r1, r8, r3
 800532e:	fa01 f303 	lsl.w	r3, r1, r3
 8005332:	4543      	cmp	r3, r8
 8005334:	f040 8469 	bne.w	8005c0a <__ieee754_pow+0x9b2>
 8005338:	f001 0101 	and.w	r1, r1, #1
 800533c:	f1c1 0b02 	rsb	fp, r1, #2
 8005340:	4b4b      	ldr	r3, [pc, #300]	; (8005470 <__ieee754_pow+0x218>)
 8005342:	4598      	cmp	r8, r3
 8005344:	d118      	bne.n	8005378 <__ieee754_pow+0x120>
 8005346:	f1b9 0f00 	cmp.w	r9, #0
 800534a:	f280 845a 	bge.w	8005c02 <__ieee754_pow+0x9aa>
 800534e:	4948      	ldr	r1, [pc, #288]	; (8005470 <__ieee754_pow+0x218>)
 8005350:	4632      	mov	r2, r6
 8005352:	463b      	mov	r3, r7
 8005354:	2000      	movs	r0, #0
 8005356:	f7fb fa1d 	bl	8000794 <__aeabi_ddiv>
 800535a:	e7dd      	b.n	8005318 <__ieee754_pow+0xc0>
 800535c:	f04f 0b02 	mov.w	fp, #2
 8005360:	e7c4      	b.n	80052ec <__ieee754_pow+0x94>
 8005362:	f04f 0b00 	mov.w	fp, #0
 8005366:	e7c1      	b.n	80052ec <__ieee754_pow+0x94>
 8005368:	f1b9 0f00 	cmp.w	r9, #0
 800536c:	dad2      	bge.n	8005314 <__ieee754_pow+0xbc>
 800536e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8005372:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005376:	e7cf      	b.n	8005318 <__ieee754_pow+0xc0>
 8005378:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800537c:	d106      	bne.n	800538c <__ieee754_pow+0x134>
 800537e:	4632      	mov	r2, r6
 8005380:	463b      	mov	r3, r7
 8005382:	4610      	mov	r0, r2
 8005384:	4619      	mov	r1, r3
 8005386:	f7fb f8db 	bl	8000540 <__aeabi_dmul>
 800538a:	e7c5      	b.n	8005318 <__ieee754_pow+0xc0>
 800538c:	4b39      	ldr	r3, [pc, #228]	; (8005474 <__ieee754_pow+0x21c>)
 800538e:	4599      	cmp	r9, r3
 8005390:	d10a      	bne.n	80053a8 <__ieee754_pow+0x150>
 8005392:	2d00      	cmp	r5, #0
 8005394:	db08      	blt.n	80053a8 <__ieee754_pow+0x150>
 8005396:	ec47 6b10 	vmov	d0, r6, r7
 800539a:	b011      	add	sp, #68	; 0x44
 800539c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053a0:	f000 bc68 	b.w	8005c74 <__ieee754_sqrt>
 80053a4:	f04f 0b00 	mov.w	fp, #0
 80053a8:	ec47 6b10 	vmov	d0, r6, r7
 80053ac:	f000 fd12 	bl	8005dd4 <fabs>
 80053b0:	ec51 0b10 	vmov	r0, r1, d0
 80053b4:	f1ba 0f00 	cmp.w	sl, #0
 80053b8:	d127      	bne.n	800540a <__ieee754_pow+0x1b2>
 80053ba:	b124      	cbz	r4, 80053c6 <__ieee754_pow+0x16e>
 80053bc:	4b2c      	ldr	r3, [pc, #176]	; (8005470 <__ieee754_pow+0x218>)
 80053be:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d121      	bne.n	800540a <__ieee754_pow+0x1b2>
 80053c6:	f1b9 0f00 	cmp.w	r9, #0
 80053ca:	da05      	bge.n	80053d8 <__ieee754_pow+0x180>
 80053cc:	4602      	mov	r2, r0
 80053ce:	460b      	mov	r3, r1
 80053d0:	2000      	movs	r0, #0
 80053d2:	4927      	ldr	r1, [pc, #156]	; (8005470 <__ieee754_pow+0x218>)
 80053d4:	f7fb f9de 	bl	8000794 <__aeabi_ddiv>
 80053d8:	2d00      	cmp	r5, #0
 80053da:	da9d      	bge.n	8005318 <__ieee754_pow+0xc0>
 80053dc:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80053e0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80053e4:	ea54 030b 	orrs.w	r3, r4, fp
 80053e8:	d108      	bne.n	80053fc <__ieee754_pow+0x1a4>
 80053ea:	4602      	mov	r2, r0
 80053ec:	460b      	mov	r3, r1
 80053ee:	4610      	mov	r0, r2
 80053f0:	4619      	mov	r1, r3
 80053f2:	f7fa feed 	bl	80001d0 <__aeabi_dsub>
 80053f6:	4602      	mov	r2, r0
 80053f8:	460b      	mov	r3, r1
 80053fa:	e7ac      	b.n	8005356 <__ieee754_pow+0xfe>
 80053fc:	f1bb 0f01 	cmp.w	fp, #1
 8005400:	d18a      	bne.n	8005318 <__ieee754_pow+0xc0>
 8005402:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005406:	4619      	mov	r1, r3
 8005408:	e786      	b.n	8005318 <__ieee754_pow+0xc0>
 800540a:	0fed      	lsrs	r5, r5, #31
 800540c:	1e6b      	subs	r3, r5, #1
 800540e:	930d      	str	r3, [sp, #52]	; 0x34
 8005410:	ea5b 0303 	orrs.w	r3, fp, r3
 8005414:	d102      	bne.n	800541c <__ieee754_pow+0x1c4>
 8005416:	4632      	mov	r2, r6
 8005418:	463b      	mov	r3, r7
 800541a:	e7e8      	b.n	80053ee <__ieee754_pow+0x196>
 800541c:	4b16      	ldr	r3, [pc, #88]	; (8005478 <__ieee754_pow+0x220>)
 800541e:	4598      	cmp	r8, r3
 8005420:	f340 80fe 	ble.w	8005620 <__ieee754_pow+0x3c8>
 8005424:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005428:	4598      	cmp	r8, r3
 800542a:	dd0a      	ble.n	8005442 <__ieee754_pow+0x1ea>
 800542c:	4b0f      	ldr	r3, [pc, #60]	; (800546c <__ieee754_pow+0x214>)
 800542e:	429c      	cmp	r4, r3
 8005430:	dc0d      	bgt.n	800544e <__ieee754_pow+0x1f6>
 8005432:	f1b9 0f00 	cmp.w	r9, #0
 8005436:	f6bf af6d 	bge.w	8005314 <__ieee754_pow+0xbc>
 800543a:	a307      	add	r3, pc, #28	; (adr r3, 8005458 <__ieee754_pow+0x200>)
 800543c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005440:	e79f      	b.n	8005382 <__ieee754_pow+0x12a>
 8005442:	4b0e      	ldr	r3, [pc, #56]	; (800547c <__ieee754_pow+0x224>)
 8005444:	429c      	cmp	r4, r3
 8005446:	ddf4      	ble.n	8005432 <__ieee754_pow+0x1da>
 8005448:	4b09      	ldr	r3, [pc, #36]	; (8005470 <__ieee754_pow+0x218>)
 800544a:	429c      	cmp	r4, r3
 800544c:	dd18      	ble.n	8005480 <__ieee754_pow+0x228>
 800544e:	f1b9 0f00 	cmp.w	r9, #0
 8005452:	dcf2      	bgt.n	800543a <__ieee754_pow+0x1e2>
 8005454:	e75e      	b.n	8005314 <__ieee754_pow+0xbc>
 8005456:	bf00      	nop
 8005458:	8800759c 	.word	0x8800759c
 800545c:	7e37e43c 	.word	0x7e37e43c
 8005460:	7ff00000 	.word	0x7ff00000
 8005464:	0800605b 	.word	0x0800605b
 8005468:	433fffff 	.word	0x433fffff
 800546c:	3fefffff 	.word	0x3fefffff
 8005470:	3ff00000 	.word	0x3ff00000
 8005474:	3fe00000 	.word	0x3fe00000
 8005478:	41e00000 	.word	0x41e00000
 800547c:	3feffffe 	.word	0x3feffffe
 8005480:	2200      	movs	r2, #0
 8005482:	4b63      	ldr	r3, [pc, #396]	; (8005610 <__ieee754_pow+0x3b8>)
 8005484:	f7fa fea4 	bl	80001d0 <__aeabi_dsub>
 8005488:	a355      	add	r3, pc, #340	; (adr r3, 80055e0 <__ieee754_pow+0x388>)
 800548a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800548e:	4604      	mov	r4, r0
 8005490:	460d      	mov	r5, r1
 8005492:	f7fb f855 	bl	8000540 <__aeabi_dmul>
 8005496:	a354      	add	r3, pc, #336	; (adr r3, 80055e8 <__ieee754_pow+0x390>)
 8005498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549c:	4606      	mov	r6, r0
 800549e:	460f      	mov	r7, r1
 80054a0:	4620      	mov	r0, r4
 80054a2:	4629      	mov	r1, r5
 80054a4:	f7fb f84c 	bl	8000540 <__aeabi_dmul>
 80054a8:	2200      	movs	r2, #0
 80054aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054ae:	4b59      	ldr	r3, [pc, #356]	; (8005614 <__ieee754_pow+0x3bc>)
 80054b0:	4620      	mov	r0, r4
 80054b2:	4629      	mov	r1, r5
 80054b4:	f7fb f844 	bl	8000540 <__aeabi_dmul>
 80054b8:	4602      	mov	r2, r0
 80054ba:	460b      	mov	r3, r1
 80054bc:	a14c      	add	r1, pc, #304	; (adr r1, 80055f0 <__ieee754_pow+0x398>)
 80054be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054c2:	f7fa fe85 	bl	80001d0 <__aeabi_dsub>
 80054c6:	4622      	mov	r2, r4
 80054c8:	462b      	mov	r3, r5
 80054ca:	f7fb f839 	bl	8000540 <__aeabi_dmul>
 80054ce:	4602      	mov	r2, r0
 80054d0:	460b      	mov	r3, r1
 80054d2:	2000      	movs	r0, #0
 80054d4:	4950      	ldr	r1, [pc, #320]	; (8005618 <__ieee754_pow+0x3c0>)
 80054d6:	f7fa fe7b 	bl	80001d0 <__aeabi_dsub>
 80054da:	4622      	mov	r2, r4
 80054dc:	462b      	mov	r3, r5
 80054de:	4680      	mov	r8, r0
 80054e0:	4689      	mov	r9, r1
 80054e2:	4620      	mov	r0, r4
 80054e4:	4629      	mov	r1, r5
 80054e6:	f7fb f82b 	bl	8000540 <__aeabi_dmul>
 80054ea:	4602      	mov	r2, r0
 80054ec:	460b      	mov	r3, r1
 80054ee:	4640      	mov	r0, r8
 80054f0:	4649      	mov	r1, r9
 80054f2:	f7fb f825 	bl	8000540 <__aeabi_dmul>
 80054f6:	a340      	add	r3, pc, #256	; (adr r3, 80055f8 <__ieee754_pow+0x3a0>)
 80054f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fc:	f7fb f820 	bl	8000540 <__aeabi_dmul>
 8005500:	4602      	mov	r2, r0
 8005502:	460b      	mov	r3, r1
 8005504:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005508:	f7fa fe62 	bl	80001d0 <__aeabi_dsub>
 800550c:	4602      	mov	r2, r0
 800550e:	460b      	mov	r3, r1
 8005510:	4604      	mov	r4, r0
 8005512:	460d      	mov	r5, r1
 8005514:	4630      	mov	r0, r6
 8005516:	4639      	mov	r1, r7
 8005518:	f7fa fe5c 	bl	80001d4 <__adddf3>
 800551c:	2000      	movs	r0, #0
 800551e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005522:	4632      	mov	r2, r6
 8005524:	463b      	mov	r3, r7
 8005526:	f7fa fe53 	bl	80001d0 <__aeabi_dsub>
 800552a:	4602      	mov	r2, r0
 800552c:	460b      	mov	r3, r1
 800552e:	4620      	mov	r0, r4
 8005530:	4629      	mov	r1, r5
 8005532:	f7fa fe4d 	bl	80001d0 <__aeabi_dsub>
 8005536:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005538:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800553c:	4313      	orrs	r3, r2
 800553e:	4606      	mov	r6, r0
 8005540:	460f      	mov	r7, r1
 8005542:	f040 81eb 	bne.w	800591c <__ieee754_pow+0x6c4>
 8005546:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8005600 <__ieee754_pow+0x3a8>
 800554a:	e9dd 4500 	ldrd	r4, r5, [sp]
 800554e:	2400      	movs	r4, #0
 8005550:	4622      	mov	r2, r4
 8005552:	462b      	mov	r3, r5
 8005554:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005558:	ed8d 7b02 	vstr	d7, [sp, #8]
 800555c:	f7fa fe38 	bl	80001d0 <__aeabi_dsub>
 8005560:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005564:	f7fa ffec 	bl	8000540 <__aeabi_dmul>
 8005568:	e9dd 2300 	ldrd	r2, r3, [sp]
 800556c:	4680      	mov	r8, r0
 800556e:	4689      	mov	r9, r1
 8005570:	4630      	mov	r0, r6
 8005572:	4639      	mov	r1, r7
 8005574:	f7fa ffe4 	bl	8000540 <__aeabi_dmul>
 8005578:	4602      	mov	r2, r0
 800557a:	460b      	mov	r3, r1
 800557c:	4640      	mov	r0, r8
 800557e:	4649      	mov	r1, r9
 8005580:	f7fa fe28 	bl	80001d4 <__adddf3>
 8005584:	4622      	mov	r2, r4
 8005586:	462b      	mov	r3, r5
 8005588:	4680      	mov	r8, r0
 800558a:	4689      	mov	r9, r1
 800558c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005590:	f7fa ffd6 	bl	8000540 <__aeabi_dmul>
 8005594:	460b      	mov	r3, r1
 8005596:	4604      	mov	r4, r0
 8005598:	460d      	mov	r5, r1
 800559a:	4602      	mov	r2, r0
 800559c:	4649      	mov	r1, r9
 800559e:	4640      	mov	r0, r8
 80055a0:	e9cd 4500 	strd	r4, r5, [sp]
 80055a4:	f7fa fe16 	bl	80001d4 <__adddf3>
 80055a8:	4b1c      	ldr	r3, [pc, #112]	; (800561c <__ieee754_pow+0x3c4>)
 80055aa:	4299      	cmp	r1, r3
 80055ac:	4606      	mov	r6, r0
 80055ae:	460f      	mov	r7, r1
 80055b0:	468b      	mov	fp, r1
 80055b2:	f340 82f7 	ble.w	8005ba4 <__ieee754_pow+0x94c>
 80055b6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80055ba:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80055be:	4303      	orrs	r3, r0
 80055c0:	f000 81ea 	beq.w	8005998 <__ieee754_pow+0x740>
 80055c4:	a310      	add	r3, pc, #64	; (adr r3, 8005608 <__ieee754_pow+0x3b0>)
 80055c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055ce:	f7fa ffb7 	bl	8000540 <__aeabi_dmul>
 80055d2:	a30d      	add	r3, pc, #52	; (adr r3, 8005608 <__ieee754_pow+0x3b0>)
 80055d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d8:	e6d5      	b.n	8005386 <__ieee754_pow+0x12e>
 80055da:	bf00      	nop
 80055dc:	f3af 8000 	nop.w
 80055e0:	60000000 	.word	0x60000000
 80055e4:	3ff71547 	.word	0x3ff71547
 80055e8:	f85ddf44 	.word	0xf85ddf44
 80055ec:	3e54ae0b 	.word	0x3e54ae0b
 80055f0:	55555555 	.word	0x55555555
 80055f4:	3fd55555 	.word	0x3fd55555
 80055f8:	652b82fe 	.word	0x652b82fe
 80055fc:	3ff71547 	.word	0x3ff71547
 8005600:	00000000 	.word	0x00000000
 8005604:	bff00000 	.word	0xbff00000
 8005608:	8800759c 	.word	0x8800759c
 800560c:	7e37e43c 	.word	0x7e37e43c
 8005610:	3ff00000 	.word	0x3ff00000
 8005614:	3fd00000 	.word	0x3fd00000
 8005618:	3fe00000 	.word	0x3fe00000
 800561c:	408fffff 	.word	0x408fffff
 8005620:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005624:	f04f 0200 	mov.w	r2, #0
 8005628:	da05      	bge.n	8005636 <__ieee754_pow+0x3de>
 800562a:	4bd3      	ldr	r3, [pc, #844]	; (8005978 <__ieee754_pow+0x720>)
 800562c:	f7fa ff88 	bl	8000540 <__aeabi_dmul>
 8005630:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005634:	460c      	mov	r4, r1
 8005636:	1523      	asrs	r3, r4, #20
 8005638:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800563c:	4413      	add	r3, r2
 800563e:	9309      	str	r3, [sp, #36]	; 0x24
 8005640:	4bce      	ldr	r3, [pc, #824]	; (800597c <__ieee754_pow+0x724>)
 8005642:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005646:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800564a:	429c      	cmp	r4, r3
 800564c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005650:	dd08      	ble.n	8005664 <__ieee754_pow+0x40c>
 8005652:	4bcb      	ldr	r3, [pc, #812]	; (8005980 <__ieee754_pow+0x728>)
 8005654:	429c      	cmp	r4, r3
 8005656:	f340 815e 	ble.w	8005916 <__ieee754_pow+0x6be>
 800565a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800565c:	3301      	adds	r3, #1
 800565e:	9309      	str	r3, [sp, #36]	; 0x24
 8005660:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005664:	f04f 0a00 	mov.w	sl, #0
 8005668:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800566c:	930c      	str	r3, [sp, #48]	; 0x30
 800566e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005670:	4bc4      	ldr	r3, [pc, #784]	; (8005984 <__ieee754_pow+0x72c>)
 8005672:	4413      	add	r3, r2
 8005674:	ed93 7b00 	vldr	d7, [r3]
 8005678:	4629      	mov	r1, r5
 800567a:	ec53 2b17 	vmov	r2, r3, d7
 800567e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005682:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005686:	f7fa fda3 	bl	80001d0 <__aeabi_dsub>
 800568a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800568e:	4606      	mov	r6, r0
 8005690:	460f      	mov	r7, r1
 8005692:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005696:	f7fa fd9d 	bl	80001d4 <__adddf3>
 800569a:	4602      	mov	r2, r0
 800569c:	460b      	mov	r3, r1
 800569e:	2000      	movs	r0, #0
 80056a0:	49b9      	ldr	r1, [pc, #740]	; (8005988 <__ieee754_pow+0x730>)
 80056a2:	f7fb f877 	bl	8000794 <__aeabi_ddiv>
 80056a6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80056aa:	4602      	mov	r2, r0
 80056ac:	460b      	mov	r3, r1
 80056ae:	4630      	mov	r0, r6
 80056b0:	4639      	mov	r1, r7
 80056b2:	f7fa ff45 	bl	8000540 <__aeabi_dmul>
 80056b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056ba:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80056be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80056c2:	2300      	movs	r3, #0
 80056c4:	9302      	str	r3, [sp, #8]
 80056c6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80056ca:	106d      	asrs	r5, r5, #1
 80056cc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80056d0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80056d4:	2200      	movs	r2, #0
 80056d6:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80056da:	4640      	mov	r0, r8
 80056dc:	4649      	mov	r1, r9
 80056de:	4614      	mov	r4, r2
 80056e0:	461d      	mov	r5, r3
 80056e2:	f7fa ff2d 	bl	8000540 <__aeabi_dmul>
 80056e6:	4602      	mov	r2, r0
 80056e8:	460b      	mov	r3, r1
 80056ea:	4630      	mov	r0, r6
 80056ec:	4639      	mov	r1, r7
 80056ee:	f7fa fd6f 	bl	80001d0 <__aeabi_dsub>
 80056f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80056f6:	4606      	mov	r6, r0
 80056f8:	460f      	mov	r7, r1
 80056fa:	4620      	mov	r0, r4
 80056fc:	4629      	mov	r1, r5
 80056fe:	f7fa fd67 	bl	80001d0 <__aeabi_dsub>
 8005702:	4602      	mov	r2, r0
 8005704:	460b      	mov	r3, r1
 8005706:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800570a:	f7fa fd61 	bl	80001d0 <__aeabi_dsub>
 800570e:	4642      	mov	r2, r8
 8005710:	464b      	mov	r3, r9
 8005712:	f7fa ff15 	bl	8000540 <__aeabi_dmul>
 8005716:	4602      	mov	r2, r0
 8005718:	460b      	mov	r3, r1
 800571a:	4630      	mov	r0, r6
 800571c:	4639      	mov	r1, r7
 800571e:	f7fa fd57 	bl	80001d0 <__aeabi_dsub>
 8005722:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005726:	f7fa ff0b 	bl	8000540 <__aeabi_dmul>
 800572a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800572e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005732:	4610      	mov	r0, r2
 8005734:	4619      	mov	r1, r3
 8005736:	f7fa ff03 	bl	8000540 <__aeabi_dmul>
 800573a:	a37b      	add	r3, pc, #492	; (adr r3, 8005928 <__ieee754_pow+0x6d0>)
 800573c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005740:	4604      	mov	r4, r0
 8005742:	460d      	mov	r5, r1
 8005744:	f7fa fefc 	bl	8000540 <__aeabi_dmul>
 8005748:	a379      	add	r3, pc, #484	; (adr r3, 8005930 <__ieee754_pow+0x6d8>)
 800574a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574e:	f7fa fd41 	bl	80001d4 <__adddf3>
 8005752:	4622      	mov	r2, r4
 8005754:	462b      	mov	r3, r5
 8005756:	f7fa fef3 	bl	8000540 <__aeabi_dmul>
 800575a:	a377      	add	r3, pc, #476	; (adr r3, 8005938 <__ieee754_pow+0x6e0>)
 800575c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005760:	f7fa fd38 	bl	80001d4 <__adddf3>
 8005764:	4622      	mov	r2, r4
 8005766:	462b      	mov	r3, r5
 8005768:	f7fa feea 	bl	8000540 <__aeabi_dmul>
 800576c:	a374      	add	r3, pc, #464	; (adr r3, 8005940 <__ieee754_pow+0x6e8>)
 800576e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005772:	f7fa fd2f 	bl	80001d4 <__adddf3>
 8005776:	4622      	mov	r2, r4
 8005778:	462b      	mov	r3, r5
 800577a:	f7fa fee1 	bl	8000540 <__aeabi_dmul>
 800577e:	a372      	add	r3, pc, #456	; (adr r3, 8005948 <__ieee754_pow+0x6f0>)
 8005780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005784:	f7fa fd26 	bl	80001d4 <__adddf3>
 8005788:	4622      	mov	r2, r4
 800578a:	462b      	mov	r3, r5
 800578c:	f7fa fed8 	bl	8000540 <__aeabi_dmul>
 8005790:	a36f      	add	r3, pc, #444	; (adr r3, 8005950 <__ieee754_pow+0x6f8>)
 8005792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005796:	f7fa fd1d 	bl	80001d4 <__adddf3>
 800579a:	4622      	mov	r2, r4
 800579c:	4606      	mov	r6, r0
 800579e:	460f      	mov	r7, r1
 80057a0:	462b      	mov	r3, r5
 80057a2:	4620      	mov	r0, r4
 80057a4:	4629      	mov	r1, r5
 80057a6:	f7fa fecb 	bl	8000540 <__aeabi_dmul>
 80057aa:	4602      	mov	r2, r0
 80057ac:	460b      	mov	r3, r1
 80057ae:	4630      	mov	r0, r6
 80057b0:	4639      	mov	r1, r7
 80057b2:	f7fa fec5 	bl	8000540 <__aeabi_dmul>
 80057b6:	4642      	mov	r2, r8
 80057b8:	4604      	mov	r4, r0
 80057ba:	460d      	mov	r5, r1
 80057bc:	464b      	mov	r3, r9
 80057be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057c2:	f7fa fd07 	bl	80001d4 <__adddf3>
 80057c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057ca:	f7fa feb9 	bl	8000540 <__aeabi_dmul>
 80057ce:	4622      	mov	r2, r4
 80057d0:	462b      	mov	r3, r5
 80057d2:	f7fa fcff 	bl	80001d4 <__adddf3>
 80057d6:	4642      	mov	r2, r8
 80057d8:	4606      	mov	r6, r0
 80057da:	460f      	mov	r7, r1
 80057dc:	464b      	mov	r3, r9
 80057de:	4640      	mov	r0, r8
 80057e0:	4649      	mov	r1, r9
 80057e2:	f7fa fead 	bl	8000540 <__aeabi_dmul>
 80057e6:	2200      	movs	r2, #0
 80057e8:	4b68      	ldr	r3, [pc, #416]	; (800598c <__ieee754_pow+0x734>)
 80057ea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80057ee:	f7fa fcf1 	bl	80001d4 <__adddf3>
 80057f2:	4632      	mov	r2, r6
 80057f4:	463b      	mov	r3, r7
 80057f6:	f7fa fced 	bl	80001d4 <__adddf3>
 80057fa:	9802      	ldr	r0, [sp, #8]
 80057fc:	460d      	mov	r5, r1
 80057fe:	4604      	mov	r4, r0
 8005800:	4602      	mov	r2, r0
 8005802:	460b      	mov	r3, r1
 8005804:	4640      	mov	r0, r8
 8005806:	4649      	mov	r1, r9
 8005808:	f7fa fe9a 	bl	8000540 <__aeabi_dmul>
 800580c:	2200      	movs	r2, #0
 800580e:	4680      	mov	r8, r0
 8005810:	4689      	mov	r9, r1
 8005812:	4b5e      	ldr	r3, [pc, #376]	; (800598c <__ieee754_pow+0x734>)
 8005814:	4620      	mov	r0, r4
 8005816:	4629      	mov	r1, r5
 8005818:	f7fa fcda 	bl	80001d0 <__aeabi_dsub>
 800581c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005820:	f7fa fcd6 	bl	80001d0 <__aeabi_dsub>
 8005824:	4602      	mov	r2, r0
 8005826:	460b      	mov	r3, r1
 8005828:	4630      	mov	r0, r6
 800582a:	4639      	mov	r1, r7
 800582c:	f7fa fcd0 	bl	80001d0 <__aeabi_dsub>
 8005830:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005834:	f7fa fe84 	bl	8000540 <__aeabi_dmul>
 8005838:	4622      	mov	r2, r4
 800583a:	4606      	mov	r6, r0
 800583c:	460f      	mov	r7, r1
 800583e:	462b      	mov	r3, r5
 8005840:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005844:	f7fa fe7c 	bl	8000540 <__aeabi_dmul>
 8005848:	4602      	mov	r2, r0
 800584a:	460b      	mov	r3, r1
 800584c:	4630      	mov	r0, r6
 800584e:	4639      	mov	r1, r7
 8005850:	f7fa fcc0 	bl	80001d4 <__adddf3>
 8005854:	4606      	mov	r6, r0
 8005856:	460f      	mov	r7, r1
 8005858:	4602      	mov	r2, r0
 800585a:	460b      	mov	r3, r1
 800585c:	4640      	mov	r0, r8
 800585e:	4649      	mov	r1, r9
 8005860:	f7fa fcb8 	bl	80001d4 <__adddf3>
 8005864:	9802      	ldr	r0, [sp, #8]
 8005866:	a33c      	add	r3, pc, #240	; (adr r3, 8005958 <__ieee754_pow+0x700>)
 8005868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586c:	4604      	mov	r4, r0
 800586e:	460d      	mov	r5, r1
 8005870:	f7fa fe66 	bl	8000540 <__aeabi_dmul>
 8005874:	4642      	mov	r2, r8
 8005876:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800587a:	464b      	mov	r3, r9
 800587c:	4620      	mov	r0, r4
 800587e:	4629      	mov	r1, r5
 8005880:	f7fa fca6 	bl	80001d0 <__aeabi_dsub>
 8005884:	4602      	mov	r2, r0
 8005886:	460b      	mov	r3, r1
 8005888:	4630      	mov	r0, r6
 800588a:	4639      	mov	r1, r7
 800588c:	f7fa fca0 	bl	80001d0 <__aeabi_dsub>
 8005890:	a333      	add	r3, pc, #204	; (adr r3, 8005960 <__ieee754_pow+0x708>)
 8005892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005896:	f7fa fe53 	bl	8000540 <__aeabi_dmul>
 800589a:	a333      	add	r3, pc, #204	; (adr r3, 8005968 <__ieee754_pow+0x710>)
 800589c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a0:	4606      	mov	r6, r0
 80058a2:	460f      	mov	r7, r1
 80058a4:	4620      	mov	r0, r4
 80058a6:	4629      	mov	r1, r5
 80058a8:	f7fa fe4a 	bl	8000540 <__aeabi_dmul>
 80058ac:	4602      	mov	r2, r0
 80058ae:	460b      	mov	r3, r1
 80058b0:	4630      	mov	r0, r6
 80058b2:	4639      	mov	r1, r7
 80058b4:	f7fa fc8e 	bl	80001d4 <__adddf3>
 80058b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80058ba:	4b35      	ldr	r3, [pc, #212]	; (8005990 <__ieee754_pow+0x738>)
 80058bc:	4413      	add	r3, r2
 80058be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c2:	f7fa fc87 	bl	80001d4 <__adddf3>
 80058c6:	4604      	mov	r4, r0
 80058c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80058ca:	460d      	mov	r5, r1
 80058cc:	f7fa fdce 	bl	800046c <__aeabi_i2d>
 80058d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80058d2:	4b30      	ldr	r3, [pc, #192]	; (8005994 <__ieee754_pow+0x73c>)
 80058d4:	4413      	add	r3, r2
 80058d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80058da:	4606      	mov	r6, r0
 80058dc:	460f      	mov	r7, r1
 80058de:	4622      	mov	r2, r4
 80058e0:	462b      	mov	r3, r5
 80058e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058e6:	f7fa fc75 	bl	80001d4 <__adddf3>
 80058ea:	4642      	mov	r2, r8
 80058ec:	464b      	mov	r3, r9
 80058ee:	f7fa fc71 	bl	80001d4 <__adddf3>
 80058f2:	4632      	mov	r2, r6
 80058f4:	463b      	mov	r3, r7
 80058f6:	f7fa fc6d 	bl	80001d4 <__adddf3>
 80058fa:	9802      	ldr	r0, [sp, #8]
 80058fc:	4632      	mov	r2, r6
 80058fe:	463b      	mov	r3, r7
 8005900:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005904:	f7fa fc64 	bl	80001d0 <__aeabi_dsub>
 8005908:	4642      	mov	r2, r8
 800590a:	464b      	mov	r3, r9
 800590c:	f7fa fc60 	bl	80001d0 <__aeabi_dsub>
 8005910:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005914:	e607      	b.n	8005526 <__ieee754_pow+0x2ce>
 8005916:	f04f 0a01 	mov.w	sl, #1
 800591a:	e6a5      	b.n	8005668 <__ieee754_pow+0x410>
 800591c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8005970 <__ieee754_pow+0x718>
 8005920:	e613      	b.n	800554a <__ieee754_pow+0x2f2>
 8005922:	bf00      	nop
 8005924:	f3af 8000 	nop.w
 8005928:	4a454eef 	.word	0x4a454eef
 800592c:	3fca7e28 	.word	0x3fca7e28
 8005930:	93c9db65 	.word	0x93c9db65
 8005934:	3fcd864a 	.word	0x3fcd864a
 8005938:	a91d4101 	.word	0xa91d4101
 800593c:	3fd17460 	.word	0x3fd17460
 8005940:	518f264d 	.word	0x518f264d
 8005944:	3fd55555 	.word	0x3fd55555
 8005948:	db6fabff 	.word	0xdb6fabff
 800594c:	3fdb6db6 	.word	0x3fdb6db6
 8005950:	33333303 	.word	0x33333303
 8005954:	3fe33333 	.word	0x3fe33333
 8005958:	e0000000 	.word	0xe0000000
 800595c:	3feec709 	.word	0x3feec709
 8005960:	dc3a03fd 	.word	0xdc3a03fd
 8005964:	3feec709 	.word	0x3feec709
 8005968:	145b01f5 	.word	0x145b01f5
 800596c:	be3e2fe0 	.word	0xbe3e2fe0
 8005970:	00000000 	.word	0x00000000
 8005974:	3ff00000 	.word	0x3ff00000
 8005978:	43400000 	.word	0x43400000
 800597c:	0003988e 	.word	0x0003988e
 8005980:	000bb679 	.word	0x000bb679
 8005984:	08006060 	.word	0x08006060
 8005988:	3ff00000 	.word	0x3ff00000
 800598c:	40080000 	.word	0x40080000
 8005990:	08006080 	.word	0x08006080
 8005994:	08006070 	.word	0x08006070
 8005998:	a3b4      	add	r3, pc, #720	; (adr r3, 8005c6c <__ieee754_pow+0xa14>)
 800599a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599e:	4640      	mov	r0, r8
 80059a0:	4649      	mov	r1, r9
 80059a2:	f7fa fc17 	bl	80001d4 <__adddf3>
 80059a6:	4622      	mov	r2, r4
 80059a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059ac:	462b      	mov	r3, r5
 80059ae:	4630      	mov	r0, r6
 80059b0:	4639      	mov	r1, r7
 80059b2:	f7fa fc0d 	bl	80001d0 <__aeabi_dsub>
 80059b6:	4602      	mov	r2, r0
 80059b8:	460b      	mov	r3, r1
 80059ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059be:	f7fb f84f 	bl	8000a60 <__aeabi_dcmpgt>
 80059c2:	2800      	cmp	r0, #0
 80059c4:	f47f adfe 	bne.w	80055c4 <__ieee754_pow+0x36c>
 80059c8:	4aa3      	ldr	r2, [pc, #652]	; (8005c58 <__ieee754_pow+0xa00>)
 80059ca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80059ce:	4293      	cmp	r3, r2
 80059d0:	f340 810a 	ble.w	8005be8 <__ieee754_pow+0x990>
 80059d4:	151b      	asrs	r3, r3, #20
 80059d6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80059da:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80059de:	fa4a f303 	asr.w	r3, sl, r3
 80059e2:	445b      	add	r3, fp
 80059e4:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80059e8:	4e9c      	ldr	r6, [pc, #624]	; (8005c5c <__ieee754_pow+0xa04>)
 80059ea:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80059ee:	4116      	asrs	r6, r2
 80059f0:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80059f4:	2000      	movs	r0, #0
 80059f6:	ea23 0106 	bic.w	r1, r3, r6
 80059fa:	f1c2 0214 	rsb	r2, r2, #20
 80059fe:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005a02:	fa4a fa02 	asr.w	sl, sl, r2
 8005a06:	f1bb 0f00 	cmp.w	fp, #0
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	4620      	mov	r0, r4
 8005a10:	4629      	mov	r1, r5
 8005a12:	bfb8      	it	lt
 8005a14:	f1ca 0a00 	rsblt	sl, sl, #0
 8005a18:	f7fa fbda 	bl	80001d0 <__aeabi_dsub>
 8005a1c:	e9cd 0100 	strd	r0, r1, [sp]
 8005a20:	4642      	mov	r2, r8
 8005a22:	464b      	mov	r3, r9
 8005a24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a28:	f7fa fbd4 	bl	80001d4 <__adddf3>
 8005a2c:	2000      	movs	r0, #0
 8005a2e:	a378      	add	r3, pc, #480	; (adr r3, 8005c10 <__ieee754_pow+0x9b8>)
 8005a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a34:	4604      	mov	r4, r0
 8005a36:	460d      	mov	r5, r1
 8005a38:	f7fa fd82 	bl	8000540 <__aeabi_dmul>
 8005a3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a40:	4606      	mov	r6, r0
 8005a42:	460f      	mov	r7, r1
 8005a44:	4620      	mov	r0, r4
 8005a46:	4629      	mov	r1, r5
 8005a48:	f7fa fbc2 	bl	80001d0 <__aeabi_dsub>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	460b      	mov	r3, r1
 8005a50:	4640      	mov	r0, r8
 8005a52:	4649      	mov	r1, r9
 8005a54:	f7fa fbbc 	bl	80001d0 <__aeabi_dsub>
 8005a58:	a36f      	add	r3, pc, #444	; (adr r3, 8005c18 <__ieee754_pow+0x9c0>)
 8005a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5e:	f7fa fd6f 	bl	8000540 <__aeabi_dmul>
 8005a62:	a36f      	add	r3, pc, #444	; (adr r3, 8005c20 <__ieee754_pow+0x9c8>)
 8005a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a68:	4680      	mov	r8, r0
 8005a6a:	4689      	mov	r9, r1
 8005a6c:	4620      	mov	r0, r4
 8005a6e:	4629      	mov	r1, r5
 8005a70:	f7fa fd66 	bl	8000540 <__aeabi_dmul>
 8005a74:	4602      	mov	r2, r0
 8005a76:	460b      	mov	r3, r1
 8005a78:	4640      	mov	r0, r8
 8005a7a:	4649      	mov	r1, r9
 8005a7c:	f7fa fbaa 	bl	80001d4 <__adddf3>
 8005a80:	4604      	mov	r4, r0
 8005a82:	460d      	mov	r5, r1
 8005a84:	4602      	mov	r2, r0
 8005a86:	460b      	mov	r3, r1
 8005a88:	4630      	mov	r0, r6
 8005a8a:	4639      	mov	r1, r7
 8005a8c:	f7fa fba2 	bl	80001d4 <__adddf3>
 8005a90:	4632      	mov	r2, r6
 8005a92:	463b      	mov	r3, r7
 8005a94:	4680      	mov	r8, r0
 8005a96:	4689      	mov	r9, r1
 8005a98:	f7fa fb9a 	bl	80001d0 <__aeabi_dsub>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	460b      	mov	r3, r1
 8005aa0:	4620      	mov	r0, r4
 8005aa2:	4629      	mov	r1, r5
 8005aa4:	f7fa fb94 	bl	80001d0 <__aeabi_dsub>
 8005aa8:	4642      	mov	r2, r8
 8005aaa:	4606      	mov	r6, r0
 8005aac:	460f      	mov	r7, r1
 8005aae:	464b      	mov	r3, r9
 8005ab0:	4640      	mov	r0, r8
 8005ab2:	4649      	mov	r1, r9
 8005ab4:	f7fa fd44 	bl	8000540 <__aeabi_dmul>
 8005ab8:	a35b      	add	r3, pc, #364	; (adr r3, 8005c28 <__ieee754_pow+0x9d0>)
 8005aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005abe:	4604      	mov	r4, r0
 8005ac0:	460d      	mov	r5, r1
 8005ac2:	f7fa fd3d 	bl	8000540 <__aeabi_dmul>
 8005ac6:	a35a      	add	r3, pc, #360	; (adr r3, 8005c30 <__ieee754_pow+0x9d8>)
 8005ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005acc:	f7fa fb80 	bl	80001d0 <__aeabi_dsub>
 8005ad0:	4622      	mov	r2, r4
 8005ad2:	462b      	mov	r3, r5
 8005ad4:	f7fa fd34 	bl	8000540 <__aeabi_dmul>
 8005ad8:	a357      	add	r3, pc, #348	; (adr r3, 8005c38 <__ieee754_pow+0x9e0>)
 8005ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ade:	f7fa fb79 	bl	80001d4 <__adddf3>
 8005ae2:	4622      	mov	r2, r4
 8005ae4:	462b      	mov	r3, r5
 8005ae6:	f7fa fd2b 	bl	8000540 <__aeabi_dmul>
 8005aea:	a355      	add	r3, pc, #340	; (adr r3, 8005c40 <__ieee754_pow+0x9e8>)
 8005aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af0:	f7fa fb6e 	bl	80001d0 <__aeabi_dsub>
 8005af4:	4622      	mov	r2, r4
 8005af6:	462b      	mov	r3, r5
 8005af8:	f7fa fd22 	bl	8000540 <__aeabi_dmul>
 8005afc:	a352      	add	r3, pc, #328	; (adr r3, 8005c48 <__ieee754_pow+0x9f0>)
 8005afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b02:	f7fa fb67 	bl	80001d4 <__adddf3>
 8005b06:	4622      	mov	r2, r4
 8005b08:	462b      	mov	r3, r5
 8005b0a:	f7fa fd19 	bl	8000540 <__aeabi_dmul>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	460b      	mov	r3, r1
 8005b12:	4640      	mov	r0, r8
 8005b14:	4649      	mov	r1, r9
 8005b16:	f7fa fb5b 	bl	80001d0 <__aeabi_dsub>
 8005b1a:	4604      	mov	r4, r0
 8005b1c:	460d      	mov	r5, r1
 8005b1e:	4602      	mov	r2, r0
 8005b20:	460b      	mov	r3, r1
 8005b22:	4640      	mov	r0, r8
 8005b24:	4649      	mov	r1, r9
 8005b26:	f7fa fd0b 	bl	8000540 <__aeabi_dmul>
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	e9cd 0100 	strd	r0, r1, [sp]
 8005b30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005b34:	4620      	mov	r0, r4
 8005b36:	4629      	mov	r1, r5
 8005b38:	f7fa fb4a 	bl	80001d0 <__aeabi_dsub>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	460b      	mov	r3, r1
 8005b40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b44:	f7fa fe26 	bl	8000794 <__aeabi_ddiv>
 8005b48:	4632      	mov	r2, r6
 8005b4a:	4604      	mov	r4, r0
 8005b4c:	460d      	mov	r5, r1
 8005b4e:	463b      	mov	r3, r7
 8005b50:	4640      	mov	r0, r8
 8005b52:	4649      	mov	r1, r9
 8005b54:	f7fa fcf4 	bl	8000540 <__aeabi_dmul>
 8005b58:	4632      	mov	r2, r6
 8005b5a:	463b      	mov	r3, r7
 8005b5c:	f7fa fb3a 	bl	80001d4 <__adddf3>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	4620      	mov	r0, r4
 8005b66:	4629      	mov	r1, r5
 8005b68:	f7fa fb32 	bl	80001d0 <__aeabi_dsub>
 8005b6c:	4642      	mov	r2, r8
 8005b6e:	464b      	mov	r3, r9
 8005b70:	f7fa fb2e 	bl	80001d0 <__aeabi_dsub>
 8005b74:	4602      	mov	r2, r0
 8005b76:	460b      	mov	r3, r1
 8005b78:	2000      	movs	r0, #0
 8005b7a:	4939      	ldr	r1, [pc, #228]	; (8005c60 <__ieee754_pow+0xa08>)
 8005b7c:	f7fa fb28 	bl	80001d0 <__aeabi_dsub>
 8005b80:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8005b84:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005b88:	4602      	mov	r2, r0
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	da2f      	bge.n	8005bee <__ieee754_pow+0x996>
 8005b8e:	4650      	mov	r0, sl
 8005b90:	ec43 2b10 	vmov	d0, r2, r3
 8005b94:	f000 f9c0 	bl	8005f18 <scalbn>
 8005b98:	ec51 0b10 	vmov	r0, r1, d0
 8005b9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ba0:	f7ff bbf1 	b.w	8005386 <__ieee754_pow+0x12e>
 8005ba4:	4b2f      	ldr	r3, [pc, #188]	; (8005c64 <__ieee754_pow+0xa0c>)
 8005ba6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8005baa:	429e      	cmp	r6, r3
 8005bac:	f77f af0c 	ble.w	80059c8 <__ieee754_pow+0x770>
 8005bb0:	4b2d      	ldr	r3, [pc, #180]	; (8005c68 <__ieee754_pow+0xa10>)
 8005bb2:	440b      	add	r3, r1
 8005bb4:	4303      	orrs	r3, r0
 8005bb6:	d00b      	beq.n	8005bd0 <__ieee754_pow+0x978>
 8005bb8:	a325      	add	r3, pc, #148	; (adr r3, 8005c50 <__ieee754_pow+0x9f8>)
 8005bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bc2:	f7fa fcbd 	bl	8000540 <__aeabi_dmul>
 8005bc6:	a322      	add	r3, pc, #136	; (adr r3, 8005c50 <__ieee754_pow+0x9f8>)
 8005bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bcc:	f7ff bbdb 	b.w	8005386 <__ieee754_pow+0x12e>
 8005bd0:	4622      	mov	r2, r4
 8005bd2:	462b      	mov	r3, r5
 8005bd4:	f7fa fafc 	bl	80001d0 <__aeabi_dsub>
 8005bd8:	4642      	mov	r2, r8
 8005bda:	464b      	mov	r3, r9
 8005bdc:	f7fa ff36 	bl	8000a4c <__aeabi_dcmpge>
 8005be0:	2800      	cmp	r0, #0
 8005be2:	f43f aef1 	beq.w	80059c8 <__ieee754_pow+0x770>
 8005be6:	e7e7      	b.n	8005bb8 <__ieee754_pow+0x960>
 8005be8:	f04f 0a00 	mov.w	sl, #0
 8005bec:	e718      	b.n	8005a20 <__ieee754_pow+0x7c8>
 8005bee:	4621      	mov	r1, r4
 8005bf0:	e7d4      	b.n	8005b9c <__ieee754_pow+0x944>
 8005bf2:	2000      	movs	r0, #0
 8005bf4:	491a      	ldr	r1, [pc, #104]	; (8005c60 <__ieee754_pow+0xa08>)
 8005bf6:	f7ff bb8f 	b.w	8005318 <__ieee754_pow+0xc0>
 8005bfa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bfe:	f7ff bb8b 	b.w	8005318 <__ieee754_pow+0xc0>
 8005c02:	4630      	mov	r0, r6
 8005c04:	4639      	mov	r1, r7
 8005c06:	f7ff bb87 	b.w	8005318 <__ieee754_pow+0xc0>
 8005c0a:	4693      	mov	fp, r2
 8005c0c:	f7ff bb98 	b.w	8005340 <__ieee754_pow+0xe8>
 8005c10:	00000000 	.word	0x00000000
 8005c14:	3fe62e43 	.word	0x3fe62e43
 8005c18:	fefa39ef 	.word	0xfefa39ef
 8005c1c:	3fe62e42 	.word	0x3fe62e42
 8005c20:	0ca86c39 	.word	0x0ca86c39
 8005c24:	be205c61 	.word	0xbe205c61
 8005c28:	72bea4d0 	.word	0x72bea4d0
 8005c2c:	3e663769 	.word	0x3e663769
 8005c30:	c5d26bf1 	.word	0xc5d26bf1
 8005c34:	3ebbbd41 	.word	0x3ebbbd41
 8005c38:	af25de2c 	.word	0xaf25de2c
 8005c3c:	3f11566a 	.word	0x3f11566a
 8005c40:	16bebd93 	.word	0x16bebd93
 8005c44:	3f66c16c 	.word	0x3f66c16c
 8005c48:	5555553e 	.word	0x5555553e
 8005c4c:	3fc55555 	.word	0x3fc55555
 8005c50:	c2f8f359 	.word	0xc2f8f359
 8005c54:	01a56e1f 	.word	0x01a56e1f
 8005c58:	3fe00000 	.word	0x3fe00000
 8005c5c:	000fffff 	.word	0x000fffff
 8005c60:	3ff00000 	.word	0x3ff00000
 8005c64:	4090cbff 	.word	0x4090cbff
 8005c68:	3f6f3400 	.word	0x3f6f3400
 8005c6c:	652b82fe 	.word	0x652b82fe
 8005c70:	3c971547 	.word	0x3c971547

08005c74 <__ieee754_sqrt>:
 8005c74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c78:	4955      	ldr	r1, [pc, #340]	; (8005dd0 <__ieee754_sqrt+0x15c>)
 8005c7a:	ec55 4b10 	vmov	r4, r5, d0
 8005c7e:	43a9      	bics	r1, r5
 8005c80:	462b      	mov	r3, r5
 8005c82:	462a      	mov	r2, r5
 8005c84:	d112      	bne.n	8005cac <__ieee754_sqrt+0x38>
 8005c86:	ee10 2a10 	vmov	r2, s0
 8005c8a:	ee10 0a10 	vmov	r0, s0
 8005c8e:	4629      	mov	r1, r5
 8005c90:	f7fa fc56 	bl	8000540 <__aeabi_dmul>
 8005c94:	4602      	mov	r2, r0
 8005c96:	460b      	mov	r3, r1
 8005c98:	4620      	mov	r0, r4
 8005c9a:	4629      	mov	r1, r5
 8005c9c:	f7fa fa9a 	bl	80001d4 <__adddf3>
 8005ca0:	4604      	mov	r4, r0
 8005ca2:	460d      	mov	r5, r1
 8005ca4:	ec45 4b10 	vmov	d0, r4, r5
 8005ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cac:	2d00      	cmp	r5, #0
 8005cae:	ee10 0a10 	vmov	r0, s0
 8005cb2:	4621      	mov	r1, r4
 8005cb4:	dc0f      	bgt.n	8005cd6 <__ieee754_sqrt+0x62>
 8005cb6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8005cba:	4330      	orrs	r0, r6
 8005cbc:	d0f2      	beq.n	8005ca4 <__ieee754_sqrt+0x30>
 8005cbe:	b155      	cbz	r5, 8005cd6 <__ieee754_sqrt+0x62>
 8005cc0:	ee10 2a10 	vmov	r2, s0
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	4629      	mov	r1, r5
 8005cc8:	f7fa fa82 	bl	80001d0 <__aeabi_dsub>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	460b      	mov	r3, r1
 8005cd0:	f7fa fd60 	bl	8000794 <__aeabi_ddiv>
 8005cd4:	e7e4      	b.n	8005ca0 <__ieee754_sqrt+0x2c>
 8005cd6:	151b      	asrs	r3, r3, #20
 8005cd8:	d073      	beq.n	8005dc2 <__ieee754_sqrt+0x14e>
 8005cda:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005cde:	07dd      	lsls	r5, r3, #31
 8005ce0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8005ce4:	bf48      	it	mi
 8005ce6:	0fc8      	lsrmi	r0, r1, #31
 8005ce8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005cec:	bf44      	itt	mi
 8005cee:	0049      	lslmi	r1, r1, #1
 8005cf0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8005cf4:	2500      	movs	r5, #0
 8005cf6:	1058      	asrs	r0, r3, #1
 8005cf8:	0fcb      	lsrs	r3, r1, #31
 8005cfa:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8005cfe:	0049      	lsls	r1, r1, #1
 8005d00:	2316      	movs	r3, #22
 8005d02:	462c      	mov	r4, r5
 8005d04:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005d08:	19a7      	adds	r7, r4, r6
 8005d0a:	4297      	cmp	r7, r2
 8005d0c:	bfde      	ittt	le
 8005d0e:	19bc      	addle	r4, r7, r6
 8005d10:	1bd2      	suble	r2, r2, r7
 8005d12:	19ad      	addle	r5, r5, r6
 8005d14:	0fcf      	lsrs	r7, r1, #31
 8005d16:	3b01      	subs	r3, #1
 8005d18:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8005d1c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005d20:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005d24:	d1f0      	bne.n	8005d08 <__ieee754_sqrt+0x94>
 8005d26:	f04f 0c20 	mov.w	ip, #32
 8005d2a:	469e      	mov	lr, r3
 8005d2c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005d30:	42a2      	cmp	r2, r4
 8005d32:	eb06 070e 	add.w	r7, r6, lr
 8005d36:	dc02      	bgt.n	8005d3e <__ieee754_sqrt+0xca>
 8005d38:	d112      	bne.n	8005d60 <__ieee754_sqrt+0xec>
 8005d3a:	428f      	cmp	r7, r1
 8005d3c:	d810      	bhi.n	8005d60 <__ieee754_sqrt+0xec>
 8005d3e:	2f00      	cmp	r7, #0
 8005d40:	eb07 0e06 	add.w	lr, r7, r6
 8005d44:	da42      	bge.n	8005dcc <__ieee754_sqrt+0x158>
 8005d46:	f1be 0f00 	cmp.w	lr, #0
 8005d4a:	db3f      	blt.n	8005dcc <__ieee754_sqrt+0x158>
 8005d4c:	f104 0801 	add.w	r8, r4, #1
 8005d50:	1b12      	subs	r2, r2, r4
 8005d52:	428f      	cmp	r7, r1
 8005d54:	bf88      	it	hi
 8005d56:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8005d5a:	1bc9      	subs	r1, r1, r7
 8005d5c:	4433      	add	r3, r6
 8005d5e:	4644      	mov	r4, r8
 8005d60:	0052      	lsls	r2, r2, #1
 8005d62:	f1bc 0c01 	subs.w	ip, ip, #1
 8005d66:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8005d6a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005d6e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005d72:	d1dd      	bne.n	8005d30 <__ieee754_sqrt+0xbc>
 8005d74:	430a      	orrs	r2, r1
 8005d76:	d006      	beq.n	8005d86 <__ieee754_sqrt+0x112>
 8005d78:	1c5c      	adds	r4, r3, #1
 8005d7a:	bf13      	iteet	ne
 8005d7c:	3301      	addne	r3, #1
 8005d7e:	3501      	addeq	r5, #1
 8005d80:	4663      	moveq	r3, ip
 8005d82:	f023 0301 	bicne.w	r3, r3, #1
 8005d86:	106a      	asrs	r2, r5, #1
 8005d88:	085b      	lsrs	r3, r3, #1
 8005d8a:	07e9      	lsls	r1, r5, #31
 8005d8c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8005d90:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8005d94:	bf48      	it	mi
 8005d96:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8005d9a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8005d9e:	461c      	mov	r4, r3
 8005da0:	e780      	b.n	8005ca4 <__ieee754_sqrt+0x30>
 8005da2:	0aca      	lsrs	r2, r1, #11
 8005da4:	3815      	subs	r0, #21
 8005da6:	0549      	lsls	r1, r1, #21
 8005da8:	2a00      	cmp	r2, #0
 8005daa:	d0fa      	beq.n	8005da2 <__ieee754_sqrt+0x12e>
 8005dac:	02d6      	lsls	r6, r2, #11
 8005dae:	d50a      	bpl.n	8005dc6 <__ieee754_sqrt+0x152>
 8005db0:	f1c3 0420 	rsb	r4, r3, #32
 8005db4:	fa21 f404 	lsr.w	r4, r1, r4
 8005db8:	1e5d      	subs	r5, r3, #1
 8005dba:	4099      	lsls	r1, r3
 8005dbc:	4322      	orrs	r2, r4
 8005dbe:	1b43      	subs	r3, r0, r5
 8005dc0:	e78b      	b.n	8005cda <__ieee754_sqrt+0x66>
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	e7f0      	b.n	8005da8 <__ieee754_sqrt+0x134>
 8005dc6:	0052      	lsls	r2, r2, #1
 8005dc8:	3301      	adds	r3, #1
 8005dca:	e7ef      	b.n	8005dac <__ieee754_sqrt+0x138>
 8005dcc:	46a0      	mov	r8, r4
 8005dce:	e7bf      	b.n	8005d50 <__ieee754_sqrt+0xdc>
 8005dd0:	7ff00000 	.word	0x7ff00000

08005dd4 <fabs>:
 8005dd4:	ec51 0b10 	vmov	r0, r1, d0
 8005dd8:	ee10 2a10 	vmov	r2, s0
 8005ddc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005de0:	ec43 2b10 	vmov	d0, r2, r3
 8005de4:	4770      	bx	lr

08005de6 <finite>:
 8005de6:	ee10 3a90 	vmov	r3, s1
 8005dea:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8005dee:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005df2:	0fc0      	lsrs	r0, r0, #31
 8005df4:	4770      	bx	lr

08005df6 <matherr>:
 8005df6:	2000      	movs	r0, #0
 8005df8:	4770      	bx	lr
 8005dfa:	0000      	movs	r0, r0
 8005dfc:	0000      	movs	r0, r0
	...

08005e00 <nan>:
 8005e00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8005e08 <nan+0x8>
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	00000000 	.word	0x00000000
 8005e0c:	7ff80000 	.word	0x7ff80000

08005e10 <rint>:
 8005e10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e12:	ec51 0b10 	vmov	r0, r1, d0
 8005e16:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005e1a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8005e1e:	2e13      	cmp	r6, #19
 8005e20:	460b      	mov	r3, r1
 8005e22:	ee10 4a10 	vmov	r4, s0
 8005e26:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8005e2a:	dc56      	bgt.n	8005eda <rint+0xca>
 8005e2c:	2e00      	cmp	r6, #0
 8005e2e:	da2b      	bge.n	8005e88 <rint+0x78>
 8005e30:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005e34:	4302      	orrs	r2, r0
 8005e36:	d023      	beq.n	8005e80 <rint+0x70>
 8005e38:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8005e3c:	4302      	orrs	r2, r0
 8005e3e:	4254      	negs	r4, r2
 8005e40:	4314      	orrs	r4, r2
 8005e42:	0c4b      	lsrs	r3, r1, #17
 8005e44:	0b24      	lsrs	r4, r4, #12
 8005e46:	045b      	lsls	r3, r3, #17
 8005e48:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8005e4c:	ea44 0103 	orr.w	r1, r4, r3
 8005e50:	460b      	mov	r3, r1
 8005e52:	492f      	ldr	r1, [pc, #188]	; (8005f10 <rint+0x100>)
 8005e54:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8005e58:	e9d1 6700 	ldrd	r6, r7, [r1]
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	4639      	mov	r1, r7
 8005e60:	4630      	mov	r0, r6
 8005e62:	f7fa f9b7 	bl	80001d4 <__adddf3>
 8005e66:	e9cd 0100 	strd	r0, r1, [sp]
 8005e6a:	463b      	mov	r3, r7
 8005e6c:	4632      	mov	r2, r6
 8005e6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e72:	f7fa f9ad 	bl	80001d0 <__aeabi_dsub>
 8005e76:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005e7a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8005e7e:	4639      	mov	r1, r7
 8005e80:	ec41 0b10 	vmov	d0, r0, r1
 8005e84:	b003      	add	sp, #12
 8005e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e88:	4a22      	ldr	r2, [pc, #136]	; (8005f14 <rint+0x104>)
 8005e8a:	4132      	asrs	r2, r6
 8005e8c:	ea01 0702 	and.w	r7, r1, r2
 8005e90:	4307      	orrs	r7, r0
 8005e92:	d0f5      	beq.n	8005e80 <rint+0x70>
 8005e94:	0852      	lsrs	r2, r2, #1
 8005e96:	4011      	ands	r1, r2
 8005e98:	430c      	orrs	r4, r1
 8005e9a:	d00b      	beq.n	8005eb4 <rint+0xa4>
 8005e9c:	ea23 0202 	bic.w	r2, r3, r2
 8005ea0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005ea4:	2e13      	cmp	r6, #19
 8005ea6:	fa43 f306 	asr.w	r3, r3, r6
 8005eaa:	bf0c      	ite	eq
 8005eac:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8005eb0:	2400      	movne	r4, #0
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	4916      	ldr	r1, [pc, #88]	; (8005f10 <rint+0x100>)
 8005eb6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8005eba:	4622      	mov	r2, r4
 8005ebc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	4629      	mov	r1, r5
 8005ec4:	f7fa f986 	bl	80001d4 <__adddf3>
 8005ec8:	e9cd 0100 	strd	r0, r1, [sp]
 8005ecc:	4622      	mov	r2, r4
 8005ece:	462b      	mov	r3, r5
 8005ed0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ed4:	f7fa f97c 	bl	80001d0 <__aeabi_dsub>
 8005ed8:	e7d2      	b.n	8005e80 <rint+0x70>
 8005eda:	2e33      	cmp	r6, #51	; 0x33
 8005edc:	dd07      	ble.n	8005eee <rint+0xde>
 8005ede:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005ee2:	d1cd      	bne.n	8005e80 <rint+0x70>
 8005ee4:	ee10 2a10 	vmov	r2, s0
 8005ee8:	f7fa f974 	bl	80001d4 <__adddf3>
 8005eec:	e7c8      	b.n	8005e80 <rint+0x70>
 8005eee:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8005ef2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ef6:	40f2      	lsrs	r2, r6
 8005ef8:	4210      	tst	r0, r2
 8005efa:	d0c1      	beq.n	8005e80 <rint+0x70>
 8005efc:	0852      	lsrs	r2, r2, #1
 8005efe:	4210      	tst	r0, r2
 8005f00:	bf1f      	itttt	ne
 8005f02:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8005f06:	ea20 0202 	bicne.w	r2, r0, r2
 8005f0a:	4134      	asrne	r4, r6
 8005f0c:	4314      	orrne	r4, r2
 8005f0e:	e7d1      	b.n	8005eb4 <rint+0xa4>
 8005f10:	08006090 	.word	0x08006090
 8005f14:	000fffff 	.word	0x000fffff

08005f18 <scalbn>:
 8005f18:	b570      	push	{r4, r5, r6, lr}
 8005f1a:	ec55 4b10 	vmov	r4, r5, d0
 8005f1e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005f22:	4606      	mov	r6, r0
 8005f24:	462b      	mov	r3, r5
 8005f26:	b9aa      	cbnz	r2, 8005f54 <scalbn+0x3c>
 8005f28:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005f2c:	4323      	orrs	r3, r4
 8005f2e:	d03b      	beq.n	8005fa8 <scalbn+0x90>
 8005f30:	4b31      	ldr	r3, [pc, #196]	; (8005ff8 <scalbn+0xe0>)
 8005f32:	4629      	mov	r1, r5
 8005f34:	2200      	movs	r2, #0
 8005f36:	ee10 0a10 	vmov	r0, s0
 8005f3a:	f7fa fb01 	bl	8000540 <__aeabi_dmul>
 8005f3e:	4b2f      	ldr	r3, [pc, #188]	; (8005ffc <scalbn+0xe4>)
 8005f40:	429e      	cmp	r6, r3
 8005f42:	4604      	mov	r4, r0
 8005f44:	460d      	mov	r5, r1
 8005f46:	da12      	bge.n	8005f6e <scalbn+0x56>
 8005f48:	a327      	add	r3, pc, #156	; (adr r3, 8005fe8 <scalbn+0xd0>)
 8005f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4e:	f7fa faf7 	bl	8000540 <__aeabi_dmul>
 8005f52:	e009      	b.n	8005f68 <scalbn+0x50>
 8005f54:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005f58:	428a      	cmp	r2, r1
 8005f5a:	d10c      	bne.n	8005f76 <scalbn+0x5e>
 8005f5c:	ee10 2a10 	vmov	r2, s0
 8005f60:	4620      	mov	r0, r4
 8005f62:	4629      	mov	r1, r5
 8005f64:	f7fa f936 	bl	80001d4 <__adddf3>
 8005f68:	4604      	mov	r4, r0
 8005f6a:	460d      	mov	r5, r1
 8005f6c:	e01c      	b.n	8005fa8 <scalbn+0x90>
 8005f6e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005f72:	460b      	mov	r3, r1
 8005f74:	3a36      	subs	r2, #54	; 0x36
 8005f76:	4432      	add	r2, r6
 8005f78:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005f7c:	428a      	cmp	r2, r1
 8005f7e:	dd0b      	ble.n	8005f98 <scalbn+0x80>
 8005f80:	ec45 4b11 	vmov	d1, r4, r5
 8005f84:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8005ff0 <scalbn+0xd8>
 8005f88:	f000 f83c 	bl	8006004 <copysign>
 8005f8c:	a318      	add	r3, pc, #96	; (adr r3, 8005ff0 <scalbn+0xd8>)
 8005f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f92:	ec51 0b10 	vmov	r0, r1, d0
 8005f96:	e7da      	b.n	8005f4e <scalbn+0x36>
 8005f98:	2a00      	cmp	r2, #0
 8005f9a:	dd08      	ble.n	8005fae <scalbn+0x96>
 8005f9c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005fa0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005fa4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005fa8:	ec45 4b10 	vmov	d0, r4, r5
 8005fac:	bd70      	pop	{r4, r5, r6, pc}
 8005fae:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005fb2:	da0d      	bge.n	8005fd0 <scalbn+0xb8>
 8005fb4:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005fb8:	429e      	cmp	r6, r3
 8005fba:	ec45 4b11 	vmov	d1, r4, r5
 8005fbe:	dce1      	bgt.n	8005f84 <scalbn+0x6c>
 8005fc0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8005fe8 <scalbn+0xd0>
 8005fc4:	f000 f81e 	bl	8006004 <copysign>
 8005fc8:	a307      	add	r3, pc, #28	; (adr r3, 8005fe8 <scalbn+0xd0>)
 8005fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fce:	e7e0      	b.n	8005f92 <scalbn+0x7a>
 8005fd0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005fd4:	3236      	adds	r2, #54	; 0x36
 8005fd6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005fda:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005fde:	4620      	mov	r0, r4
 8005fe0:	4629      	mov	r1, r5
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	4b06      	ldr	r3, [pc, #24]	; (8006000 <scalbn+0xe8>)
 8005fe6:	e7b2      	b.n	8005f4e <scalbn+0x36>
 8005fe8:	c2f8f359 	.word	0xc2f8f359
 8005fec:	01a56e1f 	.word	0x01a56e1f
 8005ff0:	8800759c 	.word	0x8800759c
 8005ff4:	7e37e43c 	.word	0x7e37e43c
 8005ff8:	43500000 	.word	0x43500000
 8005ffc:	ffff3cb0 	.word	0xffff3cb0
 8006000:	3c900000 	.word	0x3c900000

08006004 <copysign>:
 8006004:	ec51 0b10 	vmov	r0, r1, d0
 8006008:	ee11 0a90 	vmov	r0, s3
 800600c:	ee10 2a10 	vmov	r2, s0
 8006010:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006014:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006018:	ea41 0300 	orr.w	r3, r1, r0
 800601c:	ec43 2b10 	vmov	d0, r2, r3
 8006020:	4770      	bx	lr
	...

08006024 <_init>:
 8006024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006026:	bf00      	nop
 8006028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800602a:	bc08      	pop	{r3}
 800602c:	469e      	mov	lr, r3
 800602e:	4770      	bx	lr

08006030 <_fini>:
 8006030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006032:	bf00      	nop
 8006034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006036:	bc08      	pop	{r3}
 8006038:	469e      	mov	lr, r3
 800603a:	4770      	bx	lr
