--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml schemat.twx schemat.ncd -o schemat.twr schemat.pcf

Design file:              schemat.ncd
Physical constraint file: schemat.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10771 paths analyzed, 1305 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.837ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_6/i_FIFO_Mram_RAM8.SLICEM_F (SLICE_X24Y48.BY), 398 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_1_1 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM8.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.837ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_1_1 to XLXI_6/i_FIFO_Mram_RAM8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y24.YQ      Tcko                  0.587   XLXI_2/read_address_memory_1_1
                                                       XLXI_2/read_address_memory_1_1
    SLICE_X38Y15.F2      net (fanout=16)       1.655   XLXI_2/read_address_memory_1_1
    SLICE_X38Y15.X       Tilo                  0.759   N107
                                                       XLXI_1/Mram_RAM21.SLICEM_F
    SLICE_X43Y20.G4      net (fanout=8)        1.526   N107
    SLICE_X43Y20.F5      Tif5                  0.875   inst_LPM_MUX15_9_f51
                                                       inst_LPM_MUX10_111
                                                       inst_LPM_MUX15_9_f5_0
    SLICE_X43Y20.FXINA   net (fanout=1)        0.000   inst_LPM_MUX15_9_f51
    SLICE_X43Y20.FX      Tinafx                0.463   inst_LPM_MUX15_9_f51
                                                       inst_LPM_MUX15_8_f6
    SLICE_X42Y21.FXINB   net (fanout=1)        0.000   inst_LPM_MUX15_8_f6
    SLICE_X42Y21.FX      Tinbfx                0.364   inst_LPM_MUX15_9_f5
                                                       inst_LPM_MUX15_6_f7
    SLICE_X43Y21.FXINA   net (fanout=1)        0.000   inst_LPM_MUX15_6_f7
    SLICE_X43Y21.Y       Tif6y                 0.521   inst_LPM_MUX15_5_f8
                                                       inst_LPM_MUX15_5_f8
    SLICE_X24Y32.F1      net (fanout=1)        1.440   inst_LPM_MUX15_5_f8
    SLICE_X24Y32.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<7>30
                                                       XLXI_2/I2C_FIFO_DI<7>30
    SLICE_X24Y37.F1      net (fanout=1)        0.371   XLXI_2/I2C_FIFO_DI<7>30
    SLICE_X24Y37.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<7>33/O
                                                       XLXI_2/I2C_FIFO_DI<7>33
    SLICE_X24Y48.BY      net (fanout=1)        1.297   XLXI_2/I2C_FIFO_DI<7>33/O
    SLICE_X24Y48.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<7>
                                                       XLXI_6/i_FIFO_Mram_RAM8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     11.837ns (5.548ns logic, 6.289ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_2_3 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM8.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.800ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_2_3 to XLXI_6/i_FIFO_Mram_RAM8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.YQ      Tcko                  0.587   XLXI_2/read_address_memory_2_3
                                                       XLXI_2/read_address_memory_2_3
    SLICE_X22Y39.F3      net (fanout=16)       2.084   XLXI_2/read_address_memory_2_3
    SLICE_X22Y39.X       Tilo                  0.759   N131
                                                       XLXI_1/Mram_RAM33.SLICEM_F
    SLICE_X17Y33.G2      net (fanout=8)        1.559   N131
    SLICE_X17Y33.F5      Tif5                  0.875   inst_LPM_MUX15_12_f5
                                                       inst_LPM_MUX10_14
                                                       inst_LPM_MUX15_12_f5
    SLICE_X17Y32.FXINB   net (fanout=1)        0.000   inst_LPM_MUX15_12_f5
    SLICE_X17Y32.FX      Tinbfx                0.463   inst_LPM_MUX15_11_f53
                                                       inst_LPM_MUX15_10_f6
    SLICE_X16Y33.FXINB   net (fanout=1)        0.000   inst_LPM_MUX15_10_f6
    SLICE_X16Y33.FX      Tinbfx                0.364   inst_LPM_MUX15_11_f52
                                                       inst_LPM_MUX15_8_f7
    SLICE_X17Y31.FXINB   net (fanout=1)        0.000   inst_LPM_MUX15_8_f7
    SLICE_X17Y31.Y       Tif6y                 0.521   inst_LPM_MUX15_6_f8
                                                       inst_LPM_MUX15_6_f8
    SLICE_X24Y32.F2      net (fanout=1)        0.941   inst_LPM_MUX15_6_f8
    SLICE_X24Y32.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<7>30
                                                       XLXI_2/I2C_FIFO_DI<7>30
    SLICE_X24Y37.F1      net (fanout=1)        0.371   XLXI_2/I2C_FIFO_DI<7>30
    SLICE_X24Y37.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<7>33/O
                                                       XLXI_2/I2C_FIFO_DI<7>33
    SLICE_X24Y48.BY      net (fanout=1)        1.297   XLXI_2/I2C_FIFO_DI<7>33/O
    SLICE_X24Y48.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<7>
                                                       XLXI_6/i_FIFO_Mram_RAM8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     11.800ns (5.548ns logic, 6.252ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_1_3 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM8.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.703ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_1_3 to XLXI_6/i_FIFO_Mram_RAM8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.YQ      Tcko                  0.587   XLXI_2/read_address_memory_1_3
                                                       XLXI_2/read_address_memory_1_3
    SLICE_X20Y38.F2      net (fanout=16)       2.165   XLXI_2/read_address_memory_1_3
    SLICE_X20Y38.X       Tilo                  0.759   N147
                                                       XLXI_1/Mram_RAM41.SLICEM_F
    SLICE_X16Y33.G4      net (fanout=8)        1.322   N147
    SLICE_X16Y33.F5      Tif5                  1.033   inst_LPM_MUX15_11_f52
                                                       inst_LPM_MUX10_132
                                                       inst_LPM_MUX15_11_f5_1
    SLICE_X16Y32.FXINB   net (fanout=1)        0.000   inst_LPM_MUX15_11_f52
    SLICE_X16Y32.FX      Tinbfx                0.364   inst_LPM_MUX15_10_f55
                                                       inst_LPM_MUX15_9_f6_1
    SLICE_X16Y33.FXINA   net (fanout=1)        0.000   inst_LPM_MUX15_9_f62
    SLICE_X16Y33.FX      Tinafx                0.364   inst_LPM_MUX15_11_f52
                                                       inst_LPM_MUX15_8_f7
    SLICE_X17Y31.FXINB   net (fanout=1)        0.000   inst_LPM_MUX15_8_f7
    SLICE_X17Y31.Y       Tif6y                 0.521   inst_LPM_MUX15_6_f8
                                                       inst_LPM_MUX15_6_f8
    SLICE_X24Y32.F2      net (fanout=1)        0.941   inst_LPM_MUX15_6_f8
    SLICE_X24Y32.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<7>30
                                                       XLXI_2/I2C_FIFO_DI<7>30
    SLICE_X24Y37.F1      net (fanout=1)        0.371   XLXI_2/I2C_FIFO_DI<7>30
    SLICE_X24Y37.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<7>33/O
                                                       XLXI_2/I2C_FIFO_DI<7>33
    SLICE_X24Y48.BY      net (fanout=1)        1.297   XLXI_2/I2C_FIFO_DI<7>33/O
    SLICE_X24Y48.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<7>
                                                       XLXI_6/i_FIFO_Mram_RAM8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     11.703ns (5.607ns logic, 6.096ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/i_FIFO_Mram_RAM8.SLICEM_G (SLICE_X24Y48.BY), 398 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_1_1 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM8.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.818ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_1_1 to XLXI_6/i_FIFO_Mram_RAM8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y24.YQ      Tcko                  0.587   XLXI_2/read_address_memory_1_1
                                                       XLXI_2/read_address_memory_1_1
    SLICE_X38Y15.F2      net (fanout=16)       1.655   XLXI_2/read_address_memory_1_1
    SLICE_X38Y15.X       Tilo                  0.759   N107
                                                       XLXI_1/Mram_RAM21.SLICEM_F
    SLICE_X43Y20.G4      net (fanout=8)        1.526   N107
    SLICE_X43Y20.F5      Tif5                  0.875   inst_LPM_MUX15_9_f51
                                                       inst_LPM_MUX10_111
                                                       inst_LPM_MUX15_9_f5_0
    SLICE_X43Y20.FXINA   net (fanout=1)        0.000   inst_LPM_MUX15_9_f51
    SLICE_X43Y20.FX      Tinafx                0.463   inst_LPM_MUX15_9_f51
                                                       inst_LPM_MUX15_8_f6
    SLICE_X42Y21.FXINB   net (fanout=1)        0.000   inst_LPM_MUX15_8_f6
    SLICE_X42Y21.FX      Tinbfx                0.364   inst_LPM_MUX15_9_f5
                                                       inst_LPM_MUX15_6_f7
    SLICE_X43Y21.FXINA   net (fanout=1)        0.000   inst_LPM_MUX15_6_f7
    SLICE_X43Y21.Y       Tif6y                 0.521   inst_LPM_MUX15_5_f8
                                                       inst_LPM_MUX15_5_f8
    SLICE_X24Y32.F1      net (fanout=1)        1.440   inst_LPM_MUX15_5_f8
    SLICE_X24Y32.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<7>30
                                                       XLXI_2/I2C_FIFO_DI<7>30
    SLICE_X24Y37.F1      net (fanout=1)        0.371   XLXI_2/I2C_FIFO_DI<7>30
    SLICE_X24Y37.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<7>33/O
                                                       XLXI_2/I2C_FIFO_DI<7>33
    SLICE_X24Y48.BY      net (fanout=1)        1.297   XLXI_2/I2C_FIFO_DI<7>33/O
    SLICE_X24Y48.CLK     Tds                   0.442   XLXI_6/NlwRenamedSig_OI_FIFO_DO<7>
                                                       XLXI_6/i_FIFO_Mram_RAM8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     11.818ns (5.529ns logic, 6.289ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_2_3 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM8.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.781ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_2_3 to XLXI_6/i_FIFO_Mram_RAM8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.YQ      Tcko                  0.587   XLXI_2/read_address_memory_2_3
                                                       XLXI_2/read_address_memory_2_3
    SLICE_X22Y39.F3      net (fanout=16)       2.084   XLXI_2/read_address_memory_2_3
    SLICE_X22Y39.X       Tilo                  0.759   N131
                                                       XLXI_1/Mram_RAM33.SLICEM_F
    SLICE_X17Y33.G2      net (fanout=8)        1.559   N131
    SLICE_X17Y33.F5      Tif5                  0.875   inst_LPM_MUX15_12_f5
                                                       inst_LPM_MUX10_14
                                                       inst_LPM_MUX15_12_f5
    SLICE_X17Y32.FXINB   net (fanout=1)        0.000   inst_LPM_MUX15_12_f5
    SLICE_X17Y32.FX      Tinbfx                0.463   inst_LPM_MUX15_11_f53
                                                       inst_LPM_MUX15_10_f6
    SLICE_X16Y33.FXINB   net (fanout=1)        0.000   inst_LPM_MUX15_10_f6
    SLICE_X16Y33.FX      Tinbfx                0.364   inst_LPM_MUX15_11_f52
                                                       inst_LPM_MUX15_8_f7
    SLICE_X17Y31.FXINB   net (fanout=1)        0.000   inst_LPM_MUX15_8_f7
    SLICE_X17Y31.Y       Tif6y                 0.521   inst_LPM_MUX15_6_f8
                                                       inst_LPM_MUX15_6_f8
    SLICE_X24Y32.F2      net (fanout=1)        0.941   inst_LPM_MUX15_6_f8
    SLICE_X24Y32.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<7>30
                                                       XLXI_2/I2C_FIFO_DI<7>30
    SLICE_X24Y37.F1      net (fanout=1)        0.371   XLXI_2/I2C_FIFO_DI<7>30
    SLICE_X24Y37.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<7>33/O
                                                       XLXI_2/I2C_FIFO_DI<7>33
    SLICE_X24Y48.BY      net (fanout=1)        1.297   XLXI_2/I2C_FIFO_DI<7>33/O
    SLICE_X24Y48.CLK     Tds                   0.442   XLXI_6/NlwRenamedSig_OI_FIFO_DO<7>
                                                       XLXI_6/i_FIFO_Mram_RAM8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     11.781ns (5.529ns logic, 6.252ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_1_3 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM8.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.684ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_1_3 to XLXI_6/i_FIFO_Mram_RAM8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.YQ      Tcko                  0.587   XLXI_2/read_address_memory_1_3
                                                       XLXI_2/read_address_memory_1_3
    SLICE_X20Y38.F2      net (fanout=16)       2.165   XLXI_2/read_address_memory_1_3
    SLICE_X20Y38.X       Tilo                  0.759   N147
                                                       XLXI_1/Mram_RAM41.SLICEM_F
    SLICE_X16Y33.G4      net (fanout=8)        1.322   N147
    SLICE_X16Y33.F5      Tif5                  1.033   inst_LPM_MUX15_11_f52
                                                       inst_LPM_MUX10_132
                                                       inst_LPM_MUX15_11_f5_1
    SLICE_X16Y32.FXINB   net (fanout=1)        0.000   inst_LPM_MUX15_11_f52
    SLICE_X16Y32.FX      Tinbfx                0.364   inst_LPM_MUX15_10_f55
                                                       inst_LPM_MUX15_9_f6_1
    SLICE_X16Y33.FXINA   net (fanout=1)        0.000   inst_LPM_MUX15_9_f62
    SLICE_X16Y33.FX      Tinafx                0.364   inst_LPM_MUX15_11_f52
                                                       inst_LPM_MUX15_8_f7
    SLICE_X17Y31.FXINB   net (fanout=1)        0.000   inst_LPM_MUX15_8_f7
    SLICE_X17Y31.Y       Tif6y                 0.521   inst_LPM_MUX15_6_f8
                                                       inst_LPM_MUX15_6_f8
    SLICE_X24Y32.F2      net (fanout=1)        0.941   inst_LPM_MUX15_6_f8
    SLICE_X24Y32.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<7>30
                                                       XLXI_2/I2C_FIFO_DI<7>30
    SLICE_X24Y37.F1      net (fanout=1)        0.371   XLXI_2/I2C_FIFO_DI<7>30
    SLICE_X24Y37.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<7>33/O
                                                       XLXI_2/I2C_FIFO_DI<7>33
    SLICE_X24Y48.BY      net (fanout=1)        1.297   XLXI_2/I2C_FIFO_DI<7>33/O
    SLICE_X24Y48.CLK     Tds                   0.442   XLXI_6/NlwRenamedSig_OI_FIFO_DO<7>
                                                       XLXI_6/i_FIFO_Mram_RAM8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     11.684ns (5.588ns logic, 6.096ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F (SLICE_X22Y47.BY), 394 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_1_3 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.710ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_1_3 to XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.YQ      Tcko                  0.587   XLXI_2/read_address_memory_1_3
                                                       XLXI_2/read_address_memory_1_3
    SLICE_X20Y38.F2      net (fanout=16)       2.165   XLXI_2/read_address_memory_1_3
    SLICE_X20Y38.X       Tilo                  0.759   N147
                                                       XLXI_1/Mram_RAM41.SLICEM_F
    SLICE_X14Y31.G4      net (fanout=8)        1.583   N147
    SLICE_X14Y31.F5      Tif5                  1.033   inst_LPM_MUX11_11_f52
                                                       inst_LPM_MUX11_11_f5_11
                                                       inst_LPM_MUX11_11_f5_1
    SLICE_X14Y30.FXINB   net (fanout=1)        0.000   inst_LPM_MUX11_11_f52
    SLICE_X14Y30.FX      Tinbfx                0.364   inst_LPM_MUX11_10_f55
                                                       inst_LPM_MUX11_9_f6_1
    SLICE_X14Y31.FXINA   net (fanout=1)        0.000   inst_LPM_MUX11_9_f62
    SLICE_X14Y31.FX      Tinafx                0.364   inst_LPM_MUX11_11_f52
                                                       inst_LPM_MUX11_8_f7
    SLICE_X15Y29.FXINB   net (fanout=1)        0.000   inst_LPM_MUX11_8_f7
    SLICE_X15Y29.Y       Tif6y                 0.521   inst_LPM_MUX11_6_f8
                                                       inst_LPM_MUX11_6_f8
    SLICE_X24Y35.G3      net (fanout=1)        1.010   inst_LPM_MUX11_6_f8
    SLICE_X24Y35.Y       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<3>22/O
                                                       XLXI_2/I2C_FIFO_DI<3>19
    SLICE_X24Y35.F3      net (fanout=1)        0.023   XLXI_2/I2C_FIFO_DI<3>19
    SLICE_X24Y35.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<3>22/O
                                                       XLXI_2/I2C_FIFO_DI<3>22
    SLICE_X22Y47.BY      net (fanout=1)        1.322   XLXI_2/I2C_FIFO_DI<3>22/O
    SLICE_X22Y47.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<3>
                                                       XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     11.710ns (5.607ns logic, 6.103ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_0_2 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.639ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.105 - 0.108)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_0_2 to XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y25.YQ      Tcko                  0.587   XLXI_2/read_address_memory_0_2
                                                       XLXI_2/read_address_memory_0_2
    SLICE_X42Y28.F1      net (fanout=16)       1.506   XLXI_2/read_address_memory_0_2
    SLICE_X42Y28.X       Tilo                  0.759   N97
                                                       XLXI_1/Mram_RAM16.SLICEM_F
    SLICE_X40Y18.F2      net (fanout=8)        1.772   N97
    SLICE_X40Y18.F5      Tif5                  1.033   inst_LPM_MUX11_9_f52
                                                       inst_LPM_MUX11_9_f5_12
                                                       inst_LPM_MUX11_9_f5_1
    SLICE_X40Y18.FXINA   net (fanout=1)        0.000   inst_LPM_MUX11_9_f52
    SLICE_X40Y18.FX      Tinafx                0.364   inst_LPM_MUX11_9_f52
                                                       inst_LPM_MUX11_8_f6_0
    SLICE_X40Y19.FXINA   net (fanout=1)        0.000   inst_LPM_MUX11_8_f61
    SLICE_X40Y19.FX      Tinafx                0.364   inst_LPM_MUX11_10_f51
                                                       inst_LPM_MUX11_7_f7
    SLICE_X41Y17.FXINB   net (fanout=1)        0.000   inst_LPM_MUX11_7_f7
    SLICE_X41Y17.Y       Tif6y                 0.521   inst_LPM_MUX11_5_f8
                                                       inst_LPM_MUX11_5_f8
    SLICE_X24Y35.G4      net (fanout=1)        1.409   inst_LPM_MUX11_5_f8
    SLICE_X24Y35.Y       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<3>22/O
                                                       XLXI_2/I2C_FIFO_DI<3>19
    SLICE_X24Y35.F3      net (fanout=1)        0.023   XLXI_2/I2C_FIFO_DI<3>19
    SLICE_X24Y35.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<3>22/O
                                                       XLXI_2/I2C_FIFO_DI<3>22
    SLICE_X22Y47.BY      net (fanout=1)        1.322   XLXI_2/I2C_FIFO_DI<3>22/O
    SLICE_X22Y47.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<3>
                                                       XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     11.639ns (5.607ns logic, 6.032ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_2_3 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.565ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_2_3 to XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.YQ      Tcko                  0.587   XLXI_2/read_address_memory_2_3
                                                       XLXI_2/read_address_memory_2_3
    SLICE_X22Y39.F3      net (fanout=16)       2.084   XLXI_2/read_address_memory_2_3
    SLICE_X22Y39.X       Tilo                  0.759   N131
                                                       XLXI_1/Mram_RAM33.SLICEM_F
    SLICE_X15Y31.G3      net (fanout=8)        1.578   N131
    SLICE_X15Y31.F5      Tif5                  0.875   inst_LPM_MUX11_12_f5
                                                       inst_LPM_MUX11_12_f51
                                                       inst_LPM_MUX11_12_f5
    SLICE_X15Y30.FXINB   net (fanout=1)        0.000   inst_LPM_MUX11_12_f5
    SLICE_X15Y30.FX      Tinbfx                0.463   inst_LPM_MUX11_11_f53
                                                       inst_LPM_MUX11_10_f6
    SLICE_X14Y31.FXINB   net (fanout=1)        0.000   inst_LPM_MUX11_10_f6
    SLICE_X14Y31.FX      Tinbfx                0.364   inst_LPM_MUX11_11_f52
                                                       inst_LPM_MUX11_8_f7
    SLICE_X15Y29.FXINB   net (fanout=1)        0.000   inst_LPM_MUX11_8_f7
    SLICE_X15Y29.Y       Tif6y                 0.521   inst_LPM_MUX11_6_f8
                                                       inst_LPM_MUX11_6_f8
    SLICE_X24Y35.G3      net (fanout=1)        1.010   inst_LPM_MUX11_6_f8
    SLICE_X24Y35.Y       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<3>22/O
                                                       XLXI_2/I2C_FIFO_DI<3>19
    SLICE_X24Y35.F3      net (fanout=1)        0.023   XLXI_2/I2C_FIFO_DI<3>19
    SLICE_X24Y35.X       Tilo                  0.759   XLXI_2/I2C_FIFO_DI<3>22/O
                                                       XLXI_2/I2C_FIFO_DI<3>22
    SLICE_X22Y47.BY      net (fanout=1)        1.322   XLXI_2/I2C_FIFO_DI<3>22/O
    SLICE_X22Y47.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<3>
                                                       XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     11.565ns (5.548ns logic, 6.017ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_18/F0 (SLICE_X53Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_18/qF0 (FF)
  Destination:          XLXI_18/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.016 - 0.010)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_18/qF0 to XLXI_18/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y75.YQ      Tcko                  0.470   XLXI_18/qF0
                                                       XLXI_18/qF0
    SLICE_X53Y74.BX      net (fanout=1)        0.364   XLXI_18/qF0
    SLICE_X53Y74.CLK     Tckdi       (-Th)    -0.093   XLXN_70
                                                       XLXI_18/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.563ns logic, 0.364ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/state_FSM_FFd3 (SLICE_X25Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/state_FSM_FFd4 (FF)
  Destination:          XLXI_2/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/state_FSM_FFd4 to XLXI_2/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y47.YQ      Tcko                  0.470   XLXI_2/state_FSM_FFd3
                                                       XLXI_2/state_FSM_FFd4
    SLICE_X25Y47.BX      net (fanout=2)        0.392   XLXI_2/state_FSM_FFd4
    SLICE_X25Y47.CLK     Tckdi       (-Th)    -0.093   XLXI_2/state_FSM_FFd3
                                                       XLXI_2/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.563ns logic, 0.392ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F (SLICE_X22Y47.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.990ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/i_FIFO_addrWr_0 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.991ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.019 - 0.018)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_6/i_FIFO_addrWr_0 to XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.YQ      Tcko                  0.470   XLXI_6/i_FIFO_addrWr<1>
                                                       XLXI_6/i_FIFO_addrWr_0
    SLICE_X22Y47.G1      net (fanout=15)       0.520   XLXI_6/i_FIFO_addrWr<0>
    SLICE_X22Y47.CLK     Tah         (-Th)    -0.001   XLXI_6/NlwRenamedSig_OI_FIFO_DO<3>
                                                       XLXI_6/i_FIFO_Mram_RAM4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.471ns logic, 0.520ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_6/sregOut<1>/CLK
  Logical resource: XLXI_6/sregOut_1/CK
  Location pin: SLICE_X22Y53.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_6/sregOut<1>/CLK
  Logical resource: XLXI_6/sregOut_1/CK
  Location pin: SLICE_X22Y53.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_6/sregOut<1>/CLK
  Logical resource: XLXI_6/sregOut_1/CK
  Location pin: SLICE_X22Y53.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   11.837|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10771 paths, 0 nets, and 3628 connections

Design statistics:
   Minimum period:  11.837ns{1}   (Maximum frequency:  84.481MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 15 23:13:27 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



