# atomicc
Generate Verilog from Atomicc IR files (which are generated from llvm-translate)
