// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out_to_in( input in, output out ) {
	out = in;
}
// assign in to out
module wire_assign_in_to_out( input in, output out ) {
	out = in;
}
// wire_assign in, out
module wire_assign_in_out( input in, output out ) {
	out = in;
}
// wire_assign out, in
module wire_assign_out_to_in( input in, output out ) {
	out = in;
}

// Design a module that assigns the output to the input
module wire_assign_2( input in, output out ) {
	out = in;
}
// assign out to in
module wire_assign_2_out_to_in( input in, output out ) {
	endmodule
