// Seed: 1205444465
module module_0;
  uwire id_1, id_2;
  wor id_3;
  wor id_4;
  id_5(
      1, id_3, id_2 - 1
  );
  assign id_4 = 1;
  if (id_4) assign id_1 = 1;
  wire id_6;
  id_7(
      (1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always $display(1'b0, 1);
  module_0 modCall_1 ();
  nand primCall (id_10, id_11, id_12, id_2, id_3, id_4, id_5, id_9);
endmodule
