<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="../../../data/ipcores/mkdown.css" />
<title>UHS PSRAM Memory Interface 2CH</title></head>
<body class="markdown-body">
<h1>UHS PSRAM Memory Interface 2CH</h1>
<h2>Information</h2>
<p><strong>Type:</strong>  UHS PSRAM Memory Interface 2CH <br />
<strong>Vendor:</strong>  GOWIN Semiconductor<br />
<strong>Summary:</strong>  The Gowin UHS PSRAM Memory Interface 2CH IP provides a complete solution for customers to use PSRAM Memory. This IP located between the PSRAM Memory and the user logic include with Gowin PSRAM Memory Controller and Physical interface, reduces the user's effort to deal with the PSRAM Memory command interface by providing a simple generic system interface to the user.</p>
<p><if "Options & Description" description ></p>
<h2>Options &amp; Description</h2>
<p><strong>Memory Type :</strong></p>
<ul>
<li>Choose the type of PSRAM Memory which consumer use.</li>
</ul>
<p><strong>CLK Ratio :</strong>  </p>
<ul>
<li>This is the Memory Controller clock to PSRAM Memory clock ratio.  </li>
</ul>
<p><strong>Dq Width :</strong> </p>
<ul>
<li>This is the memory DQ bus width.</li>
</ul>
<p><strong>Psram Width :</strong> </p>
<ul>
<li>Only support 8bit width.</li>
</ul>
<p><strong>Addr Width :</strong> </p>
<ul>
<li>This is the memory address bus width.</li>
</ul>
<p><strong>Simulation :</strong> </p>
<ul>
<li>When simulate the project, click this will speed up. When running the board test must cancel it and generate the IP again.</li>
</ul>
<p><strong>Data Width :</strong> </p>
<ul>
<li>It is equal to 4*Dq.</li>
</ul>
<p><strong>CS Width :</strong> </p>
<ul>
<li>It is equal to Dq Width/Psram Width.</li>
</ul>
<p><strong>Mask Width :</strong> </p>
<ul>
<li>It is equal to Data Width/Psram Width.</li>
</ul>
<p><strong>Fixed Latency Enable :</strong> </p>
<ul>
<li>Control flag for fixed or unfixed latency.</li>
</ul>
<p><strong>WL :</strong> </p>
<ul>
<li>Write Latency.</li>
</ul>
<p><strong>Initial Latency:</strong> </p>
<ul>
<li>This is the basic latency from command to data.</li>
</ul>
<p><strong>Drive Strength :</strong> </p>
<ul>
<li>The x8 IO PSRAM support nominal impedance of 35, 50, 100 and 200 Ohms at VCC/2.</li>
</ul>
<p><strong>PASR :</strong> </p>
<ul>
<li>Partial array self refresh.</li>
</ul>
</body>
</html>
