$date
	Fri Mar 01 17:47:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CONTROL_R_tb $end
$var wire 1 ! shamt_en $end
$var wire 1 " reg_write $end
$var wire 3 # inst_type [2:0] $end
$var wire 4 $ alu_ctrl [3:0] $end
$var reg 32 % instruction_word [31:0] $end
$scope module control_unit $end
$var wire 32 & instruction_word [31:0] $end
$var reg 4 ' alu_ctrl [3:0] $end
$var reg 3 ( inst_type [2:0] $end
$var reg 1 " reg_write $end
$var reg 1 ! shamt_en $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b10 '
b10010101000001010110011 &
b10010101000001010110011 %
b10 $
b0 #
1"
x!
$end
#20
b100 $
b100 '
b1000000010110101000001100110011 %
b1000000010110101000001100110011 &
#40
b11 $
b11 '
b10010101001001010110011 %
b10010101001001010110011 &
#60
b10 $
b10 '
0!
b11 #
b11 (
b100000100110011000001110000011 %
b100000100110011000001110000011 &
#80
b10 $
b10 '
b1110110110100001111001100000011 %
b1110110110100001111001100000011 &
#100
1!
b0 $
b0 '
b1111010101101101011010000011 %
b1111010101101101011010000011 &
#120
b111 $
b111 '
0!
b1111010101101011011010000011 %
b1111010101101011011010000011 &
#140
b11 $
b11 '
b1 #
b1 (
b1111010101101011011010110111 %
b1111010101101011011010110111 &
#160
b100 #
b100 (
b1111010101101010011010100011 %
b1111010101101010011010100011 &
#180
