// Seed: 4169505656
module module_0;
  logic [1 : -1 'b0] id_1;
  parameter id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1
);
  logic [7:0] id_3;
  always force id_3 = id_3[-1];
  module_0 modCall_1 ();
  logic id_4;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wand id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1 ? id_2 : -1 ? -1 : -1;
  module_0 modCall_1 ();
  assign id_6 = -1;
  logic id_7;
  ;
  logic id_8;
  ;
endmodule
