D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/ALU_decoder.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/ALU_decoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU_decoder

Top level modules:
	ALU_decoder

} {} {}} D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Single_cycle_Top_tb.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Single_cycle_Top_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Single_cycle_top_tb

Top level modules:
	Single_cycle_top_tb

} {} {}} D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Sign_Extend.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Sign_Extend.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Sign_extend

Top level modules:
	Sign_extend

} {} {}} D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/PC_adder.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/PC_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC_adder

Top level modules:
	PC_adder

} {} {}} D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Program_cntr.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Program_cntr.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module program_cntr

Top level modules:
	program_cntr

} {} {}} D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Instruction_memory.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Instruction_memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Instruction_memory

Top level modules:
	Instruction_memory

} {} {}} D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Main_decoder.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Main_decoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Main_decoder

Top level modules:
	Main_decoder

} {} {}} D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Control_unit_top.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Control_unit_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Control_unit_top

Top level modules:
	Control_unit_top

} {} {}} D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/ALU.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/MUX.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/MUX.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX

Top level modules:
	MUX

} {} {}} D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Data_memory.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Data_memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Data_Memory

Top level modules:
	Data_Memory

} {} {}} D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Single_cycle_Top.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Single_cycle_Top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Single_Cycle_Top

Top level modules:
	Single_Cycle_Top

} {} {}} D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Register_file.v {1 {vlog -work work -stats=none D:/VLSI_Design/verilog_practice/22_Eight_Bit_CPU_With_Pipelining/Register_file.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module register_file

Top level modules:
	register_file

} {} {}}
