0.6
2018.3
Dec  7 2018
00:33:28
F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sim_1/new/tb_lcd_rgb_char.v,1573349134,verilog,,,,tb_lcd_rgb_char,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1573373582,verilog,,F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/clk_div.v,,blk_mem_gen_0,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/clk_div.v,1570670432,verilog,,F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/lcd_display.v,,clk_div,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/lcd_display.v,1573348874,verilog,,F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/lcd_driver.v,,lcd_display,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/lcd_driver.v,1570670432,verilog,,F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/lcd_rgb_char.v,,lcd_driver,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/lcd_rgb_char.v,1573200461,verilog,,F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/rd_id.v,,lcd_rgb_char,,,,,,,,
F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sources_1/new/rd_id.v,1570670432,verilog,,F:/ZYNQ/FPGA_Design/ZYNQ_7020/lcd_rgb_char/lcd_rgb_char.srcs/sim_1/new/tb_lcd_rgb_char.v,,rd_id,,,,,,,,
