<!-- HTML header for doxygen 1.8.20-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
	<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
	<meta http-equiv="X-UA-Compatible" content="IE=9"/>
	<meta name="generator" content="Doxygen 1.8.17"/>
	<meta name="viewport" content="width=device-width, initial-scale=1"/>
	<title>Raspberry Pi Pico SDK: hardware_structs/include/hardware/structs/dma.h Source File</title>
	<!-- <link href="tabs.css" rel="stylesheet" type="text/css"/> -->
	<script type="text/javascript" src="jquery.js"></script>
	<script type="text/javascript" src="dynsections.js"></script>
	<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
	<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <link href="https://fonts.googleapis.com/css2?family=Roboto:wght@300;400;500&display=swap" rel="stylesheet">
	<link href="doxygen.css" rel="stylesheet" type="text/css" />
	<link href="normalise.css" rel="stylesheet" type="text/css"/>
<link href="main.css" rel="stylesheet" type="text/css"/>
<link href="styles.css" rel="stylesheet" type="text/css"/>
</head>
<body>
	<div class="navigation-mobile">
		<div class="logo--mobile">
			<a href="/"><img src="logo-mobile.svg" alt="Raspberry Pi"></a>
		</div>
		<div class="navigation-toggle">
			<span class="line-1"></span>
			<span class="line-2">
				<p>Menu Toggle</p>
			</span>
			<span class="line-3"></span>
		</div>
	</div>
	<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
		<div class="logo">
			<a href="index.html"> <img src="logo.svg" alt="Raspberry Pi"></a>
			<span style="display: inline-block; margin-top: 10px;">
				v1.5.0
			</span>
		</div>
		<div class="navigation-footer">
			<img src="logo-mobile.svg" alt="Raspberry Pi">
			<a href="https://www.raspberrypi.com/" target="_blank">By Raspberry Pi Ltd</a>
		</div>
<!-- 		<div class="search">
			<form>
				<input type="search" name="search" id="search" placeholder="Search">
				<input type="submit" value="Search">
			</form>
		</div> -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('rp2040_2hardware__structs_2include_2hardware_2structs_2dma_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160; </div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Raspberry Pi (Trading) Ltd.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef _HARDWARE_STRUCTS_DMA_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define _HARDWARE_STRUCTS_DMA_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="address__mapped_8h.html">hardware/address_mapped.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;hardware/regs/dma.h&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// Reference to datasheet: https://datasheets.raspberrypi.com/rp2040/rp2040-datasheet.pdf#tab-registerlist_dma</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// The _REG_ macro is intended to help make the register navigable in your IDE (for example, using the &quot;Go to Definition&quot; feature)</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// _REG_(x) will link to the corresponding register in hardware/regs/dma.h.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// Bit-field descriptions are of the form:</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// BITMASK [BITRANGE]: FIELDNAME (RESETVALUE): DESCRIPTION</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structdma__channel__hw__t.html">   23</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    _REG_(DMA_CH0_READ_ADDR_OFFSET) <span class="comment">// DMA_CH0_READ_ADDR</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    <span class="comment">// DMA Channel 0 Read Address pointer</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    io_rw_32 read_addr;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    _REG_(DMA_CH0_WRITE_ADDR_OFFSET) <span class="comment">// DMA_CH0_WRITE_ADDR</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="comment">// DMA Channel 0 Write Address pointer</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    io_rw_32 write_addr;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    _REG_(DMA_CH0_TRANS_COUNT_OFFSET) <span class="comment">// DMA_CH0_TRANS_COUNT</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="comment">// DMA Channel 0 Transfer Count</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    io_rw_32 transfer_count;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    _REG_(DMA_CH0_CTRL_TRIG_OFFSET) <span class="comment">// DMA_CH0_CTRL_TRIG</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="comment">// DMA Channel 0 Control and Status</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="comment">// 0x80000000 [31]    : AHB_ERROR (0): Logical OR of the READ_ERROR and WRITE_ERROR flags</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="comment">// 0x40000000 [30]    : READ_ERROR (0): If 1, the channel received a read bus error</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="comment">// 0x20000000 [29]    : WRITE_ERROR (0): If 1, the channel received a write bus error</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="comment">// 0x01000000 [24]    : BUSY (0): This flag goes high when the channel starts a new transfer sequence, and low when the...</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="comment">// 0x00800000 [23]    : SNIFF_EN (0): If 1, this channel&#39;s data transfers are visible to the sniff hardware, and each...</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="comment">// 0x00400000 [22]    : BSWAP (0): Apply byte-swap transformation to DMA data</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="comment">// 0x00200000 [21]    : IRQ_QUIET (0): In QUIET mode, the channel does not generate IRQs at the end of every transfer block</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">// 0x001f8000 [20:15] : TREQ_SEL (0): Select a Transfer Request signal</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="comment">// 0x00007800 [14:11] : CHAIN_TO (0): When this channel completes, it will trigger the channel indicated by CHAIN_TO</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="comment">// 0x00000400 [10]    : RING_SEL (0): Select whether RING_SIZE applies to read or write addresses</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="comment">// 0x000003c0 [9:6]   : RING_SIZE (0): Size of address wrap region</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="comment">// 0x00000020 [5]     : INCR_WRITE (0): If 1, the write address increments with each transfer</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="comment">// 0x00000010 [4]     : INCR_READ (0): If 1, the read address increments with each transfer</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="comment">// 0x0000000c [3:2]   : DATA_SIZE (0): Set the size of each bus transfer (byte/halfword/word)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">// 0x00000002 [1]     : HIGH_PRIORITY (0): HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in...</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">// 0x00000001 [0]     : EN (0): DMA Channel Enable</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    io_rw_32 ctrl_trig;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    _REG_(DMA_CH0_AL1_CTRL_OFFSET) <span class="comment">// DMA_CH0_AL1_CTRL</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">// Alias for channel 0 CTRL register</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    io_rw_32 al1_ctrl;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    _REG_(DMA_CH0_AL1_READ_ADDR_OFFSET) <span class="comment">// DMA_CH0_AL1_READ_ADDR</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">// Alias for channel 0 READ_ADDR register</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    io_rw_32 al1_read_addr;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    _REG_(DMA_CH0_AL1_WRITE_ADDR_OFFSET) <span class="comment">// DMA_CH0_AL1_WRITE_ADDR</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="comment">// Alias for channel 0 WRITE_ADDR register</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    io_rw_32 al1_write_addr;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    _REG_(DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET) <span class="comment">// DMA_CH0_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">// Alias for channel 0 TRANS_COUNT register</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    io_rw_32 al1_transfer_count_trig;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    _REG_(DMA_CH0_AL2_CTRL_OFFSET) <span class="comment">// DMA_CH0_AL2_CTRL</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">// Alias for channel 0 CTRL register</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    io_rw_32 al2_ctrl;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    _REG_(DMA_CH0_AL2_TRANS_COUNT_OFFSET) <span class="comment">// DMA_CH0_AL2_TRANS_COUNT</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">// Alias for channel 0 TRANS_COUNT register</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    io_rw_32 al2_transfer_count;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    _REG_(DMA_CH0_AL2_READ_ADDR_OFFSET) <span class="comment">// DMA_CH0_AL2_READ_ADDR</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">// Alias for channel 0 READ_ADDR register</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    io_rw_32 al2_read_addr;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    _REG_(DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET) <span class="comment">// DMA_CH0_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">// Alias for channel 0 WRITE_ADDR register</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    io_rw_32 al2_write_addr_trig;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    _REG_(DMA_CH0_AL3_CTRL_OFFSET) <span class="comment">// DMA_CH0_AL3_CTRL</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">// Alias for channel 0 CTRL register</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    io_rw_32 al3_ctrl;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    _REG_(DMA_CH0_AL3_WRITE_ADDR_OFFSET) <span class="comment">// DMA_CH0_AL3_WRITE_ADDR</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="comment">// Alias for channel 0 WRITE_ADDR register</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    io_rw_32 al3_write_addr;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    _REG_(DMA_CH0_AL3_TRANS_COUNT_OFFSET) <span class="comment">// DMA_CH0_AL3_TRANS_COUNT</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">// Alias for channel 0 TRANS_COUNT register</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    io_rw_32 al3_transfer_count;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    _REG_(DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET) <span class="comment">// DMA_CH0_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="comment">// Alias for channel 0 READ_ADDR register</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    io_rw_32 al3_read_addr_trig;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;} <a class="code" href="structdma__channel__hw__t.html">dma_channel_hw_t</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structdma__hw__t.html">  105</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="structdma__channel__hw__t.html">dma_channel_hw_t</a> ch[NUM_DMA_CHANNELS]; <span class="comment">// 12</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    uint32_t _pad0[64];</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    _REG_(DMA_INTR_OFFSET) <span class="comment">// DMA_INTR</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">// Interrupt Status (raw)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="comment">// 0x0000ffff [15:0]  : INTR (0): Raw interrupt status for DMA Channels 0</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    io_rw_32 intr;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    _REG_(DMA_INTE0_OFFSET) <span class="comment">// DMA_INTE0</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="comment">// Interrupt Enables for IRQ 0</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="comment">// 0x0000ffff [15:0]  : INTE0 (0): Set bit n to pass interrupts from channel n to DMA IRQ 0</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    io_rw_32 inte0;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    _REG_(DMA_INTF0_OFFSET) <span class="comment">// DMA_INTF0</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="comment">// Force Interrupts</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">// 0x0000ffff [15:0]  : INTF0 (0): Write 1s to force the corresponding bits in INTE0</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    io_rw_32 intf0;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    _REG_(DMA_INTS0_OFFSET) <span class="comment">// DMA_INTS0</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="comment">// Interrupt Status for IRQ 0</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="comment">// 0x0000ffff [15:0]  : INTS0 (0): Indicates active channel interrupt requests which are currently causing IRQ 0 to be asserted</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    io_rw_32 ints0;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    uint32_t _pad1;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    _REG_(DMA_INTE1_OFFSET) <span class="comment">// DMA_INTE1</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="comment">// Interrupt Enables for IRQ 1</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="comment">// 0x0000ffff [15:0]  : INTE1 (0): Set bit n to pass interrupts from channel n to DMA IRQ 1</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    io_rw_32 inte1;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    _REG_(DMA_INTF1_OFFSET) <span class="comment">// DMA_INTF1</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="comment">// Force Interrupts for IRQ 1</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="comment">// 0x0000ffff [15:0]  : INTF1 (0): Write 1s to force the corresponding bits in INTE0</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    io_rw_32 intf1;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    _REG_(DMA_INTS1_OFFSET) <span class="comment">// DMA_INTS1</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">// Interrupt Status (masked) for IRQ 1</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="comment">// 0x0000ffff [15:0]  : INTS1 (0): Indicates active channel interrupt requests which are currently causing IRQ 1 to be asserted</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    io_rw_32 ints1;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    _REG_(DMA_TIMER0_OFFSET) <span class="comment">// DMA_TIMER0</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="comment">// (Description copied from array index 0 register DMA_TIMER0 applies similarly to other array indexes)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// Pacing (X/Y) Fractional Timer</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="comment">// 0xffff0000 [31:16] : X (0): Pacing Timer Dividend</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="comment">// 0x0000ffff [15:0]  : Y (0): Pacing Timer Divisor</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    io_rw_32 timer[NUM_DMA_TIMERS]; <span class="comment">// 4</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    _REG_(DMA_MULTI_CHAN_TRIGGER_OFFSET) <span class="comment">// DMA_MULTI_CHAN_TRIGGER</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">// Trigger one or more channels simultaneously</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">// 0x0000ffff [15:0]  : MULTI_CHAN_TRIGGER (0): Each bit in this register corresponds to a DMA channel</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    io_rw_32 multi_channel_trigger;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    _REG_(DMA_SNIFF_CTRL_OFFSET) <span class="comment">// DMA_SNIFF_CTRL</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="comment">// Sniffer Control</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="comment">// 0x00000800 [11]    : OUT_INV (0): If set, the result appears inverted (bitwise complement) when read</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">// 0x00000400 [10]    : OUT_REV (0): If set, the result appears bit-reversed when read</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">// 0x00000200 [9]     : BSWAP (0): Locally perform a byte reverse on the sniffed data, before feeding into checksum</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="comment">// 0x000001e0 [8:5]   : CALC (0)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// 0x0000001e [4:1]   : DMACH (0): DMA channel for Sniffer to observe</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">// 0x00000001 [0]     : EN (0): Enable sniffer</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    io_rw_32 sniff_ctrl;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    _REG_(DMA_SNIFF_DATA_OFFSET) <span class="comment">// DMA_SNIFF_DATA</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="comment">// Data accumulator for sniff hardware</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    io_rw_32 sniff_data;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    uint32_t _pad2;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    _REG_(DMA_FIFO_LEVELS_OFFSET) <span class="comment">// DMA_FIFO_LEVELS</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// Debug RAF, WAF, TDF levels</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">// 0x00ff0000 [23:16] : RAF_LVL (0): Current Read-Address-FIFO fill level</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">// 0x0000ff00 [15:8]  : WAF_LVL (0): Current Write-Address-FIFO fill level</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">// 0x000000ff [7:0]   : TDF_LVL (0): Current Transfer-Data-FIFO fill level</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    io_ro_32 fifo_levels;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    _REG_(DMA_CHAN_ABORT_OFFSET) <span class="comment">// DMA_CHAN_ABORT</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">// Abort an in-progress transfer sequence on one or more channels</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="comment">// 0x0000ffff [15:0]  : CHAN_ABORT (0): Each bit corresponds to a channel</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    io_rw_32 abort;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;} <a class="code" href="structdma__hw__t.html">dma_hw_t</a>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="structdma__debug__hw__t.html">  189</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structdma__debug__hw__t_1_1dma__debug__hw__channel.html">  190</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structdma__debug__hw__t_1_1dma__debug__hw__channel.html">dma_debug_hw_channel</a> {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        io_rw_32 ctrdeq;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        io_ro_32 tcr;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        uint32_t pad[14];</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    } ch[NUM_DMA_CHANNELS];</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;} <a class="code" href="structdma__debug__hw__t.html">dma_debug_hw_t</a>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define dma_hw ((dma_hw_t *)DMA_BASE)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define dma_debug_hw ((dma_debug_hw_t *)(DMA_BASE + DMA_CH0_DBG_CTDREQ_OFFSET))</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;static_assert( NUM_DMA_TIMERS == 4, <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;static_assert( NUM_DMA_CHANNELS == 12, <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astructdma__debug__hw__t_html"><div class="ttname"><a href="structdma__debug__hw__t.html">dma_debug_hw_t</a></div><div class="ttdef"><b>Definition:</b> dma.h:189</div></div>
<div class="ttc" id="aaddress__mapped_8h_html"><div class="ttname"><a href="address__mapped_8h.html">address_mapped.h</a></div></div>
<div class="ttc" id="astructdma__hw__t_html"><div class="ttname"><a href="structdma__hw__t.html">dma_hw_t</a></div><div class="ttdef"><b>Definition:</b> dma.h:105</div></div>
<div class="ttc" id="astructdma__channel__hw__t_html"><div class="ttname"><a href="structdma__channel__hw__t.html">dma_channel_hw_t</a></div><div class="ttdef"><b>Definition:</b> dma.h:23</div></div>
<div class="ttc" id="astructdma__debug__hw__t_1_1dma__debug__hw__channel_html"><div class="ttname"><a href="structdma__debug__hw__t_1_1dma__debug__hw__channel.html">dma_debug_hw_t::dma_debug_hw_channel</a></div><div class="ttdef"><b>Definition:</b> dma.h:190</div></div>

	<script src="main.js"></script>
</body>
</html>