/// Auto-generated bit field definitions for PORT
/// Device: ATSAMD21E18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samd21::atsamd21e18a::port {

using namespace alloy::hal::bitfields;

// ============================================================================
// PORT Bit Field Definitions
// ============================================================================

/// DIR%s - Data Direction
namespace dir%s {
    /// Port Data Direction
    /// Position: 0, Width: 32
    using DIR = BitField<0, 32>;
    constexpr uint32_t DIR_Pos = 0;
    constexpr uint32_t DIR_Msk = DIR::mask;

}  // namespace dir%s

/// DIRCLR%s - Data Direction Clear
namespace dirclr%s {
    /// Port Data Direction Clear
    /// Position: 0, Width: 32
    using DIRCLR = BitField<0, 32>;
    constexpr uint32_t DIRCLR_Pos = 0;
    constexpr uint32_t DIRCLR_Msk = DIRCLR::mask;

}  // namespace dirclr%s

/// DIRSET%s - Data Direction Set
namespace dirset%s {
    /// Port Data Direction Set
    /// Position: 0, Width: 32
    using DIRSET = BitField<0, 32>;
    constexpr uint32_t DIRSET_Pos = 0;
    constexpr uint32_t DIRSET_Msk = DIRSET::mask;

}  // namespace dirset%s

/// DIRTGL%s - Data Direction Toggle
namespace dirtgl%s {
    /// Port Data Direction Toggle
    /// Position: 0, Width: 32
    using DIRTGL = BitField<0, 32>;
    constexpr uint32_t DIRTGL_Pos = 0;
    constexpr uint32_t DIRTGL_Msk = DIRTGL::mask;

}  // namespace dirtgl%s

/// OUT%s - Data Output Value
namespace out%s {
    /// Port Data Output Value
    /// Position: 0, Width: 32
    using OUT = BitField<0, 32>;
    constexpr uint32_t OUT_Pos = 0;
    constexpr uint32_t OUT_Msk = OUT::mask;

}  // namespace out%s

/// OUTCLR%s - Data Output Value Clear
namespace outclr%s {
    /// Port Data Output Value Clear
    /// Position: 0, Width: 32
    using OUTCLR = BitField<0, 32>;
    constexpr uint32_t OUTCLR_Pos = 0;
    constexpr uint32_t OUTCLR_Msk = OUTCLR::mask;

}  // namespace outclr%s

/// OUTSET%s - Data Output Value Set
namespace outset%s {
    /// Port Data Output Value Set
    /// Position: 0, Width: 32
    using OUTSET = BitField<0, 32>;
    constexpr uint32_t OUTSET_Pos = 0;
    constexpr uint32_t OUTSET_Msk = OUTSET::mask;

}  // namespace outset%s

/// OUTTGL%s - Data Output Value Toggle
namespace outtgl%s {
    /// Port Data Output Value Toggle
    /// Position: 0, Width: 32
    using OUTTGL = BitField<0, 32>;
    constexpr uint32_t OUTTGL_Pos = 0;
    constexpr uint32_t OUTTGL_Msk = OUTTGL::mask;

}  // namespace outtgl%s

/// IN%s - Data Input Value
namespace in%s {
    /// Port Data Input Value
    /// Position: 0, Width: 32
    using IN = BitField<0, 32>;
    constexpr uint32_t IN_Pos = 0;
    constexpr uint32_t IN_Msk = IN::mask;

}  // namespace in%s

/// CTRL%s - Control
namespace ctrl%s {
    /// Input Sampling Mode
    /// Position: 0, Width: 32
    /// Access: write-only
    using SAMPLING = BitField<0, 32>;
    constexpr uint32_t SAMPLING_Pos = 0;
    constexpr uint32_t SAMPLING_Msk = SAMPLING::mask;

}  // namespace ctrl%s

/// WRCONFIG%s - Write Configuration
namespace wrconfig%s {
    /// Pin Mask for Multiple Pin Configuration
    /// Position: 0, Width: 16
    using PINMASK = BitField<0, 16>;
    constexpr uint32_t PINMASK_Pos = 0;
    constexpr uint32_t PINMASK_Msk = PINMASK::mask;

    /// Peripheral Multiplexer Enable
    /// Position: 16, Width: 1
    using PMUXEN = BitField<16, 1>;
    constexpr uint32_t PMUXEN_Pos = 16;
    constexpr uint32_t PMUXEN_Msk = PMUXEN::mask;

    /// Input Enable
    /// Position: 17, Width: 1
    using INEN = BitField<17, 1>;
    constexpr uint32_t INEN_Pos = 17;
    constexpr uint32_t INEN_Msk = INEN::mask;

    /// Pull Enable
    /// Position: 18, Width: 1
    using PULLEN = BitField<18, 1>;
    constexpr uint32_t PULLEN_Pos = 18;
    constexpr uint32_t PULLEN_Msk = PULLEN::mask;

    /// Output Driver Strength Selection
    /// Position: 22, Width: 1
    using DRVSTR = BitField<22, 1>;
    constexpr uint32_t DRVSTR_Pos = 22;
    constexpr uint32_t DRVSTR_Msk = DRVSTR::mask;

    /// Peripheral Multiplexing
    /// Position: 24, Width: 4
    using PMUX = BitField<24, 4>;
    constexpr uint32_t PMUX_Pos = 24;
    constexpr uint32_t PMUX_Msk = PMUX::mask;

    /// Write PMUX
    /// Position: 28, Width: 1
    using WRPMUX = BitField<28, 1>;
    constexpr uint32_t WRPMUX_Pos = 28;
    constexpr uint32_t WRPMUX_Msk = WRPMUX::mask;

    /// Write PINCFG
    /// Position: 30, Width: 1
    using WRPINCFG = BitField<30, 1>;
    constexpr uint32_t WRPINCFG_Pos = 30;
    constexpr uint32_t WRPINCFG_Msk = WRPINCFG::mask;

    /// Half-Word Select
    /// Position: 31, Width: 1
    using HWSEL = BitField<31, 1>;
    constexpr uint32_t HWSEL_Pos = 31;
    constexpr uint32_t HWSEL_Msk = HWSEL::mask;

}  // namespace wrconfig%s

/// PMUX0_[16] - Peripheral Multiplexing n - Group 0
namespace pmux0_[16] {
    /// Peripheral Multiplexing Even
    /// Position: 0, Width: 4
    using PMUXE = BitField<0, 4>;
    constexpr uint32_t PMUXE_Pos = 0;
    constexpr uint32_t PMUXE_Msk = PMUXE::mask;
    /// Enumerated values for PMUXE
    namespace pmuxe {
        constexpr uint32_t A = 0;
        constexpr uint32_t B = 1;
        constexpr uint32_t C = 2;
        constexpr uint32_t D = 3;
        constexpr uint32_t E = 4;
        constexpr uint32_t F = 5;
        constexpr uint32_t G = 6;
        constexpr uint32_t H = 7;
    }

    /// Peripheral Multiplexing Odd
    /// Position: 4, Width: 4
    using PMUXO = BitField<4, 4>;
    constexpr uint32_t PMUXO_Pos = 4;
    constexpr uint32_t PMUXO_Msk = PMUXO::mask;
    /// Enumerated values for PMUXO
    namespace pmuxo {
        constexpr uint32_t A = 0;
        constexpr uint32_t B = 1;
        constexpr uint32_t C = 2;
        constexpr uint32_t D = 3;
        constexpr uint32_t E = 4;
        constexpr uint32_t F = 5;
        constexpr uint32_t G = 6;
        constexpr uint32_t H = 7;
    }

}  // namespace pmux0_[16]

/// PINCFG0_[32] - Pin Configuration n - Group 0
namespace pincfg0_[32] {
    /// Peripheral Multiplexer Enable
    /// Position: 0, Width: 1
    using PMUXEN = BitField<0, 1>;
    constexpr uint32_t PMUXEN_Pos = 0;
    constexpr uint32_t PMUXEN_Msk = PMUXEN::mask;

    /// Input Enable
    /// Position: 1, Width: 1
    using INEN = BitField<1, 1>;
    constexpr uint32_t INEN_Pos = 1;
    constexpr uint32_t INEN_Msk = INEN::mask;

    /// Pull Enable
    /// Position: 2, Width: 1
    using PULLEN = BitField<2, 1>;
    constexpr uint32_t PULLEN_Pos = 2;
    constexpr uint32_t PULLEN_Msk = PULLEN::mask;

    /// Output Driver Strength Selection
    /// Position: 6, Width: 1
    /// Access: write-only
    using DRVSTR = BitField<6, 1>;
    constexpr uint32_t DRVSTR_Pos = 6;
    constexpr uint32_t DRVSTR_Msk = DRVSTR::mask;

}  // namespace pincfg0_[32]

}  // namespace alloy::hal::atmel::samd21::atsamd21e18a::port
