<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization." projectName="lab2-1_hls" solutionName="solution1" date="2021-03-08T00:46:07.969+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization." projectName="lab2-1_hls" solutionName="solution1" date="2021-03-08T00:46:07.965+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization." projectName="lab2-1_hls" solutionName="solution1" date="2021-03-08T00:46:07.961+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization." projectName="lab2-1_hls" solutionName="solution1" date="2021-03-08T00:46:07.957+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization." projectName="lab2-1_hls" solutionName="solution1" date="2021-03-08T00:46:07.952+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization." projectName="lab2-1_hls" solutionName="solution1" date="2021-03-08T00:46:07.947+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization." projectName="lab2-1_hls" solutionName="solution1" date="2021-03-08T00:46:07.943+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization." projectName="lab2-1_hls" solutionName="solution1" date="2021-03-08T00:46:07.938+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization." projectName="lab2-1_hls" solutionName="solution1" date="2021-03-08T00:46:07.935+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization." projectName="lab2-1_hls" solutionName="solution1" date="2021-03-08T00:46:07.932+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('an32Coef_load_3', lab2-1_hls/FIR.cpp:35) on array 'an32Coef' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'an32Coef'." projectName="lab2-1_hls" solutionName="solution1" date="2021-03-08T00:46:07.610+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'SHIFT_ACC_LOOP' (lab2-1_hls/FIR.cpp:27) because its parent loop or function is pipelined." projectName="lab2-1_hls" solutionName="solution1" date="2021-03-08T00:46:06.987+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
