Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Wed May 27 00:13:44 2015
| Host         : Owner-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 502

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dadd_64ns_64ns_64_5_full_dsp_U29/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dadd_64ns_64ns_64_5_full_dsp_U29/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dadd_64ns_64ns_64_5_full_dsp_U29/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input A C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fadd_32ns_32ns_32_5_full_dsp_U25/synth_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fadd_32ns_32ns_32_5_full_dsp_U25/synth_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fmul_32ns_32ns_32_4_max_dsp_U26/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fmul_32ns_32ns_32_4_max_dsp_U26/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fmul_32ns_32ns_32_4_max_dsp_U26/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U55/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U55/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U55/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dadd_64ns_64ns_64_5_full_dsp_U29/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#2 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dadd_64ns_64ns_64_5_full_dsp_U29/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#3 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dadd_64ns_64ns_64_5_full_dsp_U29/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#4 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#5 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#6 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#7 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#8 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#9 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#10 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#11 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#12 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#13 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#14 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#15 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#16 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#17 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#18 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#19 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#20 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#21 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#22 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#23 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#24 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#25 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#26 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#27 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#28 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#29 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#30 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#31 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#32 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#33 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#34 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#35 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#36 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#37 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#38 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#39 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#40 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#41 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#42 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#43 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#44 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#45 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#46 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#47 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#48 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#49 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#50 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#51 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#52 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#53 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#54 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#55 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#56 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#57 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#58 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#59 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#60 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#61 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#62 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#63 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#64 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#65 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#66 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#67 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#68 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#69 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#70 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#71 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#72 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#73 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#74 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#75 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#76 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#77 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#78 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#79 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#80 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#81 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#82 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#83 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#84 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#85 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#86 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#87 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#88 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#89 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#90 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#91 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#92 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#93 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#94 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#95 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#96 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#97 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#98 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#99 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#100 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#101 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#102 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fadd_32ns_32ns_32_5_full_dsp_U25/synth_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#103 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fadd_32ns_32ns_32_5_full_dsp_U25/synth_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#104 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fmul_32ns_32ns_32_4_max_dsp_U26/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#105 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fmul_32ns_32ns_32_4_max_dsp_U26/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#106 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fmul_32ns_32ns_32_4_max_dsp_U26/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#107 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#108 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#109 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#110 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#111 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#112 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#113 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#114 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#115 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#116 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#117 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#118 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#119 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#120 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#121 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#122 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#123 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#124 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#125 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#126 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#127 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#128 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#129 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#130 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#131 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#132 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#133 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#134 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#135 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#136 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#137 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#138 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#139 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#140 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#141 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#142 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#143 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#144 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#145 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#146 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#147 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U55/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#148 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U55/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#149 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U55/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#150 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#151 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#152 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#153 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#154 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#155 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#156 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#157 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#158 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#159 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#160 Warning
Output pipelining  
DSP smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DSPS-11#1 Warning
Invalid OPMODEREG and CARRYINSEL combination  
DSP48E1 instance smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP has CARRYINSEL[2:0] set to 010 and OPMODEREG set to 0 which is an invalid combination and can result in behavior different than seen in simulation when a reset occurs.  Please either correct the OPMODEREG or CARRYINSEL value to allow for proper implementation.
Related violations: <none>

DSPS-11#2 Warning
Invalid OPMODEREG and CARRYINSEL combination  
DSP48E1 instance smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP has CARRYINSEL[2:0] set to 010 and OPMODEREG set to 0 which is an invalid combination and can result in behavior different than seen in simulation when a reset occurs.  Please either correct the OPMODEREG or CARRYINSEL value to allow for proper implementation.
Related violations: <none>

DSPS-11#3 Warning
Invalid OPMODEREG and CARRYINSEL combination  
DSP48E1 instance smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP has CARRYINSEL[2:0] set to 010 and OPMODEREG set to 0 which is an invalid combination and can result in behavior different than seen in simulation when a reset occurs.  Please either correct the OPMODEREG or CARRYINSEL value to allow for proper implementation.
Related violations: <none>

DSPS-11#4 Warning
Invalid OPMODEREG and CARRYINSEL combination  
DSP48E1 instance smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP has CARRYINSEL[2:0] set to 010 and OPMODEREG set to 0 which is an invalid combination and can result in behavior different than seen in simulation when a reset occurs.  Please either correct the OPMODEREG or CARRYINSEL value to allow for proper implementation.
Related violations: <none>

DSPS-11#5 Warning
Invalid OPMODEREG and CARRYINSEL combination  
DSP48E1 instance smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP has CARRYINSEL[2:0] set to 010 and OPMODEREG set to 0 which is an invalid combination and can result in behavior different than seen in simulation when a reset occurs.  Please either correct the OPMODEREG or CARRYINSEL value to allow for proper implementation.
Related violations: <none>

DSPS-11#6 Warning
Invalid OPMODEREG and CARRYINSEL combination  
DSP48E1 instance smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP has CARRYINSEL[2:0] set to 010 and OPMODEREG set to 0 which is an invalid combination and can result in behavior different than seen in simulation when a reset occurs.  Please either correct the OPMODEREG or CARRYINSEL value to allow for proper implementation.
Related violations: <none>

DSPS-11#7 Warning
Invalid OPMODEREG and CARRYINSEL combination  
DSP48E1 instance smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP has CARRYINSEL[2:0] set to 010 and OPMODEREG set to 0 which is an invalid combination and can result in behavior different than seen in simulation when a reset occurs.  Please either correct the OPMODEREG or CARRYINSEL value to allow for proper implementation.
Related violations: <none>

DSPS-11#8 Warning
Invalid OPMODEREG and CARRYINSEL combination  
DSP48E1 instance smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP has CARRYINSEL[2:0] set to 010 and OPMODEREG set to 0 which is an invalid combination and can result in behavior different than seen in simulation when a reset occurs.  Please either correct the OPMODEREG or CARRYINSEL value to allow for proper implementation.
Related violations: <none>

PLIO-7#1 Warning
Placement Constraints Check for IO constraints  
An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS18;
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dadd_64ns_64ns_64_5_full_dsp_U29/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dadd_64ns_64ns_64_5_full_dsp_U29/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dadd_64ns_64ns_64_5_full_dsp_U29/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#26 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#27 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#28 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#29 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#30 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#31 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#32 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#33 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#34 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#35 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#36 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#37 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#38 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#39 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#40 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#41 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#42 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#43 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#44 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#45 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#46 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#47 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#48 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#49 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#50 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#51 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#52 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#53 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#54 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#55 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#56 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#57 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#58 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#59 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#60 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#61 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#62 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#63 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#64 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#65 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#66 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#67 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#68 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#69 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#70 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#71 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#72 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#73 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#74 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#75 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#76 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#77 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#78 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#79 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#80 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#81 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#82 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#83 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#84 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#85 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#86 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#87 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#88 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#89 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#90 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#91 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#92 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#93 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#94 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#95 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#96 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#97 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#98 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#99 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#100 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#101 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fadd_32ns_32ns_32_5_full_dsp_U25/synth_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#102 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fadd_32ns_32ns_32_5_full_dsp_U25/synth_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#103 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fmul_32ns_32ns_32_4_max_dsp_U26/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#104 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fmul_32ns_32ns_32_4_max_dsp_U26/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#105 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fmul_32ns_32ns_32_4_max_dsp_U26/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#106 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#107 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#108 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#109 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#110 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#111 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#112 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#113 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#114 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#115 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#116 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#117 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#118 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#119 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#120 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#121 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#122 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#123 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#124 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#125 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#126 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#127 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#128 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#129 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#130 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#131 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#132 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#133 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#134 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#135 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#136 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#137 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#138 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#139 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#140 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#141 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#142 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#143 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#144 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#145 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U55/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#146 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U55/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#147 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U55/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#148 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#149 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#150 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#151 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#152 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#153 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#154 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#155 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#156 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#157 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#158 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dadd_64ns_64ns_64_5_full_dsp_U29/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dadd_64ns_64ns_64_5_full_dsp_U29/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dadd_64ns_64ns_64_5_full_dsp_U29/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#6 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#7 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#8 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#9 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#10 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#11 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#12 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#13 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#14 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#15 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#16 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#17 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#18 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#19 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#20 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#21 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#22 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#23 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#24 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#25 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#26 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#27 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#28 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#29 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#30 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#31 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#32 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#33 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#34 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#35 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#36 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#37 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#38 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#39 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#40 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#41 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#42 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#43 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#44 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#45 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#46 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#47 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#48 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#49 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#50 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#51 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#52 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#53 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#54 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_fmul_32ns_32ns_32_4_max_dsp_U26/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#55 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#56 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#57 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#58 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#59 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#60 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#61 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#62 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#63 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#64 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#65 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#66 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#67 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#68 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#69 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#70 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U55/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#71 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U55/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#72 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dadd_64ns_64ns_64_5_full_dsp_U55/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#73 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


