
stm32-rpi-uart-transport-protocol.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005628  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000320  08005828  08005828  00015828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b48  08005b48  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08005b48  08005b48  00015b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b50  08005b50  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b50  08005b50  00015b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b54  08005b54  00015b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08005b58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  2000008c  08005be4  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08005be4  00020358  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200ba  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b4e9  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cfc  00000000  00000000  0002b5e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008b8  00000000  00000000  0002d2e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006a3  00000000  00000000  0002dba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027ac9  00000000  00000000  0002e243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bd88  00000000  00000000  00055d0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f3009  00000000  00000000  00061a94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002f3c  00000000  00000000  00154aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  001579dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000008c 	.word	0x2000008c
 800021c:	00000000 	.word	0x00000000
 8000220:	08005810 	.word	0x08005810

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000090 	.word	0x20000090
 800023c:	08005810 	.word	0x08005810

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b970 	b.w	8000608 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9e08      	ldr	r6, [sp, #32]
 8000346:	460d      	mov	r5, r1
 8000348:	4604      	mov	r4, r0
 800034a:	460f      	mov	r7, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4694      	mov	ip, r2
 8000354:	d965      	bls.n	8000422 <__udivmoddi4+0xe2>
 8000356:	fab2 f382 	clz	r3, r2
 800035a:	b143      	cbz	r3, 800036e <__udivmoddi4+0x2e>
 800035c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000360:	f1c3 0220 	rsb	r2, r3, #32
 8000364:	409f      	lsls	r7, r3
 8000366:	fa20 f202 	lsr.w	r2, r0, r2
 800036a:	4317      	orrs	r7, r2
 800036c:	409c      	lsls	r4, r3
 800036e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000372:	fa1f f58c 	uxth.w	r5, ip
 8000376:	fbb7 f1fe 	udiv	r1, r7, lr
 800037a:	0c22      	lsrs	r2, r4, #16
 800037c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000380:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000384:	fb01 f005 	mul.w	r0, r1, r5
 8000388:	4290      	cmp	r0, r2
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038c:	eb1c 0202 	adds.w	r2, ip, r2
 8000390:	f101 37ff 	add.w	r7, r1, #4294967295
 8000394:	f080 811c 	bcs.w	80005d0 <__udivmoddi4+0x290>
 8000398:	4290      	cmp	r0, r2
 800039a:	f240 8119 	bls.w	80005d0 <__udivmoddi4+0x290>
 800039e:	3902      	subs	r1, #2
 80003a0:	4462      	add	r2, ip
 80003a2:	1a12      	subs	r2, r2, r0
 80003a4:	b2a4      	uxth	r4, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003b2:	fb00 f505 	mul.w	r5, r0, r5
 80003b6:	42a5      	cmp	r5, r4
 80003b8:	d90a      	bls.n	80003d0 <__udivmoddi4+0x90>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c2:	f080 8107 	bcs.w	80005d4 <__udivmoddi4+0x294>
 80003c6:	42a5      	cmp	r5, r4
 80003c8:	f240 8104 	bls.w	80005d4 <__udivmoddi4+0x294>
 80003cc:	4464      	add	r4, ip
 80003ce:	3802      	subs	r0, #2
 80003d0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d4:	1b64      	subs	r4, r4, r5
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11e      	cbz	r6, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40dc      	lsrs	r4, r3
 80003dc:	2300      	movs	r3, #0
 80003de:	e9c6 4300 	strd	r4, r3, [r6]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0xbc>
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	f000 80ed 	beq.w	80005ca <__udivmoddi4+0x28a>
 80003f0:	2100      	movs	r1, #0
 80003f2:	e9c6 0500 	strd	r0, r5, [r6]
 80003f6:	4608      	mov	r0, r1
 80003f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fc:	fab3 f183 	clz	r1, r3
 8000400:	2900      	cmp	r1, #0
 8000402:	d149      	bne.n	8000498 <__udivmoddi4+0x158>
 8000404:	42ab      	cmp	r3, r5
 8000406:	d302      	bcc.n	800040e <__udivmoddi4+0xce>
 8000408:	4282      	cmp	r2, r0
 800040a:	f200 80f8 	bhi.w	80005fe <__udivmoddi4+0x2be>
 800040e:	1a84      	subs	r4, r0, r2
 8000410:	eb65 0203 	sbc.w	r2, r5, r3
 8000414:	2001      	movs	r0, #1
 8000416:	4617      	mov	r7, r2
 8000418:	2e00      	cmp	r6, #0
 800041a:	d0e2      	beq.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	e9c6 4700 	strd	r4, r7, [r6]
 8000420:	e7df      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000422:	b902      	cbnz	r2, 8000426 <__udivmoddi4+0xe6>
 8000424:	deff      	udf	#255	; 0xff
 8000426:	fab2 f382 	clz	r3, r2
 800042a:	2b00      	cmp	r3, #0
 800042c:	f040 8090 	bne.w	8000550 <__udivmoddi4+0x210>
 8000430:	1a8a      	subs	r2, r1, r2
 8000432:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000436:	fa1f fe8c 	uxth.w	lr, ip
 800043a:	2101      	movs	r1, #1
 800043c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000440:	fb07 2015 	mls	r0, r7, r5, r2
 8000444:	0c22      	lsrs	r2, r4, #16
 8000446:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800044a:	fb0e f005 	mul.w	r0, lr, r5
 800044e:	4290      	cmp	r0, r2
 8000450:	d908      	bls.n	8000464 <__udivmoddi4+0x124>
 8000452:	eb1c 0202 	adds.w	r2, ip, r2
 8000456:	f105 38ff 	add.w	r8, r5, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x122>
 800045c:	4290      	cmp	r0, r2
 800045e:	f200 80cb 	bhi.w	80005f8 <__udivmoddi4+0x2b8>
 8000462:	4645      	mov	r5, r8
 8000464:	1a12      	subs	r2, r2, r0
 8000466:	b2a4      	uxth	r4, r4
 8000468:	fbb2 f0f7 	udiv	r0, r2, r7
 800046c:	fb07 2210 	mls	r2, r7, r0, r2
 8000470:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000474:	fb0e fe00 	mul.w	lr, lr, r0
 8000478:	45a6      	cmp	lr, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x14e>
 800047c:	eb1c 0404 	adds.w	r4, ip, r4
 8000480:	f100 32ff 	add.w	r2, r0, #4294967295
 8000484:	d202      	bcs.n	800048c <__udivmoddi4+0x14c>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f200 80bb 	bhi.w	8000602 <__udivmoddi4+0x2c2>
 800048c:	4610      	mov	r0, r2
 800048e:	eba4 040e 	sub.w	r4, r4, lr
 8000492:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000496:	e79f      	b.n	80003d8 <__udivmoddi4+0x98>
 8000498:	f1c1 0720 	rsb	r7, r1, #32
 800049c:	408b      	lsls	r3, r1
 800049e:	fa22 fc07 	lsr.w	ip, r2, r7
 80004a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004a6:	fa05 f401 	lsl.w	r4, r5, r1
 80004aa:	fa20 f307 	lsr.w	r3, r0, r7
 80004ae:	40fd      	lsrs	r5, r7
 80004b0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004b4:	4323      	orrs	r3, r4
 80004b6:	fbb5 f8f9 	udiv	r8, r5, r9
 80004ba:	fa1f fe8c 	uxth.w	lr, ip
 80004be:	fb09 5518 	mls	r5, r9, r8, r5
 80004c2:	0c1c      	lsrs	r4, r3, #16
 80004c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004c8:	fb08 f50e 	mul.w	r5, r8, lr
 80004cc:	42a5      	cmp	r5, r4
 80004ce:	fa02 f201 	lsl.w	r2, r2, r1
 80004d2:	fa00 f001 	lsl.w	r0, r0, r1
 80004d6:	d90b      	bls.n	80004f0 <__udivmoddi4+0x1b0>
 80004d8:	eb1c 0404 	adds.w	r4, ip, r4
 80004dc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004e0:	f080 8088 	bcs.w	80005f4 <__udivmoddi4+0x2b4>
 80004e4:	42a5      	cmp	r5, r4
 80004e6:	f240 8085 	bls.w	80005f4 <__udivmoddi4+0x2b4>
 80004ea:	f1a8 0802 	sub.w	r8, r8, #2
 80004ee:	4464      	add	r4, ip
 80004f0:	1b64      	subs	r4, r4, r5
 80004f2:	b29d      	uxth	r5, r3
 80004f4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004f8:	fb09 4413 	mls	r4, r9, r3, r4
 80004fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000500:	fb03 fe0e 	mul.w	lr, r3, lr
 8000504:	45a6      	cmp	lr, r4
 8000506:	d908      	bls.n	800051a <__udivmoddi4+0x1da>
 8000508:	eb1c 0404 	adds.w	r4, ip, r4
 800050c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000510:	d26c      	bcs.n	80005ec <__udivmoddi4+0x2ac>
 8000512:	45a6      	cmp	lr, r4
 8000514:	d96a      	bls.n	80005ec <__udivmoddi4+0x2ac>
 8000516:	3b02      	subs	r3, #2
 8000518:	4464      	add	r4, ip
 800051a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800051e:	fba3 9502 	umull	r9, r5, r3, r2
 8000522:	eba4 040e 	sub.w	r4, r4, lr
 8000526:	42ac      	cmp	r4, r5
 8000528:	46c8      	mov	r8, r9
 800052a:	46ae      	mov	lr, r5
 800052c:	d356      	bcc.n	80005dc <__udivmoddi4+0x29c>
 800052e:	d053      	beq.n	80005d8 <__udivmoddi4+0x298>
 8000530:	b156      	cbz	r6, 8000548 <__udivmoddi4+0x208>
 8000532:	ebb0 0208 	subs.w	r2, r0, r8
 8000536:	eb64 040e 	sbc.w	r4, r4, lr
 800053a:	fa04 f707 	lsl.w	r7, r4, r7
 800053e:	40ca      	lsrs	r2, r1
 8000540:	40cc      	lsrs	r4, r1
 8000542:	4317      	orrs	r7, r2
 8000544:	e9c6 7400 	strd	r7, r4, [r6]
 8000548:	4618      	mov	r0, r3
 800054a:	2100      	movs	r1, #0
 800054c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000550:	f1c3 0120 	rsb	r1, r3, #32
 8000554:	fa02 fc03 	lsl.w	ip, r2, r3
 8000558:	fa20 f201 	lsr.w	r2, r0, r1
 800055c:	fa25 f101 	lsr.w	r1, r5, r1
 8000560:	409d      	lsls	r5, r3
 8000562:	432a      	orrs	r2, r5
 8000564:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000568:	fa1f fe8c 	uxth.w	lr, ip
 800056c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000570:	fb07 1510 	mls	r5, r7, r0, r1
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800057a:	fb00 f50e 	mul.w	r5, r0, lr
 800057e:	428d      	cmp	r5, r1
 8000580:	fa04 f403 	lsl.w	r4, r4, r3
 8000584:	d908      	bls.n	8000598 <__udivmoddi4+0x258>
 8000586:	eb1c 0101 	adds.w	r1, ip, r1
 800058a:	f100 38ff 	add.w	r8, r0, #4294967295
 800058e:	d22f      	bcs.n	80005f0 <__udivmoddi4+0x2b0>
 8000590:	428d      	cmp	r5, r1
 8000592:	d92d      	bls.n	80005f0 <__udivmoddi4+0x2b0>
 8000594:	3802      	subs	r0, #2
 8000596:	4461      	add	r1, ip
 8000598:	1b49      	subs	r1, r1, r5
 800059a:	b292      	uxth	r2, r2
 800059c:	fbb1 f5f7 	udiv	r5, r1, r7
 80005a0:	fb07 1115 	mls	r1, r7, r5, r1
 80005a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a8:	fb05 f10e 	mul.w	r1, r5, lr
 80005ac:	4291      	cmp	r1, r2
 80005ae:	d908      	bls.n	80005c2 <__udivmoddi4+0x282>
 80005b0:	eb1c 0202 	adds.w	r2, ip, r2
 80005b4:	f105 38ff 	add.w	r8, r5, #4294967295
 80005b8:	d216      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 80005ba:	4291      	cmp	r1, r2
 80005bc:	d914      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 80005be:	3d02      	subs	r5, #2
 80005c0:	4462      	add	r2, ip
 80005c2:	1a52      	subs	r2, r2, r1
 80005c4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005c8:	e738      	b.n	800043c <__udivmoddi4+0xfc>
 80005ca:	4631      	mov	r1, r6
 80005cc:	4630      	mov	r0, r6
 80005ce:	e708      	b.n	80003e2 <__udivmoddi4+0xa2>
 80005d0:	4639      	mov	r1, r7
 80005d2:	e6e6      	b.n	80003a2 <__udivmoddi4+0x62>
 80005d4:	4610      	mov	r0, r2
 80005d6:	e6fb      	b.n	80003d0 <__udivmoddi4+0x90>
 80005d8:	4548      	cmp	r0, r9
 80005da:	d2a9      	bcs.n	8000530 <__udivmoddi4+0x1f0>
 80005dc:	ebb9 0802 	subs.w	r8, r9, r2
 80005e0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005e4:	3b01      	subs	r3, #1
 80005e6:	e7a3      	b.n	8000530 <__udivmoddi4+0x1f0>
 80005e8:	4645      	mov	r5, r8
 80005ea:	e7ea      	b.n	80005c2 <__udivmoddi4+0x282>
 80005ec:	462b      	mov	r3, r5
 80005ee:	e794      	b.n	800051a <__udivmoddi4+0x1da>
 80005f0:	4640      	mov	r0, r8
 80005f2:	e7d1      	b.n	8000598 <__udivmoddi4+0x258>
 80005f4:	46d0      	mov	r8, sl
 80005f6:	e77b      	b.n	80004f0 <__udivmoddi4+0x1b0>
 80005f8:	3d02      	subs	r5, #2
 80005fa:	4462      	add	r2, ip
 80005fc:	e732      	b.n	8000464 <__udivmoddi4+0x124>
 80005fe:	4608      	mov	r0, r1
 8000600:	e70a      	b.n	8000418 <__udivmoddi4+0xd8>
 8000602:	4464      	add	r4, ip
 8000604:	3802      	subs	r0, #2
 8000606:	e742      	b.n	800048e <__udivmoddi4+0x14e>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <checksum_xor>:

/**
 * @brief XOR checksum of ASCII payload (bytes between STX and before checksum field)
 */
static uint8_t checksum_xor(const char *data)
{
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
    uint8_t chk = 0;
 8000614:	2300      	movs	r3, #0
 8000616:	73fb      	strb	r3, [r7, #15]
    while (*data)
 8000618:	e007      	b.n	800062a <checksum_xor+0x1e>
    {
        chk ^= (uint8_t)(*data);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	781a      	ldrb	r2, [r3, #0]
 800061e:	7bfb      	ldrb	r3, [r7, #15]
 8000620:	4053      	eors	r3, r2
 8000622:	73fb      	strb	r3, [r7, #15]
        data++;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	3301      	adds	r3, #1
 8000628:	607b      	str	r3, [r7, #4]
    while (*data)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d1f3      	bne.n	800061a <checksum_xor+0xe>
    }
    return chk;
 8000632:	7bfb      	ldrb	r3, [r7, #15]
}
 8000634:	4618      	mov	r0, r3
 8000636:	3714      	adds	r7, #20
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr

08000640 <send_packet>:

// NOTE: TX_BUFFER_SIZE should comfortably fit: STX + TYPE|NODE|DATA|CHK + ETX
// Increase if you add longer DATA payloads later (e.g., multi-stop updates).

static void send_packet(const char *type, const char *node, const char *data)
{
 8000640:	b5b0      	push	{r4, r5, r7, lr}
 8000642:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 8000646:	af04      	add	r7, sp, #16
 8000648:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800064c:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8000650:	6018      	str	r0, [r3, #0]
 8000652:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8000656:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800065a:	6019      	str	r1, [r3, #0]
 800065c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8000660:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 8000664:	601a      	str	r2, [r3, #0]
    char payload[TX_BUFFER_SIZE];
    char frame[TX_BUFFER_SIZE];

    int n = snprintf(payload, sizeof(payload), "%s|%s|%s", type, node, data);
 8000666:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800066a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800066e:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 8000672:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8000676:	f5a2 7213 	sub.w	r2, r2, #588	; 0x24c
 800067a:	6812      	ldr	r2, [r2, #0]
 800067c:	9201      	str	r2, [sp, #4]
 800067e:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8000682:	f5a2 7212 	sub.w	r2, r2, #584	; 0x248
 8000686:	6812      	ldr	r2, [r2, #0]
 8000688:	9200      	str	r2, [sp, #0]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a38      	ldr	r2, [pc, #224]	; (8000770 <send_packet+0x130>)
 800068e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000692:	f003 ff47 	bl	8004524 <sniprintf>
 8000696:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
    if (n < 0 || n >= (int)sizeof(payload)) {
 800069a:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800069e:	2b00      	cmp	r3, #0
 80006a0:	db03      	blt.n	80006aa <send_packet+0x6a>
 80006a2:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 80006a6:	2bff      	cmp	r3, #255	; 0xff
 80006a8:	dd15      	ble.n	80006d6 <send_packet+0x96>
        // Payload too long
        const char err[] = {STX,'E','R','R','|','B','U','S','0','1','|','T','X','_','T','O','O','_','L','O','N','G','|','0','0',ETX};
 80006aa:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80006ae:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 80006b2:	4a30      	ldr	r2, [pc, #192]	; (8000774 <send_packet+0x134>)
 80006b4:	461c      	mov	r4, r3
 80006b6:	4615      	mov	r5, r2
 80006b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006c0:	c403      	stmia	r4!, {r0, r1}
 80006c2:	8022      	strh	r2, [r4, #0]
        HAL_UART_Transmit(&huart3, (uint8_t*)err, sizeof(err), HAL_MAX_DELAY);
 80006c4:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80006c8:	f04f 33ff 	mov.w	r3, #4294967295
 80006cc:	221a      	movs	r2, #26
 80006ce:	482a      	ldr	r0, [pc, #168]	; (8000778 <send_packet+0x138>)
 80006d0:	f002 fa48 	bl	8002b64 <HAL_UART_Transmit>
 80006d4:	e048      	b.n	8000768 <send_packet+0x128>
        return;
    }

    uint8_t chk = checksum_xor(payload);
 80006d6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 80006da:	4618      	mov	r0, r3
 80006dc:	f7ff ff96 	bl	800060c <checksum_xor>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b

    n = snprintf(frame, sizeof(frame), "%c%s|%02X%c", STX, payload, chk, ETX);
 80006e6:	f897 324b 	ldrb.w	r3, [r7, #587]	; 0x24b
 80006ea:	f107 0048 	add.w	r0, r7, #72	; 0x48
 80006ee:	2203      	movs	r2, #3
 80006f0:	9202      	str	r2, [sp, #8]
 80006f2:	9301      	str	r3, [sp, #4]
 80006f4:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	2302      	movs	r3, #2
 80006fc:	4a1f      	ldr	r2, [pc, #124]	; (800077c <send_packet+0x13c>)
 80006fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000702:	f003 ff0f 	bl	8004524 <sniprintf>
 8000706:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
    if (n < 0 || n >= (int)sizeof(frame)) {
 800070a:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800070e:	2b00      	cmp	r3, #0
 8000710:	db03      	blt.n	800071a <send_packet+0xda>
 8000712:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 8000716:	2bff      	cmp	r3, #255	; 0xff
 8000718:	dd18      	ble.n	800074c <send_packet+0x10c>
        // Frame too long
        const char err[] = {STX,'E','R','R','|','B','U','S','0','1','|','F','R','M','_','T','O','O','_','L','O','N','G','|','0','0',ETX};
 800071a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800071e:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8000722:	4a17      	ldr	r2, [pc, #92]	; (8000780 <send_packet+0x140>)
 8000724:	461c      	mov	r4, r3
 8000726:	4615      	mov	r5, r2
 8000728:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800072a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800072c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000730:	c403      	stmia	r4!, {r0, r1}
 8000732:	8022      	strh	r2, [r4, #0]
 8000734:	3402      	adds	r4, #2
 8000736:	0c13      	lsrs	r3, r2, #16
 8000738:	7023      	strb	r3, [r4, #0]
        HAL_UART_Transmit(&huart3, (uint8_t*)err, sizeof(err), HAL_MAX_DELAY);
 800073a:	f107 0110 	add.w	r1, r7, #16
 800073e:	f04f 33ff 	mov.w	r3, #4294967295
 8000742:	221b      	movs	r2, #27
 8000744:	480c      	ldr	r0, [pc, #48]	; (8000778 <send_packet+0x138>)
 8000746:	f002 fa0d 	bl	8002b64 <HAL_UART_Transmit>
 800074a:	e00d      	b.n	8000768 <send_packet+0x128>
        return;
    }

    HAL_UART_Transmit(&huart3, (uint8_t*)frame, (uint16_t)strlen(frame), HAL_MAX_DELAY);
 800074c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff fd7f 	bl	8000254 <strlen>
 8000756:	4603      	mov	r3, r0
 8000758:	b29a      	uxth	r2, r3
 800075a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800075e:	f04f 33ff 	mov.w	r3, #4294967295
 8000762:	4805      	ldr	r0, [pc, #20]	; (8000778 <send_packet+0x138>)
 8000764:	f002 f9fe 	bl	8002b64 <HAL_UART_Transmit>
}
 8000768:	f507 7714 	add.w	r7, r7, #592	; 0x250
 800076c:	46bd      	mov	sp, r7
 800076e:	bdb0      	pop	{r4, r5, r7, pc}
 8000770:	08005828 	.word	0x08005828
 8000774:	08005840 	.word	0x08005840
 8000778:	200000a8 	.word	0x200000a8
 800077c:	08005834 	.word	0x08005834
 8000780:	0800585c 	.word	0x0800585c

08000784 <handle_complete_message>:
 * @brief Parse command payload and respond
 * Expected CMD packet payload format: CMD|HOST|<command>
 * Here we treat incoming rx_buffer content as: TYPE|NODE|DATA|CHK  (without STX/ETX)
 */
static void handle_complete_message(const char *msg)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b0ce      	sub	sp, #312	; 0x138
 8000788:	af02      	add	r7, sp, #8
 800078a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800078e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8000792:	6018      	str	r0, [r3, #0]
    char copy[RX_BUFFER_SIZE];
    strncpy(copy, msg, sizeof(copy)-1);
 8000794:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000798:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800079c:	f107 0058 	add.w	r0, r7, #88	; 0x58
 80007a0:	22bf      	movs	r2, #191	; 0xbf
 80007a2:	6819      	ldr	r1, [r3, #0]
 80007a4:	f003 ff4f 	bl	8004646 <strncpy>
    copy[sizeof(copy)-1] = '\0';
 80007a8:	2300      	movs	r3, #0
 80007aa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

    // 1) Find LAST '|' which separates checksum from the rest
    char *last_bar = strrchr(copy, '|');
 80007ae:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80007b2:	217c      	movs	r1, #124	; 0x7c
 80007b4:	4618      	mov	r0, r3
 80007b6:	f003 ff59 	bl	800466c <strrchr>
 80007ba:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
    if (!last_bar) {
 80007be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d105      	bne.n	80007d2 <handle_complete_message+0x4e>
        send_packet("ERR", NODE_ID, "FORMAT");
 80007c6:	4a62      	ldr	r2, [pc, #392]	; (8000950 <handle_complete_message+0x1cc>)
 80007c8:	4962      	ldr	r1, [pc, #392]	; (8000954 <handle_complete_message+0x1d0>)
 80007ca:	4863      	ldr	r0, [pc, #396]	; (8000958 <handle_complete_message+0x1d4>)
 80007cc:	f7ff ff38 	bl	8000640 <send_packet>
        return;
 80007d0:	e0ba      	b.n	8000948 <handle_complete_message+0x1c4>
    }

    // last_bar points to '|' before checksum
    char *chk_str = last_bar + 1;
 80007d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80007d6:	3301      	adds	r3, #1
 80007d8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    *last_bar = '\0';  // Now copy becomes: "TYPE|NODE|DATA"
 80007dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80007e0:	2200      	movs	r2, #0
 80007e2:	701a      	strb	r2, [r3, #0]

    // 2) Validate checksum using the remaining string (TYPE|NODE|DATA)
    uint8_t calc_chk = checksum_xor(copy);
 80007e4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80007e8:	4618      	mov	r0, r3
 80007ea:	f7ff ff0f 	bl	800060c <checksum_xor>
 80007ee:	4603      	mov	r3, r0
 80007f0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    uint8_t recv_chk = (uint8_t)strtoul(chk_str, NULL, 16);
 80007f4:	2210      	movs	r2, #16
 80007f6:	2100      	movs	r1, #0
 80007f8:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 80007fc:	f003 fdd8 	bl	80043b0 <strtoul>
 8000800:	4603      	mov	r3, r0
 8000802:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    if (calc_chk != recv_chk) {
 8000806:	f897 2127 	ldrb.w	r2, [r7, #295]	; 0x127
 800080a:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800080e:	429a      	cmp	r2, r3
 8000810:	d005      	beq.n	800081e <handle_complete_message+0x9a>
        send_packet("ERR", NODE_ID, "CHK");
 8000812:	4a52      	ldr	r2, [pc, #328]	; (800095c <handle_complete_message+0x1d8>)
 8000814:	494f      	ldr	r1, [pc, #316]	; (8000954 <handle_complete_message+0x1d0>)
 8000816:	4850      	ldr	r0, [pc, #320]	; (8000958 <handle_complete_message+0x1d4>)
 8000818:	f7ff ff12 	bl	8000640 <send_packet>
        return;
 800081c:	e094      	b.n	8000948 <handle_complete_message+0x1c4>
    }

    // 3) Extract TYPE
    char *type = strtok(copy, "|");
 800081e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000822:	494f      	ldr	r1, [pc, #316]	; (8000960 <handle_complete_message+0x1dc>)
 8000824:	4618      	mov	r0, r3
 8000826:	f003 ff39 	bl	800469c <strtok>
 800082a:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120
    char *node = strtok(NULL, "|");
 800082e:	494c      	ldr	r1, [pc, #304]	; (8000960 <handle_complete_message+0x1dc>)
 8000830:	2000      	movs	r0, #0
 8000832:	f003 ff33 	bl	800469c <strtok>
 8000836:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c

    // 4) DATA is whatever remains after TYPE and NODE
    char *data = strtok(NULL, "");  // rest of string
 800083a:	494a      	ldr	r1, [pc, #296]	; (8000964 <handle_complete_message+0x1e0>)
 800083c:	2000      	movs	r0, #0
 800083e:	f003 ff2d 	bl	800469c <strtok>
 8000842:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118
    if (!type || !node || !data) {
 8000846:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800084a:	2b00      	cmp	r3, #0
 800084c:	d007      	beq.n	800085e <handle_complete_message+0xda>
 800084e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8000852:	2b00      	cmp	r3, #0
 8000854:	d003      	beq.n	800085e <handle_complete_message+0xda>
 8000856:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800085a:	2b00      	cmp	r3, #0
 800085c:	d105      	bne.n	800086a <handle_complete_message+0xe6>
        send_packet("ERR", NODE_ID, "FORMAT");
 800085e:	4a3c      	ldr	r2, [pc, #240]	; (8000950 <handle_complete_message+0x1cc>)
 8000860:	493c      	ldr	r1, [pc, #240]	; (8000954 <handle_complete_message+0x1d0>)
 8000862:	483d      	ldr	r0, [pc, #244]	; (8000958 <handle_complete_message+0x1d4>)
 8000864:	f7ff feec 	bl	8000640 <send_packet>
        return;
 8000868:	e06e      	b.n	8000948 <handle_complete_message+0x1c4>
    }

    // Handle CMD
    if (strcmp(type, "CMD") == 0)
 800086a:	493f      	ldr	r1, [pc, #252]	; (8000968 <handle_complete_message+0x1e4>)
 800086c:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000870:	f7ff fce6 	bl	8000240 <strcmp>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d161      	bne.n	800093e <handle_complete_message+0x1ba>
    {
        if (strcmp(data, "PING") == 0) {
 800087a:	493c      	ldr	r1, [pc, #240]	; (800096c <handle_complete_message+0x1e8>)
 800087c:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 8000880:	f7ff fcde 	bl	8000240 <strcmp>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d105      	bne.n	8000896 <handle_complete_message+0x112>
            send_packet("ACK", NODE_ID, "PONG");
 800088a:	4a39      	ldr	r2, [pc, #228]	; (8000970 <handle_complete_message+0x1ec>)
 800088c:	4931      	ldr	r1, [pc, #196]	; (8000954 <handle_complete_message+0x1d0>)
 800088e:	4839      	ldr	r0, [pc, #228]	; (8000974 <handle_complete_message+0x1f0>)
 8000890:	f7ff fed6 	bl	8000640 <send_packet>
 8000894:	e058      	b.n	8000948 <handle_complete_message+0x1c4>
        }
        else if (strcmp(data, "STATUS") == 0) {
 8000896:	4938      	ldr	r1, [pc, #224]	; (8000978 <handle_complete_message+0x1f4>)
 8000898:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 800089c:	f7ff fcd0 	bl	8000240 <strcmp>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d113      	bne.n	80008ce <handle_complete_message+0x14a>
            char info[80];
            snprintf(info, sizeof(info), "NODE=%s,ROUTE=%s,ETA=%d", NODE_ID, ROUTE_ID, CURRENT_ETA);
 80008a6:	4b35      	ldr	r3, [pc, #212]	; (800097c <handle_complete_message+0x1f8>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f107 0008 	add.w	r0, r7, #8
 80008ae:	9301      	str	r3, [sp, #4]
 80008b0:	4b33      	ldr	r3, [pc, #204]	; (8000980 <handle_complete_message+0x1fc>)
 80008b2:	9300      	str	r3, [sp, #0]
 80008b4:	4b27      	ldr	r3, [pc, #156]	; (8000954 <handle_complete_message+0x1d0>)
 80008b6:	4a33      	ldr	r2, [pc, #204]	; (8000984 <handle_complete_message+0x200>)
 80008b8:	2150      	movs	r1, #80	; 0x50
 80008ba:	f003 fe33 	bl	8004524 <sniprintf>
            send_packet("STATUS", NODE_ID, info);
 80008be:	f107 0308 	add.w	r3, r7, #8
 80008c2:	461a      	mov	r2, r3
 80008c4:	4923      	ldr	r1, [pc, #140]	; (8000954 <handle_complete_message+0x1d0>)
 80008c6:	482c      	ldr	r0, [pc, #176]	; (8000978 <handle_complete_message+0x1f4>)
 80008c8:	f7ff feba 	bl	8000640 <send_packet>
 80008cc:	e03c      	b.n	8000948 <handle_complete_message+0x1c4>
        }
        else if (strncmp(data, "SETROUTE=", 9) == 0) {
 80008ce:	2209      	movs	r2, #9
 80008d0:	492d      	ldr	r1, [pc, #180]	; (8000988 <handle_complete_message+0x204>)
 80008d2:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 80008d6:	f003 fea4 	bl	8004622 <strncmp>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d110      	bne.n	8000902 <handle_complete_message+0x17e>
            strncpy(ROUTE_ID, data + 9, sizeof(ROUTE_ID)-1);
 80008e0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80008e4:	3309      	adds	r3, #9
 80008e6:	220f      	movs	r2, #15
 80008e8:	4619      	mov	r1, r3
 80008ea:	4825      	ldr	r0, [pc, #148]	; (8000980 <handle_complete_message+0x1fc>)
 80008ec:	f003 feab 	bl	8004646 <strncpy>
            ROUTE_ID[sizeof(ROUTE_ID)-1] = '\0';
 80008f0:	4b23      	ldr	r3, [pc, #140]	; (8000980 <handle_complete_message+0x1fc>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	73da      	strb	r2, [r3, #15]
            send_packet("ACK", NODE_ID, "ROUTE_SET");
 80008f6:	4a25      	ldr	r2, [pc, #148]	; (800098c <handle_complete_message+0x208>)
 80008f8:	4916      	ldr	r1, [pc, #88]	; (8000954 <handle_complete_message+0x1d0>)
 80008fa:	481e      	ldr	r0, [pc, #120]	; (8000974 <handle_complete_message+0x1f0>)
 80008fc:	f7ff fea0 	bl	8000640 <send_packet>
 8000900:	e022      	b.n	8000948 <handle_complete_message+0x1c4>
        }
        else if (strncmp(data, "SETETA=", 7) == 0) {
 8000902:	2207      	movs	r2, #7
 8000904:	4922      	ldr	r1, [pc, #136]	; (8000990 <handle_complete_message+0x20c>)
 8000906:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 800090a:	f003 fe8a 	bl	8004622 <strncmp>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d10e      	bne.n	8000932 <handle_complete_message+0x1ae>
            CURRENT_ETA = atoi(data + 7);
 8000914:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8000918:	3307      	adds	r3, #7
 800091a:	4618      	mov	r0, r3
 800091c:	f003 fc46 	bl	80041ac <atoi>
 8000920:	4603      	mov	r3, r0
 8000922:	4a16      	ldr	r2, [pc, #88]	; (800097c <handle_complete_message+0x1f8>)
 8000924:	6013      	str	r3, [r2, #0]
            send_packet("ACK", NODE_ID, "ETA_SET");
 8000926:	4a1b      	ldr	r2, [pc, #108]	; (8000994 <handle_complete_message+0x210>)
 8000928:	490a      	ldr	r1, [pc, #40]	; (8000954 <handle_complete_message+0x1d0>)
 800092a:	4812      	ldr	r0, [pc, #72]	; (8000974 <handle_complete_message+0x1f0>)
 800092c:	f7ff fe88 	bl	8000640 <send_packet>
 8000930:	e00a      	b.n	8000948 <handle_complete_message+0x1c4>
        }
        else {
            send_packet("ERR", NODE_ID, "UNKNOWN_CMD");
 8000932:	4a19      	ldr	r2, [pc, #100]	; (8000998 <handle_complete_message+0x214>)
 8000934:	4907      	ldr	r1, [pc, #28]	; (8000954 <handle_complete_message+0x1d0>)
 8000936:	4808      	ldr	r0, [pc, #32]	; (8000958 <handle_complete_message+0x1d4>)
 8000938:	f7ff fe82 	bl	8000640 <send_packet>
 800093c:	e004      	b.n	8000948 <handle_complete_message+0x1c4>
        }
    }
    else {
        send_packet("ERR", NODE_ID, "UNKNOWN_TYPE");
 800093e:	4a17      	ldr	r2, [pc, #92]	; (800099c <handle_complete_message+0x218>)
 8000940:	4904      	ldr	r1, [pc, #16]	; (8000954 <handle_complete_message+0x1d0>)
 8000942:	4805      	ldr	r0, [pc, #20]	; (8000958 <handle_complete_message+0x1d4>)
 8000944:	f7ff fe7c 	bl	8000640 <send_packet>
    }
}
 8000948:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	08005878 	.word	0x08005878
 8000954:	20000000 	.word	0x20000000
 8000958:	08005880 	.word	0x08005880
 800095c:	08005884 	.word	0x08005884
 8000960:	08005888 	.word	0x08005888
 8000964:	0800588c 	.word	0x0800588c
 8000968:	08005890 	.word	0x08005890
 800096c:	08005894 	.word	0x08005894
 8000970:	0800589c 	.word	0x0800589c
 8000974:	080058a4 	.word	0x080058a4
 8000978:	080058a8 	.word	0x080058a8
 800097c:	20000020 	.word	0x20000020
 8000980:	20000010 	.word	0x20000010
 8000984:	080058b0 	.word	0x080058b0
 8000988:	080058c8 	.word	0x080058c8
 800098c:	080058d4 	.word	0x080058d4
 8000990:	080058e0 	.word	0x080058e0
 8000994:	080058e8 	.word	0x080058e8
 8000998:	080058f0 	.word	0x080058f0
 800099c:	080058fc 	.word	0x080058fc

080009a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b098      	sub	sp, #96	; 0x60
 80009a4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009a6:	f000 fb96 	bl	80010d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009aa:	f000 f86f 	bl	8000a8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009ae:	f000 f90d 	bl	8000bcc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80009b2:	f000 f8db 	bl	8000b6c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* Start interrupt-driven RX (1 byte at a time) */
  HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 80009b6:	2201      	movs	r2, #1
 80009b8:	4926      	ldr	r1, [pc, #152]	; (8000a54 <main+0xb4>)
 80009ba:	4827      	ldr	r0, [pc, #156]	; (8000a58 <main+0xb8>)
 80009bc:	f002 f95b 	bl	8002c76 <HAL_UART_Receive_IT>

  /* Initialize timers */
  uint32_t now = HAL_GetTick();
 80009c0:	f000 fbda 	bl	8001178 <HAL_GetTick>
 80009c4:	6578      	str	r0, [r7, #84]	; 0x54
  last_hb_ms  = now;
 80009c6:	4a25      	ldr	r2, [pc, #148]	; (8000a5c <main+0xbc>)
 80009c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80009ca:	6013      	str	r3, [r2, #0]
  last_arr_ms = now;
 80009cc:	4a24      	ldr	r2, [pc, #144]	; (8000a60 <main+0xc0>)
 80009ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80009d0:	6013      	str	r3, [r2, #0]
  last_dl_ms  = now;
 80009d2:	4a24      	ldr	r2, [pc, #144]	; (8000a64 <main+0xc4>)
 80009d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80009d6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	    /* USER CODE BEGIN 3 */
	    uint32_t t = HAL_GetTick();
 80009d8:	f000 fbce 	bl	8001178 <HAL_GetTick>
 80009dc:	6538      	str	r0, [r7, #80]	; 0x50

	    /* Heartbeat every 5 seconds */
	    if ((t - last_hb_ms) >= 5000)
 80009de:	4b1f      	ldr	r3, [pc, #124]	; (8000a5c <main+0xbc>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	f241 3287 	movw	r2, #4999	; 0x1387
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d907      	bls.n	80009fe <main+0x5e>
	    {
	        last_hb_ms = t;
 80009ee:	4a1b      	ldr	r2, [pc, #108]	; (8000a5c <main+0xbc>)
 80009f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80009f2:	6013      	str	r3, [r2, #0]
	        send_packet("HB", NODE_ID, "OK");
 80009f4:	4a1c      	ldr	r2, [pc, #112]	; (8000a68 <main+0xc8>)
 80009f6:	491d      	ldr	r1, [pc, #116]	; (8000a6c <main+0xcc>)
 80009f8:	481d      	ldr	r0, [pc, #116]	; (8000a70 <main+0xd0>)
 80009fa:	f7ff fe21 	bl	8000640 <send_packet>
	    }

	    /* Arrival update every 10 seconds */
	    if ((t - last_arr_ms) >= 10000)
 80009fe:	4b18      	ldr	r3, [pc, #96]	; (8000a60 <main+0xc0>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	f242 720f 	movw	r2, #9999	; 0x270f
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d911      	bls.n	8000a32 <main+0x92>
	    {
	        last_arr_ms = t;
 8000a0e:	4a14      	ldr	r2, [pc, #80]	; (8000a60 <main+0xc0>)
 8000a10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a12:	6013      	str	r3, [r2, #0]

	        char data[80];
	        snprintf(data, sizeof(data), "ROUTE=%s,STOP=STOP12,ETA=%d", ROUTE_ID, CURRENT_ETA);
 8000a14:	4b17      	ldr	r3, [pc, #92]	; (8000a74 <main+0xd4>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4638      	mov	r0, r7
 8000a1a:	9300      	str	r3, [sp, #0]
 8000a1c:	4b16      	ldr	r3, [pc, #88]	; (8000a78 <main+0xd8>)
 8000a1e:	4a17      	ldr	r2, [pc, #92]	; (8000a7c <main+0xdc>)
 8000a20:	2150      	movs	r1, #80	; 0x50
 8000a22:	f003 fd7f 	bl	8004524 <sniprintf>
	        send_packet("ARR", NODE_ID, data);
 8000a26:	463b      	mov	r3, r7
 8000a28:	461a      	mov	r2, r3
 8000a2a:	4910      	ldr	r1, [pc, #64]	; (8000a6c <main+0xcc>)
 8000a2c:	4814      	ldr	r0, [pc, #80]	; (8000a80 <main+0xe0>)
 8000a2e:	f7ff fe07 	bl	8000640 <send_packet>
	    }

	    /* Delay event (demo) every 30 seconds */
	    if ((t - last_dl_ms) >= 30000)
 8000a32:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <main+0xc4>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	f247 522f 	movw	r2, #29999	; 0x752f
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d9ca      	bls.n	80009d8 <main+0x38>
	    {
	        last_dl_ms = t;
 8000a42:	4a08      	ldr	r2, [pc, #32]	; (8000a64 <main+0xc4>)
 8000a44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000a46:	6013      	str	r3, [r2, #0]
	        send_packet("DL", NODE_ID, "+5MIN");
 8000a48:	4a0e      	ldr	r2, [pc, #56]	; (8000a84 <main+0xe4>)
 8000a4a:	4908      	ldr	r1, [pc, #32]	; (8000a6c <main+0xcc>)
 8000a4c:	480e      	ldr	r0, [pc, #56]	; (8000a88 <main+0xe8>)
 8000a4e:	f7ff fdf7 	bl	8000640 <send_packet>
  {
 8000a52:	e7c1      	b.n	80009d8 <main+0x38>
 8000a54:	20000130 	.word	0x20000130
 8000a58:	200000a8 	.word	0x200000a8
 8000a5c:	200001f8 	.word	0x200001f8
 8000a60:	200001fc 	.word	0x200001fc
 8000a64:	20000200 	.word	0x20000200
 8000a68:	0800590c 	.word	0x0800590c
 8000a6c:	20000000 	.word	0x20000000
 8000a70:	08005910 	.word	0x08005910
 8000a74:	20000020 	.word	0x20000020
 8000a78:	20000010 	.word	0x20000010
 8000a7c:	08005914 	.word	0x08005914
 8000a80:	08005930 	.word	0x08005930
 8000a84:	08005934 	.word	0x08005934
 8000a88:	0800593c 	.word	0x0800593c

08000a8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b094      	sub	sp, #80	; 0x50
 8000a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a92:	f107 031c 	add.w	r3, r7, #28
 8000a96:	2234      	movs	r2, #52	; 0x34
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f003 fdb9 	bl	8004612 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa0:	f107 0308 	add.w	r3, r7, #8
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
 8000aae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab0:	4b2c      	ldr	r3, [pc, #176]	; (8000b64 <SystemClock_Config+0xd8>)
 8000ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab4:	4a2b      	ldr	r2, [pc, #172]	; (8000b64 <SystemClock_Config+0xd8>)
 8000ab6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aba:	6413      	str	r3, [r2, #64]	; 0x40
 8000abc:	4b29      	ldr	r3, [pc, #164]	; (8000b64 <SystemClock_Config+0xd8>)
 8000abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ac8:	4b27      	ldr	r3, [pc, #156]	; (8000b68 <SystemClock_Config+0xdc>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ad0:	4a25      	ldr	r2, [pc, #148]	; (8000b68 <SystemClock_Config+0xdc>)
 8000ad2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ad6:	6013      	str	r3, [r2, #0]
 8000ad8:	4b23      	ldr	r3, [pc, #140]	; (8000b68 <SystemClock_Config+0xdc>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ae0:	603b      	str	r3, [r7, #0]
 8000ae2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ae8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000aec:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aee:	2302      	movs	r3, #2
 8000af0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000af2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000af6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000af8:	2304      	movs	r3, #4
 8000afa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000afc:	2360      	movs	r3, #96	; 0x60
 8000afe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b00:	2302      	movs	r3, #2
 8000b02:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b04:	2304      	movs	r3, #4
 8000b06:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b0c:	f107 031c 	add.w	r3, r7, #28
 8000b10:	4618      	mov	r0, r3
 8000b12:	f000 fedd 	bl	80018d0 <HAL_RCC_OscConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b1c:	f000 f914 	bl	8000d48 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000b20:	f000 fe86 	bl	8001830 <HAL_PWREx_EnableOverDrive>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000b2a:	f000 f90d 	bl	8000d48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b2e:	230f      	movs	r3, #15
 8000b30:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b32:	2302      	movs	r3, #2
 8000b34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b36:	2300      	movs	r3, #0
 8000b38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b40:	2300      	movs	r3, #0
 8000b42:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b44:	f107 0308 	add.w	r3, r7, #8
 8000b48:	2103      	movs	r1, #3
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f001 f96e 	bl	8001e2c <HAL_RCC_ClockConfig>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000b56:	f000 f8f7 	bl	8000d48 <Error_Handler>
  }
}
 8000b5a:	bf00      	nop
 8000b5c:	3750      	adds	r7, #80	; 0x50
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40023800 	.word	0x40023800
 8000b68:	40007000 	.word	0x40007000

08000b6c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b70:	4b14      	ldr	r3, [pc, #80]	; (8000bc4 <MX_USART3_UART_Init+0x58>)
 8000b72:	4a15      	ldr	r2, [pc, #84]	; (8000bc8 <MX_USART3_UART_Init+0x5c>)
 8000b74:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b76:	4b13      	ldr	r3, [pc, #76]	; (8000bc4 <MX_USART3_UART_Init+0x58>)
 8000b78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b7c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b7e:	4b11      	ldr	r3, [pc, #68]	; (8000bc4 <MX_USART3_UART_Init+0x58>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b84:	4b0f      	ldr	r3, [pc, #60]	; (8000bc4 <MX_USART3_UART_Init+0x58>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b8a:	4b0e      	ldr	r3, [pc, #56]	; (8000bc4 <MX_USART3_UART_Init+0x58>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b90:	4b0c      	ldr	r3, [pc, #48]	; (8000bc4 <MX_USART3_UART_Init+0x58>)
 8000b92:	220c      	movs	r2, #12
 8000b94:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b96:	4b0b      	ldr	r3, [pc, #44]	; (8000bc4 <MX_USART3_UART_Init+0x58>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b9c:	4b09      	ldr	r3, [pc, #36]	; (8000bc4 <MX_USART3_UART_Init+0x58>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ba2:	4b08      	ldr	r3, [pc, #32]	; (8000bc4 <MX_USART3_UART_Init+0x58>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ba8:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <MX_USART3_UART_Init+0x58>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000bae:	4805      	ldr	r0, [pc, #20]	; (8000bc4 <MX_USART3_UART_Init+0x58>)
 8000bb0:	f001 ff8a 	bl	8002ac8 <HAL_UART_Init>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000bba:	f000 f8c5 	bl	8000d48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	200000a8 	.word	0x200000a8
 8000bc8:	40004800 	.word	0x40004800

08000bcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b088      	sub	sp, #32
 8000bd0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
   GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd2:	f107 030c 	add.w	r3, r7, #12
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	601a      	str	r2, [r3, #0]
 8000bda:	605a      	str	r2, [r3, #4]
 8000bdc:	609a      	str	r2, [r3, #8]
 8000bde:	60da      	str	r2, [r3, #12]
 8000be0:	611a      	str	r2, [r3, #16]
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000be2:	4b24      	ldr	r3, [pc, #144]	; (8000c74 <MX_GPIO_Init+0xa8>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be6:	4a23      	ldr	r2, [pc, #140]	; (8000c74 <MX_GPIO_Init+0xa8>)
 8000be8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bec:	6313      	str	r3, [r2, #48]	; 0x30
 8000bee:	4b21      	ldr	r3, [pc, #132]	; (8000c74 <MX_GPIO_Init+0xa8>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bf6:	60bb      	str	r3, [r7, #8]
 8000bf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfa:	4b1e      	ldr	r3, [pc, #120]	; (8000c74 <MX_GPIO_Init+0xa8>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfe:	4a1d      	ldr	r2, [pc, #116]	; (8000c74 <MX_GPIO_Init+0xa8>)
 8000c00:	f043 0302 	orr.w	r3, r3, #2
 8000c04:	6313      	str	r3, [r2, #48]	; 0x30
 8000c06:	4b1b      	ldr	r3, [pc, #108]	; (8000c74 <MX_GPIO_Init+0xa8>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	f003 0302 	and.w	r3, r3, #2
 8000c0e:	607b      	str	r3, [r7, #4]
 8000c10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_USART3_CLK_ENABLE();
 8000c12:	4b18      	ldr	r3, [pc, #96]	; (8000c74 <MX_GPIO_Init+0xa8>)
 8000c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c16:	4a17      	ldr	r2, [pc, #92]	; (8000c74 <MX_GPIO_Init+0xa8>)
 8000c18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c1e:	4b15      	ldr	r3, [pc, #84]	; (8000c74 <MX_GPIO_Init+0xa8>)
 8000c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c26:	603b      	str	r3, [r7, #0]
 8000c28:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USART3 TX PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c30:	2302      	movs	r3, #2
 8000c32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c34:	2301      	movs	r3, #1
 8000c36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c38:	2303      	movs	r3, #3
 8000c3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c3c:	2307      	movs	r3, #7
 8000c3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c40:	f107 030c 	add.w	r3, r7, #12
 8000c44:	4619      	mov	r1, r3
 8000c46:	480c      	ldr	r0, [pc, #48]	; (8000c78 <MX_GPIO_Init+0xac>)
 8000c48:	f000 fc46 	bl	80014d8 <HAL_GPIO_Init>

  /* USART3 RX PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000c4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c52:	2302      	movs	r3, #2
 8000c54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c56:	2301      	movs	r3, #1
 8000c58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c5a:	2307      	movs	r3, #7
 8000c5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c5e:	f107 030c 	add.w	r3, r7, #12
 8000c62:	4619      	mov	r1, r3
 8000c64:	4804      	ldr	r0, [pc, #16]	; (8000c78 <MX_GPIO_Init+0xac>)
 8000c66:	f000 fc37 	bl	80014d8 <HAL_GPIO_Init>
/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c6a:	bf00      	nop
 8000c6c:	3720      	adds	r7, #32
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40023800 	.word	0x40023800
 8000c78:	40020400 	.word	0x40020400

08000c7c <HAL_UART_RxCpltCallback>:
 * @brief UART RX complete callback (interrupt-driven)
 * This assembles framed messages between STX and ETX into rx_buffer.
 * On ETX, it calls handle_complete_message(rx_buffer)
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a26      	ldr	r2, [pc, #152]	; (8000d24 <HAL_UART_RxCpltCallback+0xa8>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d146      	bne.n	8000d1c <HAL_UART_RxCpltCallback+0xa0>
    {
        if (rx_byte == STX)
 8000c8e:	4b26      	ldr	r3, [pc, #152]	; (8000d28 <HAL_UART_RxCpltCallback+0xac>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	2b02      	cmp	r3, #2
 8000c94:	d106      	bne.n	8000ca4 <HAL_UART_RxCpltCallback+0x28>
        {
            receiving = 1;
 8000c96:	4b25      	ldr	r3, [pc, #148]	; (8000d2c <HAL_UART_RxCpltCallback+0xb0>)
 8000c98:	2201      	movs	r2, #1
 8000c9a:	701a      	strb	r2, [r3, #0]
            rx_index = 0;
 8000c9c:	4b24      	ldr	r3, [pc, #144]	; (8000d30 <HAL_UART_RxCpltCallback+0xb4>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	801a      	strh	r2, [r3, #0]
 8000ca2:	e036      	b.n	8000d12 <HAL_UART_RxCpltCallback+0x96>
        }
        else if ((rx_byte == ETX) && receiving)
 8000ca4:	4b20      	ldr	r3, [pc, #128]	; (8000d28 <HAL_UART_RxCpltCallback+0xac>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b03      	cmp	r3, #3
 8000caa:	d113      	bne.n	8000cd4 <HAL_UART_RxCpltCallback+0x58>
 8000cac:	4b1f      	ldr	r3, [pc, #124]	; (8000d2c <HAL_UART_RxCpltCallback+0xb0>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d00f      	beq.n	8000cd4 <HAL_UART_RxCpltCallback+0x58>
        {
            rx_buffer[rx_index] = '\0';
 8000cb4:	4b1e      	ldr	r3, [pc, #120]	; (8000d30 <HAL_UART_RxCpltCallback+0xb4>)
 8000cb6:	881b      	ldrh	r3, [r3, #0]
 8000cb8:	461a      	mov	r2, r3
 8000cba:	4b1e      	ldr	r3, [pc, #120]	; (8000d34 <HAL_UART_RxCpltCallback+0xb8>)
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	5499      	strb	r1, [r3, r2]
            receiving = 0;
 8000cc0:	4b1a      	ldr	r3, [pc, #104]	; (8000d2c <HAL_UART_RxCpltCallback+0xb0>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	701a      	strb	r2, [r3, #0]

            /* rx_buffer contains: TYPE|NODE|DATA|CHK */
            handle_complete_message(rx_buffer);
 8000cc6:	481b      	ldr	r0, [pc, #108]	; (8000d34 <HAL_UART_RxCpltCallback+0xb8>)
 8000cc8:	f7ff fd5c 	bl	8000784 <handle_complete_message>

            rx_index = 0;
 8000ccc:	4b18      	ldr	r3, [pc, #96]	; (8000d30 <HAL_UART_RxCpltCallback+0xb4>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	801a      	strh	r2, [r3, #0]
 8000cd2:	e01e      	b.n	8000d12 <HAL_UART_RxCpltCallback+0x96>
        }
        else if (receiving)
 8000cd4:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <HAL_UART_RxCpltCallback+0xb0>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d01a      	beq.n	8000d12 <HAL_UART_RxCpltCallback+0x96>
        {
            if (rx_index < (RX_BUFFER_SIZE - 1))
 8000cdc:	4b14      	ldr	r3, [pc, #80]	; (8000d30 <HAL_UART_RxCpltCallback+0xb4>)
 8000cde:	881b      	ldrh	r3, [r3, #0]
 8000ce0:	2bbe      	cmp	r3, #190	; 0xbe
 8000ce2:	d80b      	bhi.n	8000cfc <HAL_UART_RxCpltCallback+0x80>
            {
                rx_buffer[rx_index++] = (char)rx_byte;
 8000ce4:	4b12      	ldr	r3, [pc, #72]	; (8000d30 <HAL_UART_RxCpltCallback+0xb4>)
 8000ce6:	881b      	ldrh	r3, [r3, #0]
 8000ce8:	1c5a      	adds	r2, r3, #1
 8000cea:	b291      	uxth	r1, r2
 8000cec:	4a10      	ldr	r2, [pc, #64]	; (8000d30 <HAL_UART_RxCpltCallback+0xb4>)
 8000cee:	8011      	strh	r1, [r2, #0]
 8000cf0:	461a      	mov	r2, r3
 8000cf2:	4b0d      	ldr	r3, [pc, #52]	; (8000d28 <HAL_UART_RxCpltCallback+0xac>)
 8000cf4:	7819      	ldrb	r1, [r3, #0]
 8000cf6:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <HAL_UART_RxCpltCallback+0xb8>)
 8000cf8:	5499      	strb	r1, [r3, r2]
 8000cfa:	e00a      	b.n	8000d12 <HAL_UART_RxCpltCallback+0x96>
            }
            else
            {
                /* Overflow: reset state safely */
                receiving = 0;
 8000cfc:	4b0b      	ldr	r3, [pc, #44]	; (8000d2c <HAL_UART_RxCpltCallback+0xb0>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	701a      	strb	r2, [r3, #0]
                rx_index = 0;
 8000d02:	4b0b      	ldr	r3, [pc, #44]	; (8000d30 <HAL_UART_RxCpltCallback+0xb4>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	801a      	strh	r2, [r3, #0]
                send_packet("ERR", NODE_ID, "RX_OVERFLOW");
 8000d08:	4a0b      	ldr	r2, [pc, #44]	; (8000d38 <HAL_UART_RxCpltCallback+0xbc>)
 8000d0a:	490c      	ldr	r1, [pc, #48]	; (8000d3c <HAL_UART_RxCpltCallback+0xc0>)
 8000d0c:	480c      	ldr	r0, [pc, #48]	; (8000d40 <HAL_UART_RxCpltCallback+0xc4>)
 8000d0e:	f7ff fc97 	bl	8000640 <send_packet>
            }
        }

        /* Re-arm RX interrupt for next byte */
        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8000d12:	2201      	movs	r2, #1
 8000d14:	4904      	ldr	r1, [pc, #16]	; (8000d28 <HAL_UART_RxCpltCallback+0xac>)
 8000d16:	480b      	ldr	r0, [pc, #44]	; (8000d44 <HAL_UART_RxCpltCallback+0xc8>)
 8000d18:	f001 ffad 	bl	8002c76 <HAL_UART_Receive_IT>
    }
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	40004800 	.word	0x40004800
 8000d28:	20000130 	.word	0x20000130
 8000d2c:	200001f6 	.word	0x200001f6
 8000d30:	200001f4 	.word	0x200001f4
 8000d34:	20000134 	.word	0x20000134
 8000d38:	08005940 	.word	0x08005940
 8000d3c:	20000000 	.word	0x20000000
 8000d40:	08005880 	.word	0x08005880
 8000d44:	200000a8 	.word	0x200000a8

08000d48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d4c:	b672      	cpsid	i
}
 8000d4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d50:	e7fe      	b.n	8000d50 <Error_Handler+0x8>
	...

08000d54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5a:	4b0f      	ldr	r3, [pc, #60]	; (8000d98 <HAL_MspInit+0x44>)
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5e:	4a0e      	ldr	r2, [pc, #56]	; (8000d98 <HAL_MspInit+0x44>)
 8000d60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d64:	6413      	str	r3, [r2, #64]	; 0x40
 8000d66:	4b0c      	ldr	r3, [pc, #48]	; (8000d98 <HAL_MspInit+0x44>)
 8000d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d72:	4b09      	ldr	r3, [pc, #36]	; (8000d98 <HAL_MspInit+0x44>)
 8000d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d76:	4a08      	ldr	r2, [pc, #32]	; (8000d98 <HAL_MspInit+0x44>)
 8000d78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d7e:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <HAL_MspInit+0x44>)
 8000d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d86:	603b      	str	r3, [r7, #0]
 8000d88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	40023800 	.word	0x40023800

08000d9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b0ae      	sub	sp, #184	; 0xb8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	2290      	movs	r2, #144	; 0x90
 8000dba:	2100      	movs	r1, #0
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f003 fc28 	bl	8004612 <memset>
  if(huart->Instance==USART3)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a26      	ldr	r2, [pc, #152]	; (8000e60 <HAL_UART_MspInit+0xc4>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d144      	bne.n	8000e56 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000dcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dd0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dd6:	f107 0314 	add.w	r3, r7, #20
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f001 fa4c 	bl	8002278 <HAL_RCCEx_PeriphCLKConfig>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000de6:	f7ff ffaf 	bl	8000d48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000dea:	4b1e      	ldr	r3, [pc, #120]	; (8000e64 <HAL_UART_MspInit+0xc8>)
 8000dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dee:	4a1d      	ldr	r2, [pc, #116]	; (8000e64 <HAL_UART_MspInit+0xc8>)
 8000df0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000df4:	6413      	str	r3, [r2, #64]	; 0x40
 8000df6:	4b1b      	ldr	r3, [pc, #108]	; (8000e64 <HAL_UART_MspInit+0xc8>)
 8000df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dfe:	613b      	str	r3, [r7, #16]
 8000e00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e02:	4b18      	ldr	r3, [pc, #96]	; (8000e64 <HAL_UART_MspInit+0xc8>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	4a17      	ldr	r2, [pc, #92]	; (8000e64 <HAL_UART_MspInit+0xc8>)
 8000e08:	f043 0302 	orr.w	r3, r3, #2
 8000e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e0e:	4b15      	ldr	r3, [pc, #84]	; (8000e64 <HAL_UART_MspInit+0xc8>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e12:	f003 0302 	and.w	r3, r3, #2
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e1a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000e1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e22:	2302      	movs	r3, #2
 8000e24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e34:	2307      	movs	r3, #7
 8000e36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e3a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4809      	ldr	r0, [pc, #36]	; (8000e68 <HAL_UART_MspInit+0xcc>)
 8000e42:	f000 fb49 	bl	80014d8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2100      	movs	r1, #0
 8000e4a:	2027      	movs	r0, #39	; 0x27
 8000e4c:	f000 fa7b 	bl	8001346 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000e50:	2027      	movs	r0, #39	; 0x27
 8000e52:	f000 fa94 	bl	800137e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000e56:	bf00      	nop
 8000e58:	37b8      	adds	r7, #184	; 0xb8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40004800 	.word	0x40004800
 8000e64:	40023800 	.word	0x40023800
 8000e68:	40020400 	.word	0x40020400

08000e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <NMI_Handler+0x4>

08000e72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e72:	b480      	push	{r7}
 8000e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e76:	e7fe      	b.n	8000e76 <HardFault_Handler+0x4>

08000e78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e7c:	e7fe      	b.n	8000e7c <MemManage_Handler+0x4>

08000e7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e82:	e7fe      	b.n	8000e82 <BusFault_Handler+0x4>

08000e84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e88:	e7fe      	b.n	8000e88 <UsageFault_Handler+0x4>

08000e8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr

08000e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eb8:	f000 f94a 	bl	8001150 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000ec4:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <USART3_IRQHandler+0x10>)
 8000ec6:	f001 ff1b 	bl	8002d00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	200000a8 	.word	0x200000a8

08000ed4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return 1;
 8000ed8:	2301      	movs	r3, #1
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <_kill>:

int _kill(int pid, int sig)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000eee:	f003 fc77 	bl	80047e0 <__errno>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2216      	movs	r2, #22
 8000ef6:	601a      	str	r2, [r3, #0]
  return -1;
 8000ef8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <_exit>:

void _exit (int status)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f7ff ffe7 	bl	8000ee4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f16:	e7fe      	b.n	8000f16 <_exit+0x12>

08000f18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f24:	2300      	movs	r3, #0
 8000f26:	617b      	str	r3, [r7, #20]
 8000f28:	e00a      	b.n	8000f40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f2a:	f3af 8000 	nop.w
 8000f2e:	4601      	mov	r1, r0
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	1c5a      	adds	r2, r3, #1
 8000f34:	60ba      	str	r2, [r7, #8]
 8000f36:	b2ca      	uxtb	r2, r1
 8000f38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	617b      	str	r3, [r7, #20]
 8000f40:	697a      	ldr	r2, [r7, #20]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	dbf0      	blt.n	8000f2a <_read+0x12>
  }

  return len;
 8000f48:	687b      	ldr	r3, [r7, #4]
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3718      	adds	r7, #24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b086      	sub	sp, #24
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	60f8      	str	r0, [r7, #12]
 8000f5a:	60b9      	str	r1, [r7, #8]
 8000f5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]
 8000f62:	e009      	b.n	8000f78 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	1c5a      	adds	r2, r3, #1
 8000f68:	60ba      	str	r2, [r7, #8]
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	3301      	adds	r3, #1
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	697a      	ldr	r2, [r7, #20]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	dbf1      	blt.n	8000f64 <_write+0x12>
  }
  return len;
 8000f80:	687b      	ldr	r3, [r7, #4]
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <_close>:

int _close(int file)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	b083      	sub	sp, #12
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr

08000fa2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	b083      	sub	sp, #12
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
 8000faa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fb2:	605a      	str	r2, [r3, #4]
  return 0;
 8000fb4:	2300      	movs	r3, #0
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr

08000fc2 <_isatty>:

int _isatty(int file)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	b083      	sub	sp, #12
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fca:	2301      	movs	r3, #1
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fe4:	2300      	movs	r3, #0
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3714      	adds	r7, #20
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
	...

08000ff4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ffc:	4a14      	ldr	r2, [pc, #80]	; (8001050 <_sbrk+0x5c>)
 8000ffe:	4b15      	ldr	r3, [pc, #84]	; (8001054 <_sbrk+0x60>)
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001008:	4b13      	ldr	r3, [pc, #76]	; (8001058 <_sbrk+0x64>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d102      	bne.n	8001016 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001010:	4b11      	ldr	r3, [pc, #68]	; (8001058 <_sbrk+0x64>)
 8001012:	4a12      	ldr	r2, [pc, #72]	; (800105c <_sbrk+0x68>)
 8001014:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001016:	4b10      	ldr	r3, [pc, #64]	; (8001058 <_sbrk+0x64>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4413      	add	r3, r2
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	429a      	cmp	r2, r3
 8001022:	d207      	bcs.n	8001034 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001024:	f003 fbdc 	bl	80047e0 <__errno>
 8001028:	4603      	mov	r3, r0
 800102a:	220c      	movs	r2, #12
 800102c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800102e:	f04f 33ff 	mov.w	r3, #4294967295
 8001032:	e009      	b.n	8001048 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001034:	4b08      	ldr	r3, [pc, #32]	; (8001058 <_sbrk+0x64>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800103a:	4b07      	ldr	r3, [pc, #28]	; (8001058 <_sbrk+0x64>)
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	4a05      	ldr	r2, [pc, #20]	; (8001058 <_sbrk+0x64>)
 8001044:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001046:	68fb      	ldr	r3, [r7, #12]
}
 8001048:	4618      	mov	r0, r3
 800104a:	3718      	adds	r7, #24
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20080000 	.word	0x20080000
 8001054:	00000400 	.word	0x00000400
 8001058:	20000204 	.word	0x20000204
 800105c:	20000358 	.word	0x20000358

08001060 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001064:	4b06      	ldr	r3, [pc, #24]	; (8001080 <SystemInit+0x20>)
 8001066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800106a:	4a05      	ldr	r2, [pc, #20]	; (8001080 <SystemInit+0x20>)
 800106c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001070:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001084:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010bc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001088:	f7ff ffea 	bl	8001060 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800108c:	480c      	ldr	r0, [pc, #48]	; (80010c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800108e:	490d      	ldr	r1, [pc, #52]	; (80010c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001090:	4a0d      	ldr	r2, [pc, #52]	; (80010c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001092:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001094:	e002      	b.n	800109c <LoopCopyDataInit>

08001096 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001096:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001098:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800109a:	3304      	adds	r3, #4

0800109c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800109c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800109e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010a0:	d3f9      	bcc.n	8001096 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010a2:	4a0a      	ldr	r2, [pc, #40]	; (80010cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010a4:	4c0a      	ldr	r4, [pc, #40]	; (80010d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a8:	e001      	b.n	80010ae <LoopFillZerobss>

080010aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010ac:	3204      	adds	r2, #4

080010ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010b0:	d3fb      	bcc.n	80010aa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80010b2:	f003 fb9b 	bl	80047ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010b6:	f7ff fc73 	bl	80009a0 <main>
  bx  lr    
 80010ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010bc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80010c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010c4:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80010c8:	08005b58 	.word	0x08005b58
  ldr r2, =_sbss
 80010cc:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80010d0:	20000358 	.word	0x20000358

080010d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010d4:	e7fe      	b.n	80010d4 <ADC_IRQHandler>

080010d6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010da:	2003      	movs	r0, #3
 80010dc:	f000 f928 	bl	8001330 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010e0:	2000      	movs	r0, #0
 80010e2:	f000 f805 	bl	80010f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010e6:	f7ff fe35 	bl	8000d54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010ea:	2300      	movs	r3, #0
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010f8:	4b12      	ldr	r3, [pc, #72]	; (8001144 <HAL_InitTick+0x54>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <HAL_InitTick+0x58>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4619      	mov	r1, r3
 8001102:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001106:	fbb3 f3f1 	udiv	r3, r3, r1
 800110a:	fbb2 f3f3 	udiv	r3, r2, r3
 800110e:	4618      	mov	r0, r3
 8001110:	f000 f943 	bl	800139a <HAL_SYSTICK_Config>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e00e      	b.n	800113c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2b0f      	cmp	r3, #15
 8001122:	d80a      	bhi.n	800113a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001124:	2200      	movs	r2, #0
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	f04f 30ff 	mov.w	r0, #4294967295
 800112c:	f000 f90b 	bl	8001346 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001130:	4a06      	ldr	r2, [pc, #24]	; (800114c <HAL_InitTick+0x5c>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001136:	2300      	movs	r3, #0
 8001138:	e000      	b.n	800113c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
}
 800113c:	4618      	mov	r0, r3
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20000024 	.word	0x20000024
 8001148:	2000002c 	.word	0x2000002c
 800114c:	20000028 	.word	0x20000028

08001150 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001154:	4b06      	ldr	r3, [pc, #24]	; (8001170 <HAL_IncTick+0x20>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	461a      	mov	r2, r3
 800115a:	4b06      	ldr	r3, [pc, #24]	; (8001174 <HAL_IncTick+0x24>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4413      	add	r3, r2
 8001160:	4a04      	ldr	r2, [pc, #16]	; (8001174 <HAL_IncTick+0x24>)
 8001162:	6013      	str	r3, [r2, #0]
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	2000002c 	.word	0x2000002c
 8001174:	20000208 	.word	0x20000208

08001178 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  return uwTick;
 800117c:	4b03      	ldr	r3, [pc, #12]	; (800118c <HAL_GetTick+0x14>)
 800117e:	681b      	ldr	r3, [r3, #0]
}
 8001180:	4618      	mov	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	20000208 	.word	0x20000208

08001190 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011a0:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <__NVIC_SetPriorityGrouping+0x40>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011ac:	4013      	ands	r3, r2
 80011ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <__NVIC_SetPriorityGrouping+0x44>)
 80011ba:	4313      	orrs	r3, r2
 80011bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011be:	4a04      	ldr	r2, [pc, #16]	; (80011d0 <__NVIC_SetPriorityGrouping+0x40>)
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	60d3      	str	r3, [r2, #12]
}
 80011c4:	bf00      	nop
 80011c6:	3714      	adds	r7, #20
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	e000ed00 	.word	0xe000ed00
 80011d4:	05fa0000 	.word	0x05fa0000

080011d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011dc:	4b04      	ldr	r3, [pc, #16]	; (80011f0 <__NVIC_GetPriorityGrouping+0x18>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	0a1b      	lsrs	r3, r3, #8
 80011e2:	f003 0307 	and.w	r3, r3, #7
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	e000ed00 	.word	0xe000ed00

080011f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001202:	2b00      	cmp	r3, #0
 8001204:	db0b      	blt.n	800121e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	f003 021f 	and.w	r2, r3, #31
 800120c:	4907      	ldr	r1, [pc, #28]	; (800122c <__NVIC_EnableIRQ+0x38>)
 800120e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001212:	095b      	lsrs	r3, r3, #5
 8001214:	2001      	movs	r0, #1
 8001216:	fa00 f202 	lsl.w	r2, r0, r2
 800121a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	e000e100 	.word	0xe000e100

08001230 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	6039      	str	r1, [r7, #0]
 800123a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800123c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001240:	2b00      	cmp	r3, #0
 8001242:	db0a      	blt.n	800125a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	b2da      	uxtb	r2, r3
 8001248:	490c      	ldr	r1, [pc, #48]	; (800127c <__NVIC_SetPriority+0x4c>)
 800124a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124e:	0112      	lsls	r2, r2, #4
 8001250:	b2d2      	uxtb	r2, r2
 8001252:	440b      	add	r3, r1
 8001254:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001258:	e00a      	b.n	8001270 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	b2da      	uxtb	r2, r3
 800125e:	4908      	ldr	r1, [pc, #32]	; (8001280 <__NVIC_SetPriority+0x50>)
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f003 030f 	and.w	r3, r3, #15
 8001266:	3b04      	subs	r3, #4
 8001268:	0112      	lsls	r2, r2, #4
 800126a:	b2d2      	uxtb	r2, r2
 800126c:	440b      	add	r3, r1
 800126e:	761a      	strb	r2, [r3, #24]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	e000e100 	.word	0xe000e100
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001284:	b480      	push	{r7}
 8001286:	b089      	sub	sp, #36	; 0x24
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	f003 0307 	and.w	r3, r3, #7
 8001296:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	f1c3 0307 	rsb	r3, r3, #7
 800129e:	2b04      	cmp	r3, #4
 80012a0:	bf28      	it	cs
 80012a2:	2304      	movcs	r3, #4
 80012a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	3304      	adds	r3, #4
 80012aa:	2b06      	cmp	r3, #6
 80012ac:	d902      	bls.n	80012b4 <NVIC_EncodePriority+0x30>
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	3b03      	subs	r3, #3
 80012b2:	e000      	b.n	80012b6 <NVIC_EncodePriority+0x32>
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b8:	f04f 32ff 	mov.w	r2, #4294967295
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	43da      	mvns	r2, r3
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	401a      	ands	r2, r3
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012cc:	f04f 31ff 	mov.w	r1, #4294967295
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	fa01 f303 	lsl.w	r3, r1, r3
 80012d6:	43d9      	mvns	r1, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012dc:	4313      	orrs	r3, r2
         );
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3724      	adds	r7, #36	; 0x24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
	...

080012ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012fc:	d301      	bcc.n	8001302 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012fe:	2301      	movs	r3, #1
 8001300:	e00f      	b.n	8001322 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001302:	4a0a      	ldr	r2, [pc, #40]	; (800132c <SysTick_Config+0x40>)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	3b01      	subs	r3, #1
 8001308:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800130a:	210f      	movs	r1, #15
 800130c:	f04f 30ff 	mov.w	r0, #4294967295
 8001310:	f7ff ff8e 	bl	8001230 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001314:	4b05      	ldr	r3, [pc, #20]	; (800132c <SysTick_Config+0x40>)
 8001316:	2200      	movs	r2, #0
 8001318:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800131a:	4b04      	ldr	r3, [pc, #16]	; (800132c <SysTick_Config+0x40>)
 800131c:	2207      	movs	r2, #7
 800131e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001320:	2300      	movs	r3, #0
}
 8001322:	4618      	mov	r0, r3
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	e000e010 	.word	0xe000e010

08001330 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff ff29 	bl	8001190 <__NVIC_SetPriorityGrouping>
}
 800133e:	bf00      	nop
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001346:	b580      	push	{r7, lr}
 8001348:	b086      	sub	sp, #24
 800134a:	af00      	add	r7, sp, #0
 800134c:	4603      	mov	r3, r0
 800134e:	60b9      	str	r1, [r7, #8]
 8001350:	607a      	str	r2, [r7, #4]
 8001352:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001358:	f7ff ff3e 	bl	80011d8 <__NVIC_GetPriorityGrouping>
 800135c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	68b9      	ldr	r1, [r7, #8]
 8001362:	6978      	ldr	r0, [r7, #20]
 8001364:	f7ff ff8e 	bl	8001284 <NVIC_EncodePriority>
 8001368:	4602      	mov	r2, r0
 800136a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800136e:	4611      	mov	r1, r2
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff ff5d 	bl	8001230 <__NVIC_SetPriority>
}
 8001376:	bf00      	nop
 8001378:	3718      	adds	r7, #24
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	b082      	sub	sp, #8
 8001382:	af00      	add	r7, sp, #0
 8001384:	4603      	mov	r3, r0
 8001386:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff ff31 	bl	80011f4 <__NVIC_EnableIRQ>
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b082      	sub	sp, #8
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff ffa2 	bl	80012ec <SysTick_Config>
 80013a8:	4603      	mov	r3, r0
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b084      	sub	sp, #16
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013be:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80013c0:	f7ff feda 	bl	8001178 <HAL_GetTick>
 80013c4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	d008      	beq.n	80013e4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2280      	movs	r2, #128	; 0x80
 80013d6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2200      	movs	r2, #0
 80013dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	e052      	b.n	800148a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f022 0216 	bic.w	r2, r2, #22
 80013f2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	695a      	ldr	r2, [r3, #20]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001402:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001408:	2b00      	cmp	r3, #0
 800140a:	d103      	bne.n	8001414 <HAL_DMA_Abort+0x62>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001410:	2b00      	cmp	r3, #0
 8001412:	d007      	beq.n	8001424 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f022 0208 	bic.w	r2, r2, #8
 8001422:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f022 0201 	bic.w	r2, r2, #1
 8001432:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001434:	e013      	b.n	800145e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001436:	f7ff fe9f 	bl	8001178 <HAL_GetTick>
 800143a:	4602      	mov	r2, r0
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	2b05      	cmp	r3, #5
 8001442:	d90c      	bls.n	800145e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2220      	movs	r2, #32
 8001448:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2203      	movs	r2, #3
 800144e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2200      	movs	r2, #0
 8001456:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e015      	b.n	800148a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f003 0301 	and.w	r3, r3, #1
 8001468:	2b00      	cmp	r3, #0
 800146a:	d1e4      	bne.n	8001436 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001470:	223f      	movs	r2, #63	; 0x3f
 8001472:	409a      	lsls	r2, r3
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2201      	movs	r2, #1
 800147c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2200      	movs	r2, #0
 8001484:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001492:	b480      	push	{r7}
 8001494:	b083      	sub	sp, #12
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d004      	beq.n	80014b0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2280      	movs	r2, #128	; 0x80
 80014aa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e00c      	b.n	80014ca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2205      	movs	r2, #5
 80014b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f022 0201 	bic.w	r2, r2, #1
 80014c6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
	...

080014d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014d8:	b480      	push	{r7}
 80014da:	b089      	sub	sp, #36	; 0x24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80014e2:	2300      	movs	r3, #0
 80014e4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80014ee:	2300      	movs	r3, #0
 80014f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80014f2:	2300      	movs	r3, #0
 80014f4:	61fb      	str	r3, [r7, #28]
 80014f6:	e175      	b.n	80017e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80014f8:	2201      	movs	r2, #1
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	697a      	ldr	r2, [r7, #20]
 8001508:	4013      	ands	r3, r2
 800150a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800150c:	693a      	ldr	r2, [r7, #16]
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	429a      	cmp	r2, r3
 8001512:	f040 8164 	bne.w	80017de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f003 0303 	and.w	r3, r3, #3
 800151e:	2b01      	cmp	r3, #1
 8001520:	d005      	beq.n	800152e <HAL_GPIO_Init+0x56>
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f003 0303 	and.w	r3, r3, #3
 800152a:	2b02      	cmp	r3, #2
 800152c:	d130      	bne.n	8001590 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	2203      	movs	r2, #3
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43db      	mvns	r3, r3
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	4013      	ands	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	68da      	ldr	r2, [r3, #12]
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	fa02 f303 	lsl.w	r3, r2, r3
 8001552:	69ba      	ldr	r2, [r7, #24]
 8001554:	4313      	orrs	r3, r2
 8001556:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	69ba      	ldr	r2, [r7, #24]
 800155c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001564:	2201      	movs	r2, #1
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	43db      	mvns	r3, r3
 800156e:	69ba      	ldr	r2, [r7, #24]
 8001570:	4013      	ands	r3, r2
 8001572:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	091b      	lsrs	r3, r3, #4
 800157a:	f003 0201 	and.w	r2, r3, #1
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	4313      	orrs	r3, r2
 8001588:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f003 0303 	and.w	r3, r3, #3
 8001598:	2b03      	cmp	r3, #3
 800159a:	d017      	beq.n	80015cc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	2203      	movs	r2, #3
 80015a8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ac:	43db      	mvns	r3, r3
 80015ae:	69ba      	ldr	r2, [r7, #24]
 80015b0:	4013      	ands	r3, r2
 80015b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	689a      	ldr	r2, [r3, #8]
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	4313      	orrs	r3, r2
 80015c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f003 0303 	and.w	r3, r3, #3
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d123      	bne.n	8001620 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	08da      	lsrs	r2, r3, #3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	3208      	adds	r2, #8
 80015e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	f003 0307 	and.w	r3, r3, #7
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	220f      	movs	r2, #15
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	43db      	mvns	r3, r3
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	4013      	ands	r3, r2
 80015fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	691a      	ldr	r2, [r3, #16]
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	4313      	orrs	r3, r2
 8001610:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	08da      	lsrs	r2, r3, #3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	3208      	adds	r2, #8
 800161a:	69b9      	ldr	r1, [r7, #24]
 800161c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	2203      	movs	r2, #3
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	43db      	mvns	r3, r3
 8001632:	69ba      	ldr	r2, [r7, #24]
 8001634:	4013      	ands	r3, r2
 8001636:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f003 0203 	and.w	r2, r3, #3
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	69ba      	ldr	r2, [r7, #24]
 800164a:	4313      	orrs	r3, r2
 800164c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800165c:	2b00      	cmp	r3, #0
 800165e:	f000 80be 	beq.w	80017de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001662:	4b66      	ldr	r3, [pc, #408]	; (80017fc <HAL_GPIO_Init+0x324>)
 8001664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001666:	4a65      	ldr	r2, [pc, #404]	; (80017fc <HAL_GPIO_Init+0x324>)
 8001668:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800166c:	6453      	str	r3, [r2, #68]	; 0x44
 800166e:	4b63      	ldr	r3, [pc, #396]	; (80017fc <HAL_GPIO_Init+0x324>)
 8001670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001672:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800167a:	4a61      	ldr	r2, [pc, #388]	; (8001800 <HAL_GPIO_Init+0x328>)
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	089b      	lsrs	r3, r3, #2
 8001680:	3302      	adds	r3, #2
 8001682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001686:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	f003 0303 	and.w	r3, r3, #3
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	220f      	movs	r2, #15
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	43db      	mvns	r3, r3
 8001698:	69ba      	ldr	r2, [r7, #24]
 800169a:	4013      	ands	r3, r2
 800169c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4a58      	ldr	r2, [pc, #352]	; (8001804 <HAL_GPIO_Init+0x32c>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d037      	beq.n	8001716 <HAL_GPIO_Init+0x23e>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4a57      	ldr	r2, [pc, #348]	; (8001808 <HAL_GPIO_Init+0x330>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d031      	beq.n	8001712 <HAL_GPIO_Init+0x23a>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a56      	ldr	r2, [pc, #344]	; (800180c <HAL_GPIO_Init+0x334>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d02b      	beq.n	800170e <HAL_GPIO_Init+0x236>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a55      	ldr	r2, [pc, #340]	; (8001810 <HAL_GPIO_Init+0x338>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d025      	beq.n	800170a <HAL_GPIO_Init+0x232>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a54      	ldr	r2, [pc, #336]	; (8001814 <HAL_GPIO_Init+0x33c>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d01f      	beq.n	8001706 <HAL_GPIO_Init+0x22e>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a53      	ldr	r2, [pc, #332]	; (8001818 <HAL_GPIO_Init+0x340>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d019      	beq.n	8001702 <HAL_GPIO_Init+0x22a>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a52      	ldr	r2, [pc, #328]	; (800181c <HAL_GPIO_Init+0x344>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d013      	beq.n	80016fe <HAL_GPIO_Init+0x226>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a51      	ldr	r2, [pc, #324]	; (8001820 <HAL_GPIO_Init+0x348>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d00d      	beq.n	80016fa <HAL_GPIO_Init+0x222>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a50      	ldr	r2, [pc, #320]	; (8001824 <HAL_GPIO_Init+0x34c>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d007      	beq.n	80016f6 <HAL_GPIO_Init+0x21e>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a4f      	ldr	r2, [pc, #316]	; (8001828 <HAL_GPIO_Init+0x350>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d101      	bne.n	80016f2 <HAL_GPIO_Init+0x21a>
 80016ee:	2309      	movs	r3, #9
 80016f0:	e012      	b.n	8001718 <HAL_GPIO_Init+0x240>
 80016f2:	230a      	movs	r3, #10
 80016f4:	e010      	b.n	8001718 <HAL_GPIO_Init+0x240>
 80016f6:	2308      	movs	r3, #8
 80016f8:	e00e      	b.n	8001718 <HAL_GPIO_Init+0x240>
 80016fa:	2307      	movs	r3, #7
 80016fc:	e00c      	b.n	8001718 <HAL_GPIO_Init+0x240>
 80016fe:	2306      	movs	r3, #6
 8001700:	e00a      	b.n	8001718 <HAL_GPIO_Init+0x240>
 8001702:	2305      	movs	r3, #5
 8001704:	e008      	b.n	8001718 <HAL_GPIO_Init+0x240>
 8001706:	2304      	movs	r3, #4
 8001708:	e006      	b.n	8001718 <HAL_GPIO_Init+0x240>
 800170a:	2303      	movs	r3, #3
 800170c:	e004      	b.n	8001718 <HAL_GPIO_Init+0x240>
 800170e:	2302      	movs	r3, #2
 8001710:	e002      	b.n	8001718 <HAL_GPIO_Init+0x240>
 8001712:	2301      	movs	r3, #1
 8001714:	e000      	b.n	8001718 <HAL_GPIO_Init+0x240>
 8001716:	2300      	movs	r3, #0
 8001718:	69fa      	ldr	r2, [r7, #28]
 800171a:	f002 0203 	and.w	r2, r2, #3
 800171e:	0092      	lsls	r2, r2, #2
 8001720:	4093      	lsls	r3, r2
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	4313      	orrs	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001728:	4935      	ldr	r1, [pc, #212]	; (8001800 <HAL_GPIO_Init+0x328>)
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	089b      	lsrs	r3, r3, #2
 800172e:	3302      	adds	r3, #2
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001736:	4b3d      	ldr	r3, [pc, #244]	; (800182c <HAL_GPIO_Init+0x354>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	43db      	mvns	r3, r3
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	4013      	ands	r3, r2
 8001744:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d003      	beq.n	800175a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001752:	69ba      	ldr	r2, [r7, #24]
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	4313      	orrs	r3, r2
 8001758:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800175a:	4a34      	ldr	r2, [pc, #208]	; (800182c <HAL_GPIO_Init+0x354>)
 800175c:	69bb      	ldr	r3, [r7, #24]
 800175e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001760:	4b32      	ldr	r3, [pc, #200]	; (800182c <HAL_GPIO_Init+0x354>)
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	43db      	mvns	r3, r3
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	4013      	ands	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001778:	2b00      	cmp	r3, #0
 800177a:	d003      	beq.n	8001784 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	4313      	orrs	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001784:	4a29      	ldr	r2, [pc, #164]	; (800182c <HAL_GPIO_Init+0x354>)
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800178a:	4b28      	ldr	r3, [pc, #160]	; (800182c <HAL_GPIO_Init+0x354>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	43db      	mvns	r3, r3
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	4013      	ands	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d003      	beq.n	80017ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80017a6:	69ba      	ldr	r2, [r7, #24]
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017ae:	4a1f      	ldr	r2, [pc, #124]	; (800182c <HAL_GPIO_Init+0x354>)
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017b4:	4b1d      	ldr	r3, [pc, #116]	; (800182c <HAL_GPIO_Init+0x354>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	43db      	mvns	r3, r3
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	4013      	ands	r3, r2
 80017c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d003      	beq.n	80017d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017d8:	4a14      	ldr	r2, [pc, #80]	; (800182c <HAL_GPIO_Init+0x354>)
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	3301      	adds	r3, #1
 80017e2:	61fb      	str	r3, [r7, #28]
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	2b0f      	cmp	r3, #15
 80017e8:	f67f ae86 	bls.w	80014f8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80017ec:	bf00      	nop
 80017ee:	bf00      	nop
 80017f0:	3724      	adds	r7, #36	; 0x24
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	40023800 	.word	0x40023800
 8001800:	40013800 	.word	0x40013800
 8001804:	40020000 	.word	0x40020000
 8001808:	40020400 	.word	0x40020400
 800180c:	40020800 	.word	0x40020800
 8001810:	40020c00 	.word	0x40020c00
 8001814:	40021000 	.word	0x40021000
 8001818:	40021400 	.word	0x40021400
 800181c:	40021800 	.word	0x40021800
 8001820:	40021c00 	.word	0x40021c00
 8001824:	40022000 	.word	0x40022000
 8001828:	40022400 	.word	0x40022400
 800182c:	40013c00 	.word	0x40013c00

08001830 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001836:	2300      	movs	r3, #0
 8001838:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	4b23      	ldr	r3, [pc, #140]	; (80018c8 <HAL_PWREx_EnableOverDrive+0x98>)
 800183c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183e:	4a22      	ldr	r2, [pc, #136]	; (80018c8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001840:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001844:	6413      	str	r3, [r2, #64]	; 0x40
 8001846:	4b20      	ldr	r3, [pc, #128]	; (80018c8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184e:	603b      	str	r3, [r7, #0]
 8001850:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001852:	4b1e      	ldr	r3, [pc, #120]	; (80018cc <HAL_PWREx_EnableOverDrive+0x9c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a1d      	ldr	r2, [pc, #116]	; (80018cc <HAL_PWREx_EnableOverDrive+0x9c>)
 8001858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800185c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800185e:	f7ff fc8b 	bl	8001178 <HAL_GetTick>
 8001862:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001864:	e009      	b.n	800187a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001866:	f7ff fc87 	bl	8001178 <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001874:	d901      	bls.n	800187a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e022      	b.n	80018c0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800187a:	4b14      	ldr	r3, [pc, #80]	; (80018cc <HAL_PWREx_EnableOverDrive+0x9c>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001882:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001886:	d1ee      	bne.n	8001866 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001888:	4b10      	ldr	r3, [pc, #64]	; (80018cc <HAL_PWREx_EnableOverDrive+0x9c>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a0f      	ldr	r2, [pc, #60]	; (80018cc <HAL_PWREx_EnableOverDrive+0x9c>)
 800188e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001892:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001894:	f7ff fc70 	bl	8001178 <HAL_GetTick>
 8001898:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800189a:	e009      	b.n	80018b0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800189c:	f7ff fc6c 	bl	8001178 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80018aa:	d901      	bls.n	80018b0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e007      	b.n	80018c0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80018b0:	4b06      	ldr	r3, [pc, #24]	; (80018cc <HAL_PWREx_EnableOverDrive+0x9c>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80018bc:	d1ee      	bne.n	800189c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40007000 	.word	0x40007000

080018d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80018d8:	2300      	movs	r3, #0
 80018da:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d101      	bne.n	80018e6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e29b      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	f000 8087 	beq.w	8001a02 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018f4:	4b96      	ldr	r3, [pc, #600]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	f003 030c 	and.w	r3, r3, #12
 80018fc:	2b04      	cmp	r3, #4
 80018fe:	d00c      	beq.n	800191a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001900:	4b93      	ldr	r3, [pc, #588]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f003 030c 	and.w	r3, r3, #12
 8001908:	2b08      	cmp	r3, #8
 800190a:	d112      	bne.n	8001932 <HAL_RCC_OscConfig+0x62>
 800190c:	4b90      	ldr	r3, [pc, #576]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001914:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001918:	d10b      	bne.n	8001932 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800191a:	4b8d      	ldr	r3, [pc, #564]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d06c      	beq.n	8001a00 <HAL_RCC_OscConfig+0x130>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d168      	bne.n	8001a00 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e275      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800193a:	d106      	bne.n	800194a <HAL_RCC_OscConfig+0x7a>
 800193c:	4b84      	ldr	r3, [pc, #528]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a83      	ldr	r2, [pc, #524]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001942:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001946:	6013      	str	r3, [r2, #0]
 8001948:	e02e      	b.n	80019a8 <HAL_RCC_OscConfig+0xd8>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d10c      	bne.n	800196c <HAL_RCC_OscConfig+0x9c>
 8001952:	4b7f      	ldr	r3, [pc, #508]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a7e      	ldr	r2, [pc, #504]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001958:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800195c:	6013      	str	r3, [r2, #0]
 800195e:	4b7c      	ldr	r3, [pc, #496]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a7b      	ldr	r2, [pc, #492]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001964:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001968:	6013      	str	r3, [r2, #0]
 800196a:	e01d      	b.n	80019a8 <HAL_RCC_OscConfig+0xd8>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001974:	d10c      	bne.n	8001990 <HAL_RCC_OscConfig+0xc0>
 8001976:	4b76      	ldr	r3, [pc, #472]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a75      	ldr	r2, [pc, #468]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 800197c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001980:	6013      	str	r3, [r2, #0]
 8001982:	4b73      	ldr	r3, [pc, #460]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a72      	ldr	r2, [pc, #456]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001988:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800198c:	6013      	str	r3, [r2, #0]
 800198e:	e00b      	b.n	80019a8 <HAL_RCC_OscConfig+0xd8>
 8001990:	4b6f      	ldr	r3, [pc, #444]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a6e      	ldr	r2, [pc, #440]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001996:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800199a:	6013      	str	r3, [r2, #0]
 800199c:	4b6c      	ldr	r3, [pc, #432]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a6b      	ldr	r2, [pc, #428]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 80019a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d013      	beq.n	80019d8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b0:	f7ff fbe2 	bl	8001178 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019b6:	e008      	b.n	80019ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019b8:	f7ff fbde 	bl	8001178 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b64      	cmp	r3, #100	; 0x64
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e229      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ca:	4b61      	ldr	r3, [pc, #388]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d0f0      	beq.n	80019b8 <HAL_RCC_OscConfig+0xe8>
 80019d6:	e014      	b.n	8001a02 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d8:	f7ff fbce 	bl	8001178 <HAL_GetTick>
 80019dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019e0:	f7ff fbca 	bl	8001178 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b64      	cmp	r3, #100	; 0x64
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e215      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019f2:	4b57      	ldr	r3, [pc, #348]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1f0      	bne.n	80019e0 <HAL_RCC_OscConfig+0x110>
 80019fe:	e000      	b.n	8001a02 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0302 	and.w	r3, r3, #2
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d069      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a0e:	4b50      	ldr	r3, [pc, #320]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f003 030c 	and.w	r3, r3, #12
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d00b      	beq.n	8001a32 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a1a:	4b4d      	ldr	r3, [pc, #308]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	f003 030c 	and.w	r3, r3, #12
 8001a22:	2b08      	cmp	r3, #8
 8001a24:	d11c      	bne.n	8001a60 <HAL_RCC_OscConfig+0x190>
 8001a26:	4b4a      	ldr	r3, [pc, #296]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d116      	bne.n	8001a60 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a32:	4b47      	ldr	r3, [pc, #284]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d005      	beq.n	8001a4a <HAL_RCC_OscConfig+0x17a>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d001      	beq.n	8001a4a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e1e9      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a4a:	4b41      	ldr	r3, [pc, #260]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	691b      	ldr	r3, [r3, #16]
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	493d      	ldr	r1, [pc, #244]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a5e:	e040      	b.n	8001ae2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d023      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a68:	4b39      	ldr	r3, [pc, #228]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a38      	ldr	r2, [pc, #224]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001a6e:	f043 0301 	orr.w	r3, r3, #1
 8001a72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a74:	f7ff fb80 	bl	8001178 <HAL_GetTick>
 8001a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a7a:	e008      	b.n	8001a8e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a7c:	f7ff fb7c 	bl	8001178 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e1c7      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a8e:	4b30      	ldr	r3, [pc, #192]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d0f0      	beq.n	8001a7c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a9a:	4b2d      	ldr	r3, [pc, #180]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	4929      	ldr	r1, [pc, #164]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	600b      	str	r3, [r1, #0]
 8001aae:	e018      	b.n	8001ae2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ab0:	4b27      	ldr	r3, [pc, #156]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a26      	ldr	r2, [pc, #152]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001ab6:	f023 0301 	bic.w	r3, r3, #1
 8001aba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001abc:	f7ff fb5c 	bl	8001178 <HAL_GetTick>
 8001ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac2:	e008      	b.n	8001ad6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ac4:	f7ff fb58 	bl	8001178 <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e1a3      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ad6:	4b1e      	ldr	r3, [pc, #120]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1f0      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0308 	and.w	r3, r3, #8
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d038      	beq.n	8001b60 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	695b      	ldr	r3, [r3, #20]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d019      	beq.n	8001b2a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001af6:	4b16      	ldr	r3, [pc, #88]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001af8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001afa:	4a15      	ldr	r2, [pc, #84]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001afc:	f043 0301 	orr.w	r3, r3, #1
 8001b00:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b02:	f7ff fb39 	bl	8001178 <HAL_GetTick>
 8001b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b08:	e008      	b.n	8001b1c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b0a:	f7ff fb35 	bl	8001178 <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d901      	bls.n	8001b1c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e180      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001b1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b20:	f003 0302 	and.w	r3, r3, #2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d0f0      	beq.n	8001b0a <HAL_RCC_OscConfig+0x23a>
 8001b28:	e01a      	b.n	8001b60 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b2a:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001b2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b2e:	4a08      	ldr	r2, [pc, #32]	; (8001b50 <HAL_RCC_OscConfig+0x280>)
 8001b30:	f023 0301 	bic.w	r3, r3, #1
 8001b34:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b36:	f7ff fb1f 	bl	8001178 <HAL_GetTick>
 8001b3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b3c:	e00a      	b.n	8001b54 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b3e:	f7ff fb1b 	bl	8001178 <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d903      	bls.n	8001b54 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e166      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
 8001b50:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b54:	4b92      	ldr	r3, [pc, #584]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001b56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b58:	f003 0302 	and.w	r3, r3, #2
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1ee      	bne.n	8001b3e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0304 	and.w	r3, r3, #4
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	f000 80a4 	beq.w	8001cb6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b6e:	4b8c      	ldr	r3, [pc, #560]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d10d      	bne.n	8001b96 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b7a:	4b89      	ldr	r3, [pc, #548]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	4a88      	ldr	r2, [pc, #544]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b84:	6413      	str	r3, [r2, #64]	; 0x40
 8001b86:	4b86      	ldr	r3, [pc, #536]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b8e:	60bb      	str	r3, [r7, #8]
 8001b90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b92:	2301      	movs	r3, #1
 8001b94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b96:	4b83      	ldr	r3, [pc, #524]	; (8001da4 <HAL_RCC_OscConfig+0x4d4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d118      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001ba2:	4b80      	ldr	r3, [pc, #512]	; (8001da4 <HAL_RCC_OscConfig+0x4d4>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a7f      	ldr	r2, [pc, #508]	; (8001da4 <HAL_RCC_OscConfig+0x4d4>)
 8001ba8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bae:	f7ff fae3 	bl	8001178 <HAL_GetTick>
 8001bb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bb4:	e008      	b.n	8001bc8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bb6:	f7ff fadf 	bl	8001178 <HAL_GetTick>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	2b64      	cmp	r3, #100	; 0x64
 8001bc2:	d901      	bls.n	8001bc8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e12a      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bc8:	4b76      	ldr	r3, [pc, #472]	; (8001da4 <HAL_RCC_OscConfig+0x4d4>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d0f0      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d106      	bne.n	8001bea <HAL_RCC_OscConfig+0x31a>
 8001bdc:	4b70      	ldr	r3, [pc, #448]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001be0:	4a6f      	ldr	r2, [pc, #444]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001be2:	f043 0301 	orr.w	r3, r3, #1
 8001be6:	6713      	str	r3, [r2, #112]	; 0x70
 8001be8:	e02d      	b.n	8001c46 <HAL_RCC_OscConfig+0x376>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d10c      	bne.n	8001c0c <HAL_RCC_OscConfig+0x33c>
 8001bf2:	4b6b      	ldr	r3, [pc, #428]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bf6:	4a6a      	ldr	r2, [pc, #424]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001bf8:	f023 0301 	bic.w	r3, r3, #1
 8001bfc:	6713      	str	r3, [r2, #112]	; 0x70
 8001bfe:	4b68      	ldr	r3, [pc, #416]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c02:	4a67      	ldr	r2, [pc, #412]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001c04:	f023 0304 	bic.w	r3, r3, #4
 8001c08:	6713      	str	r3, [r2, #112]	; 0x70
 8001c0a:	e01c      	b.n	8001c46 <HAL_RCC_OscConfig+0x376>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	2b05      	cmp	r3, #5
 8001c12:	d10c      	bne.n	8001c2e <HAL_RCC_OscConfig+0x35e>
 8001c14:	4b62      	ldr	r3, [pc, #392]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c18:	4a61      	ldr	r2, [pc, #388]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001c1a:	f043 0304 	orr.w	r3, r3, #4
 8001c1e:	6713      	str	r3, [r2, #112]	; 0x70
 8001c20:	4b5f      	ldr	r3, [pc, #380]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c24:	4a5e      	ldr	r2, [pc, #376]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001c26:	f043 0301 	orr.w	r3, r3, #1
 8001c2a:	6713      	str	r3, [r2, #112]	; 0x70
 8001c2c:	e00b      	b.n	8001c46 <HAL_RCC_OscConfig+0x376>
 8001c2e:	4b5c      	ldr	r3, [pc, #368]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c32:	4a5b      	ldr	r2, [pc, #364]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001c34:	f023 0301 	bic.w	r3, r3, #1
 8001c38:	6713      	str	r3, [r2, #112]	; 0x70
 8001c3a:	4b59      	ldr	r3, [pc, #356]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c3e:	4a58      	ldr	r2, [pc, #352]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001c40:	f023 0304 	bic.w	r3, r3, #4
 8001c44:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d015      	beq.n	8001c7a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c4e:	f7ff fa93 	bl	8001178 <HAL_GetTick>
 8001c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c54:	e00a      	b.n	8001c6c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c56:	f7ff fa8f 	bl	8001178 <HAL_GetTick>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d901      	bls.n	8001c6c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e0d8      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c6c:	4b4c      	ldr	r3, [pc, #304]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c70:	f003 0302 	and.w	r3, r3, #2
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d0ee      	beq.n	8001c56 <HAL_RCC_OscConfig+0x386>
 8001c78:	e014      	b.n	8001ca4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c7a:	f7ff fa7d 	bl	8001178 <HAL_GetTick>
 8001c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c80:	e00a      	b.n	8001c98 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c82:	f7ff fa79 	bl	8001178 <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d901      	bls.n	8001c98 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e0c2      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c98:	4b41      	ldr	r3, [pc, #260]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d1ee      	bne.n	8001c82 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ca4:	7dfb      	ldrb	r3, [r7, #23]
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d105      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001caa:	4b3d      	ldr	r3, [pc, #244]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cae:	4a3c      	ldr	r2, [pc, #240]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001cb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cb4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	699b      	ldr	r3, [r3, #24]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	f000 80ae 	beq.w	8001e1c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cc0:	4b37      	ldr	r3, [pc, #220]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	f003 030c 	and.w	r3, r3, #12
 8001cc8:	2b08      	cmp	r3, #8
 8001cca:	d06d      	beq.n	8001da8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d14b      	bne.n	8001d6c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cd4:	4b32      	ldr	r3, [pc, #200]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a31      	ldr	r2, [pc, #196]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001cda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001cde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce0:	f7ff fa4a 	bl	8001178 <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce8:	f7ff fa46 	bl	8001178 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e091      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cfa:	4b29      	ldr	r3, [pc, #164]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1f0      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	69da      	ldr	r2, [r3, #28]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6a1b      	ldr	r3, [r3, #32]
 8001d0e:	431a      	orrs	r2, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d14:	019b      	lsls	r3, r3, #6
 8001d16:	431a      	orrs	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d1c:	085b      	lsrs	r3, r3, #1
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	041b      	lsls	r3, r3, #16
 8001d22:	431a      	orrs	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d28:	061b      	lsls	r3, r3, #24
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d30:	071b      	lsls	r3, r3, #28
 8001d32:	491b      	ldr	r1, [pc, #108]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001d34:	4313      	orrs	r3, r2
 8001d36:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d38:	4b19      	ldr	r3, [pc, #100]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a18      	ldr	r2, [pc, #96]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001d3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d44:	f7ff fa18 	bl	8001178 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d4c:	f7ff fa14 	bl	8001178 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e05f      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d5e:	4b10      	ldr	r3, [pc, #64]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d0f0      	beq.n	8001d4c <HAL_RCC_OscConfig+0x47c>
 8001d6a:	e057      	b.n	8001e1c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d6c:	4b0c      	ldr	r3, [pc, #48]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a0b      	ldr	r2, [pc, #44]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001d72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d78:	f7ff f9fe 	bl	8001178 <HAL_GetTick>
 8001d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d80:	f7ff f9fa 	bl	8001178 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e045      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d92:	4b03      	ldr	r3, [pc, #12]	; (8001da0 <HAL_RCC_OscConfig+0x4d0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1f0      	bne.n	8001d80 <HAL_RCC_OscConfig+0x4b0>
 8001d9e:	e03d      	b.n	8001e1c <HAL_RCC_OscConfig+0x54c>
 8001da0:	40023800 	.word	0x40023800
 8001da4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001da8:	4b1f      	ldr	r3, [pc, #124]	; (8001e28 <HAL_RCC_OscConfig+0x558>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	699b      	ldr	r3, [r3, #24]
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d030      	beq.n	8001e18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d129      	bne.n	8001e18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d122      	bne.n	8001e18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dd2:	68fa      	ldr	r2, [r7, #12]
 8001dd4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001dd8:	4013      	ands	r3, r2
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001dde:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d119      	bne.n	8001e18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dee:	085b      	lsrs	r3, r3, #1
 8001df0:	3b01      	subs	r3, #1
 8001df2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d10f      	bne.n	8001e18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e02:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d107      	bne.n	8001e18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e12:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d001      	beq.n	8001e1c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e000      	b.n	8001e1e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3718      	adds	r7, #24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40023800 	.word	0x40023800

08001e2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d101      	bne.n	8001e44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e0d0      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e44:	4b6a      	ldr	r3, [pc, #424]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 030f 	and.w	r3, r3, #15
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d910      	bls.n	8001e74 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e52:	4b67      	ldr	r3, [pc, #412]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f023 020f 	bic.w	r2, r3, #15
 8001e5a:	4965      	ldr	r1, [pc, #404]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e62:	4b63      	ldr	r3, [pc, #396]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 030f 	and.w	r3, r3, #15
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d001      	beq.n	8001e74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e0b8      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0302 	and.w	r3, r3, #2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d020      	beq.n	8001ec2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0304 	and.w	r3, r3, #4
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d005      	beq.n	8001e98 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e8c:	4b59      	ldr	r3, [pc, #356]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	4a58      	ldr	r2, [pc, #352]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001e92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001e96:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0308 	and.w	r3, r3, #8
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d005      	beq.n	8001eb0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ea4:	4b53      	ldr	r3, [pc, #332]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	4a52      	ldr	r2, [pc, #328]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001eaa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001eae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001eb0:	4b50      	ldr	r3, [pc, #320]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	494d      	ldr	r1, [pc, #308]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d040      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d107      	bne.n	8001ee6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ed6:	4b47      	ldr	r3, [pc, #284]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d115      	bne.n	8001f0e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e07f      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d107      	bne.n	8001efe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eee:	4b41      	ldr	r3, [pc, #260]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d109      	bne.n	8001f0e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e073      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001efe:	4b3d      	ldr	r3, [pc, #244]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d101      	bne.n	8001f0e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e06b      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f0e:	4b39      	ldr	r3, [pc, #228]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f023 0203 	bic.w	r2, r3, #3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	4936      	ldr	r1, [pc, #216]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f20:	f7ff f92a 	bl	8001178 <HAL_GetTick>
 8001f24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f26:	e00a      	b.n	8001f3e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f28:	f7ff f926 	bl	8001178 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e053      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f3e:	4b2d      	ldr	r3, [pc, #180]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	f003 020c 	and.w	r2, r3, #12
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d1eb      	bne.n	8001f28 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f50:	4b27      	ldr	r3, [pc, #156]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 030f 	and.w	r3, r3, #15
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d210      	bcs.n	8001f80 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f5e:	4b24      	ldr	r3, [pc, #144]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f023 020f 	bic.w	r2, r3, #15
 8001f66:	4922      	ldr	r1, [pc, #136]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f6e:	4b20      	ldr	r3, [pc, #128]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 030f 	and.w	r3, r3, #15
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d001      	beq.n	8001f80 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e032      	b.n	8001fe6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0304 	and.w	r3, r3, #4
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d008      	beq.n	8001f9e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f8c:	4b19      	ldr	r3, [pc, #100]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	4916      	ldr	r1, [pc, #88]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0308 	and.w	r3, r3, #8
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d009      	beq.n	8001fbe <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001faa:	4b12      	ldr	r3, [pc, #72]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	691b      	ldr	r3, [r3, #16]
 8001fb6:	00db      	lsls	r3, r3, #3
 8001fb8:	490e      	ldr	r1, [pc, #56]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fbe:	f000 f821 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	091b      	lsrs	r3, r3, #4
 8001fca:	f003 030f 	and.w	r3, r3, #15
 8001fce:	490a      	ldr	r1, [pc, #40]	; (8001ff8 <HAL_RCC_ClockConfig+0x1cc>)
 8001fd0:	5ccb      	ldrb	r3, [r1, r3]
 8001fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd6:	4a09      	ldr	r2, [pc, #36]	; (8001ffc <HAL_RCC_ClockConfig+0x1d0>)
 8001fd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001fda:	4b09      	ldr	r3, [pc, #36]	; (8002000 <HAL_RCC_ClockConfig+0x1d4>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7ff f886 	bl	80010f0 <HAL_InitTick>

  return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3710      	adds	r7, #16
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40023c00 	.word	0x40023c00
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	0800594c 	.word	0x0800594c
 8001ffc:	20000024 	.word	0x20000024
 8002000:	20000028 	.word	0x20000028

08002004 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002004:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002008:	b094      	sub	sp, #80	; 0x50
 800200a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800200c:	2300      	movs	r3, #0
 800200e:	647b      	str	r3, [r7, #68]	; 0x44
 8002010:	2300      	movs	r3, #0
 8002012:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002014:	2300      	movs	r3, #0
 8002016:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8002018:	2300      	movs	r3, #0
 800201a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800201c:	4b79      	ldr	r3, [pc, #484]	; (8002204 <HAL_RCC_GetSysClockFreq+0x200>)
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f003 030c 	and.w	r3, r3, #12
 8002024:	2b08      	cmp	r3, #8
 8002026:	d00d      	beq.n	8002044 <HAL_RCC_GetSysClockFreq+0x40>
 8002028:	2b08      	cmp	r3, #8
 800202a:	f200 80e1 	bhi.w	80021f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800202e:	2b00      	cmp	r3, #0
 8002030:	d002      	beq.n	8002038 <HAL_RCC_GetSysClockFreq+0x34>
 8002032:	2b04      	cmp	r3, #4
 8002034:	d003      	beq.n	800203e <HAL_RCC_GetSysClockFreq+0x3a>
 8002036:	e0db      	b.n	80021f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002038:	4b73      	ldr	r3, [pc, #460]	; (8002208 <HAL_RCC_GetSysClockFreq+0x204>)
 800203a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800203c:	e0db      	b.n	80021f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800203e:	4b73      	ldr	r3, [pc, #460]	; (800220c <HAL_RCC_GetSysClockFreq+0x208>)
 8002040:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002042:	e0d8      	b.n	80021f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002044:	4b6f      	ldr	r3, [pc, #444]	; (8002204 <HAL_RCC_GetSysClockFreq+0x200>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800204c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800204e:	4b6d      	ldr	r3, [pc, #436]	; (8002204 <HAL_RCC_GetSysClockFreq+0x200>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d063      	beq.n	8002122 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800205a:	4b6a      	ldr	r3, [pc, #424]	; (8002204 <HAL_RCC_GetSysClockFreq+0x200>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	099b      	lsrs	r3, r3, #6
 8002060:	2200      	movs	r2, #0
 8002062:	63bb      	str	r3, [r7, #56]	; 0x38
 8002064:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002068:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800206c:	633b      	str	r3, [r7, #48]	; 0x30
 800206e:	2300      	movs	r3, #0
 8002070:	637b      	str	r3, [r7, #52]	; 0x34
 8002072:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002076:	4622      	mov	r2, r4
 8002078:	462b      	mov	r3, r5
 800207a:	f04f 0000 	mov.w	r0, #0
 800207e:	f04f 0100 	mov.w	r1, #0
 8002082:	0159      	lsls	r1, r3, #5
 8002084:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002088:	0150      	lsls	r0, r2, #5
 800208a:	4602      	mov	r2, r0
 800208c:	460b      	mov	r3, r1
 800208e:	4621      	mov	r1, r4
 8002090:	1a51      	subs	r1, r2, r1
 8002092:	6139      	str	r1, [r7, #16]
 8002094:	4629      	mov	r1, r5
 8002096:	eb63 0301 	sbc.w	r3, r3, r1
 800209a:	617b      	str	r3, [r7, #20]
 800209c:	f04f 0200 	mov.w	r2, #0
 80020a0:	f04f 0300 	mov.w	r3, #0
 80020a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80020a8:	4659      	mov	r1, fp
 80020aa:	018b      	lsls	r3, r1, #6
 80020ac:	4651      	mov	r1, sl
 80020ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020b2:	4651      	mov	r1, sl
 80020b4:	018a      	lsls	r2, r1, #6
 80020b6:	4651      	mov	r1, sl
 80020b8:	ebb2 0801 	subs.w	r8, r2, r1
 80020bc:	4659      	mov	r1, fp
 80020be:	eb63 0901 	sbc.w	r9, r3, r1
 80020c2:	f04f 0200 	mov.w	r2, #0
 80020c6:	f04f 0300 	mov.w	r3, #0
 80020ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020d6:	4690      	mov	r8, r2
 80020d8:	4699      	mov	r9, r3
 80020da:	4623      	mov	r3, r4
 80020dc:	eb18 0303 	adds.w	r3, r8, r3
 80020e0:	60bb      	str	r3, [r7, #8]
 80020e2:	462b      	mov	r3, r5
 80020e4:	eb49 0303 	adc.w	r3, r9, r3
 80020e8:	60fb      	str	r3, [r7, #12]
 80020ea:	f04f 0200 	mov.w	r2, #0
 80020ee:	f04f 0300 	mov.w	r3, #0
 80020f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80020f6:	4629      	mov	r1, r5
 80020f8:	024b      	lsls	r3, r1, #9
 80020fa:	4621      	mov	r1, r4
 80020fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002100:	4621      	mov	r1, r4
 8002102:	024a      	lsls	r2, r1, #9
 8002104:	4610      	mov	r0, r2
 8002106:	4619      	mov	r1, r3
 8002108:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800210a:	2200      	movs	r2, #0
 800210c:	62bb      	str	r3, [r7, #40]	; 0x28
 800210e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002110:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002114:	f7fe f8fc 	bl	8000310 <__aeabi_uldivmod>
 8002118:	4602      	mov	r2, r0
 800211a:	460b      	mov	r3, r1
 800211c:	4613      	mov	r3, r2
 800211e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002120:	e058      	b.n	80021d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002122:	4b38      	ldr	r3, [pc, #224]	; (8002204 <HAL_RCC_GetSysClockFreq+0x200>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	099b      	lsrs	r3, r3, #6
 8002128:	2200      	movs	r2, #0
 800212a:	4618      	mov	r0, r3
 800212c:	4611      	mov	r1, r2
 800212e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002132:	623b      	str	r3, [r7, #32]
 8002134:	2300      	movs	r3, #0
 8002136:	627b      	str	r3, [r7, #36]	; 0x24
 8002138:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800213c:	4642      	mov	r2, r8
 800213e:	464b      	mov	r3, r9
 8002140:	f04f 0000 	mov.w	r0, #0
 8002144:	f04f 0100 	mov.w	r1, #0
 8002148:	0159      	lsls	r1, r3, #5
 800214a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800214e:	0150      	lsls	r0, r2, #5
 8002150:	4602      	mov	r2, r0
 8002152:	460b      	mov	r3, r1
 8002154:	4641      	mov	r1, r8
 8002156:	ebb2 0a01 	subs.w	sl, r2, r1
 800215a:	4649      	mov	r1, r9
 800215c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002160:	f04f 0200 	mov.w	r2, #0
 8002164:	f04f 0300 	mov.w	r3, #0
 8002168:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800216c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002170:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002174:	ebb2 040a 	subs.w	r4, r2, sl
 8002178:	eb63 050b 	sbc.w	r5, r3, fp
 800217c:	f04f 0200 	mov.w	r2, #0
 8002180:	f04f 0300 	mov.w	r3, #0
 8002184:	00eb      	lsls	r3, r5, #3
 8002186:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800218a:	00e2      	lsls	r2, r4, #3
 800218c:	4614      	mov	r4, r2
 800218e:	461d      	mov	r5, r3
 8002190:	4643      	mov	r3, r8
 8002192:	18e3      	adds	r3, r4, r3
 8002194:	603b      	str	r3, [r7, #0]
 8002196:	464b      	mov	r3, r9
 8002198:	eb45 0303 	adc.w	r3, r5, r3
 800219c:	607b      	str	r3, [r7, #4]
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	f04f 0300 	mov.w	r3, #0
 80021a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021aa:	4629      	mov	r1, r5
 80021ac:	028b      	lsls	r3, r1, #10
 80021ae:	4621      	mov	r1, r4
 80021b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021b4:	4621      	mov	r1, r4
 80021b6:	028a      	lsls	r2, r1, #10
 80021b8:	4610      	mov	r0, r2
 80021ba:	4619      	mov	r1, r3
 80021bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021be:	2200      	movs	r2, #0
 80021c0:	61bb      	str	r3, [r7, #24]
 80021c2:	61fa      	str	r2, [r7, #28]
 80021c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021c8:	f7fe f8a2 	bl	8000310 <__aeabi_uldivmod>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	4613      	mov	r3, r2
 80021d2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80021d4:	4b0b      	ldr	r3, [pc, #44]	; (8002204 <HAL_RCC_GetSysClockFreq+0x200>)
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	0c1b      	lsrs	r3, r3, #16
 80021da:	f003 0303 	and.w	r3, r3, #3
 80021de:	3301      	adds	r3, #1
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80021e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80021e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80021e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80021ee:	e002      	b.n	80021f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80021f0:	4b05      	ldr	r3, [pc, #20]	; (8002208 <HAL_RCC_GetSysClockFreq+0x204>)
 80021f2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80021f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3750      	adds	r7, #80	; 0x50
 80021fc:	46bd      	mov	sp, r7
 80021fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002202:	bf00      	nop
 8002204:	40023800 	.word	0x40023800
 8002208:	00f42400 	.word	0x00f42400
 800220c:	007a1200 	.word	0x007a1200

08002210 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002214:	4b03      	ldr	r3, [pc, #12]	; (8002224 <HAL_RCC_GetHCLKFreq+0x14>)
 8002216:	681b      	ldr	r3, [r3, #0]
}
 8002218:	4618      	mov	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	20000024 	.word	0x20000024

08002228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800222c:	f7ff fff0 	bl	8002210 <HAL_RCC_GetHCLKFreq>
 8002230:	4602      	mov	r2, r0
 8002232:	4b05      	ldr	r3, [pc, #20]	; (8002248 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	0a9b      	lsrs	r3, r3, #10
 8002238:	f003 0307 	and.w	r3, r3, #7
 800223c:	4903      	ldr	r1, [pc, #12]	; (800224c <HAL_RCC_GetPCLK1Freq+0x24>)
 800223e:	5ccb      	ldrb	r3, [r1, r3]
 8002240:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002244:	4618      	mov	r0, r3
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40023800 	.word	0x40023800
 800224c:	0800595c 	.word	0x0800595c

08002250 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002254:	f7ff ffdc 	bl	8002210 <HAL_RCC_GetHCLKFreq>
 8002258:	4602      	mov	r2, r0
 800225a:	4b05      	ldr	r3, [pc, #20]	; (8002270 <HAL_RCC_GetPCLK2Freq+0x20>)
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	0b5b      	lsrs	r3, r3, #13
 8002260:	f003 0307 	and.w	r3, r3, #7
 8002264:	4903      	ldr	r1, [pc, #12]	; (8002274 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002266:	5ccb      	ldrb	r3, [r1, r3]
 8002268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800226c:	4618      	mov	r0, r3
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40023800 	.word	0x40023800
 8002274:	0800595c 	.word	0x0800595c

08002278 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b088      	sub	sp, #32
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002280:	2300      	movs	r3, #0
 8002282:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002288:	2300      	movs	r3, #0
 800228a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800228c:	2300      	movs	r3, #0
 800228e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002290:	2300      	movs	r3, #0
 8002292:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0301 	and.w	r3, r3, #1
 800229c:	2b00      	cmp	r3, #0
 800229e:	d012      	beq.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80022a0:	4b69      	ldr	r3, [pc, #420]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	4a68      	ldr	r2, [pc, #416]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022a6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80022aa:	6093      	str	r3, [r2, #8]
 80022ac:	4b66      	ldr	r3, [pc, #408]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022b4:	4964      	ldr	r1, [pc, #400]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022b6:	4313      	orrs	r3, r2
 80022b8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d101      	bne.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80022c2:	2301      	movs	r3, #1
 80022c4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d017      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80022d2:	4b5d      	ldr	r3, [pc, #372]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022d8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022e0:	4959      	ldr	r1, [pc, #356]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022f0:	d101      	bne.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80022f2:	2301      	movs	r3, #1
 80022f4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80022fe:	2301      	movs	r3, #1
 8002300:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d017      	beq.n	800233e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800230e:	4b4e      	ldr	r3, [pc, #312]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002310:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002314:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231c:	494a      	ldr	r1, [pc, #296]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800231e:	4313      	orrs	r3, r2
 8002320:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002328:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800232c:	d101      	bne.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800232e:	2301      	movs	r3, #1
 8002330:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800233a:	2301      	movs	r3, #1
 800233c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800234a:	2301      	movs	r3, #1
 800234c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0320 	and.w	r3, r3, #32
 8002356:	2b00      	cmp	r3, #0
 8002358:	f000 808b 	beq.w	8002472 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800235c:	4b3a      	ldr	r3, [pc, #232]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800235e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002360:	4a39      	ldr	r2, [pc, #228]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002362:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002366:	6413      	str	r3, [r2, #64]	; 0x40
 8002368:	4b37      	ldr	r3, [pc, #220]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800236a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002370:	60bb      	str	r3, [r7, #8]
 8002372:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002374:	4b35      	ldr	r3, [pc, #212]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a34      	ldr	r2, [pc, #208]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800237a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800237e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002380:	f7fe fefa 	bl	8001178 <HAL_GetTick>
 8002384:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002386:	e008      	b.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002388:	f7fe fef6 	bl	8001178 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b64      	cmp	r3, #100	; 0x64
 8002394:	d901      	bls.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e38f      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800239a:	4b2c      	ldr	r3, [pc, #176]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d0f0      	beq.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80023a6:	4b28      	ldr	r3, [pc, #160]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023ae:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d035      	beq.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d02e      	beq.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023c4:	4b20      	ldr	r3, [pc, #128]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023cc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80023ce:	4b1e      	ldr	r3, [pc, #120]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023d2:	4a1d      	ldr	r2, [pc, #116]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023d8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023da:	4b1b      	ldr	r3, [pc, #108]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023de:	4a1a      	ldr	r2, [pc, #104]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023e4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80023e6:	4a18      	ldr	r2, [pc, #96]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80023ec:	4b16      	ldr	r3, [pc, #88]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023f0:	f003 0301 	and.w	r3, r3, #1
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d114      	bne.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f8:	f7fe febe 	bl	8001178 <HAL_GetTick>
 80023fc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023fe:	e00a      	b.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002400:	f7fe feba 	bl	8001178 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	f241 3288 	movw	r2, #5000	; 0x1388
 800240e:	4293      	cmp	r3, r2
 8002410:	d901      	bls.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e351      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002416:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d0ee      	beq.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002426:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800242a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800242e:	d111      	bne.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002430:	4b05      	ldr	r3, [pc, #20]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800243c:	4b04      	ldr	r3, [pc, #16]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800243e:	400b      	ands	r3, r1
 8002440:	4901      	ldr	r1, [pc, #4]	; (8002448 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002442:	4313      	orrs	r3, r2
 8002444:	608b      	str	r3, [r1, #8]
 8002446:	e00b      	b.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002448:	40023800 	.word	0x40023800
 800244c:	40007000 	.word	0x40007000
 8002450:	0ffffcff 	.word	0x0ffffcff
 8002454:	4bac      	ldr	r3, [pc, #688]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	4aab      	ldr	r2, [pc, #684]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800245a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800245e:	6093      	str	r3, [r2, #8]
 8002460:	4ba9      	ldr	r3, [pc, #676]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002462:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002468:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800246c:	49a6      	ldr	r1, [pc, #664]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800246e:	4313      	orrs	r3, r2
 8002470:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0310 	and.w	r3, r3, #16
 800247a:	2b00      	cmp	r3, #0
 800247c:	d010      	beq.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800247e:	4ba2      	ldr	r3, [pc, #648]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002480:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002484:	4aa0      	ldr	r2, [pc, #640]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002486:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800248a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800248e:	4b9e      	ldr	r3, [pc, #632]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002490:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002498:	499b      	ldr	r1, [pc, #620]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800249a:	4313      	orrs	r3, r2
 800249c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d00a      	beq.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024ac:	4b96      	ldr	r3, [pc, #600]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024b2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80024ba:	4993      	ldr	r1, [pc, #588]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d00a      	beq.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024ce:	4b8e      	ldr	r3, [pc, #568]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024d4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80024dc:	498a      	ldr	r1, [pc, #552]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d00a      	beq.n	8002506 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024f0:	4b85      	ldr	r3, [pc, #532]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80024f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024f6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024fe:	4982      	ldr	r1, [pc, #520]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002500:	4313      	orrs	r3, r2
 8002502:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d00a      	beq.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002512:	4b7d      	ldr	r3, [pc, #500]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002518:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002520:	4979      	ldr	r1, [pc, #484]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002522:	4313      	orrs	r3, r2
 8002524:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002530:	2b00      	cmp	r3, #0
 8002532:	d00a      	beq.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002534:	4b74      	ldr	r3, [pc, #464]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002536:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800253a:	f023 0203 	bic.w	r2, r3, #3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002542:	4971      	ldr	r1, [pc, #452]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002544:	4313      	orrs	r3, r2
 8002546:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002552:	2b00      	cmp	r3, #0
 8002554:	d00a      	beq.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002556:	4b6c      	ldr	r3, [pc, #432]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002558:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800255c:	f023 020c 	bic.w	r2, r3, #12
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002564:	4968      	ldr	r1, [pc, #416]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002566:	4313      	orrs	r3, r2
 8002568:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002574:	2b00      	cmp	r3, #0
 8002576:	d00a      	beq.n	800258e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002578:	4b63      	ldr	r3, [pc, #396]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800257a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800257e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002586:	4960      	ldr	r1, [pc, #384]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002588:	4313      	orrs	r3, r2
 800258a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00a      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800259a:	4b5b      	ldr	r3, [pc, #364]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800259c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025a0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025a8:	4957      	ldr	r1, [pc, #348]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d00a      	beq.n	80025d2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80025bc:	4b52      	ldr	r3, [pc, #328]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ca:	494f      	ldr	r1, [pc, #316]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d00a      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80025de:	4b4a      	ldr	r3, [pc, #296]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025e4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ec:	4946      	ldr	r1, [pc, #280]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025ee:	4313      	orrs	r3, r2
 80025f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d00a      	beq.n	8002616 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002600:	4b41      	ldr	r3, [pc, #260]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002602:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002606:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800260e:	493e      	ldr	r1, [pc, #248]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002610:	4313      	orrs	r3, r2
 8002612:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d00a      	beq.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002622:	4b39      	ldr	r3, [pc, #228]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002624:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002628:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002630:	4935      	ldr	r1, [pc, #212]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002632:	4313      	orrs	r3, r2
 8002634:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00a      	beq.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002644:	4b30      	ldr	r3, [pc, #192]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800264a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002652:	492d      	ldr	r1, [pc, #180]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002654:	4313      	orrs	r3, r2
 8002656:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d011      	beq.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002666:	4b28      	ldr	r3, [pc, #160]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800266c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002674:	4924      	ldr	r1, [pc, #144]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002676:	4313      	orrs	r3, r2
 8002678:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002680:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002684:	d101      	bne.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002686:	2301      	movs	r3, #1
 8002688:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0308 	and.w	r3, r3, #8
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002696:	2301      	movs	r3, #1
 8002698:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00a      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026a6:	4b18      	ldr	r3, [pc, #96]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ac:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026b4:	4914      	ldr	r1, [pc, #80]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00b      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80026c8:	4b0f      	ldr	r3, [pc, #60]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ce:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026d8:	490b      	ldr	r1, [pc, #44]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d00f      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80026ec:	4b06      	ldr	r3, [pc, #24]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026f2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026fc:	4902      	ldr	r1, [pc, #8]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026fe:	4313      	orrs	r3, r2
 8002700:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002704:	e002      	b.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002706:	bf00      	nop
 8002708:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00b      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002718:	4b8a      	ldr	r3, [pc, #552]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800271a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800271e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002728:	4986      	ldr	r1, [pc, #536]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800272a:	4313      	orrs	r3, r2
 800272c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00b      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800273c:	4b81      	ldr	r3, [pc, #516]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800273e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002742:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800274c:	497d      	ldr	r1, [pc, #500]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800274e:	4313      	orrs	r3, r2
 8002750:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d006      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002762:	2b00      	cmp	r3, #0
 8002764:	f000 80d6 	beq.w	8002914 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002768:	4b76      	ldr	r3, [pc, #472]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a75      	ldr	r2, [pc, #468]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800276e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002772:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002774:	f7fe fd00 	bl	8001178 <HAL_GetTick>
 8002778:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800277a:	e008      	b.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800277c:	f7fe fcfc 	bl	8001178 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b64      	cmp	r3, #100	; 0x64
 8002788:	d901      	bls.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e195      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800278e:	4b6d      	ldr	r3, [pc, #436]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1f0      	bne.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d021      	beq.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x572>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d11d      	bne.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80027ae:	4b65      	ldr	r3, [pc, #404]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027b4:	0c1b      	lsrs	r3, r3, #16
 80027b6:	f003 0303 	and.w	r3, r3, #3
 80027ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80027bc:	4b61      	ldr	r3, [pc, #388]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027c2:	0e1b      	lsrs	r3, r3, #24
 80027c4:	f003 030f 	and.w	r3, r3, #15
 80027c8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	019a      	lsls	r2, r3, #6
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	041b      	lsls	r3, r3, #16
 80027d4:	431a      	orrs	r2, r3
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	061b      	lsls	r3, r3, #24
 80027da:	431a      	orrs	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	071b      	lsls	r3, r3, #28
 80027e2:	4958      	ldr	r1, [pc, #352]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d004      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80027fe:	d00a      	beq.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002808:	2b00      	cmp	r3, #0
 800280a:	d02e      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002810:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002814:	d129      	bne.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002816:	4b4b      	ldr	r3, [pc, #300]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002818:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800281c:	0c1b      	lsrs	r3, r3, #16
 800281e:	f003 0303 	and.w	r3, r3, #3
 8002822:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002824:	4b47      	ldr	r3, [pc, #284]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002826:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800282a:	0f1b      	lsrs	r3, r3, #28
 800282c:	f003 0307 	and.w	r3, r3, #7
 8002830:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	019a      	lsls	r2, r3, #6
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	041b      	lsls	r3, r3, #16
 800283c:	431a      	orrs	r2, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	061b      	lsls	r3, r3, #24
 8002844:	431a      	orrs	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	071b      	lsls	r3, r3, #28
 800284a:	493e      	ldr	r1, [pc, #248]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800284c:	4313      	orrs	r3, r2
 800284e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002852:	4b3c      	ldr	r3, [pc, #240]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002854:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002858:	f023 021f 	bic.w	r2, r3, #31
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002860:	3b01      	subs	r3, #1
 8002862:	4938      	ldr	r1, [pc, #224]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002864:	4313      	orrs	r3, r2
 8002866:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d01d      	beq.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002876:	4b33      	ldr	r3, [pc, #204]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002878:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800287c:	0e1b      	lsrs	r3, r3, #24
 800287e:	f003 030f 	and.w	r3, r3, #15
 8002882:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002884:	4b2f      	ldr	r3, [pc, #188]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002886:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800288a:	0f1b      	lsrs	r3, r3, #28
 800288c:	f003 0307 	and.w	r3, r3, #7
 8002890:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	019a      	lsls	r2, r3, #6
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	691b      	ldr	r3, [r3, #16]
 800289c:	041b      	lsls	r3, r3, #16
 800289e:	431a      	orrs	r2, r3
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	061b      	lsls	r3, r3, #24
 80028a4:	431a      	orrs	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	071b      	lsls	r3, r3, #28
 80028aa:	4926      	ldr	r1, [pc, #152]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d011      	beq.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	019a      	lsls	r2, r3, #6
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	691b      	ldr	r3, [r3, #16]
 80028c8:	041b      	lsls	r3, r3, #16
 80028ca:	431a      	orrs	r2, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	061b      	lsls	r3, r3, #24
 80028d2:	431a      	orrs	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	071b      	lsls	r3, r3, #28
 80028da:	491a      	ldr	r1, [pc, #104]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80028e2:	4b18      	ldr	r3, [pc, #96]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a17      	ldr	r2, [pc, #92]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80028ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028ee:	f7fe fc43 	bl	8001178 <HAL_GetTick>
 80028f2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80028f4:	e008      	b.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80028f6:	f7fe fc3f 	bl	8001178 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	2b64      	cmp	r3, #100	; 0x64
 8002902:	d901      	bls.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e0d8      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002908:	4b0e      	ldr	r3, [pc, #56]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d0f0      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	2b01      	cmp	r3, #1
 8002918:	f040 80ce 	bne.w	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800291c:	4b09      	ldr	r3, [pc, #36]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a08      	ldr	r2, [pc, #32]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002922:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002926:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002928:	f7fe fc26 	bl	8001178 <HAL_GetTick>
 800292c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800292e:	e00b      	b.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002930:	f7fe fc22 	bl	8001178 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b64      	cmp	r3, #100	; 0x64
 800293c:	d904      	bls.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e0bb      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002942:	bf00      	nop
 8002944:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002948:	4b5e      	ldr	r3, [pc, #376]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002950:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002954:	d0ec      	beq.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d003      	beq.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002966:	2b00      	cmp	r3, #0
 8002968:	d009      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002972:	2b00      	cmp	r3, #0
 8002974:	d02e      	beq.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297a:	2b00      	cmp	r3, #0
 800297c:	d12a      	bne.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800297e:	4b51      	ldr	r3, [pc, #324]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002980:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002984:	0c1b      	lsrs	r3, r3, #16
 8002986:	f003 0303 	and.w	r3, r3, #3
 800298a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800298c:	4b4d      	ldr	r3, [pc, #308]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800298e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002992:	0f1b      	lsrs	r3, r3, #28
 8002994:	f003 0307 	and.w	r3, r3, #7
 8002998:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	019a      	lsls	r2, r3, #6
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	041b      	lsls	r3, r3, #16
 80029a4:	431a      	orrs	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	061b      	lsls	r3, r3, #24
 80029ac:	431a      	orrs	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	071b      	lsls	r3, r3, #28
 80029b2:	4944      	ldr	r1, [pc, #272]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80029ba:	4b42      	ldr	r3, [pc, #264]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80029bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80029c0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c8:	3b01      	subs	r3, #1
 80029ca:	021b      	lsls	r3, r3, #8
 80029cc:	493d      	ldr	r1, [pc, #244]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d022      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80029e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029e8:	d11d      	bne.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80029ea:	4b36      	ldr	r3, [pc, #216]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80029ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029f0:	0e1b      	lsrs	r3, r3, #24
 80029f2:	f003 030f 	and.w	r3, r3, #15
 80029f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80029f8:	4b32      	ldr	r3, [pc, #200]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80029fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029fe:	0f1b      	lsrs	r3, r3, #28
 8002a00:	f003 0307 	and.w	r3, r3, #7
 8002a04:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	019a      	lsls	r2, r3, #6
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	041b      	lsls	r3, r3, #16
 8002a12:	431a      	orrs	r2, r3
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	061b      	lsls	r3, r3, #24
 8002a18:	431a      	orrs	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	071b      	lsls	r3, r3, #28
 8002a1e:	4929      	ldr	r1, [pc, #164]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0308 	and.w	r3, r3, #8
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d028      	beq.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002a32:	4b24      	ldr	r3, [pc, #144]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a38:	0e1b      	lsrs	r3, r3, #24
 8002a3a:	f003 030f 	and.w	r3, r3, #15
 8002a3e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002a40:	4b20      	ldr	r3, [pc, #128]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a46:	0c1b      	lsrs	r3, r3, #16
 8002a48:	f003 0303 	and.w	r3, r3, #3
 8002a4c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	019a      	lsls	r2, r3, #6
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	041b      	lsls	r3, r3, #16
 8002a58:	431a      	orrs	r2, r3
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	061b      	lsls	r3, r3, #24
 8002a5e:	431a      	orrs	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	69db      	ldr	r3, [r3, #28]
 8002a64:	071b      	lsls	r3, r3, #28
 8002a66:	4917      	ldr	r1, [pc, #92]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002a6e:	4b15      	ldr	r3, [pc, #84]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7c:	4911      	ldr	r1, [pc, #68]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002a84:	4b0f      	ldr	r3, [pc, #60]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a0e      	ldr	r2, [pc, #56]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a90:	f7fe fb72 	bl	8001178 <HAL_GetTick>
 8002a94:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002a96:	e008      	b.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002a98:	f7fe fb6e 	bl	8001178 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b64      	cmp	r3, #100	; 0x64
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e007      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002aaa:	4b06      	ldr	r3, [pc, #24]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ab2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ab6:	d1ef      	bne.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3720      	adds	r7, #32
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40023800 	.word	0x40023800

08002ac8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e040      	b.n	8002b5c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d106      	bne.n	8002af0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f7fe f956 	bl	8000d9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2224      	movs	r2, #36	; 0x24
 8002af4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f022 0201 	bic.w	r2, r2, #1
 8002b04:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d002      	beq.n	8002b14 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 fe86 	bl	8003820 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f000 fc1f 	bl	8003358 <UART_SetConfig>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d101      	bne.n	8002b24 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e01b      	b.n	8002b5c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	689a      	ldr	r2, [r3, #8]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f042 0201 	orr.w	r2, r2, #1
 8002b52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f000 ff05 	bl	8003964 <UART_CheckIdleState>
 8002b5a:	4603      	mov	r3, r0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b08a      	sub	sp, #40	; 0x28
 8002b68:	af02      	add	r7, sp, #8
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	603b      	str	r3, [r7, #0]
 8002b70:	4613      	mov	r3, r2
 8002b72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b78:	2b20      	cmp	r3, #32
 8002b7a:	d177      	bne.n	8002c6c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d002      	beq.n	8002b88 <HAL_UART_Transmit+0x24>
 8002b82:	88fb      	ldrh	r3, [r7, #6]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d101      	bne.n	8002b8c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e070      	b.n	8002c6e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2221      	movs	r2, #33	; 0x21
 8002b98:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b9a:	f7fe faed 	bl	8001178 <HAL_GetTick>
 8002b9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	88fa      	ldrh	r2, [r7, #6]
 8002ba4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	88fa      	ldrh	r2, [r7, #6]
 8002bac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bb8:	d108      	bne.n	8002bcc <HAL_UART_Transmit+0x68>
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	691b      	ldr	r3, [r3, #16]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d104      	bne.n	8002bcc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	61bb      	str	r3, [r7, #24]
 8002bca:	e003      	b.n	8002bd4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002bd4:	e02f      	b.n	8002c36 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	9300      	str	r3, [sp, #0]
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	2180      	movs	r1, #128	; 0x80
 8002be0:	68f8      	ldr	r0, [r7, #12]
 8002be2:	f000 ff67 	bl	8003ab4 <UART_WaitOnFlagUntilTimeout>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d004      	beq.n	8002bf6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2220      	movs	r2, #32
 8002bf0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e03b      	b.n	8002c6e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d10b      	bne.n	8002c14 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	881b      	ldrh	r3, [r3, #0]
 8002c00:	461a      	mov	r2, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c0a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	3302      	adds	r3, #2
 8002c10:	61bb      	str	r3, [r7, #24]
 8002c12:	e007      	b.n	8002c24 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	781a      	ldrb	r2, [r3, #0]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	3301      	adds	r3, #1
 8002c22:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1c9      	bne.n	8002bd6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	9300      	str	r3, [sp, #0]
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	2140      	movs	r1, #64	; 0x40
 8002c4c:	68f8      	ldr	r0, [r7, #12]
 8002c4e:	f000 ff31 	bl	8003ab4 <UART_WaitOnFlagUntilTimeout>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d004      	beq.n	8002c62 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2220      	movs	r2, #32
 8002c5c:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e005      	b.n	8002c6e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2220      	movs	r2, #32
 8002c66:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	e000      	b.n	8002c6e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002c6c:	2302      	movs	r3, #2
  }
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3720      	adds	r7, #32
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b08a      	sub	sp, #40	; 0x28
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	60f8      	str	r0, [r7, #12]
 8002c7e:	60b9      	str	r1, [r7, #8]
 8002c80:	4613      	mov	r3, r2
 8002c82:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c8a:	2b20      	cmp	r3, #32
 8002c8c:	d132      	bne.n	8002cf4 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d002      	beq.n	8002c9a <HAL_UART_Receive_IT+0x24>
 8002c94:	88fb      	ldrh	r3, [r7, #6]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e02b      	b.n	8002cf6 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d018      	beq.n	8002ce4 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	e853 3f00 	ldrex	r3, [r3]
 8002cbe:	613b      	str	r3, [r7, #16]
   return(result);
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002cc6:	627b      	str	r3, [r7, #36]	; 0x24
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	461a      	mov	r2, r3
 8002cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd0:	623b      	str	r3, [r7, #32]
 8002cd2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cd4:	69f9      	ldr	r1, [r7, #28]
 8002cd6:	6a3a      	ldr	r2, [r7, #32]
 8002cd8:	e841 2300 	strex	r3, r2, [r1]
 8002cdc:	61bb      	str	r3, [r7, #24]
   return(result);
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1e6      	bne.n	8002cb2 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002ce4:	88fb      	ldrh	r3, [r7, #6]
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	68b9      	ldr	r1, [r7, #8]
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f000 ff50 	bl	8003b90 <UART_Start_Receive_IT>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	e000      	b.n	8002cf6 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8002cf4:	2302      	movs	r3, #2
  }
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3728      	adds	r7, #40	; 0x28
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
	...

08002d00 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b0ba      	sub	sp, #232	; 0xe8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002d26:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002d2a:	f640 030f 	movw	r3, #2063	; 0x80f
 8002d2e:	4013      	ands	r3, r2
 8002d30:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002d34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d115      	bne.n	8002d68 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d40:	f003 0320 	and.w	r3, r3, #32
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d00f      	beq.n	8002d68 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d4c:	f003 0320 	and.w	r3, r3, #32
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d009      	beq.n	8002d68 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f000 82c6 	beq.w	80032ea <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	4798      	blx	r3
      }
      return;
 8002d66:	e2c0      	b.n	80032ea <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002d68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f000 8117 	beq.w	8002fa0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002d72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d106      	bne.n	8002d8c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002d7e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002d82:	4b85      	ldr	r3, [pc, #532]	; (8002f98 <HAL_UART_IRQHandler+0x298>)
 8002d84:	4013      	ands	r3, r2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f000 810a 	beq.w	8002fa0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002d8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d90:	f003 0301 	and.w	r3, r3, #1
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d011      	beq.n	8002dbc <HAL_UART_IRQHandler+0xbc>
 8002d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00b      	beq.n	8002dbc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2201      	movs	r2, #1
 8002daa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002db2:	f043 0201 	orr.w	r2, r3, #1
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002dbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d011      	beq.n	8002dec <HAL_UART_IRQHandler+0xec>
 8002dc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002dcc:	f003 0301 	and.w	r3, r3, #1
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d00b      	beq.n	8002dec <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2202      	movs	r2, #2
 8002dda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002de2:	f043 0204 	orr.w	r2, r3, #4
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002df0:	f003 0304 	and.w	r3, r3, #4
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d011      	beq.n	8002e1c <HAL_UART_IRQHandler+0x11c>
 8002df8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00b      	beq.n	8002e1c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2204      	movs	r2, #4
 8002e0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e12:	f043 0202 	orr.w	r2, r3, #2
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002e1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e20:	f003 0308 	and.w	r3, r3, #8
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d017      	beq.n	8002e58 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002e28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e2c:	f003 0320 	and.w	r3, r3, #32
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d105      	bne.n	8002e40 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002e34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002e38:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00b      	beq.n	8002e58 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2208      	movs	r2, #8
 8002e46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e4e:	f043 0208 	orr.w	r2, r3, #8
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002e58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d012      	beq.n	8002e8a <HAL_UART_IRQHandler+0x18a>
 8002e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e68:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00c      	beq.n	8002e8a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e80:	f043 0220 	orr.w	r2, r3, #32
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	f000 822c 	beq.w	80032ee <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e9a:	f003 0320 	and.w	r3, r3, #32
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00d      	beq.n	8002ebe <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002ea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ea6:	f003 0320 	and.w	r3, r3, #32
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d007      	beq.n	8002ebe <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d003      	beq.n	8002ebe <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ec4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ed2:	2b40      	cmp	r3, #64	; 0x40
 8002ed4:	d005      	beq.n	8002ee2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002ed6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002eda:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d04f      	beq.n	8002f82 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 ff1a 	bl	8003d1c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ef2:	2b40      	cmp	r3, #64	; 0x40
 8002ef4:	d141      	bne.n	8002f7a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	3308      	adds	r3, #8
 8002efc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002f04:	e853 3f00 	ldrex	r3, [r3]
 8002f08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002f0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002f10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f14:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	3308      	adds	r3, #8
 8002f1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002f22:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002f26:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002f2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002f32:	e841 2300 	strex	r3, r2, [r1]
 8002f36:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002f3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1d9      	bne.n	8002ef6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d013      	beq.n	8002f72 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f4e:	4a13      	ldr	r2, [pc, #76]	; (8002f9c <HAL_UART_IRQHandler+0x29c>)
 8002f50:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fe fa9b 	bl	8001492 <HAL_DMA_Abort_IT>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d017      	beq.n	8002f92 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002f6c:	4610      	mov	r0, r2
 8002f6e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f70:	e00f      	b.n	8002f92 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f000 f9d0 	bl	8003318 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f78:	e00b      	b.n	8002f92 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f000 f9cc 	bl	8003318 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f80:	e007      	b.n	8002f92 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 f9c8 	bl	8003318 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8002f90:	e1ad      	b.n	80032ee <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f92:	bf00      	nop
    return;
 8002f94:	e1ab      	b.n	80032ee <HAL_UART_IRQHandler+0x5ee>
 8002f96:	bf00      	nop
 8002f98:	04000120 	.word	0x04000120
 8002f9c:	08003de5 	.word	0x08003de5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	f040 8166 	bne.w	8003276 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fae:	f003 0310 	and.w	r3, r3, #16
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f000 815f 	beq.w	8003276 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002fbc:	f003 0310 	and.w	r3, r3, #16
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f000 8158 	beq.w	8003276 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2210      	movs	r2, #16
 8002fcc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fd8:	2b40      	cmp	r3, #64	; 0x40
 8002fda:	f040 80d0 	bne.w	800317e <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002fea:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	f000 80ab 	beq.w	800314a <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8002ffa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002ffe:	429a      	cmp	r2, r3
 8003000:	f080 80a3 	bcs.w	800314a <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800300a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003012:	69db      	ldr	r3, [r3, #28]
 8003014:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003018:	f000 8086 	beq.w	8003128 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003024:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003028:	e853 3f00 	ldrex	r3, [r3]
 800302c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003030:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003034:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003038:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	461a      	mov	r2, r3
 8003042:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003046:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800304a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800304e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003052:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003056:	e841 2300 	strex	r3, r2, [r1]
 800305a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800305e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1da      	bne.n	800301c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	3308      	adds	r3, #8
 800306c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800306e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003070:	e853 3f00 	ldrex	r3, [r3]
 8003074:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003076:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003078:	f023 0301 	bic.w	r3, r3, #1
 800307c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	3308      	adds	r3, #8
 8003086:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800308a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800308e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003090:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003092:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003096:	e841 2300 	strex	r3, r2, [r1]
 800309a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800309c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1e1      	bne.n	8003066 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	3308      	adds	r3, #8
 80030a8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80030ac:	e853 3f00 	ldrex	r3, [r3]
 80030b0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80030b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80030b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	3308      	adds	r3, #8
 80030c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80030c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80030c8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80030cc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80030ce:	e841 2300 	strex	r3, r2, [r1]
 80030d2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80030d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1e3      	bne.n	80030a2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2220      	movs	r2, #32
 80030de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030f0:	e853 3f00 	ldrex	r3, [r3]
 80030f4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80030f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030f8:	f023 0310 	bic.w	r3, r3, #16
 80030fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	461a      	mov	r2, r3
 8003106:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800310a:	65bb      	str	r3, [r7, #88]	; 0x58
 800310c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800310e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003110:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003112:	e841 2300 	strex	r3, r2, [r1]
 8003116:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003118:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1e4      	bne.n	80030e8 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003122:	4618      	mov	r0, r3
 8003124:	f7fe f945 	bl	80013b2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2202      	movs	r2, #2
 800312c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800313a:	b29b      	uxth	r3, r3
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	b29b      	uxth	r3, r3
 8003140:	4619      	mov	r1, r3
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f8f2 	bl	800332c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003148:	e0d3      	b.n	80032f2 <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003150:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003154:	429a      	cmp	r2, r3
 8003156:	f040 80cc 	bne.w	80032f2 <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800315e:	69db      	ldr	r3, [r3, #28]
 8003160:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003164:	f040 80c5 	bne.w	80032f2 <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	665a      	str	r2, [r3, #100]	; 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003174:	4619      	mov	r1, r3
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f000 f8d8 	bl	800332c <HAL_UARTEx_RxEventCallback>
      return;
 800317c:	e0b9      	b.n	80032f2 <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800318a:	b29b      	uxth	r3, r3
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003198:	b29b      	uxth	r3, r3
 800319a:	2b00      	cmp	r3, #0
 800319c:	f000 80ab 	beq.w	80032f6 <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 80031a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	f000 80a6 	beq.w	80032f6 <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031b2:	e853 3f00 	ldrex	r3, [r3]
 80031b6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80031b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80031be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	461a      	mov	r2, r3
 80031c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80031cc:	647b      	str	r3, [r7, #68]	; 0x44
 80031ce:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80031d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80031d4:	e841 2300 	strex	r3, r2, [r1]
 80031d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80031da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1e4      	bne.n	80031aa <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	3308      	adds	r3, #8
 80031e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ea:	e853 3f00 	ldrex	r3, [r3]
 80031ee:	623b      	str	r3, [r7, #32]
   return(result);
 80031f0:	6a3b      	ldr	r3, [r7, #32]
 80031f2:	f023 0301 	bic.w	r3, r3, #1
 80031f6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	3308      	adds	r3, #8
 8003200:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003204:	633a      	str	r2, [r7, #48]	; 0x30
 8003206:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003208:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800320a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800320c:	e841 2300 	strex	r3, r2, [r1]
 8003210:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1e3      	bne.n	80031e0 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2220      	movs	r2, #32
 800321c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	e853 3f00 	ldrex	r3, [r3]
 8003238:	60fb      	str	r3, [r7, #12]
   return(result);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f023 0310 	bic.w	r3, r3, #16
 8003240:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	461a      	mov	r2, r3
 800324a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800324e:	61fb      	str	r3, [r7, #28]
 8003250:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003252:	69b9      	ldr	r1, [r7, #24]
 8003254:	69fa      	ldr	r2, [r7, #28]
 8003256:	e841 2300 	strex	r3, r2, [r1]
 800325a:	617b      	str	r3, [r7, #20]
   return(result);
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1e4      	bne.n	800322c <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2202      	movs	r2, #2
 8003266:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003268:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800326c:	4619      	mov	r1, r3
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 f85c 	bl	800332c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003274:	e03f      	b.n	80032f6 <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800327a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00e      	beq.n	80032a0 <HAL_UART_IRQHandler+0x5a0>
 8003282:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003286:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d008      	beq.n	80032a0 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003296:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f000 f853 	bl	8003344 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800329e:	e02d      	b.n	80032fc <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80032a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00e      	beq.n	80032ca <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80032ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d008      	beq.n	80032ca <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d01c      	beq.n	80032fa <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	4798      	blx	r3
    }
    return;
 80032c8:	e017      	b.n	80032fa <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80032ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d012      	beq.n	80032fc <HAL_UART_IRQHandler+0x5fc>
 80032d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00c      	beq.n	80032fc <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 fd90 	bl	8003e08 <UART_EndTransmit_IT>
    return;
 80032e8:	e008      	b.n	80032fc <HAL_UART_IRQHandler+0x5fc>
      return;
 80032ea:	bf00      	nop
 80032ec:	e006      	b.n	80032fc <HAL_UART_IRQHandler+0x5fc>
    return;
 80032ee:	bf00      	nop
 80032f0:	e004      	b.n	80032fc <HAL_UART_IRQHandler+0x5fc>
      return;
 80032f2:	bf00      	nop
 80032f4:	e002      	b.n	80032fc <HAL_UART_IRQHandler+0x5fc>
      return;
 80032f6:	bf00      	nop
 80032f8:	e000      	b.n	80032fc <HAL_UART_IRQHandler+0x5fc>
    return;
 80032fa:	bf00      	nop
  }

}
 80032fc:	37e8      	adds	r7, #232	; 0xe8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop

08003304 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003320:	bf00      	nop
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	460b      	mov	r3, r1
 8003336:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b088      	sub	sp, #32
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003360:	2300      	movs	r3, #0
 8003362:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	431a      	orrs	r2, r3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	431a      	orrs	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	69db      	ldr	r3, [r3, #28]
 8003378:	4313      	orrs	r3, r2
 800337a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	4ba6      	ldr	r3, [pc, #664]	; (800361c <UART_SetConfig+0x2c4>)
 8003384:	4013      	ands	r3, r2
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	6812      	ldr	r2, [r2, #0]
 800338a:	6979      	ldr	r1, [r7, #20]
 800338c:	430b      	orrs	r3, r1
 800338e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	68da      	ldr	r2, [r3, #12]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a1b      	ldr	r3, [r3, #32]
 80033b0:	697a      	ldr	r2, [r7, #20]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a94      	ldr	r2, [pc, #592]	; (8003620 <UART_SetConfig+0x2c8>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d120      	bne.n	8003416 <UART_SetConfig+0xbe>
 80033d4:	4b93      	ldr	r3, [pc, #588]	; (8003624 <UART_SetConfig+0x2cc>)
 80033d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033da:	f003 0303 	and.w	r3, r3, #3
 80033de:	2b03      	cmp	r3, #3
 80033e0:	d816      	bhi.n	8003410 <UART_SetConfig+0xb8>
 80033e2:	a201      	add	r2, pc, #4	; (adr r2, 80033e8 <UART_SetConfig+0x90>)
 80033e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033e8:	080033f9 	.word	0x080033f9
 80033ec:	08003405 	.word	0x08003405
 80033f0:	080033ff 	.word	0x080033ff
 80033f4:	0800340b 	.word	0x0800340b
 80033f8:	2301      	movs	r3, #1
 80033fa:	77fb      	strb	r3, [r7, #31]
 80033fc:	e150      	b.n	80036a0 <UART_SetConfig+0x348>
 80033fe:	2302      	movs	r3, #2
 8003400:	77fb      	strb	r3, [r7, #31]
 8003402:	e14d      	b.n	80036a0 <UART_SetConfig+0x348>
 8003404:	2304      	movs	r3, #4
 8003406:	77fb      	strb	r3, [r7, #31]
 8003408:	e14a      	b.n	80036a0 <UART_SetConfig+0x348>
 800340a:	2308      	movs	r3, #8
 800340c:	77fb      	strb	r3, [r7, #31]
 800340e:	e147      	b.n	80036a0 <UART_SetConfig+0x348>
 8003410:	2310      	movs	r3, #16
 8003412:	77fb      	strb	r3, [r7, #31]
 8003414:	e144      	b.n	80036a0 <UART_SetConfig+0x348>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a83      	ldr	r2, [pc, #524]	; (8003628 <UART_SetConfig+0x2d0>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d132      	bne.n	8003486 <UART_SetConfig+0x12e>
 8003420:	4b80      	ldr	r3, [pc, #512]	; (8003624 <UART_SetConfig+0x2cc>)
 8003422:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003426:	f003 030c 	and.w	r3, r3, #12
 800342a:	2b0c      	cmp	r3, #12
 800342c:	d828      	bhi.n	8003480 <UART_SetConfig+0x128>
 800342e:	a201      	add	r2, pc, #4	; (adr r2, 8003434 <UART_SetConfig+0xdc>)
 8003430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003434:	08003469 	.word	0x08003469
 8003438:	08003481 	.word	0x08003481
 800343c:	08003481 	.word	0x08003481
 8003440:	08003481 	.word	0x08003481
 8003444:	08003475 	.word	0x08003475
 8003448:	08003481 	.word	0x08003481
 800344c:	08003481 	.word	0x08003481
 8003450:	08003481 	.word	0x08003481
 8003454:	0800346f 	.word	0x0800346f
 8003458:	08003481 	.word	0x08003481
 800345c:	08003481 	.word	0x08003481
 8003460:	08003481 	.word	0x08003481
 8003464:	0800347b 	.word	0x0800347b
 8003468:	2300      	movs	r3, #0
 800346a:	77fb      	strb	r3, [r7, #31]
 800346c:	e118      	b.n	80036a0 <UART_SetConfig+0x348>
 800346e:	2302      	movs	r3, #2
 8003470:	77fb      	strb	r3, [r7, #31]
 8003472:	e115      	b.n	80036a0 <UART_SetConfig+0x348>
 8003474:	2304      	movs	r3, #4
 8003476:	77fb      	strb	r3, [r7, #31]
 8003478:	e112      	b.n	80036a0 <UART_SetConfig+0x348>
 800347a:	2308      	movs	r3, #8
 800347c:	77fb      	strb	r3, [r7, #31]
 800347e:	e10f      	b.n	80036a0 <UART_SetConfig+0x348>
 8003480:	2310      	movs	r3, #16
 8003482:	77fb      	strb	r3, [r7, #31]
 8003484:	e10c      	b.n	80036a0 <UART_SetConfig+0x348>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a68      	ldr	r2, [pc, #416]	; (800362c <UART_SetConfig+0x2d4>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d120      	bne.n	80034d2 <UART_SetConfig+0x17a>
 8003490:	4b64      	ldr	r3, [pc, #400]	; (8003624 <UART_SetConfig+0x2cc>)
 8003492:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003496:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800349a:	2b30      	cmp	r3, #48	; 0x30
 800349c:	d013      	beq.n	80034c6 <UART_SetConfig+0x16e>
 800349e:	2b30      	cmp	r3, #48	; 0x30
 80034a0:	d814      	bhi.n	80034cc <UART_SetConfig+0x174>
 80034a2:	2b20      	cmp	r3, #32
 80034a4:	d009      	beq.n	80034ba <UART_SetConfig+0x162>
 80034a6:	2b20      	cmp	r3, #32
 80034a8:	d810      	bhi.n	80034cc <UART_SetConfig+0x174>
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d002      	beq.n	80034b4 <UART_SetConfig+0x15c>
 80034ae:	2b10      	cmp	r3, #16
 80034b0:	d006      	beq.n	80034c0 <UART_SetConfig+0x168>
 80034b2:	e00b      	b.n	80034cc <UART_SetConfig+0x174>
 80034b4:	2300      	movs	r3, #0
 80034b6:	77fb      	strb	r3, [r7, #31]
 80034b8:	e0f2      	b.n	80036a0 <UART_SetConfig+0x348>
 80034ba:	2302      	movs	r3, #2
 80034bc:	77fb      	strb	r3, [r7, #31]
 80034be:	e0ef      	b.n	80036a0 <UART_SetConfig+0x348>
 80034c0:	2304      	movs	r3, #4
 80034c2:	77fb      	strb	r3, [r7, #31]
 80034c4:	e0ec      	b.n	80036a0 <UART_SetConfig+0x348>
 80034c6:	2308      	movs	r3, #8
 80034c8:	77fb      	strb	r3, [r7, #31]
 80034ca:	e0e9      	b.n	80036a0 <UART_SetConfig+0x348>
 80034cc:	2310      	movs	r3, #16
 80034ce:	77fb      	strb	r3, [r7, #31]
 80034d0:	e0e6      	b.n	80036a0 <UART_SetConfig+0x348>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a56      	ldr	r2, [pc, #344]	; (8003630 <UART_SetConfig+0x2d8>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d120      	bne.n	800351e <UART_SetConfig+0x1c6>
 80034dc:	4b51      	ldr	r3, [pc, #324]	; (8003624 <UART_SetConfig+0x2cc>)
 80034de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034e2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80034e6:	2bc0      	cmp	r3, #192	; 0xc0
 80034e8:	d013      	beq.n	8003512 <UART_SetConfig+0x1ba>
 80034ea:	2bc0      	cmp	r3, #192	; 0xc0
 80034ec:	d814      	bhi.n	8003518 <UART_SetConfig+0x1c0>
 80034ee:	2b80      	cmp	r3, #128	; 0x80
 80034f0:	d009      	beq.n	8003506 <UART_SetConfig+0x1ae>
 80034f2:	2b80      	cmp	r3, #128	; 0x80
 80034f4:	d810      	bhi.n	8003518 <UART_SetConfig+0x1c0>
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d002      	beq.n	8003500 <UART_SetConfig+0x1a8>
 80034fa:	2b40      	cmp	r3, #64	; 0x40
 80034fc:	d006      	beq.n	800350c <UART_SetConfig+0x1b4>
 80034fe:	e00b      	b.n	8003518 <UART_SetConfig+0x1c0>
 8003500:	2300      	movs	r3, #0
 8003502:	77fb      	strb	r3, [r7, #31]
 8003504:	e0cc      	b.n	80036a0 <UART_SetConfig+0x348>
 8003506:	2302      	movs	r3, #2
 8003508:	77fb      	strb	r3, [r7, #31]
 800350a:	e0c9      	b.n	80036a0 <UART_SetConfig+0x348>
 800350c:	2304      	movs	r3, #4
 800350e:	77fb      	strb	r3, [r7, #31]
 8003510:	e0c6      	b.n	80036a0 <UART_SetConfig+0x348>
 8003512:	2308      	movs	r3, #8
 8003514:	77fb      	strb	r3, [r7, #31]
 8003516:	e0c3      	b.n	80036a0 <UART_SetConfig+0x348>
 8003518:	2310      	movs	r3, #16
 800351a:	77fb      	strb	r3, [r7, #31]
 800351c:	e0c0      	b.n	80036a0 <UART_SetConfig+0x348>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a44      	ldr	r2, [pc, #272]	; (8003634 <UART_SetConfig+0x2dc>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d125      	bne.n	8003574 <UART_SetConfig+0x21c>
 8003528:	4b3e      	ldr	r3, [pc, #248]	; (8003624 <UART_SetConfig+0x2cc>)
 800352a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800352e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003532:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003536:	d017      	beq.n	8003568 <UART_SetConfig+0x210>
 8003538:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800353c:	d817      	bhi.n	800356e <UART_SetConfig+0x216>
 800353e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003542:	d00b      	beq.n	800355c <UART_SetConfig+0x204>
 8003544:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003548:	d811      	bhi.n	800356e <UART_SetConfig+0x216>
 800354a:	2b00      	cmp	r3, #0
 800354c:	d003      	beq.n	8003556 <UART_SetConfig+0x1fe>
 800354e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003552:	d006      	beq.n	8003562 <UART_SetConfig+0x20a>
 8003554:	e00b      	b.n	800356e <UART_SetConfig+0x216>
 8003556:	2300      	movs	r3, #0
 8003558:	77fb      	strb	r3, [r7, #31]
 800355a:	e0a1      	b.n	80036a0 <UART_SetConfig+0x348>
 800355c:	2302      	movs	r3, #2
 800355e:	77fb      	strb	r3, [r7, #31]
 8003560:	e09e      	b.n	80036a0 <UART_SetConfig+0x348>
 8003562:	2304      	movs	r3, #4
 8003564:	77fb      	strb	r3, [r7, #31]
 8003566:	e09b      	b.n	80036a0 <UART_SetConfig+0x348>
 8003568:	2308      	movs	r3, #8
 800356a:	77fb      	strb	r3, [r7, #31]
 800356c:	e098      	b.n	80036a0 <UART_SetConfig+0x348>
 800356e:	2310      	movs	r3, #16
 8003570:	77fb      	strb	r3, [r7, #31]
 8003572:	e095      	b.n	80036a0 <UART_SetConfig+0x348>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a2f      	ldr	r2, [pc, #188]	; (8003638 <UART_SetConfig+0x2e0>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d125      	bne.n	80035ca <UART_SetConfig+0x272>
 800357e:	4b29      	ldr	r3, [pc, #164]	; (8003624 <UART_SetConfig+0x2cc>)
 8003580:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003584:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003588:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800358c:	d017      	beq.n	80035be <UART_SetConfig+0x266>
 800358e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003592:	d817      	bhi.n	80035c4 <UART_SetConfig+0x26c>
 8003594:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003598:	d00b      	beq.n	80035b2 <UART_SetConfig+0x25a>
 800359a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800359e:	d811      	bhi.n	80035c4 <UART_SetConfig+0x26c>
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d003      	beq.n	80035ac <UART_SetConfig+0x254>
 80035a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035a8:	d006      	beq.n	80035b8 <UART_SetConfig+0x260>
 80035aa:	e00b      	b.n	80035c4 <UART_SetConfig+0x26c>
 80035ac:	2301      	movs	r3, #1
 80035ae:	77fb      	strb	r3, [r7, #31]
 80035b0:	e076      	b.n	80036a0 <UART_SetConfig+0x348>
 80035b2:	2302      	movs	r3, #2
 80035b4:	77fb      	strb	r3, [r7, #31]
 80035b6:	e073      	b.n	80036a0 <UART_SetConfig+0x348>
 80035b8:	2304      	movs	r3, #4
 80035ba:	77fb      	strb	r3, [r7, #31]
 80035bc:	e070      	b.n	80036a0 <UART_SetConfig+0x348>
 80035be:	2308      	movs	r3, #8
 80035c0:	77fb      	strb	r3, [r7, #31]
 80035c2:	e06d      	b.n	80036a0 <UART_SetConfig+0x348>
 80035c4:	2310      	movs	r3, #16
 80035c6:	77fb      	strb	r3, [r7, #31]
 80035c8:	e06a      	b.n	80036a0 <UART_SetConfig+0x348>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a1b      	ldr	r2, [pc, #108]	; (800363c <UART_SetConfig+0x2e4>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d138      	bne.n	8003646 <UART_SetConfig+0x2ee>
 80035d4:	4b13      	ldr	r3, [pc, #76]	; (8003624 <UART_SetConfig+0x2cc>)
 80035d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035da:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80035de:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80035e2:	d017      	beq.n	8003614 <UART_SetConfig+0x2bc>
 80035e4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80035e8:	d82a      	bhi.n	8003640 <UART_SetConfig+0x2e8>
 80035ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035ee:	d00b      	beq.n	8003608 <UART_SetConfig+0x2b0>
 80035f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035f4:	d824      	bhi.n	8003640 <UART_SetConfig+0x2e8>
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <UART_SetConfig+0x2aa>
 80035fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035fe:	d006      	beq.n	800360e <UART_SetConfig+0x2b6>
 8003600:	e01e      	b.n	8003640 <UART_SetConfig+0x2e8>
 8003602:	2300      	movs	r3, #0
 8003604:	77fb      	strb	r3, [r7, #31]
 8003606:	e04b      	b.n	80036a0 <UART_SetConfig+0x348>
 8003608:	2302      	movs	r3, #2
 800360a:	77fb      	strb	r3, [r7, #31]
 800360c:	e048      	b.n	80036a0 <UART_SetConfig+0x348>
 800360e:	2304      	movs	r3, #4
 8003610:	77fb      	strb	r3, [r7, #31]
 8003612:	e045      	b.n	80036a0 <UART_SetConfig+0x348>
 8003614:	2308      	movs	r3, #8
 8003616:	77fb      	strb	r3, [r7, #31]
 8003618:	e042      	b.n	80036a0 <UART_SetConfig+0x348>
 800361a:	bf00      	nop
 800361c:	efff69f3 	.word	0xefff69f3
 8003620:	40011000 	.word	0x40011000
 8003624:	40023800 	.word	0x40023800
 8003628:	40004400 	.word	0x40004400
 800362c:	40004800 	.word	0x40004800
 8003630:	40004c00 	.word	0x40004c00
 8003634:	40005000 	.word	0x40005000
 8003638:	40011400 	.word	0x40011400
 800363c:	40007800 	.word	0x40007800
 8003640:	2310      	movs	r3, #16
 8003642:	77fb      	strb	r3, [r7, #31]
 8003644:	e02c      	b.n	80036a0 <UART_SetConfig+0x348>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a72      	ldr	r2, [pc, #456]	; (8003814 <UART_SetConfig+0x4bc>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d125      	bne.n	800369c <UART_SetConfig+0x344>
 8003650:	4b71      	ldr	r3, [pc, #452]	; (8003818 <UART_SetConfig+0x4c0>)
 8003652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003656:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800365a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800365e:	d017      	beq.n	8003690 <UART_SetConfig+0x338>
 8003660:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003664:	d817      	bhi.n	8003696 <UART_SetConfig+0x33e>
 8003666:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800366a:	d00b      	beq.n	8003684 <UART_SetConfig+0x32c>
 800366c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003670:	d811      	bhi.n	8003696 <UART_SetConfig+0x33e>
 8003672:	2b00      	cmp	r3, #0
 8003674:	d003      	beq.n	800367e <UART_SetConfig+0x326>
 8003676:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800367a:	d006      	beq.n	800368a <UART_SetConfig+0x332>
 800367c:	e00b      	b.n	8003696 <UART_SetConfig+0x33e>
 800367e:	2300      	movs	r3, #0
 8003680:	77fb      	strb	r3, [r7, #31]
 8003682:	e00d      	b.n	80036a0 <UART_SetConfig+0x348>
 8003684:	2302      	movs	r3, #2
 8003686:	77fb      	strb	r3, [r7, #31]
 8003688:	e00a      	b.n	80036a0 <UART_SetConfig+0x348>
 800368a:	2304      	movs	r3, #4
 800368c:	77fb      	strb	r3, [r7, #31]
 800368e:	e007      	b.n	80036a0 <UART_SetConfig+0x348>
 8003690:	2308      	movs	r3, #8
 8003692:	77fb      	strb	r3, [r7, #31]
 8003694:	e004      	b.n	80036a0 <UART_SetConfig+0x348>
 8003696:	2310      	movs	r3, #16
 8003698:	77fb      	strb	r3, [r7, #31]
 800369a:	e001      	b.n	80036a0 <UART_SetConfig+0x348>
 800369c:	2310      	movs	r3, #16
 800369e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	69db      	ldr	r3, [r3, #28]
 80036a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036a8:	d15b      	bne.n	8003762 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80036aa:	7ffb      	ldrb	r3, [r7, #31]
 80036ac:	2b08      	cmp	r3, #8
 80036ae:	d828      	bhi.n	8003702 <UART_SetConfig+0x3aa>
 80036b0:	a201      	add	r2, pc, #4	; (adr r2, 80036b8 <UART_SetConfig+0x360>)
 80036b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b6:	bf00      	nop
 80036b8:	080036dd 	.word	0x080036dd
 80036bc:	080036e5 	.word	0x080036e5
 80036c0:	080036ed 	.word	0x080036ed
 80036c4:	08003703 	.word	0x08003703
 80036c8:	080036f3 	.word	0x080036f3
 80036cc:	08003703 	.word	0x08003703
 80036d0:	08003703 	.word	0x08003703
 80036d4:	08003703 	.word	0x08003703
 80036d8:	080036fb 	.word	0x080036fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036dc:	f7fe fda4 	bl	8002228 <HAL_RCC_GetPCLK1Freq>
 80036e0:	61b8      	str	r0, [r7, #24]
        break;
 80036e2:	e013      	b.n	800370c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036e4:	f7fe fdb4 	bl	8002250 <HAL_RCC_GetPCLK2Freq>
 80036e8:	61b8      	str	r0, [r7, #24]
        break;
 80036ea:	e00f      	b.n	800370c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036ec:	4b4b      	ldr	r3, [pc, #300]	; (800381c <UART_SetConfig+0x4c4>)
 80036ee:	61bb      	str	r3, [r7, #24]
        break;
 80036f0:	e00c      	b.n	800370c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036f2:	f7fe fc87 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 80036f6:	61b8      	str	r0, [r7, #24]
        break;
 80036f8:	e008      	b.n	800370c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036fe:	61bb      	str	r3, [r7, #24]
        break;
 8003700:	e004      	b.n	800370c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003702:	2300      	movs	r3, #0
 8003704:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	77bb      	strb	r3, [r7, #30]
        break;
 800370a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800370c:	69bb      	ldr	r3, [r7, #24]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d074      	beq.n	80037fc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	005a      	lsls	r2, r3, #1
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	085b      	lsrs	r3, r3, #1
 800371c:	441a      	add	r2, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	fbb2 f3f3 	udiv	r3, r2, r3
 8003726:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	2b0f      	cmp	r3, #15
 800372c:	d916      	bls.n	800375c <UART_SetConfig+0x404>
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003734:	d212      	bcs.n	800375c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	b29b      	uxth	r3, r3
 800373a:	f023 030f 	bic.w	r3, r3, #15
 800373e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	085b      	lsrs	r3, r3, #1
 8003744:	b29b      	uxth	r3, r3
 8003746:	f003 0307 	and.w	r3, r3, #7
 800374a:	b29a      	uxth	r2, r3
 800374c:	89fb      	ldrh	r3, [r7, #14]
 800374e:	4313      	orrs	r3, r2
 8003750:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	89fa      	ldrh	r2, [r7, #14]
 8003758:	60da      	str	r2, [r3, #12]
 800375a:	e04f      	b.n	80037fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	77bb      	strb	r3, [r7, #30]
 8003760:	e04c      	b.n	80037fc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003762:	7ffb      	ldrb	r3, [r7, #31]
 8003764:	2b08      	cmp	r3, #8
 8003766:	d828      	bhi.n	80037ba <UART_SetConfig+0x462>
 8003768:	a201      	add	r2, pc, #4	; (adr r2, 8003770 <UART_SetConfig+0x418>)
 800376a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800376e:	bf00      	nop
 8003770:	08003795 	.word	0x08003795
 8003774:	0800379d 	.word	0x0800379d
 8003778:	080037a5 	.word	0x080037a5
 800377c:	080037bb 	.word	0x080037bb
 8003780:	080037ab 	.word	0x080037ab
 8003784:	080037bb 	.word	0x080037bb
 8003788:	080037bb 	.word	0x080037bb
 800378c:	080037bb 	.word	0x080037bb
 8003790:	080037b3 	.word	0x080037b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003794:	f7fe fd48 	bl	8002228 <HAL_RCC_GetPCLK1Freq>
 8003798:	61b8      	str	r0, [r7, #24]
        break;
 800379a:	e013      	b.n	80037c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800379c:	f7fe fd58 	bl	8002250 <HAL_RCC_GetPCLK2Freq>
 80037a0:	61b8      	str	r0, [r7, #24]
        break;
 80037a2:	e00f      	b.n	80037c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037a4:	4b1d      	ldr	r3, [pc, #116]	; (800381c <UART_SetConfig+0x4c4>)
 80037a6:	61bb      	str	r3, [r7, #24]
        break;
 80037a8:	e00c      	b.n	80037c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037aa:	f7fe fc2b 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 80037ae:	61b8      	str	r0, [r7, #24]
        break;
 80037b0:	e008      	b.n	80037c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037b6:	61bb      	str	r3, [r7, #24]
        break;
 80037b8:	e004      	b.n	80037c4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80037ba:	2300      	movs	r3, #0
 80037bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	77bb      	strb	r3, [r7, #30]
        break;
 80037c2:	bf00      	nop
    }

    if (pclk != 0U)
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d018      	beq.n	80037fc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	085a      	lsrs	r2, r3, #1
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	441a      	add	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	2b0f      	cmp	r3, #15
 80037e2:	d909      	bls.n	80037f8 <UART_SetConfig+0x4a0>
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037ea:	d205      	bcs.n	80037f8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	60da      	str	r2, [r3, #12]
 80037f6:	e001      	b.n	80037fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003808:	7fbb      	ldrb	r3, [r7, #30]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3720      	adds	r7, #32
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	40007c00 	.word	0x40007c00
 8003818:	40023800 	.word	0x40023800
 800381c:	00f42400 	.word	0x00f42400

08003820 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382c:	f003 0308 	and.w	r3, r3, #8
 8003830:	2b00      	cmp	r3, #0
 8003832:	d00a      	beq.n	800384a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	430a      	orrs	r2, r1
 8003848:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	2b00      	cmp	r3, #0
 8003854:	d00a      	beq.n	800386c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	430a      	orrs	r2, r1
 800386a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003870:	f003 0302 	and.w	r3, r3, #2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00a      	beq.n	800388e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	430a      	orrs	r2, r1
 800388c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003892:	f003 0304 	and.w	r3, r3, #4
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00a      	beq.n	80038b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	430a      	orrs	r2, r1
 80038ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b4:	f003 0310 	and.w	r3, r3, #16
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d00a      	beq.n	80038d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d6:	f003 0320 	and.w	r3, r3, #32
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00a      	beq.n	80038f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	430a      	orrs	r2, r1
 80038f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d01a      	beq.n	8003936 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	430a      	orrs	r2, r1
 8003914:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800391e:	d10a      	bne.n	8003936 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	430a      	orrs	r2, r1
 8003934:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00a      	beq.n	8003958 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	430a      	orrs	r2, r1
 8003956:	605a      	str	r2, [r3, #4]
  }
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b098      	sub	sp, #96	; 0x60
 8003968:	af02      	add	r7, sp, #8
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003974:	f7fd fc00 	bl	8001178 <HAL_GetTick>
 8003978:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0308 	and.w	r3, r3, #8
 8003984:	2b08      	cmp	r3, #8
 8003986:	d12e      	bne.n	80039e6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003988:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003990:	2200      	movs	r2, #0
 8003992:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 f88c 	bl	8003ab4 <UART_WaitOnFlagUntilTimeout>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d021      	beq.n	80039e6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039aa:	e853 3f00 	ldrex	r3, [r3]
 80039ae:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80039b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039b6:	653b      	str	r3, [r7, #80]	; 0x50
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	461a      	mov	r2, r3
 80039be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039c0:	647b      	str	r3, [r7, #68]	; 0x44
 80039c2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80039c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80039c8:	e841 2300 	strex	r3, r2, [r1]
 80039cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80039ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d1e6      	bne.n	80039a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2220      	movs	r2, #32
 80039d8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e062      	b.n	8003aac <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0304 	and.w	r3, r3, #4
 80039f0:	2b04      	cmp	r3, #4
 80039f2:	d149      	bne.n	8003a88 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80039f8:	9300      	str	r3, [sp, #0]
 80039fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039fc:	2200      	movs	r2, #0
 80039fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 f856 	bl	8003ab4 <UART_WaitOnFlagUntilTimeout>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d03c      	beq.n	8003a88 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a16:	e853 3f00 	ldrex	r3, [r3]
 8003a1a:	623b      	str	r3, [r7, #32]
   return(result);
 8003a1c:	6a3b      	ldr	r3, [r7, #32]
 8003a1e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	461a      	mov	r2, r3
 8003a2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a2c:	633b      	str	r3, [r7, #48]	; 0x30
 8003a2e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a30:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a34:	e841 2300 	strex	r3, r2, [r1]
 8003a38:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1e6      	bne.n	8003a0e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	3308      	adds	r3, #8
 8003a46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	e853 3f00 	ldrex	r3, [r3]
 8003a4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f023 0301 	bic.w	r3, r3, #1
 8003a56:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	3308      	adds	r3, #8
 8003a5e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a60:	61fa      	str	r2, [r7, #28]
 8003a62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a64:	69b9      	ldr	r1, [r7, #24]
 8003a66:	69fa      	ldr	r2, [r7, #28]
 8003a68:	e841 2300 	strex	r3, r2, [r1]
 8003a6c:	617b      	str	r3, [r7, #20]
   return(result);
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1e5      	bne.n	8003a40 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	e011      	b.n	8003aac <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2220      	movs	r2, #32
 8003a8c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2220      	movs	r2, #32
 8003a92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3758      	adds	r7, #88	; 0x58
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	603b      	str	r3, [r7, #0]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ac4:	e04f      	b.n	8003b66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003acc:	d04b      	beq.n	8003b66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ace:	f7fd fb53 	bl	8001178 <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d302      	bcc.n	8003ae4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d101      	bne.n	8003ae8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e04e      	b.n	8003b86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0304 	and.w	r3, r3, #4
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d037      	beq.n	8003b66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	2b80      	cmp	r3, #128	; 0x80
 8003afa:	d034      	beq.n	8003b66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	2b40      	cmp	r3, #64	; 0x40
 8003b00:	d031      	beq.n	8003b66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	69db      	ldr	r3, [r3, #28]
 8003b08:	f003 0308 	and.w	r3, r3, #8
 8003b0c:	2b08      	cmp	r3, #8
 8003b0e:	d110      	bne.n	8003b32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2208      	movs	r2, #8
 8003b16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b18:	68f8      	ldr	r0, [r7, #12]
 8003b1a:	f000 f8ff 	bl	8003d1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2208      	movs	r2, #8
 8003b22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e029      	b.n	8003b86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	69db      	ldr	r3, [r3, #28]
 8003b38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b40:	d111      	bne.n	8003b66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f000 f8e5 	bl	8003d1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2220      	movs	r2, #32
 8003b56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e00f      	b.n	8003b86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	69da      	ldr	r2, [r3, #28]
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	4013      	ands	r3, r2
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	bf0c      	ite	eq
 8003b76:	2301      	moveq	r3, #1
 8003b78:	2300      	movne	r3, #0
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	79fb      	ldrb	r3, [r7, #7]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d0a0      	beq.n	8003ac6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b84:	2300      	movs	r3, #0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
	...

08003b90 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b097      	sub	sp, #92	; 0x5c
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	4613      	mov	r3, r2
 8003b9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	68ba      	ldr	r2, [r7, #8]
 8003ba2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	88fa      	ldrh	r2, [r7, #6]
 8003ba8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	88fa      	ldrh	r2, [r7, #6]
 8003bb0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bc2:	d10e      	bne.n	8003be2 <UART_Start_Receive_IT+0x52>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d105      	bne.n	8003bd8 <UART_Start_Receive_IT+0x48>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003bd2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003bd6:	e02d      	b.n	8003c34 <UART_Start_Receive_IT+0xa4>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	22ff      	movs	r2, #255	; 0xff
 8003bdc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003be0:	e028      	b.n	8003c34 <UART_Start_Receive_IT+0xa4>
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d10d      	bne.n	8003c06 <UART_Start_Receive_IT+0x76>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	691b      	ldr	r3, [r3, #16]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d104      	bne.n	8003bfc <UART_Start_Receive_IT+0x6c>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	22ff      	movs	r2, #255	; 0xff
 8003bf6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003bfa:	e01b      	b.n	8003c34 <UART_Start_Receive_IT+0xa4>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	227f      	movs	r2, #127	; 0x7f
 8003c00:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003c04:	e016      	b.n	8003c34 <UART_Start_Receive_IT+0xa4>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c0e:	d10d      	bne.n	8003c2c <UART_Start_Receive_IT+0x9c>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d104      	bne.n	8003c22 <UART_Start_Receive_IT+0x92>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	227f      	movs	r2, #127	; 0x7f
 8003c1c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003c20:	e008      	b.n	8003c34 <UART_Start_Receive_IT+0xa4>
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	223f      	movs	r2, #63	; 0x3f
 8003c26:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003c2a:	e003      	b.n	8003c34 <UART_Start_Receive_IT+0xa4>
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2222      	movs	r2, #34	; 0x22
 8003c40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	3308      	adds	r3, #8
 8003c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c4e:	e853 3f00 	ldrex	r3, [r3]
 8003c52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c56:	f043 0301 	orr.w	r3, r3, #1
 8003c5a:	657b      	str	r3, [r7, #84]	; 0x54
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	3308      	adds	r3, #8
 8003c62:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003c64:	64ba      	str	r2, [r7, #72]	; 0x48
 8003c66:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c68:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003c6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c6c:	e841 2300 	strex	r3, r2, [r1]
 8003c70:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003c72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1e5      	bne.n	8003c44 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c80:	d107      	bne.n	8003c92 <UART_Start_Receive_IT+0x102>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d103      	bne.n	8003c92 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	4a21      	ldr	r2, [pc, #132]	; (8003d14 <UART_Start_Receive_IT+0x184>)
 8003c8e:	669a      	str	r2, [r3, #104]	; 0x68
 8003c90:	e002      	b.n	8003c98 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	4a20      	ldr	r2, [pc, #128]	; (8003d18 <UART_Start_Receive_IT+0x188>)
 8003c96:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	691b      	ldr	r3, [r3, #16]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d019      	beq.n	8003cd4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca8:	e853 3f00 	ldrex	r3, [r3]
 8003cac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8003cb4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	461a      	mov	r2, r3
 8003cbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cbe:	637b      	str	r3, [r7, #52]	; 0x34
 8003cc0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003cc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003cc6:	e841 2300 	strex	r3, r2, [r1]
 8003cca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1e6      	bne.n	8003ca0 <UART_Start_Receive_IT+0x110>
 8003cd2:	e018      	b.n	8003d06 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	e853 3f00 	ldrex	r3, [r3]
 8003ce0:	613b      	str	r3, [r7, #16]
   return(result);
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	f043 0320 	orr.w	r3, r3, #32
 8003ce8:	653b      	str	r3, [r7, #80]	; 0x50
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cf2:	623b      	str	r3, [r7, #32]
 8003cf4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf6:	69f9      	ldr	r1, [r7, #28]
 8003cf8:	6a3a      	ldr	r2, [r7, #32]
 8003cfa:	e841 2300 	strex	r3, r2, [r1]
 8003cfe:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1e6      	bne.n	8003cd4 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	375c      	adds	r7, #92	; 0x5c
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr
 8003d14:	08004005 	.word	0x08004005
 8003d18:	08003e5d 	.word	0x08003e5d

08003d1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b095      	sub	sp, #84	; 0x54
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d2c:	e853 3f00 	ldrex	r3, [r3]
 8003d30:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d34:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d38:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	461a      	mov	r2, r3
 8003d40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d42:	643b      	str	r3, [r7, #64]	; 0x40
 8003d44:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d46:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003d48:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003d4a:	e841 2300 	strex	r3, r2, [r1]
 8003d4e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1e6      	bne.n	8003d24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	3308      	adds	r3, #8
 8003d5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d5e:	6a3b      	ldr	r3, [r7, #32]
 8003d60:	e853 3f00 	ldrex	r3, [r3]
 8003d64:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	f023 0301 	bic.w	r3, r3, #1
 8003d6c:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	3308      	adds	r3, #8
 8003d74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d76:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d78:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d7e:	e841 2300 	strex	r3, r2, [r1]
 8003d82:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1e5      	bne.n	8003d56 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d118      	bne.n	8003dc4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	e853 3f00 	ldrex	r3, [r3]
 8003d9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	f023 0310 	bic.w	r3, r3, #16
 8003da6:	647b      	str	r3, [r7, #68]	; 0x44
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	461a      	mov	r2, r3
 8003dae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003db0:	61bb      	str	r3, [r7, #24]
 8003db2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db4:	6979      	ldr	r1, [r7, #20]
 8003db6:	69ba      	ldr	r2, [r7, #24]
 8003db8:	e841 2300 	strex	r3, r2, [r1]
 8003dbc:	613b      	str	r3, [r7, #16]
   return(result);
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1e6      	bne.n	8003d92 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2220      	movs	r2, #32
 8003dc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003dd8:	bf00      	nop
 8003dda:	3754      	adds	r7, #84	; 0x54
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr

08003de4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003dfa:	68f8      	ldr	r0, [r7, #12]
 8003dfc:	f7ff fa8c 	bl	8003318 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e00:	bf00      	nop
 8003e02:	3710      	adds	r7, #16
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b088      	sub	sp, #32
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	e853 3f00 	ldrex	r3, [r3]
 8003e1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e24:	61fb      	str	r3, [r7, #28]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	61bb      	str	r3, [r7, #24]
 8003e30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e32:	6979      	ldr	r1, [r7, #20]
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	e841 2300 	strex	r3, r2, [r1]
 8003e3a:	613b      	str	r3, [r7, #16]
   return(result);
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1e6      	bne.n	8003e10 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2220      	movs	r2, #32
 8003e46:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f7ff fa58 	bl	8003304 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e54:	bf00      	nop
 8003e56:	3720      	adds	r7, #32
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b09c      	sub	sp, #112	; 0x70
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003e6a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e74:	2b22      	cmp	r3, #34	; 0x22
 8003e76:	f040 80b9 	bne.w	8003fec <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e80:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003e84:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003e88:	b2d9      	uxtb	r1, r3
 8003e8a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8003e8e:	b2da      	uxtb	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e94:	400a      	ands	r2, r1
 8003e96:	b2d2      	uxtb	r2, r2
 8003e98:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e9e:	1c5a      	adds	r2, r3, #1
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	3b01      	subs	r3, #1
 8003eae:	b29a      	uxth	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	f040 809c 	bne.w	8003ffc <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ecc:	e853 3f00 	ldrex	r3, [r3]
 8003ed0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003ed2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ed4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003ed8:	66bb      	str	r3, [r7, #104]	; 0x68
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	461a      	mov	r2, r3
 8003ee0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003ee2:	65bb      	str	r3, [r7, #88]	; 0x58
 8003ee4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003ee8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003eea:	e841 2300 	strex	r3, r2, [r1]
 8003eee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003ef0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1e6      	bne.n	8003ec4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	3308      	adds	r3, #8
 8003efc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f00:	e853 3f00 	ldrex	r3, [r3]
 8003f04:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f08:	f023 0301 	bic.w	r3, r3, #1
 8003f0c:	667b      	str	r3, [r7, #100]	; 0x64
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	3308      	adds	r3, #8
 8003f14:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003f16:	647a      	str	r2, [r7, #68]	; 0x44
 8003f18:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f1a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003f1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f1e:	e841 2300 	strex	r3, r2, [r1]
 8003f22:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1e5      	bne.n	8003ef6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d018      	beq.n	8003f7e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f54:	e853 3f00 	ldrex	r3, [r3]
 8003f58:	623b      	str	r3, [r7, #32]
   return(result);
 8003f5a:	6a3b      	ldr	r3, [r7, #32]
 8003f5c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f60:	663b      	str	r3, [r7, #96]	; 0x60
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	461a      	mov	r2, r3
 8003f68:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f6a:	633b      	str	r3, [r7, #48]	; 0x30
 8003f6c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003f70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f72:	e841 2300 	strex	r3, r2, [r1]
 8003f76:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1e6      	bne.n	8003f4c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d12e      	bne.n	8003fe4 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	e853 3f00 	ldrex	r3, [r3]
 8003f98:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f023 0310 	bic.w	r3, r3, #16
 8003fa0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003faa:	61fb      	str	r3, [r7, #28]
 8003fac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fae:	69b9      	ldr	r1, [r7, #24]
 8003fb0:	69fa      	ldr	r2, [r7, #28]
 8003fb2:	e841 2300 	strex	r3, r2, [r1]
 8003fb6:	617b      	str	r3, [r7, #20]
   return(result);
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1e6      	bne.n	8003f8c <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	f003 0310 	and.w	r3, r3, #16
 8003fc8:	2b10      	cmp	r3, #16
 8003fca:	d103      	bne.n	8003fd4 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2210      	movs	r2, #16
 8003fd2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003fda:	4619      	mov	r1, r3
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f7ff f9a5 	bl	800332c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003fe2:	e00b      	b.n	8003ffc <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f7fc fe49 	bl	8000c7c <HAL_UART_RxCpltCallback>
}
 8003fea:	e007      	b.n	8003ffc <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	699a      	ldr	r2, [r3, #24]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f042 0208 	orr.w	r2, r2, #8
 8003ffa:	619a      	str	r2, [r3, #24]
}
 8003ffc:	bf00      	nop
 8003ffe:	3770      	adds	r7, #112	; 0x70
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b09c      	sub	sp, #112	; 0x70
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004012:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800401c:	2b22      	cmp	r3, #34	; 0x22
 800401e:	f040 80b9 	bne.w	8004194 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004028:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004030:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004032:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8004036:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800403a:	4013      	ands	r3, r2
 800403c:	b29a      	uxth	r2, r3
 800403e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004040:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004046:	1c9a      	adds	r2, r3, #2
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004052:	b29b      	uxth	r3, r3
 8004054:	3b01      	subs	r3, #1
 8004056:	b29a      	uxth	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004064:	b29b      	uxth	r3, r3
 8004066:	2b00      	cmp	r3, #0
 8004068:	f040 809c 	bne.w	80041a4 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004072:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004074:	e853 3f00 	ldrex	r3, [r3]
 8004078:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800407a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800407c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004080:	667b      	str	r3, [r7, #100]	; 0x64
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	461a      	mov	r2, r3
 8004088:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800408a:	657b      	str	r3, [r7, #84]	; 0x54
 800408c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004090:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004092:	e841 2300 	strex	r3, r2, [r1]
 8004096:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004098:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800409a:	2b00      	cmp	r3, #0
 800409c:	d1e6      	bne.n	800406c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	3308      	adds	r3, #8
 80040a4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040a8:	e853 3f00 	ldrex	r3, [r3]
 80040ac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80040ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040b0:	f023 0301 	bic.w	r3, r3, #1
 80040b4:	663b      	str	r3, [r7, #96]	; 0x60
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	3308      	adds	r3, #8
 80040bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80040be:	643a      	str	r2, [r7, #64]	; 0x40
 80040c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80040c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80040c6:	e841 2300 	strex	r3, r2, [r1]
 80040ca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80040cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d1e5      	bne.n	800409e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2220      	movs	r2, #32
 80040d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d018      	beq.n	8004126 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fa:	6a3b      	ldr	r3, [r7, #32]
 80040fc:	e853 3f00 	ldrex	r3, [r3]
 8004100:	61fb      	str	r3, [r7, #28]
   return(result);
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004108:	65fb      	str	r3, [r7, #92]	; 0x5c
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	461a      	mov	r2, r3
 8004110:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004112:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004114:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004116:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004118:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800411a:	e841 2300 	strex	r3, r2, [r1]
 800411e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1e6      	bne.n	80040f4 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800412a:	2b01      	cmp	r3, #1
 800412c:	d12e      	bne.n	800418c <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	e853 3f00 	ldrex	r3, [r3]
 8004140:	60bb      	str	r3, [r7, #8]
   return(result);
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	f023 0310 	bic.w	r3, r3, #16
 8004148:	65bb      	str	r3, [r7, #88]	; 0x58
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	461a      	mov	r2, r3
 8004150:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004152:	61bb      	str	r3, [r7, #24]
 8004154:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004156:	6979      	ldr	r1, [r7, #20]
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	e841 2300 	strex	r3, r2, [r1]
 800415e:	613b      	str	r3, [r7, #16]
   return(result);
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d1e6      	bne.n	8004134 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	69db      	ldr	r3, [r3, #28]
 800416c:	f003 0310 	and.w	r3, r3, #16
 8004170:	2b10      	cmp	r3, #16
 8004172:	d103      	bne.n	800417c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2210      	movs	r2, #16
 800417a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004182:	4619      	mov	r1, r3
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f7ff f8d1 	bl	800332c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800418a:	e00b      	b.n	80041a4 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7fc fd75 	bl	8000c7c <HAL_UART_RxCpltCallback>
}
 8004192:	e007      	b.n	80041a4 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	699a      	ldr	r2, [r3, #24]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f042 0208 	orr.w	r2, r2, #8
 80041a2:	619a      	str	r2, [r3, #24]
}
 80041a4:	bf00      	nop
 80041a6:	3770      	adds	r7, #112	; 0x70
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <atoi>:
 80041ac:	220a      	movs	r2, #10
 80041ae:	2100      	movs	r1, #0
 80041b0:	f000 b882 	b.w	80042b8 <strtol>

080041b4 <_strtol_l.constprop.0>:
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041ba:	d001      	beq.n	80041c0 <_strtol_l.constprop.0+0xc>
 80041bc:	2b24      	cmp	r3, #36	; 0x24
 80041be:	d906      	bls.n	80041ce <_strtol_l.constprop.0+0x1a>
 80041c0:	f000 fb0e 	bl	80047e0 <__errno>
 80041c4:	2316      	movs	r3, #22
 80041c6:	6003      	str	r3, [r0, #0]
 80041c8:	2000      	movs	r0, #0
 80041ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041ce:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80042b4 <_strtol_l.constprop.0+0x100>
 80041d2:	460d      	mov	r5, r1
 80041d4:	462e      	mov	r6, r5
 80041d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80041da:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80041de:	f017 0708 	ands.w	r7, r7, #8
 80041e2:	d1f7      	bne.n	80041d4 <_strtol_l.constprop.0+0x20>
 80041e4:	2c2d      	cmp	r4, #45	; 0x2d
 80041e6:	d132      	bne.n	800424e <_strtol_l.constprop.0+0x9a>
 80041e8:	782c      	ldrb	r4, [r5, #0]
 80041ea:	2701      	movs	r7, #1
 80041ec:	1cb5      	adds	r5, r6, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d05b      	beq.n	80042aa <_strtol_l.constprop.0+0xf6>
 80041f2:	2b10      	cmp	r3, #16
 80041f4:	d109      	bne.n	800420a <_strtol_l.constprop.0+0x56>
 80041f6:	2c30      	cmp	r4, #48	; 0x30
 80041f8:	d107      	bne.n	800420a <_strtol_l.constprop.0+0x56>
 80041fa:	782c      	ldrb	r4, [r5, #0]
 80041fc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8004200:	2c58      	cmp	r4, #88	; 0x58
 8004202:	d14d      	bne.n	80042a0 <_strtol_l.constprop.0+0xec>
 8004204:	786c      	ldrb	r4, [r5, #1]
 8004206:	2310      	movs	r3, #16
 8004208:	3502      	adds	r5, #2
 800420a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800420e:	f108 38ff 	add.w	r8, r8, #4294967295
 8004212:	f04f 0e00 	mov.w	lr, #0
 8004216:	fbb8 f9f3 	udiv	r9, r8, r3
 800421a:	4676      	mov	r6, lr
 800421c:	fb03 8a19 	mls	sl, r3, r9, r8
 8004220:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004224:	f1bc 0f09 	cmp.w	ip, #9
 8004228:	d816      	bhi.n	8004258 <_strtol_l.constprop.0+0xa4>
 800422a:	4664      	mov	r4, ip
 800422c:	42a3      	cmp	r3, r4
 800422e:	dd24      	ble.n	800427a <_strtol_l.constprop.0+0xc6>
 8004230:	f1be 3fff 	cmp.w	lr, #4294967295
 8004234:	d008      	beq.n	8004248 <_strtol_l.constprop.0+0x94>
 8004236:	45b1      	cmp	r9, r6
 8004238:	d31c      	bcc.n	8004274 <_strtol_l.constprop.0+0xc0>
 800423a:	d101      	bne.n	8004240 <_strtol_l.constprop.0+0x8c>
 800423c:	45a2      	cmp	sl, r4
 800423e:	db19      	blt.n	8004274 <_strtol_l.constprop.0+0xc0>
 8004240:	fb06 4603 	mla	r6, r6, r3, r4
 8004244:	f04f 0e01 	mov.w	lr, #1
 8004248:	f815 4b01 	ldrb.w	r4, [r5], #1
 800424c:	e7e8      	b.n	8004220 <_strtol_l.constprop.0+0x6c>
 800424e:	2c2b      	cmp	r4, #43	; 0x2b
 8004250:	bf04      	itt	eq
 8004252:	782c      	ldrbeq	r4, [r5, #0]
 8004254:	1cb5      	addeq	r5, r6, #2
 8004256:	e7ca      	b.n	80041ee <_strtol_l.constprop.0+0x3a>
 8004258:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800425c:	f1bc 0f19 	cmp.w	ip, #25
 8004260:	d801      	bhi.n	8004266 <_strtol_l.constprop.0+0xb2>
 8004262:	3c37      	subs	r4, #55	; 0x37
 8004264:	e7e2      	b.n	800422c <_strtol_l.constprop.0+0x78>
 8004266:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800426a:	f1bc 0f19 	cmp.w	ip, #25
 800426e:	d804      	bhi.n	800427a <_strtol_l.constprop.0+0xc6>
 8004270:	3c57      	subs	r4, #87	; 0x57
 8004272:	e7db      	b.n	800422c <_strtol_l.constprop.0+0x78>
 8004274:	f04f 3eff 	mov.w	lr, #4294967295
 8004278:	e7e6      	b.n	8004248 <_strtol_l.constprop.0+0x94>
 800427a:	f1be 3fff 	cmp.w	lr, #4294967295
 800427e:	d105      	bne.n	800428c <_strtol_l.constprop.0+0xd8>
 8004280:	2322      	movs	r3, #34	; 0x22
 8004282:	6003      	str	r3, [r0, #0]
 8004284:	4646      	mov	r6, r8
 8004286:	b942      	cbnz	r2, 800429a <_strtol_l.constprop.0+0xe6>
 8004288:	4630      	mov	r0, r6
 800428a:	e79e      	b.n	80041ca <_strtol_l.constprop.0+0x16>
 800428c:	b107      	cbz	r7, 8004290 <_strtol_l.constprop.0+0xdc>
 800428e:	4276      	negs	r6, r6
 8004290:	2a00      	cmp	r2, #0
 8004292:	d0f9      	beq.n	8004288 <_strtol_l.constprop.0+0xd4>
 8004294:	f1be 0f00 	cmp.w	lr, #0
 8004298:	d000      	beq.n	800429c <_strtol_l.constprop.0+0xe8>
 800429a:	1e69      	subs	r1, r5, #1
 800429c:	6011      	str	r1, [r2, #0]
 800429e:	e7f3      	b.n	8004288 <_strtol_l.constprop.0+0xd4>
 80042a0:	2430      	movs	r4, #48	; 0x30
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1b1      	bne.n	800420a <_strtol_l.constprop.0+0x56>
 80042a6:	2308      	movs	r3, #8
 80042a8:	e7af      	b.n	800420a <_strtol_l.constprop.0+0x56>
 80042aa:	2c30      	cmp	r4, #48	; 0x30
 80042ac:	d0a5      	beq.n	80041fa <_strtol_l.constprop.0+0x46>
 80042ae:	230a      	movs	r3, #10
 80042b0:	e7ab      	b.n	800420a <_strtol_l.constprop.0+0x56>
 80042b2:	bf00      	nop
 80042b4:	08005965 	.word	0x08005965

080042b8 <strtol>:
 80042b8:	4613      	mov	r3, r2
 80042ba:	460a      	mov	r2, r1
 80042bc:	4601      	mov	r1, r0
 80042be:	4802      	ldr	r0, [pc, #8]	; (80042c8 <strtol+0x10>)
 80042c0:	6800      	ldr	r0, [r0, #0]
 80042c2:	f7ff bf77 	b.w	80041b4 <_strtol_l.constprop.0>
 80042c6:	bf00      	nop
 80042c8:	20000088 	.word	0x20000088

080042cc <_strtoul_l.constprop.0>:
 80042cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80042d0:	4f36      	ldr	r7, [pc, #216]	; (80043ac <_strtoul_l.constprop.0+0xe0>)
 80042d2:	4686      	mov	lr, r0
 80042d4:	460d      	mov	r5, r1
 80042d6:	4628      	mov	r0, r5
 80042d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80042dc:	5d3e      	ldrb	r6, [r7, r4]
 80042de:	f016 0608 	ands.w	r6, r6, #8
 80042e2:	d1f8      	bne.n	80042d6 <_strtoul_l.constprop.0+0xa>
 80042e4:	2c2d      	cmp	r4, #45	; 0x2d
 80042e6:	d130      	bne.n	800434a <_strtoul_l.constprop.0+0x7e>
 80042e8:	782c      	ldrb	r4, [r5, #0]
 80042ea:	2601      	movs	r6, #1
 80042ec:	1c85      	adds	r5, r0, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d057      	beq.n	80043a2 <_strtoul_l.constprop.0+0xd6>
 80042f2:	2b10      	cmp	r3, #16
 80042f4:	d109      	bne.n	800430a <_strtoul_l.constprop.0+0x3e>
 80042f6:	2c30      	cmp	r4, #48	; 0x30
 80042f8:	d107      	bne.n	800430a <_strtoul_l.constprop.0+0x3e>
 80042fa:	7828      	ldrb	r0, [r5, #0]
 80042fc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004300:	2858      	cmp	r0, #88	; 0x58
 8004302:	d149      	bne.n	8004398 <_strtoul_l.constprop.0+0xcc>
 8004304:	786c      	ldrb	r4, [r5, #1]
 8004306:	2310      	movs	r3, #16
 8004308:	3502      	adds	r5, #2
 800430a:	f04f 38ff 	mov.w	r8, #4294967295
 800430e:	2700      	movs	r7, #0
 8004310:	fbb8 f8f3 	udiv	r8, r8, r3
 8004314:	fb03 f908 	mul.w	r9, r3, r8
 8004318:	ea6f 0909 	mvn.w	r9, r9
 800431c:	4638      	mov	r0, r7
 800431e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004322:	f1bc 0f09 	cmp.w	ip, #9
 8004326:	d815      	bhi.n	8004354 <_strtoul_l.constprop.0+0x88>
 8004328:	4664      	mov	r4, ip
 800432a:	42a3      	cmp	r3, r4
 800432c:	dd23      	ble.n	8004376 <_strtoul_l.constprop.0+0xaa>
 800432e:	f1b7 3fff 	cmp.w	r7, #4294967295
 8004332:	d007      	beq.n	8004344 <_strtoul_l.constprop.0+0x78>
 8004334:	4580      	cmp	r8, r0
 8004336:	d31b      	bcc.n	8004370 <_strtoul_l.constprop.0+0xa4>
 8004338:	d101      	bne.n	800433e <_strtoul_l.constprop.0+0x72>
 800433a:	45a1      	cmp	r9, r4
 800433c:	db18      	blt.n	8004370 <_strtoul_l.constprop.0+0xa4>
 800433e:	fb00 4003 	mla	r0, r0, r3, r4
 8004342:	2701      	movs	r7, #1
 8004344:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004348:	e7e9      	b.n	800431e <_strtoul_l.constprop.0+0x52>
 800434a:	2c2b      	cmp	r4, #43	; 0x2b
 800434c:	bf04      	itt	eq
 800434e:	782c      	ldrbeq	r4, [r5, #0]
 8004350:	1c85      	addeq	r5, r0, #2
 8004352:	e7cc      	b.n	80042ee <_strtoul_l.constprop.0+0x22>
 8004354:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004358:	f1bc 0f19 	cmp.w	ip, #25
 800435c:	d801      	bhi.n	8004362 <_strtoul_l.constprop.0+0x96>
 800435e:	3c37      	subs	r4, #55	; 0x37
 8004360:	e7e3      	b.n	800432a <_strtoul_l.constprop.0+0x5e>
 8004362:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004366:	f1bc 0f19 	cmp.w	ip, #25
 800436a:	d804      	bhi.n	8004376 <_strtoul_l.constprop.0+0xaa>
 800436c:	3c57      	subs	r4, #87	; 0x57
 800436e:	e7dc      	b.n	800432a <_strtoul_l.constprop.0+0x5e>
 8004370:	f04f 37ff 	mov.w	r7, #4294967295
 8004374:	e7e6      	b.n	8004344 <_strtoul_l.constprop.0+0x78>
 8004376:	1c7b      	adds	r3, r7, #1
 8004378:	d106      	bne.n	8004388 <_strtoul_l.constprop.0+0xbc>
 800437a:	2322      	movs	r3, #34	; 0x22
 800437c:	f8ce 3000 	str.w	r3, [lr]
 8004380:	4638      	mov	r0, r7
 8004382:	b932      	cbnz	r2, 8004392 <_strtoul_l.constprop.0+0xc6>
 8004384:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004388:	b106      	cbz	r6, 800438c <_strtoul_l.constprop.0+0xc0>
 800438a:	4240      	negs	r0, r0
 800438c:	2a00      	cmp	r2, #0
 800438e:	d0f9      	beq.n	8004384 <_strtoul_l.constprop.0+0xb8>
 8004390:	b107      	cbz	r7, 8004394 <_strtoul_l.constprop.0+0xc8>
 8004392:	1e69      	subs	r1, r5, #1
 8004394:	6011      	str	r1, [r2, #0]
 8004396:	e7f5      	b.n	8004384 <_strtoul_l.constprop.0+0xb8>
 8004398:	2430      	movs	r4, #48	; 0x30
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1b5      	bne.n	800430a <_strtoul_l.constprop.0+0x3e>
 800439e:	2308      	movs	r3, #8
 80043a0:	e7b3      	b.n	800430a <_strtoul_l.constprop.0+0x3e>
 80043a2:	2c30      	cmp	r4, #48	; 0x30
 80043a4:	d0a9      	beq.n	80042fa <_strtoul_l.constprop.0+0x2e>
 80043a6:	230a      	movs	r3, #10
 80043a8:	e7af      	b.n	800430a <_strtoul_l.constprop.0+0x3e>
 80043aa:	bf00      	nop
 80043ac:	08005965 	.word	0x08005965

080043b0 <strtoul>:
 80043b0:	4613      	mov	r3, r2
 80043b2:	460a      	mov	r2, r1
 80043b4:	4601      	mov	r1, r0
 80043b6:	4802      	ldr	r0, [pc, #8]	; (80043c0 <strtoul+0x10>)
 80043b8:	6800      	ldr	r0, [r0, #0]
 80043ba:	f7ff bf87 	b.w	80042cc <_strtoul_l.constprop.0>
 80043be:	bf00      	nop
 80043c0:	20000088 	.word	0x20000088

080043c4 <std>:
 80043c4:	2300      	movs	r3, #0
 80043c6:	b510      	push	{r4, lr}
 80043c8:	4604      	mov	r4, r0
 80043ca:	e9c0 3300 	strd	r3, r3, [r0]
 80043ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80043d2:	6083      	str	r3, [r0, #8]
 80043d4:	8181      	strh	r1, [r0, #12]
 80043d6:	6643      	str	r3, [r0, #100]	; 0x64
 80043d8:	81c2      	strh	r2, [r0, #14]
 80043da:	6183      	str	r3, [r0, #24]
 80043dc:	4619      	mov	r1, r3
 80043de:	2208      	movs	r2, #8
 80043e0:	305c      	adds	r0, #92	; 0x5c
 80043e2:	f000 f916 	bl	8004612 <memset>
 80043e6:	4b05      	ldr	r3, [pc, #20]	; (80043fc <std+0x38>)
 80043e8:	6263      	str	r3, [r4, #36]	; 0x24
 80043ea:	4b05      	ldr	r3, [pc, #20]	; (8004400 <std+0x3c>)
 80043ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80043ee:	4b05      	ldr	r3, [pc, #20]	; (8004404 <std+0x40>)
 80043f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80043f2:	4b05      	ldr	r3, [pc, #20]	; (8004408 <std+0x44>)
 80043f4:	6224      	str	r4, [r4, #32]
 80043f6:	6323      	str	r3, [r4, #48]	; 0x30
 80043f8:	bd10      	pop	{r4, pc}
 80043fa:	bf00      	nop
 80043fc:	0800458d 	.word	0x0800458d
 8004400:	080045af 	.word	0x080045af
 8004404:	080045e7 	.word	0x080045e7
 8004408:	0800460b 	.word	0x0800460b

0800440c <stdio_exit_handler>:
 800440c:	4a02      	ldr	r2, [pc, #8]	; (8004418 <stdio_exit_handler+0xc>)
 800440e:	4903      	ldr	r1, [pc, #12]	; (800441c <stdio_exit_handler+0x10>)
 8004410:	4803      	ldr	r0, [pc, #12]	; (8004420 <stdio_exit_handler+0x14>)
 8004412:	f000 b869 	b.w	80044e8 <_fwalk_sglue>
 8004416:	bf00      	nop
 8004418:	20000030 	.word	0x20000030
 800441c:	08005151 	.word	0x08005151
 8004420:	2000003c 	.word	0x2000003c

08004424 <cleanup_stdio>:
 8004424:	6841      	ldr	r1, [r0, #4]
 8004426:	4b0c      	ldr	r3, [pc, #48]	; (8004458 <cleanup_stdio+0x34>)
 8004428:	4299      	cmp	r1, r3
 800442a:	b510      	push	{r4, lr}
 800442c:	4604      	mov	r4, r0
 800442e:	d001      	beq.n	8004434 <cleanup_stdio+0x10>
 8004430:	f000 fe8e 	bl	8005150 <_fflush_r>
 8004434:	68a1      	ldr	r1, [r4, #8]
 8004436:	4b09      	ldr	r3, [pc, #36]	; (800445c <cleanup_stdio+0x38>)
 8004438:	4299      	cmp	r1, r3
 800443a:	d002      	beq.n	8004442 <cleanup_stdio+0x1e>
 800443c:	4620      	mov	r0, r4
 800443e:	f000 fe87 	bl	8005150 <_fflush_r>
 8004442:	68e1      	ldr	r1, [r4, #12]
 8004444:	4b06      	ldr	r3, [pc, #24]	; (8004460 <cleanup_stdio+0x3c>)
 8004446:	4299      	cmp	r1, r3
 8004448:	d004      	beq.n	8004454 <cleanup_stdio+0x30>
 800444a:	4620      	mov	r0, r4
 800444c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004450:	f000 be7e 	b.w	8005150 <_fflush_r>
 8004454:	bd10      	pop	{r4, pc}
 8004456:	bf00      	nop
 8004458:	2000020c 	.word	0x2000020c
 800445c:	20000274 	.word	0x20000274
 8004460:	200002dc 	.word	0x200002dc

08004464 <global_stdio_init.part.0>:
 8004464:	b510      	push	{r4, lr}
 8004466:	4b0b      	ldr	r3, [pc, #44]	; (8004494 <global_stdio_init.part.0+0x30>)
 8004468:	4c0b      	ldr	r4, [pc, #44]	; (8004498 <global_stdio_init.part.0+0x34>)
 800446a:	4a0c      	ldr	r2, [pc, #48]	; (800449c <global_stdio_init.part.0+0x38>)
 800446c:	601a      	str	r2, [r3, #0]
 800446e:	4620      	mov	r0, r4
 8004470:	2200      	movs	r2, #0
 8004472:	2104      	movs	r1, #4
 8004474:	f7ff ffa6 	bl	80043c4 <std>
 8004478:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800447c:	2201      	movs	r2, #1
 800447e:	2109      	movs	r1, #9
 8004480:	f7ff ffa0 	bl	80043c4 <std>
 8004484:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004488:	2202      	movs	r2, #2
 800448a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800448e:	2112      	movs	r1, #18
 8004490:	f7ff bf98 	b.w	80043c4 <std>
 8004494:	20000344 	.word	0x20000344
 8004498:	2000020c 	.word	0x2000020c
 800449c:	0800440d 	.word	0x0800440d

080044a0 <__sfp_lock_acquire>:
 80044a0:	4801      	ldr	r0, [pc, #4]	; (80044a8 <__sfp_lock_acquire+0x8>)
 80044a2:	f000 b9c7 	b.w	8004834 <__retarget_lock_acquire_recursive>
 80044a6:	bf00      	nop
 80044a8:	2000034d 	.word	0x2000034d

080044ac <__sfp_lock_release>:
 80044ac:	4801      	ldr	r0, [pc, #4]	; (80044b4 <__sfp_lock_release+0x8>)
 80044ae:	f000 b9c2 	b.w	8004836 <__retarget_lock_release_recursive>
 80044b2:	bf00      	nop
 80044b4:	2000034d 	.word	0x2000034d

080044b8 <__sinit>:
 80044b8:	b510      	push	{r4, lr}
 80044ba:	4604      	mov	r4, r0
 80044bc:	f7ff fff0 	bl	80044a0 <__sfp_lock_acquire>
 80044c0:	6a23      	ldr	r3, [r4, #32]
 80044c2:	b11b      	cbz	r3, 80044cc <__sinit+0x14>
 80044c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044c8:	f7ff bff0 	b.w	80044ac <__sfp_lock_release>
 80044cc:	4b04      	ldr	r3, [pc, #16]	; (80044e0 <__sinit+0x28>)
 80044ce:	6223      	str	r3, [r4, #32]
 80044d0:	4b04      	ldr	r3, [pc, #16]	; (80044e4 <__sinit+0x2c>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1f5      	bne.n	80044c4 <__sinit+0xc>
 80044d8:	f7ff ffc4 	bl	8004464 <global_stdio_init.part.0>
 80044dc:	e7f2      	b.n	80044c4 <__sinit+0xc>
 80044de:	bf00      	nop
 80044e0:	08004425 	.word	0x08004425
 80044e4:	20000344 	.word	0x20000344

080044e8 <_fwalk_sglue>:
 80044e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044ec:	4607      	mov	r7, r0
 80044ee:	4688      	mov	r8, r1
 80044f0:	4614      	mov	r4, r2
 80044f2:	2600      	movs	r6, #0
 80044f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80044f8:	f1b9 0901 	subs.w	r9, r9, #1
 80044fc:	d505      	bpl.n	800450a <_fwalk_sglue+0x22>
 80044fe:	6824      	ldr	r4, [r4, #0]
 8004500:	2c00      	cmp	r4, #0
 8004502:	d1f7      	bne.n	80044f4 <_fwalk_sglue+0xc>
 8004504:	4630      	mov	r0, r6
 8004506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800450a:	89ab      	ldrh	r3, [r5, #12]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d907      	bls.n	8004520 <_fwalk_sglue+0x38>
 8004510:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004514:	3301      	adds	r3, #1
 8004516:	d003      	beq.n	8004520 <_fwalk_sglue+0x38>
 8004518:	4629      	mov	r1, r5
 800451a:	4638      	mov	r0, r7
 800451c:	47c0      	blx	r8
 800451e:	4306      	orrs	r6, r0
 8004520:	3568      	adds	r5, #104	; 0x68
 8004522:	e7e9      	b.n	80044f8 <_fwalk_sglue+0x10>

08004524 <sniprintf>:
 8004524:	b40c      	push	{r2, r3}
 8004526:	b530      	push	{r4, r5, lr}
 8004528:	4b17      	ldr	r3, [pc, #92]	; (8004588 <sniprintf+0x64>)
 800452a:	1e0c      	subs	r4, r1, #0
 800452c:	681d      	ldr	r5, [r3, #0]
 800452e:	b09d      	sub	sp, #116	; 0x74
 8004530:	da08      	bge.n	8004544 <sniprintf+0x20>
 8004532:	238b      	movs	r3, #139	; 0x8b
 8004534:	602b      	str	r3, [r5, #0]
 8004536:	f04f 30ff 	mov.w	r0, #4294967295
 800453a:	b01d      	add	sp, #116	; 0x74
 800453c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004540:	b002      	add	sp, #8
 8004542:	4770      	bx	lr
 8004544:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004548:	f8ad 3014 	strh.w	r3, [sp, #20]
 800454c:	bf14      	ite	ne
 800454e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004552:	4623      	moveq	r3, r4
 8004554:	9304      	str	r3, [sp, #16]
 8004556:	9307      	str	r3, [sp, #28]
 8004558:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800455c:	9002      	str	r0, [sp, #8]
 800455e:	9006      	str	r0, [sp, #24]
 8004560:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004564:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004566:	ab21      	add	r3, sp, #132	; 0x84
 8004568:	a902      	add	r1, sp, #8
 800456a:	4628      	mov	r0, r5
 800456c:	9301      	str	r3, [sp, #4]
 800456e:	f000 fadb 	bl	8004b28 <_svfiprintf_r>
 8004572:	1c43      	adds	r3, r0, #1
 8004574:	bfbc      	itt	lt
 8004576:	238b      	movlt	r3, #139	; 0x8b
 8004578:	602b      	strlt	r3, [r5, #0]
 800457a:	2c00      	cmp	r4, #0
 800457c:	d0dd      	beq.n	800453a <sniprintf+0x16>
 800457e:	9b02      	ldr	r3, [sp, #8]
 8004580:	2200      	movs	r2, #0
 8004582:	701a      	strb	r2, [r3, #0]
 8004584:	e7d9      	b.n	800453a <sniprintf+0x16>
 8004586:	bf00      	nop
 8004588:	20000088 	.word	0x20000088

0800458c <__sread>:
 800458c:	b510      	push	{r4, lr}
 800458e:	460c      	mov	r4, r1
 8004590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004594:	f000 f900 	bl	8004798 <_read_r>
 8004598:	2800      	cmp	r0, #0
 800459a:	bfab      	itete	ge
 800459c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800459e:	89a3      	ldrhlt	r3, [r4, #12]
 80045a0:	181b      	addge	r3, r3, r0
 80045a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80045a6:	bfac      	ite	ge
 80045a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80045aa:	81a3      	strhlt	r3, [r4, #12]
 80045ac:	bd10      	pop	{r4, pc}

080045ae <__swrite>:
 80045ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045b2:	461f      	mov	r7, r3
 80045b4:	898b      	ldrh	r3, [r1, #12]
 80045b6:	05db      	lsls	r3, r3, #23
 80045b8:	4605      	mov	r5, r0
 80045ba:	460c      	mov	r4, r1
 80045bc:	4616      	mov	r6, r2
 80045be:	d505      	bpl.n	80045cc <__swrite+0x1e>
 80045c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045c4:	2302      	movs	r3, #2
 80045c6:	2200      	movs	r2, #0
 80045c8:	f000 f8d4 	bl	8004774 <_lseek_r>
 80045cc:	89a3      	ldrh	r3, [r4, #12]
 80045ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045d6:	81a3      	strh	r3, [r4, #12]
 80045d8:	4632      	mov	r2, r6
 80045da:	463b      	mov	r3, r7
 80045dc:	4628      	mov	r0, r5
 80045de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045e2:	f000 b8eb 	b.w	80047bc <_write_r>

080045e6 <__sseek>:
 80045e6:	b510      	push	{r4, lr}
 80045e8:	460c      	mov	r4, r1
 80045ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045ee:	f000 f8c1 	bl	8004774 <_lseek_r>
 80045f2:	1c43      	adds	r3, r0, #1
 80045f4:	89a3      	ldrh	r3, [r4, #12]
 80045f6:	bf15      	itete	ne
 80045f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80045fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80045fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004602:	81a3      	strheq	r3, [r4, #12]
 8004604:	bf18      	it	ne
 8004606:	81a3      	strhne	r3, [r4, #12]
 8004608:	bd10      	pop	{r4, pc}

0800460a <__sclose>:
 800460a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800460e:	f000 b8a1 	b.w	8004754 <_close_r>

08004612 <memset>:
 8004612:	4402      	add	r2, r0
 8004614:	4603      	mov	r3, r0
 8004616:	4293      	cmp	r3, r2
 8004618:	d100      	bne.n	800461c <memset+0xa>
 800461a:	4770      	bx	lr
 800461c:	f803 1b01 	strb.w	r1, [r3], #1
 8004620:	e7f9      	b.n	8004616 <memset+0x4>

08004622 <strncmp>:
 8004622:	b510      	push	{r4, lr}
 8004624:	b16a      	cbz	r2, 8004642 <strncmp+0x20>
 8004626:	3901      	subs	r1, #1
 8004628:	1884      	adds	r4, r0, r2
 800462a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800462e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004632:	429a      	cmp	r2, r3
 8004634:	d103      	bne.n	800463e <strncmp+0x1c>
 8004636:	42a0      	cmp	r0, r4
 8004638:	d001      	beq.n	800463e <strncmp+0x1c>
 800463a:	2a00      	cmp	r2, #0
 800463c:	d1f5      	bne.n	800462a <strncmp+0x8>
 800463e:	1ad0      	subs	r0, r2, r3
 8004640:	bd10      	pop	{r4, pc}
 8004642:	4610      	mov	r0, r2
 8004644:	e7fc      	b.n	8004640 <strncmp+0x1e>

08004646 <strncpy>:
 8004646:	b510      	push	{r4, lr}
 8004648:	3901      	subs	r1, #1
 800464a:	4603      	mov	r3, r0
 800464c:	b132      	cbz	r2, 800465c <strncpy+0x16>
 800464e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004652:	f803 4b01 	strb.w	r4, [r3], #1
 8004656:	3a01      	subs	r2, #1
 8004658:	2c00      	cmp	r4, #0
 800465a:	d1f7      	bne.n	800464c <strncpy+0x6>
 800465c:	441a      	add	r2, r3
 800465e:	2100      	movs	r1, #0
 8004660:	4293      	cmp	r3, r2
 8004662:	d100      	bne.n	8004666 <strncpy+0x20>
 8004664:	bd10      	pop	{r4, pc}
 8004666:	f803 1b01 	strb.w	r1, [r3], #1
 800466a:	e7f9      	b.n	8004660 <strncpy+0x1a>

0800466c <strrchr>:
 800466c:	b513      	push	{r0, r1, r4, lr}
 800466e:	f011 01ff 	ands.w	r1, r1, #255	; 0xff
 8004672:	4603      	mov	r3, r0
 8004674:	d110      	bne.n	8004698 <strrchr+0x2c>
 8004676:	b002      	add	sp, #8
 8004678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800467c:	f000 bdbc 	b.w	80051f8 <strchr>
 8004680:	1c43      	adds	r3, r0, #1
 8004682:	4604      	mov	r4, r0
 8004684:	4618      	mov	r0, r3
 8004686:	9101      	str	r1, [sp, #4]
 8004688:	f000 fdb6 	bl	80051f8 <strchr>
 800468c:	9901      	ldr	r1, [sp, #4]
 800468e:	2800      	cmp	r0, #0
 8004690:	d1f6      	bne.n	8004680 <strrchr+0x14>
 8004692:	4620      	mov	r0, r4
 8004694:	b002      	add	sp, #8
 8004696:	bd10      	pop	{r4, pc}
 8004698:	2400      	movs	r4, #0
 800469a:	e7f3      	b.n	8004684 <strrchr+0x18>

0800469c <strtok>:
 800469c:	4b16      	ldr	r3, [pc, #88]	; (80046f8 <strtok+0x5c>)
 800469e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80046a0:	681e      	ldr	r6, [r3, #0]
 80046a2:	6c74      	ldr	r4, [r6, #68]	; 0x44
 80046a4:	4605      	mov	r5, r0
 80046a6:	b9fc      	cbnz	r4, 80046e8 <strtok+0x4c>
 80046a8:	2050      	movs	r0, #80	; 0x50
 80046aa:	9101      	str	r1, [sp, #4]
 80046ac:	f000 f92e 	bl	800490c <malloc>
 80046b0:	9901      	ldr	r1, [sp, #4]
 80046b2:	6470      	str	r0, [r6, #68]	; 0x44
 80046b4:	4602      	mov	r2, r0
 80046b6:	b920      	cbnz	r0, 80046c2 <strtok+0x26>
 80046b8:	4b10      	ldr	r3, [pc, #64]	; (80046fc <strtok+0x60>)
 80046ba:	4811      	ldr	r0, [pc, #68]	; (8004700 <strtok+0x64>)
 80046bc:	215b      	movs	r1, #91	; 0x5b
 80046be:	f000 f8bb 	bl	8004838 <__assert_func>
 80046c2:	e9c0 4400 	strd	r4, r4, [r0]
 80046c6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80046ca:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80046ce:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80046d2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80046d6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80046da:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80046de:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80046e2:	6184      	str	r4, [r0, #24]
 80046e4:	7704      	strb	r4, [r0, #28]
 80046e6:	6244      	str	r4, [r0, #36]	; 0x24
 80046e8:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80046ea:	2301      	movs	r3, #1
 80046ec:	4628      	mov	r0, r5
 80046ee:	b002      	add	sp, #8
 80046f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80046f4:	f000 b806 	b.w	8004704 <__strtok_r>
 80046f8:	20000088 	.word	0x20000088
 80046fc:	08005a65 	.word	0x08005a65
 8004700:	08005a7c 	.word	0x08005a7c

08004704 <__strtok_r>:
 8004704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004706:	b908      	cbnz	r0, 800470c <__strtok_r+0x8>
 8004708:	6810      	ldr	r0, [r2, #0]
 800470a:	b188      	cbz	r0, 8004730 <__strtok_r+0x2c>
 800470c:	4604      	mov	r4, r0
 800470e:	4620      	mov	r0, r4
 8004710:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004714:	460f      	mov	r7, r1
 8004716:	f817 6b01 	ldrb.w	r6, [r7], #1
 800471a:	b91e      	cbnz	r6, 8004724 <__strtok_r+0x20>
 800471c:	b965      	cbnz	r5, 8004738 <__strtok_r+0x34>
 800471e:	6015      	str	r5, [r2, #0]
 8004720:	4628      	mov	r0, r5
 8004722:	e005      	b.n	8004730 <__strtok_r+0x2c>
 8004724:	42b5      	cmp	r5, r6
 8004726:	d1f6      	bne.n	8004716 <__strtok_r+0x12>
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1f0      	bne.n	800470e <__strtok_r+0xa>
 800472c:	6014      	str	r4, [r2, #0]
 800472e:	7003      	strb	r3, [r0, #0]
 8004730:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004732:	461c      	mov	r4, r3
 8004734:	e00c      	b.n	8004750 <__strtok_r+0x4c>
 8004736:	b915      	cbnz	r5, 800473e <__strtok_r+0x3a>
 8004738:	f814 3b01 	ldrb.w	r3, [r4], #1
 800473c:	460e      	mov	r6, r1
 800473e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004742:	42ab      	cmp	r3, r5
 8004744:	d1f7      	bne.n	8004736 <__strtok_r+0x32>
 8004746:	2b00      	cmp	r3, #0
 8004748:	d0f3      	beq.n	8004732 <__strtok_r+0x2e>
 800474a:	2300      	movs	r3, #0
 800474c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004750:	6014      	str	r4, [r2, #0]
 8004752:	e7ed      	b.n	8004730 <__strtok_r+0x2c>

08004754 <_close_r>:
 8004754:	b538      	push	{r3, r4, r5, lr}
 8004756:	4d06      	ldr	r5, [pc, #24]	; (8004770 <_close_r+0x1c>)
 8004758:	2300      	movs	r3, #0
 800475a:	4604      	mov	r4, r0
 800475c:	4608      	mov	r0, r1
 800475e:	602b      	str	r3, [r5, #0]
 8004760:	f7fc fc13 	bl	8000f8a <_close>
 8004764:	1c43      	adds	r3, r0, #1
 8004766:	d102      	bne.n	800476e <_close_r+0x1a>
 8004768:	682b      	ldr	r3, [r5, #0]
 800476a:	b103      	cbz	r3, 800476e <_close_r+0x1a>
 800476c:	6023      	str	r3, [r4, #0]
 800476e:	bd38      	pop	{r3, r4, r5, pc}
 8004770:	20000348 	.word	0x20000348

08004774 <_lseek_r>:
 8004774:	b538      	push	{r3, r4, r5, lr}
 8004776:	4d07      	ldr	r5, [pc, #28]	; (8004794 <_lseek_r+0x20>)
 8004778:	4604      	mov	r4, r0
 800477a:	4608      	mov	r0, r1
 800477c:	4611      	mov	r1, r2
 800477e:	2200      	movs	r2, #0
 8004780:	602a      	str	r2, [r5, #0]
 8004782:	461a      	mov	r2, r3
 8004784:	f7fc fc28 	bl	8000fd8 <_lseek>
 8004788:	1c43      	adds	r3, r0, #1
 800478a:	d102      	bne.n	8004792 <_lseek_r+0x1e>
 800478c:	682b      	ldr	r3, [r5, #0]
 800478e:	b103      	cbz	r3, 8004792 <_lseek_r+0x1e>
 8004790:	6023      	str	r3, [r4, #0]
 8004792:	bd38      	pop	{r3, r4, r5, pc}
 8004794:	20000348 	.word	0x20000348

08004798 <_read_r>:
 8004798:	b538      	push	{r3, r4, r5, lr}
 800479a:	4d07      	ldr	r5, [pc, #28]	; (80047b8 <_read_r+0x20>)
 800479c:	4604      	mov	r4, r0
 800479e:	4608      	mov	r0, r1
 80047a0:	4611      	mov	r1, r2
 80047a2:	2200      	movs	r2, #0
 80047a4:	602a      	str	r2, [r5, #0]
 80047a6:	461a      	mov	r2, r3
 80047a8:	f7fc fbb6 	bl	8000f18 <_read>
 80047ac:	1c43      	adds	r3, r0, #1
 80047ae:	d102      	bne.n	80047b6 <_read_r+0x1e>
 80047b0:	682b      	ldr	r3, [r5, #0]
 80047b2:	b103      	cbz	r3, 80047b6 <_read_r+0x1e>
 80047b4:	6023      	str	r3, [r4, #0]
 80047b6:	bd38      	pop	{r3, r4, r5, pc}
 80047b8:	20000348 	.word	0x20000348

080047bc <_write_r>:
 80047bc:	b538      	push	{r3, r4, r5, lr}
 80047be:	4d07      	ldr	r5, [pc, #28]	; (80047dc <_write_r+0x20>)
 80047c0:	4604      	mov	r4, r0
 80047c2:	4608      	mov	r0, r1
 80047c4:	4611      	mov	r1, r2
 80047c6:	2200      	movs	r2, #0
 80047c8:	602a      	str	r2, [r5, #0]
 80047ca:	461a      	mov	r2, r3
 80047cc:	f7fc fbc1 	bl	8000f52 <_write>
 80047d0:	1c43      	adds	r3, r0, #1
 80047d2:	d102      	bne.n	80047da <_write_r+0x1e>
 80047d4:	682b      	ldr	r3, [r5, #0]
 80047d6:	b103      	cbz	r3, 80047da <_write_r+0x1e>
 80047d8:	6023      	str	r3, [r4, #0]
 80047da:	bd38      	pop	{r3, r4, r5, pc}
 80047dc:	20000348 	.word	0x20000348

080047e0 <__errno>:
 80047e0:	4b01      	ldr	r3, [pc, #4]	; (80047e8 <__errno+0x8>)
 80047e2:	6818      	ldr	r0, [r3, #0]
 80047e4:	4770      	bx	lr
 80047e6:	bf00      	nop
 80047e8:	20000088 	.word	0x20000088

080047ec <__libc_init_array>:
 80047ec:	b570      	push	{r4, r5, r6, lr}
 80047ee:	4d0d      	ldr	r5, [pc, #52]	; (8004824 <__libc_init_array+0x38>)
 80047f0:	4c0d      	ldr	r4, [pc, #52]	; (8004828 <__libc_init_array+0x3c>)
 80047f2:	1b64      	subs	r4, r4, r5
 80047f4:	10a4      	asrs	r4, r4, #2
 80047f6:	2600      	movs	r6, #0
 80047f8:	42a6      	cmp	r6, r4
 80047fa:	d109      	bne.n	8004810 <__libc_init_array+0x24>
 80047fc:	4d0b      	ldr	r5, [pc, #44]	; (800482c <__libc_init_array+0x40>)
 80047fe:	4c0c      	ldr	r4, [pc, #48]	; (8004830 <__libc_init_array+0x44>)
 8004800:	f001 f806 	bl	8005810 <_init>
 8004804:	1b64      	subs	r4, r4, r5
 8004806:	10a4      	asrs	r4, r4, #2
 8004808:	2600      	movs	r6, #0
 800480a:	42a6      	cmp	r6, r4
 800480c:	d105      	bne.n	800481a <__libc_init_array+0x2e>
 800480e:	bd70      	pop	{r4, r5, r6, pc}
 8004810:	f855 3b04 	ldr.w	r3, [r5], #4
 8004814:	4798      	blx	r3
 8004816:	3601      	adds	r6, #1
 8004818:	e7ee      	b.n	80047f8 <__libc_init_array+0xc>
 800481a:	f855 3b04 	ldr.w	r3, [r5], #4
 800481e:	4798      	blx	r3
 8004820:	3601      	adds	r6, #1
 8004822:	e7f2      	b.n	800480a <__libc_init_array+0x1e>
 8004824:	08005b50 	.word	0x08005b50
 8004828:	08005b50 	.word	0x08005b50
 800482c:	08005b50 	.word	0x08005b50
 8004830:	08005b54 	.word	0x08005b54

08004834 <__retarget_lock_acquire_recursive>:
 8004834:	4770      	bx	lr

08004836 <__retarget_lock_release_recursive>:
 8004836:	4770      	bx	lr

08004838 <__assert_func>:
 8004838:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800483a:	4614      	mov	r4, r2
 800483c:	461a      	mov	r2, r3
 800483e:	4b09      	ldr	r3, [pc, #36]	; (8004864 <__assert_func+0x2c>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4605      	mov	r5, r0
 8004844:	68d8      	ldr	r0, [r3, #12]
 8004846:	b14c      	cbz	r4, 800485c <__assert_func+0x24>
 8004848:	4b07      	ldr	r3, [pc, #28]	; (8004868 <__assert_func+0x30>)
 800484a:	9100      	str	r1, [sp, #0]
 800484c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004850:	4906      	ldr	r1, [pc, #24]	; (800486c <__assert_func+0x34>)
 8004852:	462b      	mov	r3, r5
 8004854:	f000 fca4 	bl	80051a0 <fiprintf>
 8004858:	f000 fcfa 	bl	8005250 <abort>
 800485c:	4b04      	ldr	r3, [pc, #16]	; (8004870 <__assert_func+0x38>)
 800485e:	461c      	mov	r4, r3
 8004860:	e7f3      	b.n	800484a <__assert_func+0x12>
 8004862:	bf00      	nop
 8004864:	20000088 	.word	0x20000088
 8004868:	08005ad6 	.word	0x08005ad6
 800486c:	08005ae3 	.word	0x08005ae3
 8004870:	08005b11 	.word	0x08005b11

08004874 <_free_r>:
 8004874:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004876:	2900      	cmp	r1, #0
 8004878:	d044      	beq.n	8004904 <_free_r+0x90>
 800487a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800487e:	9001      	str	r0, [sp, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	f1a1 0404 	sub.w	r4, r1, #4
 8004886:	bfb8      	it	lt
 8004888:	18e4      	addlt	r4, r4, r3
 800488a:	f000 f8e7 	bl	8004a5c <__malloc_lock>
 800488e:	4a1e      	ldr	r2, [pc, #120]	; (8004908 <_free_r+0x94>)
 8004890:	9801      	ldr	r0, [sp, #4]
 8004892:	6813      	ldr	r3, [r2, #0]
 8004894:	b933      	cbnz	r3, 80048a4 <_free_r+0x30>
 8004896:	6063      	str	r3, [r4, #4]
 8004898:	6014      	str	r4, [r2, #0]
 800489a:	b003      	add	sp, #12
 800489c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80048a0:	f000 b8e2 	b.w	8004a68 <__malloc_unlock>
 80048a4:	42a3      	cmp	r3, r4
 80048a6:	d908      	bls.n	80048ba <_free_r+0x46>
 80048a8:	6825      	ldr	r5, [r4, #0]
 80048aa:	1961      	adds	r1, r4, r5
 80048ac:	428b      	cmp	r3, r1
 80048ae:	bf01      	itttt	eq
 80048b0:	6819      	ldreq	r1, [r3, #0]
 80048b2:	685b      	ldreq	r3, [r3, #4]
 80048b4:	1949      	addeq	r1, r1, r5
 80048b6:	6021      	streq	r1, [r4, #0]
 80048b8:	e7ed      	b.n	8004896 <_free_r+0x22>
 80048ba:	461a      	mov	r2, r3
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	b10b      	cbz	r3, 80048c4 <_free_r+0x50>
 80048c0:	42a3      	cmp	r3, r4
 80048c2:	d9fa      	bls.n	80048ba <_free_r+0x46>
 80048c4:	6811      	ldr	r1, [r2, #0]
 80048c6:	1855      	adds	r5, r2, r1
 80048c8:	42a5      	cmp	r5, r4
 80048ca:	d10b      	bne.n	80048e4 <_free_r+0x70>
 80048cc:	6824      	ldr	r4, [r4, #0]
 80048ce:	4421      	add	r1, r4
 80048d0:	1854      	adds	r4, r2, r1
 80048d2:	42a3      	cmp	r3, r4
 80048d4:	6011      	str	r1, [r2, #0]
 80048d6:	d1e0      	bne.n	800489a <_free_r+0x26>
 80048d8:	681c      	ldr	r4, [r3, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	6053      	str	r3, [r2, #4]
 80048de:	440c      	add	r4, r1
 80048e0:	6014      	str	r4, [r2, #0]
 80048e2:	e7da      	b.n	800489a <_free_r+0x26>
 80048e4:	d902      	bls.n	80048ec <_free_r+0x78>
 80048e6:	230c      	movs	r3, #12
 80048e8:	6003      	str	r3, [r0, #0]
 80048ea:	e7d6      	b.n	800489a <_free_r+0x26>
 80048ec:	6825      	ldr	r5, [r4, #0]
 80048ee:	1961      	adds	r1, r4, r5
 80048f0:	428b      	cmp	r3, r1
 80048f2:	bf04      	itt	eq
 80048f4:	6819      	ldreq	r1, [r3, #0]
 80048f6:	685b      	ldreq	r3, [r3, #4]
 80048f8:	6063      	str	r3, [r4, #4]
 80048fa:	bf04      	itt	eq
 80048fc:	1949      	addeq	r1, r1, r5
 80048fe:	6021      	streq	r1, [r4, #0]
 8004900:	6054      	str	r4, [r2, #4]
 8004902:	e7ca      	b.n	800489a <_free_r+0x26>
 8004904:	b003      	add	sp, #12
 8004906:	bd30      	pop	{r4, r5, pc}
 8004908:	20000350 	.word	0x20000350

0800490c <malloc>:
 800490c:	4b02      	ldr	r3, [pc, #8]	; (8004918 <malloc+0xc>)
 800490e:	4601      	mov	r1, r0
 8004910:	6818      	ldr	r0, [r3, #0]
 8004912:	f000 b823 	b.w	800495c <_malloc_r>
 8004916:	bf00      	nop
 8004918:	20000088 	.word	0x20000088

0800491c <sbrk_aligned>:
 800491c:	b570      	push	{r4, r5, r6, lr}
 800491e:	4e0e      	ldr	r6, [pc, #56]	; (8004958 <sbrk_aligned+0x3c>)
 8004920:	460c      	mov	r4, r1
 8004922:	6831      	ldr	r1, [r6, #0]
 8004924:	4605      	mov	r5, r0
 8004926:	b911      	cbnz	r1, 800492e <sbrk_aligned+0x12>
 8004928:	f000 fc74 	bl	8005214 <_sbrk_r>
 800492c:	6030      	str	r0, [r6, #0]
 800492e:	4621      	mov	r1, r4
 8004930:	4628      	mov	r0, r5
 8004932:	f000 fc6f 	bl	8005214 <_sbrk_r>
 8004936:	1c43      	adds	r3, r0, #1
 8004938:	d00a      	beq.n	8004950 <sbrk_aligned+0x34>
 800493a:	1cc4      	adds	r4, r0, #3
 800493c:	f024 0403 	bic.w	r4, r4, #3
 8004940:	42a0      	cmp	r0, r4
 8004942:	d007      	beq.n	8004954 <sbrk_aligned+0x38>
 8004944:	1a21      	subs	r1, r4, r0
 8004946:	4628      	mov	r0, r5
 8004948:	f000 fc64 	bl	8005214 <_sbrk_r>
 800494c:	3001      	adds	r0, #1
 800494e:	d101      	bne.n	8004954 <sbrk_aligned+0x38>
 8004950:	f04f 34ff 	mov.w	r4, #4294967295
 8004954:	4620      	mov	r0, r4
 8004956:	bd70      	pop	{r4, r5, r6, pc}
 8004958:	20000354 	.word	0x20000354

0800495c <_malloc_r>:
 800495c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004960:	1ccd      	adds	r5, r1, #3
 8004962:	f025 0503 	bic.w	r5, r5, #3
 8004966:	3508      	adds	r5, #8
 8004968:	2d0c      	cmp	r5, #12
 800496a:	bf38      	it	cc
 800496c:	250c      	movcc	r5, #12
 800496e:	2d00      	cmp	r5, #0
 8004970:	4607      	mov	r7, r0
 8004972:	db01      	blt.n	8004978 <_malloc_r+0x1c>
 8004974:	42a9      	cmp	r1, r5
 8004976:	d905      	bls.n	8004984 <_malloc_r+0x28>
 8004978:	230c      	movs	r3, #12
 800497a:	603b      	str	r3, [r7, #0]
 800497c:	2600      	movs	r6, #0
 800497e:	4630      	mov	r0, r6
 8004980:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004984:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004a58 <_malloc_r+0xfc>
 8004988:	f000 f868 	bl	8004a5c <__malloc_lock>
 800498c:	f8d8 3000 	ldr.w	r3, [r8]
 8004990:	461c      	mov	r4, r3
 8004992:	bb5c      	cbnz	r4, 80049ec <_malloc_r+0x90>
 8004994:	4629      	mov	r1, r5
 8004996:	4638      	mov	r0, r7
 8004998:	f7ff ffc0 	bl	800491c <sbrk_aligned>
 800499c:	1c43      	adds	r3, r0, #1
 800499e:	4604      	mov	r4, r0
 80049a0:	d155      	bne.n	8004a4e <_malloc_r+0xf2>
 80049a2:	f8d8 4000 	ldr.w	r4, [r8]
 80049a6:	4626      	mov	r6, r4
 80049a8:	2e00      	cmp	r6, #0
 80049aa:	d145      	bne.n	8004a38 <_malloc_r+0xdc>
 80049ac:	2c00      	cmp	r4, #0
 80049ae:	d048      	beq.n	8004a42 <_malloc_r+0xe6>
 80049b0:	6823      	ldr	r3, [r4, #0]
 80049b2:	4631      	mov	r1, r6
 80049b4:	4638      	mov	r0, r7
 80049b6:	eb04 0903 	add.w	r9, r4, r3
 80049ba:	f000 fc2b 	bl	8005214 <_sbrk_r>
 80049be:	4581      	cmp	r9, r0
 80049c0:	d13f      	bne.n	8004a42 <_malloc_r+0xe6>
 80049c2:	6821      	ldr	r1, [r4, #0]
 80049c4:	1a6d      	subs	r5, r5, r1
 80049c6:	4629      	mov	r1, r5
 80049c8:	4638      	mov	r0, r7
 80049ca:	f7ff ffa7 	bl	800491c <sbrk_aligned>
 80049ce:	3001      	adds	r0, #1
 80049d0:	d037      	beq.n	8004a42 <_malloc_r+0xe6>
 80049d2:	6823      	ldr	r3, [r4, #0]
 80049d4:	442b      	add	r3, r5
 80049d6:	6023      	str	r3, [r4, #0]
 80049d8:	f8d8 3000 	ldr.w	r3, [r8]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d038      	beq.n	8004a52 <_malloc_r+0xf6>
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	42a2      	cmp	r2, r4
 80049e4:	d12b      	bne.n	8004a3e <_malloc_r+0xe2>
 80049e6:	2200      	movs	r2, #0
 80049e8:	605a      	str	r2, [r3, #4]
 80049ea:	e00f      	b.n	8004a0c <_malloc_r+0xb0>
 80049ec:	6822      	ldr	r2, [r4, #0]
 80049ee:	1b52      	subs	r2, r2, r5
 80049f0:	d41f      	bmi.n	8004a32 <_malloc_r+0xd6>
 80049f2:	2a0b      	cmp	r2, #11
 80049f4:	d917      	bls.n	8004a26 <_malloc_r+0xca>
 80049f6:	1961      	adds	r1, r4, r5
 80049f8:	42a3      	cmp	r3, r4
 80049fa:	6025      	str	r5, [r4, #0]
 80049fc:	bf18      	it	ne
 80049fe:	6059      	strne	r1, [r3, #4]
 8004a00:	6863      	ldr	r3, [r4, #4]
 8004a02:	bf08      	it	eq
 8004a04:	f8c8 1000 	streq.w	r1, [r8]
 8004a08:	5162      	str	r2, [r4, r5]
 8004a0a:	604b      	str	r3, [r1, #4]
 8004a0c:	4638      	mov	r0, r7
 8004a0e:	f104 060b 	add.w	r6, r4, #11
 8004a12:	f000 f829 	bl	8004a68 <__malloc_unlock>
 8004a16:	f026 0607 	bic.w	r6, r6, #7
 8004a1a:	1d23      	adds	r3, r4, #4
 8004a1c:	1af2      	subs	r2, r6, r3
 8004a1e:	d0ae      	beq.n	800497e <_malloc_r+0x22>
 8004a20:	1b9b      	subs	r3, r3, r6
 8004a22:	50a3      	str	r3, [r4, r2]
 8004a24:	e7ab      	b.n	800497e <_malloc_r+0x22>
 8004a26:	42a3      	cmp	r3, r4
 8004a28:	6862      	ldr	r2, [r4, #4]
 8004a2a:	d1dd      	bne.n	80049e8 <_malloc_r+0x8c>
 8004a2c:	f8c8 2000 	str.w	r2, [r8]
 8004a30:	e7ec      	b.n	8004a0c <_malloc_r+0xb0>
 8004a32:	4623      	mov	r3, r4
 8004a34:	6864      	ldr	r4, [r4, #4]
 8004a36:	e7ac      	b.n	8004992 <_malloc_r+0x36>
 8004a38:	4634      	mov	r4, r6
 8004a3a:	6876      	ldr	r6, [r6, #4]
 8004a3c:	e7b4      	b.n	80049a8 <_malloc_r+0x4c>
 8004a3e:	4613      	mov	r3, r2
 8004a40:	e7cc      	b.n	80049dc <_malloc_r+0x80>
 8004a42:	230c      	movs	r3, #12
 8004a44:	603b      	str	r3, [r7, #0]
 8004a46:	4638      	mov	r0, r7
 8004a48:	f000 f80e 	bl	8004a68 <__malloc_unlock>
 8004a4c:	e797      	b.n	800497e <_malloc_r+0x22>
 8004a4e:	6025      	str	r5, [r4, #0]
 8004a50:	e7dc      	b.n	8004a0c <_malloc_r+0xb0>
 8004a52:	605b      	str	r3, [r3, #4]
 8004a54:	deff      	udf	#255	; 0xff
 8004a56:	bf00      	nop
 8004a58:	20000350 	.word	0x20000350

08004a5c <__malloc_lock>:
 8004a5c:	4801      	ldr	r0, [pc, #4]	; (8004a64 <__malloc_lock+0x8>)
 8004a5e:	f7ff bee9 	b.w	8004834 <__retarget_lock_acquire_recursive>
 8004a62:	bf00      	nop
 8004a64:	2000034c 	.word	0x2000034c

08004a68 <__malloc_unlock>:
 8004a68:	4801      	ldr	r0, [pc, #4]	; (8004a70 <__malloc_unlock+0x8>)
 8004a6a:	f7ff bee4 	b.w	8004836 <__retarget_lock_release_recursive>
 8004a6e:	bf00      	nop
 8004a70:	2000034c 	.word	0x2000034c

08004a74 <__ssputs_r>:
 8004a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a78:	688e      	ldr	r6, [r1, #8]
 8004a7a:	461f      	mov	r7, r3
 8004a7c:	42be      	cmp	r6, r7
 8004a7e:	680b      	ldr	r3, [r1, #0]
 8004a80:	4682      	mov	sl, r0
 8004a82:	460c      	mov	r4, r1
 8004a84:	4690      	mov	r8, r2
 8004a86:	d82c      	bhi.n	8004ae2 <__ssputs_r+0x6e>
 8004a88:	898a      	ldrh	r2, [r1, #12]
 8004a8a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004a8e:	d026      	beq.n	8004ade <__ssputs_r+0x6a>
 8004a90:	6965      	ldr	r5, [r4, #20]
 8004a92:	6909      	ldr	r1, [r1, #16]
 8004a94:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a98:	eba3 0901 	sub.w	r9, r3, r1
 8004a9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004aa0:	1c7b      	adds	r3, r7, #1
 8004aa2:	444b      	add	r3, r9
 8004aa4:	106d      	asrs	r5, r5, #1
 8004aa6:	429d      	cmp	r5, r3
 8004aa8:	bf38      	it	cc
 8004aaa:	461d      	movcc	r5, r3
 8004aac:	0553      	lsls	r3, r2, #21
 8004aae:	d527      	bpl.n	8004b00 <__ssputs_r+0x8c>
 8004ab0:	4629      	mov	r1, r5
 8004ab2:	f7ff ff53 	bl	800495c <_malloc_r>
 8004ab6:	4606      	mov	r6, r0
 8004ab8:	b360      	cbz	r0, 8004b14 <__ssputs_r+0xa0>
 8004aba:	6921      	ldr	r1, [r4, #16]
 8004abc:	464a      	mov	r2, r9
 8004abe:	f000 fbb9 	bl	8005234 <memcpy>
 8004ac2:	89a3      	ldrh	r3, [r4, #12]
 8004ac4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004ac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004acc:	81a3      	strh	r3, [r4, #12]
 8004ace:	6126      	str	r6, [r4, #16]
 8004ad0:	6165      	str	r5, [r4, #20]
 8004ad2:	444e      	add	r6, r9
 8004ad4:	eba5 0509 	sub.w	r5, r5, r9
 8004ad8:	6026      	str	r6, [r4, #0]
 8004ada:	60a5      	str	r5, [r4, #8]
 8004adc:	463e      	mov	r6, r7
 8004ade:	42be      	cmp	r6, r7
 8004ae0:	d900      	bls.n	8004ae4 <__ssputs_r+0x70>
 8004ae2:	463e      	mov	r6, r7
 8004ae4:	6820      	ldr	r0, [r4, #0]
 8004ae6:	4632      	mov	r2, r6
 8004ae8:	4641      	mov	r1, r8
 8004aea:	f000 fb6b 	bl	80051c4 <memmove>
 8004aee:	68a3      	ldr	r3, [r4, #8]
 8004af0:	1b9b      	subs	r3, r3, r6
 8004af2:	60a3      	str	r3, [r4, #8]
 8004af4:	6823      	ldr	r3, [r4, #0]
 8004af6:	4433      	add	r3, r6
 8004af8:	6023      	str	r3, [r4, #0]
 8004afa:	2000      	movs	r0, #0
 8004afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b00:	462a      	mov	r2, r5
 8004b02:	f000 fbac 	bl	800525e <_realloc_r>
 8004b06:	4606      	mov	r6, r0
 8004b08:	2800      	cmp	r0, #0
 8004b0a:	d1e0      	bne.n	8004ace <__ssputs_r+0x5a>
 8004b0c:	6921      	ldr	r1, [r4, #16]
 8004b0e:	4650      	mov	r0, sl
 8004b10:	f7ff feb0 	bl	8004874 <_free_r>
 8004b14:	230c      	movs	r3, #12
 8004b16:	f8ca 3000 	str.w	r3, [sl]
 8004b1a:	89a3      	ldrh	r3, [r4, #12]
 8004b1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b20:	81a3      	strh	r3, [r4, #12]
 8004b22:	f04f 30ff 	mov.w	r0, #4294967295
 8004b26:	e7e9      	b.n	8004afc <__ssputs_r+0x88>

08004b28 <_svfiprintf_r>:
 8004b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b2c:	4698      	mov	r8, r3
 8004b2e:	898b      	ldrh	r3, [r1, #12]
 8004b30:	061b      	lsls	r3, r3, #24
 8004b32:	b09d      	sub	sp, #116	; 0x74
 8004b34:	4607      	mov	r7, r0
 8004b36:	460d      	mov	r5, r1
 8004b38:	4614      	mov	r4, r2
 8004b3a:	d50e      	bpl.n	8004b5a <_svfiprintf_r+0x32>
 8004b3c:	690b      	ldr	r3, [r1, #16]
 8004b3e:	b963      	cbnz	r3, 8004b5a <_svfiprintf_r+0x32>
 8004b40:	2140      	movs	r1, #64	; 0x40
 8004b42:	f7ff ff0b 	bl	800495c <_malloc_r>
 8004b46:	6028      	str	r0, [r5, #0]
 8004b48:	6128      	str	r0, [r5, #16]
 8004b4a:	b920      	cbnz	r0, 8004b56 <_svfiprintf_r+0x2e>
 8004b4c:	230c      	movs	r3, #12
 8004b4e:	603b      	str	r3, [r7, #0]
 8004b50:	f04f 30ff 	mov.w	r0, #4294967295
 8004b54:	e0d0      	b.n	8004cf8 <_svfiprintf_r+0x1d0>
 8004b56:	2340      	movs	r3, #64	; 0x40
 8004b58:	616b      	str	r3, [r5, #20]
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	9309      	str	r3, [sp, #36]	; 0x24
 8004b5e:	2320      	movs	r3, #32
 8004b60:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b64:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b68:	2330      	movs	r3, #48	; 0x30
 8004b6a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004d10 <_svfiprintf_r+0x1e8>
 8004b6e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b72:	f04f 0901 	mov.w	r9, #1
 8004b76:	4623      	mov	r3, r4
 8004b78:	469a      	mov	sl, r3
 8004b7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b7e:	b10a      	cbz	r2, 8004b84 <_svfiprintf_r+0x5c>
 8004b80:	2a25      	cmp	r2, #37	; 0x25
 8004b82:	d1f9      	bne.n	8004b78 <_svfiprintf_r+0x50>
 8004b84:	ebba 0b04 	subs.w	fp, sl, r4
 8004b88:	d00b      	beq.n	8004ba2 <_svfiprintf_r+0x7a>
 8004b8a:	465b      	mov	r3, fp
 8004b8c:	4622      	mov	r2, r4
 8004b8e:	4629      	mov	r1, r5
 8004b90:	4638      	mov	r0, r7
 8004b92:	f7ff ff6f 	bl	8004a74 <__ssputs_r>
 8004b96:	3001      	adds	r0, #1
 8004b98:	f000 80a9 	beq.w	8004cee <_svfiprintf_r+0x1c6>
 8004b9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b9e:	445a      	add	r2, fp
 8004ba0:	9209      	str	r2, [sp, #36]	; 0x24
 8004ba2:	f89a 3000 	ldrb.w	r3, [sl]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f000 80a1 	beq.w	8004cee <_svfiprintf_r+0x1c6>
 8004bac:	2300      	movs	r3, #0
 8004bae:	f04f 32ff 	mov.w	r2, #4294967295
 8004bb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bb6:	f10a 0a01 	add.w	sl, sl, #1
 8004bba:	9304      	str	r3, [sp, #16]
 8004bbc:	9307      	str	r3, [sp, #28]
 8004bbe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004bc2:	931a      	str	r3, [sp, #104]	; 0x68
 8004bc4:	4654      	mov	r4, sl
 8004bc6:	2205      	movs	r2, #5
 8004bc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bcc:	4850      	ldr	r0, [pc, #320]	; (8004d10 <_svfiprintf_r+0x1e8>)
 8004bce:	f7fb fb4f 	bl	8000270 <memchr>
 8004bd2:	9a04      	ldr	r2, [sp, #16]
 8004bd4:	b9d8      	cbnz	r0, 8004c0e <_svfiprintf_r+0xe6>
 8004bd6:	06d0      	lsls	r0, r2, #27
 8004bd8:	bf44      	itt	mi
 8004bda:	2320      	movmi	r3, #32
 8004bdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004be0:	0711      	lsls	r1, r2, #28
 8004be2:	bf44      	itt	mi
 8004be4:	232b      	movmi	r3, #43	; 0x2b
 8004be6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004bea:	f89a 3000 	ldrb.w	r3, [sl]
 8004bee:	2b2a      	cmp	r3, #42	; 0x2a
 8004bf0:	d015      	beq.n	8004c1e <_svfiprintf_r+0xf6>
 8004bf2:	9a07      	ldr	r2, [sp, #28]
 8004bf4:	4654      	mov	r4, sl
 8004bf6:	2000      	movs	r0, #0
 8004bf8:	f04f 0c0a 	mov.w	ip, #10
 8004bfc:	4621      	mov	r1, r4
 8004bfe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c02:	3b30      	subs	r3, #48	; 0x30
 8004c04:	2b09      	cmp	r3, #9
 8004c06:	d94d      	bls.n	8004ca4 <_svfiprintf_r+0x17c>
 8004c08:	b1b0      	cbz	r0, 8004c38 <_svfiprintf_r+0x110>
 8004c0a:	9207      	str	r2, [sp, #28]
 8004c0c:	e014      	b.n	8004c38 <_svfiprintf_r+0x110>
 8004c0e:	eba0 0308 	sub.w	r3, r0, r8
 8004c12:	fa09 f303 	lsl.w	r3, r9, r3
 8004c16:	4313      	orrs	r3, r2
 8004c18:	9304      	str	r3, [sp, #16]
 8004c1a:	46a2      	mov	sl, r4
 8004c1c:	e7d2      	b.n	8004bc4 <_svfiprintf_r+0x9c>
 8004c1e:	9b03      	ldr	r3, [sp, #12]
 8004c20:	1d19      	adds	r1, r3, #4
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	9103      	str	r1, [sp, #12]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	bfbb      	ittet	lt
 8004c2a:	425b      	neglt	r3, r3
 8004c2c:	f042 0202 	orrlt.w	r2, r2, #2
 8004c30:	9307      	strge	r3, [sp, #28]
 8004c32:	9307      	strlt	r3, [sp, #28]
 8004c34:	bfb8      	it	lt
 8004c36:	9204      	strlt	r2, [sp, #16]
 8004c38:	7823      	ldrb	r3, [r4, #0]
 8004c3a:	2b2e      	cmp	r3, #46	; 0x2e
 8004c3c:	d10c      	bne.n	8004c58 <_svfiprintf_r+0x130>
 8004c3e:	7863      	ldrb	r3, [r4, #1]
 8004c40:	2b2a      	cmp	r3, #42	; 0x2a
 8004c42:	d134      	bne.n	8004cae <_svfiprintf_r+0x186>
 8004c44:	9b03      	ldr	r3, [sp, #12]
 8004c46:	1d1a      	adds	r2, r3, #4
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	9203      	str	r2, [sp, #12]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	bfb8      	it	lt
 8004c50:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c54:	3402      	adds	r4, #2
 8004c56:	9305      	str	r3, [sp, #20]
 8004c58:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004d20 <_svfiprintf_r+0x1f8>
 8004c5c:	7821      	ldrb	r1, [r4, #0]
 8004c5e:	2203      	movs	r2, #3
 8004c60:	4650      	mov	r0, sl
 8004c62:	f7fb fb05 	bl	8000270 <memchr>
 8004c66:	b138      	cbz	r0, 8004c78 <_svfiprintf_r+0x150>
 8004c68:	9b04      	ldr	r3, [sp, #16]
 8004c6a:	eba0 000a 	sub.w	r0, r0, sl
 8004c6e:	2240      	movs	r2, #64	; 0x40
 8004c70:	4082      	lsls	r2, r0
 8004c72:	4313      	orrs	r3, r2
 8004c74:	3401      	adds	r4, #1
 8004c76:	9304      	str	r3, [sp, #16]
 8004c78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c7c:	4825      	ldr	r0, [pc, #148]	; (8004d14 <_svfiprintf_r+0x1ec>)
 8004c7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c82:	2206      	movs	r2, #6
 8004c84:	f7fb faf4 	bl	8000270 <memchr>
 8004c88:	2800      	cmp	r0, #0
 8004c8a:	d038      	beq.n	8004cfe <_svfiprintf_r+0x1d6>
 8004c8c:	4b22      	ldr	r3, [pc, #136]	; (8004d18 <_svfiprintf_r+0x1f0>)
 8004c8e:	bb1b      	cbnz	r3, 8004cd8 <_svfiprintf_r+0x1b0>
 8004c90:	9b03      	ldr	r3, [sp, #12]
 8004c92:	3307      	adds	r3, #7
 8004c94:	f023 0307 	bic.w	r3, r3, #7
 8004c98:	3308      	adds	r3, #8
 8004c9a:	9303      	str	r3, [sp, #12]
 8004c9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c9e:	4433      	add	r3, r6
 8004ca0:	9309      	str	r3, [sp, #36]	; 0x24
 8004ca2:	e768      	b.n	8004b76 <_svfiprintf_r+0x4e>
 8004ca4:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ca8:	460c      	mov	r4, r1
 8004caa:	2001      	movs	r0, #1
 8004cac:	e7a6      	b.n	8004bfc <_svfiprintf_r+0xd4>
 8004cae:	2300      	movs	r3, #0
 8004cb0:	3401      	adds	r4, #1
 8004cb2:	9305      	str	r3, [sp, #20]
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	f04f 0c0a 	mov.w	ip, #10
 8004cba:	4620      	mov	r0, r4
 8004cbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cc0:	3a30      	subs	r2, #48	; 0x30
 8004cc2:	2a09      	cmp	r2, #9
 8004cc4:	d903      	bls.n	8004cce <_svfiprintf_r+0x1a6>
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0c6      	beq.n	8004c58 <_svfiprintf_r+0x130>
 8004cca:	9105      	str	r1, [sp, #20]
 8004ccc:	e7c4      	b.n	8004c58 <_svfiprintf_r+0x130>
 8004cce:	fb0c 2101 	mla	r1, ip, r1, r2
 8004cd2:	4604      	mov	r4, r0
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e7f0      	b.n	8004cba <_svfiprintf_r+0x192>
 8004cd8:	ab03      	add	r3, sp, #12
 8004cda:	9300      	str	r3, [sp, #0]
 8004cdc:	462a      	mov	r2, r5
 8004cde:	4b0f      	ldr	r3, [pc, #60]	; (8004d1c <_svfiprintf_r+0x1f4>)
 8004ce0:	a904      	add	r1, sp, #16
 8004ce2:	4638      	mov	r0, r7
 8004ce4:	f3af 8000 	nop.w
 8004ce8:	1c42      	adds	r2, r0, #1
 8004cea:	4606      	mov	r6, r0
 8004cec:	d1d6      	bne.n	8004c9c <_svfiprintf_r+0x174>
 8004cee:	89ab      	ldrh	r3, [r5, #12]
 8004cf0:	065b      	lsls	r3, r3, #25
 8004cf2:	f53f af2d 	bmi.w	8004b50 <_svfiprintf_r+0x28>
 8004cf6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cf8:	b01d      	add	sp, #116	; 0x74
 8004cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cfe:	ab03      	add	r3, sp, #12
 8004d00:	9300      	str	r3, [sp, #0]
 8004d02:	462a      	mov	r2, r5
 8004d04:	4b05      	ldr	r3, [pc, #20]	; (8004d1c <_svfiprintf_r+0x1f4>)
 8004d06:	a904      	add	r1, sp, #16
 8004d08:	4638      	mov	r0, r7
 8004d0a:	f000 f879 	bl	8004e00 <_printf_i>
 8004d0e:	e7eb      	b.n	8004ce8 <_svfiprintf_r+0x1c0>
 8004d10:	08005b12 	.word	0x08005b12
 8004d14:	08005b1c 	.word	0x08005b1c
 8004d18:	00000000 	.word	0x00000000
 8004d1c:	08004a75 	.word	0x08004a75
 8004d20:	08005b18 	.word	0x08005b18

08004d24 <_printf_common>:
 8004d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d28:	4616      	mov	r6, r2
 8004d2a:	4699      	mov	r9, r3
 8004d2c:	688a      	ldr	r2, [r1, #8]
 8004d2e:	690b      	ldr	r3, [r1, #16]
 8004d30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d34:	4293      	cmp	r3, r2
 8004d36:	bfb8      	it	lt
 8004d38:	4613      	movlt	r3, r2
 8004d3a:	6033      	str	r3, [r6, #0]
 8004d3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d40:	4607      	mov	r7, r0
 8004d42:	460c      	mov	r4, r1
 8004d44:	b10a      	cbz	r2, 8004d4a <_printf_common+0x26>
 8004d46:	3301      	adds	r3, #1
 8004d48:	6033      	str	r3, [r6, #0]
 8004d4a:	6823      	ldr	r3, [r4, #0]
 8004d4c:	0699      	lsls	r1, r3, #26
 8004d4e:	bf42      	ittt	mi
 8004d50:	6833      	ldrmi	r3, [r6, #0]
 8004d52:	3302      	addmi	r3, #2
 8004d54:	6033      	strmi	r3, [r6, #0]
 8004d56:	6825      	ldr	r5, [r4, #0]
 8004d58:	f015 0506 	ands.w	r5, r5, #6
 8004d5c:	d106      	bne.n	8004d6c <_printf_common+0x48>
 8004d5e:	f104 0a19 	add.w	sl, r4, #25
 8004d62:	68e3      	ldr	r3, [r4, #12]
 8004d64:	6832      	ldr	r2, [r6, #0]
 8004d66:	1a9b      	subs	r3, r3, r2
 8004d68:	42ab      	cmp	r3, r5
 8004d6a:	dc26      	bgt.n	8004dba <_printf_common+0x96>
 8004d6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004d70:	1e13      	subs	r3, r2, #0
 8004d72:	6822      	ldr	r2, [r4, #0]
 8004d74:	bf18      	it	ne
 8004d76:	2301      	movne	r3, #1
 8004d78:	0692      	lsls	r2, r2, #26
 8004d7a:	d42b      	bmi.n	8004dd4 <_printf_common+0xb0>
 8004d7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d80:	4649      	mov	r1, r9
 8004d82:	4638      	mov	r0, r7
 8004d84:	47c0      	blx	r8
 8004d86:	3001      	adds	r0, #1
 8004d88:	d01e      	beq.n	8004dc8 <_printf_common+0xa4>
 8004d8a:	6823      	ldr	r3, [r4, #0]
 8004d8c:	6922      	ldr	r2, [r4, #16]
 8004d8e:	f003 0306 	and.w	r3, r3, #6
 8004d92:	2b04      	cmp	r3, #4
 8004d94:	bf02      	ittt	eq
 8004d96:	68e5      	ldreq	r5, [r4, #12]
 8004d98:	6833      	ldreq	r3, [r6, #0]
 8004d9a:	1aed      	subeq	r5, r5, r3
 8004d9c:	68a3      	ldr	r3, [r4, #8]
 8004d9e:	bf0c      	ite	eq
 8004da0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004da4:	2500      	movne	r5, #0
 8004da6:	4293      	cmp	r3, r2
 8004da8:	bfc4      	itt	gt
 8004daa:	1a9b      	subgt	r3, r3, r2
 8004dac:	18ed      	addgt	r5, r5, r3
 8004dae:	2600      	movs	r6, #0
 8004db0:	341a      	adds	r4, #26
 8004db2:	42b5      	cmp	r5, r6
 8004db4:	d11a      	bne.n	8004dec <_printf_common+0xc8>
 8004db6:	2000      	movs	r0, #0
 8004db8:	e008      	b.n	8004dcc <_printf_common+0xa8>
 8004dba:	2301      	movs	r3, #1
 8004dbc:	4652      	mov	r2, sl
 8004dbe:	4649      	mov	r1, r9
 8004dc0:	4638      	mov	r0, r7
 8004dc2:	47c0      	blx	r8
 8004dc4:	3001      	adds	r0, #1
 8004dc6:	d103      	bne.n	8004dd0 <_printf_common+0xac>
 8004dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8004dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dd0:	3501      	adds	r5, #1
 8004dd2:	e7c6      	b.n	8004d62 <_printf_common+0x3e>
 8004dd4:	18e1      	adds	r1, r4, r3
 8004dd6:	1c5a      	adds	r2, r3, #1
 8004dd8:	2030      	movs	r0, #48	; 0x30
 8004dda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004dde:	4422      	add	r2, r4
 8004de0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004de4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004de8:	3302      	adds	r3, #2
 8004dea:	e7c7      	b.n	8004d7c <_printf_common+0x58>
 8004dec:	2301      	movs	r3, #1
 8004dee:	4622      	mov	r2, r4
 8004df0:	4649      	mov	r1, r9
 8004df2:	4638      	mov	r0, r7
 8004df4:	47c0      	blx	r8
 8004df6:	3001      	adds	r0, #1
 8004df8:	d0e6      	beq.n	8004dc8 <_printf_common+0xa4>
 8004dfa:	3601      	adds	r6, #1
 8004dfc:	e7d9      	b.n	8004db2 <_printf_common+0x8e>
	...

08004e00 <_printf_i>:
 8004e00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e04:	7e0f      	ldrb	r7, [r1, #24]
 8004e06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004e08:	2f78      	cmp	r7, #120	; 0x78
 8004e0a:	4691      	mov	r9, r2
 8004e0c:	4680      	mov	r8, r0
 8004e0e:	460c      	mov	r4, r1
 8004e10:	469a      	mov	sl, r3
 8004e12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004e16:	d807      	bhi.n	8004e28 <_printf_i+0x28>
 8004e18:	2f62      	cmp	r7, #98	; 0x62
 8004e1a:	d80a      	bhi.n	8004e32 <_printf_i+0x32>
 8004e1c:	2f00      	cmp	r7, #0
 8004e1e:	f000 80d4 	beq.w	8004fca <_printf_i+0x1ca>
 8004e22:	2f58      	cmp	r7, #88	; 0x58
 8004e24:	f000 80c0 	beq.w	8004fa8 <_printf_i+0x1a8>
 8004e28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004e30:	e03a      	b.n	8004ea8 <_printf_i+0xa8>
 8004e32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004e36:	2b15      	cmp	r3, #21
 8004e38:	d8f6      	bhi.n	8004e28 <_printf_i+0x28>
 8004e3a:	a101      	add	r1, pc, #4	; (adr r1, 8004e40 <_printf_i+0x40>)
 8004e3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e40:	08004e99 	.word	0x08004e99
 8004e44:	08004ead 	.word	0x08004ead
 8004e48:	08004e29 	.word	0x08004e29
 8004e4c:	08004e29 	.word	0x08004e29
 8004e50:	08004e29 	.word	0x08004e29
 8004e54:	08004e29 	.word	0x08004e29
 8004e58:	08004ead 	.word	0x08004ead
 8004e5c:	08004e29 	.word	0x08004e29
 8004e60:	08004e29 	.word	0x08004e29
 8004e64:	08004e29 	.word	0x08004e29
 8004e68:	08004e29 	.word	0x08004e29
 8004e6c:	08004fb1 	.word	0x08004fb1
 8004e70:	08004ed9 	.word	0x08004ed9
 8004e74:	08004f6b 	.word	0x08004f6b
 8004e78:	08004e29 	.word	0x08004e29
 8004e7c:	08004e29 	.word	0x08004e29
 8004e80:	08004fd3 	.word	0x08004fd3
 8004e84:	08004e29 	.word	0x08004e29
 8004e88:	08004ed9 	.word	0x08004ed9
 8004e8c:	08004e29 	.word	0x08004e29
 8004e90:	08004e29 	.word	0x08004e29
 8004e94:	08004f73 	.word	0x08004f73
 8004e98:	682b      	ldr	r3, [r5, #0]
 8004e9a:	1d1a      	adds	r2, r3, #4
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	602a      	str	r2, [r5, #0]
 8004ea0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ea4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e09f      	b.n	8004fec <_printf_i+0x1ec>
 8004eac:	6820      	ldr	r0, [r4, #0]
 8004eae:	682b      	ldr	r3, [r5, #0]
 8004eb0:	0607      	lsls	r7, r0, #24
 8004eb2:	f103 0104 	add.w	r1, r3, #4
 8004eb6:	6029      	str	r1, [r5, #0]
 8004eb8:	d501      	bpl.n	8004ebe <_printf_i+0xbe>
 8004eba:	681e      	ldr	r6, [r3, #0]
 8004ebc:	e003      	b.n	8004ec6 <_printf_i+0xc6>
 8004ebe:	0646      	lsls	r6, r0, #25
 8004ec0:	d5fb      	bpl.n	8004eba <_printf_i+0xba>
 8004ec2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004ec6:	2e00      	cmp	r6, #0
 8004ec8:	da03      	bge.n	8004ed2 <_printf_i+0xd2>
 8004eca:	232d      	movs	r3, #45	; 0x2d
 8004ecc:	4276      	negs	r6, r6
 8004ece:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ed2:	485a      	ldr	r0, [pc, #360]	; (800503c <_printf_i+0x23c>)
 8004ed4:	230a      	movs	r3, #10
 8004ed6:	e012      	b.n	8004efe <_printf_i+0xfe>
 8004ed8:	682b      	ldr	r3, [r5, #0]
 8004eda:	6820      	ldr	r0, [r4, #0]
 8004edc:	1d19      	adds	r1, r3, #4
 8004ede:	6029      	str	r1, [r5, #0]
 8004ee0:	0605      	lsls	r5, r0, #24
 8004ee2:	d501      	bpl.n	8004ee8 <_printf_i+0xe8>
 8004ee4:	681e      	ldr	r6, [r3, #0]
 8004ee6:	e002      	b.n	8004eee <_printf_i+0xee>
 8004ee8:	0641      	lsls	r1, r0, #25
 8004eea:	d5fb      	bpl.n	8004ee4 <_printf_i+0xe4>
 8004eec:	881e      	ldrh	r6, [r3, #0]
 8004eee:	4853      	ldr	r0, [pc, #332]	; (800503c <_printf_i+0x23c>)
 8004ef0:	2f6f      	cmp	r7, #111	; 0x6f
 8004ef2:	bf0c      	ite	eq
 8004ef4:	2308      	moveq	r3, #8
 8004ef6:	230a      	movne	r3, #10
 8004ef8:	2100      	movs	r1, #0
 8004efa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004efe:	6865      	ldr	r5, [r4, #4]
 8004f00:	60a5      	str	r5, [r4, #8]
 8004f02:	2d00      	cmp	r5, #0
 8004f04:	bfa2      	ittt	ge
 8004f06:	6821      	ldrge	r1, [r4, #0]
 8004f08:	f021 0104 	bicge.w	r1, r1, #4
 8004f0c:	6021      	strge	r1, [r4, #0]
 8004f0e:	b90e      	cbnz	r6, 8004f14 <_printf_i+0x114>
 8004f10:	2d00      	cmp	r5, #0
 8004f12:	d04b      	beq.n	8004fac <_printf_i+0x1ac>
 8004f14:	4615      	mov	r5, r2
 8004f16:	fbb6 f1f3 	udiv	r1, r6, r3
 8004f1a:	fb03 6711 	mls	r7, r3, r1, r6
 8004f1e:	5dc7      	ldrb	r7, [r0, r7]
 8004f20:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004f24:	4637      	mov	r7, r6
 8004f26:	42bb      	cmp	r3, r7
 8004f28:	460e      	mov	r6, r1
 8004f2a:	d9f4      	bls.n	8004f16 <_printf_i+0x116>
 8004f2c:	2b08      	cmp	r3, #8
 8004f2e:	d10b      	bne.n	8004f48 <_printf_i+0x148>
 8004f30:	6823      	ldr	r3, [r4, #0]
 8004f32:	07de      	lsls	r6, r3, #31
 8004f34:	d508      	bpl.n	8004f48 <_printf_i+0x148>
 8004f36:	6923      	ldr	r3, [r4, #16]
 8004f38:	6861      	ldr	r1, [r4, #4]
 8004f3a:	4299      	cmp	r1, r3
 8004f3c:	bfde      	ittt	le
 8004f3e:	2330      	movle	r3, #48	; 0x30
 8004f40:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f44:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f48:	1b52      	subs	r2, r2, r5
 8004f4a:	6122      	str	r2, [r4, #16]
 8004f4c:	f8cd a000 	str.w	sl, [sp]
 8004f50:	464b      	mov	r3, r9
 8004f52:	aa03      	add	r2, sp, #12
 8004f54:	4621      	mov	r1, r4
 8004f56:	4640      	mov	r0, r8
 8004f58:	f7ff fee4 	bl	8004d24 <_printf_common>
 8004f5c:	3001      	adds	r0, #1
 8004f5e:	d14a      	bne.n	8004ff6 <_printf_i+0x1f6>
 8004f60:	f04f 30ff 	mov.w	r0, #4294967295
 8004f64:	b004      	add	sp, #16
 8004f66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f6a:	6823      	ldr	r3, [r4, #0]
 8004f6c:	f043 0320 	orr.w	r3, r3, #32
 8004f70:	6023      	str	r3, [r4, #0]
 8004f72:	4833      	ldr	r0, [pc, #204]	; (8005040 <_printf_i+0x240>)
 8004f74:	2778      	movs	r7, #120	; 0x78
 8004f76:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004f7a:	6823      	ldr	r3, [r4, #0]
 8004f7c:	6829      	ldr	r1, [r5, #0]
 8004f7e:	061f      	lsls	r7, r3, #24
 8004f80:	f851 6b04 	ldr.w	r6, [r1], #4
 8004f84:	d402      	bmi.n	8004f8c <_printf_i+0x18c>
 8004f86:	065f      	lsls	r7, r3, #25
 8004f88:	bf48      	it	mi
 8004f8a:	b2b6      	uxthmi	r6, r6
 8004f8c:	07df      	lsls	r7, r3, #31
 8004f8e:	bf48      	it	mi
 8004f90:	f043 0320 	orrmi.w	r3, r3, #32
 8004f94:	6029      	str	r1, [r5, #0]
 8004f96:	bf48      	it	mi
 8004f98:	6023      	strmi	r3, [r4, #0]
 8004f9a:	b91e      	cbnz	r6, 8004fa4 <_printf_i+0x1a4>
 8004f9c:	6823      	ldr	r3, [r4, #0]
 8004f9e:	f023 0320 	bic.w	r3, r3, #32
 8004fa2:	6023      	str	r3, [r4, #0]
 8004fa4:	2310      	movs	r3, #16
 8004fa6:	e7a7      	b.n	8004ef8 <_printf_i+0xf8>
 8004fa8:	4824      	ldr	r0, [pc, #144]	; (800503c <_printf_i+0x23c>)
 8004faa:	e7e4      	b.n	8004f76 <_printf_i+0x176>
 8004fac:	4615      	mov	r5, r2
 8004fae:	e7bd      	b.n	8004f2c <_printf_i+0x12c>
 8004fb0:	682b      	ldr	r3, [r5, #0]
 8004fb2:	6826      	ldr	r6, [r4, #0]
 8004fb4:	6961      	ldr	r1, [r4, #20]
 8004fb6:	1d18      	adds	r0, r3, #4
 8004fb8:	6028      	str	r0, [r5, #0]
 8004fba:	0635      	lsls	r5, r6, #24
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	d501      	bpl.n	8004fc4 <_printf_i+0x1c4>
 8004fc0:	6019      	str	r1, [r3, #0]
 8004fc2:	e002      	b.n	8004fca <_printf_i+0x1ca>
 8004fc4:	0670      	lsls	r0, r6, #25
 8004fc6:	d5fb      	bpl.n	8004fc0 <_printf_i+0x1c0>
 8004fc8:	8019      	strh	r1, [r3, #0]
 8004fca:	2300      	movs	r3, #0
 8004fcc:	6123      	str	r3, [r4, #16]
 8004fce:	4615      	mov	r5, r2
 8004fd0:	e7bc      	b.n	8004f4c <_printf_i+0x14c>
 8004fd2:	682b      	ldr	r3, [r5, #0]
 8004fd4:	1d1a      	adds	r2, r3, #4
 8004fd6:	602a      	str	r2, [r5, #0]
 8004fd8:	681d      	ldr	r5, [r3, #0]
 8004fda:	6862      	ldr	r2, [r4, #4]
 8004fdc:	2100      	movs	r1, #0
 8004fde:	4628      	mov	r0, r5
 8004fe0:	f7fb f946 	bl	8000270 <memchr>
 8004fe4:	b108      	cbz	r0, 8004fea <_printf_i+0x1ea>
 8004fe6:	1b40      	subs	r0, r0, r5
 8004fe8:	6060      	str	r0, [r4, #4]
 8004fea:	6863      	ldr	r3, [r4, #4]
 8004fec:	6123      	str	r3, [r4, #16]
 8004fee:	2300      	movs	r3, #0
 8004ff0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ff4:	e7aa      	b.n	8004f4c <_printf_i+0x14c>
 8004ff6:	6923      	ldr	r3, [r4, #16]
 8004ff8:	462a      	mov	r2, r5
 8004ffa:	4649      	mov	r1, r9
 8004ffc:	4640      	mov	r0, r8
 8004ffe:	47d0      	blx	sl
 8005000:	3001      	adds	r0, #1
 8005002:	d0ad      	beq.n	8004f60 <_printf_i+0x160>
 8005004:	6823      	ldr	r3, [r4, #0]
 8005006:	079b      	lsls	r3, r3, #30
 8005008:	d413      	bmi.n	8005032 <_printf_i+0x232>
 800500a:	68e0      	ldr	r0, [r4, #12]
 800500c:	9b03      	ldr	r3, [sp, #12]
 800500e:	4298      	cmp	r0, r3
 8005010:	bfb8      	it	lt
 8005012:	4618      	movlt	r0, r3
 8005014:	e7a6      	b.n	8004f64 <_printf_i+0x164>
 8005016:	2301      	movs	r3, #1
 8005018:	4632      	mov	r2, r6
 800501a:	4649      	mov	r1, r9
 800501c:	4640      	mov	r0, r8
 800501e:	47d0      	blx	sl
 8005020:	3001      	adds	r0, #1
 8005022:	d09d      	beq.n	8004f60 <_printf_i+0x160>
 8005024:	3501      	adds	r5, #1
 8005026:	68e3      	ldr	r3, [r4, #12]
 8005028:	9903      	ldr	r1, [sp, #12]
 800502a:	1a5b      	subs	r3, r3, r1
 800502c:	42ab      	cmp	r3, r5
 800502e:	dcf2      	bgt.n	8005016 <_printf_i+0x216>
 8005030:	e7eb      	b.n	800500a <_printf_i+0x20a>
 8005032:	2500      	movs	r5, #0
 8005034:	f104 0619 	add.w	r6, r4, #25
 8005038:	e7f5      	b.n	8005026 <_printf_i+0x226>
 800503a:	bf00      	nop
 800503c:	08005b23 	.word	0x08005b23
 8005040:	08005b34 	.word	0x08005b34

08005044 <__sflush_r>:
 8005044:	898a      	ldrh	r2, [r1, #12]
 8005046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800504a:	4605      	mov	r5, r0
 800504c:	0710      	lsls	r0, r2, #28
 800504e:	460c      	mov	r4, r1
 8005050:	d458      	bmi.n	8005104 <__sflush_r+0xc0>
 8005052:	684b      	ldr	r3, [r1, #4]
 8005054:	2b00      	cmp	r3, #0
 8005056:	dc05      	bgt.n	8005064 <__sflush_r+0x20>
 8005058:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800505a:	2b00      	cmp	r3, #0
 800505c:	dc02      	bgt.n	8005064 <__sflush_r+0x20>
 800505e:	2000      	movs	r0, #0
 8005060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005064:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005066:	2e00      	cmp	r6, #0
 8005068:	d0f9      	beq.n	800505e <__sflush_r+0x1a>
 800506a:	2300      	movs	r3, #0
 800506c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005070:	682f      	ldr	r7, [r5, #0]
 8005072:	6a21      	ldr	r1, [r4, #32]
 8005074:	602b      	str	r3, [r5, #0]
 8005076:	d032      	beq.n	80050de <__sflush_r+0x9a>
 8005078:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800507a:	89a3      	ldrh	r3, [r4, #12]
 800507c:	075a      	lsls	r2, r3, #29
 800507e:	d505      	bpl.n	800508c <__sflush_r+0x48>
 8005080:	6863      	ldr	r3, [r4, #4]
 8005082:	1ac0      	subs	r0, r0, r3
 8005084:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005086:	b10b      	cbz	r3, 800508c <__sflush_r+0x48>
 8005088:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800508a:	1ac0      	subs	r0, r0, r3
 800508c:	2300      	movs	r3, #0
 800508e:	4602      	mov	r2, r0
 8005090:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005092:	6a21      	ldr	r1, [r4, #32]
 8005094:	4628      	mov	r0, r5
 8005096:	47b0      	blx	r6
 8005098:	1c43      	adds	r3, r0, #1
 800509a:	89a3      	ldrh	r3, [r4, #12]
 800509c:	d106      	bne.n	80050ac <__sflush_r+0x68>
 800509e:	6829      	ldr	r1, [r5, #0]
 80050a0:	291d      	cmp	r1, #29
 80050a2:	d82b      	bhi.n	80050fc <__sflush_r+0xb8>
 80050a4:	4a29      	ldr	r2, [pc, #164]	; (800514c <__sflush_r+0x108>)
 80050a6:	410a      	asrs	r2, r1
 80050a8:	07d6      	lsls	r6, r2, #31
 80050aa:	d427      	bmi.n	80050fc <__sflush_r+0xb8>
 80050ac:	2200      	movs	r2, #0
 80050ae:	6062      	str	r2, [r4, #4]
 80050b0:	04d9      	lsls	r1, r3, #19
 80050b2:	6922      	ldr	r2, [r4, #16]
 80050b4:	6022      	str	r2, [r4, #0]
 80050b6:	d504      	bpl.n	80050c2 <__sflush_r+0x7e>
 80050b8:	1c42      	adds	r2, r0, #1
 80050ba:	d101      	bne.n	80050c0 <__sflush_r+0x7c>
 80050bc:	682b      	ldr	r3, [r5, #0]
 80050be:	b903      	cbnz	r3, 80050c2 <__sflush_r+0x7e>
 80050c0:	6560      	str	r0, [r4, #84]	; 0x54
 80050c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050c4:	602f      	str	r7, [r5, #0]
 80050c6:	2900      	cmp	r1, #0
 80050c8:	d0c9      	beq.n	800505e <__sflush_r+0x1a>
 80050ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80050ce:	4299      	cmp	r1, r3
 80050d0:	d002      	beq.n	80050d8 <__sflush_r+0x94>
 80050d2:	4628      	mov	r0, r5
 80050d4:	f7ff fbce 	bl	8004874 <_free_r>
 80050d8:	2000      	movs	r0, #0
 80050da:	6360      	str	r0, [r4, #52]	; 0x34
 80050dc:	e7c0      	b.n	8005060 <__sflush_r+0x1c>
 80050de:	2301      	movs	r3, #1
 80050e0:	4628      	mov	r0, r5
 80050e2:	47b0      	blx	r6
 80050e4:	1c41      	adds	r1, r0, #1
 80050e6:	d1c8      	bne.n	800507a <__sflush_r+0x36>
 80050e8:	682b      	ldr	r3, [r5, #0]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d0c5      	beq.n	800507a <__sflush_r+0x36>
 80050ee:	2b1d      	cmp	r3, #29
 80050f0:	d001      	beq.n	80050f6 <__sflush_r+0xb2>
 80050f2:	2b16      	cmp	r3, #22
 80050f4:	d101      	bne.n	80050fa <__sflush_r+0xb6>
 80050f6:	602f      	str	r7, [r5, #0]
 80050f8:	e7b1      	b.n	800505e <__sflush_r+0x1a>
 80050fa:	89a3      	ldrh	r3, [r4, #12]
 80050fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005100:	81a3      	strh	r3, [r4, #12]
 8005102:	e7ad      	b.n	8005060 <__sflush_r+0x1c>
 8005104:	690f      	ldr	r7, [r1, #16]
 8005106:	2f00      	cmp	r7, #0
 8005108:	d0a9      	beq.n	800505e <__sflush_r+0x1a>
 800510a:	0793      	lsls	r3, r2, #30
 800510c:	680e      	ldr	r6, [r1, #0]
 800510e:	bf08      	it	eq
 8005110:	694b      	ldreq	r3, [r1, #20]
 8005112:	600f      	str	r7, [r1, #0]
 8005114:	bf18      	it	ne
 8005116:	2300      	movne	r3, #0
 8005118:	eba6 0807 	sub.w	r8, r6, r7
 800511c:	608b      	str	r3, [r1, #8]
 800511e:	f1b8 0f00 	cmp.w	r8, #0
 8005122:	dd9c      	ble.n	800505e <__sflush_r+0x1a>
 8005124:	6a21      	ldr	r1, [r4, #32]
 8005126:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005128:	4643      	mov	r3, r8
 800512a:	463a      	mov	r2, r7
 800512c:	4628      	mov	r0, r5
 800512e:	47b0      	blx	r6
 8005130:	2800      	cmp	r0, #0
 8005132:	dc06      	bgt.n	8005142 <__sflush_r+0xfe>
 8005134:	89a3      	ldrh	r3, [r4, #12]
 8005136:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800513a:	81a3      	strh	r3, [r4, #12]
 800513c:	f04f 30ff 	mov.w	r0, #4294967295
 8005140:	e78e      	b.n	8005060 <__sflush_r+0x1c>
 8005142:	4407      	add	r7, r0
 8005144:	eba8 0800 	sub.w	r8, r8, r0
 8005148:	e7e9      	b.n	800511e <__sflush_r+0xda>
 800514a:	bf00      	nop
 800514c:	dfbffffe 	.word	0xdfbffffe

08005150 <_fflush_r>:
 8005150:	b538      	push	{r3, r4, r5, lr}
 8005152:	690b      	ldr	r3, [r1, #16]
 8005154:	4605      	mov	r5, r0
 8005156:	460c      	mov	r4, r1
 8005158:	b913      	cbnz	r3, 8005160 <_fflush_r+0x10>
 800515a:	2500      	movs	r5, #0
 800515c:	4628      	mov	r0, r5
 800515e:	bd38      	pop	{r3, r4, r5, pc}
 8005160:	b118      	cbz	r0, 800516a <_fflush_r+0x1a>
 8005162:	6a03      	ldr	r3, [r0, #32]
 8005164:	b90b      	cbnz	r3, 800516a <_fflush_r+0x1a>
 8005166:	f7ff f9a7 	bl	80044b8 <__sinit>
 800516a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d0f3      	beq.n	800515a <_fflush_r+0xa>
 8005172:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005174:	07d0      	lsls	r0, r2, #31
 8005176:	d404      	bmi.n	8005182 <_fflush_r+0x32>
 8005178:	0599      	lsls	r1, r3, #22
 800517a:	d402      	bmi.n	8005182 <_fflush_r+0x32>
 800517c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800517e:	f7ff fb59 	bl	8004834 <__retarget_lock_acquire_recursive>
 8005182:	4628      	mov	r0, r5
 8005184:	4621      	mov	r1, r4
 8005186:	f7ff ff5d 	bl	8005044 <__sflush_r>
 800518a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800518c:	07da      	lsls	r2, r3, #31
 800518e:	4605      	mov	r5, r0
 8005190:	d4e4      	bmi.n	800515c <_fflush_r+0xc>
 8005192:	89a3      	ldrh	r3, [r4, #12]
 8005194:	059b      	lsls	r3, r3, #22
 8005196:	d4e1      	bmi.n	800515c <_fflush_r+0xc>
 8005198:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800519a:	f7ff fb4c 	bl	8004836 <__retarget_lock_release_recursive>
 800519e:	e7dd      	b.n	800515c <_fflush_r+0xc>

080051a0 <fiprintf>:
 80051a0:	b40e      	push	{r1, r2, r3}
 80051a2:	b503      	push	{r0, r1, lr}
 80051a4:	4601      	mov	r1, r0
 80051a6:	ab03      	add	r3, sp, #12
 80051a8:	4805      	ldr	r0, [pc, #20]	; (80051c0 <fiprintf+0x20>)
 80051aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80051ae:	6800      	ldr	r0, [r0, #0]
 80051b0:	9301      	str	r3, [sp, #4]
 80051b2:	f000 f8ad 	bl	8005310 <_vfiprintf_r>
 80051b6:	b002      	add	sp, #8
 80051b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80051bc:	b003      	add	sp, #12
 80051be:	4770      	bx	lr
 80051c0:	20000088 	.word	0x20000088

080051c4 <memmove>:
 80051c4:	4288      	cmp	r0, r1
 80051c6:	b510      	push	{r4, lr}
 80051c8:	eb01 0402 	add.w	r4, r1, r2
 80051cc:	d902      	bls.n	80051d4 <memmove+0x10>
 80051ce:	4284      	cmp	r4, r0
 80051d0:	4623      	mov	r3, r4
 80051d2:	d807      	bhi.n	80051e4 <memmove+0x20>
 80051d4:	1e43      	subs	r3, r0, #1
 80051d6:	42a1      	cmp	r1, r4
 80051d8:	d008      	beq.n	80051ec <memmove+0x28>
 80051da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80051de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80051e2:	e7f8      	b.n	80051d6 <memmove+0x12>
 80051e4:	4402      	add	r2, r0
 80051e6:	4601      	mov	r1, r0
 80051e8:	428a      	cmp	r2, r1
 80051ea:	d100      	bne.n	80051ee <memmove+0x2a>
 80051ec:	bd10      	pop	{r4, pc}
 80051ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80051f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80051f6:	e7f7      	b.n	80051e8 <memmove+0x24>

080051f8 <strchr>:
 80051f8:	b2c9      	uxtb	r1, r1
 80051fa:	4603      	mov	r3, r0
 80051fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005200:	b11a      	cbz	r2, 800520a <strchr+0x12>
 8005202:	428a      	cmp	r2, r1
 8005204:	d1f9      	bne.n	80051fa <strchr+0x2>
 8005206:	4618      	mov	r0, r3
 8005208:	4770      	bx	lr
 800520a:	2900      	cmp	r1, #0
 800520c:	bf18      	it	ne
 800520e:	2300      	movne	r3, #0
 8005210:	e7f9      	b.n	8005206 <strchr+0xe>
	...

08005214 <_sbrk_r>:
 8005214:	b538      	push	{r3, r4, r5, lr}
 8005216:	4d06      	ldr	r5, [pc, #24]	; (8005230 <_sbrk_r+0x1c>)
 8005218:	2300      	movs	r3, #0
 800521a:	4604      	mov	r4, r0
 800521c:	4608      	mov	r0, r1
 800521e:	602b      	str	r3, [r5, #0]
 8005220:	f7fb fee8 	bl	8000ff4 <_sbrk>
 8005224:	1c43      	adds	r3, r0, #1
 8005226:	d102      	bne.n	800522e <_sbrk_r+0x1a>
 8005228:	682b      	ldr	r3, [r5, #0]
 800522a:	b103      	cbz	r3, 800522e <_sbrk_r+0x1a>
 800522c:	6023      	str	r3, [r4, #0]
 800522e:	bd38      	pop	{r3, r4, r5, pc}
 8005230:	20000348 	.word	0x20000348

08005234 <memcpy>:
 8005234:	440a      	add	r2, r1
 8005236:	4291      	cmp	r1, r2
 8005238:	f100 33ff 	add.w	r3, r0, #4294967295
 800523c:	d100      	bne.n	8005240 <memcpy+0xc>
 800523e:	4770      	bx	lr
 8005240:	b510      	push	{r4, lr}
 8005242:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005246:	f803 4f01 	strb.w	r4, [r3, #1]!
 800524a:	4291      	cmp	r1, r2
 800524c:	d1f9      	bne.n	8005242 <memcpy+0xe>
 800524e:	bd10      	pop	{r4, pc}

08005250 <abort>:
 8005250:	b508      	push	{r3, lr}
 8005252:	2006      	movs	r0, #6
 8005254:	f000 fa34 	bl	80056c0 <raise>
 8005258:	2001      	movs	r0, #1
 800525a:	f7fb fe53 	bl	8000f04 <_exit>

0800525e <_realloc_r>:
 800525e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005262:	4680      	mov	r8, r0
 8005264:	4614      	mov	r4, r2
 8005266:	460e      	mov	r6, r1
 8005268:	b921      	cbnz	r1, 8005274 <_realloc_r+0x16>
 800526a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800526e:	4611      	mov	r1, r2
 8005270:	f7ff bb74 	b.w	800495c <_malloc_r>
 8005274:	b92a      	cbnz	r2, 8005282 <_realloc_r+0x24>
 8005276:	f7ff fafd 	bl	8004874 <_free_r>
 800527a:	4625      	mov	r5, r4
 800527c:	4628      	mov	r0, r5
 800527e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005282:	f000 fa39 	bl	80056f8 <_malloc_usable_size_r>
 8005286:	4284      	cmp	r4, r0
 8005288:	4607      	mov	r7, r0
 800528a:	d802      	bhi.n	8005292 <_realloc_r+0x34>
 800528c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005290:	d812      	bhi.n	80052b8 <_realloc_r+0x5a>
 8005292:	4621      	mov	r1, r4
 8005294:	4640      	mov	r0, r8
 8005296:	f7ff fb61 	bl	800495c <_malloc_r>
 800529a:	4605      	mov	r5, r0
 800529c:	2800      	cmp	r0, #0
 800529e:	d0ed      	beq.n	800527c <_realloc_r+0x1e>
 80052a0:	42bc      	cmp	r4, r7
 80052a2:	4622      	mov	r2, r4
 80052a4:	4631      	mov	r1, r6
 80052a6:	bf28      	it	cs
 80052a8:	463a      	movcs	r2, r7
 80052aa:	f7ff ffc3 	bl	8005234 <memcpy>
 80052ae:	4631      	mov	r1, r6
 80052b0:	4640      	mov	r0, r8
 80052b2:	f7ff fadf 	bl	8004874 <_free_r>
 80052b6:	e7e1      	b.n	800527c <_realloc_r+0x1e>
 80052b8:	4635      	mov	r5, r6
 80052ba:	e7df      	b.n	800527c <_realloc_r+0x1e>

080052bc <__sfputc_r>:
 80052bc:	6893      	ldr	r3, [r2, #8]
 80052be:	3b01      	subs	r3, #1
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	b410      	push	{r4}
 80052c4:	6093      	str	r3, [r2, #8]
 80052c6:	da08      	bge.n	80052da <__sfputc_r+0x1e>
 80052c8:	6994      	ldr	r4, [r2, #24]
 80052ca:	42a3      	cmp	r3, r4
 80052cc:	db01      	blt.n	80052d2 <__sfputc_r+0x16>
 80052ce:	290a      	cmp	r1, #10
 80052d0:	d103      	bne.n	80052da <__sfputc_r+0x1e>
 80052d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052d6:	f000 b935 	b.w	8005544 <__swbuf_r>
 80052da:	6813      	ldr	r3, [r2, #0]
 80052dc:	1c58      	adds	r0, r3, #1
 80052de:	6010      	str	r0, [r2, #0]
 80052e0:	7019      	strb	r1, [r3, #0]
 80052e2:	4608      	mov	r0, r1
 80052e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <__sfputs_r>:
 80052ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ec:	4606      	mov	r6, r0
 80052ee:	460f      	mov	r7, r1
 80052f0:	4614      	mov	r4, r2
 80052f2:	18d5      	adds	r5, r2, r3
 80052f4:	42ac      	cmp	r4, r5
 80052f6:	d101      	bne.n	80052fc <__sfputs_r+0x12>
 80052f8:	2000      	movs	r0, #0
 80052fa:	e007      	b.n	800530c <__sfputs_r+0x22>
 80052fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005300:	463a      	mov	r2, r7
 8005302:	4630      	mov	r0, r6
 8005304:	f7ff ffda 	bl	80052bc <__sfputc_r>
 8005308:	1c43      	adds	r3, r0, #1
 800530a:	d1f3      	bne.n	80052f4 <__sfputs_r+0xa>
 800530c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005310 <_vfiprintf_r>:
 8005310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005314:	460d      	mov	r5, r1
 8005316:	b09d      	sub	sp, #116	; 0x74
 8005318:	4614      	mov	r4, r2
 800531a:	4698      	mov	r8, r3
 800531c:	4606      	mov	r6, r0
 800531e:	b118      	cbz	r0, 8005328 <_vfiprintf_r+0x18>
 8005320:	6a03      	ldr	r3, [r0, #32]
 8005322:	b90b      	cbnz	r3, 8005328 <_vfiprintf_r+0x18>
 8005324:	f7ff f8c8 	bl	80044b8 <__sinit>
 8005328:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800532a:	07d9      	lsls	r1, r3, #31
 800532c:	d405      	bmi.n	800533a <_vfiprintf_r+0x2a>
 800532e:	89ab      	ldrh	r3, [r5, #12]
 8005330:	059a      	lsls	r2, r3, #22
 8005332:	d402      	bmi.n	800533a <_vfiprintf_r+0x2a>
 8005334:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005336:	f7ff fa7d 	bl	8004834 <__retarget_lock_acquire_recursive>
 800533a:	89ab      	ldrh	r3, [r5, #12]
 800533c:	071b      	lsls	r3, r3, #28
 800533e:	d501      	bpl.n	8005344 <_vfiprintf_r+0x34>
 8005340:	692b      	ldr	r3, [r5, #16]
 8005342:	b99b      	cbnz	r3, 800536c <_vfiprintf_r+0x5c>
 8005344:	4629      	mov	r1, r5
 8005346:	4630      	mov	r0, r6
 8005348:	f000 f93a 	bl	80055c0 <__swsetup_r>
 800534c:	b170      	cbz	r0, 800536c <_vfiprintf_r+0x5c>
 800534e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005350:	07dc      	lsls	r4, r3, #31
 8005352:	d504      	bpl.n	800535e <_vfiprintf_r+0x4e>
 8005354:	f04f 30ff 	mov.w	r0, #4294967295
 8005358:	b01d      	add	sp, #116	; 0x74
 800535a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800535e:	89ab      	ldrh	r3, [r5, #12]
 8005360:	0598      	lsls	r0, r3, #22
 8005362:	d4f7      	bmi.n	8005354 <_vfiprintf_r+0x44>
 8005364:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005366:	f7ff fa66 	bl	8004836 <__retarget_lock_release_recursive>
 800536a:	e7f3      	b.n	8005354 <_vfiprintf_r+0x44>
 800536c:	2300      	movs	r3, #0
 800536e:	9309      	str	r3, [sp, #36]	; 0x24
 8005370:	2320      	movs	r3, #32
 8005372:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005376:	f8cd 800c 	str.w	r8, [sp, #12]
 800537a:	2330      	movs	r3, #48	; 0x30
 800537c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005530 <_vfiprintf_r+0x220>
 8005380:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005384:	f04f 0901 	mov.w	r9, #1
 8005388:	4623      	mov	r3, r4
 800538a:	469a      	mov	sl, r3
 800538c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005390:	b10a      	cbz	r2, 8005396 <_vfiprintf_r+0x86>
 8005392:	2a25      	cmp	r2, #37	; 0x25
 8005394:	d1f9      	bne.n	800538a <_vfiprintf_r+0x7a>
 8005396:	ebba 0b04 	subs.w	fp, sl, r4
 800539a:	d00b      	beq.n	80053b4 <_vfiprintf_r+0xa4>
 800539c:	465b      	mov	r3, fp
 800539e:	4622      	mov	r2, r4
 80053a0:	4629      	mov	r1, r5
 80053a2:	4630      	mov	r0, r6
 80053a4:	f7ff ffa1 	bl	80052ea <__sfputs_r>
 80053a8:	3001      	adds	r0, #1
 80053aa:	f000 80a9 	beq.w	8005500 <_vfiprintf_r+0x1f0>
 80053ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80053b0:	445a      	add	r2, fp
 80053b2:	9209      	str	r2, [sp, #36]	; 0x24
 80053b4:	f89a 3000 	ldrb.w	r3, [sl]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f000 80a1 	beq.w	8005500 <_vfiprintf_r+0x1f0>
 80053be:	2300      	movs	r3, #0
 80053c0:	f04f 32ff 	mov.w	r2, #4294967295
 80053c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80053c8:	f10a 0a01 	add.w	sl, sl, #1
 80053cc:	9304      	str	r3, [sp, #16]
 80053ce:	9307      	str	r3, [sp, #28]
 80053d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80053d4:	931a      	str	r3, [sp, #104]	; 0x68
 80053d6:	4654      	mov	r4, sl
 80053d8:	2205      	movs	r2, #5
 80053da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053de:	4854      	ldr	r0, [pc, #336]	; (8005530 <_vfiprintf_r+0x220>)
 80053e0:	f7fa ff46 	bl	8000270 <memchr>
 80053e4:	9a04      	ldr	r2, [sp, #16]
 80053e6:	b9d8      	cbnz	r0, 8005420 <_vfiprintf_r+0x110>
 80053e8:	06d1      	lsls	r1, r2, #27
 80053ea:	bf44      	itt	mi
 80053ec:	2320      	movmi	r3, #32
 80053ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053f2:	0713      	lsls	r3, r2, #28
 80053f4:	bf44      	itt	mi
 80053f6:	232b      	movmi	r3, #43	; 0x2b
 80053f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053fc:	f89a 3000 	ldrb.w	r3, [sl]
 8005400:	2b2a      	cmp	r3, #42	; 0x2a
 8005402:	d015      	beq.n	8005430 <_vfiprintf_r+0x120>
 8005404:	9a07      	ldr	r2, [sp, #28]
 8005406:	4654      	mov	r4, sl
 8005408:	2000      	movs	r0, #0
 800540a:	f04f 0c0a 	mov.w	ip, #10
 800540e:	4621      	mov	r1, r4
 8005410:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005414:	3b30      	subs	r3, #48	; 0x30
 8005416:	2b09      	cmp	r3, #9
 8005418:	d94d      	bls.n	80054b6 <_vfiprintf_r+0x1a6>
 800541a:	b1b0      	cbz	r0, 800544a <_vfiprintf_r+0x13a>
 800541c:	9207      	str	r2, [sp, #28]
 800541e:	e014      	b.n	800544a <_vfiprintf_r+0x13a>
 8005420:	eba0 0308 	sub.w	r3, r0, r8
 8005424:	fa09 f303 	lsl.w	r3, r9, r3
 8005428:	4313      	orrs	r3, r2
 800542a:	9304      	str	r3, [sp, #16]
 800542c:	46a2      	mov	sl, r4
 800542e:	e7d2      	b.n	80053d6 <_vfiprintf_r+0xc6>
 8005430:	9b03      	ldr	r3, [sp, #12]
 8005432:	1d19      	adds	r1, r3, #4
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	9103      	str	r1, [sp, #12]
 8005438:	2b00      	cmp	r3, #0
 800543a:	bfbb      	ittet	lt
 800543c:	425b      	neglt	r3, r3
 800543e:	f042 0202 	orrlt.w	r2, r2, #2
 8005442:	9307      	strge	r3, [sp, #28]
 8005444:	9307      	strlt	r3, [sp, #28]
 8005446:	bfb8      	it	lt
 8005448:	9204      	strlt	r2, [sp, #16]
 800544a:	7823      	ldrb	r3, [r4, #0]
 800544c:	2b2e      	cmp	r3, #46	; 0x2e
 800544e:	d10c      	bne.n	800546a <_vfiprintf_r+0x15a>
 8005450:	7863      	ldrb	r3, [r4, #1]
 8005452:	2b2a      	cmp	r3, #42	; 0x2a
 8005454:	d134      	bne.n	80054c0 <_vfiprintf_r+0x1b0>
 8005456:	9b03      	ldr	r3, [sp, #12]
 8005458:	1d1a      	adds	r2, r3, #4
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	9203      	str	r2, [sp, #12]
 800545e:	2b00      	cmp	r3, #0
 8005460:	bfb8      	it	lt
 8005462:	f04f 33ff 	movlt.w	r3, #4294967295
 8005466:	3402      	adds	r4, #2
 8005468:	9305      	str	r3, [sp, #20]
 800546a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005540 <_vfiprintf_r+0x230>
 800546e:	7821      	ldrb	r1, [r4, #0]
 8005470:	2203      	movs	r2, #3
 8005472:	4650      	mov	r0, sl
 8005474:	f7fa fefc 	bl	8000270 <memchr>
 8005478:	b138      	cbz	r0, 800548a <_vfiprintf_r+0x17a>
 800547a:	9b04      	ldr	r3, [sp, #16]
 800547c:	eba0 000a 	sub.w	r0, r0, sl
 8005480:	2240      	movs	r2, #64	; 0x40
 8005482:	4082      	lsls	r2, r0
 8005484:	4313      	orrs	r3, r2
 8005486:	3401      	adds	r4, #1
 8005488:	9304      	str	r3, [sp, #16]
 800548a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800548e:	4829      	ldr	r0, [pc, #164]	; (8005534 <_vfiprintf_r+0x224>)
 8005490:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005494:	2206      	movs	r2, #6
 8005496:	f7fa feeb 	bl	8000270 <memchr>
 800549a:	2800      	cmp	r0, #0
 800549c:	d03f      	beq.n	800551e <_vfiprintf_r+0x20e>
 800549e:	4b26      	ldr	r3, [pc, #152]	; (8005538 <_vfiprintf_r+0x228>)
 80054a0:	bb1b      	cbnz	r3, 80054ea <_vfiprintf_r+0x1da>
 80054a2:	9b03      	ldr	r3, [sp, #12]
 80054a4:	3307      	adds	r3, #7
 80054a6:	f023 0307 	bic.w	r3, r3, #7
 80054aa:	3308      	adds	r3, #8
 80054ac:	9303      	str	r3, [sp, #12]
 80054ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054b0:	443b      	add	r3, r7
 80054b2:	9309      	str	r3, [sp, #36]	; 0x24
 80054b4:	e768      	b.n	8005388 <_vfiprintf_r+0x78>
 80054b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80054ba:	460c      	mov	r4, r1
 80054bc:	2001      	movs	r0, #1
 80054be:	e7a6      	b.n	800540e <_vfiprintf_r+0xfe>
 80054c0:	2300      	movs	r3, #0
 80054c2:	3401      	adds	r4, #1
 80054c4:	9305      	str	r3, [sp, #20]
 80054c6:	4619      	mov	r1, r3
 80054c8:	f04f 0c0a 	mov.w	ip, #10
 80054cc:	4620      	mov	r0, r4
 80054ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80054d2:	3a30      	subs	r2, #48	; 0x30
 80054d4:	2a09      	cmp	r2, #9
 80054d6:	d903      	bls.n	80054e0 <_vfiprintf_r+0x1d0>
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d0c6      	beq.n	800546a <_vfiprintf_r+0x15a>
 80054dc:	9105      	str	r1, [sp, #20]
 80054de:	e7c4      	b.n	800546a <_vfiprintf_r+0x15a>
 80054e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80054e4:	4604      	mov	r4, r0
 80054e6:	2301      	movs	r3, #1
 80054e8:	e7f0      	b.n	80054cc <_vfiprintf_r+0x1bc>
 80054ea:	ab03      	add	r3, sp, #12
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	462a      	mov	r2, r5
 80054f0:	4b12      	ldr	r3, [pc, #72]	; (800553c <_vfiprintf_r+0x22c>)
 80054f2:	a904      	add	r1, sp, #16
 80054f4:	4630      	mov	r0, r6
 80054f6:	f3af 8000 	nop.w
 80054fa:	4607      	mov	r7, r0
 80054fc:	1c78      	adds	r0, r7, #1
 80054fe:	d1d6      	bne.n	80054ae <_vfiprintf_r+0x19e>
 8005500:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005502:	07d9      	lsls	r1, r3, #31
 8005504:	d405      	bmi.n	8005512 <_vfiprintf_r+0x202>
 8005506:	89ab      	ldrh	r3, [r5, #12]
 8005508:	059a      	lsls	r2, r3, #22
 800550a:	d402      	bmi.n	8005512 <_vfiprintf_r+0x202>
 800550c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800550e:	f7ff f992 	bl	8004836 <__retarget_lock_release_recursive>
 8005512:	89ab      	ldrh	r3, [r5, #12]
 8005514:	065b      	lsls	r3, r3, #25
 8005516:	f53f af1d 	bmi.w	8005354 <_vfiprintf_r+0x44>
 800551a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800551c:	e71c      	b.n	8005358 <_vfiprintf_r+0x48>
 800551e:	ab03      	add	r3, sp, #12
 8005520:	9300      	str	r3, [sp, #0]
 8005522:	462a      	mov	r2, r5
 8005524:	4b05      	ldr	r3, [pc, #20]	; (800553c <_vfiprintf_r+0x22c>)
 8005526:	a904      	add	r1, sp, #16
 8005528:	4630      	mov	r0, r6
 800552a:	f7ff fc69 	bl	8004e00 <_printf_i>
 800552e:	e7e4      	b.n	80054fa <_vfiprintf_r+0x1ea>
 8005530:	08005b12 	.word	0x08005b12
 8005534:	08005b1c 	.word	0x08005b1c
 8005538:	00000000 	.word	0x00000000
 800553c:	080052eb 	.word	0x080052eb
 8005540:	08005b18 	.word	0x08005b18

08005544 <__swbuf_r>:
 8005544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005546:	460e      	mov	r6, r1
 8005548:	4614      	mov	r4, r2
 800554a:	4605      	mov	r5, r0
 800554c:	b118      	cbz	r0, 8005556 <__swbuf_r+0x12>
 800554e:	6a03      	ldr	r3, [r0, #32]
 8005550:	b90b      	cbnz	r3, 8005556 <__swbuf_r+0x12>
 8005552:	f7fe ffb1 	bl	80044b8 <__sinit>
 8005556:	69a3      	ldr	r3, [r4, #24]
 8005558:	60a3      	str	r3, [r4, #8]
 800555a:	89a3      	ldrh	r3, [r4, #12]
 800555c:	071a      	lsls	r2, r3, #28
 800555e:	d525      	bpl.n	80055ac <__swbuf_r+0x68>
 8005560:	6923      	ldr	r3, [r4, #16]
 8005562:	b31b      	cbz	r3, 80055ac <__swbuf_r+0x68>
 8005564:	6823      	ldr	r3, [r4, #0]
 8005566:	6922      	ldr	r2, [r4, #16]
 8005568:	1a98      	subs	r0, r3, r2
 800556a:	6963      	ldr	r3, [r4, #20]
 800556c:	b2f6      	uxtb	r6, r6
 800556e:	4283      	cmp	r3, r0
 8005570:	4637      	mov	r7, r6
 8005572:	dc04      	bgt.n	800557e <__swbuf_r+0x3a>
 8005574:	4621      	mov	r1, r4
 8005576:	4628      	mov	r0, r5
 8005578:	f7ff fdea 	bl	8005150 <_fflush_r>
 800557c:	b9e0      	cbnz	r0, 80055b8 <__swbuf_r+0x74>
 800557e:	68a3      	ldr	r3, [r4, #8]
 8005580:	3b01      	subs	r3, #1
 8005582:	60a3      	str	r3, [r4, #8]
 8005584:	6823      	ldr	r3, [r4, #0]
 8005586:	1c5a      	adds	r2, r3, #1
 8005588:	6022      	str	r2, [r4, #0]
 800558a:	701e      	strb	r6, [r3, #0]
 800558c:	6962      	ldr	r2, [r4, #20]
 800558e:	1c43      	adds	r3, r0, #1
 8005590:	429a      	cmp	r2, r3
 8005592:	d004      	beq.n	800559e <__swbuf_r+0x5a>
 8005594:	89a3      	ldrh	r3, [r4, #12]
 8005596:	07db      	lsls	r3, r3, #31
 8005598:	d506      	bpl.n	80055a8 <__swbuf_r+0x64>
 800559a:	2e0a      	cmp	r6, #10
 800559c:	d104      	bne.n	80055a8 <__swbuf_r+0x64>
 800559e:	4621      	mov	r1, r4
 80055a0:	4628      	mov	r0, r5
 80055a2:	f7ff fdd5 	bl	8005150 <_fflush_r>
 80055a6:	b938      	cbnz	r0, 80055b8 <__swbuf_r+0x74>
 80055a8:	4638      	mov	r0, r7
 80055aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055ac:	4621      	mov	r1, r4
 80055ae:	4628      	mov	r0, r5
 80055b0:	f000 f806 	bl	80055c0 <__swsetup_r>
 80055b4:	2800      	cmp	r0, #0
 80055b6:	d0d5      	beq.n	8005564 <__swbuf_r+0x20>
 80055b8:	f04f 37ff 	mov.w	r7, #4294967295
 80055bc:	e7f4      	b.n	80055a8 <__swbuf_r+0x64>
	...

080055c0 <__swsetup_r>:
 80055c0:	b538      	push	{r3, r4, r5, lr}
 80055c2:	4b2a      	ldr	r3, [pc, #168]	; (800566c <__swsetup_r+0xac>)
 80055c4:	4605      	mov	r5, r0
 80055c6:	6818      	ldr	r0, [r3, #0]
 80055c8:	460c      	mov	r4, r1
 80055ca:	b118      	cbz	r0, 80055d4 <__swsetup_r+0x14>
 80055cc:	6a03      	ldr	r3, [r0, #32]
 80055ce:	b90b      	cbnz	r3, 80055d4 <__swsetup_r+0x14>
 80055d0:	f7fe ff72 	bl	80044b8 <__sinit>
 80055d4:	89a3      	ldrh	r3, [r4, #12]
 80055d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80055da:	0718      	lsls	r0, r3, #28
 80055dc:	d422      	bmi.n	8005624 <__swsetup_r+0x64>
 80055de:	06d9      	lsls	r1, r3, #27
 80055e0:	d407      	bmi.n	80055f2 <__swsetup_r+0x32>
 80055e2:	2309      	movs	r3, #9
 80055e4:	602b      	str	r3, [r5, #0]
 80055e6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80055ea:	81a3      	strh	r3, [r4, #12]
 80055ec:	f04f 30ff 	mov.w	r0, #4294967295
 80055f0:	e034      	b.n	800565c <__swsetup_r+0x9c>
 80055f2:	0758      	lsls	r0, r3, #29
 80055f4:	d512      	bpl.n	800561c <__swsetup_r+0x5c>
 80055f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80055f8:	b141      	cbz	r1, 800560c <__swsetup_r+0x4c>
 80055fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80055fe:	4299      	cmp	r1, r3
 8005600:	d002      	beq.n	8005608 <__swsetup_r+0x48>
 8005602:	4628      	mov	r0, r5
 8005604:	f7ff f936 	bl	8004874 <_free_r>
 8005608:	2300      	movs	r3, #0
 800560a:	6363      	str	r3, [r4, #52]	; 0x34
 800560c:	89a3      	ldrh	r3, [r4, #12]
 800560e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005612:	81a3      	strh	r3, [r4, #12]
 8005614:	2300      	movs	r3, #0
 8005616:	6063      	str	r3, [r4, #4]
 8005618:	6923      	ldr	r3, [r4, #16]
 800561a:	6023      	str	r3, [r4, #0]
 800561c:	89a3      	ldrh	r3, [r4, #12]
 800561e:	f043 0308 	orr.w	r3, r3, #8
 8005622:	81a3      	strh	r3, [r4, #12]
 8005624:	6923      	ldr	r3, [r4, #16]
 8005626:	b94b      	cbnz	r3, 800563c <__swsetup_r+0x7c>
 8005628:	89a3      	ldrh	r3, [r4, #12]
 800562a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800562e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005632:	d003      	beq.n	800563c <__swsetup_r+0x7c>
 8005634:	4621      	mov	r1, r4
 8005636:	4628      	mov	r0, r5
 8005638:	f000 f88c 	bl	8005754 <__smakebuf_r>
 800563c:	89a0      	ldrh	r0, [r4, #12]
 800563e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005642:	f010 0301 	ands.w	r3, r0, #1
 8005646:	d00a      	beq.n	800565e <__swsetup_r+0x9e>
 8005648:	2300      	movs	r3, #0
 800564a:	60a3      	str	r3, [r4, #8]
 800564c:	6963      	ldr	r3, [r4, #20]
 800564e:	425b      	negs	r3, r3
 8005650:	61a3      	str	r3, [r4, #24]
 8005652:	6923      	ldr	r3, [r4, #16]
 8005654:	b943      	cbnz	r3, 8005668 <__swsetup_r+0xa8>
 8005656:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800565a:	d1c4      	bne.n	80055e6 <__swsetup_r+0x26>
 800565c:	bd38      	pop	{r3, r4, r5, pc}
 800565e:	0781      	lsls	r1, r0, #30
 8005660:	bf58      	it	pl
 8005662:	6963      	ldrpl	r3, [r4, #20]
 8005664:	60a3      	str	r3, [r4, #8]
 8005666:	e7f4      	b.n	8005652 <__swsetup_r+0x92>
 8005668:	2000      	movs	r0, #0
 800566a:	e7f7      	b.n	800565c <__swsetup_r+0x9c>
 800566c:	20000088 	.word	0x20000088

08005670 <_raise_r>:
 8005670:	291f      	cmp	r1, #31
 8005672:	b538      	push	{r3, r4, r5, lr}
 8005674:	4604      	mov	r4, r0
 8005676:	460d      	mov	r5, r1
 8005678:	d904      	bls.n	8005684 <_raise_r+0x14>
 800567a:	2316      	movs	r3, #22
 800567c:	6003      	str	r3, [r0, #0]
 800567e:	f04f 30ff 	mov.w	r0, #4294967295
 8005682:	bd38      	pop	{r3, r4, r5, pc}
 8005684:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005686:	b112      	cbz	r2, 800568e <_raise_r+0x1e>
 8005688:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800568c:	b94b      	cbnz	r3, 80056a2 <_raise_r+0x32>
 800568e:	4620      	mov	r0, r4
 8005690:	f000 f830 	bl	80056f4 <_getpid_r>
 8005694:	462a      	mov	r2, r5
 8005696:	4601      	mov	r1, r0
 8005698:	4620      	mov	r0, r4
 800569a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800569e:	f000 b817 	b.w	80056d0 <_kill_r>
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d00a      	beq.n	80056bc <_raise_r+0x4c>
 80056a6:	1c59      	adds	r1, r3, #1
 80056a8:	d103      	bne.n	80056b2 <_raise_r+0x42>
 80056aa:	2316      	movs	r3, #22
 80056ac:	6003      	str	r3, [r0, #0]
 80056ae:	2001      	movs	r0, #1
 80056b0:	e7e7      	b.n	8005682 <_raise_r+0x12>
 80056b2:	2400      	movs	r4, #0
 80056b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80056b8:	4628      	mov	r0, r5
 80056ba:	4798      	blx	r3
 80056bc:	2000      	movs	r0, #0
 80056be:	e7e0      	b.n	8005682 <_raise_r+0x12>

080056c0 <raise>:
 80056c0:	4b02      	ldr	r3, [pc, #8]	; (80056cc <raise+0xc>)
 80056c2:	4601      	mov	r1, r0
 80056c4:	6818      	ldr	r0, [r3, #0]
 80056c6:	f7ff bfd3 	b.w	8005670 <_raise_r>
 80056ca:	bf00      	nop
 80056cc:	20000088 	.word	0x20000088

080056d0 <_kill_r>:
 80056d0:	b538      	push	{r3, r4, r5, lr}
 80056d2:	4d07      	ldr	r5, [pc, #28]	; (80056f0 <_kill_r+0x20>)
 80056d4:	2300      	movs	r3, #0
 80056d6:	4604      	mov	r4, r0
 80056d8:	4608      	mov	r0, r1
 80056da:	4611      	mov	r1, r2
 80056dc:	602b      	str	r3, [r5, #0]
 80056de:	f7fb fc01 	bl	8000ee4 <_kill>
 80056e2:	1c43      	adds	r3, r0, #1
 80056e4:	d102      	bne.n	80056ec <_kill_r+0x1c>
 80056e6:	682b      	ldr	r3, [r5, #0]
 80056e8:	b103      	cbz	r3, 80056ec <_kill_r+0x1c>
 80056ea:	6023      	str	r3, [r4, #0]
 80056ec:	bd38      	pop	{r3, r4, r5, pc}
 80056ee:	bf00      	nop
 80056f0:	20000348 	.word	0x20000348

080056f4 <_getpid_r>:
 80056f4:	f7fb bbee 	b.w	8000ed4 <_getpid>

080056f8 <_malloc_usable_size_r>:
 80056f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056fc:	1f18      	subs	r0, r3, #4
 80056fe:	2b00      	cmp	r3, #0
 8005700:	bfbc      	itt	lt
 8005702:	580b      	ldrlt	r3, [r1, r0]
 8005704:	18c0      	addlt	r0, r0, r3
 8005706:	4770      	bx	lr

08005708 <__swhatbuf_r>:
 8005708:	b570      	push	{r4, r5, r6, lr}
 800570a:	460c      	mov	r4, r1
 800570c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005710:	2900      	cmp	r1, #0
 8005712:	b096      	sub	sp, #88	; 0x58
 8005714:	4615      	mov	r5, r2
 8005716:	461e      	mov	r6, r3
 8005718:	da0d      	bge.n	8005736 <__swhatbuf_r+0x2e>
 800571a:	89a3      	ldrh	r3, [r4, #12]
 800571c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005720:	f04f 0100 	mov.w	r1, #0
 8005724:	bf0c      	ite	eq
 8005726:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800572a:	2340      	movne	r3, #64	; 0x40
 800572c:	2000      	movs	r0, #0
 800572e:	6031      	str	r1, [r6, #0]
 8005730:	602b      	str	r3, [r5, #0]
 8005732:	b016      	add	sp, #88	; 0x58
 8005734:	bd70      	pop	{r4, r5, r6, pc}
 8005736:	466a      	mov	r2, sp
 8005738:	f000 f848 	bl	80057cc <_fstat_r>
 800573c:	2800      	cmp	r0, #0
 800573e:	dbec      	blt.n	800571a <__swhatbuf_r+0x12>
 8005740:	9901      	ldr	r1, [sp, #4]
 8005742:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005746:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800574a:	4259      	negs	r1, r3
 800574c:	4159      	adcs	r1, r3
 800574e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005752:	e7eb      	b.n	800572c <__swhatbuf_r+0x24>

08005754 <__smakebuf_r>:
 8005754:	898b      	ldrh	r3, [r1, #12]
 8005756:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005758:	079d      	lsls	r5, r3, #30
 800575a:	4606      	mov	r6, r0
 800575c:	460c      	mov	r4, r1
 800575e:	d507      	bpl.n	8005770 <__smakebuf_r+0x1c>
 8005760:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005764:	6023      	str	r3, [r4, #0]
 8005766:	6123      	str	r3, [r4, #16]
 8005768:	2301      	movs	r3, #1
 800576a:	6163      	str	r3, [r4, #20]
 800576c:	b002      	add	sp, #8
 800576e:	bd70      	pop	{r4, r5, r6, pc}
 8005770:	ab01      	add	r3, sp, #4
 8005772:	466a      	mov	r2, sp
 8005774:	f7ff ffc8 	bl	8005708 <__swhatbuf_r>
 8005778:	9900      	ldr	r1, [sp, #0]
 800577a:	4605      	mov	r5, r0
 800577c:	4630      	mov	r0, r6
 800577e:	f7ff f8ed 	bl	800495c <_malloc_r>
 8005782:	b948      	cbnz	r0, 8005798 <__smakebuf_r+0x44>
 8005784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005788:	059a      	lsls	r2, r3, #22
 800578a:	d4ef      	bmi.n	800576c <__smakebuf_r+0x18>
 800578c:	f023 0303 	bic.w	r3, r3, #3
 8005790:	f043 0302 	orr.w	r3, r3, #2
 8005794:	81a3      	strh	r3, [r4, #12]
 8005796:	e7e3      	b.n	8005760 <__smakebuf_r+0xc>
 8005798:	89a3      	ldrh	r3, [r4, #12]
 800579a:	6020      	str	r0, [r4, #0]
 800579c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057a0:	81a3      	strh	r3, [r4, #12]
 80057a2:	9b00      	ldr	r3, [sp, #0]
 80057a4:	6163      	str	r3, [r4, #20]
 80057a6:	9b01      	ldr	r3, [sp, #4]
 80057a8:	6120      	str	r0, [r4, #16]
 80057aa:	b15b      	cbz	r3, 80057c4 <__smakebuf_r+0x70>
 80057ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057b0:	4630      	mov	r0, r6
 80057b2:	f000 f81d 	bl	80057f0 <_isatty_r>
 80057b6:	b128      	cbz	r0, 80057c4 <__smakebuf_r+0x70>
 80057b8:	89a3      	ldrh	r3, [r4, #12]
 80057ba:	f023 0303 	bic.w	r3, r3, #3
 80057be:	f043 0301 	orr.w	r3, r3, #1
 80057c2:	81a3      	strh	r3, [r4, #12]
 80057c4:	89a3      	ldrh	r3, [r4, #12]
 80057c6:	431d      	orrs	r5, r3
 80057c8:	81a5      	strh	r5, [r4, #12]
 80057ca:	e7cf      	b.n	800576c <__smakebuf_r+0x18>

080057cc <_fstat_r>:
 80057cc:	b538      	push	{r3, r4, r5, lr}
 80057ce:	4d07      	ldr	r5, [pc, #28]	; (80057ec <_fstat_r+0x20>)
 80057d0:	2300      	movs	r3, #0
 80057d2:	4604      	mov	r4, r0
 80057d4:	4608      	mov	r0, r1
 80057d6:	4611      	mov	r1, r2
 80057d8:	602b      	str	r3, [r5, #0]
 80057da:	f7fb fbe2 	bl	8000fa2 <_fstat>
 80057de:	1c43      	adds	r3, r0, #1
 80057e0:	d102      	bne.n	80057e8 <_fstat_r+0x1c>
 80057e2:	682b      	ldr	r3, [r5, #0]
 80057e4:	b103      	cbz	r3, 80057e8 <_fstat_r+0x1c>
 80057e6:	6023      	str	r3, [r4, #0]
 80057e8:	bd38      	pop	{r3, r4, r5, pc}
 80057ea:	bf00      	nop
 80057ec:	20000348 	.word	0x20000348

080057f0 <_isatty_r>:
 80057f0:	b538      	push	{r3, r4, r5, lr}
 80057f2:	4d06      	ldr	r5, [pc, #24]	; (800580c <_isatty_r+0x1c>)
 80057f4:	2300      	movs	r3, #0
 80057f6:	4604      	mov	r4, r0
 80057f8:	4608      	mov	r0, r1
 80057fa:	602b      	str	r3, [r5, #0]
 80057fc:	f7fb fbe1 	bl	8000fc2 <_isatty>
 8005800:	1c43      	adds	r3, r0, #1
 8005802:	d102      	bne.n	800580a <_isatty_r+0x1a>
 8005804:	682b      	ldr	r3, [r5, #0]
 8005806:	b103      	cbz	r3, 800580a <_isatty_r+0x1a>
 8005808:	6023      	str	r3, [r4, #0]
 800580a:	bd38      	pop	{r3, r4, r5, pc}
 800580c:	20000348 	.word	0x20000348

08005810 <_init>:
 8005810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005812:	bf00      	nop
 8005814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005816:	bc08      	pop	{r3}
 8005818:	469e      	mov	lr, r3
 800581a:	4770      	bx	lr

0800581c <_fini>:
 800581c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800581e:	bf00      	nop
 8005820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005822:	bc08      	pop	{r3}
 8005824:	469e      	mov	lr, r3
 8005826:	4770      	bx	lr
