
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000066  00800200  00001946  000019da  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001946  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800266  00800266  00001a40  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a40  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000248  00000000  00000000  00001a9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001bcc  00000000  00000000  00001ce4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000da4  00000000  00000000  000038b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000135c  00000000  00000000  00004654  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000584  00000000  00000000  000059b0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000720  00000000  00000000  00005f34  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000113d  00000000  00000000  00006654  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000198  00000000  00000000  00007791  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c1       	rjmp	.+872    	; 0x3c6 <__vector_23>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c c5       	rjmp	.+2584   	; 0xab6 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	76 05       	cpc	r23, r6
      e6:	c8 05       	cpc	r28, r8
      e8:	c8 05       	cpc	r28, r8
      ea:	c8 05       	cpc	r28, r8
      ec:	c8 05       	cpc	r28, r8
      ee:	c8 05       	cpc	r28, r8
      f0:	c8 05       	cpc	r28, r8
      f2:	c8 05       	cpc	r28, r8
      f4:	76 05       	cpc	r23, r6
      f6:	c8 05       	cpc	r28, r8
      f8:	c8 05       	cpc	r28, r8
      fa:	c8 05       	cpc	r28, r8
      fc:	c8 05       	cpc	r28, r8
      fe:	c8 05       	cpc	r28, r8
     100:	c8 05       	cpc	r28, r8
     102:	c8 05       	cpc	r28, r8
     104:	78 05       	cpc	r23, r8
     106:	c8 05       	cpc	r28, r8
     108:	c8 05       	cpc	r28, r8
     10a:	c8 05       	cpc	r28, r8
     10c:	c8 05       	cpc	r28, r8
     10e:	c8 05       	cpc	r28, r8
     110:	c8 05       	cpc	r28, r8
     112:	c8 05       	cpc	r28, r8
     114:	c8 05       	cpc	r28, r8
     116:	c8 05       	cpc	r28, r8
     118:	c8 05       	cpc	r28, r8
     11a:	c8 05       	cpc	r28, r8
     11c:	c8 05       	cpc	r28, r8
     11e:	c8 05       	cpc	r28, r8
     120:	c8 05       	cpc	r28, r8
     122:	c8 05       	cpc	r28, r8
     124:	78 05       	cpc	r23, r8
     126:	c8 05       	cpc	r28, r8
     128:	c8 05       	cpc	r28, r8
     12a:	c8 05       	cpc	r28, r8
     12c:	c8 05       	cpc	r28, r8
     12e:	c8 05       	cpc	r28, r8
     130:	c8 05       	cpc	r28, r8
     132:	c8 05       	cpc	r28, r8
     134:	c8 05       	cpc	r28, r8
     136:	c8 05       	cpc	r28, r8
     138:	c8 05       	cpc	r28, r8
     13a:	c8 05       	cpc	r28, r8
     13c:	c8 05       	cpc	r28, r8
     13e:	c8 05       	cpc	r28, r8
     140:	c8 05       	cpc	r28, r8
     142:	c8 05       	cpc	r28, r8
     144:	c4 05       	cpc	r28, r4
     146:	c8 05       	cpc	r28, r8
     148:	c8 05       	cpc	r28, r8
     14a:	c8 05       	cpc	r28, r8
     14c:	c8 05       	cpc	r28, r8
     14e:	c8 05       	cpc	r28, r8
     150:	c8 05       	cpc	r28, r8
     152:	c8 05       	cpc	r28, r8
     154:	a1 05       	cpc	r26, r1
     156:	c8 05       	cpc	r28, r8
     158:	c8 05       	cpc	r28, r8
     15a:	c8 05       	cpc	r28, r8
     15c:	c8 05       	cpc	r28, r8
     15e:	c8 05       	cpc	r28, r8
     160:	c8 05       	cpc	r28, r8
     162:	c8 05       	cpc	r28, r8
     164:	c8 05       	cpc	r28, r8
     166:	c8 05       	cpc	r28, r8
     168:	c8 05       	cpc	r28, r8
     16a:	c8 05       	cpc	r28, r8
     16c:	c8 05       	cpc	r28, r8
     16e:	c8 05       	cpc	r28, r8
     170:	c8 05       	cpc	r28, r8
     172:	c8 05       	cpc	r28, r8
     174:	95 05       	cpc	r25, r5
     176:	c8 05       	cpc	r28, r8
     178:	c8 05       	cpc	r28, r8
     17a:	c8 05       	cpc	r28, r8
     17c:	c8 05       	cpc	r28, r8
     17e:	c8 05       	cpc	r28, r8
     180:	c8 05       	cpc	r28, r8
     182:	c8 05       	cpc	r28, r8
     184:	b3 05       	cpc	r27, r3

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 e4       	ldi	r30, 0x46	; 70
     19e:	f9 e1       	ldi	r31, 0x19	; 25
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 36       	cpi	r26, 0x66	; 102
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 e6       	ldi	r26, 0x66	; 102
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ac 37       	cpi	r26, 0x7C	; 124
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	74 d1       	rcall	.+744    	; 0x4aa <main>
     1c2:	0c 94 a1 0c 	jmp	0x1942	; 0x1942 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
		while(test_bit(PINE, PE0)); //Wait for interrupt flag to signify completed conversion
		return (uint8_t) *ext_adc;
}
#else
	void adc_init(){
		ADCSRA |= (1 << ADEN); //Enable
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 68       	ori	r24, 0x80	; 128
     1d0:	80 83       	st	Z, r24
		ADMUX |= ((1 << REFS1) | (1 << REFS0)); //00 = AREF, internal VREF turned off; 01 = AVCC with external capacitor at AREF pin; 11 = 2.56V
     1d2:	ac e7       	ldi	r26, 0x7C	; 124
     1d4:	b0 e0       	ldi	r27, 0x00	; 0
     1d6:	8c 91       	ld	r24, X
     1d8:	80 6c       	ori	r24, 0xC0	; 192
     1da:	8c 93       	st	X, r24
		ADCSRA |= ((1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0)); //div 128
     1dc:	80 81       	ld	r24, Z
     1de:	87 60       	ori	r24, 0x07	; 7
     1e0:	80 83       	st	Z, r24
     1e2:	08 95       	ret

000001e4 <adc_read>:
		//ADMUX |= (1 << ADLAR); //Left shift ADC
		//ADCSRB for mux?
	}
	int16_t adc_read(){ //let this take channel as argument
		ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
		while (test_bit(ADCSRA, ADSC)){
     1ee:	80 81       	ld	r24, Z
     1f0:	86 fd       	sbrc	r24, 6
     1f2:	fd cf       	rjmp	.-6      	; 0x1ee <adc_read+0xa>
		}
		return ADC;
     1f4:	80 91 78 00 	lds	r24, 0x0078
     1f8:	90 91 79 00 	lds	r25, 0x0079
	}
     1fc:	08 95       	ret

000001fe <can_init>:
	
	mcp_request_to_send(buffer == 2, buffer == 1, buffer == 0);	//Request to send - sending will start as soon as the bus is clear
	
	//TODO: (maybe) print error message?
	//TXBnCTRL.TXERR and the CANINTF.MERRF bits will be set and an interrupt will be generated on the INT pin if the CANINTE.MERRE bit is set
}
     1fe:	cf 93       	push	r28
     200:	c8 2f       	mov	r28, r24
     202:	93 d0       	rcall	.+294    	; 0x32a <mcp_init>
     204:	40 e0       	ldi	r20, 0x00	; 0
     206:	6c e1       	ldi	r22, 0x1C	; 28
     208:	8b e2       	ldi	r24, 0x2B	; 43
     20a:	76 d0       	rcall	.+236    	; 0x2f8 <mcp_bit_modify>
     20c:	40 e6       	ldi	r20, 0x60	; 96
     20e:	60 e6       	ldi	r22, 0x60	; 96
     210:	80 e6       	ldi	r24, 0x60	; 96
     212:	72 d0       	rcall	.+228    	; 0x2f8 <mcp_bit_modify>
     214:	4c 2f       	mov	r20, r28
     216:	6f ef       	ldi	r22, 0xFF	; 255
     218:	8f e0       	ldi	r24, 0x0F	; 15
     21a:	6e d0       	rcall	.+220    	; 0x2f8 <mcp_bit_modify>
     21c:	cf 91       	pop	r28
     21e:	08 95       	ret

00000220 <can_receive>:

Msg can_receive(){
     220:	8f 92       	push	r8
     222:	9f 92       	push	r9
     224:	af 92       	push	r10
     226:	bf 92       	push	r11
     228:	cf 92       	push	r12
     22a:	df 92       	push	r13
     22c:	ef 92       	push	r14
     22e:	ff 92       	push	r15
     230:	0f 93       	push	r16
     232:	1f 93       	push	r17
     234:	cf 93       	push	r28
     236:	df 93       	push	r29
     238:	00 d0       	rcall	.+0      	; 0x23a <can_receive+0x1a>
     23a:	00 d0       	rcall	.+0      	; 0x23c <can_receive+0x1c>
     23c:	cd b7       	in	r28, 0x3d	; 61
     23e:	de b7       	in	r29, 0x3e	; 62
	int buffer = 0; //n = 1 or 2
	
	Msg msg;
	msg.id = ((int)mcp_read(0x61 + 0x10*buffer) << 3) | (mcp_read(0x62 + 0x10*buffer) >> 5); //Put together RXBnSIDH and RXBnSIDL
     240:	81 e6       	ldi	r24, 0x61	; 97
     242:	4e d0       	rcall	.+156    	; 0x2e0 <mcp_read>
     244:	a8 2e       	mov	r10, r24
     246:	82 e6       	ldi	r24, 0x62	; 98
     248:	4b d0       	rcall	.+150    	; 0x2e0 <mcp_read>
     24a:	82 95       	swap	r24
     24c:	86 95       	lsr	r24
     24e:	87 70       	andi	r24, 0x07	; 7
     250:	b1 2c       	mov	r11, r1
     252:	aa 0c       	add	r10, r10
     254:	bb 1c       	adc	r11, r11
     256:	aa 0c       	add	r10, r10
     258:	bb 1c       	adc	r11, r11
     25a:	aa 0c       	add	r10, r10
     25c:	bb 1c       	adc	r11, r11
     25e:	a8 2a       	or	r10, r24
	msg.length = mcp_read(0x65 + 0x10*buffer) & 0b00001111; //RXBnDLC
     260:	85 e6       	ldi	r24, 0x65	; 101
     262:	3e d0       	rcall	.+124    	; 0x2e0 <mcp_read>
     264:	8f 70       	andi	r24, 0x0F	; 15
     266:	c8 2e       	mov	r12, r24
     268:	d1 2c       	mov	r13, r1
	msg.data = malloc(msg.length);
     26a:	c6 01       	movw	r24, r12
     26c:	06 d7       	rcall	.+3596   	; 0x107a <malloc>
     26e:	98 2e       	mov	r9, r24
     270:	89 2e       	mov	r8, r25
	
	for(int i = 0; i < msg.length; i++){
     272:	1c 14       	cp	r1, r12
     274:	1d 04       	cpc	r1, r13
     276:	7c f4       	brge	.+30     	; 0x296 <can_receive+0x76>
     278:	e8 2e       	mov	r14, r24
     27a:	f9 2e       	mov	r15, r25
     27c:	00 e0       	ldi	r16, 0x00	; 0
     27e:	10 e0       	ldi	r17, 0x00	; 0
		msg.data[i] = mcp_read(0x66 + 0x10*buffer + i);
     280:	86 e6       	ldi	r24, 0x66	; 102
     282:	80 0f       	add	r24, r16
     284:	2d d0       	rcall	.+90     	; 0x2e0 <mcp_read>
     286:	f7 01       	movw	r30, r14
     288:	81 93       	st	Z+, r24
     28a:	7f 01       	movw	r14, r30
	Msg msg;
	msg.id = ((int)mcp_read(0x61 + 0x10*buffer) << 3) | (mcp_read(0x62 + 0x10*buffer) >> 5); //Put together RXBnSIDH and RXBnSIDL
	msg.length = mcp_read(0x65 + 0x10*buffer) & 0b00001111; //RXBnDLC
	msg.data = malloc(msg.length);
	
	for(int i = 0; i < msg.length; i++){
     28c:	0f 5f       	subi	r16, 0xFF	; 255
     28e:	1f 4f       	sbci	r17, 0xFF	; 255
     290:	0c 15       	cp	r16, r12
     292:	1d 05       	cpc	r17, r13
     294:	ac f3       	brlt	.-22     	; 0x280 <can_receive+0x60>
		msg.data[i] = mcp_read(0x66 + 0x10*buffer + i);
	}
	
	mcp_bit_modify(0x2C, buffer + 1, 0); //CANINTF - Sets RX0IF to 0
     296:	40 e0       	ldi	r20, 0x00	; 0
     298:	61 e0       	ldi	r22, 0x01	; 1
     29a:	8c e2       	ldi	r24, 0x2C	; 44
     29c:	2d d0       	rcall	.+90     	; 0x2f8 <mcp_bit_modify>
	return msg;
     29e:	ba 82       	std	Y+2, r11	; 0x02
     2a0:	a9 82       	std	Y+1, r10	; 0x01
     2a2:	dc 82       	std	Y+4, r13	; 0x04
     2a4:	cb 82       	std	Y+3, r12	; 0x03
     2a6:	9d 82       	std	Y+5, r9	; 0x05
     2a8:	8e 82       	std	Y+6, r8	; 0x06
     2aa:	2a 2d       	mov	r18, r10
     2ac:	3a 81       	ldd	r19, Y+2	; 0x02
     2ae:	4c 2d       	mov	r20, r12
     2b0:	5c 81       	ldd	r21, Y+4	; 0x04
     2b2:	69 2d       	mov	r22, r9
     2b4:	78 2d       	mov	r23, r8
}
     2b6:	80 e0       	ldi	r24, 0x00	; 0
     2b8:	90 e0       	ldi	r25, 0x00	; 0
     2ba:	26 96       	adiw	r28, 0x06	; 6
     2bc:	0f b6       	in	r0, 0x3f	; 63
     2be:	f8 94       	cli
     2c0:	de bf       	out	0x3e, r29	; 62
     2c2:	0f be       	out	0x3f, r0	; 63
     2c4:	cd bf       	out	0x3d, r28	; 61
     2c6:	df 91       	pop	r29
     2c8:	cf 91       	pop	r28
     2ca:	1f 91       	pop	r17
     2cc:	0f 91       	pop	r16
     2ce:	ff 90       	pop	r15
     2d0:	ef 90       	pop	r14
     2d2:	df 90       	pop	r13
     2d4:	cf 90       	pop	r12
     2d6:	bf 90       	pop	r11
     2d8:	af 90       	pop	r10
     2da:	9f 90       	pop	r9
     2dc:	8f 90       	pop	r8
     2de:	08 95       	ret

000002e0 <mcp_read>:
	clear_bit(PORTB, MCP_PIN);
	spi_master_transmit(MCP_READ_STATUS);
	char status = spi_master_transmit(0x00);
	set_bit(PORTB ,MCP_PIN);
	return status;
}
     2e0:	cf 93       	push	r28
     2e2:	c8 2f       	mov	r28, r24
     2e4:	2f 98       	cbi	0x05, 7	; 5
     2e6:	83 e0       	ldi	r24, 0x03	; 3
     2e8:	2b d0       	rcall	.+86     	; 0x340 <spi_master_transmit>
     2ea:	8c 2f       	mov	r24, r28
     2ec:	29 d0       	rcall	.+82     	; 0x340 <spi_master_transmit>
     2ee:	80 e0       	ldi	r24, 0x00	; 0
     2f0:	27 d0       	rcall	.+78     	; 0x340 <spi_master_transmit>
     2f2:	2f 9a       	sbi	0x05, 7	; 5
     2f4:	cf 91       	pop	r28
     2f6:	08 95       	ret

000002f8 <mcp_bit_modify>:

void mcp_bit_modify(char address, char mask, char data){
     2f8:	1f 93       	push	r17
     2fa:	cf 93       	push	r28
     2fc:	df 93       	push	r29
     2fe:	18 2f       	mov	r17, r24
     300:	d6 2f       	mov	r29, r22
     302:	c4 2f       	mov	r28, r20
	clear_bit(PORTB, MCP_PIN);
     304:	2f 98       	cbi	0x05, 7	; 5
	spi_master_transmit(MCP_BITMOD);	
     306:	85 e0       	ldi	r24, 0x05	; 5
     308:	1b d0       	rcall	.+54     	; 0x340 <spi_master_transmit>
	spi_master_transmit(address);
     30a:	81 2f       	mov	r24, r17
     30c:	19 d0       	rcall	.+50     	; 0x340 <spi_master_transmit>
	spi_master_transmit(mask);
     30e:	8d 2f       	mov	r24, r29
     310:	17 d0       	rcall	.+46     	; 0x340 <spi_master_transmit>
	spi_master_transmit(data);
     312:	8c 2f       	mov	r24, r28
     314:	15 d0       	rcall	.+42     	; 0x340 <spi_master_transmit>
	set_bit(PORTB, MCP_PIN);
     316:	2f 9a       	sbi	0x05, 7	; 5
}
     318:	df 91       	pop	r29
     31a:	cf 91       	pop	r28
     31c:	1f 91       	pop	r17
     31e:	08 95       	ret

00000320 <mcp_reset>:
		
void mcp_reset(){
	clear_bit(PORTB, MCP_PIN);
     320:	2f 98       	cbi	0x05, 7	; 5
	spi_master_transmit(MCP_RESET);	
     322:	80 ec       	ldi	r24, 0xC0	; 192
     324:	0d d0       	rcall	.+26     	; 0x340 <spi_master_transmit>
	set_bit(PORTB, MCP_PIN);
     326:	2f 9a       	sbi	0x05, 7	; 5
     328:	08 95       	ret

0000032a <mcp_init>:
}
	
void mcp_init(){
	spi_master_init();
     32a:	02 d0       	rcall	.+4      	; 0x330 <spi_master_init>
	mcp_reset();
     32c:	f9 cf       	rjmp	.-14     	; 0x320 <mcp_reset>
     32e:	08 95       	ret

00000330 <spi_master_init>:
		DDRB &= ~(1 << DDB6);
		SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPI2X); //Enable SPI, Master, set clock rate fck/16
		set_bit(PORTB,PB4); //Disable chip
	#else
		//Without setting PB0 as an output printf doesn|t work!?!?!?!?
		DDRB |= (1<<DDB0)|(1 << DDB1)|(1 << DDB2)|(1 << DDB7); //Set MOSI, SS and SCK output, all others input
     330:	84 b1       	in	r24, 0x04	; 4
     332:	87 68       	ori	r24, 0x87	; 135
     334:	84 b9       	out	0x04, r24	; 4
		DDRB &= ~(1 << DDB3); //DO NOT TINK IS NECCSCAS RYTSR:
     336:	23 98       	cbi	0x04, 3	; 4
		SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0); //Enable SPI, Master, set clock rate fck/16
     338:	81 e5       	ldi	r24, 0x51	; 81
     33a:	8c bd       	out	0x2c, r24	; 44
		set_bit(PORTB,PB7); //Disable chip
     33c:	2f 9a       	sbi	0x05, 7	; 5
     33e:	08 95       	ret

00000340 <spi_master_transmit>:
	#endif
}

char spi_master_transmit(char cData)
{
	SPDR = cData; //Start transmission
     340:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))); //Wait for transmission complete	
     342:	0d b4       	in	r0, 0x2d	; 45
     344:	07 fe       	sbrs	r0, 7
     346:	fd cf       	rjmp	.-6      	; 0x342 <spi_master_transmit+0x2>
	return SPDR;
     348:	8e b5       	in	r24, 0x2e	; 46
}
     34a:	08 95       	ret

0000034c <uart_putchar>:
	#endif
	fdevopen(uart_putchar, uart_getchar);
}

void uart_putchar(char c){
	while (!( UCSR0A & (1<<UDRE0))); //Wait for empty transmit buffer
     34c:	e0 ec       	ldi	r30, 0xC0	; 192
     34e:	f0 e0       	ldi	r31, 0x00	; 0
     350:	90 81       	ld	r25, Z
     352:	95 ff       	sbrs	r25, 5
     354:	fd cf       	rjmp	.-6      	; 0x350 <uart_putchar+0x4>
	UDR0 = c; //Put data into buffer, sends the data
     356:	80 93 c6 00 	sts	0x00C6, r24
     35a:	08 95       	ret

0000035c <uart_getchar>:
}

unsigned char uart_getchar(){
	while (!( UCSR0A & (1<<RXC0)));
     35c:	e0 ec       	ldi	r30, 0xC0	; 192
     35e:	f0 e0       	ldi	r31, 0x00	; 0
     360:	80 81       	ld	r24, Z
     362:	88 23       	and	r24, r24
     364:	ec f7       	brge	.-6      	; 0x360 <uart_getchar+0x4>
	return UDR0;
     366:	80 91 c6 00 	lds	r24, 0x00C6
     36a:	08 95       	ret

0000036c <uart_init>:
#include <stdio.h>
#include "settings.h"
#include "uart.h"

void uart_init(int baudRate){
	int UBRR = ((long)F_CPU/((long)16*baudRate) - 1);
     36c:	aa 27       	eor	r26, r26
     36e:	97 fd       	sbrc	r25, 7
     370:	a0 95       	com	r26
     372:	ba 2f       	mov	r27, r26
     374:	88 0f       	add	r24, r24
     376:	99 1f       	adc	r25, r25
     378:	aa 1f       	adc	r26, r26
     37a:	bb 1f       	adc	r27, r27
     37c:	88 0f       	add	r24, r24
     37e:	99 1f       	adc	r25, r25
     380:	aa 1f       	adc	r26, r26
     382:	bb 1f       	adc	r27, r27
     384:	9c 01       	movw	r18, r24
     386:	ad 01       	movw	r20, r26
     388:	22 0f       	add	r18, r18
     38a:	33 1f       	adc	r19, r19
     38c:	44 1f       	adc	r20, r20
     38e:	55 1f       	adc	r21, r21
     390:	22 0f       	add	r18, r18
     392:	33 1f       	adc	r19, r19
     394:	44 1f       	adc	r20, r20
     396:	55 1f       	adc	r21, r21
     398:	60 e0       	ldi	r22, 0x00	; 0
     39a:	74 e2       	ldi	r23, 0x24	; 36
     39c:	84 ef       	ldi	r24, 0xF4	; 244
     39e:	90 e0       	ldi	r25, 0x00	; 0
     3a0:	28 d6       	rcall	.+3152   	; 0xff2 <__divmodsi4>
     3a2:	21 50       	subi	r18, 0x01	; 1
     3a4:	31 09       	sbc	r19, r1
	UBRR0L = UBRR;
     3a6:	20 93 c4 00 	sts	0x00C4, r18
    UBRR0H = (UBRR>>8);
     3aa:	30 93 c5 00 	sts	0x00C5, r19
	UCSR0B = (1<<RXEN0)|(1<<TXEN0); //Enable receiver and transmitter 
     3ae:	88 e1       	ldi	r24, 0x18	; 24
     3b0:	80 93 c1 00 	sts	0x00C1, r24
	
	#ifdef NODE_1
		UCSR0C = ((1<<URSEL0)|(1<<USBS0)|(3<<UCSZ00));
	#else
		UCSR0C = ((1<<USBS0)|(3<<UCSZ00)); //Set frame format: 2 stop bits, 8 data bits //Asynchronous - No parity (?) //URSEL makes sure we won't access UBRRH during operation, but UCSRC. //URSEL should not be set in node 2
     3b4:	8e e0       	ldi	r24, 0x0E	; 14
     3b6:	80 93 c2 00 	sts	0x00C2, r24
	#endif
	fdevopen(uart_putchar, uart_getchar);
     3ba:	6e ea       	ldi	r22, 0xAE	; 174
     3bc:	71 e0       	ldi	r23, 0x01	; 1
     3be:	86 ea       	ldi	r24, 0xA6	; 166
     3c0:	91 e0       	ldi	r25, 0x01	; 1
     3c2:	82 c7       	rjmp	.+3844   	; 0x12c8 <fdevopen>
     3c4:	08 95       	ret

000003c6 <__vector_23>:

//Interrupt routines
//PID timer - called with interval 0.01s
#define TIME_INTERVAL (long long)(0.01 * F_CPU) / 255
ISR(TIMER0_OVF_vect)
{
     3c6:	1f 92       	push	r1
     3c8:	0f 92       	push	r0
     3ca:	0f b6       	in	r0, 0x3f	; 63
     3cc:	0f 92       	push	r0
     3ce:	11 24       	eor	r1, r1
     3d0:	0b b6       	in	r0, 0x3b	; 59
     3d2:	0f 92       	push	r0
     3d4:	0f 93       	push	r16
     3d6:	1f 93       	push	r17
     3d8:	2f 93       	push	r18
     3da:	3f 93       	push	r19
     3dc:	4f 93       	push	r20
     3de:	5f 93       	push	r21
     3e0:	6f 93       	push	r22
     3e2:	7f 93       	push	r23
     3e4:	8f 93       	push	r24
     3e6:	9f 93       	push	r25
     3e8:	af 93       	push	r26
     3ea:	bf 93       	push	r27
     3ec:	cf 93       	push	r28
     3ee:	df 93       	push	r29
     3f0:	ef 93       	push	r30
     3f2:	ff 93       	push	r31
	static uint16_t i = 0;
	if (i < TIME_INTERVAL) {
     3f4:	00 91 66 02 	lds	r16, 0x0266
     3f8:	10 91 67 02 	lds	r17, 0x0267
     3fc:	c8 01       	movw	r24, r16
     3fe:	20 2f       	mov	r18, r16
     400:	39 2f       	mov	r19, r25
     402:	40 e0       	ldi	r20, 0x00	; 0
     404:	50 e0       	ldi	r21, 0x00	; 0
     406:	60 e0       	ldi	r22, 0x00	; 0
     408:	70 e0       	ldi	r23, 0x00	; 0
     40a:	80 e0       	ldi	r24, 0x00	; 0
     40c:	90 e0       	ldi	r25, 0x00	; 0
     40e:	22 37       	cpi	r18, 0x72	; 114
     410:	32 40       	sbci	r19, 0x02	; 2
     412:	41 05       	cpc	r20, r1
     414:	51 05       	cpc	r21, r1
     416:	61 05       	cpc	r22, r1
     418:	71 05       	cpc	r23, r1
     41a:	81 05       	cpc	r24, r1
     41c:	91 05       	cpc	r25, r1
     41e:	09 f0       	breq	.+2      	; 0x422 <__vector_23+0x5c>
     420:	3c f4       	brge	.+14     	; 0x430 <__vector_23+0x6a>
		i++;
     422:	0f 5f       	subi	r16, 0xFF	; 255
     424:	1f 4f       	sbci	r17, 0xFF	; 255
     426:	10 93 67 02 	sts	0x0267, r17
     42a:	00 93 66 02 	sts	0x0266, r16
     42e:	09 c0       	rjmp	.+18     	; 0x442 <__vector_23+0x7c>
	} else {
		gFlags.pid_timer = 1;
     430:	80 91 68 02 	lds	r24, 0x0268
     434:	81 60       	ori	r24, 0x01	; 1
     436:	80 93 68 02 	sts	0x0268, r24
		i                = 0;
     43a:	10 92 67 02 	sts	0x0267, r1
     43e:	10 92 66 02 	sts	0x0266, r1
	}
}
     442:	ff 91       	pop	r31
     444:	ef 91       	pop	r30
     446:	df 91       	pop	r29
     448:	cf 91       	pop	r28
     44a:	bf 91       	pop	r27
     44c:	af 91       	pop	r26
     44e:	9f 91       	pop	r25
     450:	8f 91       	pop	r24
     452:	7f 91       	pop	r23
     454:	6f 91       	pop	r22
     456:	5f 91       	pop	r21
     458:	4f 91       	pop	r20
     45a:	3f 91       	pop	r19
     45c:	2f 91       	pop	r18
     45e:	1f 91       	pop	r17
     460:	0f 91       	pop	r16
     462:	0f 90       	pop	r0
     464:	0b be       	out	0x3b, r0	; 59
     466:	0f 90       	pop	r0
     468:	0f be       	out	0x3f, r0	; 63
     46a:	0f 90       	pop	r0
     46c:	1f 90       	pop	r1
     46e:	18 95       	reti

00000470 <check_if_scored>:
}

int check_if_scored()
{
	int trigger_value = 200;
	int adc_val = adc_read();
     470:	b9 de       	rcall	.-654    	; 0x1e4 <adc_read>
	//printf("ADC VAL = %d\r\n", adc_val);
	if (adc_val < trigger_value && scoring_allowed){ //Can't score again until the adc value goes up
     472:	88 3c       	cpi	r24, 0xC8	; 200
     474:	91 05       	cpc	r25, r1
     476:	6c f4       	brge	.+26     	; 0x492 <check_if_scored+0x22>
     478:	80 91 06 02 	lds	r24, 0x0206
     47c:	90 91 07 02 	lds	r25, 0x0207
     480:	89 2b       	or	r24, r25
     482:	81 f0       	breq	.+32     	; 0x4a4 <check_if_scored+0x34>
		scoring_allowed = 0;
     484:	10 92 07 02 	sts	0x0207, r1
     488:	10 92 06 02 	sts	0x0206, r1
		return 1;
     48c:	81 e0       	ldi	r24, 0x01	; 1
     48e:	90 e0       	ldi	r25, 0x00	; 0
     490:	08 95       	ret
	}
	else if (adc_val >= trigger_value){
		scoring_allowed = 1;
     492:	81 e0       	ldi	r24, 0x01	; 1
     494:	90 e0       	ldi	r25, 0x00	; 0
     496:	90 93 07 02 	sts	0x0207, r25
     49a:	80 93 06 02 	sts	0x0206, r24
	}
	return 0;
     49e:	80 e0       	ldi	r24, 0x00	; 0
     4a0:	90 e0       	ldi	r25, 0x00	; 0
     4a2:	08 95       	ret
     4a4:	80 e0       	ldi	r24, 0x00	; 0
     4a6:	90 e0       	ldi	r25, 0x00	; 0
}
     4a8:	08 95       	ret

000004aa <main>:

// Set up timer, enable timer/counter 0 overflow interrupt


int main(void)
{	
     4aa:	cf 93       	push	r28
     4ac:	df 93       	push	r29
     4ae:	cd b7       	in	r28, 0x3d	; 61
     4b0:	de b7       	in	r29, 0x3e	; 62
     4b2:	a0 97       	sbiw	r28, 0x20	; 32
     4b4:	0f b6       	in	r0, 0x3f	; 63
     4b6:	f8 94       	cli
     4b8:	de bf       	out	0x3e, r29	; 62
     4ba:	0f be       	out	0x3f, r0	; 63
     4bc:	cd bf       	out	0x3d, r28	; 61
	// Set up timer, enable timer/counter 0 overflow interrupt
	TCCR0B = (1 << CS00); // clock source to be used by the Timer/Counter clkI/O
     4be:	81 e0       	ldi	r24, 0x01	; 1
     4c0:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1 << TOIE0);
     4c2:	80 93 6e 00 	sts	0x006E, r24
	TCNT0  = 0;
     4c6:	16 bc       	out	0x26, r1	; 38
	
	uart_init(9600);
     4c8:	80 e8       	ldi	r24, 0x80	; 128
     4ca:	95 e2       	ldi	r25, 0x25	; 37
     4cc:	4f df       	rcall	.-354    	; 0x36c <uart_init>
	adc_init();
     4ce:	7c de       	rcall	.-776    	; 0x1c8 <adc_init>
	can_init(MODE_NORMAL);
     4d0:	80 e0       	ldi	r24, 0x00	; 0
     4d2:	90 e0       	ldi	r25, 0x00	; 0
     4d4:	94 de       	rcall	.-728    	; 0x1fe <can_init>
	pwm_init();
     4d6:	99 d2       	rcall	.+1330   	; 0xa0a <pwm_init>
	TWI_Master_Initialise();
     4d8:	c2 d2       	rcall	.+1412   	; 0xa5e <TWI_Master_Initialise>
	motor_init();
     4da:	da d0       	rcall	.+436    	; 0x690 <motor_init>
	solenoid_init();
     4dc:	b1 d2       	rcall	.+1378   	; 0xa40 <solenoid_init>
	sei(); //enable the use of interrupts
     4de:	78 94       	sei
		
	int score = 0;
	printf("PUTTY IS STILL ALIVE, YEAH!!!!!\r\n");
     4e0:	89 e0       	ldi	r24, 0x09	; 9
     4e2:	92 e0       	ldi	r25, 0x02	; 2
     4e4:	4c d7       	rcall	.+3736   	; 0x137e <puts>
	double K_p = 0.09;
	double K_d = 0.00; // K_d is actually K_d/T
	double K_i = 0.000;
	pidData_t pid;
	
	pid_Init(K_p, K_i, K_d, &pid);
     4e6:	ce 01       	movw	r24, r28
     4e8:	01 96       	adiw	r24, 0x01	; 1
     4ea:	6c 01       	movw	r12, r24
     4ec:	e1 2c       	mov	r14, r1
     4ee:	f1 2c       	mov	r15, r1
     4f0:	87 01       	movw	r16, r14
     4f2:	a8 01       	movw	r20, r16
     4f4:	97 01       	movw	r18, r14
     4f6:	6c ee       	ldi	r22, 0xEC	; 236
     4f8:	71 e5       	ldi	r23, 0x51	; 81
     4fa:	88 eb       	ldi	r24, 0xB8	; 184
     4fc:	9d e3       	ldi	r25, 0x3D	; 61
     4fe:	25 d1       	rcall	.+586    	; 0x74a <pid_Init>
	int16_t discrete_voltage = 0;
	Position position_received;
	Msg msg_received;
	
	int motor_position = 0;
     500:	c1 2c       	mov	r12, r1
     502:	d1 2c       	mov	r13, r1
		switch (msg_received.id){
			case 1: //For short strings
				printf("%s",msg_received.data);
				break;
			case 13: //For sending integers
				printf("%d", *(int*)msg_received.data);
     504:	0f 2e       	mov	r0, r31
     506:	fd e2       	ldi	r31, 0x2D	; 45
     508:	4f 2e       	mov	r4, r31
     50a:	f2 e0       	ldi	r31, 0x02	; 2
     50c:	5f 2e       	mov	r5, r31
     50e:	f0 2d       	mov	r31, r0
				break;
			case 42: //For sending positions
				position_received = *(Position*)msg_received.data;
				break;
			default:
				printf("ID unknown\r");
     510:	0f 2e       	mov	r0, r31
     512:	f0 e3       	ldi	r31, 0x30	; 48
     514:	2f 2e       	mov	r2, r31
     516:	f2 e0       	ldi	r31, 0x02	; 2
     518:	3f 2e       	mov	r3, r31
     51a:	f0 2d       	mov	r31, r0
			{
				discrete_voltage = -255;
				printf("Discrete voltage: %d\r\n", discrete_voltage);
			}
			//printf("Discrete voltage: %d\r\n", discrete_voltage);
			printf("Y= %d\r\n",position_received.y);
     51c:	0f 2e       	mov	r0, r31
     51e:	f3 e5       	ldi	r31, 0x53	; 83
     520:	ef 2e       	mov	r14, r31
     522:	f2 e0       	ldi	r31, 0x02	; 2
     524:	ff 2e       	mov	r15, r31
     526:	f0 2d       	mov	r31, r0
			printf("disc= %d\r\n",discrete_voltage);
     528:	0f 2e       	mov	r0, r31
     52a:	fb e5       	ldi	r31, 0x5B	; 91
     52c:	6f 2e       	mov	r6, r31
     52e:	f2 e0       	ldi	r31, 0x02	; 2
     530:	7f 2e       	mov	r7, r31
     532:	f0 2d       	mov	r31, r0
			//discrete_voltage = pid_Controller(position_received.y*40, motor_encoder_read(), &pid); //position_received.y*40
			//printf("Discrete voltage: %d\r\n, discrete_voltage);
			//discrete_voltage = discrete_voltage;
			if (discrete_voltage > 255)
			{
				discrete_voltage = 255;
     534:	d8 a2       	std	Y+32, r13	; 0x20
     536:	cf 8e       	std	Y+31, r12	; 0x1f
	{
		
		
		
		//printf("K_i: %d\r\n", (int)(K_i*SCALING_FACTOR));
		msg_received = can_receive();
     538:	73 de       	rcall	.-794    	; 0x220 <can_receive>
     53a:	29 8f       	std	Y+25, r18	; 0x19
     53c:	3a 8f       	std	Y+26, r19	; 0x1a
     53e:	4b 8f       	std	Y+27, r20	; 0x1b
     540:	5c 8f       	std	Y+28, r21	; 0x1c
     542:	6d 8f       	std	Y+29, r22	; 0x1d
     544:	7e 8f       	std	Y+30, r23	; 0x1e
     546:	0d 8d       	ldd	r16, Y+29	; 0x1d
     548:	1e 8d       	ldd	r17, Y+30	; 0x1e
		
		switch (msg_received.id){
     54a:	89 8d       	ldd	r24, Y+25	; 0x19
     54c:	9a 8d       	ldd	r25, Y+26	; 0x1a
     54e:	8d 30       	cpi	r24, 0x0D	; 13
     550:	91 05       	cpc	r25, r1
     552:	89 f0       	breq	.+34     	; 0x576 <main+0xcc>
     554:	8a 32       	cpi	r24, 0x2A	; 42
     556:	91 05       	cpc	r25, r1
     558:	e9 f0       	breq	.+58     	; 0x594 <main+0xea>
     55a:	01 97       	sbiw	r24, 0x01	; 1
     55c:	09 f5       	brne	.+66     	; 0x5a0 <main+0xf6>
			case 1: //For short strings
				printf("%s",msg_received.data);
     55e:	1f 93       	push	r17
     560:	0f 93       	push	r16
     562:	aa e2       	ldi	r26, 0x2A	; 42
     564:	b2 e0       	ldi	r27, 0x02	; 2
     566:	bf 93       	push	r27
     568:	af 93       	push	r26
     56a:	f8 d6       	rcall	.+3568   	; 0x135c <printf>
				break;
     56c:	0f 90       	pop	r0
     56e:	0f 90       	pop	r0
     570:	0f 90       	pop	r0
     572:	0f 90       	pop	r0
     574:	1a c0       	rjmp	.+52     	; 0x5aa <main+0x100>
			case 13: //For sending integers
				printf("%d", *(int*)msg_received.data);
     576:	d8 01       	movw	r26, r16
     578:	11 96       	adiw	r26, 0x01	; 1
     57a:	8c 91       	ld	r24, X
     57c:	11 97       	sbiw	r26, 0x01	; 1
     57e:	8f 93       	push	r24
     580:	8c 91       	ld	r24, X
     582:	8f 93       	push	r24
     584:	5f 92       	push	r5
     586:	4f 92       	push	r4
     588:	e9 d6       	rcall	.+3538   	; 0x135c <printf>
				break;
     58a:	0f 90       	pop	r0
     58c:	0f 90       	pop	r0
     58e:	0f 90       	pop	r0
     590:	0f 90       	pop	r0
     592:	0b c0       	rjmp	.+22     	; 0x5aa <main+0x100>
			case 42: //For sending positions
				position_received = *(Position*)msg_received.data;
     594:	f8 01       	movw	r30, r16
     596:	a2 80       	ldd	r10, Z+2	; 0x02
     598:	b3 80       	ldd	r11, Z+3	; 0x03
     59a:	84 80       	ldd	r8, Z+4	; 0x04
     59c:	95 80       	ldd	r9, Z+5	; 0x05
				break;
     59e:	05 c0       	rjmp	.+10     	; 0x5aa <main+0x100>
			default:
				printf("ID unknown\r");
     5a0:	3f 92       	push	r3
     5a2:	2f 92       	push	r2
     5a4:	db d6       	rcall	.+3510   	; 0x135c <printf>
     5a6:	0f 90       	pop	r0
     5a8:	0f 90       	pop	r0
		}
		free(msg_received.data);
     5aa:	c8 01       	movw	r24, r16
     5ac:	fe d5       	rcall	.+3068   	; 0x11aa <free>
		
		//motor_move_dc(position_received);
		score += check_if_scored();
     5ae:	60 df       	rcall	.-320    	; 0x470 <check_if_scored>
		
		//motor_move_servo((((float)position_received.y) * 1.2 / 200.0) + 1.5); //Maps -100,100 to 0.9,2.1
		//printf("x:%4d y:%4d z:%4d\r", position_received.x,position_received.y,position_received.z);
		//printf("SCORE = %d\r\n", score);
		
		if (position_received.z == 1)
     5b0:	f1 e0       	ldi	r31, 0x01	; 1
     5b2:	8f 16       	cp	r8, r31
     5b4:	91 04       	cpc	r9, r1
     5b6:	09 f4       	brne	.+2      	; 0x5ba <main+0x110>
		{
			solenoid_kick();
     5b8:	46 d2       	rcall	.+1164   	; 0xa46 <solenoid_kick>
		//_delay_ms(50);
		
		
		
	
		if (gFlags.pid_timer == 1) {
     5ba:	80 91 68 02 	lds	r24, 0x0268
     5be:	80 ff       	sbrs	r24, 0
     5c0:	50 c0       	rjmp	.+160    	; 0x662 <main+0x1b8>
			motor_position_past = motor_position;
			motor_position = motor_encoder_read();
     5c2:	80 d0       	rcall	.+256    	; 0x6c4 <motor_encoder_read>
     5c4:	6c 01       	movw	r12, r24
			motor_speed = motor_position_past - motor_position;
     5c6:	6f 8d       	ldd	r22, Y+31	; 0x1f
     5c8:	78 a1       	ldd	r23, Y+32	; 0x20
     5ca:	68 1b       	sub	r22, r24
     5cc:	79 0b       	sbc	r23, r25
			discrete_voltage = pid_Controller(position_received.y*5, motor_speed, &pid); //position_received.y*40
     5ce:	ae 01       	movw	r20, r28
     5d0:	4f 5f       	subi	r20, 0xFF	; 255
     5d2:	5f 4f       	sbci	r21, 0xFF	; 255
     5d4:	c5 01       	movw	r24, r10
     5d6:	88 0f       	add	r24, r24
     5d8:	99 1f       	adc	r25, r25
     5da:	88 0f       	add	r24, r24
     5dc:	99 1f       	adc	r25, r25
     5de:	8a 0d       	add	r24, r10
     5e0:	9b 1d       	adc	r25, r11
     5e2:	03 d1       	rcall	.+518    	; 0x7ea <pid_Controller>
     5e4:	8c 01       	movw	r16, r24
			
			//printf("ye\r\n");
			//discrete_voltage = pid_Controller(position_received.y*40, motor_encoder_read(), &pid); //position_received.y*40
			//printf("Discrete voltage: %d\r\n, discrete_voltage);
			//discrete_voltage = discrete_voltage;
			if (discrete_voltage > 255)
     5e6:	8f 3f       	cpi	r24, 0xFF	; 255
     5e8:	91 05       	cpc	r25, r1
     5ea:	81 f0       	breq	.+32     	; 0x60c <main+0x162>
     5ec:	7c f0       	brlt	.+30     	; 0x60c <main+0x162>
			{
				discrete_voltage = 255;
				printf("Discrete voltage: %d\r\n", discrete_voltage);
     5ee:	1f 92       	push	r1
     5f0:	2f ef       	ldi	r18, 0xFF	; 255
     5f2:	2f 93       	push	r18
     5f4:	ac e3       	ldi	r26, 0x3C	; 60
     5f6:	b2 e0       	ldi	r27, 0x02	; 2
     5f8:	bf 93       	push	r27
     5fa:	af 93       	push	r26
     5fc:	af d6       	rcall	.+3422   	; 0x135c <printf>
     5fe:	0f 90       	pop	r0
     600:	0f 90       	pop	r0
     602:	0f 90       	pop	r0
     604:	0f 90       	pop	r0
			//discrete_voltage = pid_Controller(position_received.y*40, motor_encoder_read(), &pid); //position_received.y*40
			//printf("Discrete voltage: %d\r\n, discrete_voltage);
			//discrete_voltage = discrete_voltage;
			if (discrete_voltage > 255)
			{
				discrete_voltage = 255;
     606:	0f ef       	ldi	r16, 0xFF	; 255
     608:	10 e0       	ldi	r17, 0x00	; 0
     60a:	13 c0       	rjmp	.+38     	; 0x632 <main+0x188>
				printf("Discrete voltage: %d\r\n", discrete_voltage);
			}
			else if (discrete_voltage < -255)
     60c:	81 30       	cpi	r24, 0x01	; 1
     60e:	ff ef       	ldi	r31, 0xFF	; 255
     610:	9f 07       	cpc	r25, r31
     612:	7c f4       	brge	.+30     	; 0x632 <main+0x188>
			{
				discrete_voltage = -255;
				printf("Discrete voltage: %d\r\n", discrete_voltage);
     614:	2f ef       	ldi	r18, 0xFF	; 255
     616:	2f 93       	push	r18
     618:	81 e0       	ldi	r24, 0x01	; 1
     61a:	8f 93       	push	r24
     61c:	ac e3       	ldi	r26, 0x3C	; 60
     61e:	b2 e0       	ldi	r27, 0x02	; 2
     620:	bf 93       	push	r27
     622:	af 93       	push	r26
     624:	9b d6       	rcall	.+3382   	; 0x135c <printf>
     626:	0f 90       	pop	r0
     628:	0f 90       	pop	r0
     62a:	0f 90       	pop	r0
     62c:	0f 90       	pop	r0
				discrete_voltage = 255;
				printf("Discrete voltage: %d\r\n", discrete_voltage);
			}
			else if (discrete_voltage < -255)
			{
				discrete_voltage = -255;
     62e:	01 e0       	ldi	r16, 0x01	; 1
     630:	1f ef       	ldi	r17, 0xFF	; 255
				printf("Discrete voltage: %d\r\n", discrete_voltage);
			}
			//printf("Discrete voltage: %d\r\n", discrete_voltage);
			printf("Y= %d\r\n",position_received.y);
     632:	bf 92       	push	r11
     634:	af 92       	push	r10
     636:	ff 92       	push	r15
     638:	ef 92       	push	r14
     63a:	90 d6       	rcall	.+3360   	; 0x135c <printf>
			printf("disc= %d\r\n",discrete_voltage);
     63c:	1f 93       	push	r17
     63e:	0f 93       	push	r16
     640:	7f 92       	push	r7
     642:	6f 92       	push	r6
     644:	8b d6       	rcall	.+3350   	; 0x135c <printf>
			motor_move_dc(discrete_voltage);
     646:	c8 01       	movw	r24, r16
     648:	5c d0       	rcall	.+184    	; 0x702 <motor_move_dc>
			//printf("Discrete voltage: %d\r\n", discrete_voltage);
			gFlags.pid_timer = 0;
     64a:	80 91 68 02 	lds	r24, 0x0268
     64e:	8e 7f       	andi	r24, 0xFE	; 254
     650:	80 93 68 02 	sts	0x0268, r24
     654:	0f b6       	in	r0, 0x3f	; 63
     656:	f8 94       	cli
     658:	de bf       	out	0x3e, r29	; 62
     65a:	0f be       	out	0x3f, r0	; 63
     65c:	cd bf       	out	0x3d, r28	; 61
		
		
	
		if (gFlags.pid_timer == 1) {
			motor_position_past = motor_position;
			motor_position = motor_encoder_read();
     65e:	d8 a2       	std	Y+32, r13	; 0x20
     660:	cf 8e       	std	Y+31, r12	; 0x1f
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     662:	9f ef       	ldi	r25, 0xFF	; 255
     664:	a0 e7       	ldi	r26, 0x70	; 112
     666:	b2 e0       	ldi	r27, 0x02	; 2
     668:	91 50       	subi	r25, 0x01	; 1
     66a:	a0 40       	sbci	r26, 0x00	; 0
     66c:	b0 40       	sbci	r27, 0x00	; 0
     66e:	e1 f7       	brne	.-8      	; 0x668 <main+0x1be>
     670:	00 c0       	rjmp	.+0      	; 0x672 <main+0x1c8>
     672:	00 00       	nop
     674:	61 cf       	rjmp	.-318    	; 0x538 <main+0x8e>

00000676 <motor_encoder_reset>:
	motor_encoder_reset();
	
}

void motor_encoder_reset() {
	PORTH &= ~(1 << PH6);
     676:	e2 e0       	ldi	r30, 0x02	; 2
     678:	f1 e0       	ldi	r31, 0x01	; 1
     67a:	80 81       	ld	r24, Z
     67c:	8f 7b       	andi	r24, 0xBF	; 191
     67e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     680:	8a e6       	ldi	r24, 0x6A	; 106
     682:	8a 95       	dec	r24
     684:	f1 f7       	brne	.-4      	; 0x682 <motor_encoder_reset+0xc>
     686:	00 c0       	rjmp	.+0      	; 0x688 <motor_encoder_reset+0x12>
	_delay_us(20);
	PORTH |= (1 << PH6);
     688:	80 81       	ld	r24, Z
     68a:	80 64       	ori	r24, 0x40	; 64
     68c:	80 83       	st	Z, r24
     68e:	08 95       	ret

00000690 <motor_init>:

//Rename files to motor.c and motor.h?

void motor_init(){
	//MOTOR 
	DDRH |= (1 << PH1); //Set motor direction pin as output
     690:	e1 e0       	ldi	r30, 0x01	; 1
     692:	f1 e0       	ldi	r31, 0x01	; 1
     694:	80 81       	ld	r24, Z
     696:	82 60       	ori	r24, 0x02	; 2
     698:	80 83       	st	Z, r24
	DDRH |= (1 << DDH4); //Set motor enable pin as output
     69a:	80 81       	ld	r24, Z
     69c:	80 61       	ori	r24, 0x10	; 16
     69e:	80 83       	st	Z, r24
	PORTH |= (1 << PH4); //Set motor enable pin high
     6a0:	a2 e0       	ldi	r26, 0x02	; 2
     6a2:	b1 e0       	ldi	r27, 0x01	; 1
     6a4:	8c 91       	ld	r24, X
     6a6:	80 61       	ori	r24, 0x10	; 16
     6a8:	8c 93       	st	X, r24
	//PORTB |= ((1 << PH1) | (1 << PH4)); //This sets pull-up R for SCL and SDA. Is this really needed? Ask the studass?	
	
	//ENCODER
	DDRH |= (1 << PH5); //OE as output
     6aa:	80 81       	ld	r24, Z
     6ac:	80 62       	ori	r24, 0x20	; 32
     6ae:	80 83       	st	Z, r24
	DDRH |= (1 << PH3); //SEL as output
     6b0:	80 81       	ld	r24, Z
     6b2:	88 60       	ori	r24, 0x08	; 8
     6b4:	80 83       	st	Z, r24
	DDRH |= (1 << PH6); //RST as output
     6b6:	80 81       	ld	r24, Z
     6b8:	80 64       	ori	r24, 0x40	; 64
     6ba:	80 83       	st	Z, r24
	DDRK = 0b00000000; //Encoder vals as input 
     6bc:	10 92 07 01 	sts	0x0107, r1
	motor_encoder_reset();
     6c0:	da cf       	rjmp	.-76     	; 0x676 <motor_encoder_reset>
     6c2:	08 95       	ret

000006c4 <motor_encoder_read>:
}



int motor_encoder_read(){
	PORTH &= ~(1 << PH5);
     6c4:	e2 e0       	ldi	r30, 0x02	; 2
     6c6:	f1 e0       	ldi	r31, 0x01	; 1
     6c8:	80 81       	ld	r24, Z
     6ca:	8f 7d       	andi	r24, 0xDF	; 223
     6cc:	80 83       	st	Z, r24
	PORTH &= ~(1 << PH3); //Set sel low to get MSB
     6ce:	80 81       	ld	r24, Z
     6d0:	87 7f       	andi	r24, 0xF7	; 247
     6d2:	80 83       	st	Z, r24
     6d4:	2a e6       	ldi	r18, 0x6A	; 106
     6d6:	2a 95       	dec	r18
     6d8:	f1 f7       	brne	.-4      	; 0x6d6 <motor_encoder_read+0x12>
     6da:	00 c0       	rjmp	.+0      	; 0x6dc <motor_encoder_read+0x18>
	_delay_us(20); //mby?
	int encoder_val = (PINK << 8); //MSB
     6dc:	80 91 06 01 	lds	r24, 0x0106
     6e0:	90 e0       	ldi	r25, 0x00	; 0
     6e2:	98 2f       	mov	r25, r24
     6e4:	88 27       	eor	r24, r24
	PORTH |= (1 << PH3); //Set sel high to get LSB
     6e6:	20 81       	ld	r18, Z
     6e8:	28 60       	ori	r18, 0x08	; 8
     6ea:	20 83       	st	Z, r18
     6ec:	2a e6       	ldi	r18, 0x6A	; 106
     6ee:	2a 95       	dec	r18
     6f0:	f1 f7       	brne	.-4      	; 0x6ee <motor_encoder_read+0x2a>
     6f2:	00 c0       	rjmp	.+0      	; 0x6f4 <motor_encoder_read+0x30>
	_delay_us(20); //mby?
	encoder_val |= PINK;  
     6f4:	20 91 06 01 	lds	r18, 0x0106
	//MBY TOGGLE RESET?
	
	PORTH |= (1 << PH5);
     6f8:	30 81       	ld	r19, Z
     6fa:	30 62       	ori	r19, 0x20	; 32
     6fc:	30 83       	st	Z, r19
	return encoder_val;
}
     6fe:	82 2b       	or	r24, r18
     700:	08 95       	ret

00000702 <motor_move_dc>:

void motor_move_dc(int discrete_voltage){
     702:	cf 93       	push	r28
     704:	df 93       	push	r29
     706:	00 d0       	rcall	.+0      	; 0x708 <motor_move_dc+0x6>
     708:	cd b7       	in	r28, 0x3d	; 61
     70a:	de b7       	in	r29, 0x3e	; 62
	
	if (discrete_voltage >= 0){
     70c:	99 23       	and	r25, r25
     70e:	34 f0       	brlt	.+12     	; 0x71c <motor_move_dc+0x1a>
		PORTH |= (1 << PH1); //Set direction
     710:	e2 e0       	ldi	r30, 0x02	; 2
     712:	f1 e0       	ldi	r31, 0x01	; 1
     714:	20 81       	ld	r18, Z
     716:	22 60       	ori	r18, 0x02	; 2
     718:	20 83       	st	Z, r18
     71a:	08 c0       	rjmp	.+16     	; 0x72c <motor_move_dc+0x2a>
	}
	else if (discrete_voltage < 0){
		PORTH &= ~(1 << PH1); //Set other direction
     71c:	e2 e0       	ldi	r30, 0x02	; 2
     71e:	f1 e0       	ldi	r31, 0x01	; 1
     720:	20 81       	ld	r18, Z
     722:	2d 7f       	andi	r18, 0xFD	; 253
     724:	20 83       	st	Z, r18
		discrete_voltage = -discrete_voltage;
     726:	91 95       	neg	r25
     728:	81 95       	neg	r24
     72a:	91 09       	sbc	r25, r1
	}
	
	int dac_address = 0b0101000;
	char length = 3;
	char msg[3];
	msg[0] = ((dac_address << 1) | 0); //0 = write, 1 = read
     72c:	90 e5       	ldi	r25, 0x50	; 80
     72e:	99 83       	std	Y+1, r25	; 0x01
	msg[1] = 0b00000000; //Command byte: R2, R1, R0, Rst, PD, A2, A1, A0
     730:	1a 82       	std	Y+2, r1	; 0x02
	msg[2] = discrete_voltage; //Value of 0-255, maps to 0V-5V
     732:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, length);
     734:	63 e0       	ldi	r22, 0x03	; 3
     736:	70 e0       	ldi	r23, 0x00	; 0
     738:	ce 01       	movw	r24, r28
     73a:	01 96       	adiw	r24, 0x01	; 1
     73c:	9a d1       	rcall	.+820    	; 0xa72 <TWI_Start_Transceiver_With_Data>
	
	//Just for fun, no ifs:
	//PORTH |= ((pos.y > 0) << PH1); //Set direction
	//int voltage = (abs(pos.y) > 10) * abs(pos.y); //Set voltage to magnitude of pos.y, or 0
}
     73e:	0f 90       	pop	r0
     740:	0f 90       	pop	r0
     742:	0f 90       	pop	r0
     744:	df 91       	pop	r29
     746:	cf 91       	pop	r28
     748:	08 95       	ret

0000074a <pid_Init>:
 *  \param i_factor  Integral term.
 *  \param d_factor  Derivate term.
 *  \param pid  Struct with PID status.
 */
void pid_Init(double p_factor, double i_factor, double d_factor, struct PID_DATA *pid)
{
     74a:	8f 92       	push	r8
     74c:	9f 92       	push	r9
     74e:	af 92       	push	r10
     750:	bf 92       	push	r11
     752:	cf 92       	push	r12
     754:	df 92       	push	r13
     756:	ef 92       	push	r14
     758:	ff 92       	push	r15
     75a:	0f 93       	push	r16
     75c:	1f 93       	push	r17
     75e:	cf 93       	push	r28
     760:	df 93       	push	r29
     762:	49 01       	movw	r8, r18
     764:	5a 01       	movw	r10, r20
     766:	e6 01       	movw	r28, r12
	// Start values for PID controller
	pid->sumError         = 0;
     768:	1a 82       	std	Y+2, r1	; 0x02
     76a:	1b 82       	std	Y+3, r1	; 0x03
     76c:	1c 82       	std	Y+4, r1	; 0x04
     76e:	1d 82       	std	Y+5, r1	; 0x05
	pid->lastProcessValue = 0;
     770:	19 82       	std	Y+1, r1	; 0x01
     772:	18 82       	st	Y, r1
	// Tuning constants for PID loop
	pid->P_Factor = p_factor;
     774:	6e 83       	std	Y+6, r22	; 0x06
     776:	7f 83       	std	Y+7, r23	; 0x07
     778:	88 87       	std	Y+8, r24	; 0x08
     77a:	99 87       	std	Y+9, r25	; 0x09
	pid->I_Factor = i_factor;
     77c:	2a 87       	std	Y+10, r18	; 0x0a
     77e:	3b 87       	std	Y+11, r19	; 0x0b
     780:	4c 87       	std	Y+12, r20	; 0x0c
     782:	5d 87       	std	Y+13, r21	; 0x0d
	pid->D_Factor = d_factor;
     784:	ee 86       	std	Y+14, r14	; 0x0e
     786:	ff 86       	std	Y+15, r15	; 0x0f
     788:	08 8b       	std	Y+16, r16	; 0x10
     78a:	19 8b       	std	Y+17, r17	; 0x11
	// Limits to avoid overflow
	pid->maxError    = MAX_INT / (pid->P_Factor + 1);
     78c:	20 e0       	ldi	r18, 0x00	; 0
     78e:	30 e0       	ldi	r19, 0x00	; 0
     790:	40 e8       	ldi	r20, 0x80	; 128
     792:	5f e3       	ldi	r21, 0x3F	; 63
     794:	14 d2       	rcall	.+1064   	; 0xbbe <__addsf3>
     796:	9b 01       	movw	r18, r22
     798:	ac 01       	movw	r20, r24
     79a:	60 e0       	ldi	r22, 0x00	; 0
     79c:	7e ef       	ldi	r23, 0xFE	; 254
     79e:	8f ef       	ldi	r24, 0xFF	; 255
     7a0:	96 e4       	ldi	r25, 0x46	; 70
     7a2:	75 d2       	rcall	.+1258   	; 0xc8e <__divsf3>
     7a4:	dc d2       	rcall	.+1464   	; 0xd5e <__fixsfsi>
     7a6:	7b 8b       	std	Y+19, r23	; 0x13
     7a8:	6a 8b       	std	Y+18, r22	; 0x12
	pid->maxSumError = MAX_I_TERM / (pid->I_Factor + 1);
     7aa:	20 e0       	ldi	r18, 0x00	; 0
     7ac:	30 e0       	ldi	r19, 0x00	; 0
     7ae:	40 e8       	ldi	r20, 0x80	; 128
     7b0:	5f e3       	ldi	r21, 0x3F	; 63
     7b2:	c5 01       	movw	r24, r10
     7b4:	b4 01       	movw	r22, r8
     7b6:	03 d2       	rcall	.+1030   	; 0xbbe <__addsf3>
     7b8:	9b 01       	movw	r18, r22
     7ba:	ac 01       	movw	r20, r24
     7bc:	60 e0       	ldi	r22, 0x00	; 0
     7be:	70 e0       	ldi	r23, 0x00	; 0
     7c0:	80 e8       	ldi	r24, 0x80	; 128
     7c2:	9e e4       	ldi	r25, 0x4E	; 78
     7c4:	64 d2       	rcall	.+1224   	; 0xc8e <__divsf3>
     7c6:	cb d2       	rcall	.+1430   	; 0xd5e <__fixsfsi>
     7c8:	6c 8b       	std	Y+20, r22	; 0x14
     7ca:	7d 8b       	std	Y+21, r23	; 0x15
     7cc:	8e 8b       	std	Y+22, r24	; 0x16
     7ce:	9f 8b       	std	Y+23, r25	; 0x17
}
     7d0:	df 91       	pop	r29
     7d2:	cf 91       	pop	r28
     7d4:	1f 91       	pop	r17
     7d6:	0f 91       	pop	r16
     7d8:	ff 90       	pop	r15
     7da:	ef 90       	pop	r14
     7dc:	df 90       	pop	r13
     7de:	cf 90       	pop	r12
     7e0:	bf 90       	pop	r11
     7e2:	af 90       	pop	r10
     7e4:	9f 90       	pop	r9
     7e6:	8f 90       	pop	r8
     7e8:	08 95       	ret

000007ea <pid_Controller>:
 *  \param setPoint  Desired value.
 *  \param processValue  Measured value.
 *  \param pid_st  PID status struct.
 */
int16_t pid_Controller(int16_t setPoint, int16_t processValue, struct PID_DATA *pid_st)
{
     7ea:	4f 92       	push	r4
     7ec:	5f 92       	push	r5
     7ee:	6f 92       	push	r6
     7f0:	7f 92       	push	r7
     7f2:	8f 92       	push	r8
     7f4:	9f 92       	push	r9
     7f6:	af 92       	push	r10
     7f8:	bf 92       	push	r11
     7fa:	cf 92       	push	r12
     7fc:	df 92       	push	r13
     7fe:	ef 92       	push	r14
     800:	ff 92       	push	r15
     802:	0f 93       	push	r16
     804:	1f 93       	push	r17
     806:	cf 93       	push	r28
     808:	df 93       	push	r29
     80a:	8b 01       	movw	r16, r22
     80c:	ea 01       	movw	r28, r20
	int16_t errors;
	int32_t ret, temp;
	double i_term, p_term, d_term;
	errors = setPoint - processValue;
     80e:	6c 01       	movw	r12, r24
     810:	c6 1a       	sub	r12, r22
     812:	d7 0a       	sbc	r13, r23

	// Calculate Pterm and limit error overflow
	if (errors > pid_st->maxError) {
     814:	8a 89       	ldd	r24, Y+18	; 0x12
     816:	9b 89       	ldd	r25, Y+19	; 0x13
     818:	8c 15       	cp	r24, r12
     81a:	9d 05       	cpc	r25, r13
     81c:	a4 f0       	brlt	.+40     	; 0x846 <pid_Controller+0x5c>
		p_term = MAX_INT;
	} else if (errors < -pid_st->maxError) {
     81e:	91 95       	neg	r25
     820:	81 95       	neg	r24
     822:	91 09       	sbc	r25, r1
     824:	c8 16       	cp	r12, r24
     826:	d9 06       	cpc	r13, r25
     828:	c4 f0       	brlt	.+48     	; 0x85a <pid_Controller+0x70>
		p_term = -MAX_INT;
	} else {
		p_term = pid_st->P_Factor * (double)errors;
     82a:	b6 01       	movw	r22, r12
     82c:	88 27       	eor	r24, r24
     82e:	77 fd       	sbrc	r23, 7
     830:	80 95       	com	r24
     832:	98 2f       	mov	r25, r24
     834:	c7 d2       	rcall	.+1422   	; 0xdc4 <__floatsisf>
     836:	2e 81       	ldd	r18, Y+6	; 0x06
     838:	3f 81       	ldd	r19, Y+7	; 0x07
     83a:	48 85       	ldd	r20, Y+8	; 0x08
     83c:	59 85       	ldd	r21, Y+9	; 0x09
     83e:	76 d3       	rcall	.+1772   	; 0xf2c <__mulsf3>
     840:	4b 01       	movw	r8, r22
     842:	5c 01       	movw	r10, r24
     844:	13 c0       	rjmp	.+38     	; 0x86c <pid_Controller+0x82>
	double i_term, p_term, d_term;
	errors = setPoint - processValue;

	// Calculate Pterm and limit error overflow
	if (errors > pid_st->maxError) {
		p_term = MAX_INT;
     846:	0f 2e       	mov	r0, r31
     848:	81 2c       	mov	r8, r1
     84a:	fe ef       	ldi	r31, 0xFE	; 254
     84c:	9f 2e       	mov	r9, r31
     84e:	aa 24       	eor	r10, r10
     850:	aa 94       	dec	r10
     852:	f6 e4       	ldi	r31, 0x46	; 70
     854:	bf 2e       	mov	r11, r31
     856:	f0 2d       	mov	r31, r0
     858:	09 c0       	rjmp	.+18     	; 0x86c <pid_Controller+0x82>
	} else if (errors < -pid_st->maxError) {
		p_term = -MAX_INT;
     85a:	0f 2e       	mov	r0, r31
     85c:	81 2c       	mov	r8, r1
     85e:	fe ef       	ldi	r31, 0xFE	; 254
     860:	9f 2e       	mov	r9, r31
     862:	aa 24       	eor	r10, r10
     864:	aa 94       	dec	r10
     866:	f6 ec       	ldi	r31, 0xC6	; 198
     868:	bf 2e       	mov	r11, r31
     86a:	f0 2d       	mov	r31, r0
	} else {
		p_term = pid_st->P_Factor * (double)errors;
	}

	// Calculate Iterm and limit integral runaway
	temp = pid_st->sumError + errors;
     86c:	ee 24       	eor	r14, r14
     86e:	d7 fc       	sbrc	r13, 7
     870:	e0 94       	com	r14
     872:	fe 2c       	mov	r15, r14
     874:	8a 81       	ldd	r24, Y+2	; 0x02
     876:	9b 81       	ldd	r25, Y+3	; 0x03
     878:	ac 81       	ldd	r26, Y+4	; 0x04
     87a:	bd 81       	ldd	r27, Y+5	; 0x05
     87c:	bc 01       	movw	r22, r24
     87e:	cd 01       	movw	r24, r26
     880:	6c 0d       	add	r22, r12
     882:	7d 1d       	adc	r23, r13
     884:	8e 1d       	adc	r24, r14
     886:	9f 1d       	adc	r25, r15
	if (temp > pid_st->maxSumError) {
     888:	cc 88       	ldd	r12, Y+20	; 0x14
     88a:	dd 88       	ldd	r13, Y+21	; 0x15
     88c:	ee 88       	ldd	r14, Y+22	; 0x16
     88e:	ff 88       	ldd	r15, Y+23	; 0x17
     890:	c6 16       	cp	r12, r22
     892:	d7 06       	cpc	r13, r23
     894:	e8 06       	cpc	r14, r24
     896:	f9 06       	cpc	r15, r25
     898:	6c f4       	brge	.+26     	; 0x8b4 <pid_Controller+0xca>
		i_term           = MAX_I_TERM;
		pid_st->sumError = pid_st->maxSumError;
     89a:	ca 82       	std	Y+2, r12	; 0x02
     89c:	db 82       	std	Y+3, r13	; 0x03
     89e:	ec 82       	std	Y+4, r14	; 0x04
     8a0:	fd 82       	std	Y+5, r15	; 0x05
	}

	// Calculate Iterm and limit integral runaway
	temp = pid_st->sumError + errors;
	if (temp > pid_st->maxSumError) {
		i_term           = MAX_I_TERM;
     8a2:	0f 2e       	mov	r0, r31
     8a4:	41 2c       	mov	r4, r1
     8a6:	51 2c       	mov	r5, r1
     8a8:	f0 e8       	ldi	r31, 0x80	; 128
     8aa:	6f 2e       	mov	r6, r31
     8ac:	fe e4       	ldi	r31, 0x4E	; 78
     8ae:	7f 2e       	mov	r7, r31
     8b0:	f0 2d       	mov	r31, r0
     8b2:	26 c0       	rjmp	.+76     	; 0x900 <pid_Controller+0x116>
		pid_st->sumError = pid_st->maxSumError;
	} else if (temp < -pid_st->maxSumError) {
     8b4:	f0 94       	com	r15
     8b6:	e0 94       	com	r14
     8b8:	d0 94       	com	r13
     8ba:	c0 94       	com	r12
     8bc:	c1 1c       	adc	r12, r1
     8be:	d1 1c       	adc	r13, r1
     8c0:	e1 1c       	adc	r14, r1
     8c2:	f1 1c       	adc	r15, r1
     8c4:	6c 15       	cp	r22, r12
     8c6:	7d 05       	cpc	r23, r13
     8c8:	8e 05       	cpc	r24, r14
     8ca:	9f 05       	cpc	r25, r15
     8cc:	6c f4       	brge	.+26     	; 0x8e8 <pid_Controller+0xfe>
		i_term           = -MAX_I_TERM;
		pid_st->sumError = -pid_st->maxSumError;
     8ce:	ca 82       	std	Y+2, r12	; 0x02
     8d0:	db 82       	std	Y+3, r13	; 0x03
     8d2:	ec 82       	std	Y+4, r14	; 0x04
     8d4:	fd 82       	std	Y+5, r15	; 0x05
	temp = pid_st->sumError + errors;
	if (temp > pid_st->maxSumError) {
		i_term           = MAX_I_TERM;
		pid_st->sumError = pid_st->maxSumError;
	} else if (temp < -pid_st->maxSumError) {
		i_term           = -MAX_I_TERM;
     8d6:	0f 2e       	mov	r0, r31
     8d8:	41 2c       	mov	r4, r1
     8da:	51 2c       	mov	r5, r1
     8dc:	f0 e8       	ldi	r31, 0x80	; 128
     8de:	6f 2e       	mov	r6, r31
     8e0:	fe ec       	ldi	r31, 0xCE	; 206
     8e2:	7f 2e       	mov	r7, r31
     8e4:	f0 2d       	mov	r31, r0
     8e6:	0c c0       	rjmp	.+24     	; 0x900 <pid_Controller+0x116>
		pid_st->sumError = -pid_st->maxSumError;
	} else {
		pid_st->sumError = temp;
     8e8:	6a 83       	std	Y+2, r22	; 0x02
     8ea:	7b 83       	std	Y+3, r23	; 0x03
     8ec:	8c 83       	std	Y+4, r24	; 0x04
     8ee:	9d 83       	std	Y+5, r25	; 0x05
		i_term           = pid_st->I_Factor *(double) pid_st->sumError;
     8f0:	69 d2       	rcall	.+1234   	; 0xdc4 <__floatsisf>
     8f2:	2a 85       	ldd	r18, Y+10	; 0x0a
     8f4:	3b 85       	ldd	r19, Y+11	; 0x0b
     8f6:	4c 85       	ldd	r20, Y+12	; 0x0c
     8f8:	5d 85       	ldd	r21, Y+13	; 0x0d
     8fa:	18 d3       	rcall	.+1584   	; 0xf2c <__mulsf3>
     8fc:	2b 01       	movw	r4, r22
     8fe:	3c 01       	movw	r6, r24
	}

	// Calculate Dterm
	d_term = pid_st->D_Factor * (double)(pid_st->lastProcessValue - processValue);
     900:	68 81       	ld	r22, Y
     902:	79 81       	ldd	r23, Y+1	; 0x01
     904:	60 1b       	sub	r22, r16
     906:	71 0b       	sbc	r23, r17
     908:	88 27       	eor	r24, r24
     90a:	77 fd       	sbrc	r23, 7
     90c:	80 95       	com	r24
     90e:	98 2f       	mov	r25, r24
     910:	59 d2       	rcall	.+1202   	; 0xdc4 <__floatsisf>
     912:	2e 85       	ldd	r18, Y+14	; 0x0e
     914:	3f 85       	ldd	r19, Y+15	; 0x0f
     916:	48 89       	ldd	r20, Y+16	; 0x10
     918:	59 89       	ldd	r21, Y+17	; 0x11
     91a:	08 d3       	rcall	.+1552   	; 0xf2c <__mulsf3>
     91c:	6b 01       	movw	r12, r22
     91e:	7c 01       	movw	r14, r24

	pid_st->lastProcessValue = processValue;
     920:	19 83       	std	Y+1, r17	; 0x01
     922:	08 83       	st	Y, r16

	ret = (p_term + i_term + d_term);// * SCALING_FACTOR;
     924:	a3 01       	movw	r20, r6
     926:	92 01       	movw	r18, r4
     928:	c5 01       	movw	r24, r10
     92a:	b4 01       	movw	r22, r8
     92c:	48 d1       	rcall	.+656    	; 0xbbe <__addsf3>
     92e:	a7 01       	movw	r20, r14
     930:	96 01       	movw	r18, r12
     932:	45 d1       	rcall	.+650    	; 0xbbe <__addsf3>
     934:	14 d2       	rcall	.+1064   	; 0xd5e <__fixsfsi>
     936:	46 2f       	mov	r20, r22
     938:	57 2f       	mov	r21, r23
     93a:	68 2f       	mov	r22, r24
     93c:	79 2f       	mov	r23, r25
     93e:	41 30       	cpi	r20, 0x01	; 1
     940:	80 e8       	ldi	r24, 0x80	; 128
     942:	58 07       	cpc	r21, r24
     944:	8f ef       	ldi	r24, 0xFF	; 255
     946:	68 07       	cpc	r22, r24
     948:	78 07       	cpc	r23, r24
     94a:	24 f4       	brge	.+8      	; 0x954 <pid_Controller+0x16a>
     94c:	41 e0       	ldi	r20, 0x01	; 1
     94e:	50 e8       	ldi	r21, 0x80	; 128
     950:	6f ef       	ldi	r22, 0xFF	; 255
     952:	7f ef       	ldi	r23, 0xFF	; 255
     954:	41 15       	cp	r20, r1
     956:	80 e8       	ldi	r24, 0x80	; 128
     958:	58 07       	cpc	r21, r24
     95a:	61 05       	cpc	r22, r1
     95c:	71 05       	cpc	r23, r1
     95e:	24 f0       	brlt	.+8      	; 0x968 <pid_Controller+0x17e>
     960:	4f ef       	ldi	r20, 0xFF	; 255
     962:	5f e7       	ldi	r21, 0x7F	; 127
     964:	60 e0       	ldi	r22, 0x00	; 0
     966:	70 e0       	ldi	r23, 0x00	; 0
		ret = MAX_INT;
	} else if (ret < -MAX_INT) {
		ret = -MAX_INT;
	}
	//printf("I term: %d\r\n",i_term);
	return -((int16_t)ret);
     968:	88 27       	eor	r24, r24
     96a:	99 27       	eor	r25, r25
     96c:	84 1b       	sub	r24, r20
     96e:	95 0b       	sbc	r25, r21
}
     970:	df 91       	pop	r29
     972:	cf 91       	pop	r28
     974:	1f 91       	pop	r17
     976:	0f 91       	pop	r16
     978:	ff 90       	pop	r15
     97a:	ef 90       	pop	r14
     97c:	df 90       	pop	r13
     97e:	cf 90       	pop	r12
     980:	bf 90       	pop	r11
     982:	af 90       	pop	r10
     984:	9f 90       	pop	r9
     986:	8f 90       	pop	r8
     988:	7f 90       	pop	r7
     98a:	6f 90       	pop	r6
     98c:	5f 90       	pop	r5
     98e:	4f 90       	pop	r4
     990:	08 95       	ret

00000992 <pwm_set_duty_cycle>:
	pwm_top = ((uint32_t)F_CPU/(uint16_t)(f * prescaler) - 1);
	ICR1 = pwm_top; //This defines the pwm period length
	pwm_set_duty_cycle(1.5); //Center the servo
}

void pwm_set_duty_cycle(float ms){
     992:	8f 92       	push	r8
     994:	9f 92       	push	r9
     996:	af 92       	push	r10
     998:	bf 92       	push	r11
     99a:	cf 92       	push	r12
     99c:	df 92       	push	r13
     99e:	ef 92       	push	r14
     9a0:	ff 92       	push	r15
     9a2:	6b 01       	movw	r12, r22
     9a4:	7c 01       	movw	r14, r24
	if(ms <= 20 && ms >= 0){
     9a6:	20 e0       	ldi	r18, 0x00	; 0
     9a8:	30 e0       	ldi	r19, 0x00	; 0
     9aa:	40 ea       	ldi	r20, 0xA0	; 160
     9ac:	51 e4       	ldi	r21, 0x41	; 65
     9ae:	6b d1       	rcall	.+726    	; 0xc86 <__cmpsf2>
     9b0:	18 16       	cp	r1, r24
     9b2:	14 f1       	brlt	.+68     	; 0x9f8 <pwm_set_duty_cycle+0x66>
     9b4:	20 e0       	ldi	r18, 0x00	; 0
     9b6:	30 e0       	ldi	r19, 0x00	; 0
     9b8:	a9 01       	movw	r20, r18
     9ba:	c7 01       	movw	r24, r14
     9bc:	b6 01       	movw	r22, r12
     9be:	b2 d2       	rcall	.+1380   	; 0xf24 <__gesf2>
     9c0:	88 23       	and	r24, r24
     9c2:	d4 f0       	brlt	.+52     	; 0x9f8 <pwm_set_duty_cycle+0x66>
		float duty_cycle = ms/20.0;
		OCR1A = (pwm_top*duty_cycle);
     9c4:	60 91 69 02 	lds	r22, 0x0269
     9c8:	70 91 6a 02 	lds	r23, 0x026A
     9cc:	80 e0       	ldi	r24, 0x00	; 0
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	f7 d1       	rcall	.+1006   	; 0xdc0 <__floatunsisf>
     9d2:	4b 01       	movw	r8, r22
     9d4:	5c 01       	movw	r10, r24
	pwm_set_duty_cycle(1.5); //Center the servo
}

void pwm_set_duty_cycle(float ms){
	if(ms <= 20 && ms >= 0){
		float duty_cycle = ms/20.0;
     9d6:	20 e0       	ldi	r18, 0x00	; 0
     9d8:	30 e0       	ldi	r19, 0x00	; 0
     9da:	40 ea       	ldi	r20, 0xA0	; 160
     9dc:	51 e4       	ldi	r21, 0x41	; 65
     9de:	c7 01       	movw	r24, r14
     9e0:	b6 01       	movw	r22, r12
     9e2:	55 d1       	rcall	.+682    	; 0xc8e <__divsf3>
     9e4:	9b 01       	movw	r18, r22
     9e6:	ac 01       	movw	r20, r24
		OCR1A = (pwm_top*duty_cycle);
     9e8:	c5 01       	movw	r24, r10
     9ea:	b4 01       	movw	r22, r8
     9ec:	9f d2       	rcall	.+1342   	; 0xf2c <__mulsf3>
     9ee:	bc d1       	rcall	.+888    	; 0xd68 <__fixunssfsi>
     9f0:	70 93 89 00 	sts	0x0089, r23
     9f4:	60 93 88 00 	sts	0x0088, r22
	}
     9f8:	ff 90       	pop	r15
     9fa:	ef 90       	pop	r14
     9fc:	df 90       	pop	r13
     9fe:	cf 90       	pop	r12
     a00:	bf 90       	pop	r11
     a02:	af 90       	pop	r10
     a04:	9f 90       	pop	r9
     a06:	8f 90       	pop	r8
     a08:	08 95       	ret

00000a0a <pwm_init>:
#include "pwm.h"

uint16_t pwm_top = 0;

void pwm_init(){
	DDRB |= (1 << DDB5); //Set direction for PWM pin to output //PB5 = pin 11 on the Arduino shield
     a0a:	25 9a       	sbi	0x04, 5	; 4
	TCCR1A |= (1 << WGM11) | (1 << COM2A1); //Sets mode to fast pwm and prescaler clock 8 //Initial values all 0
     a0c:	e0 e8       	ldi	r30, 0x80	; 128
     a0e:	f0 e0       	ldi	r31, 0x00	; 0
     a10:	80 81       	ld	r24, Z
     a12:	82 68       	ori	r24, 0x82	; 130
     a14:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM13) | (1 << WGM12) |  (1 << CS11);
     a16:	e1 e8       	ldi	r30, 0x81	; 129
     a18:	f0 e0       	ldi	r31, 0x00	; 0
     a1a:	80 81       	ld	r24, Z
     a1c:	8a 61       	ori	r24, 0x1A	; 26
     a1e:	80 83       	st	Z, r24
	
	uint16_t f = 50; //Period 20ms --> f = 1/20ms
	uint16_t prescaler = 8;
	pwm_top = ((uint32_t)F_CPU/(uint16_t)(f * prescaler) - 1);
     a20:	8f e3       	ldi	r24, 0x3F	; 63
     a22:	9c e9       	ldi	r25, 0x9C	; 156
     a24:	90 93 6a 02 	sts	0x026A, r25
     a28:	80 93 69 02 	sts	0x0269, r24
	ICR1 = pwm_top; //This defines the pwm period length
     a2c:	90 93 87 00 	sts	0x0087, r25
     a30:	80 93 86 00 	sts	0x0086, r24
	pwm_set_duty_cycle(1.5); //Center the servo
     a34:	60 e0       	ldi	r22, 0x00	; 0
     a36:	70 e0       	ldi	r23, 0x00	; 0
     a38:	80 ec       	ldi	r24, 0xC0	; 192
     a3a:	9f e3       	ldi	r25, 0x3F	; 63
     a3c:	aa cf       	rjmp	.-172    	; 0x992 <pwm_set_duty_cycle>
     a3e:	08 95       	ret

00000a40 <solenoid_init>:
#include <avr/io.h>
#include <util/delay.h>


void solenoid_init(){
	DDRE |= (1 << PE4); 
     a40:	6c 9a       	sbi	0x0d, 4	; 13
	PORTE |= (1 << PE4);
     a42:	74 9a       	sbi	0x0e, 4	; 14
     a44:	08 95       	ret

00000a46 <solenoid_kick>:
}


//Turn solenoid on/off very quickly
void solenoid_kick(){
	PORTE &= ~(1 << PE4);
     a46:	74 98       	cbi	0x0e, 4	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a48:	2f ef       	ldi	r18, 0xFF	; 255
     a4a:	89 e6       	ldi	r24, 0x69	; 105
     a4c:	98 e1       	ldi	r25, 0x18	; 24
     a4e:	21 50       	subi	r18, 0x01	; 1
     a50:	80 40       	sbci	r24, 0x00	; 0
     a52:	90 40       	sbci	r25, 0x00	; 0
     a54:	e1 f7       	brne	.-8      	; 0xa4e <solenoid_kick+0x8>
     a56:	00 c0       	rjmp	.+0      	; 0xa58 <solenoid_kick+0x12>
     a58:	00 00       	nop
	_delay_ms(500); //delay is needed. Min 10ms
	PORTE |= (1 << PE4);
     a5a:	74 9a       	sbi	0x0e, 4	; 14
     a5c:	08 95       	ret

00000a5e <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     a5e:	8c e0       	ldi	r24, 0x0C	; 12
     a60:	80 93 b8 00 	sts	0x00B8, r24
     a64:	8f ef       	ldi	r24, 0xFF	; 255
     a66:	80 93 bb 00 	sts	0x00BB, r24
     a6a:	84 e0       	ldi	r24, 0x04	; 4
     a6c:	80 93 bc 00 	sts	0x00BC, r24
     a70:	08 95       	ret

00000a72 <TWI_Start_Transceiver_With_Data>:
     a72:	ec eb       	ldi	r30, 0xBC	; 188
     a74:	f0 e0       	ldi	r31, 0x00	; 0
     a76:	20 81       	ld	r18, Z
     a78:	20 fd       	sbrc	r18, 0
     a7a:	fd cf       	rjmp	.-6      	; 0xa76 <TWI_Start_Transceiver_With_Data+0x4>
     a7c:	60 93 6d 02 	sts	0x026D, r22
     a80:	fc 01       	movw	r30, r24
     a82:	20 81       	ld	r18, Z
     a84:	20 93 6e 02 	sts	0x026E, r18
     a88:	20 fd       	sbrc	r18, 0
     a8a:	0c c0       	rjmp	.+24     	; 0xaa4 <TWI_Start_Transceiver_With_Data+0x32>
     a8c:	62 30       	cpi	r22, 0x02	; 2
     a8e:	50 f0       	brcs	.+20     	; 0xaa4 <TWI_Start_Transceiver_With_Data+0x32>
     a90:	dc 01       	movw	r26, r24
     a92:	11 96       	adiw	r26, 0x01	; 1
     a94:	ef e6       	ldi	r30, 0x6F	; 111
     a96:	f2 e0       	ldi	r31, 0x02	; 2
     a98:	81 e0       	ldi	r24, 0x01	; 1
     a9a:	9d 91       	ld	r25, X+
     a9c:	91 93       	st	Z+, r25
     a9e:	8f 5f       	subi	r24, 0xFF	; 255
     aa0:	86 13       	cpse	r24, r22
     aa2:	fb cf       	rjmp	.-10     	; 0xa9a <TWI_Start_Transceiver_With_Data+0x28>
     aa4:	10 92 6c 02 	sts	0x026C, r1
     aa8:	88 ef       	ldi	r24, 0xF8	; 248
     aaa:	80 93 08 02 	sts	0x0208, r24
     aae:	85 ea       	ldi	r24, 0xA5	; 165
     ab0:	80 93 bc 00 	sts	0x00BC, r24
     ab4:	08 95       	ret

00000ab6 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     ab6:	1f 92       	push	r1
     ab8:	0f 92       	push	r0
     aba:	0f b6       	in	r0, 0x3f	; 63
     abc:	0f 92       	push	r0
     abe:	11 24       	eor	r1, r1
     ac0:	0b b6       	in	r0, 0x3b	; 59
     ac2:	0f 92       	push	r0
     ac4:	2f 93       	push	r18
     ac6:	3f 93       	push	r19
     ac8:	8f 93       	push	r24
     aca:	9f 93       	push	r25
     acc:	af 93       	push	r26
     ace:	bf 93       	push	r27
     ad0:	ef 93       	push	r30
     ad2:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     ad4:	80 91 b9 00 	lds	r24, 0x00B9
     ad8:	90 e0       	ldi	r25, 0x00	; 0
     ada:	fc 01       	movw	r30, r24
     adc:	38 97       	sbiw	r30, 0x08	; 8
     ade:	e1 35       	cpi	r30, 0x51	; 81
     ae0:	f1 05       	cpc	r31, r1
     ae2:	08 f0       	brcs	.+2      	; 0xae6 <__vector_39+0x30>
     ae4:	55 c0       	rjmp	.+170    	; 0xb90 <__vector_39+0xda>
     ae6:	ee 58       	subi	r30, 0x8E	; 142
     ae8:	ff 4f       	sbci	r31, 0xFF	; 255
     aea:	9f c2       	rjmp	.+1342   	; 0x102a <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     aec:	10 92 6b 02 	sts	0x026B, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     af0:	e0 91 6b 02 	lds	r30, 0x026B
     af4:	80 91 6d 02 	lds	r24, 0x026D
     af8:	e8 17       	cp	r30, r24
     afa:	70 f4       	brcc	.+28     	; 0xb18 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     afc:	81 e0       	ldi	r24, 0x01	; 1
     afe:	8e 0f       	add	r24, r30
     b00:	80 93 6b 02 	sts	0x026B, r24
     b04:	f0 e0       	ldi	r31, 0x00	; 0
     b06:	e2 59       	subi	r30, 0x92	; 146
     b08:	fd 4f       	sbci	r31, 0xFD	; 253
     b0a:	80 81       	ld	r24, Z
     b0c:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b10:	85 e8       	ldi	r24, 0x85	; 133
     b12:	80 93 bc 00 	sts	0x00BC, r24
     b16:	43 c0       	rjmp	.+134    	; 0xb9e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b18:	80 91 6c 02 	lds	r24, 0x026C
     b1c:	81 60       	ori	r24, 0x01	; 1
     b1e:	80 93 6c 02 	sts	0x026C, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b22:	84 e9       	ldi	r24, 0x94	; 148
     b24:	80 93 bc 00 	sts	0x00BC, r24
     b28:	3a c0       	rjmp	.+116    	; 0xb9e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b2a:	e0 91 6b 02 	lds	r30, 0x026B
     b2e:	81 e0       	ldi	r24, 0x01	; 1
     b30:	8e 0f       	add	r24, r30
     b32:	80 93 6b 02 	sts	0x026B, r24
     b36:	80 91 bb 00 	lds	r24, 0x00BB
     b3a:	f0 e0       	ldi	r31, 0x00	; 0
     b3c:	e2 59       	subi	r30, 0x92	; 146
     b3e:	fd 4f       	sbci	r31, 0xFD	; 253
     b40:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b42:	20 91 6b 02 	lds	r18, 0x026B
     b46:	30 e0       	ldi	r19, 0x00	; 0
     b48:	80 91 6d 02 	lds	r24, 0x026D
     b4c:	90 e0       	ldi	r25, 0x00	; 0
     b4e:	01 97       	sbiw	r24, 0x01	; 1
     b50:	28 17       	cp	r18, r24
     b52:	39 07       	cpc	r19, r25
     b54:	24 f4       	brge	.+8      	; 0xb5e <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b56:	85 ec       	ldi	r24, 0xC5	; 197
     b58:	80 93 bc 00 	sts	0x00BC, r24
     b5c:	20 c0       	rjmp	.+64     	; 0xb9e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b5e:	85 e8       	ldi	r24, 0x85	; 133
     b60:	80 93 bc 00 	sts	0x00BC, r24
     b64:	1c c0       	rjmp	.+56     	; 0xb9e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     b66:	80 91 bb 00 	lds	r24, 0x00BB
     b6a:	e0 91 6b 02 	lds	r30, 0x026B
     b6e:	f0 e0       	ldi	r31, 0x00	; 0
     b70:	e2 59       	subi	r30, 0x92	; 146
     b72:	fd 4f       	sbci	r31, 0xFD	; 253
     b74:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b76:	80 91 6c 02 	lds	r24, 0x026C
     b7a:	81 60       	ori	r24, 0x01	; 1
     b7c:	80 93 6c 02 	sts	0x026C, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b80:	84 e9       	ldi	r24, 0x94	; 148
     b82:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     b86:	0b c0       	rjmp	.+22     	; 0xb9e <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b88:	85 ea       	ldi	r24, 0xA5	; 165
     b8a:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     b8e:	07 c0       	rjmp	.+14     	; 0xb9e <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     b90:	80 91 b9 00 	lds	r24, 0x00B9
     b94:	80 93 08 02 	sts	0x0208, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     b98:	84 e0       	ldi	r24, 0x04	; 4
     b9a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     b9e:	ff 91       	pop	r31
     ba0:	ef 91       	pop	r30
     ba2:	bf 91       	pop	r27
     ba4:	af 91       	pop	r26
     ba6:	9f 91       	pop	r25
     ba8:	8f 91       	pop	r24
     baa:	3f 91       	pop	r19
     bac:	2f 91       	pop	r18
     bae:	0f 90       	pop	r0
     bb0:	0b be       	out	0x3b, r0	; 59
     bb2:	0f 90       	pop	r0
     bb4:	0f be       	out	0x3f, r0	; 63
     bb6:	0f 90       	pop	r0
     bb8:	1f 90       	pop	r1
     bba:	18 95       	reti

00000bbc <__subsf3>:
     bbc:	50 58       	subi	r21, 0x80	; 128

00000bbe <__addsf3>:
     bbe:	bb 27       	eor	r27, r27
     bc0:	aa 27       	eor	r26, r26
     bc2:	0e d0       	rcall	.+28     	; 0xbe0 <__addsf3x>
     bc4:	75 c1       	rjmp	.+746    	; 0xeb0 <__fp_round>
     bc6:	66 d1       	rcall	.+716    	; 0xe94 <__fp_pscA>
     bc8:	30 f0       	brcs	.+12     	; 0xbd6 <__addsf3+0x18>
     bca:	6b d1       	rcall	.+726    	; 0xea2 <__fp_pscB>
     bcc:	20 f0       	brcs	.+8      	; 0xbd6 <__addsf3+0x18>
     bce:	31 f4       	brne	.+12     	; 0xbdc <__addsf3+0x1e>
     bd0:	9f 3f       	cpi	r25, 0xFF	; 255
     bd2:	11 f4       	brne	.+4      	; 0xbd8 <__addsf3+0x1a>
     bd4:	1e f4       	brtc	.+6      	; 0xbdc <__addsf3+0x1e>
     bd6:	5b c1       	rjmp	.+694    	; 0xe8e <__fp_nan>
     bd8:	0e f4       	brtc	.+2      	; 0xbdc <__addsf3+0x1e>
     bda:	e0 95       	com	r30
     bdc:	e7 fb       	bst	r30, 7
     bde:	51 c1       	rjmp	.+674    	; 0xe82 <__fp_inf>

00000be0 <__addsf3x>:
     be0:	e9 2f       	mov	r30, r25
     be2:	77 d1       	rcall	.+750    	; 0xed2 <__fp_split3>
     be4:	80 f3       	brcs	.-32     	; 0xbc6 <__addsf3+0x8>
     be6:	ba 17       	cp	r27, r26
     be8:	62 07       	cpc	r22, r18
     bea:	73 07       	cpc	r23, r19
     bec:	84 07       	cpc	r24, r20
     bee:	95 07       	cpc	r25, r21
     bf0:	18 f0       	brcs	.+6      	; 0xbf8 <__addsf3x+0x18>
     bf2:	71 f4       	brne	.+28     	; 0xc10 <__addsf3x+0x30>
     bf4:	9e f5       	brtc	.+102    	; 0xc5c <__addsf3x+0x7c>
     bf6:	8f c1       	rjmp	.+798    	; 0xf16 <__fp_zero>
     bf8:	0e f4       	brtc	.+2      	; 0xbfc <__addsf3x+0x1c>
     bfa:	e0 95       	com	r30
     bfc:	0b 2e       	mov	r0, r27
     bfe:	ba 2f       	mov	r27, r26
     c00:	a0 2d       	mov	r26, r0
     c02:	0b 01       	movw	r0, r22
     c04:	b9 01       	movw	r22, r18
     c06:	90 01       	movw	r18, r0
     c08:	0c 01       	movw	r0, r24
     c0a:	ca 01       	movw	r24, r20
     c0c:	a0 01       	movw	r20, r0
     c0e:	11 24       	eor	r1, r1
     c10:	ff 27       	eor	r31, r31
     c12:	59 1b       	sub	r21, r25
     c14:	99 f0       	breq	.+38     	; 0xc3c <__addsf3x+0x5c>
     c16:	59 3f       	cpi	r21, 0xF9	; 249
     c18:	50 f4       	brcc	.+20     	; 0xc2e <__addsf3x+0x4e>
     c1a:	50 3e       	cpi	r21, 0xE0	; 224
     c1c:	68 f1       	brcs	.+90     	; 0xc78 <__addsf3x+0x98>
     c1e:	1a 16       	cp	r1, r26
     c20:	f0 40       	sbci	r31, 0x00	; 0
     c22:	a2 2f       	mov	r26, r18
     c24:	23 2f       	mov	r18, r19
     c26:	34 2f       	mov	r19, r20
     c28:	44 27       	eor	r20, r20
     c2a:	58 5f       	subi	r21, 0xF8	; 248
     c2c:	f3 cf       	rjmp	.-26     	; 0xc14 <__addsf3x+0x34>
     c2e:	46 95       	lsr	r20
     c30:	37 95       	ror	r19
     c32:	27 95       	ror	r18
     c34:	a7 95       	ror	r26
     c36:	f0 40       	sbci	r31, 0x00	; 0
     c38:	53 95       	inc	r21
     c3a:	c9 f7       	brne	.-14     	; 0xc2e <__addsf3x+0x4e>
     c3c:	7e f4       	brtc	.+30     	; 0xc5c <__addsf3x+0x7c>
     c3e:	1f 16       	cp	r1, r31
     c40:	ba 0b       	sbc	r27, r26
     c42:	62 0b       	sbc	r22, r18
     c44:	73 0b       	sbc	r23, r19
     c46:	84 0b       	sbc	r24, r20
     c48:	ba f0       	brmi	.+46     	; 0xc78 <__addsf3x+0x98>
     c4a:	91 50       	subi	r25, 0x01	; 1
     c4c:	a1 f0       	breq	.+40     	; 0xc76 <__addsf3x+0x96>
     c4e:	ff 0f       	add	r31, r31
     c50:	bb 1f       	adc	r27, r27
     c52:	66 1f       	adc	r22, r22
     c54:	77 1f       	adc	r23, r23
     c56:	88 1f       	adc	r24, r24
     c58:	c2 f7       	brpl	.-16     	; 0xc4a <__addsf3x+0x6a>
     c5a:	0e c0       	rjmp	.+28     	; 0xc78 <__addsf3x+0x98>
     c5c:	ba 0f       	add	r27, r26
     c5e:	62 1f       	adc	r22, r18
     c60:	73 1f       	adc	r23, r19
     c62:	84 1f       	adc	r24, r20
     c64:	48 f4       	brcc	.+18     	; 0xc78 <__addsf3x+0x98>
     c66:	87 95       	ror	r24
     c68:	77 95       	ror	r23
     c6a:	67 95       	ror	r22
     c6c:	b7 95       	ror	r27
     c6e:	f7 95       	ror	r31
     c70:	9e 3f       	cpi	r25, 0xFE	; 254
     c72:	08 f0       	brcs	.+2      	; 0xc76 <__addsf3x+0x96>
     c74:	b3 cf       	rjmp	.-154    	; 0xbdc <__addsf3+0x1e>
     c76:	93 95       	inc	r25
     c78:	88 0f       	add	r24, r24
     c7a:	08 f0       	brcs	.+2      	; 0xc7e <__addsf3x+0x9e>
     c7c:	99 27       	eor	r25, r25
     c7e:	ee 0f       	add	r30, r30
     c80:	97 95       	ror	r25
     c82:	87 95       	ror	r24
     c84:	08 95       	ret

00000c86 <__cmpsf2>:
     c86:	d9 d0       	rcall	.+434    	; 0xe3a <__fp_cmp>
     c88:	08 f4       	brcc	.+2      	; 0xc8c <__cmpsf2+0x6>
     c8a:	81 e0       	ldi	r24, 0x01	; 1
     c8c:	08 95       	ret

00000c8e <__divsf3>:
     c8e:	0c d0       	rcall	.+24     	; 0xca8 <__divsf3x>
     c90:	0f c1       	rjmp	.+542    	; 0xeb0 <__fp_round>
     c92:	07 d1       	rcall	.+526    	; 0xea2 <__fp_pscB>
     c94:	40 f0       	brcs	.+16     	; 0xca6 <__divsf3+0x18>
     c96:	fe d0       	rcall	.+508    	; 0xe94 <__fp_pscA>
     c98:	30 f0       	brcs	.+12     	; 0xca6 <__divsf3+0x18>
     c9a:	21 f4       	brne	.+8      	; 0xca4 <__divsf3+0x16>
     c9c:	5f 3f       	cpi	r21, 0xFF	; 255
     c9e:	19 f0       	breq	.+6      	; 0xca6 <__divsf3+0x18>
     ca0:	f0 c0       	rjmp	.+480    	; 0xe82 <__fp_inf>
     ca2:	51 11       	cpse	r21, r1
     ca4:	39 c1       	rjmp	.+626    	; 0xf18 <__fp_szero>
     ca6:	f3 c0       	rjmp	.+486    	; 0xe8e <__fp_nan>

00000ca8 <__divsf3x>:
     ca8:	14 d1       	rcall	.+552    	; 0xed2 <__fp_split3>
     caa:	98 f3       	brcs	.-26     	; 0xc92 <__divsf3+0x4>

00000cac <__divsf3_pse>:
     cac:	99 23       	and	r25, r25
     cae:	c9 f3       	breq	.-14     	; 0xca2 <__divsf3+0x14>
     cb0:	55 23       	and	r21, r21
     cb2:	b1 f3       	breq	.-20     	; 0xca0 <__divsf3+0x12>
     cb4:	95 1b       	sub	r25, r21
     cb6:	55 0b       	sbc	r21, r21
     cb8:	bb 27       	eor	r27, r27
     cba:	aa 27       	eor	r26, r26
     cbc:	62 17       	cp	r22, r18
     cbe:	73 07       	cpc	r23, r19
     cc0:	84 07       	cpc	r24, r20
     cc2:	38 f0       	brcs	.+14     	; 0xcd2 <__divsf3_pse+0x26>
     cc4:	9f 5f       	subi	r25, 0xFF	; 255
     cc6:	5f 4f       	sbci	r21, 0xFF	; 255
     cc8:	22 0f       	add	r18, r18
     cca:	33 1f       	adc	r19, r19
     ccc:	44 1f       	adc	r20, r20
     cce:	aa 1f       	adc	r26, r26
     cd0:	a9 f3       	breq	.-22     	; 0xcbc <__divsf3_pse+0x10>
     cd2:	33 d0       	rcall	.+102    	; 0xd3a <__divsf3_pse+0x8e>
     cd4:	0e 2e       	mov	r0, r30
     cd6:	3a f0       	brmi	.+14     	; 0xce6 <__divsf3_pse+0x3a>
     cd8:	e0 e8       	ldi	r30, 0x80	; 128
     cda:	30 d0       	rcall	.+96     	; 0xd3c <__divsf3_pse+0x90>
     cdc:	91 50       	subi	r25, 0x01	; 1
     cde:	50 40       	sbci	r21, 0x00	; 0
     ce0:	e6 95       	lsr	r30
     ce2:	00 1c       	adc	r0, r0
     ce4:	ca f7       	brpl	.-14     	; 0xcd8 <__divsf3_pse+0x2c>
     ce6:	29 d0       	rcall	.+82     	; 0xd3a <__divsf3_pse+0x8e>
     ce8:	fe 2f       	mov	r31, r30
     cea:	27 d0       	rcall	.+78     	; 0xd3a <__divsf3_pse+0x8e>
     cec:	66 0f       	add	r22, r22
     cee:	77 1f       	adc	r23, r23
     cf0:	88 1f       	adc	r24, r24
     cf2:	bb 1f       	adc	r27, r27
     cf4:	26 17       	cp	r18, r22
     cf6:	37 07       	cpc	r19, r23
     cf8:	48 07       	cpc	r20, r24
     cfa:	ab 07       	cpc	r26, r27
     cfc:	b0 e8       	ldi	r27, 0x80	; 128
     cfe:	09 f0       	breq	.+2      	; 0xd02 <__divsf3_pse+0x56>
     d00:	bb 0b       	sbc	r27, r27
     d02:	80 2d       	mov	r24, r0
     d04:	bf 01       	movw	r22, r30
     d06:	ff 27       	eor	r31, r31
     d08:	93 58       	subi	r25, 0x83	; 131
     d0a:	5f 4f       	sbci	r21, 0xFF	; 255
     d0c:	2a f0       	brmi	.+10     	; 0xd18 <__divsf3_pse+0x6c>
     d0e:	9e 3f       	cpi	r25, 0xFE	; 254
     d10:	51 05       	cpc	r21, r1
     d12:	68 f0       	brcs	.+26     	; 0xd2e <__divsf3_pse+0x82>
     d14:	b6 c0       	rjmp	.+364    	; 0xe82 <__fp_inf>
     d16:	00 c1       	rjmp	.+512    	; 0xf18 <__fp_szero>
     d18:	5f 3f       	cpi	r21, 0xFF	; 255
     d1a:	ec f3       	brlt	.-6      	; 0xd16 <__divsf3_pse+0x6a>
     d1c:	98 3e       	cpi	r25, 0xE8	; 232
     d1e:	dc f3       	brlt	.-10     	; 0xd16 <__divsf3_pse+0x6a>
     d20:	86 95       	lsr	r24
     d22:	77 95       	ror	r23
     d24:	67 95       	ror	r22
     d26:	b7 95       	ror	r27
     d28:	f7 95       	ror	r31
     d2a:	9f 5f       	subi	r25, 0xFF	; 255
     d2c:	c9 f7       	brne	.-14     	; 0xd20 <__divsf3_pse+0x74>
     d2e:	88 0f       	add	r24, r24
     d30:	91 1d       	adc	r25, r1
     d32:	96 95       	lsr	r25
     d34:	87 95       	ror	r24
     d36:	97 f9       	bld	r25, 7
     d38:	08 95       	ret
     d3a:	e1 e0       	ldi	r30, 0x01	; 1
     d3c:	66 0f       	add	r22, r22
     d3e:	77 1f       	adc	r23, r23
     d40:	88 1f       	adc	r24, r24
     d42:	bb 1f       	adc	r27, r27
     d44:	62 17       	cp	r22, r18
     d46:	73 07       	cpc	r23, r19
     d48:	84 07       	cpc	r24, r20
     d4a:	ba 07       	cpc	r27, r26
     d4c:	20 f0       	brcs	.+8      	; 0xd56 <__divsf3_pse+0xaa>
     d4e:	62 1b       	sub	r22, r18
     d50:	73 0b       	sbc	r23, r19
     d52:	84 0b       	sbc	r24, r20
     d54:	ba 0b       	sbc	r27, r26
     d56:	ee 1f       	adc	r30, r30
     d58:	88 f7       	brcc	.-30     	; 0xd3c <__divsf3_pse+0x90>
     d5a:	e0 95       	com	r30
     d5c:	08 95       	ret

00000d5e <__fixsfsi>:
     d5e:	04 d0       	rcall	.+8      	; 0xd68 <__fixunssfsi>
     d60:	68 94       	set
     d62:	b1 11       	cpse	r27, r1
     d64:	d9 c0       	rjmp	.+434    	; 0xf18 <__fp_szero>
     d66:	08 95       	ret

00000d68 <__fixunssfsi>:
     d68:	bc d0       	rcall	.+376    	; 0xee2 <__fp_splitA>
     d6a:	88 f0       	brcs	.+34     	; 0xd8e <__fixunssfsi+0x26>
     d6c:	9f 57       	subi	r25, 0x7F	; 127
     d6e:	90 f0       	brcs	.+36     	; 0xd94 <__fixunssfsi+0x2c>
     d70:	b9 2f       	mov	r27, r25
     d72:	99 27       	eor	r25, r25
     d74:	b7 51       	subi	r27, 0x17	; 23
     d76:	a0 f0       	brcs	.+40     	; 0xda0 <__fixunssfsi+0x38>
     d78:	d1 f0       	breq	.+52     	; 0xdae <__fixunssfsi+0x46>
     d7a:	66 0f       	add	r22, r22
     d7c:	77 1f       	adc	r23, r23
     d7e:	88 1f       	adc	r24, r24
     d80:	99 1f       	adc	r25, r25
     d82:	1a f0       	brmi	.+6      	; 0xd8a <__fixunssfsi+0x22>
     d84:	ba 95       	dec	r27
     d86:	c9 f7       	brne	.-14     	; 0xd7a <__fixunssfsi+0x12>
     d88:	12 c0       	rjmp	.+36     	; 0xdae <__fixunssfsi+0x46>
     d8a:	b1 30       	cpi	r27, 0x01	; 1
     d8c:	81 f0       	breq	.+32     	; 0xdae <__fixunssfsi+0x46>
     d8e:	c3 d0       	rcall	.+390    	; 0xf16 <__fp_zero>
     d90:	b1 e0       	ldi	r27, 0x01	; 1
     d92:	08 95       	ret
     d94:	c0 c0       	rjmp	.+384    	; 0xf16 <__fp_zero>
     d96:	67 2f       	mov	r22, r23
     d98:	78 2f       	mov	r23, r24
     d9a:	88 27       	eor	r24, r24
     d9c:	b8 5f       	subi	r27, 0xF8	; 248
     d9e:	39 f0       	breq	.+14     	; 0xdae <__fixunssfsi+0x46>
     da0:	b9 3f       	cpi	r27, 0xF9	; 249
     da2:	cc f3       	brlt	.-14     	; 0xd96 <__fixunssfsi+0x2e>
     da4:	86 95       	lsr	r24
     da6:	77 95       	ror	r23
     da8:	67 95       	ror	r22
     daa:	b3 95       	inc	r27
     dac:	d9 f7       	brne	.-10     	; 0xda4 <__fixunssfsi+0x3c>
     dae:	3e f4       	brtc	.+14     	; 0xdbe <__fixunssfsi+0x56>
     db0:	90 95       	com	r25
     db2:	80 95       	com	r24
     db4:	70 95       	com	r23
     db6:	61 95       	neg	r22
     db8:	7f 4f       	sbci	r23, 0xFF	; 255
     dba:	8f 4f       	sbci	r24, 0xFF	; 255
     dbc:	9f 4f       	sbci	r25, 0xFF	; 255
     dbe:	08 95       	ret

00000dc0 <__floatunsisf>:
     dc0:	e8 94       	clt
     dc2:	09 c0       	rjmp	.+18     	; 0xdd6 <__floatsisf+0x12>

00000dc4 <__floatsisf>:
     dc4:	97 fb       	bst	r25, 7
     dc6:	3e f4       	brtc	.+14     	; 0xdd6 <__floatsisf+0x12>
     dc8:	90 95       	com	r25
     dca:	80 95       	com	r24
     dcc:	70 95       	com	r23
     dce:	61 95       	neg	r22
     dd0:	7f 4f       	sbci	r23, 0xFF	; 255
     dd2:	8f 4f       	sbci	r24, 0xFF	; 255
     dd4:	9f 4f       	sbci	r25, 0xFF	; 255
     dd6:	99 23       	and	r25, r25
     dd8:	a9 f0       	breq	.+42     	; 0xe04 <__floatsisf+0x40>
     dda:	f9 2f       	mov	r31, r25
     ddc:	96 e9       	ldi	r25, 0x96	; 150
     dde:	bb 27       	eor	r27, r27
     de0:	93 95       	inc	r25
     de2:	f6 95       	lsr	r31
     de4:	87 95       	ror	r24
     de6:	77 95       	ror	r23
     de8:	67 95       	ror	r22
     dea:	b7 95       	ror	r27
     dec:	f1 11       	cpse	r31, r1
     dee:	f8 cf       	rjmp	.-16     	; 0xde0 <__floatsisf+0x1c>
     df0:	fa f4       	brpl	.+62     	; 0xe30 <__floatsisf+0x6c>
     df2:	bb 0f       	add	r27, r27
     df4:	11 f4       	brne	.+4      	; 0xdfa <__floatsisf+0x36>
     df6:	60 ff       	sbrs	r22, 0
     df8:	1b c0       	rjmp	.+54     	; 0xe30 <__floatsisf+0x6c>
     dfa:	6f 5f       	subi	r22, 0xFF	; 255
     dfc:	7f 4f       	sbci	r23, 0xFF	; 255
     dfe:	8f 4f       	sbci	r24, 0xFF	; 255
     e00:	9f 4f       	sbci	r25, 0xFF	; 255
     e02:	16 c0       	rjmp	.+44     	; 0xe30 <__floatsisf+0x6c>
     e04:	88 23       	and	r24, r24
     e06:	11 f0       	breq	.+4      	; 0xe0c <__floatsisf+0x48>
     e08:	96 e9       	ldi	r25, 0x96	; 150
     e0a:	11 c0       	rjmp	.+34     	; 0xe2e <__floatsisf+0x6a>
     e0c:	77 23       	and	r23, r23
     e0e:	21 f0       	breq	.+8      	; 0xe18 <__floatsisf+0x54>
     e10:	9e e8       	ldi	r25, 0x8E	; 142
     e12:	87 2f       	mov	r24, r23
     e14:	76 2f       	mov	r23, r22
     e16:	05 c0       	rjmp	.+10     	; 0xe22 <__floatsisf+0x5e>
     e18:	66 23       	and	r22, r22
     e1a:	71 f0       	breq	.+28     	; 0xe38 <__floatsisf+0x74>
     e1c:	96 e8       	ldi	r25, 0x86	; 134
     e1e:	86 2f       	mov	r24, r22
     e20:	70 e0       	ldi	r23, 0x00	; 0
     e22:	60 e0       	ldi	r22, 0x00	; 0
     e24:	2a f0       	brmi	.+10     	; 0xe30 <__floatsisf+0x6c>
     e26:	9a 95       	dec	r25
     e28:	66 0f       	add	r22, r22
     e2a:	77 1f       	adc	r23, r23
     e2c:	88 1f       	adc	r24, r24
     e2e:	da f7       	brpl	.-10     	; 0xe26 <__floatsisf+0x62>
     e30:	88 0f       	add	r24, r24
     e32:	96 95       	lsr	r25
     e34:	87 95       	ror	r24
     e36:	97 f9       	bld	r25, 7
     e38:	08 95       	ret

00000e3a <__fp_cmp>:
     e3a:	99 0f       	add	r25, r25
     e3c:	00 08       	sbc	r0, r0
     e3e:	55 0f       	add	r21, r21
     e40:	aa 0b       	sbc	r26, r26
     e42:	e0 e8       	ldi	r30, 0x80	; 128
     e44:	fe ef       	ldi	r31, 0xFE	; 254
     e46:	16 16       	cp	r1, r22
     e48:	17 06       	cpc	r1, r23
     e4a:	e8 07       	cpc	r30, r24
     e4c:	f9 07       	cpc	r31, r25
     e4e:	c0 f0       	brcs	.+48     	; 0xe80 <__fp_cmp+0x46>
     e50:	12 16       	cp	r1, r18
     e52:	13 06       	cpc	r1, r19
     e54:	e4 07       	cpc	r30, r20
     e56:	f5 07       	cpc	r31, r21
     e58:	98 f0       	brcs	.+38     	; 0xe80 <__fp_cmp+0x46>
     e5a:	62 1b       	sub	r22, r18
     e5c:	73 0b       	sbc	r23, r19
     e5e:	84 0b       	sbc	r24, r20
     e60:	95 0b       	sbc	r25, r21
     e62:	39 f4       	brne	.+14     	; 0xe72 <__fp_cmp+0x38>
     e64:	0a 26       	eor	r0, r26
     e66:	61 f0       	breq	.+24     	; 0xe80 <__fp_cmp+0x46>
     e68:	23 2b       	or	r18, r19
     e6a:	24 2b       	or	r18, r20
     e6c:	25 2b       	or	r18, r21
     e6e:	21 f4       	brne	.+8      	; 0xe78 <__fp_cmp+0x3e>
     e70:	08 95       	ret
     e72:	0a 26       	eor	r0, r26
     e74:	09 f4       	brne	.+2      	; 0xe78 <__fp_cmp+0x3e>
     e76:	a1 40       	sbci	r26, 0x01	; 1
     e78:	a6 95       	lsr	r26
     e7a:	8f ef       	ldi	r24, 0xFF	; 255
     e7c:	81 1d       	adc	r24, r1
     e7e:	81 1d       	adc	r24, r1
     e80:	08 95       	ret

00000e82 <__fp_inf>:
     e82:	97 f9       	bld	r25, 7
     e84:	9f 67       	ori	r25, 0x7F	; 127
     e86:	80 e8       	ldi	r24, 0x80	; 128
     e88:	70 e0       	ldi	r23, 0x00	; 0
     e8a:	60 e0       	ldi	r22, 0x00	; 0
     e8c:	08 95       	ret

00000e8e <__fp_nan>:
     e8e:	9f ef       	ldi	r25, 0xFF	; 255
     e90:	80 ec       	ldi	r24, 0xC0	; 192
     e92:	08 95       	ret

00000e94 <__fp_pscA>:
     e94:	00 24       	eor	r0, r0
     e96:	0a 94       	dec	r0
     e98:	16 16       	cp	r1, r22
     e9a:	17 06       	cpc	r1, r23
     e9c:	18 06       	cpc	r1, r24
     e9e:	09 06       	cpc	r0, r25
     ea0:	08 95       	ret

00000ea2 <__fp_pscB>:
     ea2:	00 24       	eor	r0, r0
     ea4:	0a 94       	dec	r0
     ea6:	12 16       	cp	r1, r18
     ea8:	13 06       	cpc	r1, r19
     eaa:	14 06       	cpc	r1, r20
     eac:	05 06       	cpc	r0, r21
     eae:	08 95       	ret

00000eb0 <__fp_round>:
     eb0:	09 2e       	mov	r0, r25
     eb2:	03 94       	inc	r0
     eb4:	00 0c       	add	r0, r0
     eb6:	11 f4       	brne	.+4      	; 0xebc <__fp_round+0xc>
     eb8:	88 23       	and	r24, r24
     eba:	52 f0       	brmi	.+20     	; 0xed0 <__fp_round+0x20>
     ebc:	bb 0f       	add	r27, r27
     ebe:	40 f4       	brcc	.+16     	; 0xed0 <__fp_round+0x20>
     ec0:	bf 2b       	or	r27, r31
     ec2:	11 f4       	brne	.+4      	; 0xec8 <__fp_round+0x18>
     ec4:	60 ff       	sbrs	r22, 0
     ec6:	04 c0       	rjmp	.+8      	; 0xed0 <__fp_round+0x20>
     ec8:	6f 5f       	subi	r22, 0xFF	; 255
     eca:	7f 4f       	sbci	r23, 0xFF	; 255
     ecc:	8f 4f       	sbci	r24, 0xFF	; 255
     ece:	9f 4f       	sbci	r25, 0xFF	; 255
     ed0:	08 95       	ret

00000ed2 <__fp_split3>:
     ed2:	57 fd       	sbrc	r21, 7
     ed4:	90 58       	subi	r25, 0x80	; 128
     ed6:	44 0f       	add	r20, r20
     ed8:	55 1f       	adc	r21, r21
     eda:	59 f0       	breq	.+22     	; 0xef2 <__fp_splitA+0x10>
     edc:	5f 3f       	cpi	r21, 0xFF	; 255
     ede:	71 f0       	breq	.+28     	; 0xefc <__fp_splitA+0x1a>
     ee0:	47 95       	ror	r20

00000ee2 <__fp_splitA>:
     ee2:	88 0f       	add	r24, r24
     ee4:	97 fb       	bst	r25, 7
     ee6:	99 1f       	adc	r25, r25
     ee8:	61 f0       	breq	.+24     	; 0xf02 <__fp_splitA+0x20>
     eea:	9f 3f       	cpi	r25, 0xFF	; 255
     eec:	79 f0       	breq	.+30     	; 0xf0c <__fp_splitA+0x2a>
     eee:	87 95       	ror	r24
     ef0:	08 95       	ret
     ef2:	12 16       	cp	r1, r18
     ef4:	13 06       	cpc	r1, r19
     ef6:	14 06       	cpc	r1, r20
     ef8:	55 1f       	adc	r21, r21
     efa:	f2 cf       	rjmp	.-28     	; 0xee0 <__fp_split3+0xe>
     efc:	46 95       	lsr	r20
     efe:	f1 df       	rcall	.-30     	; 0xee2 <__fp_splitA>
     f00:	08 c0       	rjmp	.+16     	; 0xf12 <__fp_splitA+0x30>
     f02:	16 16       	cp	r1, r22
     f04:	17 06       	cpc	r1, r23
     f06:	18 06       	cpc	r1, r24
     f08:	99 1f       	adc	r25, r25
     f0a:	f1 cf       	rjmp	.-30     	; 0xeee <__fp_splitA+0xc>
     f0c:	86 95       	lsr	r24
     f0e:	71 05       	cpc	r23, r1
     f10:	61 05       	cpc	r22, r1
     f12:	08 94       	sec
     f14:	08 95       	ret

00000f16 <__fp_zero>:
     f16:	e8 94       	clt

00000f18 <__fp_szero>:
     f18:	bb 27       	eor	r27, r27
     f1a:	66 27       	eor	r22, r22
     f1c:	77 27       	eor	r23, r23
     f1e:	cb 01       	movw	r24, r22
     f20:	97 f9       	bld	r25, 7
     f22:	08 95       	ret

00000f24 <__gesf2>:
     f24:	8a df       	rcall	.-236    	; 0xe3a <__fp_cmp>
     f26:	08 f4       	brcc	.+2      	; 0xf2a <__gesf2+0x6>
     f28:	8f ef       	ldi	r24, 0xFF	; 255
     f2a:	08 95       	ret

00000f2c <__mulsf3>:
     f2c:	0b d0       	rcall	.+22     	; 0xf44 <__mulsf3x>
     f2e:	c0 cf       	rjmp	.-128    	; 0xeb0 <__fp_round>
     f30:	b1 df       	rcall	.-158    	; 0xe94 <__fp_pscA>
     f32:	28 f0       	brcs	.+10     	; 0xf3e <__mulsf3+0x12>
     f34:	b6 df       	rcall	.-148    	; 0xea2 <__fp_pscB>
     f36:	18 f0       	brcs	.+6      	; 0xf3e <__mulsf3+0x12>
     f38:	95 23       	and	r25, r21
     f3a:	09 f0       	breq	.+2      	; 0xf3e <__mulsf3+0x12>
     f3c:	a2 cf       	rjmp	.-188    	; 0xe82 <__fp_inf>
     f3e:	a7 cf       	rjmp	.-178    	; 0xe8e <__fp_nan>
     f40:	11 24       	eor	r1, r1
     f42:	ea cf       	rjmp	.-44     	; 0xf18 <__fp_szero>

00000f44 <__mulsf3x>:
     f44:	c6 df       	rcall	.-116    	; 0xed2 <__fp_split3>
     f46:	a0 f3       	brcs	.-24     	; 0xf30 <__mulsf3+0x4>

00000f48 <__mulsf3_pse>:
     f48:	95 9f       	mul	r25, r21
     f4a:	d1 f3       	breq	.-12     	; 0xf40 <__mulsf3+0x14>
     f4c:	95 0f       	add	r25, r21
     f4e:	50 e0       	ldi	r21, 0x00	; 0
     f50:	55 1f       	adc	r21, r21
     f52:	62 9f       	mul	r22, r18
     f54:	f0 01       	movw	r30, r0
     f56:	72 9f       	mul	r23, r18
     f58:	bb 27       	eor	r27, r27
     f5a:	f0 0d       	add	r31, r0
     f5c:	b1 1d       	adc	r27, r1
     f5e:	63 9f       	mul	r22, r19
     f60:	aa 27       	eor	r26, r26
     f62:	f0 0d       	add	r31, r0
     f64:	b1 1d       	adc	r27, r1
     f66:	aa 1f       	adc	r26, r26
     f68:	64 9f       	mul	r22, r20
     f6a:	66 27       	eor	r22, r22
     f6c:	b0 0d       	add	r27, r0
     f6e:	a1 1d       	adc	r26, r1
     f70:	66 1f       	adc	r22, r22
     f72:	82 9f       	mul	r24, r18
     f74:	22 27       	eor	r18, r18
     f76:	b0 0d       	add	r27, r0
     f78:	a1 1d       	adc	r26, r1
     f7a:	62 1f       	adc	r22, r18
     f7c:	73 9f       	mul	r23, r19
     f7e:	b0 0d       	add	r27, r0
     f80:	a1 1d       	adc	r26, r1
     f82:	62 1f       	adc	r22, r18
     f84:	83 9f       	mul	r24, r19
     f86:	a0 0d       	add	r26, r0
     f88:	61 1d       	adc	r22, r1
     f8a:	22 1f       	adc	r18, r18
     f8c:	74 9f       	mul	r23, r20
     f8e:	33 27       	eor	r19, r19
     f90:	a0 0d       	add	r26, r0
     f92:	61 1d       	adc	r22, r1
     f94:	23 1f       	adc	r18, r19
     f96:	84 9f       	mul	r24, r20
     f98:	60 0d       	add	r22, r0
     f9a:	21 1d       	adc	r18, r1
     f9c:	82 2f       	mov	r24, r18
     f9e:	76 2f       	mov	r23, r22
     fa0:	6a 2f       	mov	r22, r26
     fa2:	11 24       	eor	r1, r1
     fa4:	9f 57       	subi	r25, 0x7F	; 127
     fa6:	50 40       	sbci	r21, 0x00	; 0
     fa8:	8a f0       	brmi	.+34     	; 0xfcc <__mulsf3_pse+0x84>
     faa:	e1 f0       	breq	.+56     	; 0xfe4 <__mulsf3_pse+0x9c>
     fac:	88 23       	and	r24, r24
     fae:	4a f0       	brmi	.+18     	; 0xfc2 <__mulsf3_pse+0x7a>
     fb0:	ee 0f       	add	r30, r30
     fb2:	ff 1f       	adc	r31, r31
     fb4:	bb 1f       	adc	r27, r27
     fb6:	66 1f       	adc	r22, r22
     fb8:	77 1f       	adc	r23, r23
     fba:	88 1f       	adc	r24, r24
     fbc:	91 50       	subi	r25, 0x01	; 1
     fbe:	50 40       	sbci	r21, 0x00	; 0
     fc0:	a9 f7       	brne	.-22     	; 0xfac <__mulsf3_pse+0x64>
     fc2:	9e 3f       	cpi	r25, 0xFE	; 254
     fc4:	51 05       	cpc	r21, r1
     fc6:	70 f0       	brcs	.+28     	; 0xfe4 <__mulsf3_pse+0x9c>
     fc8:	5c cf       	rjmp	.-328    	; 0xe82 <__fp_inf>
     fca:	a6 cf       	rjmp	.-180    	; 0xf18 <__fp_szero>
     fcc:	5f 3f       	cpi	r21, 0xFF	; 255
     fce:	ec f3       	brlt	.-6      	; 0xfca <__mulsf3_pse+0x82>
     fd0:	98 3e       	cpi	r25, 0xE8	; 232
     fd2:	dc f3       	brlt	.-10     	; 0xfca <__mulsf3_pse+0x82>
     fd4:	86 95       	lsr	r24
     fd6:	77 95       	ror	r23
     fd8:	67 95       	ror	r22
     fda:	b7 95       	ror	r27
     fdc:	f7 95       	ror	r31
     fde:	e7 95       	ror	r30
     fe0:	9f 5f       	subi	r25, 0xFF	; 255
     fe2:	c1 f7       	brne	.-16     	; 0xfd4 <__mulsf3_pse+0x8c>
     fe4:	fe 2b       	or	r31, r30
     fe6:	88 0f       	add	r24, r24
     fe8:	91 1d       	adc	r25, r1
     fea:	96 95       	lsr	r25
     fec:	87 95       	ror	r24
     fee:	97 f9       	bld	r25, 7
     ff0:	08 95       	ret

00000ff2 <__divmodsi4>:
     ff2:	05 2e       	mov	r0, r21
     ff4:	97 fb       	bst	r25, 7
     ff6:	16 f4       	brtc	.+4      	; 0xffc <__divmodsi4+0xa>
     ff8:	00 94       	com	r0
     ffa:	0f d0       	rcall	.+30     	; 0x101a <__negsi2>
     ffc:	57 fd       	sbrc	r21, 7
     ffe:	05 d0       	rcall	.+10     	; 0x100a <__divmodsi4_neg2>
    1000:	1a d0       	rcall	.+52     	; 0x1036 <__udivmodsi4>
    1002:	07 fc       	sbrc	r0, 7
    1004:	02 d0       	rcall	.+4      	; 0x100a <__divmodsi4_neg2>
    1006:	46 f4       	brtc	.+16     	; 0x1018 <__divmodsi4_exit>
    1008:	08 c0       	rjmp	.+16     	; 0x101a <__negsi2>

0000100a <__divmodsi4_neg2>:
    100a:	50 95       	com	r21
    100c:	40 95       	com	r20
    100e:	30 95       	com	r19
    1010:	21 95       	neg	r18
    1012:	3f 4f       	sbci	r19, 0xFF	; 255
    1014:	4f 4f       	sbci	r20, 0xFF	; 255
    1016:	5f 4f       	sbci	r21, 0xFF	; 255

00001018 <__divmodsi4_exit>:
    1018:	08 95       	ret

0000101a <__negsi2>:
    101a:	90 95       	com	r25
    101c:	80 95       	com	r24
    101e:	70 95       	com	r23
    1020:	61 95       	neg	r22
    1022:	7f 4f       	sbci	r23, 0xFF	; 255
    1024:	8f 4f       	sbci	r24, 0xFF	; 255
    1026:	9f 4f       	sbci	r25, 0xFF	; 255
    1028:	08 95       	ret

0000102a <__tablejump2__>:
    102a:	ee 0f       	add	r30, r30
    102c:	ff 1f       	adc	r31, r31

0000102e <__tablejump__>:
    102e:	05 90       	lpm	r0, Z+
    1030:	f4 91       	lpm	r31, Z
    1032:	e0 2d       	mov	r30, r0
    1034:	19 94       	eijmp

00001036 <__udivmodsi4>:
    1036:	a1 e2       	ldi	r26, 0x21	; 33
    1038:	1a 2e       	mov	r1, r26
    103a:	aa 1b       	sub	r26, r26
    103c:	bb 1b       	sub	r27, r27
    103e:	fd 01       	movw	r30, r26
    1040:	0d c0       	rjmp	.+26     	; 0x105c <__udivmodsi4_ep>

00001042 <__udivmodsi4_loop>:
    1042:	aa 1f       	adc	r26, r26
    1044:	bb 1f       	adc	r27, r27
    1046:	ee 1f       	adc	r30, r30
    1048:	ff 1f       	adc	r31, r31
    104a:	a2 17       	cp	r26, r18
    104c:	b3 07       	cpc	r27, r19
    104e:	e4 07       	cpc	r30, r20
    1050:	f5 07       	cpc	r31, r21
    1052:	20 f0       	brcs	.+8      	; 0x105c <__udivmodsi4_ep>
    1054:	a2 1b       	sub	r26, r18
    1056:	b3 0b       	sbc	r27, r19
    1058:	e4 0b       	sbc	r30, r20
    105a:	f5 0b       	sbc	r31, r21

0000105c <__udivmodsi4_ep>:
    105c:	66 1f       	adc	r22, r22
    105e:	77 1f       	adc	r23, r23
    1060:	88 1f       	adc	r24, r24
    1062:	99 1f       	adc	r25, r25
    1064:	1a 94       	dec	r1
    1066:	69 f7       	brne	.-38     	; 0x1042 <__udivmodsi4_loop>
    1068:	60 95       	com	r22
    106a:	70 95       	com	r23
    106c:	80 95       	com	r24
    106e:	90 95       	com	r25
    1070:	9b 01       	movw	r18, r22
    1072:	ac 01       	movw	r20, r24
    1074:	bd 01       	movw	r22, r26
    1076:	cf 01       	movw	r24, r30
    1078:	08 95       	ret

0000107a <malloc>:
    107a:	cf 93       	push	r28
    107c:	df 93       	push	r29
    107e:	82 30       	cpi	r24, 0x02	; 2
    1080:	91 05       	cpc	r25, r1
    1082:	10 f4       	brcc	.+4      	; 0x1088 <malloc+0xe>
    1084:	82 e0       	ldi	r24, 0x02	; 2
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	e0 91 74 02 	lds	r30, 0x0274
    108c:	f0 91 75 02 	lds	r31, 0x0275
    1090:	20 e0       	ldi	r18, 0x00	; 0
    1092:	30 e0       	ldi	r19, 0x00	; 0
    1094:	a0 e0       	ldi	r26, 0x00	; 0
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	30 97       	sbiw	r30, 0x00	; 0
    109a:	39 f1       	breq	.+78     	; 0x10ea <malloc+0x70>
    109c:	40 81       	ld	r20, Z
    109e:	51 81       	ldd	r21, Z+1	; 0x01
    10a0:	48 17       	cp	r20, r24
    10a2:	59 07       	cpc	r21, r25
    10a4:	b8 f0       	brcs	.+46     	; 0x10d4 <malloc+0x5a>
    10a6:	48 17       	cp	r20, r24
    10a8:	59 07       	cpc	r21, r25
    10aa:	71 f4       	brne	.+28     	; 0x10c8 <malloc+0x4e>
    10ac:	82 81       	ldd	r24, Z+2	; 0x02
    10ae:	93 81       	ldd	r25, Z+3	; 0x03
    10b0:	10 97       	sbiw	r26, 0x00	; 0
    10b2:	29 f0       	breq	.+10     	; 0x10be <malloc+0x44>
    10b4:	13 96       	adiw	r26, 0x03	; 3
    10b6:	9c 93       	st	X, r25
    10b8:	8e 93       	st	-X, r24
    10ba:	12 97       	sbiw	r26, 0x02	; 2
    10bc:	2c c0       	rjmp	.+88     	; 0x1116 <malloc+0x9c>
    10be:	90 93 75 02 	sts	0x0275, r25
    10c2:	80 93 74 02 	sts	0x0274, r24
    10c6:	27 c0       	rjmp	.+78     	; 0x1116 <malloc+0x9c>
    10c8:	21 15       	cp	r18, r1
    10ca:	31 05       	cpc	r19, r1
    10cc:	31 f0       	breq	.+12     	; 0x10da <malloc+0x60>
    10ce:	42 17       	cp	r20, r18
    10d0:	53 07       	cpc	r21, r19
    10d2:	18 f0       	brcs	.+6      	; 0x10da <malloc+0x60>
    10d4:	a9 01       	movw	r20, r18
    10d6:	db 01       	movw	r26, r22
    10d8:	01 c0       	rjmp	.+2      	; 0x10dc <malloc+0x62>
    10da:	ef 01       	movw	r28, r30
    10dc:	9a 01       	movw	r18, r20
    10de:	bd 01       	movw	r22, r26
    10e0:	df 01       	movw	r26, r30
    10e2:	02 80       	ldd	r0, Z+2	; 0x02
    10e4:	f3 81       	ldd	r31, Z+3	; 0x03
    10e6:	e0 2d       	mov	r30, r0
    10e8:	d7 cf       	rjmp	.-82     	; 0x1098 <malloc+0x1e>
    10ea:	21 15       	cp	r18, r1
    10ec:	31 05       	cpc	r19, r1
    10ee:	f9 f0       	breq	.+62     	; 0x112e <malloc+0xb4>
    10f0:	28 1b       	sub	r18, r24
    10f2:	39 0b       	sbc	r19, r25
    10f4:	24 30       	cpi	r18, 0x04	; 4
    10f6:	31 05       	cpc	r19, r1
    10f8:	80 f4       	brcc	.+32     	; 0x111a <malloc+0xa0>
    10fa:	8a 81       	ldd	r24, Y+2	; 0x02
    10fc:	9b 81       	ldd	r25, Y+3	; 0x03
    10fe:	61 15       	cp	r22, r1
    1100:	71 05       	cpc	r23, r1
    1102:	21 f0       	breq	.+8      	; 0x110c <malloc+0x92>
    1104:	fb 01       	movw	r30, r22
    1106:	93 83       	std	Z+3, r25	; 0x03
    1108:	82 83       	std	Z+2, r24	; 0x02
    110a:	04 c0       	rjmp	.+8      	; 0x1114 <malloc+0x9a>
    110c:	90 93 75 02 	sts	0x0275, r25
    1110:	80 93 74 02 	sts	0x0274, r24
    1114:	fe 01       	movw	r30, r28
    1116:	32 96       	adiw	r30, 0x02	; 2
    1118:	44 c0       	rjmp	.+136    	; 0x11a2 <malloc+0x128>
    111a:	fe 01       	movw	r30, r28
    111c:	e2 0f       	add	r30, r18
    111e:	f3 1f       	adc	r31, r19
    1120:	81 93       	st	Z+, r24
    1122:	91 93       	st	Z+, r25
    1124:	22 50       	subi	r18, 0x02	; 2
    1126:	31 09       	sbc	r19, r1
    1128:	39 83       	std	Y+1, r19	; 0x01
    112a:	28 83       	st	Y, r18
    112c:	3a c0       	rjmp	.+116    	; 0x11a2 <malloc+0x128>
    112e:	20 91 72 02 	lds	r18, 0x0272
    1132:	30 91 73 02 	lds	r19, 0x0273
    1136:	23 2b       	or	r18, r19
    1138:	41 f4       	brne	.+16     	; 0x114a <malloc+0xd0>
    113a:	20 91 02 02 	lds	r18, 0x0202
    113e:	30 91 03 02 	lds	r19, 0x0203
    1142:	30 93 73 02 	sts	0x0273, r19
    1146:	20 93 72 02 	sts	0x0272, r18
    114a:	20 91 00 02 	lds	r18, 0x0200
    114e:	30 91 01 02 	lds	r19, 0x0201
    1152:	21 15       	cp	r18, r1
    1154:	31 05       	cpc	r19, r1
    1156:	41 f4       	brne	.+16     	; 0x1168 <malloc+0xee>
    1158:	2d b7       	in	r18, 0x3d	; 61
    115a:	3e b7       	in	r19, 0x3e	; 62
    115c:	40 91 04 02 	lds	r20, 0x0204
    1160:	50 91 05 02 	lds	r21, 0x0205
    1164:	24 1b       	sub	r18, r20
    1166:	35 0b       	sbc	r19, r21
    1168:	e0 91 72 02 	lds	r30, 0x0272
    116c:	f0 91 73 02 	lds	r31, 0x0273
    1170:	e2 17       	cp	r30, r18
    1172:	f3 07       	cpc	r31, r19
    1174:	a0 f4       	brcc	.+40     	; 0x119e <malloc+0x124>
    1176:	2e 1b       	sub	r18, r30
    1178:	3f 0b       	sbc	r19, r31
    117a:	28 17       	cp	r18, r24
    117c:	39 07       	cpc	r19, r25
    117e:	78 f0       	brcs	.+30     	; 0x119e <malloc+0x124>
    1180:	ac 01       	movw	r20, r24
    1182:	4e 5f       	subi	r20, 0xFE	; 254
    1184:	5f 4f       	sbci	r21, 0xFF	; 255
    1186:	24 17       	cp	r18, r20
    1188:	35 07       	cpc	r19, r21
    118a:	48 f0       	brcs	.+18     	; 0x119e <malloc+0x124>
    118c:	4e 0f       	add	r20, r30
    118e:	5f 1f       	adc	r21, r31
    1190:	50 93 73 02 	sts	0x0273, r21
    1194:	40 93 72 02 	sts	0x0272, r20
    1198:	81 93       	st	Z+, r24
    119a:	91 93       	st	Z+, r25
    119c:	02 c0       	rjmp	.+4      	; 0x11a2 <malloc+0x128>
    119e:	e0 e0       	ldi	r30, 0x00	; 0
    11a0:	f0 e0       	ldi	r31, 0x00	; 0
    11a2:	cf 01       	movw	r24, r30
    11a4:	df 91       	pop	r29
    11a6:	cf 91       	pop	r28
    11a8:	08 95       	ret

000011aa <free>:
    11aa:	cf 93       	push	r28
    11ac:	df 93       	push	r29
    11ae:	00 97       	sbiw	r24, 0x00	; 0
    11b0:	09 f4       	brne	.+2      	; 0x11b4 <free+0xa>
    11b2:	87 c0       	rjmp	.+270    	; 0x12c2 <free+0x118>
    11b4:	fc 01       	movw	r30, r24
    11b6:	32 97       	sbiw	r30, 0x02	; 2
    11b8:	13 82       	std	Z+3, r1	; 0x03
    11ba:	12 82       	std	Z+2, r1	; 0x02
    11bc:	c0 91 74 02 	lds	r28, 0x0274
    11c0:	d0 91 75 02 	lds	r29, 0x0275
    11c4:	20 97       	sbiw	r28, 0x00	; 0
    11c6:	81 f4       	brne	.+32     	; 0x11e8 <free+0x3e>
    11c8:	20 81       	ld	r18, Z
    11ca:	31 81       	ldd	r19, Z+1	; 0x01
    11cc:	28 0f       	add	r18, r24
    11ce:	39 1f       	adc	r19, r25
    11d0:	80 91 72 02 	lds	r24, 0x0272
    11d4:	90 91 73 02 	lds	r25, 0x0273
    11d8:	82 17       	cp	r24, r18
    11da:	93 07       	cpc	r25, r19
    11dc:	79 f5       	brne	.+94     	; 0x123c <free+0x92>
    11de:	f0 93 73 02 	sts	0x0273, r31
    11e2:	e0 93 72 02 	sts	0x0272, r30
    11e6:	6d c0       	rjmp	.+218    	; 0x12c2 <free+0x118>
    11e8:	de 01       	movw	r26, r28
    11ea:	20 e0       	ldi	r18, 0x00	; 0
    11ec:	30 e0       	ldi	r19, 0x00	; 0
    11ee:	ae 17       	cp	r26, r30
    11f0:	bf 07       	cpc	r27, r31
    11f2:	50 f4       	brcc	.+20     	; 0x1208 <free+0x5e>
    11f4:	12 96       	adiw	r26, 0x02	; 2
    11f6:	4d 91       	ld	r20, X+
    11f8:	5c 91       	ld	r21, X
    11fa:	13 97       	sbiw	r26, 0x03	; 3
    11fc:	9d 01       	movw	r18, r26
    11fe:	41 15       	cp	r20, r1
    1200:	51 05       	cpc	r21, r1
    1202:	09 f1       	breq	.+66     	; 0x1246 <free+0x9c>
    1204:	da 01       	movw	r26, r20
    1206:	f3 cf       	rjmp	.-26     	; 0x11ee <free+0x44>
    1208:	b3 83       	std	Z+3, r27	; 0x03
    120a:	a2 83       	std	Z+2, r26	; 0x02
    120c:	40 81       	ld	r20, Z
    120e:	51 81       	ldd	r21, Z+1	; 0x01
    1210:	84 0f       	add	r24, r20
    1212:	95 1f       	adc	r25, r21
    1214:	8a 17       	cp	r24, r26
    1216:	9b 07       	cpc	r25, r27
    1218:	71 f4       	brne	.+28     	; 0x1236 <free+0x8c>
    121a:	8d 91       	ld	r24, X+
    121c:	9c 91       	ld	r25, X
    121e:	11 97       	sbiw	r26, 0x01	; 1
    1220:	84 0f       	add	r24, r20
    1222:	95 1f       	adc	r25, r21
    1224:	02 96       	adiw	r24, 0x02	; 2
    1226:	91 83       	std	Z+1, r25	; 0x01
    1228:	80 83       	st	Z, r24
    122a:	12 96       	adiw	r26, 0x02	; 2
    122c:	8d 91       	ld	r24, X+
    122e:	9c 91       	ld	r25, X
    1230:	13 97       	sbiw	r26, 0x03	; 3
    1232:	93 83       	std	Z+3, r25	; 0x03
    1234:	82 83       	std	Z+2, r24	; 0x02
    1236:	21 15       	cp	r18, r1
    1238:	31 05       	cpc	r19, r1
    123a:	29 f4       	brne	.+10     	; 0x1246 <free+0x9c>
    123c:	f0 93 75 02 	sts	0x0275, r31
    1240:	e0 93 74 02 	sts	0x0274, r30
    1244:	3e c0       	rjmp	.+124    	; 0x12c2 <free+0x118>
    1246:	d9 01       	movw	r26, r18
    1248:	13 96       	adiw	r26, 0x03	; 3
    124a:	fc 93       	st	X, r31
    124c:	ee 93       	st	-X, r30
    124e:	12 97       	sbiw	r26, 0x02	; 2
    1250:	4d 91       	ld	r20, X+
    1252:	5d 91       	ld	r21, X+
    1254:	a4 0f       	add	r26, r20
    1256:	b5 1f       	adc	r27, r21
    1258:	ea 17       	cp	r30, r26
    125a:	fb 07       	cpc	r31, r27
    125c:	79 f4       	brne	.+30     	; 0x127c <free+0xd2>
    125e:	80 81       	ld	r24, Z
    1260:	91 81       	ldd	r25, Z+1	; 0x01
    1262:	84 0f       	add	r24, r20
    1264:	95 1f       	adc	r25, r21
    1266:	02 96       	adiw	r24, 0x02	; 2
    1268:	d9 01       	movw	r26, r18
    126a:	11 96       	adiw	r26, 0x01	; 1
    126c:	9c 93       	st	X, r25
    126e:	8e 93       	st	-X, r24
    1270:	82 81       	ldd	r24, Z+2	; 0x02
    1272:	93 81       	ldd	r25, Z+3	; 0x03
    1274:	13 96       	adiw	r26, 0x03	; 3
    1276:	9c 93       	st	X, r25
    1278:	8e 93       	st	-X, r24
    127a:	12 97       	sbiw	r26, 0x02	; 2
    127c:	e0 e0       	ldi	r30, 0x00	; 0
    127e:	f0 e0       	ldi	r31, 0x00	; 0
    1280:	8a 81       	ldd	r24, Y+2	; 0x02
    1282:	9b 81       	ldd	r25, Y+3	; 0x03
    1284:	00 97       	sbiw	r24, 0x00	; 0
    1286:	19 f0       	breq	.+6      	; 0x128e <free+0xe4>
    1288:	fe 01       	movw	r30, r28
    128a:	ec 01       	movw	r28, r24
    128c:	f9 cf       	rjmp	.-14     	; 0x1280 <free+0xd6>
    128e:	ce 01       	movw	r24, r28
    1290:	02 96       	adiw	r24, 0x02	; 2
    1292:	28 81       	ld	r18, Y
    1294:	39 81       	ldd	r19, Y+1	; 0x01
    1296:	82 0f       	add	r24, r18
    1298:	93 1f       	adc	r25, r19
    129a:	20 91 72 02 	lds	r18, 0x0272
    129e:	30 91 73 02 	lds	r19, 0x0273
    12a2:	28 17       	cp	r18, r24
    12a4:	39 07       	cpc	r19, r25
    12a6:	69 f4       	brne	.+26     	; 0x12c2 <free+0x118>
    12a8:	30 97       	sbiw	r30, 0x00	; 0
    12aa:	29 f4       	brne	.+10     	; 0x12b6 <free+0x10c>
    12ac:	10 92 75 02 	sts	0x0275, r1
    12b0:	10 92 74 02 	sts	0x0274, r1
    12b4:	02 c0       	rjmp	.+4      	; 0x12ba <free+0x110>
    12b6:	13 82       	std	Z+3, r1	; 0x03
    12b8:	12 82       	std	Z+2, r1	; 0x02
    12ba:	d0 93 73 02 	sts	0x0273, r29
    12be:	c0 93 72 02 	sts	0x0272, r28
    12c2:	df 91       	pop	r29
    12c4:	cf 91       	pop	r28
    12c6:	08 95       	ret

000012c8 <fdevopen>:
    12c8:	0f 93       	push	r16
    12ca:	1f 93       	push	r17
    12cc:	cf 93       	push	r28
    12ce:	df 93       	push	r29
    12d0:	ec 01       	movw	r28, r24
    12d2:	8b 01       	movw	r16, r22
    12d4:	00 97       	sbiw	r24, 0x00	; 0
    12d6:	31 f4       	brne	.+12     	; 0x12e4 <fdevopen+0x1c>
    12d8:	61 15       	cp	r22, r1
    12da:	71 05       	cpc	r23, r1
    12dc:	19 f4       	brne	.+6      	; 0x12e4 <fdevopen+0x1c>
    12de:	80 e0       	ldi	r24, 0x00	; 0
    12e0:	90 e0       	ldi	r25, 0x00	; 0
    12e2:	37 c0       	rjmp	.+110    	; 0x1352 <fdevopen+0x8a>
    12e4:	6e e0       	ldi	r22, 0x0E	; 14
    12e6:	70 e0       	ldi	r23, 0x00	; 0
    12e8:	81 e0       	ldi	r24, 0x01	; 1
    12ea:	90 e0       	ldi	r25, 0x00	; 0
    12ec:	63 d2       	rcall	.+1222   	; 0x17b4 <calloc>
    12ee:	fc 01       	movw	r30, r24
    12f0:	00 97       	sbiw	r24, 0x00	; 0
    12f2:	a9 f3       	breq	.-22     	; 0x12de <fdevopen+0x16>
    12f4:	80 e8       	ldi	r24, 0x80	; 128
    12f6:	83 83       	std	Z+3, r24	; 0x03
    12f8:	01 15       	cp	r16, r1
    12fa:	11 05       	cpc	r17, r1
    12fc:	71 f0       	breq	.+28     	; 0x131a <fdevopen+0x52>
    12fe:	13 87       	std	Z+11, r17	; 0x0b
    1300:	02 87       	std	Z+10, r16	; 0x0a
    1302:	81 e8       	ldi	r24, 0x81	; 129
    1304:	83 83       	std	Z+3, r24	; 0x03
    1306:	80 91 76 02 	lds	r24, 0x0276
    130a:	90 91 77 02 	lds	r25, 0x0277
    130e:	89 2b       	or	r24, r25
    1310:	21 f4       	brne	.+8      	; 0x131a <fdevopen+0x52>
    1312:	f0 93 77 02 	sts	0x0277, r31
    1316:	e0 93 76 02 	sts	0x0276, r30
    131a:	20 97       	sbiw	r28, 0x00	; 0
    131c:	c9 f0       	breq	.+50     	; 0x1350 <fdevopen+0x88>
    131e:	d1 87       	std	Z+9, r29	; 0x09
    1320:	c0 87       	std	Z+8, r28	; 0x08
    1322:	83 81       	ldd	r24, Z+3	; 0x03
    1324:	82 60       	ori	r24, 0x02	; 2
    1326:	83 83       	std	Z+3, r24	; 0x03
    1328:	80 91 78 02 	lds	r24, 0x0278
    132c:	90 91 79 02 	lds	r25, 0x0279
    1330:	89 2b       	or	r24, r25
    1332:	71 f4       	brne	.+28     	; 0x1350 <fdevopen+0x88>
    1334:	f0 93 79 02 	sts	0x0279, r31
    1338:	e0 93 78 02 	sts	0x0278, r30
    133c:	80 91 7a 02 	lds	r24, 0x027A
    1340:	90 91 7b 02 	lds	r25, 0x027B
    1344:	89 2b       	or	r24, r25
    1346:	21 f4       	brne	.+8      	; 0x1350 <fdevopen+0x88>
    1348:	f0 93 7b 02 	sts	0x027B, r31
    134c:	e0 93 7a 02 	sts	0x027A, r30
    1350:	cf 01       	movw	r24, r30
    1352:	df 91       	pop	r29
    1354:	cf 91       	pop	r28
    1356:	1f 91       	pop	r17
    1358:	0f 91       	pop	r16
    135a:	08 95       	ret

0000135c <printf>:
    135c:	cf 93       	push	r28
    135e:	df 93       	push	r29
    1360:	cd b7       	in	r28, 0x3d	; 61
    1362:	de b7       	in	r29, 0x3e	; 62
    1364:	fe 01       	movw	r30, r28
    1366:	36 96       	adiw	r30, 0x06	; 6
    1368:	61 91       	ld	r22, Z+
    136a:	71 91       	ld	r23, Z+
    136c:	af 01       	movw	r20, r30
    136e:	80 91 78 02 	lds	r24, 0x0278
    1372:	90 91 79 02 	lds	r25, 0x0279
    1376:	30 d0       	rcall	.+96     	; 0x13d8 <vfprintf>
    1378:	df 91       	pop	r29
    137a:	cf 91       	pop	r28
    137c:	08 95       	ret

0000137e <puts>:
    137e:	0f 93       	push	r16
    1380:	1f 93       	push	r17
    1382:	cf 93       	push	r28
    1384:	df 93       	push	r29
    1386:	e0 91 78 02 	lds	r30, 0x0278
    138a:	f0 91 79 02 	lds	r31, 0x0279
    138e:	23 81       	ldd	r18, Z+3	; 0x03
    1390:	21 ff       	sbrs	r18, 1
    1392:	1b c0       	rjmp	.+54     	; 0x13ca <puts+0x4c>
    1394:	ec 01       	movw	r28, r24
    1396:	00 e0       	ldi	r16, 0x00	; 0
    1398:	10 e0       	ldi	r17, 0x00	; 0
    139a:	89 91       	ld	r24, Y+
    139c:	60 91 78 02 	lds	r22, 0x0278
    13a0:	70 91 79 02 	lds	r23, 0x0279
    13a4:	db 01       	movw	r26, r22
    13a6:	18 96       	adiw	r26, 0x08	; 8
    13a8:	ed 91       	ld	r30, X+
    13aa:	fc 91       	ld	r31, X
    13ac:	19 97       	sbiw	r26, 0x09	; 9
    13ae:	88 23       	and	r24, r24
    13b0:	31 f0       	breq	.+12     	; 0x13be <puts+0x40>
    13b2:	19 95       	eicall
    13b4:	89 2b       	or	r24, r25
    13b6:	89 f3       	breq	.-30     	; 0x139a <puts+0x1c>
    13b8:	0f ef       	ldi	r16, 0xFF	; 255
    13ba:	1f ef       	ldi	r17, 0xFF	; 255
    13bc:	ee cf       	rjmp	.-36     	; 0x139a <puts+0x1c>
    13be:	8a e0       	ldi	r24, 0x0A	; 10
    13c0:	19 95       	eicall
    13c2:	89 2b       	or	r24, r25
    13c4:	11 f4       	brne	.+4      	; 0x13ca <puts+0x4c>
    13c6:	c8 01       	movw	r24, r16
    13c8:	02 c0       	rjmp	.+4      	; 0x13ce <puts+0x50>
    13ca:	8f ef       	ldi	r24, 0xFF	; 255
    13cc:	9f ef       	ldi	r25, 0xFF	; 255
    13ce:	df 91       	pop	r29
    13d0:	cf 91       	pop	r28
    13d2:	1f 91       	pop	r17
    13d4:	0f 91       	pop	r16
    13d6:	08 95       	ret

000013d8 <vfprintf>:
    13d8:	2f 92       	push	r2
    13da:	3f 92       	push	r3
    13dc:	4f 92       	push	r4
    13de:	5f 92       	push	r5
    13e0:	6f 92       	push	r6
    13e2:	7f 92       	push	r7
    13e4:	8f 92       	push	r8
    13e6:	9f 92       	push	r9
    13e8:	af 92       	push	r10
    13ea:	bf 92       	push	r11
    13ec:	cf 92       	push	r12
    13ee:	df 92       	push	r13
    13f0:	ef 92       	push	r14
    13f2:	ff 92       	push	r15
    13f4:	0f 93       	push	r16
    13f6:	1f 93       	push	r17
    13f8:	cf 93       	push	r28
    13fa:	df 93       	push	r29
    13fc:	cd b7       	in	r28, 0x3d	; 61
    13fe:	de b7       	in	r29, 0x3e	; 62
    1400:	2c 97       	sbiw	r28, 0x0c	; 12
    1402:	0f b6       	in	r0, 0x3f	; 63
    1404:	f8 94       	cli
    1406:	de bf       	out	0x3e, r29	; 62
    1408:	0f be       	out	0x3f, r0	; 63
    140a:	cd bf       	out	0x3d, r28	; 61
    140c:	7c 01       	movw	r14, r24
    140e:	6b 01       	movw	r12, r22
    1410:	8a 01       	movw	r16, r20
    1412:	fc 01       	movw	r30, r24
    1414:	17 82       	std	Z+7, r1	; 0x07
    1416:	16 82       	std	Z+6, r1	; 0x06
    1418:	83 81       	ldd	r24, Z+3	; 0x03
    141a:	81 ff       	sbrs	r24, 1
    141c:	b0 c1       	rjmp	.+864    	; 0x177e <vfprintf+0x3a6>
    141e:	ce 01       	movw	r24, r28
    1420:	01 96       	adiw	r24, 0x01	; 1
    1422:	4c 01       	movw	r8, r24
    1424:	f7 01       	movw	r30, r14
    1426:	93 81       	ldd	r25, Z+3	; 0x03
    1428:	f6 01       	movw	r30, r12
    142a:	93 fd       	sbrc	r25, 3
    142c:	85 91       	lpm	r24, Z+
    142e:	93 ff       	sbrs	r25, 3
    1430:	81 91       	ld	r24, Z+
    1432:	6f 01       	movw	r12, r30
    1434:	88 23       	and	r24, r24
    1436:	09 f4       	brne	.+2      	; 0x143a <vfprintf+0x62>
    1438:	9e c1       	rjmp	.+828    	; 0x1776 <vfprintf+0x39e>
    143a:	85 32       	cpi	r24, 0x25	; 37
    143c:	39 f4       	brne	.+14     	; 0x144c <vfprintf+0x74>
    143e:	93 fd       	sbrc	r25, 3
    1440:	85 91       	lpm	r24, Z+
    1442:	93 ff       	sbrs	r25, 3
    1444:	81 91       	ld	r24, Z+
    1446:	6f 01       	movw	r12, r30
    1448:	85 32       	cpi	r24, 0x25	; 37
    144a:	21 f4       	brne	.+8      	; 0x1454 <vfprintf+0x7c>
    144c:	b7 01       	movw	r22, r14
    144e:	90 e0       	ldi	r25, 0x00	; 0
    1450:	e8 d1       	rcall	.+976    	; 0x1822 <fputc>
    1452:	e8 cf       	rjmp	.-48     	; 0x1424 <vfprintf+0x4c>
    1454:	51 2c       	mov	r5, r1
    1456:	31 2c       	mov	r3, r1
    1458:	20 e0       	ldi	r18, 0x00	; 0
    145a:	20 32       	cpi	r18, 0x20	; 32
    145c:	a0 f4       	brcc	.+40     	; 0x1486 <vfprintf+0xae>
    145e:	8b 32       	cpi	r24, 0x2B	; 43
    1460:	69 f0       	breq	.+26     	; 0x147c <vfprintf+0xa4>
    1462:	30 f4       	brcc	.+12     	; 0x1470 <vfprintf+0x98>
    1464:	80 32       	cpi	r24, 0x20	; 32
    1466:	59 f0       	breq	.+22     	; 0x147e <vfprintf+0xa6>
    1468:	83 32       	cpi	r24, 0x23	; 35
    146a:	69 f4       	brne	.+26     	; 0x1486 <vfprintf+0xae>
    146c:	20 61       	ori	r18, 0x10	; 16
    146e:	2c c0       	rjmp	.+88     	; 0x14c8 <vfprintf+0xf0>
    1470:	8d 32       	cpi	r24, 0x2D	; 45
    1472:	39 f0       	breq	.+14     	; 0x1482 <vfprintf+0xaa>
    1474:	80 33       	cpi	r24, 0x30	; 48
    1476:	39 f4       	brne	.+14     	; 0x1486 <vfprintf+0xae>
    1478:	21 60       	ori	r18, 0x01	; 1
    147a:	26 c0       	rjmp	.+76     	; 0x14c8 <vfprintf+0xf0>
    147c:	22 60       	ori	r18, 0x02	; 2
    147e:	24 60       	ori	r18, 0x04	; 4
    1480:	23 c0       	rjmp	.+70     	; 0x14c8 <vfprintf+0xf0>
    1482:	28 60       	ori	r18, 0x08	; 8
    1484:	21 c0       	rjmp	.+66     	; 0x14c8 <vfprintf+0xf0>
    1486:	27 fd       	sbrc	r18, 7
    1488:	27 c0       	rjmp	.+78     	; 0x14d8 <vfprintf+0x100>
    148a:	30 ed       	ldi	r19, 0xD0	; 208
    148c:	38 0f       	add	r19, r24
    148e:	3a 30       	cpi	r19, 0x0A	; 10
    1490:	78 f4       	brcc	.+30     	; 0x14b0 <vfprintf+0xd8>
    1492:	26 ff       	sbrs	r18, 6
    1494:	06 c0       	rjmp	.+12     	; 0x14a2 <vfprintf+0xca>
    1496:	fa e0       	ldi	r31, 0x0A	; 10
    1498:	5f 9e       	mul	r5, r31
    149a:	30 0d       	add	r19, r0
    149c:	11 24       	eor	r1, r1
    149e:	53 2e       	mov	r5, r19
    14a0:	13 c0       	rjmp	.+38     	; 0x14c8 <vfprintf+0xf0>
    14a2:	8a e0       	ldi	r24, 0x0A	; 10
    14a4:	38 9e       	mul	r3, r24
    14a6:	30 0d       	add	r19, r0
    14a8:	11 24       	eor	r1, r1
    14aa:	33 2e       	mov	r3, r19
    14ac:	20 62       	ori	r18, 0x20	; 32
    14ae:	0c c0       	rjmp	.+24     	; 0x14c8 <vfprintf+0xf0>
    14b0:	8e 32       	cpi	r24, 0x2E	; 46
    14b2:	21 f4       	brne	.+8      	; 0x14bc <vfprintf+0xe4>
    14b4:	26 fd       	sbrc	r18, 6
    14b6:	5f c1       	rjmp	.+702    	; 0x1776 <vfprintf+0x39e>
    14b8:	20 64       	ori	r18, 0x40	; 64
    14ba:	06 c0       	rjmp	.+12     	; 0x14c8 <vfprintf+0xf0>
    14bc:	8c 36       	cpi	r24, 0x6C	; 108
    14be:	11 f4       	brne	.+4      	; 0x14c4 <vfprintf+0xec>
    14c0:	20 68       	ori	r18, 0x80	; 128
    14c2:	02 c0       	rjmp	.+4      	; 0x14c8 <vfprintf+0xf0>
    14c4:	88 36       	cpi	r24, 0x68	; 104
    14c6:	41 f4       	brne	.+16     	; 0x14d8 <vfprintf+0x100>
    14c8:	f6 01       	movw	r30, r12
    14ca:	93 fd       	sbrc	r25, 3
    14cc:	85 91       	lpm	r24, Z+
    14ce:	93 ff       	sbrs	r25, 3
    14d0:	81 91       	ld	r24, Z+
    14d2:	6f 01       	movw	r12, r30
    14d4:	81 11       	cpse	r24, r1
    14d6:	c1 cf       	rjmp	.-126    	; 0x145a <vfprintf+0x82>
    14d8:	98 2f       	mov	r25, r24
    14da:	9f 7d       	andi	r25, 0xDF	; 223
    14dc:	95 54       	subi	r25, 0x45	; 69
    14de:	93 30       	cpi	r25, 0x03	; 3
    14e0:	28 f4       	brcc	.+10     	; 0x14ec <vfprintf+0x114>
    14e2:	0c 5f       	subi	r16, 0xFC	; 252
    14e4:	1f 4f       	sbci	r17, 0xFF	; 255
    14e6:	ff e3       	ldi	r31, 0x3F	; 63
    14e8:	f9 83       	std	Y+1, r31	; 0x01
    14ea:	0d c0       	rjmp	.+26     	; 0x1506 <vfprintf+0x12e>
    14ec:	83 36       	cpi	r24, 0x63	; 99
    14ee:	31 f0       	breq	.+12     	; 0x14fc <vfprintf+0x124>
    14f0:	83 37       	cpi	r24, 0x73	; 115
    14f2:	71 f0       	breq	.+28     	; 0x1510 <vfprintf+0x138>
    14f4:	83 35       	cpi	r24, 0x53	; 83
    14f6:	09 f0       	breq	.+2      	; 0x14fa <vfprintf+0x122>
    14f8:	57 c0       	rjmp	.+174    	; 0x15a8 <vfprintf+0x1d0>
    14fa:	21 c0       	rjmp	.+66     	; 0x153e <vfprintf+0x166>
    14fc:	f8 01       	movw	r30, r16
    14fe:	80 81       	ld	r24, Z
    1500:	89 83       	std	Y+1, r24	; 0x01
    1502:	0e 5f       	subi	r16, 0xFE	; 254
    1504:	1f 4f       	sbci	r17, 0xFF	; 255
    1506:	44 24       	eor	r4, r4
    1508:	43 94       	inc	r4
    150a:	51 2c       	mov	r5, r1
    150c:	54 01       	movw	r10, r8
    150e:	14 c0       	rjmp	.+40     	; 0x1538 <vfprintf+0x160>
    1510:	38 01       	movw	r6, r16
    1512:	f2 e0       	ldi	r31, 0x02	; 2
    1514:	6f 0e       	add	r6, r31
    1516:	71 1c       	adc	r7, r1
    1518:	f8 01       	movw	r30, r16
    151a:	a0 80       	ld	r10, Z
    151c:	b1 80       	ldd	r11, Z+1	; 0x01
    151e:	26 ff       	sbrs	r18, 6
    1520:	03 c0       	rjmp	.+6      	; 0x1528 <vfprintf+0x150>
    1522:	65 2d       	mov	r22, r5
    1524:	70 e0       	ldi	r23, 0x00	; 0
    1526:	02 c0       	rjmp	.+4      	; 0x152c <vfprintf+0x154>
    1528:	6f ef       	ldi	r22, 0xFF	; 255
    152a:	7f ef       	ldi	r23, 0xFF	; 255
    152c:	c5 01       	movw	r24, r10
    152e:	2c 87       	std	Y+12, r18	; 0x0c
    1530:	6d d1       	rcall	.+730    	; 0x180c <strnlen>
    1532:	2c 01       	movw	r4, r24
    1534:	83 01       	movw	r16, r6
    1536:	2c 85       	ldd	r18, Y+12	; 0x0c
    1538:	2f 77       	andi	r18, 0x7F	; 127
    153a:	22 2e       	mov	r2, r18
    153c:	16 c0       	rjmp	.+44     	; 0x156a <vfprintf+0x192>
    153e:	38 01       	movw	r6, r16
    1540:	f2 e0       	ldi	r31, 0x02	; 2
    1542:	6f 0e       	add	r6, r31
    1544:	71 1c       	adc	r7, r1
    1546:	f8 01       	movw	r30, r16
    1548:	a0 80       	ld	r10, Z
    154a:	b1 80       	ldd	r11, Z+1	; 0x01
    154c:	26 ff       	sbrs	r18, 6
    154e:	03 c0       	rjmp	.+6      	; 0x1556 <vfprintf+0x17e>
    1550:	65 2d       	mov	r22, r5
    1552:	70 e0       	ldi	r23, 0x00	; 0
    1554:	02 c0       	rjmp	.+4      	; 0x155a <vfprintf+0x182>
    1556:	6f ef       	ldi	r22, 0xFF	; 255
    1558:	7f ef       	ldi	r23, 0xFF	; 255
    155a:	c5 01       	movw	r24, r10
    155c:	2c 87       	std	Y+12, r18	; 0x0c
    155e:	44 d1       	rcall	.+648    	; 0x17e8 <strnlen_P>
    1560:	2c 01       	movw	r4, r24
    1562:	2c 85       	ldd	r18, Y+12	; 0x0c
    1564:	20 68       	ori	r18, 0x80	; 128
    1566:	22 2e       	mov	r2, r18
    1568:	83 01       	movw	r16, r6
    156a:	23 fc       	sbrc	r2, 3
    156c:	19 c0       	rjmp	.+50     	; 0x15a0 <vfprintf+0x1c8>
    156e:	83 2d       	mov	r24, r3
    1570:	90 e0       	ldi	r25, 0x00	; 0
    1572:	48 16       	cp	r4, r24
    1574:	59 06       	cpc	r5, r25
    1576:	a0 f4       	brcc	.+40     	; 0x15a0 <vfprintf+0x1c8>
    1578:	b7 01       	movw	r22, r14
    157a:	80 e2       	ldi	r24, 0x20	; 32
    157c:	90 e0       	ldi	r25, 0x00	; 0
    157e:	51 d1       	rcall	.+674    	; 0x1822 <fputc>
    1580:	3a 94       	dec	r3
    1582:	f5 cf       	rjmp	.-22     	; 0x156e <vfprintf+0x196>
    1584:	f5 01       	movw	r30, r10
    1586:	27 fc       	sbrc	r2, 7
    1588:	85 91       	lpm	r24, Z+
    158a:	27 fe       	sbrs	r2, 7
    158c:	81 91       	ld	r24, Z+
    158e:	5f 01       	movw	r10, r30
    1590:	b7 01       	movw	r22, r14
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	46 d1       	rcall	.+652    	; 0x1822 <fputc>
    1596:	31 10       	cpse	r3, r1
    1598:	3a 94       	dec	r3
    159a:	f1 e0       	ldi	r31, 0x01	; 1
    159c:	4f 1a       	sub	r4, r31
    159e:	51 08       	sbc	r5, r1
    15a0:	41 14       	cp	r4, r1
    15a2:	51 04       	cpc	r5, r1
    15a4:	79 f7       	brne	.-34     	; 0x1584 <vfprintf+0x1ac>
    15a6:	de c0       	rjmp	.+444    	; 0x1764 <vfprintf+0x38c>
    15a8:	84 36       	cpi	r24, 0x64	; 100
    15aa:	11 f0       	breq	.+4      	; 0x15b0 <vfprintf+0x1d8>
    15ac:	89 36       	cpi	r24, 0x69	; 105
    15ae:	31 f5       	brne	.+76     	; 0x15fc <vfprintf+0x224>
    15b0:	f8 01       	movw	r30, r16
    15b2:	27 ff       	sbrs	r18, 7
    15b4:	07 c0       	rjmp	.+14     	; 0x15c4 <vfprintf+0x1ec>
    15b6:	60 81       	ld	r22, Z
    15b8:	71 81       	ldd	r23, Z+1	; 0x01
    15ba:	82 81       	ldd	r24, Z+2	; 0x02
    15bc:	93 81       	ldd	r25, Z+3	; 0x03
    15be:	0c 5f       	subi	r16, 0xFC	; 252
    15c0:	1f 4f       	sbci	r17, 0xFF	; 255
    15c2:	08 c0       	rjmp	.+16     	; 0x15d4 <vfprintf+0x1fc>
    15c4:	60 81       	ld	r22, Z
    15c6:	71 81       	ldd	r23, Z+1	; 0x01
    15c8:	88 27       	eor	r24, r24
    15ca:	77 fd       	sbrc	r23, 7
    15cc:	80 95       	com	r24
    15ce:	98 2f       	mov	r25, r24
    15d0:	0e 5f       	subi	r16, 0xFE	; 254
    15d2:	1f 4f       	sbci	r17, 0xFF	; 255
    15d4:	2f 76       	andi	r18, 0x6F	; 111
    15d6:	b2 2e       	mov	r11, r18
    15d8:	97 ff       	sbrs	r25, 7
    15da:	09 c0       	rjmp	.+18     	; 0x15ee <vfprintf+0x216>
    15dc:	90 95       	com	r25
    15de:	80 95       	com	r24
    15e0:	70 95       	com	r23
    15e2:	61 95       	neg	r22
    15e4:	7f 4f       	sbci	r23, 0xFF	; 255
    15e6:	8f 4f       	sbci	r24, 0xFF	; 255
    15e8:	9f 4f       	sbci	r25, 0xFF	; 255
    15ea:	20 68       	ori	r18, 0x80	; 128
    15ec:	b2 2e       	mov	r11, r18
    15ee:	2a e0       	ldi	r18, 0x0A	; 10
    15f0:	30 e0       	ldi	r19, 0x00	; 0
    15f2:	a4 01       	movw	r20, r8
    15f4:	48 d1       	rcall	.+656    	; 0x1886 <__ultoa_invert>
    15f6:	a8 2e       	mov	r10, r24
    15f8:	a8 18       	sub	r10, r8
    15fa:	43 c0       	rjmp	.+134    	; 0x1682 <vfprintf+0x2aa>
    15fc:	85 37       	cpi	r24, 0x75	; 117
    15fe:	29 f4       	brne	.+10     	; 0x160a <vfprintf+0x232>
    1600:	2f 7e       	andi	r18, 0xEF	; 239
    1602:	b2 2e       	mov	r11, r18
    1604:	2a e0       	ldi	r18, 0x0A	; 10
    1606:	30 e0       	ldi	r19, 0x00	; 0
    1608:	25 c0       	rjmp	.+74     	; 0x1654 <vfprintf+0x27c>
    160a:	f2 2f       	mov	r31, r18
    160c:	f9 7f       	andi	r31, 0xF9	; 249
    160e:	bf 2e       	mov	r11, r31
    1610:	8f 36       	cpi	r24, 0x6F	; 111
    1612:	c1 f0       	breq	.+48     	; 0x1644 <vfprintf+0x26c>
    1614:	18 f4       	brcc	.+6      	; 0x161c <vfprintf+0x244>
    1616:	88 35       	cpi	r24, 0x58	; 88
    1618:	79 f0       	breq	.+30     	; 0x1638 <vfprintf+0x260>
    161a:	ad c0       	rjmp	.+346    	; 0x1776 <vfprintf+0x39e>
    161c:	80 37       	cpi	r24, 0x70	; 112
    161e:	19 f0       	breq	.+6      	; 0x1626 <vfprintf+0x24e>
    1620:	88 37       	cpi	r24, 0x78	; 120
    1622:	21 f0       	breq	.+8      	; 0x162c <vfprintf+0x254>
    1624:	a8 c0       	rjmp	.+336    	; 0x1776 <vfprintf+0x39e>
    1626:	2f 2f       	mov	r18, r31
    1628:	20 61       	ori	r18, 0x10	; 16
    162a:	b2 2e       	mov	r11, r18
    162c:	b4 fe       	sbrs	r11, 4
    162e:	0d c0       	rjmp	.+26     	; 0x164a <vfprintf+0x272>
    1630:	8b 2d       	mov	r24, r11
    1632:	84 60       	ori	r24, 0x04	; 4
    1634:	b8 2e       	mov	r11, r24
    1636:	09 c0       	rjmp	.+18     	; 0x164a <vfprintf+0x272>
    1638:	24 ff       	sbrs	r18, 4
    163a:	0a c0       	rjmp	.+20     	; 0x1650 <vfprintf+0x278>
    163c:	9f 2f       	mov	r25, r31
    163e:	96 60       	ori	r25, 0x06	; 6
    1640:	b9 2e       	mov	r11, r25
    1642:	06 c0       	rjmp	.+12     	; 0x1650 <vfprintf+0x278>
    1644:	28 e0       	ldi	r18, 0x08	; 8
    1646:	30 e0       	ldi	r19, 0x00	; 0
    1648:	05 c0       	rjmp	.+10     	; 0x1654 <vfprintf+0x27c>
    164a:	20 e1       	ldi	r18, 0x10	; 16
    164c:	30 e0       	ldi	r19, 0x00	; 0
    164e:	02 c0       	rjmp	.+4      	; 0x1654 <vfprintf+0x27c>
    1650:	20 e1       	ldi	r18, 0x10	; 16
    1652:	32 e0       	ldi	r19, 0x02	; 2
    1654:	f8 01       	movw	r30, r16
    1656:	b7 fe       	sbrs	r11, 7
    1658:	07 c0       	rjmp	.+14     	; 0x1668 <vfprintf+0x290>
    165a:	60 81       	ld	r22, Z
    165c:	71 81       	ldd	r23, Z+1	; 0x01
    165e:	82 81       	ldd	r24, Z+2	; 0x02
    1660:	93 81       	ldd	r25, Z+3	; 0x03
    1662:	0c 5f       	subi	r16, 0xFC	; 252
    1664:	1f 4f       	sbci	r17, 0xFF	; 255
    1666:	06 c0       	rjmp	.+12     	; 0x1674 <vfprintf+0x29c>
    1668:	60 81       	ld	r22, Z
    166a:	71 81       	ldd	r23, Z+1	; 0x01
    166c:	80 e0       	ldi	r24, 0x00	; 0
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	0e 5f       	subi	r16, 0xFE	; 254
    1672:	1f 4f       	sbci	r17, 0xFF	; 255
    1674:	a4 01       	movw	r20, r8
    1676:	07 d1       	rcall	.+526    	; 0x1886 <__ultoa_invert>
    1678:	a8 2e       	mov	r10, r24
    167a:	a8 18       	sub	r10, r8
    167c:	fb 2d       	mov	r31, r11
    167e:	ff 77       	andi	r31, 0x7F	; 127
    1680:	bf 2e       	mov	r11, r31
    1682:	b6 fe       	sbrs	r11, 6
    1684:	0b c0       	rjmp	.+22     	; 0x169c <vfprintf+0x2c4>
    1686:	2b 2d       	mov	r18, r11
    1688:	2e 7f       	andi	r18, 0xFE	; 254
    168a:	a5 14       	cp	r10, r5
    168c:	50 f4       	brcc	.+20     	; 0x16a2 <vfprintf+0x2ca>
    168e:	b4 fe       	sbrs	r11, 4
    1690:	0a c0       	rjmp	.+20     	; 0x16a6 <vfprintf+0x2ce>
    1692:	b2 fc       	sbrc	r11, 2
    1694:	08 c0       	rjmp	.+16     	; 0x16a6 <vfprintf+0x2ce>
    1696:	2b 2d       	mov	r18, r11
    1698:	2e 7e       	andi	r18, 0xEE	; 238
    169a:	05 c0       	rjmp	.+10     	; 0x16a6 <vfprintf+0x2ce>
    169c:	7a 2c       	mov	r7, r10
    169e:	2b 2d       	mov	r18, r11
    16a0:	03 c0       	rjmp	.+6      	; 0x16a8 <vfprintf+0x2d0>
    16a2:	7a 2c       	mov	r7, r10
    16a4:	01 c0       	rjmp	.+2      	; 0x16a8 <vfprintf+0x2d0>
    16a6:	75 2c       	mov	r7, r5
    16a8:	24 ff       	sbrs	r18, 4
    16aa:	0d c0       	rjmp	.+26     	; 0x16c6 <vfprintf+0x2ee>
    16ac:	fe 01       	movw	r30, r28
    16ae:	ea 0d       	add	r30, r10
    16b0:	f1 1d       	adc	r31, r1
    16b2:	80 81       	ld	r24, Z
    16b4:	80 33       	cpi	r24, 0x30	; 48
    16b6:	11 f4       	brne	.+4      	; 0x16bc <vfprintf+0x2e4>
    16b8:	29 7e       	andi	r18, 0xE9	; 233
    16ba:	09 c0       	rjmp	.+18     	; 0x16ce <vfprintf+0x2f6>
    16bc:	22 ff       	sbrs	r18, 2
    16be:	06 c0       	rjmp	.+12     	; 0x16cc <vfprintf+0x2f4>
    16c0:	73 94       	inc	r7
    16c2:	73 94       	inc	r7
    16c4:	04 c0       	rjmp	.+8      	; 0x16ce <vfprintf+0x2f6>
    16c6:	82 2f       	mov	r24, r18
    16c8:	86 78       	andi	r24, 0x86	; 134
    16ca:	09 f0       	breq	.+2      	; 0x16ce <vfprintf+0x2f6>
    16cc:	73 94       	inc	r7
    16ce:	23 fd       	sbrc	r18, 3
    16d0:	12 c0       	rjmp	.+36     	; 0x16f6 <vfprintf+0x31e>
    16d2:	20 ff       	sbrs	r18, 0
    16d4:	06 c0       	rjmp	.+12     	; 0x16e2 <vfprintf+0x30a>
    16d6:	5a 2c       	mov	r5, r10
    16d8:	73 14       	cp	r7, r3
    16da:	18 f4       	brcc	.+6      	; 0x16e2 <vfprintf+0x30a>
    16dc:	53 0c       	add	r5, r3
    16de:	57 18       	sub	r5, r7
    16e0:	73 2c       	mov	r7, r3
    16e2:	73 14       	cp	r7, r3
    16e4:	60 f4       	brcc	.+24     	; 0x16fe <vfprintf+0x326>
    16e6:	b7 01       	movw	r22, r14
    16e8:	80 e2       	ldi	r24, 0x20	; 32
    16ea:	90 e0       	ldi	r25, 0x00	; 0
    16ec:	2c 87       	std	Y+12, r18	; 0x0c
    16ee:	99 d0       	rcall	.+306    	; 0x1822 <fputc>
    16f0:	73 94       	inc	r7
    16f2:	2c 85       	ldd	r18, Y+12	; 0x0c
    16f4:	f6 cf       	rjmp	.-20     	; 0x16e2 <vfprintf+0x30a>
    16f6:	73 14       	cp	r7, r3
    16f8:	10 f4       	brcc	.+4      	; 0x16fe <vfprintf+0x326>
    16fa:	37 18       	sub	r3, r7
    16fc:	01 c0       	rjmp	.+2      	; 0x1700 <vfprintf+0x328>
    16fe:	31 2c       	mov	r3, r1
    1700:	24 ff       	sbrs	r18, 4
    1702:	11 c0       	rjmp	.+34     	; 0x1726 <vfprintf+0x34e>
    1704:	b7 01       	movw	r22, r14
    1706:	80 e3       	ldi	r24, 0x30	; 48
    1708:	90 e0       	ldi	r25, 0x00	; 0
    170a:	2c 87       	std	Y+12, r18	; 0x0c
    170c:	8a d0       	rcall	.+276    	; 0x1822 <fputc>
    170e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1710:	22 ff       	sbrs	r18, 2
    1712:	16 c0       	rjmp	.+44     	; 0x1740 <vfprintf+0x368>
    1714:	21 ff       	sbrs	r18, 1
    1716:	03 c0       	rjmp	.+6      	; 0x171e <vfprintf+0x346>
    1718:	88 e5       	ldi	r24, 0x58	; 88
    171a:	90 e0       	ldi	r25, 0x00	; 0
    171c:	02 c0       	rjmp	.+4      	; 0x1722 <vfprintf+0x34a>
    171e:	88 e7       	ldi	r24, 0x78	; 120
    1720:	90 e0       	ldi	r25, 0x00	; 0
    1722:	b7 01       	movw	r22, r14
    1724:	0c c0       	rjmp	.+24     	; 0x173e <vfprintf+0x366>
    1726:	82 2f       	mov	r24, r18
    1728:	86 78       	andi	r24, 0x86	; 134
    172a:	51 f0       	breq	.+20     	; 0x1740 <vfprintf+0x368>
    172c:	21 fd       	sbrc	r18, 1
    172e:	02 c0       	rjmp	.+4      	; 0x1734 <vfprintf+0x35c>
    1730:	80 e2       	ldi	r24, 0x20	; 32
    1732:	01 c0       	rjmp	.+2      	; 0x1736 <vfprintf+0x35e>
    1734:	8b e2       	ldi	r24, 0x2B	; 43
    1736:	27 fd       	sbrc	r18, 7
    1738:	8d e2       	ldi	r24, 0x2D	; 45
    173a:	b7 01       	movw	r22, r14
    173c:	90 e0       	ldi	r25, 0x00	; 0
    173e:	71 d0       	rcall	.+226    	; 0x1822 <fputc>
    1740:	a5 14       	cp	r10, r5
    1742:	30 f4       	brcc	.+12     	; 0x1750 <vfprintf+0x378>
    1744:	b7 01       	movw	r22, r14
    1746:	80 e3       	ldi	r24, 0x30	; 48
    1748:	90 e0       	ldi	r25, 0x00	; 0
    174a:	6b d0       	rcall	.+214    	; 0x1822 <fputc>
    174c:	5a 94       	dec	r5
    174e:	f8 cf       	rjmp	.-16     	; 0x1740 <vfprintf+0x368>
    1750:	aa 94       	dec	r10
    1752:	f4 01       	movw	r30, r8
    1754:	ea 0d       	add	r30, r10
    1756:	f1 1d       	adc	r31, r1
    1758:	80 81       	ld	r24, Z
    175a:	b7 01       	movw	r22, r14
    175c:	90 e0       	ldi	r25, 0x00	; 0
    175e:	61 d0       	rcall	.+194    	; 0x1822 <fputc>
    1760:	a1 10       	cpse	r10, r1
    1762:	f6 cf       	rjmp	.-20     	; 0x1750 <vfprintf+0x378>
    1764:	33 20       	and	r3, r3
    1766:	09 f4       	brne	.+2      	; 0x176a <vfprintf+0x392>
    1768:	5d ce       	rjmp	.-838    	; 0x1424 <vfprintf+0x4c>
    176a:	b7 01       	movw	r22, r14
    176c:	80 e2       	ldi	r24, 0x20	; 32
    176e:	90 e0       	ldi	r25, 0x00	; 0
    1770:	58 d0       	rcall	.+176    	; 0x1822 <fputc>
    1772:	3a 94       	dec	r3
    1774:	f7 cf       	rjmp	.-18     	; 0x1764 <vfprintf+0x38c>
    1776:	f7 01       	movw	r30, r14
    1778:	86 81       	ldd	r24, Z+6	; 0x06
    177a:	97 81       	ldd	r25, Z+7	; 0x07
    177c:	02 c0       	rjmp	.+4      	; 0x1782 <vfprintf+0x3aa>
    177e:	8f ef       	ldi	r24, 0xFF	; 255
    1780:	9f ef       	ldi	r25, 0xFF	; 255
    1782:	2c 96       	adiw	r28, 0x0c	; 12
    1784:	0f b6       	in	r0, 0x3f	; 63
    1786:	f8 94       	cli
    1788:	de bf       	out	0x3e, r29	; 62
    178a:	0f be       	out	0x3f, r0	; 63
    178c:	cd bf       	out	0x3d, r28	; 61
    178e:	df 91       	pop	r29
    1790:	cf 91       	pop	r28
    1792:	1f 91       	pop	r17
    1794:	0f 91       	pop	r16
    1796:	ff 90       	pop	r15
    1798:	ef 90       	pop	r14
    179a:	df 90       	pop	r13
    179c:	cf 90       	pop	r12
    179e:	bf 90       	pop	r11
    17a0:	af 90       	pop	r10
    17a2:	9f 90       	pop	r9
    17a4:	8f 90       	pop	r8
    17a6:	7f 90       	pop	r7
    17a8:	6f 90       	pop	r6
    17aa:	5f 90       	pop	r5
    17ac:	4f 90       	pop	r4
    17ae:	3f 90       	pop	r3
    17b0:	2f 90       	pop	r2
    17b2:	08 95       	ret

000017b4 <calloc>:
    17b4:	0f 93       	push	r16
    17b6:	1f 93       	push	r17
    17b8:	cf 93       	push	r28
    17ba:	df 93       	push	r29
    17bc:	86 9f       	mul	r24, r22
    17be:	80 01       	movw	r16, r0
    17c0:	87 9f       	mul	r24, r23
    17c2:	10 0d       	add	r17, r0
    17c4:	96 9f       	mul	r25, r22
    17c6:	10 0d       	add	r17, r0
    17c8:	11 24       	eor	r1, r1
    17ca:	c8 01       	movw	r24, r16
    17cc:	56 dc       	rcall	.-1876   	; 0x107a <malloc>
    17ce:	ec 01       	movw	r28, r24
    17d0:	00 97       	sbiw	r24, 0x00	; 0
    17d2:	21 f0       	breq	.+8      	; 0x17dc <calloc+0x28>
    17d4:	a8 01       	movw	r20, r16
    17d6:	60 e0       	ldi	r22, 0x00	; 0
    17d8:	70 e0       	ldi	r23, 0x00	; 0
    17da:	11 d0       	rcall	.+34     	; 0x17fe <memset>
    17dc:	ce 01       	movw	r24, r28
    17de:	df 91       	pop	r29
    17e0:	cf 91       	pop	r28
    17e2:	1f 91       	pop	r17
    17e4:	0f 91       	pop	r16
    17e6:	08 95       	ret

000017e8 <strnlen_P>:
    17e8:	fc 01       	movw	r30, r24
    17ea:	05 90       	lpm	r0, Z+
    17ec:	61 50       	subi	r22, 0x01	; 1
    17ee:	70 40       	sbci	r23, 0x00	; 0
    17f0:	01 10       	cpse	r0, r1
    17f2:	d8 f7       	brcc	.-10     	; 0x17ea <strnlen_P+0x2>
    17f4:	80 95       	com	r24
    17f6:	90 95       	com	r25
    17f8:	8e 0f       	add	r24, r30
    17fa:	9f 1f       	adc	r25, r31
    17fc:	08 95       	ret

000017fe <memset>:
    17fe:	dc 01       	movw	r26, r24
    1800:	01 c0       	rjmp	.+2      	; 0x1804 <memset+0x6>
    1802:	6d 93       	st	X+, r22
    1804:	41 50       	subi	r20, 0x01	; 1
    1806:	50 40       	sbci	r21, 0x00	; 0
    1808:	e0 f7       	brcc	.-8      	; 0x1802 <memset+0x4>
    180a:	08 95       	ret

0000180c <strnlen>:
    180c:	fc 01       	movw	r30, r24
    180e:	61 50       	subi	r22, 0x01	; 1
    1810:	70 40       	sbci	r23, 0x00	; 0
    1812:	01 90       	ld	r0, Z+
    1814:	01 10       	cpse	r0, r1
    1816:	d8 f7       	brcc	.-10     	; 0x180e <strnlen+0x2>
    1818:	80 95       	com	r24
    181a:	90 95       	com	r25
    181c:	8e 0f       	add	r24, r30
    181e:	9f 1f       	adc	r25, r31
    1820:	08 95       	ret

00001822 <fputc>:
    1822:	0f 93       	push	r16
    1824:	1f 93       	push	r17
    1826:	cf 93       	push	r28
    1828:	df 93       	push	r29
    182a:	18 2f       	mov	r17, r24
    182c:	09 2f       	mov	r16, r25
    182e:	eb 01       	movw	r28, r22
    1830:	8b 81       	ldd	r24, Y+3	; 0x03
    1832:	81 fd       	sbrc	r24, 1
    1834:	03 c0       	rjmp	.+6      	; 0x183c <fputc+0x1a>
    1836:	8f ef       	ldi	r24, 0xFF	; 255
    1838:	9f ef       	ldi	r25, 0xFF	; 255
    183a:	20 c0       	rjmp	.+64     	; 0x187c <fputc+0x5a>
    183c:	82 ff       	sbrs	r24, 2
    183e:	10 c0       	rjmp	.+32     	; 0x1860 <fputc+0x3e>
    1840:	4e 81       	ldd	r20, Y+6	; 0x06
    1842:	5f 81       	ldd	r21, Y+7	; 0x07
    1844:	2c 81       	ldd	r18, Y+4	; 0x04
    1846:	3d 81       	ldd	r19, Y+5	; 0x05
    1848:	42 17       	cp	r20, r18
    184a:	53 07       	cpc	r21, r19
    184c:	7c f4       	brge	.+30     	; 0x186c <fputc+0x4a>
    184e:	e8 81       	ld	r30, Y
    1850:	f9 81       	ldd	r31, Y+1	; 0x01
    1852:	9f 01       	movw	r18, r30
    1854:	2f 5f       	subi	r18, 0xFF	; 255
    1856:	3f 4f       	sbci	r19, 0xFF	; 255
    1858:	39 83       	std	Y+1, r19	; 0x01
    185a:	28 83       	st	Y, r18
    185c:	10 83       	st	Z, r17
    185e:	06 c0       	rjmp	.+12     	; 0x186c <fputc+0x4a>
    1860:	e8 85       	ldd	r30, Y+8	; 0x08
    1862:	f9 85       	ldd	r31, Y+9	; 0x09
    1864:	81 2f       	mov	r24, r17
    1866:	19 95       	eicall
    1868:	89 2b       	or	r24, r25
    186a:	29 f7       	brne	.-54     	; 0x1836 <fputc+0x14>
    186c:	2e 81       	ldd	r18, Y+6	; 0x06
    186e:	3f 81       	ldd	r19, Y+7	; 0x07
    1870:	2f 5f       	subi	r18, 0xFF	; 255
    1872:	3f 4f       	sbci	r19, 0xFF	; 255
    1874:	3f 83       	std	Y+7, r19	; 0x07
    1876:	2e 83       	std	Y+6, r18	; 0x06
    1878:	81 2f       	mov	r24, r17
    187a:	90 2f       	mov	r25, r16
    187c:	df 91       	pop	r29
    187e:	cf 91       	pop	r28
    1880:	1f 91       	pop	r17
    1882:	0f 91       	pop	r16
    1884:	08 95       	ret

00001886 <__ultoa_invert>:
    1886:	fa 01       	movw	r30, r20
    1888:	aa 27       	eor	r26, r26
    188a:	28 30       	cpi	r18, 0x08	; 8
    188c:	51 f1       	breq	.+84     	; 0x18e2 <__ultoa_invert+0x5c>
    188e:	20 31       	cpi	r18, 0x10	; 16
    1890:	81 f1       	breq	.+96     	; 0x18f2 <__ultoa_invert+0x6c>
    1892:	e8 94       	clt
    1894:	6f 93       	push	r22
    1896:	6e 7f       	andi	r22, 0xFE	; 254
    1898:	6e 5f       	subi	r22, 0xFE	; 254
    189a:	7f 4f       	sbci	r23, 0xFF	; 255
    189c:	8f 4f       	sbci	r24, 0xFF	; 255
    189e:	9f 4f       	sbci	r25, 0xFF	; 255
    18a0:	af 4f       	sbci	r26, 0xFF	; 255
    18a2:	b1 e0       	ldi	r27, 0x01	; 1
    18a4:	3e d0       	rcall	.+124    	; 0x1922 <__ultoa_invert+0x9c>
    18a6:	b4 e0       	ldi	r27, 0x04	; 4
    18a8:	3c d0       	rcall	.+120    	; 0x1922 <__ultoa_invert+0x9c>
    18aa:	67 0f       	add	r22, r23
    18ac:	78 1f       	adc	r23, r24
    18ae:	89 1f       	adc	r24, r25
    18b0:	9a 1f       	adc	r25, r26
    18b2:	a1 1d       	adc	r26, r1
    18b4:	68 0f       	add	r22, r24
    18b6:	79 1f       	adc	r23, r25
    18b8:	8a 1f       	adc	r24, r26
    18ba:	91 1d       	adc	r25, r1
    18bc:	a1 1d       	adc	r26, r1
    18be:	6a 0f       	add	r22, r26
    18c0:	71 1d       	adc	r23, r1
    18c2:	81 1d       	adc	r24, r1
    18c4:	91 1d       	adc	r25, r1
    18c6:	a1 1d       	adc	r26, r1
    18c8:	20 d0       	rcall	.+64     	; 0x190a <__ultoa_invert+0x84>
    18ca:	09 f4       	brne	.+2      	; 0x18ce <__ultoa_invert+0x48>
    18cc:	68 94       	set
    18ce:	3f 91       	pop	r19
    18d0:	2a e0       	ldi	r18, 0x0A	; 10
    18d2:	26 9f       	mul	r18, r22
    18d4:	11 24       	eor	r1, r1
    18d6:	30 19       	sub	r19, r0
    18d8:	30 5d       	subi	r19, 0xD0	; 208
    18da:	31 93       	st	Z+, r19
    18dc:	de f6       	brtc	.-74     	; 0x1894 <__ultoa_invert+0xe>
    18de:	cf 01       	movw	r24, r30
    18e0:	08 95       	ret
    18e2:	46 2f       	mov	r20, r22
    18e4:	47 70       	andi	r20, 0x07	; 7
    18e6:	40 5d       	subi	r20, 0xD0	; 208
    18e8:	41 93       	st	Z+, r20
    18ea:	b3 e0       	ldi	r27, 0x03	; 3
    18ec:	0f d0       	rcall	.+30     	; 0x190c <__ultoa_invert+0x86>
    18ee:	c9 f7       	brne	.-14     	; 0x18e2 <__ultoa_invert+0x5c>
    18f0:	f6 cf       	rjmp	.-20     	; 0x18de <__ultoa_invert+0x58>
    18f2:	46 2f       	mov	r20, r22
    18f4:	4f 70       	andi	r20, 0x0F	; 15
    18f6:	40 5d       	subi	r20, 0xD0	; 208
    18f8:	4a 33       	cpi	r20, 0x3A	; 58
    18fa:	18 f0       	brcs	.+6      	; 0x1902 <__ultoa_invert+0x7c>
    18fc:	49 5d       	subi	r20, 0xD9	; 217
    18fe:	31 fd       	sbrc	r19, 1
    1900:	40 52       	subi	r20, 0x20	; 32
    1902:	41 93       	st	Z+, r20
    1904:	02 d0       	rcall	.+4      	; 0x190a <__ultoa_invert+0x84>
    1906:	a9 f7       	brne	.-22     	; 0x18f2 <__ultoa_invert+0x6c>
    1908:	ea cf       	rjmp	.-44     	; 0x18de <__ultoa_invert+0x58>
    190a:	b4 e0       	ldi	r27, 0x04	; 4
    190c:	a6 95       	lsr	r26
    190e:	97 95       	ror	r25
    1910:	87 95       	ror	r24
    1912:	77 95       	ror	r23
    1914:	67 95       	ror	r22
    1916:	ba 95       	dec	r27
    1918:	c9 f7       	brne	.-14     	; 0x190c <__ultoa_invert+0x86>
    191a:	00 97       	sbiw	r24, 0x00	; 0
    191c:	61 05       	cpc	r22, r1
    191e:	71 05       	cpc	r23, r1
    1920:	08 95       	ret
    1922:	9b 01       	movw	r18, r22
    1924:	ac 01       	movw	r20, r24
    1926:	0a 2e       	mov	r0, r26
    1928:	06 94       	lsr	r0
    192a:	57 95       	ror	r21
    192c:	47 95       	ror	r20
    192e:	37 95       	ror	r19
    1930:	27 95       	ror	r18
    1932:	ba 95       	dec	r27
    1934:	c9 f7       	brne	.-14     	; 0x1928 <__ultoa_invert+0xa2>
    1936:	62 0f       	add	r22, r18
    1938:	73 1f       	adc	r23, r19
    193a:	84 1f       	adc	r24, r20
    193c:	95 1f       	adc	r25, r21
    193e:	a0 1d       	adc	r26, r0
    1940:	08 95       	ret

00001942 <_exit>:
    1942:	f8 94       	cli

00001944 <__stop_program>:
    1944:	ff cf       	rjmp	.-2      	; 0x1944 <__stop_program>
