# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../encoder_moein.srcs/sources_1/new/encoder.vhd" \
"../../../../encoder_moein.srcs/sim_1/new/sim_encoder.vhd" \

# Do not sort compile order
nosort
