--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml coreController.twx coreController.ncd -o coreController.twr
coreController.pcf -ucf coreController.ucf

Design file:              coreController.ncd
Physical constraint file: coreController.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "c/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "c/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: c/DCM_SP_INST/CLKIN
  Logical resource: c/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: c/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: c/DCM_SP_INST/CLKIN
  Logical resource: c/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: c/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 79.334ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: c/DCM_SP_INST/CLKIN
  Logical resource: c/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: c/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "c/CLKFX_BUF" derived from  NET 
"c/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;  divided by 8.33 to 10.000 nS 
and duty cycle corrected to HIGH 4.999 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.002ns.
--------------------------------------------------------------------------------

Paths for end point cs/vga/vga/cnter_0 (SLICE_X14Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs/vga/vga/cnter_0 (FF)
  Destination:          cs/vga/vga/cnter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.685ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fastClk rising at 0.000ns
  Destination Clock:    fastClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cs/vga/vga/cnter_0 to cs/vga/vga/cnter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.YQ      Tcko                  0.676   cs/vga/vga/cnter<0>
                                                       cs/vga/vga/cnter_0
    SLICE_X14Y18.SR      net (fanout=2)        1.142   cs/vga/vga/cnter<0>
    SLICE_X14Y18.CLK     Tsrck                 0.867   cs/vga/vga/cnter<0>
                                                       cs/vga/vga/cnter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (1.543ns logic, 1.142ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point cs/vga/vga/cnter_1 (SLICE_X15Y18.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs/vga/vga/cnter_1 (FF)
  Destination:          cs/vga/vga/cnter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.820ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fastClk rising at 0.000ns
  Destination Clock:    fastClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cs/vga/vga/cnter_1 to cs/vga/vga/cnter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.YQ      Tcko                  0.580   cs/vga/vga/cnter_11
                                                       cs/vga/vga/cnter_1
    SLICE_X15Y18.G1      net (fanout=2)        0.513   cs/vga/vga/cnter_11
    SLICE_X15Y18.CLK     Tgck                  0.727   cs/vga/vga/cnter_11
                                                       cs/vga/vga/Mcount_cnter_xor<1>11
                                                       cs/vga/vga/cnter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.820ns (1.307ns logic, 0.513ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Paths for end point cs/vga/vga/cnter_1 (SLICE_X15Y18.G4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs/vga/vga/cnter_0 (FF)
  Destination:          cs/vga/vga/cnter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.815ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.005 - 0.006)
  Source Clock:         fastClk rising at 0.000ns
  Destination Clock:    fastClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cs/vga/vga/cnter_0 to cs/vga/vga/cnter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.YQ      Tcko                  0.676   cs/vga/vga/cnter<0>
                                                       cs/vga/vga/cnter_0
    SLICE_X15Y18.G4      net (fanout=2)        0.412   cs/vga/vga/cnter<0>
    SLICE_X15Y18.CLK     Tgck                  0.727   cs/vga/vga/cnter_11
                                                       cs/vga/vga/Mcount_cnter_xor<1>11
                                                       cs/vga/vga/cnter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.815ns (1.403ns logic, 0.412ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "c/CLKFX_BUF" derived from
 NET "c/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 8.33 to 10.000 nS and duty cycle corrected to HIGH 4.999 nS 

--------------------------------------------------------------------------------

Paths for end point cs/vga/vga/cnter_1 (SLICE_X15Y18.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cs/vga/vga/cnter_0 (FF)
  Destination:          cs/vga/vga/cnter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         fastClk rising at 10.000ns
  Destination Clock:    fastClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cs/vga/vga/cnter_0 to cs/vga/vga/cnter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.YQ      Tcko                  0.541   cs/vga/vga/cnter<0>
                                                       cs/vga/vga/cnter_0
    SLICE_X15Y18.G4      net (fanout=2)        0.329   cs/vga/vga/cnter<0>
    SLICE_X15Y18.CLK     Tckg        (-Th)    -0.470   cs/vga/vga/cnter_11
                                                       cs/vga/vga/Mcount_cnter_xor<1>11
                                                       cs/vga/vga/cnter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (1.011ns logic, 0.329ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point cs/vga/vga/cnter_1 (SLICE_X15Y18.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cs/vga/vga/cnter_1 (FF)
  Destination:          cs/vga/vga/cnter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.345ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fastClk rising at 10.000ns
  Destination Clock:    fastClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cs/vga/vga/cnter_1 to cs/vga/vga/cnter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.YQ      Tcko                  0.464   cs/vga/vga/cnter_11
                                                       cs/vga/vga/cnter_1
    SLICE_X15Y18.G1      net (fanout=2)        0.411   cs/vga/vga/cnter_11
    SLICE_X15Y18.CLK     Tckg        (-Th)    -0.470   cs/vga/vga/cnter_11
                                                       cs/vga/vga/Mcount_cnter_xor<1>11
                                                       cs/vga/vga/cnter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (0.934ns logic, 0.411ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------

Paths for end point cs/vga/vga/cnter_0 (SLICE_X14Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cs/vga/vga/cnter_0 (FF)
  Destination:          cs/vga/vga/cnter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.744ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         fastClk rising at 10.000ns
  Destination Clock:    fastClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cs/vga/vga/cnter_0 to cs/vga/vga/cnter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.YQ      Tcko                  0.541   cs/vga/vga/cnter<0>
                                                       cs/vga/vga/cnter_0
    SLICE_X14Y18.SR      net (fanout=2)        0.913   cs/vga/vga/cnter<0>
    SLICE_X14Y18.CLK     Tcksr       (-Th)    -0.290   cs/vga/vga/cnter<0>
                                                       cs/vga/vga/cnter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.744ns (0.831ns logic, 0.913ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "c/CLKFX_BUF" derived from
 NET "c/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 8.33 to 10.000 nS and duty cycle corrected to HIGH 4.999 nS 

--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: c/DCM_SP_INST/CLKFX
  Logical resource: c/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: c/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 8.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 4.999ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: cs/vga/vga/cnter<0>/CLK
  Logical resource: cs/vga/vga/cnter_0/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: fastClk
--------------------------------------------------------------------------------
Slack: 8.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: cs/vga/vga/cnter<0>/CLK
  Logical resource: cs/vga/vga/cnter_0/CK
  Location pin: SLICE_X14Y18.CLK
  Clock network: fastClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "c/CLK0_BUF" derived from  NET 
"c/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;  duty cycle corrected to 
83.333 nS  HIGH 41.666 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 109 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.940ns.
--------------------------------------------------------------------------------

Paths for end point cs/sevenseg/disp/div1_2 (SLICE_X7Y29.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs/sevenseg/disp/div1_0 (FF)
  Destination:          cs/sevenseg/disp/div1_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.933ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.039 - 0.046)
  Source Clock:         slowClk rising at 0.000ns
  Destination Clock:    slowClk rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cs/sevenseg/disp/div1_0 to cs/sevenseg/disp/div1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.XQ       Tcko                  0.591   cs/sevenseg/disp/div1<0>
                                                       cs/sevenseg/disp/div1_0
    SLICE_X6Y28.F2       net (fanout=2)        0.927   cs/sevenseg/disp/div1<0>
    SLICE_X6Y28.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq00004
                                                       cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.F1       net (fanout=1)        0.439   cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq0000
                                                       cs/sevenseg/disp/div1_cmp_eq000010
    SLICE_X7Y29.SR       net (fanout=5)        0.725   cs/sevenseg/disp/div1_cmp_eq0000
    SLICE_X7Y29.CLK      Tsrck                 0.867   cs/sevenseg/disp/div1<2>
                                                       cs/sevenseg/disp/div1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (2.842ns logic, 2.091ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs/sevenseg/disp/div1_1 (FF)
  Destination:          cs/sevenseg/disp/div1_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.894ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.039 - 0.046)
  Source Clock:         slowClk rising at 0.000ns
  Destination Clock:    slowClk rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cs/sevenseg/disp/div1_1 to cs/sevenseg/disp/div1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.YQ       Tcko                  0.580   cs/sevenseg/disp/div1<0>
                                                       cs/sevenseg/disp/div1_1
    SLICE_X6Y28.F3       net (fanout=2)        0.899   cs/sevenseg/disp/div1<1>
    SLICE_X6Y28.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq00004
                                                       cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.F1       net (fanout=1)        0.439   cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq0000
                                                       cs/sevenseg/disp/div1_cmp_eq000010
    SLICE_X7Y29.SR       net (fanout=5)        0.725   cs/sevenseg/disp/div1_cmp_eq0000
    SLICE_X7Y29.CLK      Tsrck                 0.867   cs/sevenseg/disp/div1<2>
                                                       cs/sevenseg/disp/div1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (2.831ns logic, 2.063ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs/sevenseg/disp/div1_2 (FF)
  Destination:          cs/sevenseg/disp/div1_2 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.810ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         slowClk rising at 0.000ns
  Destination Clock:    slowClk rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cs/sevenseg/disp/div1_2 to cs/sevenseg/disp/div1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.XQ       Tcko                  0.591   cs/sevenseg/disp/div1<2>
                                                       cs/sevenseg/disp/div1_2
    SLICE_X6Y28.F1       net (fanout=2)        0.804   cs/sevenseg/disp/div1<2>
    SLICE_X6Y28.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq00004
                                                       cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.F1       net (fanout=1)        0.439   cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq0000
                                                       cs/sevenseg/disp/div1_cmp_eq000010
    SLICE_X7Y29.SR       net (fanout=5)        0.725   cs/sevenseg/disp/div1_cmp_eq0000
    SLICE_X7Y29.CLK      Tsrck                 0.867   cs/sevenseg/disp/div1<2>
                                                       cs/sevenseg/disp/div1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (2.842ns logic, 1.968ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point cs/sevenseg/disp/div1_3 (SLICE_X7Y29.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs/sevenseg/disp/div1_0 (FF)
  Destination:          cs/sevenseg/disp/div1_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.933ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.039 - 0.046)
  Source Clock:         slowClk rising at 0.000ns
  Destination Clock:    slowClk rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cs/sevenseg/disp/div1_0 to cs/sevenseg/disp/div1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.XQ       Tcko                  0.591   cs/sevenseg/disp/div1<0>
                                                       cs/sevenseg/disp/div1_0
    SLICE_X6Y28.F2       net (fanout=2)        0.927   cs/sevenseg/disp/div1<0>
    SLICE_X6Y28.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq00004
                                                       cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.F1       net (fanout=1)        0.439   cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq0000
                                                       cs/sevenseg/disp/div1_cmp_eq000010
    SLICE_X7Y29.SR       net (fanout=5)        0.725   cs/sevenseg/disp/div1_cmp_eq0000
    SLICE_X7Y29.CLK      Tsrck                 0.867   cs/sevenseg/disp/div1<2>
                                                       cs/sevenseg/disp/div1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (2.842ns logic, 2.091ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs/sevenseg/disp/div1_1 (FF)
  Destination:          cs/sevenseg/disp/div1_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.894ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.039 - 0.046)
  Source Clock:         slowClk rising at 0.000ns
  Destination Clock:    slowClk rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cs/sevenseg/disp/div1_1 to cs/sevenseg/disp/div1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.YQ       Tcko                  0.580   cs/sevenseg/disp/div1<0>
                                                       cs/sevenseg/disp/div1_1
    SLICE_X6Y28.F3       net (fanout=2)        0.899   cs/sevenseg/disp/div1<1>
    SLICE_X6Y28.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq00004
                                                       cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.F1       net (fanout=1)        0.439   cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq0000
                                                       cs/sevenseg/disp/div1_cmp_eq000010
    SLICE_X7Y29.SR       net (fanout=5)        0.725   cs/sevenseg/disp/div1_cmp_eq0000
    SLICE_X7Y29.CLK      Tsrck                 0.867   cs/sevenseg/disp/div1<2>
                                                       cs/sevenseg/disp/div1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (2.831ns logic, 2.063ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs/sevenseg/disp/div1_2 (FF)
  Destination:          cs/sevenseg/disp/div1_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.810ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         slowClk rising at 0.000ns
  Destination Clock:    slowClk rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cs/sevenseg/disp/div1_2 to cs/sevenseg/disp/div1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.XQ       Tcko                  0.591   cs/sevenseg/disp/div1<2>
                                                       cs/sevenseg/disp/div1_2
    SLICE_X6Y28.F1       net (fanout=2)        0.804   cs/sevenseg/disp/div1<2>
    SLICE_X6Y28.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq00004
                                                       cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.F1       net (fanout=1)        0.439   cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq0000
                                                       cs/sevenseg/disp/div1_cmp_eq000010
    SLICE_X7Y29.SR       net (fanout=5)        0.725   cs/sevenseg/disp/div1_cmp_eq0000
    SLICE_X7Y29.CLK      Tsrck                 0.867   cs/sevenseg/disp/div1<2>
                                                       cs/sevenseg/disp/div1_3
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (2.842ns logic, 1.968ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point cs/sevenseg/disp/div1_0 (SLICE_X7Y28.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs/sevenseg/disp/div1_0 (FF)
  Destination:          cs/sevenseg/disp/div1_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.933ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         slowClk rising at 0.000ns
  Destination Clock:    slowClk rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cs/sevenseg/disp/div1_0 to cs/sevenseg/disp/div1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.XQ       Tcko                  0.591   cs/sevenseg/disp/div1<0>
                                                       cs/sevenseg/disp/div1_0
    SLICE_X6Y28.F2       net (fanout=2)        0.927   cs/sevenseg/disp/div1<0>
    SLICE_X6Y28.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq00004
                                                       cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.F1       net (fanout=1)        0.439   cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq0000
                                                       cs/sevenseg/disp/div1_cmp_eq000010
    SLICE_X7Y28.SR       net (fanout=5)        0.725   cs/sevenseg/disp/div1_cmp_eq0000
    SLICE_X7Y28.CLK      Tsrck                 0.867   cs/sevenseg/disp/div1<0>
                                                       cs/sevenseg/disp/div1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (2.842ns logic, 2.091ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs/sevenseg/disp/div1_1 (FF)
  Destination:          cs/sevenseg/disp/div1_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.894ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         slowClk rising at 0.000ns
  Destination Clock:    slowClk rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cs/sevenseg/disp/div1_1 to cs/sevenseg/disp/div1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.YQ       Tcko                  0.580   cs/sevenseg/disp/div1<0>
                                                       cs/sevenseg/disp/div1_1
    SLICE_X6Y28.F3       net (fanout=2)        0.899   cs/sevenseg/disp/div1<1>
    SLICE_X6Y28.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq00004
                                                       cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.F1       net (fanout=1)        0.439   cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq0000
                                                       cs/sevenseg/disp/div1_cmp_eq000010
    SLICE_X7Y28.SR       net (fanout=5)        0.725   cs/sevenseg/disp/div1_cmp_eq0000
    SLICE_X7Y28.CLK      Tsrck                 0.867   cs/sevenseg/disp/div1<0>
                                                       cs/sevenseg/disp/div1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (2.831ns logic, 2.063ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs/sevenseg/disp/div1_2 (FF)
  Destination:          cs/sevenseg/disp/div1_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      4.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.039 - 0.046)
  Source Clock:         slowClk rising at 0.000ns
  Destination Clock:    slowClk rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cs/sevenseg/disp/div1_2 to cs/sevenseg/disp/div1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.XQ       Tcko                  0.591   cs/sevenseg/disp/div1<2>
                                                       cs/sevenseg/disp/div1_2
    SLICE_X6Y28.F1       net (fanout=2)        0.804   cs/sevenseg/disp/div1<2>
    SLICE_X6Y28.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq00004
                                                       cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.F1       net (fanout=1)        0.439   cs/sevenseg/disp/div1_cmp_eq00004
    SLICE_X6Y30.X        Tilo                  0.692   cs/sevenseg/disp/div1_cmp_eq0000
                                                       cs/sevenseg/disp/div1_cmp_eq000010
    SLICE_X7Y28.SR       net (fanout=5)        0.725   cs/sevenseg/disp/div1_cmp_eq0000
    SLICE_X7Y28.CLK      Tsrck                 0.867   cs/sevenseg/disp/div1<0>
                                                       cs/sevenseg/disp/div1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (2.842ns logic, 1.968ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "c/CLK0_BUF" derived from
 NET "c/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 duty cycle corrected to 83.333 nS  HIGH 41.666 nS 

--------------------------------------------------------------------------------

Paths for end point cs/sevenseg/disp/div2 (SLICE_X6Y31.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cs/sevenseg/disp/div2 (FF)
  Destination:          cs/sevenseg/disp/div2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.370ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slowClk rising at 83.333ns
  Destination Clock:    slowClk rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cs/sevenseg/disp/div2 to cs/sevenseg/disp/div2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.YQ       Tcko                  0.541   cs/sevenseg/disp/div2
                                                       cs/sevenseg/disp/div2
    SLICE_X6Y31.BY       net (fanout=7)        0.656   cs/sevenseg/disp/div2
    SLICE_X6Y31.CLK      Tckdi       (-Th)    -0.173   cs/sevenseg/disp/div2
                                                       cs/sevenseg/disp/div2
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.714ns logic, 0.656ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point cs/sevenseg/disp/div1_4 (SLICE_X7Y30.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cs/sevenseg/disp/div1_4 (FF)
  Destination:          cs/sevenseg/disp/div1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.702ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slowClk rising at 83.333ns
  Destination Clock:    slowClk rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cs/sevenseg/disp/div1_4 to cs/sevenseg/disp/div1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.XQ       Tcko                  0.473   cs/sevenseg/disp/div1<4>
                                                       cs/sevenseg/disp/div1_4
    SLICE_X7Y30.F4       net (fanout=2)        0.382   cs/sevenseg/disp/div1<4>
    SLICE_X7Y30.CLK      Tckf        (-Th)    -0.847   cs/sevenseg/disp/div1<4>
                                                       cs/sevenseg/disp/div1<4>_rt
                                                       cs/sevenseg/disp/Mcount_div1_xor<4>
                                                       cs/sevenseg/disp/div1_4
    -------------------------------------------------  ---------------------------
    Total                                      1.702ns (1.320ns logic, 0.382ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Paths for end point cs/sevenseg/disp/div1_2 (SLICE_X7Y29.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cs/sevenseg/disp/div1_2 (FF)
  Destination:          cs/sevenseg/disp/div1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.706ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slowClk rising at 83.333ns
  Destination Clock:    slowClk rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cs/sevenseg/disp/div1_2 to cs/sevenseg/disp/div1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.XQ       Tcko                  0.473   cs/sevenseg/disp/div1<2>
                                                       cs/sevenseg/disp/div1_2
    SLICE_X7Y29.F2       net (fanout=2)        0.386   cs/sevenseg/disp/div1<2>
    SLICE_X7Y29.CLK      Tckf        (-Th)    -0.847   cs/sevenseg/disp/div1<2>
                                                       cs/sevenseg/disp/div1<2>_rt
                                                       cs/sevenseg/disp/Mcount_div1_xor<2>
                                                       cs/sevenseg/disp/div1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.706ns (1.320ns logic, 0.386ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "c/CLK0_BUF" derived from
 NET "c/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 duty cycle corrected to 83.333 nS  HIGH 41.666 nS 

--------------------------------------------------------------------------------
Slack: 79.334ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: c/DCM_SP_INST/CLK0
  Logical resource: c/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: c/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 81.731ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: cs/sevenseg/disp/div2/CLK
  Logical resource: cs/sevenseg/disp/div2/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: slowClk
--------------------------------------------------------------------------------
Slack: 81.731ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: cs/sevenseg/disp/div2/CLK
  Logical resource: cs/sevenseg/disp/div2/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: slowClk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for c/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|c/CLKIN_IBUFG                  |     83.333ns|     20.000ns|     25.017ns|            0|            0|            0|          112|
| c/CLKFX_BUF                   |     10.000ns|      3.002ns|          N/A|            0|            0|            3|            0|
| c/CLK0_BUF                    |     83.333ns|      4.940ns|          N/A|            0|            0|          109|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock cin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cin            |    4.940|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 112 paths, 0 nets, and 41 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 24 21:25:25 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4521 MB



