Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Aug 11 08:44:12 2024
| Host         : KING running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPI_top_timing_summary_routed.rpt -pb SPI_top_timing_summary_routed.pb -rpx SPI_top_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  75          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (39)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.546        0.000                      0                  425        0.104        0.000                      0                  425        4.500        0.000                       0                   315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.546        0.000                      0                  425        0.104        0.000                      0                  425        4.500        0.000                       0                   315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 spi_register_file/spi_reg_file_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMT_SHIFT_reg/p_shift_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.410ns (26.078%)  route 3.997ns (73.922%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.638     5.159    spi_register_file/CLK
    SLICE_X3Y43          FDCE                                         r  spi_register_file/spi_reg_file_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  spi_register_file/spi_reg_file_reg[4][0]/Q
                         net (fo=39, routed)          1.277     6.892    spi_register_file/Q[0]
    SLICE_X6Y40          LUT5 (Prop_lut5_I3_O)        0.148     7.040 r  spi_register_file/p_shift[0]_i_2/O
                         net (fo=23, routed)          0.845     7.885    spi_register_file/p_shift[0]_i_2_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.328     8.213 r  spi_register_file/p_shift[13]_i_3/O
                         net (fo=2, routed)           0.858     9.071    spi_register_file/p_shift[13]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I3_O)        0.152     9.223 r  spi_register_file/p_shift[11]_i_2/O
                         net (fo=2, routed)           1.017    10.240    spi_register_file/p_shift[11]_i_2_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.326    10.566 r  spi_register_file/p_shift[10]_i_1/O
                         net (fo=1, routed)           0.000    10.566    FMT_SHIFT_reg/D[10]
    SLICE_X4Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.517    14.858    FMT_SHIFT_reg/CLK
    SLICE_X4Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[10]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.029    15.112    FMT_SHIFT_reg/p_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 spi_register_file/spi_reg_file_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMT_SHIFT_reg/p_shift_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.182ns (23.150%)  route 3.924ns (76.850%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.638     5.159    spi_register_file/CLK
    SLICE_X3Y43          FDCE                                         r  spi_register_file/spi_reg_file_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  spi_register_file/spi_reg_file_reg[4][2]/Q
                         net (fo=42, routed)          1.350     6.965    spi_register_file/Q[2]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.152     7.117 r  spi_register_file/p_shift[31]_i_18/O
                         net (fo=16, routed)          0.706     7.823    spi_register_file/wire_tx_reg_shifted0[3]
    SLICE_X6Y40          LUT5 (Prop_lut5_I1_O)        0.326     8.149 r  spi_register_file/p_shift[25]_i_3/O
                         net (fo=4, routed)           1.303     9.452    spi_register_file/p_shift[25]_i_3_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  spi_register_file/p_shift[25]_i_2/O
                         net (fo=2, routed)           0.565    10.141    spi_register_file/p_shift[25]_i_2_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I4_O)        0.124    10.265 r  spi_register_file/p_shift[25]_i_1/O
                         net (fo=1, routed)           0.000    10.265    FMT_SHIFT_reg/D[25]
    SLICE_X11Y43         FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.451    14.792    FMT_SHIFT_reg/CLK
    SLICE_X11Y43         FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[25]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)        0.031    15.048    FMT_SHIFT_reg/p_shift_reg[25]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 spi_register_file/spi_reg_file_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMT_SHIFT_reg/p_shift_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.182ns (23.169%)  route 3.920ns (76.831%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.638     5.159    spi_register_file/CLK
    SLICE_X3Y43          FDCE                                         r  spi_register_file/spi_reg_file_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  spi_register_file/spi_reg_file_reg[4][2]/Q
                         net (fo=42, routed)          1.350     6.965    spi_register_file/Q[2]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.152     7.117 r  spi_register_file/p_shift[31]_i_18/O
                         net (fo=16, routed)          0.706     7.823    spi_register_file/wire_tx_reg_shifted0[3]
    SLICE_X6Y40          LUT5 (Prop_lut5_I1_O)        0.326     8.149 r  spi_register_file/p_shift[25]_i_3/O
                         net (fo=4, routed)           1.303     9.452    spi_register_file/p_shift[25]_i_3_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  spi_register_file/p_shift[25]_i_2/O
                         net (fo=2, routed)           0.561    10.137    spi_register_file/p_shift[25]_i_2_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.124    10.261 r  spi_register_file/p_shift[24]_i_1/O
                         net (fo=1, routed)           0.000    10.261    FMT_SHIFT_reg/D[24]
    SLICE_X11Y43         FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.451    14.792    FMT_SHIFT_reg/CLK
    SLICE_X11Y43         FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[24]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y43         FDCE (Setup_fdce_C_D)        0.029    15.046    FMT_SHIFT_reg/p_shift_reg[24]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 spi_register_file/spi_reg_file_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMT_SHIFT_reg/p_shift_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 1.118ns (21.729%)  route 4.027ns (78.271%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.637     5.158    spi_register_file/CLK
    SLICE_X2Y41          FDCE                                         r  spi_register_file/spi_reg_file_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  spi_register_file/spi_reg_file_reg[4][3]/Q
                         net (fo=32, routed)          1.190     6.867    spi_register_file/Q[3]
    SLICE_X7Y42          LUT5 (Prop_lut5_I0_O)        0.150     7.017 r  spi_register_file/p_shift[31]_i_7/O
                         net (fo=2, routed)           0.663     7.680    spi_register_file/p_shift[31]_i_7_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I2_O)        0.326     8.006 r  spi_register_file/p_shift[31]_i_3/O
                         net (fo=32, routed)          2.174    10.179    spi_register_file/p_shift[31]_i_3_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.303 r  spi_register_file/p_shift[26]_i_1/O
                         net (fo=1, routed)           0.000    10.303    FMT_SHIFT_reg/D[26]
    SLICE_X10Y43         FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.451    14.792    FMT_SHIFT_reg/CLK
    SLICE_X10Y43         FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[26]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y43         FDCE (Setup_fdce_C_D)        0.077    15.094    FMT_SHIFT_reg/p_shift_reg[26]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 spi_register_file/spi_reg_file_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMT_SHIFT_reg/p_shift_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.182ns (22.998%)  route 3.958ns (77.002%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.638     5.159    spi_register_file/CLK
    SLICE_X3Y43          FDCE                                         r  spi_register_file/spi_reg_file_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  spi_register_file/spi_reg_file_reg[4][0]/Q
                         net (fo=39, routed)          0.815     6.430    spi_register_file/Q[0]
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.124     6.554 r  spi_register_file/p_shift[31]_i_12/O
                         net (fo=28, routed)          1.512     8.066    spi_register_file/wire_tx_reg_shifted0[2]
    SLICE_X8Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.190 r  spi_register_file/p_shift[14]_i_3/O
                         net (fo=2, routed)           1.035     9.225    spi_register_file/p_shift[14]_i_3_n_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.152     9.377 r  spi_register_file/p_shift[12]_i_2/O
                         net (fo=2, routed)           0.596     9.973    spi_register_file/p_shift[12]_i_2_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.326    10.299 r  spi_register_file/p_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    10.299    FMT_SHIFT_reg/D[11]
    SLICE_X4Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.517    14.858    FMT_SHIFT_reg/CLK
    SLICE_X4Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.031    15.114    FMT_SHIFT_reg/p_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 spi_register_file/spi_reg_file_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMT_SHIFT_reg/p_shift_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.180ns (23.164%)  route 3.914ns (76.836%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.638     5.159    spi_register_file/CLK
    SLICE_X3Y43          FDCE                                         r  spi_register_file/spi_reg_file_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  spi_register_file/spi_reg_file_reg[4][0]/Q
                         net (fo=39, routed)          1.277     6.892    spi_register_file/Q[0]
    SLICE_X6Y40          LUT5 (Prop_lut5_I3_O)        0.148     7.040 r  spi_register_file/p_shift[0]_i_2/O
                         net (fo=23, routed)          1.023     8.063    spi_register_file/p_shift[0]_i_2_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I3_O)        0.328     8.391 r  spi_register_file/p_shift[19]_i_3/O
                         net (fo=4, routed)           0.923     9.313    spi_register_file/p_shift[19]_i_3_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     9.437 r  spi_register_file/p_shift[19]_i_2/O
                         net (fo=2, routed)           0.692    10.129    spi_register_file/p_shift[19]_i_2_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I4_O)        0.124    10.253 r  spi_register_file/p_shift[19]_i_1/O
                         net (fo=1, routed)           0.000    10.253    FMT_SHIFT_reg/D[19]
    SLICE_X6Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.517    14.858    FMT_SHIFT_reg/CLK
    SLICE_X6Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[19]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y44          FDCE (Setup_fdce_C_D)        0.077    15.160    FMT_SHIFT_reg/p_shift_reg[19]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 spi_register_file/spi_reg_file_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMT_SHIFT_reg/p_shift_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 1.118ns (22.362%)  route 3.881ns (77.638%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.637     5.158    spi_register_file/CLK
    SLICE_X2Y41          FDCE                                         r  spi_register_file/spi_reg_file_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  spi_register_file/spi_reg_file_reg[4][3]/Q
                         net (fo=32, routed)          1.190     6.867    spi_register_file/Q[3]
    SLICE_X7Y42          LUT5 (Prop_lut5_I0_O)        0.150     7.017 r  spi_register_file/p_shift[31]_i_7/O
                         net (fo=2, routed)           0.663     7.680    spi_register_file/p_shift[31]_i_7_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I2_O)        0.326     8.006 r  spi_register_file/p_shift[31]_i_3/O
                         net (fo=32, routed)          2.028    10.034    spi_register_file/p_shift[31]_i_3_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.124    10.158 r  spi_register_file/p_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    10.158    FMT_SHIFT_reg/D[21]
    SLICE_X8Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.450    14.791    FMT_SHIFT_reg/CLK
    SLICE_X8Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[21]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)        0.077    15.093    FMT_SHIFT_reg/p_shift_reg[21]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 spi_register_file/spi_reg_file_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMT_SHIFT_reg/p_shift_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.182ns (23.805%)  route 3.783ns (76.195%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.638     5.159    spi_register_file/CLK
    SLICE_X3Y43          FDCE                                         r  spi_register_file/spi_reg_file_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  spi_register_file/spi_reg_file_reg[4][2]/Q
                         net (fo=42, routed)          1.350     6.965    spi_register_file/Q[2]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.152     7.117 r  spi_register_file/p_shift[31]_i_18/O
                         net (fo=16, routed)          1.138     8.256    spi_register_file/wire_tx_reg_shifted0[3]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.326     8.582 r  spi_register_file/p_shift[31]_i_9/O
                         net (fo=3, routed)           0.613     9.195    spi_register_file/p_shift[31]_i_9_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.319 r  spi_register_file/p_shift[30]_i_2/O
                         net (fo=2, routed)           0.682    10.001    spi_register_file/p_shift[30]_i_2_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I3_O)        0.124    10.125 r  spi_register_file/p_shift[30]_i_1/O
                         net (fo=1, routed)           0.000    10.125    FMT_SHIFT_reg/D[30]
    SLICE_X8Y42          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.449    14.790    FMT_SHIFT_reg/CLK
    SLICE_X8Y42          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[30]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)        0.077    15.092    FMT_SHIFT_reg/p_shift_reg[30]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 spi_register_file/spi_reg_file_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMT_SHIFT_reg/p_shift_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 1.182ns (24.054%)  route 3.732ns (75.946%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.638     5.159    spi_register_file/CLK
    SLICE_X3Y43          FDCE                                         r  spi_register_file/spi_reg_file_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  spi_register_file/spi_reg_file_reg[4][2]/Q
                         net (fo=42, routed)          1.350     6.965    spi_register_file/Q[2]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.152     7.117 r  spi_register_file/p_shift[31]_i_18/O
                         net (fo=16, routed)          1.045     8.163    spi_register_file/wire_tx_reg_shifted0[3]
    SLICE_X9Y42          LUT5 (Prop_lut5_I1_O)        0.326     8.489 r  spi_register_file/p_shift[24]_i_3/O
                         net (fo=4, routed)           0.684     9.173    spi_register_file/p_shift[24]_i_3_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.124     9.297 r  spi_register_file/p_shift[22]_i_2/O
                         net (fo=2, routed)           0.652     9.949    spi_register_file/p_shift[22]_i_2_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.124    10.073 r  spi_register_file/p_shift[22]_i_1/O
                         net (fo=1, routed)           0.000    10.073    FMT_SHIFT_reg/D[22]
    SLICE_X9Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.450    14.791    FMT_SHIFT_reg/CLK
    SLICE_X9Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[22]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y44          FDCE (Setup_fdce_C_D)        0.029    15.045    FMT_SHIFT_reg/p_shift_reg[22]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 spi_register_file/spi_reg_file_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMT_SHIFT_reg/p_shift_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.952ns (19.183%)  route 4.011ns (80.817%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.638     5.159    spi_register_file/CLK
    SLICE_X3Y43          FDCE                                         r  spi_register_file/spi_reg_file_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  spi_register_file/spi_reg_file_reg[4][0]/Q
                         net (fo=39, routed)          0.815     6.430    spi_register_file/Q[0]
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.124     6.554 r  spi_register_file/p_shift[31]_i_12/O
                         net (fo=28, routed)          1.512     8.066    spi_register_file/wire_tx_reg_shifted0[2]
    SLICE_X8Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.190 r  spi_register_file/p_shift[14]_i_3/O
                         net (fo=2, routed)           1.042     9.232    spi_register_file/p_shift[14]_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.124     9.356 r  spi_register_file/p_shift[14]_i_2/O
                         net (fo=2, routed)           0.642     9.998    spi_register_file/p_shift[14]_i_2_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I4_O)        0.124    10.122 r  spi_register_file/p_shift[14]_i_1/O
                         net (fo=1, routed)           0.000    10.122    FMT_SHIFT_reg/D[14]
    SLICE_X7Y43          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.517    14.858    FMT_SHIFT_reg/CLK
    SLICE_X7Y43          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[14]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.029    15.112    FMT_SHIFT_reg/p_shift_reg[14]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 rx_shift_reg/p_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_register_file/spi_reg_file_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.593     1.476    rx_shift_reg/CLK
    SLICE_X3Y39          FDCE                                         r  rx_shift_reg/p_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  rx_shift_reg/p_data_reg[1]/Q
                         net (fo=1, routed)           0.052     1.669    spi_register_file/spi_reg_file_reg[2][31]_0[1]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.714 r  spi_register_file/spi_reg_file[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.714    spi_register_file/p_0_in[1]
    SLICE_X2Y39          FDCE                                         r  spi_register_file/spi_reg_file_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    spi_register_file/CLK
    SLICE_X2Y39          FDCE                                         r  spi_register_file/spi_reg_file_reg[2][1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.121     1.610    spi_register_file/spi_reg_file_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 spi_register_file/spi_reg_file_reg[4][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_register_file/data_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.563     1.446    spi_register_file/CLK
    SLICE_X11Y37         FDCE                                         r  spi_register_file/spi_reg_file_reg[4][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  spi_register_file/spi_reg_file_reg[4][16]/Q
                         net (fo=1, routed)           0.056     1.643    spi_register_file/spi_reg_file_reg[4][16]
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.688 r  spi_register_file/data_out[16]_i_1/O
                         net (fo=1, routed)           0.000     1.688    spi_register_file/data_out[16]_i_1_n_0
    SLICE_X10Y37         FDCE                                         r  spi_register_file/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.832     1.959    spi_register_file/CLK
    SLICE_X10Y37         FDCE                                         r  spi_register_file/data_out_reg[16]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X10Y37         FDCE (Hold_fdce_C_D)         0.120     1.579    spi_register_file/data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rx_shift_reg/p_shift_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_shift_reg/p_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.228%)  route 0.114ns (44.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.590     1.473    rx_shift_reg/CLK
    SLICE_X5Y37          FDCE                                         r  rx_shift_reg/p_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  rx_shift_reg/p_shift_reg[10]/Q
                         net (fo=2, routed)           0.114     1.728    rx_shift_reg/p_shift__0[10]
    SLICE_X6Y37          FDCE                                         r  rx_shift_reg/p_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.860     1.987    rx_shift_reg/CLK
    SLICE_X6Y37          FDCE                                         r  rx_shift_reg/p_data_reg[10]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.075     1.563    rx_shift_reg/p_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 control_and_clkgen/FSM_onehot_p_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_and_clkgen/load_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.602%)  route 0.085ns (31.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.593     1.476    control_and_clkgen/CLK
    SLICE_X0Y38          FDPE                                         r  control_and_clkgen/FSM_onehot_p_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  control_and_clkgen/FSM_onehot_p_state_reg[0]/Q
                         net (fo=6, routed)           0.085     1.702    control_and_clkgen/cs_n_OBUF
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.045     1.747 r  control_and_clkgen/load[3]_i_1/O
                         net (fo=1, routed)           0.000     1.747    control_and_clkgen/load_tx
    SLICE_X1Y38          FDCE                                         r  control_and_clkgen/load_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    control_and_clkgen/CLK
    SLICE_X1Y38          FDCE                                         r  control_and_clkgen/load_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.092     1.581    control_and_clkgen/load_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rx_shift_reg/p_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_shift_reg/p_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.593     1.476    rx_shift_reg/CLK
    SLICE_X3Y38          FDCE                                         r  rx_shift_reg/p_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  rx_shift_reg/p_shift_reg[0]/Q
                         net (fo=2, routed)           0.124     1.741    rx_shift_reg/p_shift__0[0]
    SLICE_X3Y39          FDCE                                         r  rx_shift_reg/p_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    rx_shift_reg/CLK
    SLICE_X3Y39          FDCE                                         r  rx_shift_reg/p_data_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y39          FDCE (Hold_fdce_C_D)         0.070     1.562    rx_shift_reg/p_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rx_shift_reg/p_shift_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_shift_reg/p_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.593     1.476    rx_shift_reg/CLK
    SLICE_X3Y38          FDCE                                         r  rx_shift_reg/p_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  rx_shift_reg/p_shift_reg[2]/Q
                         net (fo=2, routed)           0.124     1.741    rx_shift_reg/p_shift__0[2]
    SLICE_X3Y39          FDCE                                         r  rx_shift_reg/p_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    rx_shift_reg/CLK
    SLICE_X3Y39          FDCE                                         r  rx_shift_reg/p_data_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y39          FDCE (Hold_fdce_C_D)         0.070     1.562    rx_shift_reg/p_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rx_shift_reg/p_shift_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_shift_reg/p_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.593     1.476    rx_shift_reg/CLK
    SLICE_X3Y38          FDCE                                         r  rx_shift_reg/p_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  rx_shift_reg/p_shift_reg[1]/Q
                         net (fo=2, routed)           0.124     1.741    rx_shift_reg/p_shift__0[1]
    SLICE_X3Y39          FDCE                                         r  rx_shift_reg/p_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    rx_shift_reg/CLK
    SLICE_X3Y39          FDCE                                         r  rx_shift_reg/p_data_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y39          FDCE (Hold_fdce_C_D)         0.066     1.558    rx_shift_reg/p_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 FMT_SHIFT_reg/p_shift_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMT_SHIFT_reg/p_shift_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.566     1.449    FMT_SHIFT_reg/CLK
    SLICE_X8Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  FMT_SHIFT_reg/p_shift_reg[21]/Q
                         net (fo=1, routed)           0.082     1.695    spi_register_file/p_shift_reg[31][21]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.045     1.740 r  spi_register_file/p_shift[22]_i_1/O
                         net (fo=1, routed)           0.000     1.740    FMT_SHIFT_reg/D[22]
    SLICE_X9Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.836     1.963    FMT_SHIFT_reg/CLK
    SLICE_X9Y44          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[22]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X9Y44          FDCE (Hold_fdce_C_D)         0.091     1.553    FMT_SHIFT_reg/p_shift_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 FMT_SHIFT_reg/p_shift_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMT_SHIFT_reg/p_shift_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.593     1.476    FMT_SHIFT_reg/CLK
    SLICE_X6Y43          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  FMT_SHIFT_reg/p_shift_reg[13]/Q
                         net (fo=1, routed)           0.082     1.722    spi_register_file/p_shift_reg[31][13]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  spi_register_file/p_shift[14]_i_1/O
                         net (fo=1, routed)           0.000     1.767    FMT_SHIFT_reg/D[14]
    SLICE_X7Y43          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    FMT_SHIFT_reg/CLK
    SLICE_X7Y43          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[14]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X7Y43          FDCE (Hold_fdce_C_D)         0.091     1.580    FMT_SHIFT_reg/p_shift_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 spi_register_file/spi_reg_file_reg[4][31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_register_file/data_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.227ns (65.927%)  route 0.117ns (34.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.565     1.448    spi_register_file/CLK
    SLICE_X11Y40         FDCE                                         r  spi_register_file/spi_reg_file_reg[4][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  spi_register_file/spi_reg_file_reg[4][31]/Q
                         net (fo=1, routed)           0.117     1.693    spi_register_file/spi_reg_file_reg[4][31]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.099     1.792 r  spi_register_file/data_out[31]_i_1/O
                         net (fo=1, routed)           0.000     1.792    spi_register_file/data_out[31]_i_1_n_0
    SLICE_X8Y40          FDCE                                         r  spi_register_file/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.835     1.962    spi_register_file/CLK
    SLICE_X8Y40          FDCE                                         r  spi_register_file/data_out_reg[31]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y40          FDCE (Hold_fdce_C_D)         0.121     1.605    spi_register_file/data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    FMT_SHIFT_reg/p_shift_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    FMT_SHIFT_reg/p_shift_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    FMT_SHIFT_reg/p_shift_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43    FMT_SHIFT_reg/p_shift_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y43    FMT_SHIFT_reg/p_shift_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    FMT_SHIFT_reg/p_shift_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y44    FMT_SHIFT_reg/p_shift_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y45    FMT_SHIFT_reg/p_shift_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y45    FMT_SHIFT_reg/p_shift_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    FMT_SHIFT_reg/p_shift_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    FMT_SHIFT_reg/p_shift_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    FMT_SHIFT_reg/p_shift_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    FMT_SHIFT_reg/p_shift_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    FMT_SHIFT_reg/p_shift_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    FMT_SHIFT_reg/p_shift_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    FMT_SHIFT_reg/p_shift_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    FMT_SHIFT_reg/p_shift_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    FMT_SHIFT_reg/p_shift_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    FMT_SHIFT_reg/p_shift_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    FMT_SHIFT_reg/p_shift_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    FMT_SHIFT_reg/p_shift_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    FMT_SHIFT_reg/p_shift_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    FMT_SHIFT_reg/p_shift_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    FMT_SHIFT_reg/p_shift_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    FMT_SHIFT_reg/p_shift_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    FMT_SHIFT_reg/p_shift_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    FMT_SHIFT_reg/p_shift_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    FMT_SHIFT_reg/p_shift_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y43    FMT_SHIFT_reg/p_shift_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_and_clkgen/FSM_onehot_p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.274ns  (logic 3.438ns (54.801%)  route 2.836ns (45.199%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.635     5.156    control_and_clkgen/CLK
    SLICE_X0Y38          FDCE                                         r  control_and_clkgen/FSM_onehot_p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  control_and_clkgen/FSM_onehot_p_state_reg[1]/Q
                         net (fo=43, routed)          1.153     6.766    control_and_clkgen/FSM_onehot_p_state_reg[1]_0
    SLICE_X1Y38          LUT2 (Prop_lut2_I0_O)        0.152     6.918 r  control_and_clkgen/busy_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.682     8.600    busy_OBUF
    G17                  OBUF (Prop_obuf_I_O)         2.830    11.430 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000    11.430    busy
    G17                                                               r  busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 3.130ns (53.505%)  route 2.720ns (46.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.635     5.156    spi_register_file/CLK
    SLICE_X2Y38          FDCE                                         r  spi_register_file/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  spi_register_file/data_out_reg[3]/Q
                         net (fo=1, routed)           2.720     8.394    data_out_OBUF[3]
    W16                  OBUF (Prop_obuf_I_O)         2.612    11.005 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.005    data_out[3]
    W16                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 3.070ns (52.961%)  route 2.727ns (47.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.636     5.157    spi_register_file/CLK
    SLICE_X1Y40          FDCE                                         r  spi_register_file/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  spi_register_file/data_out_reg[1]/Q
                         net (fo=1, routed)           2.727     8.340    data_out_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614    10.954 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.954    data_out[1]
    V15                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.781ns  (logic 3.055ns (52.837%)  route 2.727ns (47.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.636     5.157    spi_register_file/CLK
    SLICE_X1Y39          FDCE                                         r  spi_register_file/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  spi_register_file/data_out_reg[0]/Q
                         net (fo=1, routed)           2.727     8.340    data_out_OBUF[0]
    W15                  OBUF (Prop_obuf_I_O)         2.599    10.938 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.938    data_out[0]
    W15                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.742ns  (logic 3.114ns (54.235%)  route 2.628ns (45.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.633     5.154    spi_register_file/CLK
    SLICE_X6Y39          FDCE                                         r  spi_register_file/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  spi_register_file/data_out_reg[2]/Q
                         net (fo=1, routed)           2.628     8.300    data_out_OBUF[2]
    W17                  OBUF (Prop_obuf_I_O)         2.596    10.897 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.897    data_out[2]
    W17                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.117ns (55.134%)  route 2.536ns (44.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.634     5.155    spi_register_file/CLK
    SLICE_X6Y41          FDCE                                         r  spi_register_file/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  spi_register_file/data_out_reg[9]/Q
                         net (fo=1, routed)           2.536     8.210    data_out_OBUF[9]
    T17                  OBUF (Prop_obuf_I_O)         2.599    10.809 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.809    data_out[9]
    T17                                                               r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.639ns  (logic 3.065ns (54.351%)  route 2.574ns (45.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.633     5.154    spi_register_file/CLK
    SLICE_X4Y40          FDCE                                         r  spi_register_file/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  spi_register_file/data_out_reg[5]/Q
                         net (fo=1, routed)           2.574     8.185    data_out_OBUF[5]
    V16                  OBUF (Prop_obuf_I_O)         2.609    10.794 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.794    data_out[5]
    V16                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.704ns  (logic 3.117ns (54.644%)  route 2.587ns (45.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.564     5.085    spi_register_file/CLK
    SLICE_X10Y36         FDCE                                         r  spi_register_file/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  spi_register_file/data_out_reg[10]/Q
                         net (fo=1, routed)           2.587     8.190    data_out_OBUF[10]
    W19                  OBUF (Prop_obuf_I_O)         2.599    10.790 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.790    data_out[10]
    W19                                                               r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.696ns  (logic 3.120ns (54.768%)  route 2.576ns (45.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.566     5.087    spi_register_file/CLK
    SLICE_X8Y38          FDCE                                         r  spi_register_file/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.518     5.605 r  spi_register_file/data_out_reg[11]/Q
                         net (fo=1, routed)           2.576     8.182    data_out_OBUF[11]
    W18                  OBUF (Prop_obuf_I_O)         2.602    10.783 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.783    data_out[11]
    W18                                                               r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.627ns  (logic 3.057ns (54.317%)  route 2.571ns (45.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.633     5.154    spi_register_file/CLK
    SLICE_X5Y39          FDCE                                         r  spi_register_file/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  spi_register_file/data_out_reg[4]/Q
                         net (fo=1, routed)           2.571     8.181    data_out_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         2.601    10.782 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.782    data_out[4]
    V17                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_and_clkgen/spi_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.631ns  (logic 1.270ns (77.861%)  route 0.361ns (22.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.593     1.476    control_and_clkgen/CLK
    SLICE_X0Y39          FDCE                                         r  control_and_clkgen/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  control_and_clkgen/spi_clk_reg/Q
                         net (fo=1, routed)           0.361     1.978    spi_clk_OBUF
    H19                  OBUF (Prop_obuf_I_O)         1.129     3.108 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.108    spi_clk
    H19                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_and_clkgen/FSM_onehot_p_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.257ns (76.894%)  route 0.378ns (23.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.593     1.476    control_and_clkgen/CLK
    SLICE_X0Y38          FDPE                                         r  control_and_clkgen/FSM_onehot_p_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  control_and_clkgen/FSM_onehot_p_state_reg[0]/Q
                         net (fo=6, routed)           0.378     1.995    cs_n_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.116     3.110 r  cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     3.110    cs_n
    H17                                                               r  cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.270ns (74.792%)  route 0.428ns (25.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.594     1.477    spi_register_file/CLK
    SLICE_X1Y40          FDCE                                         r  spi_register_file/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  spi_register_file/data_out_reg[26]/Q
                         net (fo=1, routed)           0.428     2.046    data_out_OBUF[26]
    K18                  OBUF (Prop_obuf_I_O)         1.129     3.175 r  data_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.175    data_out[26]
    K18                                                               r  data_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.247ns (71.400%)  route 0.499ns (28.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.562     1.445    spi_register_file/CLK
    SLICE_X9Y36          FDCE                                         r  spi_register_file/data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  spi_register_file/data_out_reg[25]/Q
                         net (fo=1, routed)           0.499     2.085    data_out_OBUF[25]
    N18                  OBUF (Prop_obuf_I_O)         1.106     3.191 r  data_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.191    data_out[25]
    N18                                                               r  data_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.299ns (75.474%)  route 0.422ns (24.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.593     1.476    spi_register_file/CLK
    SLICE_X2Y39          FDCE                                         r  spi_register_file/data_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  spi_register_file/data_out_reg[28]/Q
                         net (fo=1, routed)           0.422     2.062    data_out_OBUF[28]
    J18                  OBUF (Prop_obuf_I_O)         1.135     3.197 r  data_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.197    data_out[28]
    J18                                                               r  data_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FMT_SHIFT_reg/p_shift_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.298ns (73.149%)  route 0.476ns (26.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.565     1.448    FMT_SHIFT_reg/CLK
    SLICE_X8Y42          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  FMT_SHIFT_reg/p_shift_reg[31]/Q
                         net (fo=1, routed)           0.476     2.088    mosi_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.134     3.222 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.222    mosi
    G19                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.298ns (71.999%)  route 0.505ns (28.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.565     1.448    spi_register_file/CLK
    SLICE_X8Y40          FDCE                                         r  spi_register_file/data_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  spi_register_file/data_out_reg[30]/Q
                         net (fo=1, routed)           0.505     2.117    data_out_OBUF[30]
    J19                  OBUF (Prop_obuf_I_O)         1.134     3.251 r  data_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.251    data_out[30]
    J19                                                               r  data_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.284ns (70.554%)  route 0.536ns (29.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.565     1.448    spi_register_file/CLK
    SLICE_X8Y40          FDCE                                         r  spi_register_file/data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  spi_register_file/data_out_reg[31]/Q
                         net (fo=1, routed)           0.536     2.148    data_out_OBUF[31]
    K19                  OBUF (Prop_obuf_I_O)         1.120     3.268 r  data_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.268    data_out[31]
    K19                                                               r  data_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.295ns (70.383%)  route 0.545ns (29.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.562     1.445    spi_register_file/CLK
    SLICE_X10Y36         FDCE                                         r  spi_register_file/data_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  spi_register_file/data_out_reg[29]/Q
                         net (fo=1, routed)           0.545     2.154    data_out_OBUF[29]
    J17                  OBUF (Prop_obuf_I_O)         1.131     3.285 r  data_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.285    data_out[29]
    J17                                                               r  data_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_register_file/data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.277ns (68.940%)  route 0.575ns (31.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.563     1.446    spi_register_file/CLK
    SLICE_X10Y37         FDCE                                         r  spi_register_file/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  spi_register_file/data_out_reg[24]/Q
                         net (fo=1, routed)           0.575     2.185    data_out_OBUF[24]
    N19                  OBUF (Prop_obuf_I_O)         1.113     3.298 r  data_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.298    data_out[24]
    N19                                                               r  data_out[24] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           607 Endpoints
Min Delay           607 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_register_file/data_out_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.069ns (17.233%)  route 5.133ns (82.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.638     2.582    spi_register_file/reset_n_IBUF
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     2.706 f  spi_register_file/FSM_onehot_p_state[2]_i_2/O
                         net (fo=314, routed)         3.495     6.201    spi_register_file/reset_n
    SLICE_X6Y41          FDCE                                         f  spi_register_file/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.516     4.857    spi_register_file/CLK
    SLICE_X6Y41          FDCE                                         r  spi_register_file/data_out_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_register_file/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.069ns (17.233%)  route 5.133ns (82.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.638     2.582    spi_register_file/reset_n_IBUF
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     2.706 f  spi_register_file/FSM_onehot_p_state[2]_i_2/O
                         net (fo=314, routed)         3.495     6.201    spi_register_file/reset_n
    SLICE_X6Y41          FDCE                                         f  spi_register_file/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.516     4.857    spi_register_file/CLK
    SLICE_X6Y41          FDCE                                         r  spi_register_file/data_out_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_register_file/spi_reg_file_reg[2][15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.069ns (17.233%)  route 5.133ns (82.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.638     2.582    spi_register_file/reset_n_IBUF
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     2.706 f  spi_register_file/FSM_onehot_p_state[2]_i_2/O
                         net (fo=314, routed)         3.495     6.201    spi_register_file/reset_n
    SLICE_X6Y41          FDCE                                         f  spi_register_file/spi_reg_file_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.516     4.857    spi_register_file/CLK
    SLICE_X6Y41          FDCE                                         r  spi_register_file/spi_reg_file_reg[2][15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_register_file/spi_reg_file_reg[2][23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 1.069ns (17.233%)  route 5.133ns (82.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.638     2.582    spi_register_file/reset_n_IBUF
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     2.706 f  spi_register_file/FSM_onehot_p_state[2]_i_2/O
                         net (fo=314, routed)         3.495     6.201    spi_register_file/reset_n
    SLICE_X7Y41          FDCE                                         f  spi_register_file/spi_reg_file_reg[2][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.516     4.857    spi_register_file/CLK
    SLICE_X7Y41          FDCE                                         r  spi_register_file/spi_reg_file_reg[2][23]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FMT_SHIFT_reg/p_shift_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.197ns  (logic 1.069ns (17.244%)  route 5.129ns (82.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.638     2.582    spi_register_file/reset_n_IBUF
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     2.706 f  spi_register_file/FSM_onehot_p_state[2]_i_2/O
                         net (fo=314, routed)         3.491     6.197    FMT_SHIFT_reg/p_shift_reg[0]_0
    SLICE_X4Y43          FDCE                                         f  FMT_SHIFT_reg/p_shift_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.517     4.858    FMT_SHIFT_reg/CLK
    SLICE_X4Y43          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FMT_SHIFT_reg/p_shift_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.197ns  (logic 1.069ns (17.244%)  route 5.129ns (82.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.638     2.582    spi_register_file/reset_n_IBUF
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     2.706 f  spi_register_file/FSM_onehot_p_state[2]_i_2/O
                         net (fo=314, routed)         3.491     6.197    FMT_SHIFT_reg/p_shift_reg[0]_0
    SLICE_X4Y43          FDCE                                         f  FMT_SHIFT_reg/p_shift_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.517     4.858    FMT_SHIFT_reg/CLK
    SLICE_X4Y43          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FMT_SHIFT_reg/p_shift_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.197ns  (logic 1.069ns (17.244%)  route 5.129ns (82.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.638     2.582    spi_register_file/reset_n_IBUF
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     2.706 f  spi_register_file/FSM_onehot_p_state[2]_i_2/O
                         net (fo=314, routed)         3.491     6.197    FMT_SHIFT_reg/p_shift_reg[0]_0
    SLICE_X4Y43          FDCE                                         f  FMT_SHIFT_reg/p_shift_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.517     4.858    FMT_SHIFT_reg/CLK
    SLICE_X4Y43          FDCE                                         r  FMT_SHIFT_reg/p_shift_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_register_file/spi_reg_file_reg[3][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.193ns  (logic 1.069ns (17.257%)  route 5.124ns (82.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.638     2.582    spi_register_file/reset_n_IBUF
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     2.706 f  spi_register_file/FSM_onehot_p_state[2]_i_2/O
                         net (fo=314, routed)         3.487     6.193    spi_register_file/reset_n
    SLICE_X5Y43          FDCE                                         f  spi_register_file/spi_reg_file_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.517     4.858    spi_register_file/CLK
    SLICE_X5Y43          FDCE                                         r  spi_register_file/spi_reg_file_reg[3][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_register_file/spi_reg_file_reg[3][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.193ns  (logic 1.069ns (17.257%)  route 5.124ns (82.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.638     2.582    spi_register_file/reset_n_IBUF
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     2.706 f  spi_register_file/FSM_onehot_p_state[2]_i_2/O
                         net (fo=314, routed)         3.487     6.193    spi_register_file/reset_n
    SLICE_X5Y43          FDCE                                         f  spi_register_file/spi_reg_file_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.517     4.858    spi_register_file/CLK
    SLICE_X5Y43          FDCE                                         r  spi_register_file/spi_reg_file_reg[3][3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_register_file/spi_reg_file_reg[3][8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.193ns  (logic 1.069ns (17.257%)  route 5.124ns (82.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.638     2.582    spi_register_file/reset_n_IBUF
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.124     2.706 f  spi_register_file/FSM_onehot_p_state[2]_i_2/O
                         net (fo=314, routed)         3.487     6.193    spi_register_file/reset_n
    SLICE_X5Y43          FDCE                                         f  spi_register_file/spi_reg_file_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.517     4.858    spi_register_file/CLK
    SLICE_X5Y43          FDCE                                         r  spi_register_file/spi_reg_file_reg[3][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rw_n
                            (input port)
  Destination:            spi_register_file/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.209ns (22.379%)  route 0.725ns (77.621%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rw_n (IN)
                         net (fo=0)                   0.000     0.000    rw_n
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  rw_n_IBUF_inst/O
                         net (fo=36, routed)          0.725     0.888    spi_register_file/rw_n_IBUF
    SLICE_X2Y39          LUT6 (Prop_lut6_I4_O)        0.045     0.933 r  spi_register_file/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.933    spi_register_file/data_out[7]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  spi_register_file/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    spi_register_file/CLK
    SLICE_X2Y39          FDCE                                         r  spi_register_file/data_out_reg[7]/C

Slack:                    inf
  Source:                 rw_n
                            (input port)
  Destination:            spi_register_file/data_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.209ns (22.331%)  route 0.727ns (77.669%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rw_n (IN)
                         net (fo=0)                   0.000     0.000    rw_n
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  rw_n_IBUF_inst/O
                         net (fo=36, routed)          0.727     0.890    spi_register_file/rw_n_IBUF
    SLICE_X2Y39          LUT6 (Prop_lut6_I4_O)        0.045     0.935 r  spi_register_file/data_out[28]_i_1/O
                         net (fo=1, routed)           0.000     0.935    spi_register_file/data_out[28]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  spi_register_file/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    spi_register_file/CLK
    SLICE_X2Y39          FDCE                                         r  spi_register_file/data_out_reg[28]/C

Slack:                    inf
  Source:                 addr[2]
                            (input port)
  Destination:            spi_register_file/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.208ns (21.690%)  route 0.752ns (78.310%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  addr[2] (IN)
                         net (fo=0)                   0.000     0.000    addr[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  addr_IBUF[2]_inst/O
                         net (fo=36, routed)          0.752     0.916    spi_register_file/addr_IBUF[2]
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.045     0.961 r  spi_register_file/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.961    spi_register_file/data_out[3]_i_1_n_0
    SLICE_X2Y38          FDCE                                         r  spi_register_file/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    spi_register_file/CLK
    SLICE_X2Y38          FDCE                                         r  spi_register_file/data_out_reg[3]/C

Slack:                    inf
  Source:                 rw_n
                            (input port)
  Destination:            spi_register_file/data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.209ns (21.331%)  route 0.770ns (78.669%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rw_n (IN)
                         net (fo=0)                   0.000     0.000    rw_n
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  rw_n_IBUF_inst/O
                         net (fo=36, routed)          0.770     0.934    spi_register_file/rw_n_IBUF
    SLICE_X0Y39          LUT6 (Prop_lut6_I4_O)        0.045     0.979 r  spi_register_file/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.979    spi_register_file/data_out[8]_i_1_n_0
    SLICE_X0Y39          FDCE                                         r  spi_register_file/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    spi_register_file/CLK
    SLICE_X0Y39          FDCE                                         r  spi_register_file/data_out_reg[8]/C

Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            rx_shift_reg/p_shift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.164ns (16.501%)  route 0.830ns (83.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.830     0.995    rx_shift_reg/D[0]
    SLICE_X3Y38          FDCE                                         r  rx_shift_reg/p_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    rx_shift_reg/CLK
    SLICE_X3Y38          FDCE                                         r  rx_shift_reg/p_shift_reg[0]/C

Slack:                    inf
  Source:                 rw_n
                            (input port)
  Destination:            spi_register_file/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.209ns (20.980%)  route 0.787ns (79.020%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rw_n (IN)
                         net (fo=0)                   0.000     0.000    rw_n
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  rw_n_IBUF_inst/O
                         net (fo=36, routed)          0.787     0.951    spi_register_file/rw_n_IBUF
    SLICE_X6Y39          LUT6 (Prop_lut6_I4_O)        0.045     0.996 r  spi_register_file/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.996    spi_register_file/data_out[2]_i_1_n_0
    SLICE_X6Y39          FDCE                                         r  spi_register_file/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.862     1.989    spi_register_file/CLK
    SLICE_X6Y39          FDCE                                         r  spi_register_file/data_out_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            control_and_clkgen/load_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.218ns (21.587%)  route 0.792ns (78.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  start_IBUF_inst/O
                         net (fo=4, routed)           0.792     0.965    control_and_clkgen/start_IBUF
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.010 r  control_and_clkgen/load[3]_i_1/O
                         net (fo=1, routed)           0.000     1.010    control_and_clkgen/load_tx
    SLICE_X1Y38          FDCE                                         r  control_and_clkgen/load_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    control_and_clkgen/CLK
    SLICE_X1Y38          FDCE                                         r  control_and_clkgen/load_reg[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            control_and_clkgen/FSM_onehot_p_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.218ns (21.548%)  route 0.793ns (78.452%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  start_IBUF_inst/O
                         net (fo=4, routed)           0.793     0.966    control_and_clkgen/start_IBUF
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.045     1.011 r  control_and_clkgen/FSM_onehot_p_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.011    control_and_clkgen/FSM_onehot_p_state[1]_i_1_n_0
    SLICE_X0Y38          FDCE                                         r  control_and_clkgen/FSM_onehot_p_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    control_and_clkgen/CLK
    SLICE_X0Y38          FDCE                                         r  control_and_clkgen/FSM_onehot_p_state_reg[1]/C

Slack:                    inf
  Source:                 rw_n
                            (input port)
  Destination:            spi_register_file/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.134%)  route 0.829ns (79.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rw_n (IN)
                         net (fo=0)                   0.000     0.000    rw_n
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  rw_n_IBUF_inst/O
                         net (fo=36, routed)          0.829     0.992    spi_register_file/rw_n_IBUF
    SLICE_X1Y39          LUT6 (Prop_lut6_I4_O)        0.045     1.037 r  spi_register_file/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.037    spi_register_file/data_out[0]_i_1_n_0
    SLICE_X1Y39          FDCE                                         r  spi_register_file/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    spi_register_file/CLK
    SLICE_X1Y39          FDCE                                         r  spi_register_file/data_out_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            control_and_clkgen/FSM_onehot_p_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.218ns (20.357%)  route 0.853ns (79.643%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 f  start_IBUF_inst/O
                         net (fo=4, routed)           0.853     1.026    control_and_clkgen/start_IBUF
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.045     1.071 r  control_and_clkgen/FSM_onehot_p_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.071    control_and_clkgen/FSM_onehot_p_state[0]_i_1_n_0
    SLICE_X0Y38          FDPE                                         r  control_and_clkgen/FSM_onehot_p_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.864     1.991    control_and_clkgen/CLK
    SLICE_X0Y38          FDPE                                         r  control_and_clkgen/FSM_onehot_p_state_reg[0]/C





