# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../99_SRC/my_src_hdl/PKG_AES128.vhd"
vhdl xil_defaultlib  "../../../../../99_SRC/test_benches/AES128_tb.vhd"

# Do not sort compile order
nosort
