#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jun  9 18:16:12 2025
# Process ID: 575153
# Current directory: /home/kmccourt/unit_profiler/scripts
# Command line: vivado -mode batch -source operator.tcl
# Log file: /home/kmccourt/unit_profiler/scripts/vivado.log
# Journal file: /home/kmccourt/unit_profiler/scripts/vivado.jou
# Running On: ee-tik-dynamo-eda1, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 32, Host memory: 624283 MB
#-----------------------------------------------------------
source operator.tcl
# set unit_name $env(UNIT_NAME)
# set clock_period $env(CLOCK_PERIOD)
# set unit_dir $env(UNIT_DIR)
# set report_dir $env(REPORT_DIR)
# set dir_name [file tail $unit_dir]
# puts "Processing directory: $dir_name"
Processing directory: FloatingPointDivider_32_100_noIO
# if {[regexp {FloatingPoint([A-Za-z]+)_([0-9]+)_([0-9]+)_([A-Za-z]+)} $dir_name -> operator bitwidth frequency converters]} {
#     puts "Extracted info:"
#     puts "  Operator: $operator"
#     puts "  Bitwidth: $bitwidth"
#     puts "  Frequency: ${frequency}MHz"
#     puts "  Converters: $converters"
# } else {
#     puts "ERROR: Could not parse directory name format: $dir_name"
#     exit 1
# }
Extracted info:
  Operator: Divider
  Bitwidth: 32
  Frequency: 100MHz
  Converters: noIO
# file mkdir $report_dir/utilization
# file mkdir $report_dir/timing
# puts "Top module: $unit_name"
Top module: fdiv_op
# puts "Clock period: $clock_period ns"
Clock period: 10.00000000000000000000 ns
# puts "Reading dependency files from ./dependencies directory..."
Reading dependency files from ./dependencies directory...
# set dependency_dir "../dependencies"
# if {[file exists $dependency_dir]} {
#     set dependency_files [glob -nocomplain "$dependency_dir/*.vhd"]
#     if {[llength $dependency_files] > 0} {
#         puts "Found [llength $dependency_files] dependency files"
#         foreach dep_file $dependency_files {
#             puts "Reading dependency file: $dep_file"
#             read_vhdl -vhdl2008 $dep_file
#         }
#     } else {
#         puts "WARNING: No dependency files found in $dependency_dir"
#     }
# } else {
#     puts "WARNING: Dependencies directory not found: $dependency_dir"
# }
Found 12 dependency files
Reading dependency file: ../dependencies/delay_buffer.vhd
Reading dependency file: ../dependencies/eager_fork_register_block.vhd
Reading dependency file: ../dependencies/flopoco_ip_cores.vhd
Reading dependency file: ../dependencies/join.vhd
Reading dependency file: ../dependencies/logic.vhd
Reading dependency file: ../dependencies/mc_support.vhd
Reading dependency file: ../dependencies/mem_to_bram.vhd
Reading dependency file: ../dependencies/sharing_support.vhd
Reading dependency file: ../dependencies/types.vhd
Reading dependency file: ../dependencies/elastic_fifo_inner.vhd
Reading dependency file: ../dependencies/merge_notehb.vhd
Reading dependency file: ../dependencies/oehb.vhd
# puts "Reading VHDL files from: $unit_dir"
Reading VHDL files from: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointDivider_32_100_noIO
# set vhdl_files [list]
# lappend vhdl_files "$unit_dir/operator.vhd"
# lappend vhdl_files "$unit_dir/wrapper.vhd"
# puts "VHDL files to process: $vhdl_files"
VHDL files to process: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointDivider_32_100_noIO/operator.vhd /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointDivider_32_100_noIO/wrapper.vhd
# foreach vhdl_file $vhdl_files {
#     puts "Reading VHDL file: $vhdl_file"
#     read_vhdl -vhdl2008 $vhdl_file
# }
Reading VHDL file: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointDivider_32_100_noIO/operator.vhd
Reading VHDL file: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointDivider_32_100_noIO/wrapper.vhd
# puts "Synthesizing design with top module: $unit_name"
Synthesizing design with top module: fdiv_op
# synth_design -top $unit_name -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top fdiv_op -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 575196
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.516 ; gain = 417.566 ; free physical = 26622 ; free virtual = 142811
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9871] overwriting existing primary unit 'floatingpointdivider' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:575]
INFO: [Synth 8-638] synthesizing module 'fdiv_op' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module '\join ' [/home/kmccourt/unit_profiler/dependencies/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n' [/home/kmccourt/unit_profiler/dependencies/logic.vhd:16]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n' (0#1) [/home/kmccourt/unit_profiler/dependencies/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/kmccourt/unit_profiler/dependencies/join.vhd:18]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/kmccourt/unit_profiler/dependencies/delay_buffer.vhd:16]
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/kmccourt/unit_profiler/dependencies/delay_buffer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'oehb_dataless' [/home/kmccourt/unit_profiler/dependencies/oehb.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb_dataless' (0#1) [/home/kmccourt/unit_profiler/dependencies/oehb.vhd:17]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointDivider' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:582]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable14' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:796]
INFO: [Synth 8-638] synthesizing module 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:27]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:28]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'selFunction_Freq100_uid4' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:27]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable13' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:813]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable12' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:830]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable11' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:847]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable10' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:864]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable9' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:881]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable8' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:898]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable7' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:915]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable6' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:932]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable5' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:949]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable4' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:966]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable3' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:983]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable2' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:1000]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable1' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:1017]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointDivider' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:582]
INFO: [Synth 8-256] done synthesizing module 'fdiv_op' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/wrapper.vhd:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'w0_c2_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:1029]
WARNING: [Synth 8-3936] Found unconnected internal register 'w1_c2_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:1012]
WARNING: [Synth 8-3936] Found unconnected internal register 'w2_c2_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:995]
WARNING: [Synth 8-3936] Found unconnected internal register 'w3_c2_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:978]
WARNING: [Synth 8-3936] Found unconnected internal register 'w4_c1_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:961]
WARNING: [Synth 8-3936] Found unconnected internal register 'w5_c1_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:944]
WARNING: [Synth 8-3936] Found unconnected internal register 'w6_c1_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:927]
WARNING: [Synth 8-3936] Found unconnected internal register 'w7_c1_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:910]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_c1_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:893]
WARNING: [Synth 8-3936] Found unconnected internal register 'w9_c0_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:876]
WARNING: [Synth 8-3936] Found unconnected internal register 'w10_c0_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:859]
WARNING: [Synth 8-3936] Found unconnected internal register 'w11_c0_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:842]
WARNING: [Synth 8-3936] Found unconnected internal register 'w12_c0_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:825]
WARNING: [Synth 8-3936] Found unconnected internal register 'w13_c0_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:808]
WARNING: [Synth 8-6014] Unused sequential element qM14_c1_reg was removed.  [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:734]
WARNING: [Synth 8-6014] Unused sequential element qM14_c2_reg was removed.  [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:755]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.484 ; gain = 504.535 ; free physical = 26483 ; free virtual = 142676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2122.297 ; gain = 522.348 ; free physical = 26464 ; free virtual = 142656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2130.301 ; gain = 530.352 ; free physical = 26455 ; free virtual = 142647
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_c2_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:754]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP14_c1_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:733]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.324 ; gain = 554.375 ; free physical = 26451 ; free virtual = 142644
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   27 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 14    
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input   27 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 14    
	   3 Input   25 Bit        Muxes := 12    
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'absq4D_c2_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:753]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq9D_c1_reg' and it is trimmed from '27' to '25' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_32_100_noIO/operator.vhd:732]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2291.816 ; gain = 691.867 ; free physical = 26394 ; free virtual = 142587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------+-----------------------+---------------+----------------+
|Module Name              | RTL Object            | Depth x Width | Implemented As | 
+-------------------------+-----------------------+---------------+----------------+
|selFunction_Freq100_uid4 | Y0                    | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable14/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable13/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable12/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable11/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable10/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable9/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable8/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable7/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable6/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable5/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable4/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable3/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable2/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable1/Y0  | 512x3         | LUT            | 
+-------------------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2291.816 ; gain = 691.867 ; free physical = 26393 ; free virtual = 142586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2291.816 ; gain = 691.867 ; free physical = 26423 ; free virtual = 142617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2291.816 ; gain = 691.867 ; free physical = 26314 ; free virtual = 142509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2291.816 ; gain = 691.867 ; free physical = 26313 ; free virtual = 142509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2291.816 ; gain = 691.867 ; free physical = 26349 ; free virtual = 142544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2291.816 ; gain = 691.867 ; free physical = 26345 ; free virtual = 142540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2291.816 ; gain = 691.867 ; free physical = 26339 ; free virtual = 142534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2291.816 ; gain = 691.867 ; free physical = 26337 ; free virtual = 142532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   117|
|2     |LUT1   |    15|
|3     |LUT2   |    50|
|4     |LUT3   |   121|
|5     |LUT4   |    51|
|6     |LUT5   |   116|
|7     |LUT6   |   381|
|8     |MUXF7  |    19|
|9     |FDRE   |   215|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------------------+------+
|      |Instance               |Module                      |Cells |
+------+-----------------------+----------------------------+------+
|1     |top                    |                            |  1085|
|2     |  buff                 |delay_buffer                |     1|
|3     |  oehb                 |oehb_dataless               |     6|
|4     |  operator             |FloatingPointDivider        |  1078|
|5     |    SelFunctionTable1  |selFunction_Freq100_uid4    |    13|
|6     |    SelFunctionTable10 |selFunction_Freq100_uid4_0  |    11|
|7     |    SelFunctionTable11 |selFunction_Freq100_uid4_1  |    11|
|8     |    SelFunctionTable12 |selFunction_Freq100_uid4_2  |    11|
|9     |    SelFunctionTable13 |selFunction_Freq100_uid4_3  |    37|
|10    |    SelFunctionTable2  |selFunction_Freq100_uid4_4  |    13|
|11    |    SelFunctionTable3  |selFunction_Freq100_uid4_5  |    13|
|12    |    SelFunctionTable4  |selFunction_Freq100_uid4_6  |    11|
|13    |    SelFunctionTable5  |selFunction_Freq100_uid4_7  |    11|
|14    |    SelFunctionTable6  |selFunction_Freq100_uid4_8  |    11|
|15    |    SelFunctionTable7  |selFunction_Freq100_uid4_9  |    11|
|16    |    SelFunctionTable8  |selFunction_Freq100_uid4_10 |    11|
|17    |    SelFunctionTable9  |selFunction_Freq100_uid4_11 |    11|
+------+-----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2291.816 ; gain = 691.867 ; free physical = 26333 ; free virtual = 142528
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2291.816 ; gain = 691.867 ; free physical = 26324 ; free virtual = 142519
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2291.824 ; gain = 691.867 ; free physical = 26322 ; free virtual = 142517
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.844 ; gain = 0.000 ; free physical = 26600 ; free virtual = 142796
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.621 ; gain = 0.000 ; free physical = 26493 ; free virtual = 142689
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e72c3f73
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2429.656 ; gain = 835.730 ; free physical = 26493 ; free virtual = 142689
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1903.609; main = 1678.806; forked = 440.446
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3918.828; main = 2429.625; forked = 1627.008
# puts "Creating clock constraint with period: $clock_period ns"
Creating clock constraint with period: 10.00000000000000000000 ns
# create_clock -name clk -period $clock_period [get_ports clk]
# puts "Setting clock source properties"
Setting clock source properties
# set_property HD.CLK_SRC BUFGCTRL_X0Y0 [get_ports clk]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC. 
# puts "Running optimization..."
Running optimization...
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2493.652 ; gain = 63.996 ; free physical = 26619 ; free virtual = 142817

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10b1ab3bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2790.668 ; gain = 297.016 ; free physical = 26230 ; free virtual = 142429

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 10b1ab3bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.574 ; gain = 0.000 ; free physical = 26099 ; free virtual = 142299

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 10b1ab3bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.574 ; gain = 0.000 ; free physical = 26097 ; free virtual = 142297
Phase 1 Initialization | Checksum: 10b1ab3bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.574 ; gain = 0.000 ; free physical = 26097 ; free virtual = 142297

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 10b1ab3bf

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3043.574 ; gain = 0.000 ; free physical = 26081 ; free virtual = 142281

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 10b1ab3bf

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3043.574 ; gain = 0.000 ; free physical = 26081 ; free virtual = 142281
Phase 2 Timer Update And Timing Data Collection | Checksum: 10b1ab3bf

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3043.574 ; gain = 0.000 ; free physical = 26081 ; free virtual = 142281

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 78 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 9a82e0fe

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3043.574 ; gain = 0.000 ; free physical = 26081 ; free virtual = 142281
Retarget | Checksum: 9a82e0fe
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 9a82e0fe

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3043.574 ; gain = 0.000 ; free physical = 26081 ; free virtual = 142281
Constant propagation | Checksum: 9a82e0fe
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: d524414e

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3043.574 ; gain = 0.000 ; free physical = 26081 ; free virtual = 142281
Sweep | Checksum: d524414e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: d524414e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3075.590 ; gain = 32.016 ; free physical = 26081 ; free virtual = 142281
BUFG optimization | Checksum: d524414e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: d524414e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3075.590 ; gain = 32.016 ; free physical = 26081 ; free virtual = 142281
Shift Register Optimization | Checksum: d524414e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: d524414e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3075.590 ; gain = 32.016 ; free physical = 26081 ; free virtual = 142281
Post Processing Netlist | Checksum: d524414e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: fda86b1d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3075.590 ; gain = 32.016 ; free physical = 26115 ; free virtual = 142314

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3075.590 ; gain = 0.000 ; free physical = 26113 ; free virtual = 142312
Phase 9.2 Verifying Netlist Connectivity | Checksum: fda86b1d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3075.590 ; gain = 32.016 ; free physical = 26113 ; free virtual = 142312
Phase 9 Finalization | Checksum: fda86b1d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3075.590 ; gain = 32.016 ; free physical = 26113 ; free virtual = 142312
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fda86b1d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3075.590 ; gain = 32.016 ; free physical = 26113 ; free virtual = 142312
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3075.590 ; gain = 0.000 ; free physical = 26110 ; free virtual = 142310

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fda86b1d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3075.590 ; gain = 0.000 ; free physical = 26078 ; free virtual = 142278

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fda86b1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3075.590 ; gain = 0.000 ; free physical = 26078 ; free virtual = 142278

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3075.590 ; gain = 0.000 ; free physical = 26078 ; free virtual = 142278
Ending Netlist Obfuscation Task | Checksum: fda86b1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3075.590 ; gain = 0.000 ; free physical = 26078 ; free virtual = 142278
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3075.590 ; gain = 645.934 ; free physical = 26078 ; free virtual = 142278
# puts "Running placement..."
Running placement...
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.605 ; gain = 0.000 ; free physical = 26066 ; free virtual = 142265
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 681c9814

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3107.605 ; gain = 0.000 ; free physical = 26066 ; free virtual = 142265
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.605 ; gain = 0.000 ; free physical = 26066 ; free virtual = 142265

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ac599271

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3107.605 ; gain = 0.000 ; free physical = 26044 ; free virtual = 142244

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: bcd9adaa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26066 ; free virtual = 142266

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: bcd9adaa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26062 ; free virtual = 142262
Phase 1 Placer Initialization | Checksum: bcd9adaa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26056 ; free virtual = 142255

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1484cfc61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26026 ; free virtual = 142226

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 151aad817

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26050 ; free virtual = 142249

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 151aad817

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26048 ; free virtual = 142247

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1862b98fb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26084 ; free virtual = 142286

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 23 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 11 nets or LUTs. Breaked 0 LUT, combined 11 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.633 ; gain = 0.000 ; free physical = 26078 ; free virtual = 142279

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             11  |                    11  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             11  |                    11  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 128367c05

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26114 ; free virtual = 142315
Phase 2.4 Global Placement Core | Checksum: d424eac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26084 ; free virtual = 142286
Phase 2 Global Placement | Checksum: d424eac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26084 ; free virtual = 142286

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 179c4821f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26077 ; free virtual = 142279

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14153a798

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26077 ; free virtual = 142279

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17cc79695

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26077 ; free virtual = 142279

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 119f4acee

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26077 ; free virtual = 142279

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: a1a49230

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26100 ; free virtual = 142302

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 155a3f9a1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26059 ; free virtual = 142261

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 123e39d49

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26086 ; free virtual = 142288

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18d43c672

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26081 ; free virtual = 142283

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cc48bf46

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26038 ; free virtual = 142241
Phase 3 Detail Placement | Checksum: 1cc48bf46

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26038 ; free virtual = 142241

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 146ea1853

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.119 | TNS=-201.748 |
Phase 1 Physical Synthesis Initialization | Checksum: 1baf28b08

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3114.633 ; gain = 0.000 ; free physical = 26029 ; free virtual = 142232
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1baf28b08

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3114.633 ; gain = 0.000 ; free physical = 26028 ; free virtual = 142232
Phase 4.1.1.1 BUFG Insertion | Checksum: 146ea1853

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 26028 ; free virtual = 142232

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.890. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f40e2b32

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 25938 ; free virtual = 142146

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 25938 ; free virtual = 142146
Phase 4.1 Post Commit Optimization | Checksum: f40e2b32

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 25934 ; free virtual = 142142

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f40e2b32

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 25928 ; free virtual = 142136

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f40e2b32

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 25924 ; free virtual = 142132
Phase 4.3 Placer Reporting | Checksum: f40e2b32

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 25922 ; free virtual = 142129

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.633 ; gain = 0.000 ; free physical = 25922 ; free virtual = 142129

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 25922 ; free virtual = 142129
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8e3f5df9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 25922 ; free virtual = 142129
Ending Placer Task | Checksum: 6f49cf9c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3114.633 ; gain = 7.027 ; free physical = 25922 ; free virtual = 142129
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3114.633 ; gain = 39.043 ; free physical = 25922 ; free virtual = 142129
# puts "Running routing..."
Running routing...
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5e870742 ConstDB: 0 ShapeSum: 10c2c85a RouteDB: 0
WARNING: [Route 35-198] Port "lhs[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "result_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "result_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: ce06e8e | NumContArr: abd8b576 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23e0b193e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3178.664 ; gain = 0.000 ; free physical = 25993 ; free virtual = 142207

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23e0b193e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3178.664 ; gain = 0.000 ; free physical = 25993 ; free virtual = 142207

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23e0b193e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3178.664 ; gain = 0.000 ; free physical = 25993 ; free virtual = 142207
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 257a36764

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25946 ; free virtual = 142160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.367 | TNS=-127.483| WHS=-0.051 | THS=-0.132 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 881
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 881
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b578fa4d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25959 ; free virtual = 142174

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b578fa4d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25957 ; free virtual = 142172

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1dc5b04a7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25948 ; free virtual = 142162
Phase 3 Initial Routing | Checksum: 1dc5b04a7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25944 ; free virtual = 142158

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 308
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.505 | TNS=-182.515| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2411cfa5a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25864 ; free virtual = 142078

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.384 | TNS=-176.300| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 27760c9eb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25952 ; free virtual = 142167

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.316 | TNS=-175.980| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 21d54a055

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25956 ; free virtual = 142171
Phase 4 Rip-up And Reroute | Checksum: 21d54a055

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25954 ; free virtual = 142168

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2715fafc4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25922 ; free virtual = 142137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.234 | TNS=-171.552| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2a5dbf73f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25914 ; free virtual = 142129

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a5dbf73f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25914 ; free virtual = 142129
Phase 5 Delay and Skew Optimization | Checksum: 2a5dbf73f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25914 ; free virtual = 142129

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 287045de8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25938 ; free virtual = 142153
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.152 | TNS=-167.446| WHS=0.150  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 287045de8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25936 ; free virtual = 142151
Phase 6 Post Hold Fix | Checksum: 287045de8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25936 ; free virtual = 142151

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.101188 %
  Global Horizontal Routing Utilization  = 0.103282 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 287045de8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25912 ; free virtual = 142127

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 287045de8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25910 ; free virtual = 142125

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2b6e49a4d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25947 ; free virtual = 142162

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.152 | TNS=-167.446| WHS=0.150  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2b6e49a4d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25915 ; free virtual = 142130
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: a599c877

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25904 ; free virtual = 142119
Ending Routing Task | Checksum: a599c877

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3207.750 ; gain = 29.086 ; free physical = 25903 ; free virtual = 142118

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3207.750 ; gain = 93.117 ; free physical = 25903 ; free virtual = 142117
# set util_report_path "$report_dir/utilization/${unit_name}_${operator}_${bitwidth}_${frequency}MHz_${converters}.rpt"
# set timing_report_path "$report_dir/timing/${unit_name}_${operator}_${bitwidth}_${frequency}MHz_${converters}.rpt"
# puts "Generating utilization report: $util_report_path"
Generating utilization report: /home/kmccourt/unit_profiler/scripts/../reports/utilization/fdiv_op_Divider_32_100MHz_noIO.rpt
# report_utilization > $util_report_path
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jun  9 18:17:24 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_utilization
| Design       : fdiv_op
| Device       : xc7k160tfbg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs              |  678 |     0 |          0 |    101400 |  0.67 |
|   LUT as Logic          |  678 |     0 |          0 |    101400 |  0.67 |
|   LUT as Memory         |    0 |     0 |          0 |     35000 |  0.00 |
| Slice Registers         |  215 |     0 |          0 |    202800 |  0.11 |
|   Register as Flip Flop |  215 |     0 |          0 |    202800 |  0.11 |
|   Register as Latch     |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                |   19 |     0 |          0 |     50700 |  0.04 |
| F8 Muxes                |    0 |     0 |          0 |     25350 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 215   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| Slice                                      |  216 |     0 |          0 |     25350 |  0.85 |
|   SLICEL                                   |  108 |     0 |            |           |       |
|   SLICEM                                   |  108 |     0 |            |           |       |
| LUT as Logic                               |  678 |     0 |          0 |    101400 |  0.67 |
|   using O5 output only                     |    1 |       |            |           |       |
|   using O6 output only                     |  624 |       |            |           |       |
|   using O5 and O6                          |   53 |       |            |           |       |
| LUT as Memory                              |    0 |     0 |          0 |     35000 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
| Slice Registers                            |  215 |     0 |          0 |    202800 |  0.11 |
|   Register driven from within the Slice    |  103 |       |            |           |       |
|   Register driven from outside the Slice   |  112 |       |            |           |       |
|     LUT in front of the register is unused |   44 |       |            |           |       |
|     LUT in front of the register is used   |   68 |       |            |           |       |
| Unique Control Sets                        |    2 |       |          0 |     25350 | <0.01 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       600 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     |  381 |                 LUT |
| FDRE     |  215 |        Flop & Latch |
| LUT3     |  121 |                 LUT |
| CARRY4   |  117 |          CarryLogic |
| LUT5     |  116 |                 LUT |
| LUT4     |   51 |                 LUT |
| LUT2     |   50 |                 LUT |
| MUXF7    |   19 |               MuxFx |
| LUT1     |   12 |                 LUT |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# puts "Generating timing report: $timing_report_path"
Generating timing report: /home/kmccourt/unit_profiler/scripts/../reports/timing/fdiv_op_Divider_32_100MHz_noIO.rpt
# report_timing > $timing_report_path
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jun  9 18:17:25 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fdiv_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.152ns  (required time - arrival time)
  Source:                 operator/qM9_c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operator/absq4D_c2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.120ns  (logic 5.562ns (39.392%)  route 8.558ns (60.608%))
  Logic Levels:           45  (CARRY4=26 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 11.338 - 10.000 ) 
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=214, unset)          1.452     1.452    operator/clk
    SLICE_X13Y111        FDRE                                         r  operator/qM9_c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.269     1.721 r  operator/qM9_c1_reg[1]/Q
                         net (fo=27, routed)          0.624     2.345    operator/qM9_c1[1]
    SLICE_X13Y113        LUT3 (Prop_lut3_I2_O)        0.053     2.398 r  operator/i___1_carry__0_i_2__7/O
                         net (fo=1, routed)           0.000     2.398    operator/i___1_carry__0_i_2__7_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     2.633 r  operator/A0_inferred__3/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.633    operator/A0_inferred__3/i___1_carry__0_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.691 r  operator/A0_inferred__3/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.691    operator/A0_inferred__3/i___1_carry__1_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.749 r  operator/A0_inferred__3/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.749    operator/A0_inferred__3/i___1_carry__2_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.807 r  operator/A0_inferred__3/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.807    operator/A0_inferred__3/i___1_carry__3_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.020 r  operator/A0_inferred__3/i___1_carry__4/O[1]
                         net (fo=9, routed)           0.625     3.645    operator/SelFunctionTable8/out[2]
    SLICE_X12Y115        LUT6 (Prop_lut6_I0_O)        0.152     3.797 r  operator/SelFunctionTable8/qP8_c2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.797    operator/SelFunctionTable8/qP8_c2[0]_i_5_n_0
    SLICE_X12Y115        MUXF7 (Prop_muxf7_I0_O)      0.121     3.918 r  operator/SelFunctionTable8/qP8_c2_reg[0]_i_4/O
                         net (fo=1, routed)           0.241     4.159    operator/SelFunctionTable8/qP8_c2_reg[0]_i_4_n_0
    SLICE_X12Y116        LUT6 (Prop_lut6_I4_O)        0.150     4.309 r  operator/SelFunctionTable8/qP8_c2[0]_i_1/O
                         net (fo=27, routed)          0.733     5.042    operator/SelFunctionTable8_n_0
    SLICE_X12Y119        LUT6 (Prop_lut6_I3_O)        0.053     5.095 r  operator/i___1_carry__1_i_4__4/O
                         net (fo=1, routed)           0.000     5.095    operator/i___1_carry__1_i_4__4_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.392 r  operator/A0_inferred__4/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.392    operator/A0_inferred__4/i___1_carry__1_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.452 r  operator/A0_inferred__4/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.452    operator/A0_inferred__4/i___1_carry__2_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     5.633 f  operator/A0_inferred__4/i___1_carry__3/O[3]
                         net (fo=9, routed)           0.592     6.224    operator/SelFunctionTable7/O12[0]
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.142     6.366 r  operator/SelFunctionTable7/qP7_c2[0]_i_6/O
                         net (fo=1, routed)           0.000     6.366    operator/SelFunctionTable7/qP7_c2[0]_i_6_n_0
    SLICE_X12Y124        MUXF7 (Prop_muxf7_I1_O)      0.123     6.489 r  operator/SelFunctionTable7/qP7_c2_reg[0]_i_4/O
                         net (fo=1, routed)           0.497     6.986    operator/SelFunctionTable7/qP7_c2_reg[0]_i_4_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I4_O)        0.150     7.136 r  operator/SelFunctionTable7/qP7_c2[0]_i_1/O
                         net (fo=27, routed)          0.518     7.654    operator/SelFunctionTable7_n_1
    SLICE_X13Y122        LUT4 (Prop_lut4_I1_O)        0.053     7.707 r  operator/i___1_carry_i_5__1/O
                         net (fo=1, routed)           0.000     7.707    operator/i___1_carry_i_5__1_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     8.020 r  operator/A0_inferred__5/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.020    operator/A0_inferred__5/i___1_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.078 r  operator/A0_inferred__5/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.078    operator/A0_inferred__5/i___1_carry__0_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.136 r  operator/A0_inferred__5/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.008     8.144    operator/A0_inferred__5/i___1_carry__1_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.202 r  operator/A0_inferred__5/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.202    operator/A0_inferred__5/i___1_carry__2_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.260 r  operator/A0_inferred__5/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.260    operator/A0_inferred__5/i___1_carry__3_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     8.399 f  operator/A0_inferred__5/i___1_carry__4/O[0]
                         net (fo=9, routed)           0.721     9.120    operator/SelFunctionTable6/O13[1]
    SLICE_X19Y126        LUT6 (Prop_lut6_I1_O)        0.155     9.275 r  operator/SelFunctionTable6/qM6_c2[1]_i_2/O
                         net (fo=2, routed)           0.374     9.649    operator/SelFunctionTable6/qM6_c2[1]_i_2_n_0
    SLICE_X18Y126        LUT6 (Prop_lut6_I0_O)        0.053     9.702 r  operator/SelFunctionTable6/qP6_c2[1]_i_1/O
                         net (fo=27, routed)          0.611    10.313    operator/SelFunctionTable6_n_0
    SLICE_X16Y127        LUT4 (Prop_lut4_I2_O)        0.053    10.366 r  operator/i___1_carry_i_5__2/O
                         net (fo=1, routed)           0.000    10.366    operator/i___1_carry_i_5__2_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    10.663 r  operator/A0_inferred__6/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.663    operator/A0_inferred__6/i___1_carry_n_0
    SLICE_X16Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.723 r  operator/A0_inferred__6/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.723    operator/A0_inferred__6/i___1_carry__0_n_0
    SLICE_X16Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.783 r  operator/A0_inferred__6/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.783    operator/A0_inferred__6/i___1_carry__1_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.843 r  operator/A0_inferred__6/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.843    operator/A0_inferred__6/i___1_carry__2_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.903 r  operator/A0_inferred__6/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.903    operator/A0_inferred__6/i___1_carry__3_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.115 r  operator/A0_inferred__6/i___1_carry__4/O[1]
                         net (fo=9, routed)           0.595    11.710    operator/SelFunctionTable5/O14[2]
    SLICE_X23Y131        LUT6 (Prop_lut6_I5_O)        0.155    11.865 r  operator/SelFunctionTable5/qP5_c2[1]_i_2/O
                         net (fo=1, routed)           0.553    12.418    operator/SelFunctionTable5/qP5_c2[1]_i_2_n_0
    SLICE_X23Y130        LUT6 (Prop_lut6_I2_O)        0.053    12.471 r  operator/SelFunctionTable5/qP5_c2[1]_i_1/O
                         net (fo=27, routed)          0.531    13.002    operator/SelFunctionTable5_n_0
    SLICE_X21Y130        LUT4 (Prop_lut4_I2_O)        0.053    13.055 r  operator/betaw4_c10__1_carry_i_5/O
                         net (fo=1, routed)           0.000    13.055    operator/betaw4_c10__1_carry_i_5_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.368 r  operator/betaw4_c10__1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.368    operator/betaw4_c10__1_carry_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.426 r  operator/betaw4_c10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.426    operator/betaw4_c10__1_carry__0_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.484 r  operator/betaw4_c10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.484    operator/betaw4_c10__1_carry__1_n_0
    SLICE_X21Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.542 r  operator/betaw4_c10__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.542    operator/betaw4_c10__1_carry__2_n_0
    SLICE_X21Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.600 r  operator/betaw4_c10__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.600    operator/betaw4_c10__1_carry__3_n_0
    SLICE_X21Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146    13.746 f  operator/betaw4_c10__1_carry__4/O[0]
                         net (fo=8, routed)           0.456    14.202    operator/SelFunctionTable4/O15[1]
    SLICE_X23Y135        LUT6 (Prop_lut6_I0_O)        0.155    14.357 r  operator/SelFunctionTable4/qP4_c2[0]_i_6/O
                         net (fo=1, routed)           0.000    14.357    operator/SelFunctionTable4/qP4_c2[0]_i_6_n_0
    SLICE_X23Y135        MUXF7 (Prop_muxf7_I1_O)      0.129    14.486 r  operator/SelFunctionTable4/qP4_c2_reg[0]_i_4/O
                         net (fo=1, routed)           0.294    14.780    operator/SelFunctionTable4/qP4_c2_reg[0]_i_4_n_0
    SLICE_X23Y136        LUT6 (Prop_lut6_I4_O)        0.153    14.933 r  operator/SelFunctionTable4/qP4_c2[0]_i_1/O
                         net (fo=26, routed)          0.585    15.519    operator/SelFunctionTable4_n_3
    SLICE_X23Y134        LUT5 (Prop_lut5_I2_O)        0.053    15.572 r  operator/absq4D_c2[10]_i_1/O
                         net (fo=1, routed)           0.000    15.572    operator/absq4D_c1[10]
    SLICE_X23Y134        FDRE                                         r  operator/absq4D_c2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=214, unset)          1.338    11.338    operator/clk
    SLICE_X23Y134        FDRE                                         r  operator/absq4D_c2_reg[10]/C
                         clock pessimism              0.082    11.420    
                         clock uncertainty           -0.035    11.385    
    SLICE_X23Y134        FDRE (Setup_fdre_C_D)        0.035    11.420    operator/absq4D_c2_reg[10]
  -------------------------------------------------------------------
                         required time                         11.420    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                 -4.152    




# set wns [get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]]
# puts "Worst Negative Slack (WNS): $wns ns"
Worst Negative Slack (WNS): -4.152 ns
# set timing_file [open $timing_report_path "a"]
# puts $timing_file "\nClock Frequency: ${frequency} MHz"
# puts $timing_file "Clock Period: ${clock_period} ns"
# puts $timing_file "Worst Negative Slack (WNS): ${wns} ns"
# close $timing_file
# puts "Implementation complete for $unit_name ($operator ${frequency}MHz)"
Implementation complete for fdiv_op (Divider 100MHz)
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 18:17:25 2025...
