INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmet/Desktop/4.sýnýf/Digital System Design/LastHW/LastHW.srcs/sources_1/new/Exercise3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmet/Desktop/4.sýnýf/Digital System Design/LastHW/LastHW.srcs/sim_1/new/ex3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testhbench3
