package com.activemesa.hdline.verilog.lang

import com.intellij.lang.Language

object VerilogLanguage : Language("Verilog")