{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687128910179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687128910179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 18:55:10 2023 " "Processing started: Sun Jun 18 18:55:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687128910179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687128910179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab2 -c CEG3156Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab2 -c CEG3156Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687128910179 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687128910396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "dFF_2.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910665 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "dFF_2.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687128910665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910665 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687128910665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcadder8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcAdder8Bit-structural " "Found design unit 1: pcAdder8Bit-structural" {  } { { "pcAdder8Bit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/pcAdder8Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910665 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcAdder8Bit " "Found entity 1: pcAdder8Bit" {  } { { "pcAdder8Bit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/pcAdder8Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687128910665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910665 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687128910665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enasdff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enasdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enASdFF-rtl " "Found design unit 1: enASdFF-rtl" {  } { { "enASdFF.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/enASdFF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""} { "Info" "ISGN_ENTITY_NAME" "1 enASdFF " "Found entity 1: enASdFF" {  } { { "enASdFF.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/enASdFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-rtl " "Found design unit 1: mux2x1-rtl" {  } { { "mux2x1.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux2x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextendunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextendunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtendUnit-rtl " "Found design unit 1: signExtendUnit-rtl" {  } { { "signExtendUnit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/signExtendUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtendUnit " "Found entity 1: signExtendUnit" {  } { { "signExtendUnit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/signExtendUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2Unit-rtl " "Found design unit 1: shiftLeft2Unit-rtl" {  } { { "shiftLeft2Unit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/shiftLeft2Unit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2Unit " "Found entity 1: shiftLeft2Unit" {  } { { "shiftLeft2Unit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/shiftLeft2Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitSubtractor-rtl " "Found design unit 1: oneBitSubtractor-rtl" {  } { { "oneBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/oneBitSubtractor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitSubtractor " "Found entity 1: oneBitSubtractor" {  } { { "oneBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/oneBitSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitSubtractor-structural " "Found design unit 1: eightBitSubtractor-structural" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitSubtractor " "Found entity 1: eightBitSubtractor" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687128910681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eightBitSubtractor " "Elaborating entity \"eightBitSubtractor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687128910712 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "diff eightBitSubtractor.vhd(9) " "VHDL Signal Declaration warning at eightBitSubtractor.vhd(9): used implicit default value for signal \"diff\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1687128910712 "|eightBitSubtractor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pDiff eightBitSubtractor.vhd(15) " "Verilog HDL or VHDL warning at eightBitSubtractor.vhd(15): object \"pDiff\" assigned a value but never read" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687128910712 "|eightBitSubtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitSubtractor oneBitSubtractor:MSB " "Elaborating entity \"oneBitSubtractor\" for hierarchy \"oneBitSubtractor:MSB\"" {  } { { "eightBitSubtractor.vhd" "MSB" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687128910728 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "diff\[0\] GND " "Pin \"diff\[0\]\" is stuck at GND" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687128911012 "|eightBitSubtractor|diff[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "diff\[1\] GND " "Pin \"diff\[1\]\" is stuck at GND" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687128911012 "|eightBitSubtractor|diff[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "diff\[2\] GND " "Pin \"diff\[2\]\" is stuck at GND" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687128911012 "|eightBitSubtractor|diff[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "diff\[3\] GND " "Pin \"diff\[3\]\" is stuck at GND" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687128911012 "|eightBitSubtractor|diff[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "diff\[4\] GND " "Pin \"diff\[4\]\" is stuck at GND" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687128911012 "|eightBitSubtractor|diff[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "diff\[5\] GND " "Pin \"diff\[5\]\" is stuck at GND" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687128911012 "|eightBitSubtractor|diff[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "diff\[6\] GND " "Pin \"diff\[6\]\" is stuck at GND" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687128911012 "|eightBitSubtractor|diff[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "diff\[7\] GND " "Pin \"diff\[7\]\" is stuck at GND" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687128911012 "|eightBitSubtractor|diff[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687128911012 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687128911091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687128911296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687128911296 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687128911312 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687128911312 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687128911312 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687128911312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687128911327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 18:55:11 2023 " "Processing ended: Sun Jun 18 18:55:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687128911327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687128911327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687128911327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687128911327 ""}
