{"schemaVersion":{"minor":3,"patch":0,"major":0},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral"]]},"kind":"symbol","metadata":{"symbolKind":"op","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"=="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"preciseIdentifier":"s:11VHDLParsing13VectorLiteralO","kind":"typeIdentifier","text":"VectorLiteral"},{"kind":"text","text":", "},{"preciseIdentifier":"s:11VHDLParsing13VectorLiteralO","kind":"typeIdentifier","text":"VectorLiteral"},{"kind":"text","text":") -> "},{"preciseIdentifier":"s:Sb","kind":"typeIdentifier","text":"Bool"}],"role":"symbol","modules":[{"name":"VHDLParsing"}],"roleHeading":"Operator","title":"==(_:_:)","externalID":"s:11VHDLParsing13VectorLiteralO2eeoiySbAC_ACtFZ"},"sections":[],"primaryContentSections":[{"declarations":[{"tokens":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"=="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"internalParam","text":"lhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VectorLiteral","preciseIdentifier":"s:11VHDLParsing13VectorLiteralO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral"},{"kind":"text","text":", "},{"kind":"internalParam","text":"rhs"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VectorLiteral","preciseIdentifier":"s:11VHDLParsing13VectorLiteralO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"}],"abstract":[{"text":"Equality operation.","type":"text"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/vectorliteral\/==(_:_:)"]}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/==(_:_:)","interfaceLanguage":"swift"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral":{"title":"VectorLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorLiteral","kind":"identifier"}],"abstract":[{"text":"A vector literal is a string of bits, hexademical digits, or octal digits.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VectorLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral/==(_:_:)":{"title":"==(_:_:)","kind":"symbol","type":"topic","role":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral\/==(_:_:)","abstract":[{"text":"Equality operation.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/==(_:_:)","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"==","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"VectorLiteral","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13VectorLiteralO"},{"text":", ","kind":"text"},{"text":"VectorLiteral","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13VectorLiteralO"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}]}}}