{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695720555892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695720555892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 14:59:15 2023 " "Processing started: Tue Sep 26 14:59:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695720555892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695720555892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4bit4x1mux -c 4bit4x1mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4bit4x1mux -c 4bit4x1mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695720555892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695720556148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695720556148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2x1mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 2x1mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-struct " "Found design unit 1: mux2x1-struct" {  } { { "2x1Mux.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/2x1Mux.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562367 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "2x1Mux.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/2x1Mux.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695720562367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695720562382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695720562382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x1mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 4x1mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-struct " "Found design unit 1: mux4x1-struct" {  } { { "4x1Mux.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/4x1Mux.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "4x1Mux.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/4x1Mux.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695720562382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695720562382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit4x1mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 4bit4x1mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4bit4x1-struct " "Found design unit 1: mux4bit4x1-struct" {  } { { "4bit4x1mux.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/4bit4x1mux.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4bit4x1 " "Found entity 1: mux4bit4x1" {  } { { "4bit4x1mux.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/4bit4x1mux.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695720562382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695720562382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695720562414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4bit4x1 mux4bit4x1:add_instance " "Elaborating entity \"mux4bit4x1\" for hierarchy \"mux4bit4x1:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/DUT.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695720562414 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Y0 4bit4x1mux.vhdl(7) " "VHDL Signal Declaration warning at 4bit4x1mux.vhdl(7): used implicit default value for signal \"Y0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "4bit4x1mux.vhdl" "" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/4bit4x1mux.vhdl" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695720562414 "|DUT|mux4bit4x1:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4bit4x1:add_instance\|mux4x1:M1 " "Elaborating entity \"mux4x1\" for hierarchy \"mux4bit4x1:add_instance\|mux4x1:M1\"" {  } { { "4bit4x1mux.vhdl" "M1" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/4bit4x1mux.vhdl" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695720562414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux4bit4x1:add_instance\|mux4x1:M1\|mux2x1:M1 " "Elaborating entity \"mux2x1\" for hierarchy \"mux4bit4x1:add_instance\|mux4x1:M1\|mux2x1:M1\"" {  } { { "4x1Mux.vhdl" "M1" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/4x1Mux.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695720562414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER mux4bit4x1:add_instance\|mux4x1:M1\|mux2x1:M1\|INVERTER:In1 " "Elaborating entity \"INVERTER\" for hierarchy \"mux4bit4x1:add_instance\|mux4x1:M1\|mux2x1:M1\|INVERTER:In1\"" {  } { { "2x1Mux.vhdl" "In1" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/2x1Mux.vhdl" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695720562414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 mux4bit4x1:add_instance\|mux4x1:M1\|mux2x1:M1\|AND_2:A1 " "Elaborating entity \"AND_2\" for hierarchy \"mux4bit4x1:add_instance\|mux4x1:M1\|mux2x1:M1\|AND_2:A1\"" {  } { { "2x1Mux.vhdl" "A1" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/2x1Mux.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695720562430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 mux4bit4x1:add_instance\|mux4x1:M1\|mux2x1:M1\|OR_2:O1 " "Elaborating entity \"OR_2\" for hierarchy \"mux4bit4x1:add_instance\|mux4x1:M1\|mux2x1:M1\|OR_2:O1\"" {  } { { "2x1Mux.vhdl" "O1" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/2x1Mux.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695720562430 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mux4bit4x1:add_instance\|Y3 mux4bit4x1:add_instance\|Y3 " "Net \"mux4bit4x1:add_instance\|Y3\", which fans out to \"mux4bit4x1:add_instance\|Y3\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4bit4x1:add_instance\|mux4x1:M1\|Y " "Net is fed by \"mux4bit4x1:add_instance\|mux4x1:M1\|Y\"" {  } { { "4x1Mux.vhdl" "Y" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/4x1Mux.vhdl" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695720562477 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4bit4x1:add_instance\|mux4x1:M4\|Y " "Net is fed by \"mux4bit4x1:add_instance\|mux4x1:M4\|Y\"" {  } { { "4x1Mux.vhdl" "Y" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/4x1Mux.vhdl" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695720562477 ""}  } { { "4bit4x1mux.vhdl" "Y3" { Text "C:/Users/Hardik Gohil/OneDrive - Indian Institute of Technology Bombay/Study/Digital Lab/Practice/4bit4x1mux/4bit4x1mux.vhdl" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1695720562477 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695720562540 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 26 14:59:22 2023 " "Processing ended: Tue Sep 26 14:59:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695720562540 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695720562540 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695720562540 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695720562540 ""}
