// Seed: 2298142605
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5,
    output wand id_6,
    output tri id_7
);
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    output supply1 id_3,
    input wand id_4,
    input wor id_5,
    input wor id_6,
    input uwire id_7,
    input wor id_8
);
  assign id_3 = 1;
  wire id_10 = id_10;
  module_0(); specify
    (id_11 => id_12) = (id_7  : 1  : id_8, id_1  : 1  : id_12);
    (id_13 => id_14) = 1;
  endspecify
endmodule
