// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/26/2024 19:28:57"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pratica2 (
	clock,
	din,
	run,
	resetn,
	q,
	r0t,
	r1t,
	r2t,
	r3t,
	r4t,
	r5t,
	r6t,
	r7t,
	At,
	Gt,
	r0_int,
	r1_int,
	r2_int,
	r3_int,
	r4_int,
	r5_int,
	r6_int,
	r7_int,
	r0_outt,
	r1_outt,
	r2_outt,
	r3_outt,
	r4_outt,
	r5_outt,
	r6_outt,
	r7_outt,
	g_outt,
	dinoutt,
	a_int,
	g_int,
	add_subt,
	donet,
	addsub_outt,
	buswiret,
	irt);
input 	clock;
input 	[15:0] din;
input 	run;
input 	resetn;
output 	[15:0] q;
output 	[15:0] r0t;
output 	[15:0] r1t;
output 	[15:0] r2t;
output 	[15:0] r3t;
output 	[15:0] r4t;
output 	[15:0] r5t;
output 	[15:0] r6t;
output 	[15:0] r7t;
output 	[15:0] At;
output 	[15:0] Gt;
output 	r0_int;
output 	r1_int;
output 	r2_int;
output 	r3_int;
output 	r4_int;
output 	r5_int;
output 	r6_int;
output 	r7_int;
output 	r0_outt;
output 	r1_outt;
output 	r2_outt;
output 	r3_outt;
output 	r4_outt;
output 	r5_outt;
output 	r6_outt;
output 	r7_outt;
output 	g_outt;
output 	dinoutt;
output 	a_int;
output 	g_int;
output 	add_subt;
output 	donet;
output 	[15:0] addsub_outt;
output 	[15:0] buswiret;
output 	[8:0] irt;

// Design Ports Information
// q[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[1]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[2]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[5]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[6]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[7]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[8]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[9]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[10]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[11]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[12]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[13]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[14]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[15]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[0]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[1]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[2]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[3]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[4]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[6]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[7]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[8]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[9]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[10]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[11]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[12]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[13]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[14]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[15]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[0]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[1]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[2]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[3]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[4]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[5]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[6]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[7]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[8]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[9]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[10]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[11]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[12]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[13]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[14]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[15]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[0]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[1]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[2]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[3]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[4]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[6]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[7]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[8]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[9]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[10]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[11]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[12]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[13]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[14]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[15]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[0]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[1]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[2]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[3]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[4]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[5]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[6]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[7]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[8]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[9]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[10]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[11]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[12]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[13]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[14]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[15]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[0]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[2]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[3]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[4]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[5]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[6]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[7]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[8]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[9]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[10]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[11]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[12]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[13]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[14]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4t[15]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[0]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[2]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[4]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[5]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[6]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[7]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[8]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[9]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[10]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[11]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[12]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[13]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[14]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5t[15]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[0]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[1]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[3]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[4]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[6]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[7]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[8]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[9]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[10]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[11]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[12]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[13]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[14]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6t[15]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[0]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[1]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[2]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[3]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[4]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[5]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[6]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[7]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[8]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[9]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[10]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[11]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[12]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[13]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[14]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[15]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[0]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[1]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[2]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[3]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[4]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[5]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[6]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[7]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[8]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[9]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[10]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[11]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[12]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[13]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[14]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// At[15]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[0]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[1]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[2]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[3]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[4]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[5]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[6]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[7]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[8]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[9]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[10]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[11]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[12]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[13]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[14]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Gt[15]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0_int	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1_int	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2_int	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3_int	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4_int	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5_int	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6_int	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7_int	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0_outt	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1_outt	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2_outt	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3_outt	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r4_outt	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r5_outt	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r6_outt	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7_outt	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// g_outt	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dinoutt	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// a_int	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// g_int	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_subt	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// donet	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[0]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[1]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[2]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[5]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[6]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[7]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[8]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[9]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[11]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[12]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[13]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[14]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addsub_outt[15]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[0]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[1]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[3]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[4]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[5]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[7]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[8]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[9]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[10]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[11]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[12]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[13]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[14]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// buswiret[15]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[0]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[1]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[2]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[3]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[4]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[6]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[7]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[8]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// din[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[2]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[4]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[5]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[6]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[7]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[8]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[9]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[10]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[12]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[13]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[14]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[15]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetn	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// run	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pratica2_v.sdo");
// synopsys translate_on

wire \addSub|Add0~14_combout ;
wire \addSub|Add0~26_combout ;
wire \addSub|Add0~32_combout ;
wire \addSub|Add0~41_combout ;
wire \addSub|Add0~44_combout ;
wire \reg7|Q[0]~0_combout ;
wire \resetn~combout ;
wire \resetn~clkctrl_outclk ;
wire \run~combout ;
wire \ctrl|Selector31~0_combout ;
wire \ctrl|Selector31~1_combout ;
wire \ctrl|Tstate.T2~regout ;
wire \ctrl|Tstate~9_combout ;
wire \ctrl|Selector29~0_combout ;
wire \ctrl|Tstate.000~regout ;
wire \ctrl|Tstate~10_combout ;
wire \reg7|Add0~0_combout ;
wire \memoria~1_combout ;
wire \ctrl|Selector28~0_combout ;
wire \ctrl|done~feeder_combout ;
wire \ctrl|done~regout ;
wire \reg7|Add0~1 ;
wire \reg7|Add0~2_combout ;
wire \ctrl|Selector19~4_combout ;
wire \ctrl|dinout~0_combout ;
wire \ctrl|dinout~regout ;
wire \ctrl|g_out~4_combout ;
wire \ctrl|g_out~regout ;
wire \ctrl|Selector20~0_combout ;
wire \ctrl|Selector30~0_combout ;
wire \ctrl|Tstate.T1~regout ;
wire \ctrl|Tstate~11_combout ;
wire \ctrl|Selector20~1_combout ;
wire \ctrl|r0_out~regout ;
wire \mux_inst|always0~0_combout ;
wire \mux_inst|always0~0clkctrl_outclk ;
wire \ctrl|add_sub~0_combout ;
wire \ctrl|add_sub~regout ;
wire \addSub|Add0~0_combout ;
wire \addSub|Add0~2_cout ;
wire \addSub|Add0~3_combout ;
wire \ctrl|g_in~4_combout ;
wire \ctrl|g_in~regout ;
wire \ctrl|Selector27~1_combout ;
wire \ctrl|r0_in~regout ;
wire \ctrl|Selector19~5_combout ;
wire \ctrl|r1_out~regout ;
wire \mux_inst|Selector1~1_combout ;
wire \ctrl|Selector26~0_combout ;
wire \ctrl|Selector26~1_combout ;
wire \ctrl|r1_in~regout ;
wire \mux_inst|Selector1~0_combout ;
wire \mux_inst|Selector1~2_combout ;
wire \mux_inst|Selector1~3_combout ;
wire \addSub|Add0~5_combout ;
wire \addSub|Add0~4 ;
wire \addSub|Add0~6_combout ;
wire \regG|data_out[1]~feeder_combout ;
wire \mux_inst|Selector0~0_combout ;
wire \mux_inst|Selector0~1_combout ;
wire \mux_inst|Selector2~0_combout ;
wire \mux_inst|Selector2~1_combout ;
wire \addSub|Add0~11_combout ;
wire \addSub|Add0~8_combout ;
wire \addSub|Add0~7 ;
wire \addSub|Add0~10 ;
wire \addSub|Add0~12_combout ;
wire \mux_inst|Selector3~0_combout ;
wire \mux_inst|Selector3~1_combout ;
wire \mux_inst|Selector4~0_combout ;
wire \ctrl|a_in~4_combout ;
wire \ctrl|a_in~regout ;
wire \addSub|Add0~13 ;
wire \addSub|Add0~15_combout ;
wire \mux_inst|Selector4~1_combout ;
wire \addSub|Add0~17_combout ;
wire \addSub|Add0~16 ;
wire \addSub|Add0~18_combout ;
wire \mux_inst|Selector5~0_combout ;
wire \mux_inst|Selector5~1_combout ;
wire \addSub|Add0~20_combout ;
wire \addSub|Add0~19 ;
wire \addSub|Add0~21_combout ;
wire \mux_inst|Selector6~0_combout ;
wire \mux_inst|Selector6~1_combout ;
wire \addSub|Add0~23_combout ;
wire \addSub|Add0~22 ;
wire \addSub|Add0~24_combout ;
wire \mux_inst|Selector7~0_combout ;
wire \mux_inst|Selector7~1_combout ;
wire \regA|data_out[8]~feeder_combout ;
wire \addSub|Add0~25 ;
wire \addSub|Add0~27_combout ;
wire \mux_inst|Selector8~0_combout ;
wire \mux_inst|Selector8~1_combout ;
wire \addSub|Add0~29_combout ;
wire \addSub|Add0~28 ;
wire \addSub|Add0~30_combout ;
wire \mux_inst|Selector9~0_combout ;
wire \mux_inst|Selector9~1_combout ;
wire \mux_inst|Selector10~0_combout ;
wire \regA|data_out[10]~feeder_combout ;
wire \addSub|Add0~31 ;
wire \addSub|Add0~33_combout ;
wire \mux_inst|Selector10~1_combout ;
wire \addSub|Add0~35_combout ;
wire \addSub|Add0~34 ;
wire \addSub|Add0~36_combout ;
wire \mux_inst|Selector11~0_combout ;
wire \mux_inst|Selector11~1_combout ;
wire \addSub|Add0~38_combout ;
wire \addSub|Add0~37 ;
wire \addSub|Add0~39_combout ;
wire \mux_inst|Selector12~0_combout ;
wire \mux_inst|Selector12~1_combout ;
wire \addSub|Add0~40 ;
wire \addSub|Add0~42_combout ;
wire \mux_inst|Selector13~0_combout ;
wire \mux_inst|Selector13~1_combout ;
wire \addSub|Add0~43 ;
wire \addSub|Add0~45_combout ;
wire \mux_inst|Selector14~0_combout ;
wire \mux_inst|Selector14~1_combout ;
wire \regA|data_out[15]~feeder_combout ;
wire \addSub|Add0~47_combout ;
wire \addSub|Add0~46 ;
wire \addSub|Add0~48_combout ;
wire \mux_inst|Selector15~0_combout ;
wire \mux_inst|Selector15~1_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \reg0|data_out[12]~feeder_combout ;
wire \reg7|Add0~3 ;
wire \reg7|Add0~4_combout ;
wire \reg7|Add0~5 ;
wire \reg7|Add0~6_combout ;
wire \reg7|Add0~7 ;
wire \reg7|Add0~8_combout ;
wire \reg7|Add0~9 ;
wire \reg7|Add0~10_combout ;
wire \reg7|Add0~11 ;
wire \reg7|Add0~12_combout ;
wire \reg7|Add0~13 ;
wire \reg7|Add0~14_combout ;
wire \reg7|Add0~15 ;
wire \reg7|Add0~16_combout ;
wire \reg7|Add0~17 ;
wire \reg7|Add0~18_combout ;
wire \reg7|Add0~19 ;
wire \reg7|Add0~20_combout ;
wire \reg7|Add0~21 ;
wire \reg7|Add0~22_combout ;
wire \reg7|Add0~23 ;
wire \reg7|Add0~24_combout ;
wire \reg7|Add0~25 ;
wire \reg7|Add0~26_combout ;
wire \reg7|Add0~27 ;
wire \reg7|Add0~28_combout ;
wire \regA|data_out[0]~feeder_combout ;
wire \regA|data_out[1]~feeder_combout ;
wire \regA|data_out[2]~feeder_combout ;
wire \regA|data_out[5]~feeder_combout ;
wire \regA|data_out[7]~feeder_combout ;
wire \regA|data_out[12]~feeder_combout ;
wire \addSub|Add0~9_combout ;
wire \ctrl|Selector27~0_combout ;
wire \memoria~0_combout ;
wire [15:0] \reg1|data_out ;
wire [15:0] \regA|data_out ;
wire [15:0] \regG|data_out ;
wire [15:0] \reg0|data_out ;
wire [15:0] \reg7|Q ;
wire [15:0] \mux_inst|buswires ;
wire [15:0] \din~combout ;


// Location: LCCOMB_X43_Y22_N16
cycloneii_lcell_comb \addSub|Add0~14 (
// Equation(s):
// \addSub|Add0~14_combout  = \mux_inst|buswires [4] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [4]),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~14 .lut_mask = 16'h33CC;
defparam \addSub|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneii_lcell_comb \addSub|Add0~26 (
// Equation(s):
// \addSub|Add0~26_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [8])

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [8]),
	.cin(gnd),
	.combout(\addSub|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~26 .lut_mask = 16'h33CC;
defparam \addSub|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
cycloneii_lcell_comb \addSub|Add0~32 (
// Equation(s):
// \addSub|Add0~32_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [10])

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [10]),
	.cin(gnd),
	.combout(\addSub|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~32 .lut_mask = 16'h33CC;
defparam \addSub|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
cycloneii_lcell_comb \addSub|Add0~41 (
// Equation(s):
// \addSub|Add0~41_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [13])

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [13]),
	.cin(gnd),
	.combout(\addSub|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~41 .lut_mask = 16'h33CC;
defparam \addSub|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneii_lcell_comb \addSub|Add0~44 (
// Equation(s):
// \addSub|Add0~44_combout  = \mux_inst|buswires [14] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_inst|buswires [14]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~44 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[0]));
// synopsys translate_off
defparam \din[0]~I .input_async_reset = "none";
defparam \din[0]~I .input_power_up = "low";
defparam \din[0]~I .input_register_mode = "none";
defparam \din[0]~I .input_sync_reset = "none";
defparam \din[0]~I .oe_async_reset = "none";
defparam \din[0]~I .oe_power_up = "low";
defparam \din[0]~I .oe_register_mode = "none";
defparam \din[0]~I .oe_sync_reset = "none";
defparam \din[0]~I .operation_mode = "input";
defparam \din[0]~I .output_async_reset = "none";
defparam \din[0]~I .output_power_up = "low";
defparam \din[0]~I .output_register_mode = "none";
defparam \din[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[1]));
// synopsys translate_off
defparam \din[1]~I .input_async_reset = "none";
defparam \din[1]~I .input_power_up = "low";
defparam \din[1]~I .input_register_mode = "none";
defparam \din[1]~I .input_sync_reset = "none";
defparam \din[1]~I .oe_async_reset = "none";
defparam \din[1]~I .oe_power_up = "low";
defparam \din[1]~I .oe_register_mode = "none";
defparam \din[1]~I .oe_sync_reset = "none";
defparam \din[1]~I .operation_mode = "input";
defparam \din[1]~I .output_async_reset = "none";
defparam \din[1]~I .output_power_up = "low";
defparam \din[1]~I .output_register_mode = "none";
defparam \din[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[4]));
// synopsys translate_off
defparam \din[4]~I .input_async_reset = "none";
defparam \din[4]~I .input_power_up = "low";
defparam \din[4]~I .input_register_mode = "none";
defparam \din[4]~I .input_sync_reset = "none";
defparam \din[4]~I .oe_async_reset = "none";
defparam \din[4]~I .oe_power_up = "low";
defparam \din[4]~I .oe_register_mode = "none";
defparam \din[4]~I .oe_sync_reset = "none";
defparam \din[4]~I .operation_mode = "input";
defparam \din[4]~I .output_async_reset = "none";
defparam \din[4]~I .output_power_up = "low";
defparam \din[4]~I .output_register_mode = "none";
defparam \din[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[6]));
// synopsys translate_off
defparam \din[6]~I .input_async_reset = "none";
defparam \din[6]~I .input_power_up = "low";
defparam \din[6]~I .input_register_mode = "none";
defparam \din[6]~I .input_sync_reset = "none";
defparam \din[6]~I .oe_async_reset = "none";
defparam \din[6]~I .oe_power_up = "low";
defparam \din[6]~I .oe_register_mode = "none";
defparam \din[6]~I .oe_sync_reset = "none";
defparam \din[6]~I .operation_mode = "input";
defparam \din[6]~I .output_async_reset = "none";
defparam \din[6]~I .output_power_up = "low";
defparam \din[6]~I .output_register_mode = "none";
defparam \din[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[10]));
// synopsys translate_off
defparam \din[10]~I .input_async_reset = "none";
defparam \din[10]~I .input_power_up = "low";
defparam \din[10]~I .input_register_mode = "none";
defparam \din[10]~I .input_sync_reset = "none";
defparam \din[10]~I .oe_async_reset = "none";
defparam \din[10]~I .oe_power_up = "low";
defparam \din[10]~I .oe_register_mode = "none";
defparam \din[10]~I .oe_sync_reset = "none";
defparam \din[10]~I .operation_mode = "input";
defparam \din[10]~I .output_async_reset = "none";
defparam \din[10]~I .output_power_up = "low";
defparam \din[10]~I .output_register_mode = "none";
defparam \din[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[11]));
// synopsys translate_off
defparam \din[11]~I .input_async_reset = "none";
defparam \din[11]~I .input_power_up = "low";
defparam \din[11]~I .input_register_mode = "none";
defparam \din[11]~I .input_sync_reset = "none";
defparam \din[11]~I .oe_async_reset = "none";
defparam \din[11]~I .oe_power_up = "low";
defparam \din[11]~I .oe_register_mode = "none";
defparam \din[11]~I .oe_sync_reset = "none";
defparam \din[11]~I .operation_mode = "input";
defparam \din[11]~I .output_async_reset = "none";
defparam \din[11]~I .output_power_up = "low";
defparam \din[11]~I .output_register_mode = "none";
defparam \din[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[12]));
// synopsys translate_off
defparam \din[12]~I .input_async_reset = "none";
defparam \din[12]~I .input_power_up = "low";
defparam \din[12]~I .input_register_mode = "none";
defparam \din[12]~I .input_sync_reset = "none";
defparam \din[12]~I .oe_async_reset = "none";
defparam \din[12]~I .oe_power_up = "low";
defparam \din[12]~I .oe_register_mode = "none";
defparam \din[12]~I .oe_sync_reset = "none";
defparam \din[12]~I .operation_mode = "input";
defparam \din[12]~I .output_async_reset = "none";
defparam \din[12]~I .output_power_up = "low";
defparam \din[12]~I .output_register_mode = "none";
defparam \din[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[15]));
// synopsys translate_off
defparam \din[15]~I .input_async_reset = "none";
defparam \din[15]~I .input_power_up = "low";
defparam \din[15]~I .input_register_mode = "none";
defparam \din[15]~I .input_sync_reset = "none";
defparam \din[15]~I .oe_async_reset = "none";
defparam \din[15]~I .oe_power_up = "low";
defparam \din[15]~I .oe_register_mode = "none";
defparam \din[15]~I .oe_sync_reset = "none";
defparam \din[15]~I .operation_mode = "input";
defparam \din[15]~I .output_async_reset = "none";
defparam \din[15]~I .output_power_up = "low";
defparam \din[15]~I .output_register_mode = "none";
defparam \din[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N0
cycloneii_lcell_comb \reg7|Q[0]~0 (
// Equation(s):
// \reg7|Q[0]~0_combout  = !\reg7|Q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\reg7|Q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\reg7|Q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg7|Q[0]~0 .lut_mask = 16'h0F0F;
defparam \reg7|Q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \resetn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\resetn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resetn));
// synopsys translate_off
defparam \resetn~I .input_async_reset = "none";
defparam \resetn~I .input_power_up = "low";
defparam \resetn~I .input_register_mode = "none";
defparam \resetn~I .input_sync_reset = "none";
defparam \resetn~I .oe_async_reset = "none";
defparam \resetn~I .oe_power_up = "low";
defparam \resetn~I .oe_register_mode = "none";
defparam \resetn~I .oe_sync_reset = "none";
defparam \resetn~I .operation_mode = "input";
defparam \resetn~I .output_async_reset = "none";
defparam \resetn~I .output_power_up = "low";
defparam \resetn~I .output_register_mode = "none";
defparam \resetn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \resetn~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\resetn~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~clkctrl_outclk ));
// synopsys translate_off
defparam \resetn~clkctrl .clock_type = "global clock";
defparam \resetn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \run~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\run~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(run));
// synopsys translate_off
defparam \run~I .input_async_reset = "none";
defparam \run~I .input_power_up = "low";
defparam \run~I .input_register_mode = "none";
defparam \run~I .input_sync_reset = "none";
defparam \run~I .oe_async_reset = "none";
defparam \run~I .oe_power_up = "low";
defparam \run~I .oe_register_mode = "none";
defparam \run~I .oe_sync_reset = "none";
defparam \run~I .operation_mode = "input";
defparam \run~I .output_async_reset = "none";
defparam \run~I .output_power_up = "low";
defparam \run~I .output_register_mode = "none";
defparam \run~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N18
cycloneii_lcell_comb \ctrl|Selector31~0 (
// Equation(s):
// \ctrl|Selector31~0_combout  = (\ctrl|Tstate.T1~regout  & (\ctrl|done~regout  $ (((\run~combout ))))) # (!\ctrl|Tstate.T1~regout  & (((\ctrl|Tstate.T2~regout  & !\run~combout ))))

	.dataa(\ctrl|Tstate.T1~regout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|Tstate.T2~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector31~0 .lut_mask = 16'h22D8;
defparam \ctrl|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N14
cycloneii_lcell_comb \ctrl|Selector31~1 (
// Equation(s):
// \ctrl|Selector31~1_combout  = (!\ctrl|done~regout  & (!\resetn~combout  & \ctrl|Selector31~0_combout ))

	.dataa(vcc),
	.datab(\ctrl|done~regout ),
	.datac(\resetn~combout ),
	.datad(\ctrl|Selector31~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector31~1 .lut_mask = 16'h0300;
defparam \ctrl|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N15
cycloneii_lcell_ff \ctrl|Tstate.T2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.T2~regout ));

// Location: LCCOMB_X48_Y22_N0
cycloneii_lcell_comb \ctrl|Tstate~9 (
// Equation(s):
// \ctrl|Tstate~9_combout  = (\ctrl|Tstate.T2~regout  & !\ctrl|done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|Tstate.T2~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|Tstate~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Tstate~9 .lut_mask = 16'h00F0;
defparam \ctrl|Tstate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N30
cycloneii_lcell_comb \ctrl|Selector29~0 (
// Equation(s):
// \ctrl|Selector29~0_combout  = (!\resetn~combout  & ((\ctrl|Tstate~9_combout  & ((!\run~combout ))) # (!\ctrl|Tstate~9_combout  & ((\ctrl|Tstate~10_combout ) # (\run~combout )))))

	.dataa(\ctrl|Tstate~10_combout ),
	.datab(\ctrl|Tstate~9_combout ),
	.datac(\resetn~combout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector29~0 .lut_mask = 16'h030E;
defparam \ctrl|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N31
cycloneii_lcell_ff \ctrl|Tstate.000 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.000~regout ));

// Location: LCCOMB_X48_Y22_N12
cycloneii_lcell_comb \ctrl|Tstate~10 (
// Equation(s):
// \ctrl|Tstate~10_combout  = (\ctrl|Tstate.000~regout  & !\ctrl|done~regout )

	.dataa(vcc),
	.datab(\ctrl|Tstate.000~regout ),
	.datac(vcc),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|Tstate~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Tstate~10 .lut_mask = 16'h00CC;
defparam \ctrl|Tstate~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N2
cycloneii_lcell_comb \reg7|Add0~0 (
// Equation(s):
// \reg7|Add0~0_combout  = (\reg7|Q [1] & (\reg7|Q [0] $ (VCC))) # (!\reg7|Q [1] & (\reg7|Q [0] & VCC))
// \reg7|Add0~1  = CARRY((\reg7|Q [1] & \reg7|Q [0]))

	.dataa(\reg7|Q [1]),
	.datab(\reg7|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\reg7|Add0~0_combout ),
	.cout(\reg7|Add0~1 ));
// synopsys translate_off
defparam \reg7|Add0~0 .lut_mask = 16'h6688;
defparam \reg7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N3
cycloneii_lcell_ff \reg7|Q[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [1]));

// Location: LCCOMB_X44_Y22_N10
cycloneii_lcell_comb \memoria~1 (
// Equation(s):
// \memoria~1_combout  = (\reg7|Q [1] & !\reg7|Q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\memoria~1_combout ),
	.cout());
// synopsys translate_off
defparam \memoria~1 .lut_mask = 16'h00F0;
defparam \memoria~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N28
cycloneii_lcell_comb \ctrl|Selector28~0 (
// Equation(s):
// \ctrl|Selector28~0_combout  = (\run~combout  & ((\memoria~1_combout  & (\ctrl|Tstate~9_combout )) # (!\memoria~1_combout  & ((!\ctrl|Tstate~10_combout )))))

	.dataa(\run~combout ),
	.datab(\ctrl|Tstate~9_combout ),
	.datac(\ctrl|Tstate~10_combout ),
	.datad(\memoria~1_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector28~0 .lut_mask = 16'h880A;
defparam \ctrl|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N28
cycloneii_lcell_comb \ctrl|done~feeder (
// Equation(s):
// \ctrl|done~feeder_combout  = \ctrl|Selector28~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|Selector28~0_combout ),
	.cin(gnd),
	.combout(\ctrl|done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|done~feeder .lut_mask = 16'hFF00;
defparam \ctrl|done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N29
cycloneii_lcell_ff \ctrl|done (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|done~feeder_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\resetn~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|done~regout ));

// Location: LCFF_X64_Y25_N1
cycloneii_lcell_ff \reg7|Q[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[0]~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [0]));

// Location: LCCOMB_X64_Y25_N4
cycloneii_lcell_comb \reg7|Add0~2 (
// Equation(s):
// \reg7|Add0~2_combout  = (\reg7|Q [2] & (!\reg7|Add0~1 )) # (!\reg7|Q [2] & ((\reg7|Add0~1 ) # (GND)))
// \reg7|Add0~3  = CARRY((!\reg7|Add0~1 ) # (!\reg7|Q [2]))

	.dataa(vcc),
	.datab(\reg7|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~1 ),
	.combout(\reg7|Add0~2_combout ),
	.cout(\reg7|Add0~3 ));
// synopsys translate_off
defparam \reg7|Add0~2 .lut_mask = 16'h3C3F;
defparam \reg7|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N5
cycloneii_lcell_ff \reg7|Q[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [2]));

// Location: LCCOMB_X44_Y22_N16
cycloneii_lcell_comb \ctrl|Selector19~4 (
// Equation(s):
// \ctrl|Selector19~4_combout  = (\run~combout  & !\reg7|Q [2])

	.dataa(\run~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\ctrl|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~4 .lut_mask = 16'h00AA;
defparam \ctrl|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N30
cycloneii_lcell_comb \ctrl|dinout~0 (
// Equation(s):
// \ctrl|dinout~0_combout  = (!\memoria~1_combout  & (\ctrl|Selector19~4_combout  & (!\ctrl|Tstate~10_combout  & !\reg7|Add0~0_combout )))

	.dataa(\memoria~1_combout ),
	.datab(\ctrl|Selector19~4_combout ),
	.datac(\ctrl|Tstate~10_combout ),
	.datad(\reg7|Add0~0_combout ),
	.cin(gnd),
	.combout(\ctrl|dinout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|dinout~0 .lut_mask = 16'h0004;
defparam \ctrl|dinout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N31
cycloneii_lcell_ff \ctrl|dinout (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|dinout~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|dinout~regout ));

// Location: LCCOMB_X47_Y22_N16
cycloneii_lcell_comb \ctrl|g_out~4 (
// Equation(s):
// \ctrl|g_out~4_combout  = (\run~combout  & (\ctrl|Tstate~9_combout  & (!\reg7|Q [2] & \reg7|Q [1])))

	.dataa(\run~combout ),
	.datab(\ctrl|Tstate~9_combout ),
	.datac(\reg7|Q [2]),
	.datad(\reg7|Q [1]),
	.cin(gnd),
	.combout(\ctrl|g_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|g_out~4 .lut_mask = 16'h0800;
defparam \ctrl|g_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N25
cycloneii_lcell_ff \ctrl|g_out (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\ctrl|g_out~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|g_out~regout ));

// Location: LCCOMB_X44_Y22_N14
cycloneii_lcell_comb \ctrl|Selector20~0 (
// Equation(s):
// \ctrl|Selector20~0_combout  = (!\ctrl|Tstate~10_combout  & ((\reg7|Q [2]) # ((!\reg7|Q [1] & \reg7|Add0~0_combout ))))

	.dataa(\reg7|Q [2]),
	.datab(\ctrl|Tstate~10_combout ),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Add0~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~0 .lut_mask = 16'h2322;
defparam \ctrl|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N24
cycloneii_lcell_comb \ctrl|Selector30~0 (
// Equation(s):
// \ctrl|Selector30~0_combout  = (\run~combout  & ((\ctrl|done~regout ) # ((!\ctrl|Tstate.000~regout )))) # (!\run~combout  & (!\ctrl|done~regout  & (\ctrl|Tstate.T1~regout )))

	.dataa(\run~combout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|Tstate.T1~regout ),
	.datad(\ctrl|Tstate.000~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector30~0 .lut_mask = 16'h98BA;
defparam \ctrl|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N25
cycloneii_lcell_ff \ctrl|Tstate.T1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.T1~regout ));

// Location: LCCOMB_X47_Y22_N6
cycloneii_lcell_comb \ctrl|Tstate~11 (
// Equation(s):
// \ctrl|Tstate~11_combout  = (!\ctrl|done~regout  & \ctrl|Tstate.T1~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Tstate.T1~regout ),
	.cin(gnd),
	.combout(\ctrl|Tstate~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Tstate~11 .lut_mask = 16'h0F00;
defparam \ctrl|Tstate~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N6
cycloneii_lcell_comb \ctrl|Selector20~1 (
// Equation(s):
// \ctrl|Selector20~1_combout  = (\run~combout  & ((\ctrl|Selector20~0_combout ) # ((\ctrl|Tstate~11_combout  & \memoria~1_combout ))))

	.dataa(\run~combout ),
	.datab(\ctrl|Selector20~0_combout ),
	.datac(\ctrl|Tstate~11_combout ),
	.datad(\memoria~1_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~1 .lut_mask = 16'hA888;
defparam \ctrl|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N7
cycloneii_lcell_ff \ctrl|r0_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector20~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r0_out~regout ));

// Location: LCCOMB_X44_Y22_N20
cycloneii_lcell_comb \mux_inst|always0~0 (
// Equation(s):
// \mux_inst|always0~0_combout  = (\ctrl|r1_out~regout ) # ((\ctrl|dinout~regout ) # ((\ctrl|g_out~regout ) # (\ctrl|r0_out~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|dinout~regout ),
	.datac(\ctrl|g_out~regout ),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~0 .lut_mask = 16'hFFFE;
defparam \mux_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \mux_inst|always0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\mux_inst|always0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mux_inst|always0~0clkctrl_outclk ));
// synopsys translate_off
defparam \mux_inst|always0~0clkctrl .clock_type = "global clock";
defparam \mux_inst|always0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
cycloneii_lcell_comb \ctrl|add_sub~0 (
// Equation(s):
// \ctrl|add_sub~0_combout  = (\ctrl|Tstate~11_combout  & (\reg7|Q [1] & (\ctrl|Selector19~4_combout  & !\reg7|Add0~0_combout )))

	.dataa(\ctrl|Tstate~11_combout ),
	.datab(\reg7|Q [1]),
	.datac(\ctrl|Selector19~4_combout ),
	.datad(\reg7|Add0~0_combout ),
	.cin(gnd),
	.combout(\ctrl|add_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|add_sub~0 .lut_mask = 16'h0080;
defparam \ctrl|add_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N19
cycloneii_lcell_ff \ctrl|add_sub (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|add_sub~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|add_sub~regout ));

// Location: LCCOMB_X42_Y22_N4
cycloneii_lcell_comb \addSub|Add0~0 (
// Equation(s):
// \addSub|Add0~0_combout  = \mux_inst|buswires [0] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [0]),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~0 .lut_mask = 16'h33CC;
defparam \addSub|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
cycloneii_lcell_comb \addSub|Add0~2 (
// Equation(s):
// \addSub|Add0~2_cout  = CARRY(\ctrl|add_sub~regout )

	.dataa(\ctrl|add_sub~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\addSub|Add0~2_cout ));
// synopsys translate_off
defparam \addSub|Add0~2 .lut_mask = 16'h00AA;
defparam \addSub|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N18
cycloneii_lcell_comb \addSub|Add0~3 (
// Equation(s):
// \addSub|Add0~3_combout  = (\regA|data_out [0] & ((\addSub|Add0~0_combout  & (\addSub|Add0~2_cout  & VCC)) # (!\addSub|Add0~0_combout  & (!\addSub|Add0~2_cout )))) # (!\regA|data_out [0] & ((\addSub|Add0~0_combout  & (!\addSub|Add0~2_cout )) # 
// (!\addSub|Add0~0_combout  & ((\addSub|Add0~2_cout ) # (GND)))))
// \addSub|Add0~4  = CARRY((\regA|data_out [0] & (!\addSub|Add0~0_combout  & !\addSub|Add0~2_cout )) # (!\regA|data_out [0] & ((!\addSub|Add0~2_cout ) # (!\addSub|Add0~0_combout ))))

	.dataa(\regA|data_out [0]),
	.datab(\addSub|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~2_cout ),
	.combout(\addSub|Add0~3_combout ),
	.cout(\addSub|Add0~4 ));
// synopsys translate_off
defparam \addSub|Add0~3 .lut_mask = 16'h9617;
defparam \addSub|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N26
cycloneii_lcell_comb \ctrl|g_in~4 (
// Equation(s):
// \ctrl|g_in~4_combout  = (\run~combout  & (\ctrl|Tstate~11_combout  & (\reg7|Q [1] & !\reg7|Q [2])))

	.dataa(\run~combout ),
	.datab(\ctrl|Tstate~11_combout ),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\ctrl|g_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|g_in~4 .lut_mask = 16'h0080;
defparam \ctrl|g_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N27
cycloneii_lcell_ff \ctrl|g_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|g_in~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|g_in~regout ));

// Location: LCFF_X42_Y22_N11
cycloneii_lcell_ff \regG|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|Add0~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [0]));

// Location: LCCOMB_X44_Y22_N2
cycloneii_lcell_comb \ctrl|Selector27~1 (
// Equation(s):
// \ctrl|Selector27~1_combout  = (\ctrl|Selector28~0_combout  & ((\reg7|Q [2]) # ((!\reg7|Q [1] & !\reg7|Q [0]))))

	.dataa(\reg7|Q [2]),
	.datab(\reg7|Q [1]),
	.datac(\reg7|Q [0]),
	.datad(\ctrl|Selector28~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector27~1 .lut_mask = 16'hAB00;
defparam \ctrl|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N3
cycloneii_lcell_ff \ctrl|r0_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector27~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r0_in~regout ));

// Location: LCFF_X45_Y22_N9
cycloneii_lcell_ff \reg0|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [0]));

// Location: LCCOMB_X44_Y22_N12
cycloneii_lcell_comb \ctrl|Selector19~5 (
// Equation(s):
// \ctrl|Selector19~5_combout  = (\run~combout  & (!\ctrl|Tstate~10_combout  & (\reg7|Q [1] & !\reg7|Q [2])))

	.dataa(\run~combout ),
	.datab(\ctrl|Tstate~10_combout ),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\ctrl|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~5 .lut_mask = 16'h0020;
defparam \ctrl|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N13
cycloneii_lcell_ff \ctrl|r1_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector19~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r1_out~regout ));

// Location: LCCOMB_X44_Y22_N4
cycloneii_lcell_comb \mux_inst|Selector1~1 (
// Equation(s):
// \mux_inst|Selector1~1_combout  = (\ctrl|r0_out~regout ) # ((\ctrl|dinout~regout ) # ((!\ctrl|g_out~regout  & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|dinout~regout ),
	.datac(\ctrl|g_out~regout ),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~1 .lut_mask = 16'hEEEF;
defparam \mux_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N4
cycloneii_lcell_comb \ctrl|Selector26~0 (
// Equation(s):
// \ctrl|Selector26~0_combout  = (!\reg7|Q [1] & (\reg7|Q [0] & ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|Tstate.000~regout ),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [0]),
	.cin(gnd),
	.combout(\ctrl|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector26~0 .lut_mask = 16'h0B00;
defparam \ctrl|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N2
cycloneii_lcell_comb \ctrl|Selector26~1 (
// Equation(s):
// \ctrl|Selector26~1_combout  = (\ctrl|Selector19~4_combout  & ((\ctrl|Selector26~0_combout ) # ((\reg7|Q [1] & \ctrl|Tstate~9_combout ))))

	.dataa(\reg7|Q [1]),
	.datab(\ctrl|Tstate~9_combout ),
	.datac(\ctrl|Selector26~0_combout ),
	.datad(\ctrl|Selector19~4_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector26~1 .lut_mask = 16'hF800;
defparam \ctrl|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N3
cycloneii_lcell_ff \ctrl|r1_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector26~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r1_in~regout ));

// Location: LCFF_X45_Y22_N23
cycloneii_lcell_ff \reg1|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [0]));

// Location: LCCOMB_X44_Y22_N18
cycloneii_lcell_comb \mux_inst|Selector1~0 (
// Equation(s):
// \mux_inst|Selector1~0_combout  = (!\ctrl|dinout~regout  & ((\ctrl|r0_out~regout ) # ((!\ctrl|r1_out~regout  & \ctrl|g_out~regout ))))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|dinout~regout ),
	.datac(\ctrl|g_out~regout ),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~0 .lut_mask = 16'h3310;
defparam \mux_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N22
cycloneii_lcell_comb \mux_inst|Selector1~2 (
// Equation(s):
// \mux_inst|Selector1~2_combout  = (\mux_inst|Selector1~1_combout  & ((\din~combout [0]) # ((\mux_inst|Selector1~0_combout )))) # (!\mux_inst|Selector1~1_combout  & (((\reg1|data_out [0] & !\mux_inst|Selector1~0_combout ))))

	.dataa(\din~combout [0]),
	.datab(\mux_inst|Selector1~1_combout ),
	.datac(\reg1|data_out [0]),
	.datad(\mux_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~2 .lut_mask = 16'hCCB8;
defparam \mux_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N8
cycloneii_lcell_comb \mux_inst|Selector1~3 (
// Equation(s):
// \mux_inst|Selector1~3_combout  = (\mux_inst|Selector1~0_combout  & ((\mux_inst|Selector1~2_combout  & ((\reg0|data_out [0]))) # (!\mux_inst|Selector1~2_combout  & (\regG|data_out [0])))) # (!\mux_inst|Selector1~0_combout  & 
// (((\mux_inst|Selector1~2_combout ))))

	.dataa(\mux_inst|Selector1~0_combout ),
	.datab(\regG|data_out [0]),
	.datac(\reg0|data_out [0]),
	.datad(\mux_inst|Selector1~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~3 .lut_mask = 16'hF588;
defparam \mux_inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N28
cycloneii_lcell_comb \mux_inst|buswires[0] (
// Equation(s):
// \mux_inst|buswires [0] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector1~3_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [0]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [0]),
	.datac(\mux_inst|always0~0clkctrl_outclk ),
	.datad(\mux_inst|Selector1~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [0]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[0] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N3
cycloneii_lcell_ff \reg0|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [1]));

// Location: LCFF_X45_Y22_N13
cycloneii_lcell_ff \reg1|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [1]));

// Location: LCCOMB_X43_Y22_N24
cycloneii_lcell_comb \addSub|Add0~5 (
// Equation(s):
// \addSub|Add0~5_combout  = \mux_inst|buswires [1] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [1]),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~5 .lut_mask = 16'h33CC;
defparam \addSub|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
cycloneii_lcell_comb \addSub|Add0~6 (
// Equation(s):
// \addSub|Add0~6_combout  = ((\regA|data_out [1] $ (\addSub|Add0~5_combout  $ (!\addSub|Add0~4 )))) # (GND)
// \addSub|Add0~7  = CARRY((\regA|data_out [1] & ((\addSub|Add0~5_combout ) # (!\addSub|Add0~4 ))) # (!\regA|data_out [1] & (\addSub|Add0~5_combout  & !\addSub|Add0~4 )))

	.dataa(\regA|data_out [1]),
	.datab(\addSub|Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~4 ),
	.combout(\addSub|Add0~6_combout ),
	.cout(\addSub|Add0~7 ));
// synopsys translate_off
defparam \addSub|Add0~6 .lut_mask = 16'h698E;
defparam \addSub|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N4
cycloneii_lcell_comb \regG|data_out[1]~feeder (
// Equation(s):
// \regG|data_out[1]~feeder_combout  = \addSub|Add0~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addSub|Add0~6_combout ),
	.cin(gnd),
	.combout(\regG|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regG|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \regG|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N5
cycloneii_lcell_ff \regG|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regG|data_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [1]));

// Location: LCCOMB_X45_Y22_N12
cycloneii_lcell_comb \mux_inst|Selector0~0 (
// Equation(s):
// \mux_inst|Selector0~0_combout  = (\mux_inst|Selector1~1_combout  & (\mux_inst|Selector1~0_combout )) # (!\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector1~0_combout  & ((\regG|data_out [1]))) # (!\mux_inst|Selector1~0_combout  & (\reg1|data_out 
// [1]))))

	.dataa(\mux_inst|Selector1~1_combout ),
	.datab(\mux_inst|Selector1~0_combout ),
	.datac(\reg1|data_out [1]),
	.datad(\regG|data_out [1]),
	.cin(gnd),
	.combout(\mux_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~0 .lut_mask = 16'hDC98;
defparam \mux_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N2
cycloneii_lcell_comb \mux_inst|Selector0~1 (
// Equation(s):
// \mux_inst|Selector0~1_combout  = (\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector0~0_combout  & ((\reg0|data_out [1]))) # (!\mux_inst|Selector0~0_combout  & (\din~combout [1])))) # (!\mux_inst|Selector1~1_combout  & (((\mux_inst|Selector0~0_combout 
// ))))

	.dataa(\din~combout [1]),
	.datab(\mux_inst|Selector1~1_combout ),
	.datac(\reg0|data_out [1]),
	.datad(\mux_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~1 .lut_mask = 16'hF388;
defparam \mux_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N0
cycloneii_lcell_comb \mux_inst|buswires[1] (
// Equation(s):
// \mux_inst|buswires [1] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector0~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [1]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [1]),
	.datac(\mux_inst|always0~0clkctrl_outclk ),
	.datad(\mux_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [1]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[1] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N21
cycloneii_lcell_ff \reg0|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [2]));

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[2]));
// synopsys translate_off
defparam \din[2]~I .input_async_reset = "none";
defparam \din[2]~I .input_power_up = "low";
defparam \din[2]~I .input_register_mode = "none";
defparam \din[2]~I .input_sync_reset = "none";
defparam \din[2]~I .oe_async_reset = "none";
defparam \din[2]~I .oe_power_up = "low";
defparam \din[2]~I .oe_register_mode = "none";
defparam \din[2]~I .oe_sync_reset = "none";
defparam \din[2]~I .operation_mode = "input";
defparam \din[2]~I .output_async_reset = "none";
defparam \din[2]~I .output_power_up = "low";
defparam \din[2]~I .output_register_mode = "none";
defparam \din[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N6
cycloneii_lcell_comb \mux_inst|Selector2~0 (
// Equation(s):
// \mux_inst|Selector2~0_combout  = (\mux_inst|Selector1~1_combout  & (((\din~combout [2]) # (\mux_inst|Selector1~0_combout )))) # (!\mux_inst|Selector1~1_combout  & (\reg1|data_out [2] & ((!\mux_inst|Selector1~0_combout ))))

	.dataa(\reg1|data_out [2]),
	.datab(\mux_inst|Selector1~1_combout ),
	.datac(\din~combout [2]),
	.datad(\mux_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~0 .lut_mask = 16'hCCE2;
defparam \mux_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N20
cycloneii_lcell_comb \mux_inst|Selector2~1 (
// Equation(s):
// \mux_inst|Selector2~1_combout  = (\mux_inst|Selector1~0_combout  & ((\mux_inst|Selector2~0_combout  & ((\reg0|data_out [2]))) # (!\mux_inst|Selector2~0_combout  & (\regG|data_out [2])))) # (!\mux_inst|Selector1~0_combout  & 
// (((\mux_inst|Selector2~0_combout ))))

	.dataa(\regG|data_out [2]),
	.datab(\mux_inst|Selector1~0_combout ),
	.datac(\reg0|data_out [2]),
	.datad(\mux_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~1 .lut_mask = 16'hF388;
defparam \mux_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N24
cycloneii_lcell_comb \mux_inst|buswires[2] (
// Equation(s):
// \mux_inst|buswires [2] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector2~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [2]))

	.dataa(\mux_inst|buswires [2]),
	.datab(\mux_inst|always0~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [2]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[2] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N15
cycloneii_lcell_ff \reg1|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [3]));

// Location: LCCOMB_X42_Y22_N14
cycloneii_lcell_comb \addSub|Add0~11 (
// Equation(s):
// \addSub|Add0~11_combout  = \mux_inst|buswires [3] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [3]),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~11 .lut_mask = 16'h33CC;
defparam \addSub|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
cycloneii_lcell_comb \addSub|Add0~8 (
// Equation(s):
// \addSub|Add0~8_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [2])

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [2]),
	.cin(gnd),
	.combout(\addSub|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~8 .lut_mask = 16'h33CC;
defparam \addSub|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
cycloneii_lcell_comb \addSub|Add0~9 (
// Equation(s):
// \addSub|Add0~9_combout  = (\regA|data_out [2] & ((\addSub|Add0~8_combout  & (\addSub|Add0~7  & VCC)) # (!\addSub|Add0~8_combout  & (!\addSub|Add0~7 )))) # (!\regA|data_out [2] & ((\addSub|Add0~8_combout  & (!\addSub|Add0~7 )) # (!\addSub|Add0~8_combout  & 
// ((\addSub|Add0~7 ) # (GND)))))
// \addSub|Add0~10  = CARRY((\regA|data_out [2] & (!\addSub|Add0~8_combout  & !\addSub|Add0~7 )) # (!\regA|data_out [2] & ((!\addSub|Add0~7 ) # (!\addSub|Add0~8_combout ))))

	.dataa(\regA|data_out [2]),
	.datab(\addSub|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~7 ),
	.combout(\addSub|Add0~9_combout ),
	.cout(\addSub|Add0~10 ));
// synopsys translate_off
defparam \addSub|Add0~9 .lut_mask = 16'h9617;
defparam \addSub|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
cycloneii_lcell_comb \addSub|Add0~12 (
// Equation(s):
// \addSub|Add0~12_combout  = ((\regA|data_out [3] $ (\addSub|Add0~11_combout  $ (!\addSub|Add0~10 )))) # (GND)
// \addSub|Add0~13  = CARRY((\regA|data_out [3] & ((\addSub|Add0~11_combout ) # (!\addSub|Add0~10 ))) # (!\regA|data_out [3] & (\addSub|Add0~11_combout  & !\addSub|Add0~10 )))

	.dataa(\regA|data_out [3]),
	.datab(\addSub|Add0~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~10 ),
	.combout(\addSub|Add0~12_combout ),
	.cout(\addSub|Add0~13 ));
// synopsys translate_off
defparam \addSub|Add0~12 .lut_mask = 16'h698E;
defparam \addSub|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y22_N15
cycloneii_lcell_ff \regG|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|Add0~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [3]));

// Location: LCCOMB_X43_Y22_N20
cycloneii_lcell_comb \mux_inst|Selector3~0 (
// Equation(s):
// \mux_inst|Selector3~0_combout  = (\mux_inst|Selector1~1_combout  & (\mux_inst|Selector1~0_combout )) # (!\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector1~0_combout  & ((\regG|data_out [3]))) # (!\mux_inst|Selector1~0_combout  & (\reg1|data_out 
// [3]))))

	.dataa(\mux_inst|Selector1~1_combout ),
	.datab(\mux_inst|Selector1~0_combout ),
	.datac(\reg1|data_out [3]),
	.datad(\regG|data_out [3]),
	.cin(gnd),
	.combout(\mux_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~0 .lut_mask = 16'hDC98;
defparam \mux_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[3]));
// synopsys translate_off
defparam \din[3]~I .input_async_reset = "none";
defparam \din[3]~I .input_power_up = "low";
defparam \din[3]~I .input_register_mode = "none";
defparam \din[3]~I .input_sync_reset = "none";
defparam \din[3]~I .oe_async_reset = "none";
defparam \din[3]~I .oe_power_up = "low";
defparam \din[3]~I .oe_register_mode = "none";
defparam \din[3]~I .oe_sync_reset = "none";
defparam \din[3]~I .operation_mode = "input";
defparam \din[3]~I .output_async_reset = "none";
defparam \din[3]~I .output_power_up = "low";
defparam \din[3]~I .output_register_mode = "none";
defparam \din[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X43_Y22_N25
cycloneii_lcell_ff \reg0|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [3]));

// Location: LCCOMB_X42_Y22_N0
cycloneii_lcell_comb \mux_inst|Selector3~1 (
// Equation(s):
// \mux_inst|Selector3~1_combout  = (\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector3~0_combout  & ((\reg0|data_out [3]))) # (!\mux_inst|Selector3~0_combout  & (\din~combout [3])))) # (!\mux_inst|Selector1~1_combout  & (\mux_inst|Selector3~0_combout ))

	.dataa(\mux_inst|Selector1~1_combout ),
	.datab(\mux_inst|Selector3~0_combout ),
	.datac(\din~combout [3]),
	.datad(\reg0|data_out [3]),
	.cin(gnd),
	.combout(\mux_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~1 .lut_mask = 16'hEC64;
defparam \mux_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N8
cycloneii_lcell_comb \mux_inst|buswires[3] (
// Equation(s):
// \mux_inst|buswires [3] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector3~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [3]))

	.dataa(\mux_inst|buswires [3]),
	.datab(\mux_inst|always0~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [3]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[3] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N5
cycloneii_lcell_ff \reg1|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [4]));

// Location: LCCOMB_X45_Y22_N4
cycloneii_lcell_comb \mux_inst|Selector4~0 (
// Equation(s):
// \mux_inst|Selector4~0_combout  = (\mux_inst|Selector1~1_combout  & ((\din~combout [4]) # ((\mux_inst|Selector1~0_combout )))) # (!\mux_inst|Selector1~1_combout  & (((\reg1|data_out [4] & !\mux_inst|Selector1~0_combout ))))

	.dataa(\din~combout [4]),
	.datab(\mux_inst|Selector1~1_combout ),
	.datac(\reg1|data_out [4]),
	.datad(\mux_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~0 .lut_mask = 16'hCCB8;
defparam \mux_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N31
cycloneii_lcell_ff \reg0|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [4]));

// Location: LCCOMB_X44_Y22_N8
cycloneii_lcell_comb \ctrl|a_in~4 (
// Equation(s):
// \ctrl|a_in~4_combout  = (\run~combout  & (!\ctrl|Tstate~10_combout  & (\reg7|Q [1] & !\reg7|Q [2])))

	.dataa(\run~combout ),
	.datab(\ctrl|Tstate~10_combout ),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\ctrl|a_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|a_in~4 .lut_mask = 16'h0020;
defparam \ctrl|a_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N9
cycloneii_lcell_ff \ctrl|a_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|a_in~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|a_in~regout ));

// Location: LCFF_X46_Y22_N31
cycloneii_lcell_ff \regA|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [4]));

// Location: LCCOMB_X42_Y22_N26
cycloneii_lcell_comb \addSub|Add0~15 (
// Equation(s):
// \addSub|Add0~15_combout  = (\addSub|Add0~14_combout  & ((\regA|data_out [4] & (\addSub|Add0~13  & VCC)) # (!\regA|data_out [4] & (!\addSub|Add0~13 )))) # (!\addSub|Add0~14_combout  & ((\regA|data_out [4] & (!\addSub|Add0~13 )) # (!\regA|data_out [4] & 
// ((\addSub|Add0~13 ) # (GND)))))
// \addSub|Add0~16  = CARRY((\addSub|Add0~14_combout  & (!\regA|data_out [4] & !\addSub|Add0~13 )) # (!\addSub|Add0~14_combout  & ((!\addSub|Add0~13 ) # (!\regA|data_out [4]))))

	.dataa(\addSub|Add0~14_combout ),
	.datab(\regA|data_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~13 ),
	.combout(\addSub|Add0~15_combout ),
	.cout(\addSub|Add0~16 ));
// synopsys translate_off
defparam \addSub|Add0~15 .lut_mask = 16'h9617;
defparam \addSub|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y22_N5
cycloneii_lcell_ff \regG|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|Add0~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [4]));

// Location: LCCOMB_X45_Y22_N30
cycloneii_lcell_comb \mux_inst|Selector4~1 (
// Equation(s):
// \mux_inst|Selector4~1_combout  = (\mux_inst|Selector1~0_combout  & ((\mux_inst|Selector4~0_combout  & (\reg0|data_out [4])) # (!\mux_inst|Selector4~0_combout  & ((\regG|data_out [4]))))) # (!\mux_inst|Selector1~0_combout  & (\mux_inst|Selector4~0_combout 
// ))

	.dataa(\mux_inst|Selector1~0_combout ),
	.datab(\mux_inst|Selector4~0_combout ),
	.datac(\reg0|data_out [4]),
	.datad(\regG|data_out [4]),
	.cin(gnd),
	.combout(\mux_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~1 .lut_mask = 16'hE6C4;
defparam \mux_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N22
cycloneii_lcell_comb \mux_inst|buswires[4] (
// Equation(s):
// \mux_inst|buswires [4] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector4~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [4]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [4]),
	.datac(\mux_inst|always0~0clkctrl_outclk ),
	.datad(\mux_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [4]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[4] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[5]));
// synopsys translate_off
defparam \din[5]~I .input_async_reset = "none";
defparam \din[5]~I .input_power_up = "low";
defparam \din[5]~I .input_register_mode = "none";
defparam \din[5]~I .input_sync_reset = "none";
defparam \din[5]~I .oe_async_reset = "none";
defparam \din[5]~I .oe_power_up = "low";
defparam \din[5]~I .oe_register_mode = "none";
defparam \din[5]~I .oe_sync_reset = "none";
defparam \din[5]~I .operation_mode = "input";
defparam \din[5]~I .output_async_reset = "none";
defparam \din[5]~I .output_power_up = "low";
defparam \din[5]~I .output_register_mode = "none";
defparam \din[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X41_Y22_N29
cycloneii_lcell_ff \reg0|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [5]));

// Location: LCFF_X42_Y22_N29
cycloneii_lcell_ff \reg1|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [5]));

// Location: LCCOMB_X41_Y22_N22
cycloneii_lcell_comb \addSub|Add0~17 (
// Equation(s):
// \addSub|Add0~17_combout  = \mux_inst|buswires [5] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [5]),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~17 .lut_mask = 16'h33CC;
defparam \addSub|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
cycloneii_lcell_comb \addSub|Add0~18 (
// Equation(s):
// \addSub|Add0~18_combout  = ((\regA|data_out [5] $ (\addSub|Add0~17_combout  $ (!\addSub|Add0~16 )))) # (GND)
// \addSub|Add0~19  = CARRY((\regA|data_out [5] & ((\addSub|Add0~17_combout ) # (!\addSub|Add0~16 ))) # (!\regA|data_out [5] & (\addSub|Add0~17_combout  & !\addSub|Add0~16 )))

	.dataa(\regA|data_out [5]),
	.datab(\addSub|Add0~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~16 ),
	.combout(\addSub|Add0~18_combout ),
	.cout(\addSub|Add0~19 ));
// synopsys translate_off
defparam \addSub|Add0~18 .lut_mask = 16'h698E;
defparam \addSub|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y22_N3
cycloneii_lcell_ff \regG|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|Add0~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [5]));

// Location: LCCOMB_X42_Y22_N2
cycloneii_lcell_comb \mux_inst|Selector5~0 (
// Equation(s):
// \mux_inst|Selector5~0_combout  = (\mux_inst|Selector1~0_combout  & (((\regG|data_out [5]) # (\mux_inst|Selector1~1_combout )))) # (!\mux_inst|Selector1~0_combout  & (\reg1|data_out [5] & ((!\mux_inst|Selector1~1_combout ))))

	.dataa(\mux_inst|Selector1~0_combout ),
	.datab(\reg1|data_out [5]),
	.datac(\regG|data_out [5]),
	.datad(\mux_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~0 .lut_mask = 16'hAAE4;
defparam \mux_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneii_lcell_comb \mux_inst|Selector5~1 (
// Equation(s):
// \mux_inst|Selector5~1_combout  = (\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector5~0_combout  & ((\reg0|data_out [5]))) # (!\mux_inst|Selector5~0_combout  & (\din~combout [5])))) # (!\mux_inst|Selector1~1_combout  & (((\mux_inst|Selector5~0_combout 
// ))))

	.dataa(\mux_inst|Selector1~1_combout ),
	.datab(\din~combout [5]),
	.datac(\reg0|data_out [5]),
	.datad(\mux_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~1 .lut_mask = 16'hF588;
defparam \mux_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneii_lcell_comb \mux_inst|buswires[5] (
// Equation(s):
// \mux_inst|buswires [5] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector5~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [5]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [5]),
	.datac(\mux_inst|always0~0clkctrl_outclk ),
	.datad(\mux_inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [5]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[5] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneii_lcell_comb \addSub|Add0~20 (
// Equation(s):
// \addSub|Add0~20_combout  = \mux_inst|buswires [6] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_inst|buswires [6]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~20 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N30
cycloneii_lcell_comb \addSub|Add0~21 (
// Equation(s):
// \addSub|Add0~21_combout  = (\regA|data_out [6] & ((\addSub|Add0~20_combout  & (\addSub|Add0~19  & VCC)) # (!\addSub|Add0~20_combout  & (!\addSub|Add0~19 )))) # (!\regA|data_out [6] & ((\addSub|Add0~20_combout  & (!\addSub|Add0~19 )) # 
// (!\addSub|Add0~20_combout  & ((\addSub|Add0~19 ) # (GND)))))
// \addSub|Add0~22  = CARRY((\regA|data_out [6] & (!\addSub|Add0~20_combout  & !\addSub|Add0~19 )) # (!\regA|data_out [6] & ((!\addSub|Add0~19 ) # (!\addSub|Add0~20_combout ))))

	.dataa(\regA|data_out [6]),
	.datab(\addSub|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~19 ),
	.combout(\addSub|Add0~21_combout ),
	.cout(\addSub|Add0~22 ));
// synopsys translate_off
defparam \addSub|Add0~21 .lut_mask = 16'h9617;
defparam \addSub|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y22_N31
cycloneii_lcell_ff \regG|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|Add0~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [6]));

// Location: LCFF_X45_Y22_N1
cycloneii_lcell_ff \reg0|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [6]));

// Location: LCFF_X45_Y22_N27
cycloneii_lcell_ff \reg1|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [6]));

// Location: LCCOMB_X45_Y22_N26
cycloneii_lcell_comb \mux_inst|Selector6~0 (
// Equation(s):
// \mux_inst|Selector6~0_combout  = (\mux_inst|Selector1~1_combout  & ((\din~combout [6]) # ((\mux_inst|Selector1~0_combout )))) # (!\mux_inst|Selector1~1_combout  & (((\reg1|data_out [6] & !\mux_inst|Selector1~0_combout ))))

	.dataa(\din~combout [6]),
	.datab(\mux_inst|Selector1~1_combout ),
	.datac(\reg1|data_out [6]),
	.datad(\mux_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~0 .lut_mask = 16'hCCB8;
defparam \mux_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N0
cycloneii_lcell_comb \mux_inst|Selector6~1 (
// Equation(s):
// \mux_inst|Selector6~1_combout  = (\mux_inst|Selector1~0_combout  & ((\mux_inst|Selector6~0_combout  & ((\reg0|data_out [6]))) # (!\mux_inst|Selector6~0_combout  & (\regG|data_out [6])))) # (!\mux_inst|Selector1~0_combout  & 
// (((\mux_inst|Selector6~0_combout ))))

	.dataa(\mux_inst|Selector1~0_combout ),
	.datab(\regG|data_out [6]),
	.datac(\reg0|data_out [6]),
	.datad(\mux_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~1 .lut_mask = 16'hF588;
defparam \mux_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N10
cycloneii_lcell_comb \mux_inst|buswires[6] (
// Equation(s):
// \mux_inst|buswires [6] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector6~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [6]))

	.dataa(\mux_inst|buswires [6]),
	.datab(\mux_inst|always0~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [6]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[6] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[7]));
// synopsys translate_off
defparam \din[7]~I .input_async_reset = "none";
defparam \din[7]~I .input_power_up = "low";
defparam \din[7]~I .input_register_mode = "none";
defparam \din[7]~I .input_sync_reset = "none";
defparam \din[7]~I .oe_async_reset = "none";
defparam \din[7]~I .oe_power_up = "low";
defparam \din[7]~I .oe_register_mode = "none";
defparam \din[7]~I .oe_sync_reset = "none";
defparam \din[7]~I .operation_mode = "input";
defparam \din[7]~I .output_async_reset = "none";
defparam \din[7]~I .output_power_up = "low";
defparam \din[7]~I .output_register_mode = "none";
defparam \din[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y22_N17
cycloneii_lcell_ff \reg1|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [7]));

// Location: LCCOMB_X42_Y21_N30
cycloneii_lcell_comb \addSub|Add0~23 (
// Equation(s):
// \addSub|Add0~23_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [7])

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [7]),
	.cin(gnd),
	.combout(\addSub|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~23 .lut_mask = 16'h33CC;
defparam \addSub|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
cycloneii_lcell_comb \addSub|Add0~24 (
// Equation(s):
// \addSub|Add0~24_combout  = ((\regA|data_out [7] $ (\addSub|Add0~23_combout  $ (!\addSub|Add0~22 )))) # (GND)
// \addSub|Add0~25  = CARRY((\regA|data_out [7] & ((\addSub|Add0~23_combout ) # (!\addSub|Add0~22 ))) # (!\regA|data_out [7] & (\addSub|Add0~23_combout  & !\addSub|Add0~22 )))

	.dataa(\regA|data_out [7]),
	.datab(\addSub|Add0~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~22 ),
	.combout(\addSub|Add0~24_combout ),
	.cout(\addSub|Add0~25 ));
// synopsys translate_off
defparam \addSub|Add0~24 .lut_mask = 16'h698E;
defparam \addSub|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y21_N23
cycloneii_lcell_ff \regG|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|Add0~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [7]));

// Location: LCCOMB_X45_Y22_N16
cycloneii_lcell_comb \mux_inst|Selector7~0 (
// Equation(s):
// \mux_inst|Selector7~0_combout  = (\mux_inst|Selector1~1_combout  & (\mux_inst|Selector1~0_combout )) # (!\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector1~0_combout  & ((\regG|data_out [7]))) # (!\mux_inst|Selector1~0_combout  & (\reg1|data_out 
// [7]))))

	.dataa(\mux_inst|Selector1~1_combout ),
	.datab(\mux_inst|Selector1~0_combout ),
	.datac(\reg1|data_out [7]),
	.datad(\regG|data_out [7]),
	.cin(gnd),
	.combout(\mux_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~0 .lut_mask = 16'hDC98;
defparam \mux_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N26
cycloneii_lcell_comb \mux_inst|Selector7~1 (
// Equation(s):
// \mux_inst|Selector7~1_combout  = (\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector7~0_combout  & (\reg0|data_out [7])) # (!\mux_inst|Selector7~0_combout  & ((\din~combout [7]))))) # (!\mux_inst|Selector1~1_combout  & (((\mux_inst|Selector7~0_combout 
// ))))

	.dataa(\reg0|data_out [7]),
	.datab(\din~combout [7]),
	.datac(\mux_inst|Selector1~1_combout ),
	.datad(\mux_inst|Selector7~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~1 .lut_mask = 16'hAFC0;
defparam \mux_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N14
cycloneii_lcell_comb \mux_inst|buswires[7] (
// Equation(s):
// \mux_inst|buswires [7] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector7~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [7]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [7]),
	.datac(\mux_inst|always0~0clkctrl_outclk ),
	.datad(\mux_inst|Selector7~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [7]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[7] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N16
cycloneii_lcell_comb \regA|data_out[8]~feeder (
// Equation(s):
// \regA|data_out[8]~feeder_combout  = \mux_inst|buswires [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [8]),
	.cin(gnd),
	.combout(\regA|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N17
cycloneii_lcell_ff \regA|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [8]));

// Location: LCCOMB_X42_Y21_N2
cycloneii_lcell_comb \addSub|Add0~27 (
// Equation(s):
// \addSub|Add0~27_combout  = (\addSub|Add0~26_combout  & ((\regA|data_out [8] & (\addSub|Add0~25  & VCC)) # (!\regA|data_out [8] & (!\addSub|Add0~25 )))) # (!\addSub|Add0~26_combout  & ((\regA|data_out [8] & (!\addSub|Add0~25 )) # (!\regA|data_out [8] & 
// ((\addSub|Add0~25 ) # (GND)))))
// \addSub|Add0~28  = CARRY((\addSub|Add0~26_combout  & (!\regA|data_out [8] & !\addSub|Add0~25 )) # (!\addSub|Add0~26_combout  & ((!\addSub|Add0~25 ) # (!\regA|data_out [8]))))

	.dataa(\addSub|Add0~26_combout ),
	.datab(\regA|data_out [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~25 ),
	.combout(\addSub|Add0~27_combout ),
	.cout(\addSub|Add0~28 ));
// synopsys translate_off
defparam \addSub|Add0~27 .lut_mask = 16'h9617;
defparam \addSub|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y21_N3
cycloneii_lcell_ff \regG|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|Add0~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [8]));

// Location: LCFF_X43_Y22_N3
cycloneii_lcell_ff \reg0|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [8]));

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[8]));
// synopsys translate_off
defparam \din[8]~I .input_async_reset = "none";
defparam \din[8]~I .input_power_up = "low";
defparam \din[8]~I .input_register_mode = "none";
defparam \din[8]~I .input_sync_reset = "none";
defparam \din[8]~I .oe_async_reset = "none";
defparam \din[8]~I .oe_power_up = "low";
defparam \din[8]~I .oe_register_mode = "none";
defparam \din[8]~I .oe_sync_reset = "none";
defparam \din[8]~I .operation_mode = "input";
defparam \din[8]~I .output_async_reset = "none";
defparam \din[8]~I .output_power_up = "low";
defparam \din[8]~I .output_register_mode = "none";
defparam \din[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X43_Y22_N5
cycloneii_lcell_ff \reg1|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [8]));

// Location: LCCOMB_X43_Y22_N22
cycloneii_lcell_comb \mux_inst|Selector8~0 (
// Equation(s):
// \mux_inst|Selector8~0_combout  = (\mux_inst|Selector1~1_combout  & ((\din~combout [8]) # ((\mux_inst|Selector1~0_combout )))) # (!\mux_inst|Selector1~1_combout  & (((\reg1|data_out [8] & !\mux_inst|Selector1~0_combout ))))

	.dataa(\mux_inst|Selector1~1_combout ),
	.datab(\din~combout [8]),
	.datac(\reg1|data_out [8]),
	.datad(\mux_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~0 .lut_mask = 16'hAAD8;
defparam \mux_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneii_lcell_comb \mux_inst|Selector8~1 (
// Equation(s):
// \mux_inst|Selector8~1_combout  = (\mux_inst|Selector1~0_combout  & ((\mux_inst|Selector8~0_combout  & ((\reg0|data_out [8]))) # (!\mux_inst|Selector8~0_combout  & (\regG|data_out [8])))) # (!\mux_inst|Selector1~0_combout  & 
// (((\mux_inst|Selector8~0_combout ))))

	.dataa(\mux_inst|Selector1~0_combout ),
	.datab(\regG|data_out [8]),
	.datac(\reg0|data_out [8]),
	.datad(\mux_inst|Selector8~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~1 .lut_mask = 16'hF588;
defparam \mux_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
cycloneii_lcell_comb \mux_inst|buswires[8] (
// Equation(s):
// \mux_inst|buswires [8] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector8~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [8]))

	.dataa(\mux_inst|buswires [8]),
	.datab(\mux_inst|always0~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector8~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [8]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[8] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[9]));
// synopsys translate_off
defparam \din[9]~I .input_async_reset = "none";
defparam \din[9]~I .input_power_up = "low";
defparam \din[9]~I .input_register_mode = "none";
defparam \din[9]~I .input_sync_reset = "none";
defparam \din[9]~I .oe_async_reset = "none";
defparam \din[9]~I .oe_power_up = "low";
defparam \din[9]~I .oe_register_mode = "none";
defparam \din[9]~I .oe_sync_reset = "none";
defparam \din[9]~I .operation_mode = "input";
defparam \din[9]~I .output_async_reset = "none";
defparam \din[9]~I .output_power_up = "low";
defparam \din[9]~I .output_register_mode = "none";
defparam \din[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X41_Y22_N27
cycloneii_lcell_ff \reg0|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [9]));

// Location: LCFF_X42_Y22_N25
cycloneii_lcell_ff \reg1|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [9]));

// Location: LCCOMB_X42_Y21_N28
cycloneii_lcell_comb \addSub|Add0~29 (
// Equation(s):
// \addSub|Add0~29_combout  = \mux_inst|buswires [9] $ (\ctrl|add_sub~regout )

	.dataa(\mux_inst|buswires [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~29 .lut_mask = 16'h55AA;
defparam \addSub|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
cycloneii_lcell_comb \addSub|Add0~30 (
// Equation(s):
// \addSub|Add0~30_combout  = ((\regA|data_out [9] $ (\addSub|Add0~29_combout  $ (!\addSub|Add0~28 )))) # (GND)
// \addSub|Add0~31  = CARRY((\regA|data_out [9] & ((\addSub|Add0~29_combout ) # (!\addSub|Add0~28 ))) # (!\regA|data_out [9] & (\addSub|Add0~29_combout  & !\addSub|Add0~28 )))

	.dataa(\regA|data_out [9]),
	.datab(\addSub|Add0~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~28 ),
	.combout(\addSub|Add0~30_combout ),
	.cout(\addSub|Add0~31 ));
// synopsys translate_off
defparam \addSub|Add0~30 .lut_mask = 16'h698E;
defparam \addSub|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y21_N21
cycloneii_lcell_ff \regG|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|Add0~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [9]));

// Location: LCCOMB_X41_Y22_N6
cycloneii_lcell_comb \mux_inst|Selector9~0 (
// Equation(s):
// \mux_inst|Selector9~0_combout  = (\mux_inst|Selector1~0_combout  & (((\regG|data_out [9]) # (\mux_inst|Selector1~1_combout )))) # (!\mux_inst|Selector1~0_combout  & (\reg1|data_out [9] & ((!\mux_inst|Selector1~1_combout ))))

	.dataa(\mux_inst|Selector1~0_combout ),
	.datab(\reg1|data_out [9]),
	.datac(\regG|data_out [9]),
	.datad(\mux_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~0 .lut_mask = 16'hAAE4;
defparam \mux_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneii_lcell_comb \mux_inst|Selector9~1 (
// Equation(s):
// \mux_inst|Selector9~1_combout  = (\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector9~0_combout  & ((\reg0|data_out [9]))) # (!\mux_inst|Selector9~0_combout  & (\din~combout [9])))) # (!\mux_inst|Selector1~1_combout  & (((\mux_inst|Selector9~0_combout 
// ))))

	.dataa(\mux_inst|Selector1~1_combout ),
	.datab(\din~combout [9]),
	.datac(\reg0|data_out [9]),
	.datad(\mux_inst|Selector9~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~1 .lut_mask = 16'hF588;
defparam \mux_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneii_lcell_comb \mux_inst|buswires[9] (
// Equation(s):
// \mux_inst|buswires [9] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector9~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [9]))

	.dataa(\mux_inst|buswires [9]),
	.datab(vcc),
	.datac(\mux_inst|always0~0clkctrl_outclk ),
	.datad(\mux_inst|Selector9~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [9]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[9] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N19
cycloneii_lcell_ff \reg1|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [10]));

// Location: LCCOMB_X45_Y22_N18
cycloneii_lcell_comb \mux_inst|Selector10~0 (
// Equation(s):
// \mux_inst|Selector10~0_combout  = (\mux_inst|Selector1~1_combout  & ((\din~combout [10]) # ((\mux_inst|Selector1~0_combout )))) # (!\mux_inst|Selector1~1_combout  & (((\reg1|data_out [10] & !\mux_inst|Selector1~0_combout ))))

	.dataa(\din~combout [10]),
	.datab(\mux_inst|Selector1~1_combout ),
	.datac(\reg1|data_out [10]),
	.datad(\mux_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~0 .lut_mask = 16'hCCB8;
defparam \mux_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N29
cycloneii_lcell_ff \reg0|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [10]));

// Location: LCCOMB_X46_Y22_N10
cycloneii_lcell_comb \regA|data_out[10]~feeder (
// Equation(s):
// \regA|data_out[10]~feeder_combout  = \mux_inst|buswires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [10]),
	.cin(gnd),
	.combout(\regA|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N11
cycloneii_lcell_ff \regA|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [10]));

// Location: LCCOMB_X42_Y21_N6
cycloneii_lcell_comb \addSub|Add0~33 (
// Equation(s):
// \addSub|Add0~33_combout  = (\addSub|Add0~32_combout  & ((\regA|data_out [10] & (\addSub|Add0~31  & VCC)) # (!\regA|data_out [10] & (!\addSub|Add0~31 )))) # (!\addSub|Add0~32_combout  & ((\regA|data_out [10] & (!\addSub|Add0~31 )) # (!\regA|data_out [10] & 
// ((\addSub|Add0~31 ) # (GND)))))
// \addSub|Add0~34  = CARRY((\addSub|Add0~32_combout  & (!\regA|data_out [10] & !\addSub|Add0~31 )) # (!\addSub|Add0~32_combout  & ((!\addSub|Add0~31 ) # (!\regA|data_out [10]))))

	.dataa(\addSub|Add0~32_combout ),
	.datab(\regA|data_out [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~31 ),
	.combout(\addSub|Add0~33_combout ),
	.cout(\addSub|Add0~34 ));
// synopsys translate_off
defparam \addSub|Add0~33 .lut_mask = 16'h9617;
defparam \addSub|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y21_N27
cycloneii_lcell_ff \regG|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|Add0~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [10]));

// Location: LCCOMB_X45_Y22_N28
cycloneii_lcell_comb \mux_inst|Selector10~1 (
// Equation(s):
// \mux_inst|Selector10~1_combout  = (\mux_inst|Selector1~0_combout  & ((\mux_inst|Selector10~0_combout  & (\reg0|data_out [10])) # (!\mux_inst|Selector10~0_combout  & ((\regG|data_out [10]))))) # (!\mux_inst|Selector1~0_combout  & 
// (\mux_inst|Selector10~0_combout ))

	.dataa(\mux_inst|Selector1~0_combout ),
	.datab(\mux_inst|Selector10~0_combout ),
	.datac(\reg0|data_out [10]),
	.datad(\regG|data_out [10]),
	.cin(gnd),
	.combout(\mux_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~1 .lut_mask = 16'hE6C4;
defparam \mux_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N14
cycloneii_lcell_comb \mux_inst|buswires[10] (
// Equation(s):
// \mux_inst|buswires [10] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector10~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [10]))

	.dataa(\mux_inst|buswires [10]),
	.datab(\mux_inst|always0~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector10~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [10]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[10] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N1
cycloneii_lcell_ff \reg0|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [11]));

// Location: LCFF_X43_Y22_N19
cycloneii_lcell_ff \reg1|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [11]));

// Location: LCCOMB_X42_Y21_N26
cycloneii_lcell_comb \addSub|Add0~35 (
// Equation(s):
// \addSub|Add0~35_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [11])

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [11]),
	.cin(gnd),
	.combout(\addSub|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~35 .lut_mask = 16'h33CC;
defparam \addSub|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
cycloneii_lcell_comb \addSub|Add0~36 (
// Equation(s):
// \addSub|Add0~36_combout  = ((\regA|data_out [11] $ (\addSub|Add0~35_combout  $ (!\addSub|Add0~34 )))) # (GND)
// \addSub|Add0~37  = CARRY((\regA|data_out [11] & ((\addSub|Add0~35_combout ) # (!\addSub|Add0~34 ))) # (!\regA|data_out [11] & (\addSub|Add0~35_combout  & !\addSub|Add0~34 )))

	.dataa(\regA|data_out [11]),
	.datab(\addSub|Add0~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~34 ),
	.combout(\addSub|Add0~36_combout ),
	.cout(\addSub|Add0~37 ));
// synopsys translate_off
defparam \addSub|Add0~36 .lut_mask = 16'h698E;
defparam \addSub|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y21_N25
cycloneii_lcell_ff \regG|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|Add0~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [11]));

// Location: LCCOMB_X43_Y22_N18
cycloneii_lcell_comb \mux_inst|Selector11~0 (
// Equation(s):
// \mux_inst|Selector11~0_combout  = (\mux_inst|Selector1~1_combout  & (\mux_inst|Selector1~0_combout )) # (!\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector1~0_combout  & ((\regG|data_out [11]))) # (!\mux_inst|Selector1~0_combout  & (\reg1|data_out 
// [11]))))

	.dataa(\mux_inst|Selector1~1_combout ),
	.datab(\mux_inst|Selector1~0_combout ),
	.datac(\reg1|data_out [11]),
	.datad(\regG|data_out [11]),
	.cin(gnd),
	.combout(\mux_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~0 .lut_mask = 16'hDC98;
defparam \mux_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneii_lcell_comb \mux_inst|Selector11~1 (
// Equation(s):
// \mux_inst|Selector11~1_combout  = (\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector11~0_combout  & ((\reg0|data_out [11]))) # (!\mux_inst|Selector11~0_combout  & (\din~combout [11])))) # (!\mux_inst|Selector1~1_combout  & 
// (((\mux_inst|Selector11~0_combout ))))

	.dataa(\din~combout [11]),
	.datab(\mux_inst|Selector1~1_combout ),
	.datac(\reg0|data_out [11]),
	.datad(\mux_inst|Selector11~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~1 .lut_mask = 16'hF388;
defparam \mux_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cycloneii_lcell_comb \mux_inst|buswires[11] (
// Equation(s):
// \mux_inst|buswires [11] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector11~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [11]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [11]),
	.datac(\mux_inst|always0~0clkctrl_outclk ),
	.datad(\mux_inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [11]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[11] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
cycloneii_lcell_comb \addSub|Add0~38 (
// Equation(s):
// \addSub|Add0~38_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [12])

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [12]),
	.cin(gnd),
	.combout(\addSub|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~38 .lut_mask = 16'h33CC;
defparam \addSub|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
cycloneii_lcell_comb \addSub|Add0~39 (
// Equation(s):
// \addSub|Add0~39_combout  = (\regA|data_out [12] & ((\addSub|Add0~38_combout  & (\addSub|Add0~37  & VCC)) # (!\addSub|Add0~38_combout  & (!\addSub|Add0~37 )))) # (!\regA|data_out [12] & ((\addSub|Add0~38_combout  & (!\addSub|Add0~37 )) # 
// (!\addSub|Add0~38_combout  & ((\addSub|Add0~37 ) # (GND)))))
// \addSub|Add0~40  = CARRY((\regA|data_out [12] & (!\addSub|Add0~38_combout  & !\addSub|Add0~37 )) # (!\regA|data_out [12] & ((!\addSub|Add0~37 ) # (!\addSub|Add0~38_combout ))))

	.dataa(\regA|data_out [12]),
	.datab(\addSub|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~37 ),
	.combout(\addSub|Add0~39_combout ),
	.cout(\addSub|Add0~40 ));
// synopsys translate_off
defparam \addSub|Add0~39 .lut_mask = 16'h9617;
defparam \addSub|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y21_N11
cycloneii_lcell_ff \regG|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|Add0~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [12]));

// Location: LCFF_X45_Y22_N25
cycloneii_lcell_ff \reg1|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [12]));

// Location: LCCOMB_X45_Y22_N24
cycloneii_lcell_comb \mux_inst|Selector12~0 (
// Equation(s):
// \mux_inst|Selector12~0_combout  = (\mux_inst|Selector1~1_combout  & ((\din~combout [12]) # ((\mux_inst|Selector1~0_combout )))) # (!\mux_inst|Selector1~1_combout  & (((\reg1|data_out [12] & !\mux_inst|Selector1~0_combout ))))

	.dataa(\din~combout [12]),
	.datab(\mux_inst|Selector1~1_combout ),
	.datac(\reg1|data_out [12]),
	.datad(\mux_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~0 .lut_mask = 16'hCCB8;
defparam \mux_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneii_lcell_comb \mux_inst|Selector12~1 (
// Equation(s):
// \mux_inst|Selector12~1_combout  = (\mux_inst|Selector1~0_combout  & ((\mux_inst|Selector12~0_combout  & (\reg0|data_out [12])) # (!\mux_inst|Selector12~0_combout  & ((\regG|data_out [12]))))) # (!\mux_inst|Selector1~0_combout  & 
// (((\mux_inst|Selector12~0_combout ))))

	.dataa(\reg0|data_out [12]),
	.datab(\mux_inst|Selector1~0_combout ),
	.datac(\regG|data_out [12]),
	.datad(\mux_inst|Selector12~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~1 .lut_mask = 16'hBBC0;
defparam \mux_inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneii_lcell_comb \mux_inst|buswires[12] (
// Equation(s):
// \mux_inst|buswires [12] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector12~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [12]))

	.dataa(\mux_inst|always0~0clkctrl_outclk ),
	.datab(\mux_inst|buswires [12]),
	.datac(vcc),
	.datad(\mux_inst|Selector12~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [12]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[12] .lut_mask = 16'hEE44;
defparam \mux_inst|buswires[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[13]));
// synopsys translate_off
defparam \din[13]~I .input_async_reset = "none";
defparam \din[13]~I .input_power_up = "low";
defparam \din[13]~I .input_register_mode = "none";
defparam \din[13]~I .input_sync_reset = "none";
defparam \din[13]~I .oe_async_reset = "none";
defparam \din[13]~I .oe_power_up = "low";
defparam \din[13]~I .oe_register_mode = "none";
defparam \din[13]~I .oe_sync_reset = "none";
defparam \din[13]~I .operation_mode = "input";
defparam \din[13]~I .output_async_reset = "none";
defparam \din[13]~I .output_power_up = "low";
defparam \din[13]~I .output_register_mode = "none";
defparam \din[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X42_Y22_N13
cycloneii_lcell_ff \reg1|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [13]));

// Location: LCFF_X41_Y22_N11
cycloneii_lcell_ff \regA|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [13]));

// Location: LCCOMB_X42_Y21_N12
cycloneii_lcell_comb \addSub|Add0~42 (
// Equation(s):
// \addSub|Add0~42_combout  = ((\addSub|Add0~41_combout  $ (\regA|data_out [13] $ (!\addSub|Add0~40 )))) # (GND)
// \addSub|Add0~43  = CARRY((\addSub|Add0~41_combout  & ((\regA|data_out [13]) # (!\addSub|Add0~40 ))) # (!\addSub|Add0~41_combout  & (\regA|data_out [13] & !\addSub|Add0~40 )))

	.dataa(\addSub|Add0~41_combout ),
	.datab(\regA|data_out [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~40 ),
	.combout(\addSub|Add0~42_combout ),
	.cout(\addSub|Add0~43 ));
// synopsys translate_off
defparam \addSub|Add0~42 .lut_mask = 16'h698E;
defparam \addSub|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y21_N31
cycloneii_lcell_ff \regG|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|Add0~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [13]));

// Location: LCCOMB_X42_Y22_N12
cycloneii_lcell_comb \mux_inst|Selector13~0 (
// Equation(s):
// \mux_inst|Selector13~0_combout  = (\mux_inst|Selector1~1_combout  & (\mux_inst|Selector1~0_combout )) # (!\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector1~0_combout  & ((\regG|data_out [13]))) # (!\mux_inst|Selector1~0_combout  & (\reg1|data_out 
// [13]))))

	.dataa(\mux_inst|Selector1~1_combout ),
	.datab(\mux_inst|Selector1~0_combout ),
	.datac(\reg1|data_out [13]),
	.datad(\regG|data_out [13]),
	.cin(gnd),
	.combout(\mux_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~0 .lut_mask = 16'hDC98;
defparam \mux_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N6
cycloneii_lcell_comb \mux_inst|Selector13~1 (
// Equation(s):
// \mux_inst|Selector13~1_combout  = (\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector13~0_combout  & (\reg0|data_out [13])) # (!\mux_inst|Selector13~0_combout  & ((\din~combout [13]))))) # (!\mux_inst|Selector1~1_combout  & 
// (((\mux_inst|Selector13~0_combout ))))

	.dataa(\reg0|data_out [13]),
	.datab(\din~combout [13]),
	.datac(\mux_inst|Selector1~1_combout ),
	.datad(\mux_inst|Selector13~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~1 .lut_mask = 16'hAFC0;
defparam \mux_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
cycloneii_lcell_comb \mux_inst|buswires[13] (
// Equation(s):
// \mux_inst|buswires [13] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector13~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [13]))

	.dataa(\mux_inst|buswires [13]),
	.datab(\mux_inst|always0~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector13~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [13]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[13] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N31
cycloneii_lcell_ff \reg0|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [14]));

// Location: LCFF_X46_Y22_N21
cycloneii_lcell_ff \regA|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [14]));

// Location: LCCOMB_X42_Y21_N14
cycloneii_lcell_comb \addSub|Add0~45 (
// Equation(s):
// \addSub|Add0~45_combout  = (\addSub|Add0~44_combout  & ((\regA|data_out [14] & (\addSub|Add0~43  & VCC)) # (!\regA|data_out [14] & (!\addSub|Add0~43 )))) # (!\addSub|Add0~44_combout  & ((\regA|data_out [14] & (!\addSub|Add0~43 )) # (!\regA|data_out [14] & 
// ((\addSub|Add0~43 ) # (GND)))))
// \addSub|Add0~46  = CARRY((\addSub|Add0~44_combout  & (!\regA|data_out [14] & !\addSub|Add0~43 )) # (!\addSub|Add0~44_combout  & ((!\addSub|Add0~43 ) # (!\regA|data_out [14]))))

	.dataa(\addSub|Add0~44_combout ),
	.datab(\regA|data_out [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~43 ),
	.combout(\addSub|Add0~45_combout ),
	.cout(\addSub|Add0~46 ));
// synopsys translate_off
defparam \addSub|Add0~45 .lut_mask = 16'h9617;
defparam \addSub|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y21_N15
cycloneii_lcell_ff \regG|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|Add0~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [14]));

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[14]));
// synopsys translate_off
defparam \din[14]~I .input_async_reset = "none";
defparam \din[14]~I .input_power_up = "low";
defparam \din[14]~I .input_register_mode = "none";
defparam \din[14]~I .input_sync_reset = "none";
defparam \din[14]~I .oe_async_reset = "none";
defparam \din[14]~I .oe_power_up = "low";
defparam \din[14]~I .oe_register_mode = "none";
defparam \din[14]~I .oe_sync_reset = "none";
defparam \din[14]~I .operation_mode = "input";
defparam \din[14]~I .output_async_reset = "none";
defparam \din[14]~I .output_power_up = "low";
defparam \din[14]~I .output_register_mode = "none";
defparam \din[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X43_Y22_N9
cycloneii_lcell_ff \reg1|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [14]));

// Location: LCCOMB_X43_Y22_N12
cycloneii_lcell_comb \mux_inst|Selector14~0 (
// Equation(s):
// \mux_inst|Selector14~0_combout  = (\mux_inst|Selector1~1_combout  & ((\din~combout [14]) # ((\mux_inst|Selector1~0_combout )))) # (!\mux_inst|Selector1~1_combout  & (((\reg1|data_out [14] & !\mux_inst|Selector1~0_combout ))))

	.dataa(\mux_inst|Selector1~1_combout ),
	.datab(\din~combout [14]),
	.datac(\reg1|data_out [14]),
	.datad(\mux_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~0 .lut_mask = 16'hAAD8;
defparam \mux_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneii_lcell_comb \mux_inst|Selector14~1 (
// Equation(s):
// \mux_inst|Selector14~1_combout  = (\mux_inst|Selector1~0_combout  & ((\mux_inst|Selector14~0_combout  & (\reg0|data_out [14])) # (!\mux_inst|Selector14~0_combout  & ((\regG|data_out [14]))))) # (!\mux_inst|Selector1~0_combout  & 
// (((\mux_inst|Selector14~0_combout ))))

	.dataa(\mux_inst|Selector1~0_combout ),
	.datab(\reg0|data_out [14]),
	.datac(\regG|data_out [14]),
	.datad(\mux_inst|Selector14~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~1 .lut_mask = 16'hDDA0;
defparam \mux_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
cycloneii_lcell_comb \mux_inst|buswires[14] (
// Equation(s):
// \mux_inst|buswires [14] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector14~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [14]))

	.dataa(\mux_inst|buswires [14]),
	.datab(\mux_inst|always0~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector14~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [14]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[14] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N17
cycloneii_lcell_ff \reg0|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [15]));

// Location: LCFF_X43_Y22_N11
cycloneii_lcell_ff \reg1|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [15]));

// Location: LCCOMB_X46_Y22_N18
cycloneii_lcell_comb \regA|data_out[15]~feeder (
// Equation(s):
// \regA|data_out[15]~feeder_combout  = \mux_inst|buswires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [15]),
	.cin(gnd),
	.combout(\regA|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N19
cycloneii_lcell_ff \regA|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [15]));

// Location: LCCOMB_X43_Y21_N20
cycloneii_lcell_comb \addSub|Add0~47 (
// Equation(s):
// \addSub|Add0~47_combout  = \mux_inst|buswires [15] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_inst|buswires [15]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~47 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
cycloneii_lcell_comb \addSub|Add0~48 (
// Equation(s):
// \addSub|Add0~48_combout  = \regA|data_out [15] $ (\addSub|Add0~46  $ (!\addSub|Add0~47_combout ))

	.dataa(vcc),
	.datab(\regA|data_out [15]),
	.datac(vcc),
	.datad(\addSub|Add0~47_combout ),
	.cin(\addSub|Add0~46 ),
	.combout(\addSub|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~48 .lut_mask = 16'h3CC3;
defparam \addSub|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y21_N29
cycloneii_lcell_ff \regG|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|Add0~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [15]));

// Location: LCCOMB_X43_Y22_N10
cycloneii_lcell_comb \mux_inst|Selector15~0 (
// Equation(s):
// \mux_inst|Selector15~0_combout  = (\mux_inst|Selector1~1_combout  & (\mux_inst|Selector1~0_combout )) # (!\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector1~0_combout  & ((\regG|data_out [15]))) # (!\mux_inst|Selector1~0_combout  & (\reg1|data_out 
// [15]))))

	.dataa(\mux_inst|Selector1~1_combout ),
	.datab(\mux_inst|Selector1~0_combout ),
	.datac(\reg1|data_out [15]),
	.datad(\regG|data_out [15]),
	.cin(gnd),
	.combout(\mux_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~0 .lut_mask = 16'hDC98;
defparam \mux_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
cycloneii_lcell_comb \mux_inst|Selector15~1 (
// Equation(s):
// \mux_inst|Selector15~1_combout  = (\mux_inst|Selector1~1_combout  & ((\mux_inst|Selector15~0_combout  & ((\reg0|data_out [15]))) # (!\mux_inst|Selector15~0_combout  & (\din~combout [15])))) # (!\mux_inst|Selector1~1_combout  & 
// (((\mux_inst|Selector15~0_combout ))))

	.dataa(\din~combout [15]),
	.datab(\mux_inst|Selector1~1_combout ),
	.datac(\reg0|data_out [15]),
	.datad(\mux_inst|Selector15~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~1 .lut_mask = 16'hF388;
defparam \mux_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
cycloneii_lcell_comb \mux_inst|buswires[15] (
// Equation(s):
// \mux_inst|buswires [15] = (GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & ((\mux_inst|Selector15~1_combout ))) # (!GLOBAL(\mux_inst|always0~0clkctrl_outclk ) & (\mux_inst|buswires [15]))

	.dataa(\mux_inst|buswires [15]),
	.datab(\mux_inst|always0~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector15~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [15]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[15] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X45_Y22_N15
cycloneii_lcell_ff \reg0|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [7]));

// Location: LCCOMB_X41_Y22_N8
cycloneii_lcell_comb \reg0|data_out[12]~feeder (
// Equation(s):
// \reg0|data_out[12]~feeder_combout  = \mux_inst|buswires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [12]),
	.cin(gnd),
	.combout(\reg0|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N9
cycloneii_lcell_ff \reg0|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [12]));

// Location: LCFF_X41_Y22_N31
cycloneii_lcell_ff \reg0|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [13]));

// Location: LCFF_X45_Y22_N11
cycloneii_lcell_ff \reg1|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [2]));

// Location: LCCOMB_X64_Y25_N6
cycloneii_lcell_comb \reg7|Add0~4 (
// Equation(s):
// \reg7|Add0~4_combout  = (\reg7|Q [3] & (\reg7|Add0~3  $ (GND))) # (!\reg7|Q [3] & (!\reg7|Add0~3  & VCC))
// \reg7|Add0~5  = CARRY((\reg7|Q [3] & !\reg7|Add0~3 ))

	.dataa(\reg7|Q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~3 ),
	.combout(\reg7|Add0~4_combout ),
	.cout(\reg7|Add0~5 ));
// synopsys translate_off
defparam \reg7|Add0~4 .lut_mask = 16'hA50A;
defparam \reg7|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N7
cycloneii_lcell_ff \reg7|Q[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [3]));

// Location: LCCOMB_X64_Y25_N8
cycloneii_lcell_comb \reg7|Add0~6 (
// Equation(s):
// \reg7|Add0~6_combout  = (\reg7|Q [4] & (!\reg7|Add0~5 )) # (!\reg7|Q [4] & ((\reg7|Add0~5 ) # (GND)))
// \reg7|Add0~7  = CARRY((!\reg7|Add0~5 ) # (!\reg7|Q [4]))

	.dataa(vcc),
	.datab(\reg7|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~5 ),
	.combout(\reg7|Add0~6_combout ),
	.cout(\reg7|Add0~7 ));
// synopsys translate_off
defparam \reg7|Add0~6 .lut_mask = 16'h3C3F;
defparam \reg7|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N9
cycloneii_lcell_ff \reg7|Q[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~6_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [4]));

// Location: LCCOMB_X64_Y25_N10
cycloneii_lcell_comb \reg7|Add0~8 (
// Equation(s):
// \reg7|Add0~8_combout  = (\reg7|Q [5] & (\reg7|Add0~7  $ (GND))) # (!\reg7|Q [5] & (!\reg7|Add0~7  & VCC))
// \reg7|Add0~9  = CARRY((\reg7|Q [5] & !\reg7|Add0~7 ))

	.dataa(\reg7|Q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~7 ),
	.combout(\reg7|Add0~8_combout ),
	.cout(\reg7|Add0~9 ));
// synopsys translate_off
defparam \reg7|Add0~8 .lut_mask = 16'hA50A;
defparam \reg7|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N11
cycloneii_lcell_ff \reg7|Q[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [5]));

// Location: LCCOMB_X64_Y25_N12
cycloneii_lcell_comb \reg7|Add0~10 (
// Equation(s):
// \reg7|Add0~10_combout  = (\reg7|Q [6] & (!\reg7|Add0~9 )) # (!\reg7|Q [6] & ((\reg7|Add0~9 ) # (GND)))
// \reg7|Add0~11  = CARRY((!\reg7|Add0~9 ) # (!\reg7|Q [6]))

	.dataa(\reg7|Q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~9 ),
	.combout(\reg7|Add0~10_combout ),
	.cout(\reg7|Add0~11 ));
// synopsys translate_off
defparam \reg7|Add0~10 .lut_mask = 16'h5A5F;
defparam \reg7|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N13
cycloneii_lcell_ff \reg7|Q[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [6]));

// Location: LCCOMB_X64_Y25_N14
cycloneii_lcell_comb \reg7|Add0~12 (
// Equation(s):
// \reg7|Add0~12_combout  = (\reg7|Q [7] & (\reg7|Add0~11  $ (GND))) # (!\reg7|Q [7] & (!\reg7|Add0~11  & VCC))
// \reg7|Add0~13  = CARRY((\reg7|Q [7] & !\reg7|Add0~11 ))

	.dataa(vcc),
	.datab(\reg7|Q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~11 ),
	.combout(\reg7|Add0~12_combout ),
	.cout(\reg7|Add0~13 ));
// synopsys translate_off
defparam \reg7|Add0~12 .lut_mask = 16'hC30C;
defparam \reg7|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N15
cycloneii_lcell_ff \reg7|Q[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [7]));

// Location: LCCOMB_X64_Y25_N16
cycloneii_lcell_comb \reg7|Add0~14 (
// Equation(s):
// \reg7|Add0~14_combout  = (\reg7|Q [8] & (!\reg7|Add0~13 )) # (!\reg7|Q [8] & ((\reg7|Add0~13 ) # (GND)))
// \reg7|Add0~15  = CARRY((!\reg7|Add0~13 ) # (!\reg7|Q [8]))

	.dataa(\reg7|Q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~13 ),
	.combout(\reg7|Add0~14_combout ),
	.cout(\reg7|Add0~15 ));
// synopsys translate_off
defparam \reg7|Add0~14 .lut_mask = 16'h5A5F;
defparam \reg7|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N17
cycloneii_lcell_ff \reg7|Q[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [8]));

// Location: LCCOMB_X64_Y25_N18
cycloneii_lcell_comb \reg7|Add0~16 (
// Equation(s):
// \reg7|Add0~16_combout  = (\reg7|Q [9] & (\reg7|Add0~15  $ (GND))) # (!\reg7|Q [9] & (!\reg7|Add0~15  & VCC))
// \reg7|Add0~17  = CARRY((\reg7|Q [9] & !\reg7|Add0~15 ))

	.dataa(vcc),
	.datab(\reg7|Q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~15 ),
	.combout(\reg7|Add0~16_combout ),
	.cout(\reg7|Add0~17 ));
// synopsys translate_off
defparam \reg7|Add0~16 .lut_mask = 16'hC30C;
defparam \reg7|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N19
cycloneii_lcell_ff \reg7|Q[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [9]));

// Location: LCCOMB_X64_Y25_N20
cycloneii_lcell_comb \reg7|Add0~18 (
// Equation(s):
// \reg7|Add0~18_combout  = (\reg7|Q [10] & (!\reg7|Add0~17 )) # (!\reg7|Q [10] & ((\reg7|Add0~17 ) # (GND)))
// \reg7|Add0~19  = CARRY((!\reg7|Add0~17 ) # (!\reg7|Q [10]))

	.dataa(\reg7|Q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~17 ),
	.combout(\reg7|Add0~18_combout ),
	.cout(\reg7|Add0~19 ));
// synopsys translate_off
defparam \reg7|Add0~18 .lut_mask = 16'h5A5F;
defparam \reg7|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N21
cycloneii_lcell_ff \reg7|Q[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [10]));

// Location: LCCOMB_X64_Y25_N22
cycloneii_lcell_comb \reg7|Add0~20 (
// Equation(s):
// \reg7|Add0~20_combout  = (\reg7|Q [11] & (\reg7|Add0~19  $ (GND))) # (!\reg7|Q [11] & (!\reg7|Add0~19  & VCC))
// \reg7|Add0~21  = CARRY((\reg7|Q [11] & !\reg7|Add0~19 ))

	.dataa(vcc),
	.datab(\reg7|Q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~19 ),
	.combout(\reg7|Add0~20_combout ),
	.cout(\reg7|Add0~21 ));
// synopsys translate_off
defparam \reg7|Add0~20 .lut_mask = 16'hC30C;
defparam \reg7|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N23
cycloneii_lcell_ff \reg7|Q[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [11]));

// Location: LCCOMB_X64_Y25_N24
cycloneii_lcell_comb \reg7|Add0~22 (
// Equation(s):
// \reg7|Add0~22_combout  = (\reg7|Q [12] & (!\reg7|Add0~21 )) # (!\reg7|Q [12] & ((\reg7|Add0~21 ) # (GND)))
// \reg7|Add0~23  = CARRY((!\reg7|Add0~21 ) # (!\reg7|Q [12]))

	.dataa(\reg7|Q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~21 ),
	.combout(\reg7|Add0~22_combout ),
	.cout(\reg7|Add0~23 ));
// synopsys translate_off
defparam \reg7|Add0~22 .lut_mask = 16'h5A5F;
defparam \reg7|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N25
cycloneii_lcell_ff \reg7|Q[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [12]));

// Location: LCCOMB_X64_Y25_N26
cycloneii_lcell_comb \reg7|Add0~24 (
// Equation(s):
// \reg7|Add0~24_combout  = (\reg7|Q [13] & (\reg7|Add0~23  $ (GND))) # (!\reg7|Q [13] & (!\reg7|Add0~23  & VCC))
// \reg7|Add0~25  = CARRY((\reg7|Q [13] & !\reg7|Add0~23 ))

	.dataa(vcc),
	.datab(\reg7|Q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~23 ),
	.combout(\reg7|Add0~24_combout ),
	.cout(\reg7|Add0~25 ));
// synopsys translate_off
defparam \reg7|Add0~24 .lut_mask = 16'hC30C;
defparam \reg7|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N27
cycloneii_lcell_ff \reg7|Q[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [13]));

// Location: LCCOMB_X64_Y25_N28
cycloneii_lcell_comb \reg7|Add0~26 (
// Equation(s):
// \reg7|Add0~26_combout  = (\reg7|Q [14] & (!\reg7|Add0~25 )) # (!\reg7|Q [14] & ((\reg7|Add0~25 ) # (GND)))
// \reg7|Add0~27  = CARRY((!\reg7|Add0~25 ) # (!\reg7|Q [14]))

	.dataa(vcc),
	.datab(\reg7|Q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Add0~25 ),
	.combout(\reg7|Add0~26_combout ),
	.cout(\reg7|Add0~27 ));
// synopsys translate_off
defparam \reg7|Add0~26 .lut_mask = 16'h3C3F;
defparam \reg7|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N29
cycloneii_lcell_ff \reg7|Q[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [14]));

// Location: LCCOMB_X64_Y25_N30
cycloneii_lcell_comb \reg7|Add0~28 (
// Equation(s):
// \reg7|Add0~28_combout  = \reg7|Add0~27  $ (!\reg7|Q [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg7|Q [15]),
	.cin(\reg7|Add0~27 ),
	.combout(\reg7|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg7|Add0~28 .lut_mask = 16'hF00F;
defparam \reg7|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y25_N31
cycloneii_lcell_ff \reg7|Q[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Add0~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|done~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [15]));

// Location: LCCOMB_X46_Y22_N8
cycloneii_lcell_comb \regA|data_out[0]~feeder (
// Equation(s):
// \regA|data_out[0]~feeder_combout  = \mux_inst|buswires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [0]),
	.cin(gnd),
	.combout(\regA|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N9
cycloneii_lcell_ff \regA|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [0]));

// Location: LCCOMB_X46_Y22_N2
cycloneii_lcell_comb \regA|data_out[1]~feeder (
// Equation(s):
// \regA|data_out[1]~feeder_combout  = \mux_inst|buswires [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [1]),
	.cin(gnd),
	.combout(\regA|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N3
cycloneii_lcell_ff \regA|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [1]));

// Location: LCCOMB_X46_Y22_N24
cycloneii_lcell_comb \regA|data_out[2]~feeder (
// Equation(s):
// \regA|data_out[2]~feeder_combout  = \mux_inst|buswires [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [2]),
	.cin(gnd),
	.combout(\regA|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y22_N25
cycloneii_lcell_ff \regA|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [2]));

// Location: LCFF_X41_Y22_N21
cycloneii_lcell_ff \regA|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [3]));

// Location: LCCOMB_X41_Y22_N2
cycloneii_lcell_comb \regA|data_out[5]~feeder (
// Equation(s):
// \regA|data_out[5]~feeder_combout  = \mux_inst|buswires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [5]),
	.cin(gnd),
	.combout(\regA|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N3
cycloneii_lcell_ff \regA|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [5]));

// Location: LCFF_X41_Y22_N1
cycloneii_lcell_ff \regA|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [6]));

// Location: LCCOMB_X41_Y22_N14
cycloneii_lcell_comb \regA|data_out[7]~feeder (
// Equation(s):
// \regA|data_out[7]~feeder_combout  = \mux_inst|buswires [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [7]),
	.cin(gnd),
	.combout(\regA|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N15
cycloneii_lcell_ff \regA|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [7]));

// Location: LCFF_X41_Y22_N17
cycloneii_lcell_ff \regA|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [9]));

// Location: LCFF_X41_Y22_N23
cycloneii_lcell_ff \regA|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [11]));

// Location: LCCOMB_X41_Y22_N24
cycloneii_lcell_comb \regA|data_out[12]~feeder (
// Equation(s):
// \regA|data_out[12]~feeder_combout  = \mux_inst|buswires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [12]),
	.cin(gnd),
	.combout(\regA|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N25
cycloneii_lcell_ff \regA|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [12]));

// Location: LCFF_X42_Y22_N9
cycloneii_lcell_ff \regG|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addSub|Add0~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [2]));

// Location: LCCOMB_X64_Y24_N0
cycloneii_lcell_comb \ctrl|Selector27~0 (
// Equation(s):
// \ctrl|Selector27~0_combout  = (\reg7|Q [2]) # ((!\reg7|Q [0] & !\reg7|Q [1]))

	.dataa(vcc),
	.datab(\reg7|Q [2]),
	.datac(\reg7|Q [0]),
	.datad(\reg7|Q [1]),
	.cin(gnd),
	.combout(\ctrl|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector27~0 .lut_mask = 16'hCCCF;
defparam \ctrl|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N14
cycloneii_lcell_comb \memoria~0 (
// Equation(s):
// \memoria~0_combout  = (\reg7|Q [2]) # (\reg7|Add0~0_combout )

	.dataa(vcc),
	.datab(\reg7|Q [2]),
	.datac(vcc),
	.datad(\reg7|Add0~0_combout ),
	.cin(gnd),
	.combout(\memoria~0_combout ),
	.cout());
// synopsys translate_off
defparam \memoria~0 .lut_mask = 16'hFFCC;
defparam \memoria~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[0]~I (
	.datain(\mux_inst|buswires [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[0]));
// synopsys translate_off
defparam \q[0]~I .input_async_reset = "none";
defparam \q[0]~I .input_power_up = "low";
defparam \q[0]~I .input_register_mode = "none";
defparam \q[0]~I .input_sync_reset = "none";
defparam \q[0]~I .oe_async_reset = "none";
defparam \q[0]~I .oe_power_up = "low";
defparam \q[0]~I .oe_register_mode = "none";
defparam \q[0]~I .oe_sync_reset = "none";
defparam \q[0]~I .operation_mode = "output";
defparam \q[0]~I .output_async_reset = "none";
defparam \q[0]~I .output_power_up = "low";
defparam \q[0]~I .output_register_mode = "none";
defparam \q[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[1]~I (
	.datain(\mux_inst|buswires [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[1]));
// synopsys translate_off
defparam \q[1]~I .input_async_reset = "none";
defparam \q[1]~I .input_power_up = "low";
defparam \q[1]~I .input_register_mode = "none";
defparam \q[1]~I .input_sync_reset = "none";
defparam \q[1]~I .oe_async_reset = "none";
defparam \q[1]~I .oe_power_up = "low";
defparam \q[1]~I .oe_register_mode = "none";
defparam \q[1]~I .oe_sync_reset = "none";
defparam \q[1]~I .operation_mode = "output";
defparam \q[1]~I .output_async_reset = "none";
defparam \q[1]~I .output_power_up = "low";
defparam \q[1]~I .output_register_mode = "none";
defparam \q[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[2]~I (
	.datain(\mux_inst|buswires [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[2]));
// synopsys translate_off
defparam \q[2]~I .input_async_reset = "none";
defparam \q[2]~I .input_power_up = "low";
defparam \q[2]~I .input_register_mode = "none";
defparam \q[2]~I .input_sync_reset = "none";
defparam \q[2]~I .oe_async_reset = "none";
defparam \q[2]~I .oe_power_up = "low";
defparam \q[2]~I .oe_register_mode = "none";
defparam \q[2]~I .oe_sync_reset = "none";
defparam \q[2]~I .operation_mode = "output";
defparam \q[2]~I .output_async_reset = "none";
defparam \q[2]~I .output_power_up = "low";
defparam \q[2]~I .output_register_mode = "none";
defparam \q[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[3]~I (
	.datain(\mux_inst|buswires [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[3]));
// synopsys translate_off
defparam \q[3]~I .input_async_reset = "none";
defparam \q[3]~I .input_power_up = "low";
defparam \q[3]~I .input_register_mode = "none";
defparam \q[3]~I .input_sync_reset = "none";
defparam \q[3]~I .oe_async_reset = "none";
defparam \q[3]~I .oe_power_up = "low";
defparam \q[3]~I .oe_register_mode = "none";
defparam \q[3]~I .oe_sync_reset = "none";
defparam \q[3]~I .operation_mode = "output";
defparam \q[3]~I .output_async_reset = "none";
defparam \q[3]~I .output_power_up = "low";
defparam \q[3]~I .output_register_mode = "none";
defparam \q[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[4]~I (
	.datain(\mux_inst|buswires [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[4]));
// synopsys translate_off
defparam \q[4]~I .input_async_reset = "none";
defparam \q[4]~I .input_power_up = "low";
defparam \q[4]~I .input_register_mode = "none";
defparam \q[4]~I .input_sync_reset = "none";
defparam \q[4]~I .oe_async_reset = "none";
defparam \q[4]~I .oe_power_up = "low";
defparam \q[4]~I .oe_register_mode = "none";
defparam \q[4]~I .oe_sync_reset = "none";
defparam \q[4]~I .operation_mode = "output";
defparam \q[4]~I .output_async_reset = "none";
defparam \q[4]~I .output_power_up = "low";
defparam \q[4]~I .output_register_mode = "none";
defparam \q[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[5]~I (
	.datain(\mux_inst|buswires [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[5]));
// synopsys translate_off
defparam \q[5]~I .input_async_reset = "none";
defparam \q[5]~I .input_power_up = "low";
defparam \q[5]~I .input_register_mode = "none";
defparam \q[5]~I .input_sync_reset = "none";
defparam \q[5]~I .oe_async_reset = "none";
defparam \q[5]~I .oe_power_up = "low";
defparam \q[5]~I .oe_register_mode = "none";
defparam \q[5]~I .oe_sync_reset = "none";
defparam \q[5]~I .operation_mode = "output";
defparam \q[5]~I .output_async_reset = "none";
defparam \q[5]~I .output_power_up = "low";
defparam \q[5]~I .output_register_mode = "none";
defparam \q[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[6]~I (
	.datain(\mux_inst|buswires [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[6]));
// synopsys translate_off
defparam \q[6]~I .input_async_reset = "none";
defparam \q[6]~I .input_power_up = "low";
defparam \q[6]~I .input_register_mode = "none";
defparam \q[6]~I .input_sync_reset = "none";
defparam \q[6]~I .oe_async_reset = "none";
defparam \q[6]~I .oe_power_up = "low";
defparam \q[6]~I .oe_register_mode = "none";
defparam \q[6]~I .oe_sync_reset = "none";
defparam \q[6]~I .operation_mode = "output";
defparam \q[6]~I .output_async_reset = "none";
defparam \q[6]~I .output_power_up = "low";
defparam \q[6]~I .output_register_mode = "none";
defparam \q[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[7]~I (
	.datain(\mux_inst|buswires [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[7]));
// synopsys translate_off
defparam \q[7]~I .input_async_reset = "none";
defparam \q[7]~I .input_power_up = "low";
defparam \q[7]~I .input_register_mode = "none";
defparam \q[7]~I .input_sync_reset = "none";
defparam \q[7]~I .oe_async_reset = "none";
defparam \q[7]~I .oe_power_up = "low";
defparam \q[7]~I .oe_register_mode = "none";
defparam \q[7]~I .oe_sync_reset = "none";
defparam \q[7]~I .operation_mode = "output";
defparam \q[7]~I .output_async_reset = "none";
defparam \q[7]~I .output_power_up = "low";
defparam \q[7]~I .output_register_mode = "none";
defparam \q[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[8]~I (
	.datain(\mux_inst|buswires [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[8]));
// synopsys translate_off
defparam \q[8]~I .input_async_reset = "none";
defparam \q[8]~I .input_power_up = "low";
defparam \q[8]~I .input_register_mode = "none";
defparam \q[8]~I .input_sync_reset = "none";
defparam \q[8]~I .oe_async_reset = "none";
defparam \q[8]~I .oe_power_up = "low";
defparam \q[8]~I .oe_register_mode = "none";
defparam \q[8]~I .oe_sync_reset = "none";
defparam \q[8]~I .operation_mode = "output";
defparam \q[8]~I .output_async_reset = "none";
defparam \q[8]~I .output_power_up = "low";
defparam \q[8]~I .output_register_mode = "none";
defparam \q[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[9]~I (
	.datain(\mux_inst|buswires [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[9]));
// synopsys translate_off
defparam \q[9]~I .input_async_reset = "none";
defparam \q[9]~I .input_power_up = "low";
defparam \q[9]~I .input_register_mode = "none";
defparam \q[9]~I .input_sync_reset = "none";
defparam \q[9]~I .oe_async_reset = "none";
defparam \q[9]~I .oe_power_up = "low";
defparam \q[9]~I .oe_register_mode = "none";
defparam \q[9]~I .oe_sync_reset = "none";
defparam \q[9]~I .operation_mode = "output";
defparam \q[9]~I .output_async_reset = "none";
defparam \q[9]~I .output_power_up = "low";
defparam \q[9]~I .output_register_mode = "none";
defparam \q[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[10]~I (
	.datain(\mux_inst|buswires [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[10]));
// synopsys translate_off
defparam \q[10]~I .input_async_reset = "none";
defparam \q[10]~I .input_power_up = "low";
defparam \q[10]~I .input_register_mode = "none";
defparam \q[10]~I .input_sync_reset = "none";
defparam \q[10]~I .oe_async_reset = "none";
defparam \q[10]~I .oe_power_up = "low";
defparam \q[10]~I .oe_register_mode = "none";
defparam \q[10]~I .oe_sync_reset = "none";
defparam \q[10]~I .operation_mode = "output";
defparam \q[10]~I .output_async_reset = "none";
defparam \q[10]~I .output_power_up = "low";
defparam \q[10]~I .output_register_mode = "none";
defparam \q[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[11]~I (
	.datain(\mux_inst|buswires [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[11]));
// synopsys translate_off
defparam \q[11]~I .input_async_reset = "none";
defparam \q[11]~I .input_power_up = "low";
defparam \q[11]~I .input_register_mode = "none";
defparam \q[11]~I .input_sync_reset = "none";
defparam \q[11]~I .oe_async_reset = "none";
defparam \q[11]~I .oe_power_up = "low";
defparam \q[11]~I .oe_register_mode = "none";
defparam \q[11]~I .oe_sync_reset = "none";
defparam \q[11]~I .operation_mode = "output";
defparam \q[11]~I .output_async_reset = "none";
defparam \q[11]~I .output_power_up = "low";
defparam \q[11]~I .output_register_mode = "none";
defparam \q[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[12]~I (
	.datain(\mux_inst|buswires [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[12]));
// synopsys translate_off
defparam \q[12]~I .input_async_reset = "none";
defparam \q[12]~I .input_power_up = "low";
defparam \q[12]~I .input_register_mode = "none";
defparam \q[12]~I .input_sync_reset = "none";
defparam \q[12]~I .oe_async_reset = "none";
defparam \q[12]~I .oe_power_up = "low";
defparam \q[12]~I .oe_register_mode = "none";
defparam \q[12]~I .oe_sync_reset = "none";
defparam \q[12]~I .operation_mode = "output";
defparam \q[12]~I .output_async_reset = "none";
defparam \q[12]~I .output_power_up = "low";
defparam \q[12]~I .output_register_mode = "none";
defparam \q[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[13]~I (
	.datain(\mux_inst|buswires [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[13]));
// synopsys translate_off
defparam \q[13]~I .input_async_reset = "none";
defparam \q[13]~I .input_power_up = "low";
defparam \q[13]~I .input_register_mode = "none";
defparam \q[13]~I .input_sync_reset = "none";
defparam \q[13]~I .oe_async_reset = "none";
defparam \q[13]~I .oe_power_up = "low";
defparam \q[13]~I .oe_register_mode = "none";
defparam \q[13]~I .oe_sync_reset = "none";
defparam \q[13]~I .operation_mode = "output";
defparam \q[13]~I .output_async_reset = "none";
defparam \q[13]~I .output_power_up = "low";
defparam \q[13]~I .output_register_mode = "none";
defparam \q[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[14]~I (
	.datain(\mux_inst|buswires [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[14]));
// synopsys translate_off
defparam \q[14]~I .input_async_reset = "none";
defparam \q[14]~I .input_power_up = "low";
defparam \q[14]~I .input_register_mode = "none";
defparam \q[14]~I .input_sync_reset = "none";
defparam \q[14]~I .oe_async_reset = "none";
defparam \q[14]~I .oe_power_up = "low";
defparam \q[14]~I .oe_register_mode = "none";
defparam \q[14]~I .oe_sync_reset = "none";
defparam \q[14]~I .operation_mode = "output";
defparam \q[14]~I .output_async_reset = "none";
defparam \q[14]~I .output_power_up = "low";
defparam \q[14]~I .output_register_mode = "none";
defparam \q[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[15]~I (
	.datain(\mux_inst|buswires [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[15]));
// synopsys translate_off
defparam \q[15]~I .input_async_reset = "none";
defparam \q[15]~I .input_power_up = "low";
defparam \q[15]~I .input_register_mode = "none";
defparam \q[15]~I .input_sync_reset = "none";
defparam \q[15]~I .oe_async_reset = "none";
defparam \q[15]~I .oe_power_up = "low";
defparam \q[15]~I .oe_register_mode = "none";
defparam \q[15]~I .oe_sync_reset = "none";
defparam \q[15]~I .operation_mode = "output";
defparam \q[15]~I .output_async_reset = "none";
defparam \q[15]~I .output_power_up = "low";
defparam \q[15]~I .output_register_mode = "none";
defparam \q[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[0]~I (
	.datain(\reg0|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[0]));
// synopsys translate_off
defparam \r0t[0]~I .input_async_reset = "none";
defparam \r0t[0]~I .input_power_up = "low";
defparam \r0t[0]~I .input_register_mode = "none";
defparam \r0t[0]~I .input_sync_reset = "none";
defparam \r0t[0]~I .oe_async_reset = "none";
defparam \r0t[0]~I .oe_power_up = "low";
defparam \r0t[0]~I .oe_register_mode = "none";
defparam \r0t[0]~I .oe_sync_reset = "none";
defparam \r0t[0]~I .operation_mode = "output";
defparam \r0t[0]~I .output_async_reset = "none";
defparam \r0t[0]~I .output_power_up = "low";
defparam \r0t[0]~I .output_register_mode = "none";
defparam \r0t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[1]~I (
	.datain(\reg0|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[1]));
// synopsys translate_off
defparam \r0t[1]~I .input_async_reset = "none";
defparam \r0t[1]~I .input_power_up = "low";
defparam \r0t[1]~I .input_register_mode = "none";
defparam \r0t[1]~I .input_sync_reset = "none";
defparam \r0t[1]~I .oe_async_reset = "none";
defparam \r0t[1]~I .oe_power_up = "low";
defparam \r0t[1]~I .oe_register_mode = "none";
defparam \r0t[1]~I .oe_sync_reset = "none";
defparam \r0t[1]~I .operation_mode = "output";
defparam \r0t[1]~I .output_async_reset = "none";
defparam \r0t[1]~I .output_power_up = "low";
defparam \r0t[1]~I .output_register_mode = "none";
defparam \r0t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[2]~I (
	.datain(\reg0|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[2]));
// synopsys translate_off
defparam \r0t[2]~I .input_async_reset = "none";
defparam \r0t[2]~I .input_power_up = "low";
defparam \r0t[2]~I .input_register_mode = "none";
defparam \r0t[2]~I .input_sync_reset = "none";
defparam \r0t[2]~I .oe_async_reset = "none";
defparam \r0t[2]~I .oe_power_up = "low";
defparam \r0t[2]~I .oe_register_mode = "none";
defparam \r0t[2]~I .oe_sync_reset = "none";
defparam \r0t[2]~I .operation_mode = "output";
defparam \r0t[2]~I .output_async_reset = "none";
defparam \r0t[2]~I .output_power_up = "low";
defparam \r0t[2]~I .output_register_mode = "none";
defparam \r0t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[3]~I (
	.datain(\reg0|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[3]));
// synopsys translate_off
defparam \r0t[3]~I .input_async_reset = "none";
defparam \r0t[3]~I .input_power_up = "low";
defparam \r0t[3]~I .input_register_mode = "none";
defparam \r0t[3]~I .input_sync_reset = "none";
defparam \r0t[3]~I .oe_async_reset = "none";
defparam \r0t[3]~I .oe_power_up = "low";
defparam \r0t[3]~I .oe_register_mode = "none";
defparam \r0t[3]~I .oe_sync_reset = "none";
defparam \r0t[3]~I .operation_mode = "output";
defparam \r0t[3]~I .output_async_reset = "none";
defparam \r0t[3]~I .output_power_up = "low";
defparam \r0t[3]~I .output_register_mode = "none";
defparam \r0t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[4]~I (
	.datain(\reg0|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[4]));
// synopsys translate_off
defparam \r0t[4]~I .input_async_reset = "none";
defparam \r0t[4]~I .input_power_up = "low";
defparam \r0t[4]~I .input_register_mode = "none";
defparam \r0t[4]~I .input_sync_reset = "none";
defparam \r0t[4]~I .oe_async_reset = "none";
defparam \r0t[4]~I .oe_power_up = "low";
defparam \r0t[4]~I .oe_register_mode = "none";
defparam \r0t[4]~I .oe_sync_reset = "none";
defparam \r0t[4]~I .operation_mode = "output";
defparam \r0t[4]~I .output_async_reset = "none";
defparam \r0t[4]~I .output_power_up = "low";
defparam \r0t[4]~I .output_register_mode = "none";
defparam \r0t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[5]~I (
	.datain(\reg0|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[5]));
// synopsys translate_off
defparam \r0t[5]~I .input_async_reset = "none";
defparam \r0t[5]~I .input_power_up = "low";
defparam \r0t[5]~I .input_register_mode = "none";
defparam \r0t[5]~I .input_sync_reset = "none";
defparam \r0t[5]~I .oe_async_reset = "none";
defparam \r0t[5]~I .oe_power_up = "low";
defparam \r0t[5]~I .oe_register_mode = "none";
defparam \r0t[5]~I .oe_sync_reset = "none";
defparam \r0t[5]~I .operation_mode = "output";
defparam \r0t[5]~I .output_async_reset = "none";
defparam \r0t[5]~I .output_power_up = "low";
defparam \r0t[5]~I .output_register_mode = "none";
defparam \r0t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[6]~I (
	.datain(\reg0|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[6]));
// synopsys translate_off
defparam \r0t[6]~I .input_async_reset = "none";
defparam \r0t[6]~I .input_power_up = "low";
defparam \r0t[6]~I .input_register_mode = "none";
defparam \r0t[6]~I .input_sync_reset = "none";
defparam \r0t[6]~I .oe_async_reset = "none";
defparam \r0t[6]~I .oe_power_up = "low";
defparam \r0t[6]~I .oe_register_mode = "none";
defparam \r0t[6]~I .oe_sync_reset = "none";
defparam \r0t[6]~I .operation_mode = "output";
defparam \r0t[6]~I .output_async_reset = "none";
defparam \r0t[6]~I .output_power_up = "low";
defparam \r0t[6]~I .output_register_mode = "none";
defparam \r0t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[7]~I (
	.datain(\reg0|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[7]));
// synopsys translate_off
defparam \r0t[7]~I .input_async_reset = "none";
defparam \r0t[7]~I .input_power_up = "low";
defparam \r0t[7]~I .input_register_mode = "none";
defparam \r0t[7]~I .input_sync_reset = "none";
defparam \r0t[7]~I .oe_async_reset = "none";
defparam \r0t[7]~I .oe_power_up = "low";
defparam \r0t[7]~I .oe_register_mode = "none";
defparam \r0t[7]~I .oe_sync_reset = "none";
defparam \r0t[7]~I .operation_mode = "output";
defparam \r0t[7]~I .output_async_reset = "none";
defparam \r0t[7]~I .output_power_up = "low";
defparam \r0t[7]~I .output_register_mode = "none";
defparam \r0t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[8]~I (
	.datain(\reg0|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[8]));
// synopsys translate_off
defparam \r0t[8]~I .input_async_reset = "none";
defparam \r0t[8]~I .input_power_up = "low";
defparam \r0t[8]~I .input_register_mode = "none";
defparam \r0t[8]~I .input_sync_reset = "none";
defparam \r0t[8]~I .oe_async_reset = "none";
defparam \r0t[8]~I .oe_power_up = "low";
defparam \r0t[8]~I .oe_register_mode = "none";
defparam \r0t[8]~I .oe_sync_reset = "none";
defparam \r0t[8]~I .operation_mode = "output";
defparam \r0t[8]~I .output_async_reset = "none";
defparam \r0t[8]~I .output_power_up = "low";
defparam \r0t[8]~I .output_register_mode = "none";
defparam \r0t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[9]~I (
	.datain(\reg0|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[9]));
// synopsys translate_off
defparam \r0t[9]~I .input_async_reset = "none";
defparam \r0t[9]~I .input_power_up = "low";
defparam \r0t[9]~I .input_register_mode = "none";
defparam \r0t[9]~I .input_sync_reset = "none";
defparam \r0t[9]~I .oe_async_reset = "none";
defparam \r0t[9]~I .oe_power_up = "low";
defparam \r0t[9]~I .oe_register_mode = "none";
defparam \r0t[9]~I .oe_sync_reset = "none";
defparam \r0t[9]~I .operation_mode = "output";
defparam \r0t[9]~I .output_async_reset = "none";
defparam \r0t[9]~I .output_power_up = "low";
defparam \r0t[9]~I .output_register_mode = "none";
defparam \r0t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[10]~I (
	.datain(\reg0|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[10]));
// synopsys translate_off
defparam \r0t[10]~I .input_async_reset = "none";
defparam \r0t[10]~I .input_power_up = "low";
defparam \r0t[10]~I .input_register_mode = "none";
defparam \r0t[10]~I .input_sync_reset = "none";
defparam \r0t[10]~I .oe_async_reset = "none";
defparam \r0t[10]~I .oe_power_up = "low";
defparam \r0t[10]~I .oe_register_mode = "none";
defparam \r0t[10]~I .oe_sync_reset = "none";
defparam \r0t[10]~I .operation_mode = "output";
defparam \r0t[10]~I .output_async_reset = "none";
defparam \r0t[10]~I .output_power_up = "low";
defparam \r0t[10]~I .output_register_mode = "none";
defparam \r0t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[11]~I (
	.datain(\reg0|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[11]));
// synopsys translate_off
defparam \r0t[11]~I .input_async_reset = "none";
defparam \r0t[11]~I .input_power_up = "low";
defparam \r0t[11]~I .input_register_mode = "none";
defparam \r0t[11]~I .input_sync_reset = "none";
defparam \r0t[11]~I .oe_async_reset = "none";
defparam \r0t[11]~I .oe_power_up = "low";
defparam \r0t[11]~I .oe_register_mode = "none";
defparam \r0t[11]~I .oe_sync_reset = "none";
defparam \r0t[11]~I .operation_mode = "output";
defparam \r0t[11]~I .output_async_reset = "none";
defparam \r0t[11]~I .output_power_up = "low";
defparam \r0t[11]~I .output_register_mode = "none";
defparam \r0t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[12]~I (
	.datain(\reg0|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[12]));
// synopsys translate_off
defparam \r0t[12]~I .input_async_reset = "none";
defparam \r0t[12]~I .input_power_up = "low";
defparam \r0t[12]~I .input_register_mode = "none";
defparam \r0t[12]~I .input_sync_reset = "none";
defparam \r0t[12]~I .oe_async_reset = "none";
defparam \r0t[12]~I .oe_power_up = "low";
defparam \r0t[12]~I .oe_register_mode = "none";
defparam \r0t[12]~I .oe_sync_reset = "none";
defparam \r0t[12]~I .operation_mode = "output";
defparam \r0t[12]~I .output_async_reset = "none";
defparam \r0t[12]~I .output_power_up = "low";
defparam \r0t[12]~I .output_register_mode = "none";
defparam \r0t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[13]~I (
	.datain(\reg0|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[13]));
// synopsys translate_off
defparam \r0t[13]~I .input_async_reset = "none";
defparam \r0t[13]~I .input_power_up = "low";
defparam \r0t[13]~I .input_register_mode = "none";
defparam \r0t[13]~I .input_sync_reset = "none";
defparam \r0t[13]~I .oe_async_reset = "none";
defparam \r0t[13]~I .oe_power_up = "low";
defparam \r0t[13]~I .oe_register_mode = "none";
defparam \r0t[13]~I .oe_sync_reset = "none";
defparam \r0t[13]~I .operation_mode = "output";
defparam \r0t[13]~I .output_async_reset = "none";
defparam \r0t[13]~I .output_power_up = "low";
defparam \r0t[13]~I .output_register_mode = "none";
defparam \r0t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[14]~I (
	.datain(\reg0|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[14]));
// synopsys translate_off
defparam \r0t[14]~I .input_async_reset = "none";
defparam \r0t[14]~I .input_power_up = "low";
defparam \r0t[14]~I .input_register_mode = "none";
defparam \r0t[14]~I .input_sync_reset = "none";
defparam \r0t[14]~I .oe_async_reset = "none";
defparam \r0t[14]~I .oe_power_up = "low";
defparam \r0t[14]~I .oe_register_mode = "none";
defparam \r0t[14]~I .oe_sync_reset = "none";
defparam \r0t[14]~I .operation_mode = "output";
defparam \r0t[14]~I .output_async_reset = "none";
defparam \r0t[14]~I .output_power_up = "low";
defparam \r0t[14]~I .output_register_mode = "none";
defparam \r0t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[15]~I (
	.datain(\reg0|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[15]));
// synopsys translate_off
defparam \r0t[15]~I .input_async_reset = "none";
defparam \r0t[15]~I .input_power_up = "low";
defparam \r0t[15]~I .input_register_mode = "none";
defparam \r0t[15]~I .input_sync_reset = "none";
defparam \r0t[15]~I .oe_async_reset = "none";
defparam \r0t[15]~I .oe_power_up = "low";
defparam \r0t[15]~I .oe_register_mode = "none";
defparam \r0t[15]~I .oe_sync_reset = "none";
defparam \r0t[15]~I .operation_mode = "output";
defparam \r0t[15]~I .output_async_reset = "none";
defparam \r0t[15]~I .output_power_up = "low";
defparam \r0t[15]~I .output_register_mode = "none";
defparam \r0t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[0]~I (
	.datain(\reg1|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[0]));
// synopsys translate_off
defparam \r1t[0]~I .input_async_reset = "none";
defparam \r1t[0]~I .input_power_up = "low";
defparam \r1t[0]~I .input_register_mode = "none";
defparam \r1t[0]~I .input_sync_reset = "none";
defparam \r1t[0]~I .oe_async_reset = "none";
defparam \r1t[0]~I .oe_power_up = "low";
defparam \r1t[0]~I .oe_register_mode = "none";
defparam \r1t[0]~I .oe_sync_reset = "none";
defparam \r1t[0]~I .operation_mode = "output";
defparam \r1t[0]~I .output_async_reset = "none";
defparam \r1t[0]~I .output_power_up = "low";
defparam \r1t[0]~I .output_register_mode = "none";
defparam \r1t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[1]~I (
	.datain(\reg1|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[1]));
// synopsys translate_off
defparam \r1t[1]~I .input_async_reset = "none";
defparam \r1t[1]~I .input_power_up = "low";
defparam \r1t[1]~I .input_register_mode = "none";
defparam \r1t[1]~I .input_sync_reset = "none";
defparam \r1t[1]~I .oe_async_reset = "none";
defparam \r1t[1]~I .oe_power_up = "low";
defparam \r1t[1]~I .oe_register_mode = "none";
defparam \r1t[1]~I .oe_sync_reset = "none";
defparam \r1t[1]~I .operation_mode = "output";
defparam \r1t[1]~I .output_async_reset = "none";
defparam \r1t[1]~I .output_power_up = "low";
defparam \r1t[1]~I .output_register_mode = "none";
defparam \r1t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[2]~I (
	.datain(\reg1|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[2]));
// synopsys translate_off
defparam \r1t[2]~I .input_async_reset = "none";
defparam \r1t[2]~I .input_power_up = "low";
defparam \r1t[2]~I .input_register_mode = "none";
defparam \r1t[2]~I .input_sync_reset = "none";
defparam \r1t[2]~I .oe_async_reset = "none";
defparam \r1t[2]~I .oe_power_up = "low";
defparam \r1t[2]~I .oe_register_mode = "none";
defparam \r1t[2]~I .oe_sync_reset = "none";
defparam \r1t[2]~I .operation_mode = "output";
defparam \r1t[2]~I .output_async_reset = "none";
defparam \r1t[2]~I .output_power_up = "low";
defparam \r1t[2]~I .output_register_mode = "none";
defparam \r1t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[3]~I (
	.datain(\reg1|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[3]));
// synopsys translate_off
defparam \r1t[3]~I .input_async_reset = "none";
defparam \r1t[3]~I .input_power_up = "low";
defparam \r1t[3]~I .input_register_mode = "none";
defparam \r1t[3]~I .input_sync_reset = "none";
defparam \r1t[3]~I .oe_async_reset = "none";
defparam \r1t[3]~I .oe_power_up = "low";
defparam \r1t[3]~I .oe_register_mode = "none";
defparam \r1t[3]~I .oe_sync_reset = "none";
defparam \r1t[3]~I .operation_mode = "output";
defparam \r1t[3]~I .output_async_reset = "none";
defparam \r1t[3]~I .output_power_up = "low";
defparam \r1t[3]~I .output_register_mode = "none";
defparam \r1t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[4]~I (
	.datain(\reg1|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[4]));
// synopsys translate_off
defparam \r1t[4]~I .input_async_reset = "none";
defparam \r1t[4]~I .input_power_up = "low";
defparam \r1t[4]~I .input_register_mode = "none";
defparam \r1t[4]~I .input_sync_reset = "none";
defparam \r1t[4]~I .oe_async_reset = "none";
defparam \r1t[4]~I .oe_power_up = "low";
defparam \r1t[4]~I .oe_register_mode = "none";
defparam \r1t[4]~I .oe_sync_reset = "none";
defparam \r1t[4]~I .operation_mode = "output";
defparam \r1t[4]~I .output_async_reset = "none";
defparam \r1t[4]~I .output_power_up = "low";
defparam \r1t[4]~I .output_register_mode = "none";
defparam \r1t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[5]~I (
	.datain(\reg1|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[5]));
// synopsys translate_off
defparam \r1t[5]~I .input_async_reset = "none";
defparam \r1t[5]~I .input_power_up = "low";
defparam \r1t[5]~I .input_register_mode = "none";
defparam \r1t[5]~I .input_sync_reset = "none";
defparam \r1t[5]~I .oe_async_reset = "none";
defparam \r1t[5]~I .oe_power_up = "low";
defparam \r1t[5]~I .oe_register_mode = "none";
defparam \r1t[5]~I .oe_sync_reset = "none";
defparam \r1t[5]~I .operation_mode = "output";
defparam \r1t[5]~I .output_async_reset = "none";
defparam \r1t[5]~I .output_power_up = "low";
defparam \r1t[5]~I .output_register_mode = "none";
defparam \r1t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[6]~I (
	.datain(\reg1|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[6]));
// synopsys translate_off
defparam \r1t[6]~I .input_async_reset = "none";
defparam \r1t[6]~I .input_power_up = "low";
defparam \r1t[6]~I .input_register_mode = "none";
defparam \r1t[6]~I .input_sync_reset = "none";
defparam \r1t[6]~I .oe_async_reset = "none";
defparam \r1t[6]~I .oe_power_up = "low";
defparam \r1t[6]~I .oe_register_mode = "none";
defparam \r1t[6]~I .oe_sync_reset = "none";
defparam \r1t[6]~I .operation_mode = "output";
defparam \r1t[6]~I .output_async_reset = "none";
defparam \r1t[6]~I .output_power_up = "low";
defparam \r1t[6]~I .output_register_mode = "none";
defparam \r1t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[7]~I (
	.datain(\reg1|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[7]));
// synopsys translate_off
defparam \r1t[7]~I .input_async_reset = "none";
defparam \r1t[7]~I .input_power_up = "low";
defparam \r1t[7]~I .input_register_mode = "none";
defparam \r1t[7]~I .input_sync_reset = "none";
defparam \r1t[7]~I .oe_async_reset = "none";
defparam \r1t[7]~I .oe_power_up = "low";
defparam \r1t[7]~I .oe_register_mode = "none";
defparam \r1t[7]~I .oe_sync_reset = "none";
defparam \r1t[7]~I .operation_mode = "output";
defparam \r1t[7]~I .output_async_reset = "none";
defparam \r1t[7]~I .output_power_up = "low";
defparam \r1t[7]~I .output_register_mode = "none";
defparam \r1t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[8]~I (
	.datain(\reg1|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[8]));
// synopsys translate_off
defparam \r1t[8]~I .input_async_reset = "none";
defparam \r1t[8]~I .input_power_up = "low";
defparam \r1t[8]~I .input_register_mode = "none";
defparam \r1t[8]~I .input_sync_reset = "none";
defparam \r1t[8]~I .oe_async_reset = "none";
defparam \r1t[8]~I .oe_power_up = "low";
defparam \r1t[8]~I .oe_register_mode = "none";
defparam \r1t[8]~I .oe_sync_reset = "none";
defparam \r1t[8]~I .operation_mode = "output";
defparam \r1t[8]~I .output_async_reset = "none";
defparam \r1t[8]~I .output_power_up = "low";
defparam \r1t[8]~I .output_register_mode = "none";
defparam \r1t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[9]~I (
	.datain(\reg1|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[9]));
// synopsys translate_off
defparam \r1t[9]~I .input_async_reset = "none";
defparam \r1t[9]~I .input_power_up = "low";
defparam \r1t[9]~I .input_register_mode = "none";
defparam \r1t[9]~I .input_sync_reset = "none";
defparam \r1t[9]~I .oe_async_reset = "none";
defparam \r1t[9]~I .oe_power_up = "low";
defparam \r1t[9]~I .oe_register_mode = "none";
defparam \r1t[9]~I .oe_sync_reset = "none";
defparam \r1t[9]~I .operation_mode = "output";
defparam \r1t[9]~I .output_async_reset = "none";
defparam \r1t[9]~I .output_power_up = "low";
defparam \r1t[9]~I .output_register_mode = "none";
defparam \r1t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[10]~I (
	.datain(\reg1|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[10]));
// synopsys translate_off
defparam \r1t[10]~I .input_async_reset = "none";
defparam \r1t[10]~I .input_power_up = "low";
defparam \r1t[10]~I .input_register_mode = "none";
defparam \r1t[10]~I .input_sync_reset = "none";
defparam \r1t[10]~I .oe_async_reset = "none";
defparam \r1t[10]~I .oe_power_up = "low";
defparam \r1t[10]~I .oe_register_mode = "none";
defparam \r1t[10]~I .oe_sync_reset = "none";
defparam \r1t[10]~I .operation_mode = "output";
defparam \r1t[10]~I .output_async_reset = "none";
defparam \r1t[10]~I .output_power_up = "low";
defparam \r1t[10]~I .output_register_mode = "none";
defparam \r1t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[11]~I (
	.datain(\reg1|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[11]));
// synopsys translate_off
defparam \r1t[11]~I .input_async_reset = "none";
defparam \r1t[11]~I .input_power_up = "low";
defparam \r1t[11]~I .input_register_mode = "none";
defparam \r1t[11]~I .input_sync_reset = "none";
defparam \r1t[11]~I .oe_async_reset = "none";
defparam \r1t[11]~I .oe_power_up = "low";
defparam \r1t[11]~I .oe_register_mode = "none";
defparam \r1t[11]~I .oe_sync_reset = "none";
defparam \r1t[11]~I .operation_mode = "output";
defparam \r1t[11]~I .output_async_reset = "none";
defparam \r1t[11]~I .output_power_up = "low";
defparam \r1t[11]~I .output_register_mode = "none";
defparam \r1t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[12]~I (
	.datain(\reg1|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[12]));
// synopsys translate_off
defparam \r1t[12]~I .input_async_reset = "none";
defparam \r1t[12]~I .input_power_up = "low";
defparam \r1t[12]~I .input_register_mode = "none";
defparam \r1t[12]~I .input_sync_reset = "none";
defparam \r1t[12]~I .oe_async_reset = "none";
defparam \r1t[12]~I .oe_power_up = "low";
defparam \r1t[12]~I .oe_register_mode = "none";
defparam \r1t[12]~I .oe_sync_reset = "none";
defparam \r1t[12]~I .operation_mode = "output";
defparam \r1t[12]~I .output_async_reset = "none";
defparam \r1t[12]~I .output_power_up = "low";
defparam \r1t[12]~I .output_register_mode = "none";
defparam \r1t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[13]~I (
	.datain(\reg1|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[13]));
// synopsys translate_off
defparam \r1t[13]~I .input_async_reset = "none";
defparam \r1t[13]~I .input_power_up = "low";
defparam \r1t[13]~I .input_register_mode = "none";
defparam \r1t[13]~I .input_sync_reset = "none";
defparam \r1t[13]~I .oe_async_reset = "none";
defparam \r1t[13]~I .oe_power_up = "low";
defparam \r1t[13]~I .oe_register_mode = "none";
defparam \r1t[13]~I .oe_sync_reset = "none";
defparam \r1t[13]~I .operation_mode = "output";
defparam \r1t[13]~I .output_async_reset = "none";
defparam \r1t[13]~I .output_power_up = "low";
defparam \r1t[13]~I .output_register_mode = "none";
defparam \r1t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[14]~I (
	.datain(\reg1|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[14]));
// synopsys translate_off
defparam \r1t[14]~I .input_async_reset = "none";
defparam \r1t[14]~I .input_power_up = "low";
defparam \r1t[14]~I .input_register_mode = "none";
defparam \r1t[14]~I .input_sync_reset = "none";
defparam \r1t[14]~I .oe_async_reset = "none";
defparam \r1t[14]~I .oe_power_up = "low";
defparam \r1t[14]~I .oe_register_mode = "none";
defparam \r1t[14]~I .oe_sync_reset = "none";
defparam \r1t[14]~I .operation_mode = "output";
defparam \r1t[14]~I .output_async_reset = "none";
defparam \r1t[14]~I .output_power_up = "low";
defparam \r1t[14]~I .output_register_mode = "none";
defparam \r1t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[15]~I (
	.datain(\reg1|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[15]));
// synopsys translate_off
defparam \r1t[15]~I .input_async_reset = "none";
defparam \r1t[15]~I .input_power_up = "low";
defparam \r1t[15]~I .input_register_mode = "none";
defparam \r1t[15]~I .input_sync_reset = "none";
defparam \r1t[15]~I .oe_async_reset = "none";
defparam \r1t[15]~I .oe_power_up = "low";
defparam \r1t[15]~I .oe_register_mode = "none";
defparam \r1t[15]~I .oe_sync_reset = "none";
defparam \r1t[15]~I .operation_mode = "output";
defparam \r1t[15]~I .output_async_reset = "none";
defparam \r1t[15]~I .output_power_up = "low";
defparam \r1t[15]~I .output_register_mode = "none";
defparam \r1t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[0]));
// synopsys translate_off
defparam \r2t[0]~I .input_async_reset = "none";
defparam \r2t[0]~I .input_power_up = "low";
defparam \r2t[0]~I .input_register_mode = "none";
defparam \r2t[0]~I .input_sync_reset = "none";
defparam \r2t[0]~I .oe_async_reset = "none";
defparam \r2t[0]~I .oe_power_up = "low";
defparam \r2t[0]~I .oe_register_mode = "none";
defparam \r2t[0]~I .oe_sync_reset = "none";
defparam \r2t[0]~I .operation_mode = "output";
defparam \r2t[0]~I .output_async_reset = "none";
defparam \r2t[0]~I .output_power_up = "low";
defparam \r2t[0]~I .output_register_mode = "none";
defparam \r2t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[1]));
// synopsys translate_off
defparam \r2t[1]~I .input_async_reset = "none";
defparam \r2t[1]~I .input_power_up = "low";
defparam \r2t[1]~I .input_register_mode = "none";
defparam \r2t[1]~I .input_sync_reset = "none";
defparam \r2t[1]~I .oe_async_reset = "none";
defparam \r2t[1]~I .oe_power_up = "low";
defparam \r2t[1]~I .oe_register_mode = "none";
defparam \r2t[1]~I .oe_sync_reset = "none";
defparam \r2t[1]~I .operation_mode = "output";
defparam \r2t[1]~I .output_async_reset = "none";
defparam \r2t[1]~I .output_power_up = "low";
defparam \r2t[1]~I .output_register_mode = "none";
defparam \r2t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[2]));
// synopsys translate_off
defparam \r2t[2]~I .input_async_reset = "none";
defparam \r2t[2]~I .input_power_up = "low";
defparam \r2t[2]~I .input_register_mode = "none";
defparam \r2t[2]~I .input_sync_reset = "none";
defparam \r2t[2]~I .oe_async_reset = "none";
defparam \r2t[2]~I .oe_power_up = "low";
defparam \r2t[2]~I .oe_register_mode = "none";
defparam \r2t[2]~I .oe_sync_reset = "none";
defparam \r2t[2]~I .operation_mode = "output";
defparam \r2t[2]~I .output_async_reset = "none";
defparam \r2t[2]~I .output_power_up = "low";
defparam \r2t[2]~I .output_register_mode = "none";
defparam \r2t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[3]));
// synopsys translate_off
defparam \r2t[3]~I .input_async_reset = "none";
defparam \r2t[3]~I .input_power_up = "low";
defparam \r2t[3]~I .input_register_mode = "none";
defparam \r2t[3]~I .input_sync_reset = "none";
defparam \r2t[3]~I .oe_async_reset = "none";
defparam \r2t[3]~I .oe_power_up = "low";
defparam \r2t[3]~I .oe_register_mode = "none";
defparam \r2t[3]~I .oe_sync_reset = "none";
defparam \r2t[3]~I .operation_mode = "output";
defparam \r2t[3]~I .output_async_reset = "none";
defparam \r2t[3]~I .output_power_up = "low";
defparam \r2t[3]~I .output_register_mode = "none";
defparam \r2t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[4]));
// synopsys translate_off
defparam \r2t[4]~I .input_async_reset = "none";
defparam \r2t[4]~I .input_power_up = "low";
defparam \r2t[4]~I .input_register_mode = "none";
defparam \r2t[4]~I .input_sync_reset = "none";
defparam \r2t[4]~I .oe_async_reset = "none";
defparam \r2t[4]~I .oe_power_up = "low";
defparam \r2t[4]~I .oe_register_mode = "none";
defparam \r2t[4]~I .oe_sync_reset = "none";
defparam \r2t[4]~I .operation_mode = "output";
defparam \r2t[4]~I .output_async_reset = "none";
defparam \r2t[4]~I .output_power_up = "low";
defparam \r2t[4]~I .output_register_mode = "none";
defparam \r2t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[5]));
// synopsys translate_off
defparam \r2t[5]~I .input_async_reset = "none";
defparam \r2t[5]~I .input_power_up = "low";
defparam \r2t[5]~I .input_register_mode = "none";
defparam \r2t[5]~I .input_sync_reset = "none";
defparam \r2t[5]~I .oe_async_reset = "none";
defparam \r2t[5]~I .oe_power_up = "low";
defparam \r2t[5]~I .oe_register_mode = "none";
defparam \r2t[5]~I .oe_sync_reset = "none";
defparam \r2t[5]~I .operation_mode = "output";
defparam \r2t[5]~I .output_async_reset = "none";
defparam \r2t[5]~I .output_power_up = "low";
defparam \r2t[5]~I .output_register_mode = "none";
defparam \r2t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[6]));
// synopsys translate_off
defparam \r2t[6]~I .input_async_reset = "none";
defparam \r2t[6]~I .input_power_up = "low";
defparam \r2t[6]~I .input_register_mode = "none";
defparam \r2t[6]~I .input_sync_reset = "none";
defparam \r2t[6]~I .oe_async_reset = "none";
defparam \r2t[6]~I .oe_power_up = "low";
defparam \r2t[6]~I .oe_register_mode = "none";
defparam \r2t[6]~I .oe_sync_reset = "none";
defparam \r2t[6]~I .operation_mode = "output";
defparam \r2t[6]~I .output_async_reset = "none";
defparam \r2t[6]~I .output_power_up = "low";
defparam \r2t[6]~I .output_register_mode = "none";
defparam \r2t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[7]));
// synopsys translate_off
defparam \r2t[7]~I .input_async_reset = "none";
defparam \r2t[7]~I .input_power_up = "low";
defparam \r2t[7]~I .input_register_mode = "none";
defparam \r2t[7]~I .input_sync_reset = "none";
defparam \r2t[7]~I .oe_async_reset = "none";
defparam \r2t[7]~I .oe_power_up = "low";
defparam \r2t[7]~I .oe_register_mode = "none";
defparam \r2t[7]~I .oe_sync_reset = "none";
defparam \r2t[7]~I .operation_mode = "output";
defparam \r2t[7]~I .output_async_reset = "none";
defparam \r2t[7]~I .output_power_up = "low";
defparam \r2t[7]~I .output_register_mode = "none";
defparam \r2t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[8]));
// synopsys translate_off
defparam \r2t[8]~I .input_async_reset = "none";
defparam \r2t[8]~I .input_power_up = "low";
defparam \r2t[8]~I .input_register_mode = "none";
defparam \r2t[8]~I .input_sync_reset = "none";
defparam \r2t[8]~I .oe_async_reset = "none";
defparam \r2t[8]~I .oe_power_up = "low";
defparam \r2t[8]~I .oe_register_mode = "none";
defparam \r2t[8]~I .oe_sync_reset = "none";
defparam \r2t[8]~I .operation_mode = "output";
defparam \r2t[8]~I .output_async_reset = "none";
defparam \r2t[8]~I .output_power_up = "low";
defparam \r2t[8]~I .output_register_mode = "none";
defparam \r2t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[9]));
// synopsys translate_off
defparam \r2t[9]~I .input_async_reset = "none";
defparam \r2t[9]~I .input_power_up = "low";
defparam \r2t[9]~I .input_register_mode = "none";
defparam \r2t[9]~I .input_sync_reset = "none";
defparam \r2t[9]~I .oe_async_reset = "none";
defparam \r2t[9]~I .oe_power_up = "low";
defparam \r2t[9]~I .oe_register_mode = "none";
defparam \r2t[9]~I .oe_sync_reset = "none";
defparam \r2t[9]~I .operation_mode = "output";
defparam \r2t[9]~I .output_async_reset = "none";
defparam \r2t[9]~I .output_power_up = "low";
defparam \r2t[9]~I .output_register_mode = "none";
defparam \r2t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[10]));
// synopsys translate_off
defparam \r2t[10]~I .input_async_reset = "none";
defparam \r2t[10]~I .input_power_up = "low";
defparam \r2t[10]~I .input_register_mode = "none";
defparam \r2t[10]~I .input_sync_reset = "none";
defparam \r2t[10]~I .oe_async_reset = "none";
defparam \r2t[10]~I .oe_power_up = "low";
defparam \r2t[10]~I .oe_register_mode = "none";
defparam \r2t[10]~I .oe_sync_reset = "none";
defparam \r2t[10]~I .operation_mode = "output";
defparam \r2t[10]~I .output_async_reset = "none";
defparam \r2t[10]~I .output_power_up = "low";
defparam \r2t[10]~I .output_register_mode = "none";
defparam \r2t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[11]));
// synopsys translate_off
defparam \r2t[11]~I .input_async_reset = "none";
defparam \r2t[11]~I .input_power_up = "low";
defparam \r2t[11]~I .input_register_mode = "none";
defparam \r2t[11]~I .input_sync_reset = "none";
defparam \r2t[11]~I .oe_async_reset = "none";
defparam \r2t[11]~I .oe_power_up = "low";
defparam \r2t[11]~I .oe_register_mode = "none";
defparam \r2t[11]~I .oe_sync_reset = "none";
defparam \r2t[11]~I .operation_mode = "output";
defparam \r2t[11]~I .output_async_reset = "none";
defparam \r2t[11]~I .output_power_up = "low";
defparam \r2t[11]~I .output_register_mode = "none";
defparam \r2t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[12]));
// synopsys translate_off
defparam \r2t[12]~I .input_async_reset = "none";
defparam \r2t[12]~I .input_power_up = "low";
defparam \r2t[12]~I .input_register_mode = "none";
defparam \r2t[12]~I .input_sync_reset = "none";
defparam \r2t[12]~I .oe_async_reset = "none";
defparam \r2t[12]~I .oe_power_up = "low";
defparam \r2t[12]~I .oe_register_mode = "none";
defparam \r2t[12]~I .oe_sync_reset = "none";
defparam \r2t[12]~I .operation_mode = "output";
defparam \r2t[12]~I .output_async_reset = "none";
defparam \r2t[12]~I .output_power_up = "low";
defparam \r2t[12]~I .output_register_mode = "none";
defparam \r2t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[13]));
// synopsys translate_off
defparam \r2t[13]~I .input_async_reset = "none";
defparam \r2t[13]~I .input_power_up = "low";
defparam \r2t[13]~I .input_register_mode = "none";
defparam \r2t[13]~I .input_sync_reset = "none";
defparam \r2t[13]~I .oe_async_reset = "none";
defparam \r2t[13]~I .oe_power_up = "low";
defparam \r2t[13]~I .oe_register_mode = "none";
defparam \r2t[13]~I .oe_sync_reset = "none";
defparam \r2t[13]~I .operation_mode = "output";
defparam \r2t[13]~I .output_async_reset = "none";
defparam \r2t[13]~I .output_power_up = "low";
defparam \r2t[13]~I .output_register_mode = "none";
defparam \r2t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[14]));
// synopsys translate_off
defparam \r2t[14]~I .input_async_reset = "none";
defparam \r2t[14]~I .input_power_up = "low";
defparam \r2t[14]~I .input_register_mode = "none";
defparam \r2t[14]~I .input_sync_reset = "none";
defparam \r2t[14]~I .oe_async_reset = "none";
defparam \r2t[14]~I .oe_power_up = "low";
defparam \r2t[14]~I .oe_register_mode = "none";
defparam \r2t[14]~I .oe_sync_reset = "none";
defparam \r2t[14]~I .operation_mode = "output";
defparam \r2t[14]~I .output_async_reset = "none";
defparam \r2t[14]~I .output_power_up = "low";
defparam \r2t[14]~I .output_register_mode = "none";
defparam \r2t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[15]));
// synopsys translate_off
defparam \r2t[15]~I .input_async_reset = "none";
defparam \r2t[15]~I .input_power_up = "low";
defparam \r2t[15]~I .input_register_mode = "none";
defparam \r2t[15]~I .input_sync_reset = "none";
defparam \r2t[15]~I .oe_async_reset = "none";
defparam \r2t[15]~I .oe_power_up = "low";
defparam \r2t[15]~I .oe_register_mode = "none";
defparam \r2t[15]~I .oe_sync_reset = "none";
defparam \r2t[15]~I .operation_mode = "output";
defparam \r2t[15]~I .output_async_reset = "none";
defparam \r2t[15]~I .output_power_up = "low";
defparam \r2t[15]~I .output_register_mode = "none";
defparam \r2t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[0]));
// synopsys translate_off
defparam \r3t[0]~I .input_async_reset = "none";
defparam \r3t[0]~I .input_power_up = "low";
defparam \r3t[0]~I .input_register_mode = "none";
defparam \r3t[0]~I .input_sync_reset = "none";
defparam \r3t[0]~I .oe_async_reset = "none";
defparam \r3t[0]~I .oe_power_up = "low";
defparam \r3t[0]~I .oe_register_mode = "none";
defparam \r3t[0]~I .oe_sync_reset = "none";
defparam \r3t[0]~I .operation_mode = "output";
defparam \r3t[0]~I .output_async_reset = "none";
defparam \r3t[0]~I .output_power_up = "low";
defparam \r3t[0]~I .output_register_mode = "none";
defparam \r3t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[1]));
// synopsys translate_off
defparam \r3t[1]~I .input_async_reset = "none";
defparam \r3t[1]~I .input_power_up = "low";
defparam \r3t[1]~I .input_register_mode = "none";
defparam \r3t[1]~I .input_sync_reset = "none";
defparam \r3t[1]~I .oe_async_reset = "none";
defparam \r3t[1]~I .oe_power_up = "low";
defparam \r3t[1]~I .oe_register_mode = "none";
defparam \r3t[1]~I .oe_sync_reset = "none";
defparam \r3t[1]~I .operation_mode = "output";
defparam \r3t[1]~I .output_async_reset = "none";
defparam \r3t[1]~I .output_power_up = "low";
defparam \r3t[1]~I .output_register_mode = "none";
defparam \r3t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[2]));
// synopsys translate_off
defparam \r3t[2]~I .input_async_reset = "none";
defparam \r3t[2]~I .input_power_up = "low";
defparam \r3t[2]~I .input_register_mode = "none";
defparam \r3t[2]~I .input_sync_reset = "none";
defparam \r3t[2]~I .oe_async_reset = "none";
defparam \r3t[2]~I .oe_power_up = "low";
defparam \r3t[2]~I .oe_register_mode = "none";
defparam \r3t[2]~I .oe_sync_reset = "none";
defparam \r3t[2]~I .operation_mode = "output";
defparam \r3t[2]~I .output_async_reset = "none";
defparam \r3t[2]~I .output_power_up = "low";
defparam \r3t[2]~I .output_register_mode = "none";
defparam \r3t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[3]));
// synopsys translate_off
defparam \r3t[3]~I .input_async_reset = "none";
defparam \r3t[3]~I .input_power_up = "low";
defparam \r3t[3]~I .input_register_mode = "none";
defparam \r3t[3]~I .input_sync_reset = "none";
defparam \r3t[3]~I .oe_async_reset = "none";
defparam \r3t[3]~I .oe_power_up = "low";
defparam \r3t[3]~I .oe_register_mode = "none";
defparam \r3t[3]~I .oe_sync_reset = "none";
defparam \r3t[3]~I .operation_mode = "output";
defparam \r3t[3]~I .output_async_reset = "none";
defparam \r3t[3]~I .output_power_up = "low";
defparam \r3t[3]~I .output_register_mode = "none";
defparam \r3t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[4]));
// synopsys translate_off
defparam \r3t[4]~I .input_async_reset = "none";
defparam \r3t[4]~I .input_power_up = "low";
defparam \r3t[4]~I .input_register_mode = "none";
defparam \r3t[4]~I .input_sync_reset = "none";
defparam \r3t[4]~I .oe_async_reset = "none";
defparam \r3t[4]~I .oe_power_up = "low";
defparam \r3t[4]~I .oe_register_mode = "none";
defparam \r3t[4]~I .oe_sync_reset = "none";
defparam \r3t[4]~I .operation_mode = "output";
defparam \r3t[4]~I .output_async_reset = "none";
defparam \r3t[4]~I .output_power_up = "low";
defparam \r3t[4]~I .output_register_mode = "none";
defparam \r3t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[5]));
// synopsys translate_off
defparam \r3t[5]~I .input_async_reset = "none";
defparam \r3t[5]~I .input_power_up = "low";
defparam \r3t[5]~I .input_register_mode = "none";
defparam \r3t[5]~I .input_sync_reset = "none";
defparam \r3t[5]~I .oe_async_reset = "none";
defparam \r3t[5]~I .oe_power_up = "low";
defparam \r3t[5]~I .oe_register_mode = "none";
defparam \r3t[5]~I .oe_sync_reset = "none";
defparam \r3t[5]~I .operation_mode = "output";
defparam \r3t[5]~I .output_async_reset = "none";
defparam \r3t[5]~I .output_power_up = "low";
defparam \r3t[5]~I .output_register_mode = "none";
defparam \r3t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[6]));
// synopsys translate_off
defparam \r3t[6]~I .input_async_reset = "none";
defparam \r3t[6]~I .input_power_up = "low";
defparam \r3t[6]~I .input_register_mode = "none";
defparam \r3t[6]~I .input_sync_reset = "none";
defparam \r3t[6]~I .oe_async_reset = "none";
defparam \r3t[6]~I .oe_power_up = "low";
defparam \r3t[6]~I .oe_register_mode = "none";
defparam \r3t[6]~I .oe_sync_reset = "none";
defparam \r3t[6]~I .operation_mode = "output";
defparam \r3t[6]~I .output_async_reset = "none";
defparam \r3t[6]~I .output_power_up = "low";
defparam \r3t[6]~I .output_register_mode = "none";
defparam \r3t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[7]));
// synopsys translate_off
defparam \r3t[7]~I .input_async_reset = "none";
defparam \r3t[7]~I .input_power_up = "low";
defparam \r3t[7]~I .input_register_mode = "none";
defparam \r3t[7]~I .input_sync_reset = "none";
defparam \r3t[7]~I .oe_async_reset = "none";
defparam \r3t[7]~I .oe_power_up = "low";
defparam \r3t[7]~I .oe_register_mode = "none";
defparam \r3t[7]~I .oe_sync_reset = "none";
defparam \r3t[7]~I .operation_mode = "output";
defparam \r3t[7]~I .output_async_reset = "none";
defparam \r3t[7]~I .output_power_up = "low";
defparam \r3t[7]~I .output_register_mode = "none";
defparam \r3t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[8]));
// synopsys translate_off
defparam \r3t[8]~I .input_async_reset = "none";
defparam \r3t[8]~I .input_power_up = "low";
defparam \r3t[8]~I .input_register_mode = "none";
defparam \r3t[8]~I .input_sync_reset = "none";
defparam \r3t[8]~I .oe_async_reset = "none";
defparam \r3t[8]~I .oe_power_up = "low";
defparam \r3t[8]~I .oe_register_mode = "none";
defparam \r3t[8]~I .oe_sync_reset = "none";
defparam \r3t[8]~I .operation_mode = "output";
defparam \r3t[8]~I .output_async_reset = "none";
defparam \r3t[8]~I .output_power_up = "low";
defparam \r3t[8]~I .output_register_mode = "none";
defparam \r3t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[9]));
// synopsys translate_off
defparam \r3t[9]~I .input_async_reset = "none";
defparam \r3t[9]~I .input_power_up = "low";
defparam \r3t[9]~I .input_register_mode = "none";
defparam \r3t[9]~I .input_sync_reset = "none";
defparam \r3t[9]~I .oe_async_reset = "none";
defparam \r3t[9]~I .oe_power_up = "low";
defparam \r3t[9]~I .oe_register_mode = "none";
defparam \r3t[9]~I .oe_sync_reset = "none";
defparam \r3t[9]~I .operation_mode = "output";
defparam \r3t[9]~I .output_async_reset = "none";
defparam \r3t[9]~I .output_power_up = "low";
defparam \r3t[9]~I .output_register_mode = "none";
defparam \r3t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[10]));
// synopsys translate_off
defparam \r3t[10]~I .input_async_reset = "none";
defparam \r3t[10]~I .input_power_up = "low";
defparam \r3t[10]~I .input_register_mode = "none";
defparam \r3t[10]~I .input_sync_reset = "none";
defparam \r3t[10]~I .oe_async_reset = "none";
defparam \r3t[10]~I .oe_power_up = "low";
defparam \r3t[10]~I .oe_register_mode = "none";
defparam \r3t[10]~I .oe_sync_reset = "none";
defparam \r3t[10]~I .operation_mode = "output";
defparam \r3t[10]~I .output_async_reset = "none";
defparam \r3t[10]~I .output_power_up = "low";
defparam \r3t[10]~I .output_register_mode = "none";
defparam \r3t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[11]));
// synopsys translate_off
defparam \r3t[11]~I .input_async_reset = "none";
defparam \r3t[11]~I .input_power_up = "low";
defparam \r3t[11]~I .input_register_mode = "none";
defparam \r3t[11]~I .input_sync_reset = "none";
defparam \r3t[11]~I .oe_async_reset = "none";
defparam \r3t[11]~I .oe_power_up = "low";
defparam \r3t[11]~I .oe_register_mode = "none";
defparam \r3t[11]~I .oe_sync_reset = "none";
defparam \r3t[11]~I .operation_mode = "output";
defparam \r3t[11]~I .output_async_reset = "none";
defparam \r3t[11]~I .output_power_up = "low";
defparam \r3t[11]~I .output_register_mode = "none";
defparam \r3t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[12]));
// synopsys translate_off
defparam \r3t[12]~I .input_async_reset = "none";
defparam \r3t[12]~I .input_power_up = "low";
defparam \r3t[12]~I .input_register_mode = "none";
defparam \r3t[12]~I .input_sync_reset = "none";
defparam \r3t[12]~I .oe_async_reset = "none";
defparam \r3t[12]~I .oe_power_up = "low";
defparam \r3t[12]~I .oe_register_mode = "none";
defparam \r3t[12]~I .oe_sync_reset = "none";
defparam \r3t[12]~I .operation_mode = "output";
defparam \r3t[12]~I .output_async_reset = "none";
defparam \r3t[12]~I .output_power_up = "low";
defparam \r3t[12]~I .output_register_mode = "none";
defparam \r3t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[13]));
// synopsys translate_off
defparam \r3t[13]~I .input_async_reset = "none";
defparam \r3t[13]~I .input_power_up = "low";
defparam \r3t[13]~I .input_register_mode = "none";
defparam \r3t[13]~I .input_sync_reset = "none";
defparam \r3t[13]~I .oe_async_reset = "none";
defparam \r3t[13]~I .oe_power_up = "low";
defparam \r3t[13]~I .oe_register_mode = "none";
defparam \r3t[13]~I .oe_sync_reset = "none";
defparam \r3t[13]~I .operation_mode = "output";
defparam \r3t[13]~I .output_async_reset = "none";
defparam \r3t[13]~I .output_power_up = "low";
defparam \r3t[13]~I .output_register_mode = "none";
defparam \r3t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[14]));
// synopsys translate_off
defparam \r3t[14]~I .input_async_reset = "none";
defparam \r3t[14]~I .input_power_up = "low";
defparam \r3t[14]~I .input_register_mode = "none";
defparam \r3t[14]~I .input_sync_reset = "none";
defparam \r3t[14]~I .oe_async_reset = "none";
defparam \r3t[14]~I .oe_power_up = "low";
defparam \r3t[14]~I .oe_register_mode = "none";
defparam \r3t[14]~I .oe_sync_reset = "none";
defparam \r3t[14]~I .operation_mode = "output";
defparam \r3t[14]~I .output_async_reset = "none";
defparam \r3t[14]~I .output_power_up = "low";
defparam \r3t[14]~I .output_register_mode = "none";
defparam \r3t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[15]));
// synopsys translate_off
defparam \r3t[15]~I .input_async_reset = "none";
defparam \r3t[15]~I .input_power_up = "low";
defparam \r3t[15]~I .input_register_mode = "none";
defparam \r3t[15]~I .input_sync_reset = "none";
defparam \r3t[15]~I .oe_async_reset = "none";
defparam \r3t[15]~I .oe_power_up = "low";
defparam \r3t[15]~I .oe_register_mode = "none";
defparam \r3t[15]~I .oe_sync_reset = "none";
defparam \r3t[15]~I .operation_mode = "output";
defparam \r3t[15]~I .output_async_reset = "none";
defparam \r3t[15]~I .output_power_up = "low";
defparam \r3t[15]~I .output_register_mode = "none";
defparam \r3t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[0]));
// synopsys translate_off
defparam \r4t[0]~I .input_async_reset = "none";
defparam \r4t[0]~I .input_power_up = "low";
defparam \r4t[0]~I .input_register_mode = "none";
defparam \r4t[0]~I .input_sync_reset = "none";
defparam \r4t[0]~I .oe_async_reset = "none";
defparam \r4t[0]~I .oe_power_up = "low";
defparam \r4t[0]~I .oe_register_mode = "none";
defparam \r4t[0]~I .oe_sync_reset = "none";
defparam \r4t[0]~I .operation_mode = "output";
defparam \r4t[0]~I .output_async_reset = "none";
defparam \r4t[0]~I .output_power_up = "low";
defparam \r4t[0]~I .output_register_mode = "none";
defparam \r4t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[1]));
// synopsys translate_off
defparam \r4t[1]~I .input_async_reset = "none";
defparam \r4t[1]~I .input_power_up = "low";
defparam \r4t[1]~I .input_register_mode = "none";
defparam \r4t[1]~I .input_sync_reset = "none";
defparam \r4t[1]~I .oe_async_reset = "none";
defparam \r4t[1]~I .oe_power_up = "low";
defparam \r4t[1]~I .oe_register_mode = "none";
defparam \r4t[1]~I .oe_sync_reset = "none";
defparam \r4t[1]~I .operation_mode = "output";
defparam \r4t[1]~I .output_async_reset = "none";
defparam \r4t[1]~I .output_power_up = "low";
defparam \r4t[1]~I .output_register_mode = "none";
defparam \r4t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[2]));
// synopsys translate_off
defparam \r4t[2]~I .input_async_reset = "none";
defparam \r4t[2]~I .input_power_up = "low";
defparam \r4t[2]~I .input_register_mode = "none";
defparam \r4t[2]~I .input_sync_reset = "none";
defparam \r4t[2]~I .oe_async_reset = "none";
defparam \r4t[2]~I .oe_power_up = "low";
defparam \r4t[2]~I .oe_register_mode = "none";
defparam \r4t[2]~I .oe_sync_reset = "none";
defparam \r4t[2]~I .operation_mode = "output";
defparam \r4t[2]~I .output_async_reset = "none";
defparam \r4t[2]~I .output_power_up = "low";
defparam \r4t[2]~I .output_register_mode = "none";
defparam \r4t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[3]));
// synopsys translate_off
defparam \r4t[3]~I .input_async_reset = "none";
defparam \r4t[3]~I .input_power_up = "low";
defparam \r4t[3]~I .input_register_mode = "none";
defparam \r4t[3]~I .input_sync_reset = "none";
defparam \r4t[3]~I .oe_async_reset = "none";
defparam \r4t[3]~I .oe_power_up = "low";
defparam \r4t[3]~I .oe_register_mode = "none";
defparam \r4t[3]~I .oe_sync_reset = "none";
defparam \r4t[3]~I .operation_mode = "output";
defparam \r4t[3]~I .output_async_reset = "none";
defparam \r4t[3]~I .output_power_up = "low";
defparam \r4t[3]~I .output_register_mode = "none";
defparam \r4t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[4]));
// synopsys translate_off
defparam \r4t[4]~I .input_async_reset = "none";
defparam \r4t[4]~I .input_power_up = "low";
defparam \r4t[4]~I .input_register_mode = "none";
defparam \r4t[4]~I .input_sync_reset = "none";
defparam \r4t[4]~I .oe_async_reset = "none";
defparam \r4t[4]~I .oe_power_up = "low";
defparam \r4t[4]~I .oe_register_mode = "none";
defparam \r4t[4]~I .oe_sync_reset = "none";
defparam \r4t[4]~I .operation_mode = "output";
defparam \r4t[4]~I .output_async_reset = "none";
defparam \r4t[4]~I .output_power_up = "low";
defparam \r4t[4]~I .output_register_mode = "none";
defparam \r4t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[5]));
// synopsys translate_off
defparam \r4t[5]~I .input_async_reset = "none";
defparam \r4t[5]~I .input_power_up = "low";
defparam \r4t[5]~I .input_register_mode = "none";
defparam \r4t[5]~I .input_sync_reset = "none";
defparam \r4t[5]~I .oe_async_reset = "none";
defparam \r4t[5]~I .oe_power_up = "low";
defparam \r4t[5]~I .oe_register_mode = "none";
defparam \r4t[5]~I .oe_sync_reset = "none";
defparam \r4t[5]~I .operation_mode = "output";
defparam \r4t[5]~I .output_async_reset = "none";
defparam \r4t[5]~I .output_power_up = "low";
defparam \r4t[5]~I .output_register_mode = "none";
defparam \r4t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[6]));
// synopsys translate_off
defparam \r4t[6]~I .input_async_reset = "none";
defparam \r4t[6]~I .input_power_up = "low";
defparam \r4t[6]~I .input_register_mode = "none";
defparam \r4t[6]~I .input_sync_reset = "none";
defparam \r4t[6]~I .oe_async_reset = "none";
defparam \r4t[6]~I .oe_power_up = "low";
defparam \r4t[6]~I .oe_register_mode = "none";
defparam \r4t[6]~I .oe_sync_reset = "none";
defparam \r4t[6]~I .operation_mode = "output";
defparam \r4t[6]~I .output_async_reset = "none";
defparam \r4t[6]~I .output_power_up = "low";
defparam \r4t[6]~I .output_register_mode = "none";
defparam \r4t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[7]));
// synopsys translate_off
defparam \r4t[7]~I .input_async_reset = "none";
defparam \r4t[7]~I .input_power_up = "low";
defparam \r4t[7]~I .input_register_mode = "none";
defparam \r4t[7]~I .input_sync_reset = "none";
defparam \r4t[7]~I .oe_async_reset = "none";
defparam \r4t[7]~I .oe_power_up = "low";
defparam \r4t[7]~I .oe_register_mode = "none";
defparam \r4t[7]~I .oe_sync_reset = "none";
defparam \r4t[7]~I .operation_mode = "output";
defparam \r4t[7]~I .output_async_reset = "none";
defparam \r4t[7]~I .output_power_up = "low";
defparam \r4t[7]~I .output_register_mode = "none";
defparam \r4t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[8]));
// synopsys translate_off
defparam \r4t[8]~I .input_async_reset = "none";
defparam \r4t[8]~I .input_power_up = "low";
defparam \r4t[8]~I .input_register_mode = "none";
defparam \r4t[8]~I .input_sync_reset = "none";
defparam \r4t[8]~I .oe_async_reset = "none";
defparam \r4t[8]~I .oe_power_up = "low";
defparam \r4t[8]~I .oe_register_mode = "none";
defparam \r4t[8]~I .oe_sync_reset = "none";
defparam \r4t[8]~I .operation_mode = "output";
defparam \r4t[8]~I .output_async_reset = "none";
defparam \r4t[8]~I .output_power_up = "low";
defparam \r4t[8]~I .output_register_mode = "none";
defparam \r4t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[9]));
// synopsys translate_off
defparam \r4t[9]~I .input_async_reset = "none";
defparam \r4t[9]~I .input_power_up = "low";
defparam \r4t[9]~I .input_register_mode = "none";
defparam \r4t[9]~I .input_sync_reset = "none";
defparam \r4t[9]~I .oe_async_reset = "none";
defparam \r4t[9]~I .oe_power_up = "low";
defparam \r4t[9]~I .oe_register_mode = "none";
defparam \r4t[9]~I .oe_sync_reset = "none";
defparam \r4t[9]~I .operation_mode = "output";
defparam \r4t[9]~I .output_async_reset = "none";
defparam \r4t[9]~I .output_power_up = "low";
defparam \r4t[9]~I .output_register_mode = "none";
defparam \r4t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[10]));
// synopsys translate_off
defparam \r4t[10]~I .input_async_reset = "none";
defparam \r4t[10]~I .input_power_up = "low";
defparam \r4t[10]~I .input_register_mode = "none";
defparam \r4t[10]~I .input_sync_reset = "none";
defparam \r4t[10]~I .oe_async_reset = "none";
defparam \r4t[10]~I .oe_power_up = "low";
defparam \r4t[10]~I .oe_register_mode = "none";
defparam \r4t[10]~I .oe_sync_reset = "none";
defparam \r4t[10]~I .operation_mode = "output";
defparam \r4t[10]~I .output_async_reset = "none";
defparam \r4t[10]~I .output_power_up = "low";
defparam \r4t[10]~I .output_register_mode = "none";
defparam \r4t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[11]));
// synopsys translate_off
defparam \r4t[11]~I .input_async_reset = "none";
defparam \r4t[11]~I .input_power_up = "low";
defparam \r4t[11]~I .input_register_mode = "none";
defparam \r4t[11]~I .input_sync_reset = "none";
defparam \r4t[11]~I .oe_async_reset = "none";
defparam \r4t[11]~I .oe_power_up = "low";
defparam \r4t[11]~I .oe_register_mode = "none";
defparam \r4t[11]~I .oe_sync_reset = "none";
defparam \r4t[11]~I .operation_mode = "output";
defparam \r4t[11]~I .output_async_reset = "none";
defparam \r4t[11]~I .output_power_up = "low";
defparam \r4t[11]~I .output_register_mode = "none";
defparam \r4t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[12]));
// synopsys translate_off
defparam \r4t[12]~I .input_async_reset = "none";
defparam \r4t[12]~I .input_power_up = "low";
defparam \r4t[12]~I .input_register_mode = "none";
defparam \r4t[12]~I .input_sync_reset = "none";
defparam \r4t[12]~I .oe_async_reset = "none";
defparam \r4t[12]~I .oe_power_up = "low";
defparam \r4t[12]~I .oe_register_mode = "none";
defparam \r4t[12]~I .oe_sync_reset = "none";
defparam \r4t[12]~I .operation_mode = "output";
defparam \r4t[12]~I .output_async_reset = "none";
defparam \r4t[12]~I .output_power_up = "low";
defparam \r4t[12]~I .output_register_mode = "none";
defparam \r4t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[13]));
// synopsys translate_off
defparam \r4t[13]~I .input_async_reset = "none";
defparam \r4t[13]~I .input_power_up = "low";
defparam \r4t[13]~I .input_register_mode = "none";
defparam \r4t[13]~I .input_sync_reset = "none";
defparam \r4t[13]~I .oe_async_reset = "none";
defparam \r4t[13]~I .oe_power_up = "low";
defparam \r4t[13]~I .oe_register_mode = "none";
defparam \r4t[13]~I .oe_sync_reset = "none";
defparam \r4t[13]~I .operation_mode = "output";
defparam \r4t[13]~I .output_async_reset = "none";
defparam \r4t[13]~I .output_power_up = "low";
defparam \r4t[13]~I .output_register_mode = "none";
defparam \r4t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[14]));
// synopsys translate_off
defparam \r4t[14]~I .input_async_reset = "none";
defparam \r4t[14]~I .input_power_up = "low";
defparam \r4t[14]~I .input_register_mode = "none";
defparam \r4t[14]~I .input_sync_reset = "none";
defparam \r4t[14]~I .oe_async_reset = "none";
defparam \r4t[14]~I .oe_power_up = "low";
defparam \r4t[14]~I .oe_register_mode = "none";
defparam \r4t[14]~I .oe_sync_reset = "none";
defparam \r4t[14]~I .operation_mode = "output";
defparam \r4t[14]~I .output_async_reset = "none";
defparam \r4t[14]~I .output_power_up = "low";
defparam \r4t[14]~I .output_register_mode = "none";
defparam \r4t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4t[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4t[15]));
// synopsys translate_off
defparam \r4t[15]~I .input_async_reset = "none";
defparam \r4t[15]~I .input_power_up = "low";
defparam \r4t[15]~I .input_register_mode = "none";
defparam \r4t[15]~I .input_sync_reset = "none";
defparam \r4t[15]~I .oe_async_reset = "none";
defparam \r4t[15]~I .oe_power_up = "low";
defparam \r4t[15]~I .oe_register_mode = "none";
defparam \r4t[15]~I .oe_sync_reset = "none";
defparam \r4t[15]~I .operation_mode = "output";
defparam \r4t[15]~I .output_async_reset = "none";
defparam \r4t[15]~I .output_power_up = "low";
defparam \r4t[15]~I .output_register_mode = "none";
defparam \r4t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[0]));
// synopsys translate_off
defparam \r5t[0]~I .input_async_reset = "none";
defparam \r5t[0]~I .input_power_up = "low";
defparam \r5t[0]~I .input_register_mode = "none";
defparam \r5t[0]~I .input_sync_reset = "none";
defparam \r5t[0]~I .oe_async_reset = "none";
defparam \r5t[0]~I .oe_power_up = "low";
defparam \r5t[0]~I .oe_register_mode = "none";
defparam \r5t[0]~I .oe_sync_reset = "none";
defparam \r5t[0]~I .operation_mode = "output";
defparam \r5t[0]~I .output_async_reset = "none";
defparam \r5t[0]~I .output_power_up = "low";
defparam \r5t[0]~I .output_register_mode = "none";
defparam \r5t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[1]));
// synopsys translate_off
defparam \r5t[1]~I .input_async_reset = "none";
defparam \r5t[1]~I .input_power_up = "low";
defparam \r5t[1]~I .input_register_mode = "none";
defparam \r5t[1]~I .input_sync_reset = "none";
defparam \r5t[1]~I .oe_async_reset = "none";
defparam \r5t[1]~I .oe_power_up = "low";
defparam \r5t[1]~I .oe_register_mode = "none";
defparam \r5t[1]~I .oe_sync_reset = "none";
defparam \r5t[1]~I .operation_mode = "output";
defparam \r5t[1]~I .output_async_reset = "none";
defparam \r5t[1]~I .output_power_up = "low";
defparam \r5t[1]~I .output_register_mode = "none";
defparam \r5t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[2]));
// synopsys translate_off
defparam \r5t[2]~I .input_async_reset = "none";
defparam \r5t[2]~I .input_power_up = "low";
defparam \r5t[2]~I .input_register_mode = "none";
defparam \r5t[2]~I .input_sync_reset = "none";
defparam \r5t[2]~I .oe_async_reset = "none";
defparam \r5t[2]~I .oe_power_up = "low";
defparam \r5t[2]~I .oe_register_mode = "none";
defparam \r5t[2]~I .oe_sync_reset = "none";
defparam \r5t[2]~I .operation_mode = "output";
defparam \r5t[2]~I .output_async_reset = "none";
defparam \r5t[2]~I .output_power_up = "low";
defparam \r5t[2]~I .output_register_mode = "none";
defparam \r5t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[3]));
// synopsys translate_off
defparam \r5t[3]~I .input_async_reset = "none";
defparam \r5t[3]~I .input_power_up = "low";
defparam \r5t[3]~I .input_register_mode = "none";
defparam \r5t[3]~I .input_sync_reset = "none";
defparam \r5t[3]~I .oe_async_reset = "none";
defparam \r5t[3]~I .oe_power_up = "low";
defparam \r5t[3]~I .oe_register_mode = "none";
defparam \r5t[3]~I .oe_sync_reset = "none";
defparam \r5t[3]~I .operation_mode = "output";
defparam \r5t[3]~I .output_async_reset = "none";
defparam \r5t[3]~I .output_power_up = "low";
defparam \r5t[3]~I .output_register_mode = "none";
defparam \r5t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[4]));
// synopsys translate_off
defparam \r5t[4]~I .input_async_reset = "none";
defparam \r5t[4]~I .input_power_up = "low";
defparam \r5t[4]~I .input_register_mode = "none";
defparam \r5t[4]~I .input_sync_reset = "none";
defparam \r5t[4]~I .oe_async_reset = "none";
defparam \r5t[4]~I .oe_power_up = "low";
defparam \r5t[4]~I .oe_register_mode = "none";
defparam \r5t[4]~I .oe_sync_reset = "none";
defparam \r5t[4]~I .operation_mode = "output";
defparam \r5t[4]~I .output_async_reset = "none";
defparam \r5t[4]~I .output_power_up = "low";
defparam \r5t[4]~I .output_register_mode = "none";
defparam \r5t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[5]));
// synopsys translate_off
defparam \r5t[5]~I .input_async_reset = "none";
defparam \r5t[5]~I .input_power_up = "low";
defparam \r5t[5]~I .input_register_mode = "none";
defparam \r5t[5]~I .input_sync_reset = "none";
defparam \r5t[5]~I .oe_async_reset = "none";
defparam \r5t[5]~I .oe_power_up = "low";
defparam \r5t[5]~I .oe_register_mode = "none";
defparam \r5t[5]~I .oe_sync_reset = "none";
defparam \r5t[5]~I .operation_mode = "output";
defparam \r5t[5]~I .output_async_reset = "none";
defparam \r5t[5]~I .output_power_up = "low";
defparam \r5t[5]~I .output_register_mode = "none";
defparam \r5t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[6]));
// synopsys translate_off
defparam \r5t[6]~I .input_async_reset = "none";
defparam \r5t[6]~I .input_power_up = "low";
defparam \r5t[6]~I .input_register_mode = "none";
defparam \r5t[6]~I .input_sync_reset = "none";
defparam \r5t[6]~I .oe_async_reset = "none";
defparam \r5t[6]~I .oe_power_up = "low";
defparam \r5t[6]~I .oe_register_mode = "none";
defparam \r5t[6]~I .oe_sync_reset = "none";
defparam \r5t[6]~I .operation_mode = "output";
defparam \r5t[6]~I .output_async_reset = "none";
defparam \r5t[6]~I .output_power_up = "low";
defparam \r5t[6]~I .output_register_mode = "none";
defparam \r5t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[7]));
// synopsys translate_off
defparam \r5t[7]~I .input_async_reset = "none";
defparam \r5t[7]~I .input_power_up = "low";
defparam \r5t[7]~I .input_register_mode = "none";
defparam \r5t[7]~I .input_sync_reset = "none";
defparam \r5t[7]~I .oe_async_reset = "none";
defparam \r5t[7]~I .oe_power_up = "low";
defparam \r5t[7]~I .oe_register_mode = "none";
defparam \r5t[7]~I .oe_sync_reset = "none";
defparam \r5t[7]~I .operation_mode = "output";
defparam \r5t[7]~I .output_async_reset = "none";
defparam \r5t[7]~I .output_power_up = "low";
defparam \r5t[7]~I .output_register_mode = "none";
defparam \r5t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[8]));
// synopsys translate_off
defparam \r5t[8]~I .input_async_reset = "none";
defparam \r5t[8]~I .input_power_up = "low";
defparam \r5t[8]~I .input_register_mode = "none";
defparam \r5t[8]~I .input_sync_reset = "none";
defparam \r5t[8]~I .oe_async_reset = "none";
defparam \r5t[8]~I .oe_power_up = "low";
defparam \r5t[8]~I .oe_register_mode = "none";
defparam \r5t[8]~I .oe_sync_reset = "none";
defparam \r5t[8]~I .operation_mode = "output";
defparam \r5t[8]~I .output_async_reset = "none";
defparam \r5t[8]~I .output_power_up = "low";
defparam \r5t[8]~I .output_register_mode = "none";
defparam \r5t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[9]));
// synopsys translate_off
defparam \r5t[9]~I .input_async_reset = "none";
defparam \r5t[9]~I .input_power_up = "low";
defparam \r5t[9]~I .input_register_mode = "none";
defparam \r5t[9]~I .input_sync_reset = "none";
defparam \r5t[9]~I .oe_async_reset = "none";
defparam \r5t[9]~I .oe_power_up = "low";
defparam \r5t[9]~I .oe_register_mode = "none";
defparam \r5t[9]~I .oe_sync_reset = "none";
defparam \r5t[9]~I .operation_mode = "output";
defparam \r5t[9]~I .output_async_reset = "none";
defparam \r5t[9]~I .output_power_up = "low";
defparam \r5t[9]~I .output_register_mode = "none";
defparam \r5t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[10]));
// synopsys translate_off
defparam \r5t[10]~I .input_async_reset = "none";
defparam \r5t[10]~I .input_power_up = "low";
defparam \r5t[10]~I .input_register_mode = "none";
defparam \r5t[10]~I .input_sync_reset = "none";
defparam \r5t[10]~I .oe_async_reset = "none";
defparam \r5t[10]~I .oe_power_up = "low";
defparam \r5t[10]~I .oe_register_mode = "none";
defparam \r5t[10]~I .oe_sync_reset = "none";
defparam \r5t[10]~I .operation_mode = "output";
defparam \r5t[10]~I .output_async_reset = "none";
defparam \r5t[10]~I .output_power_up = "low";
defparam \r5t[10]~I .output_register_mode = "none";
defparam \r5t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[11]));
// synopsys translate_off
defparam \r5t[11]~I .input_async_reset = "none";
defparam \r5t[11]~I .input_power_up = "low";
defparam \r5t[11]~I .input_register_mode = "none";
defparam \r5t[11]~I .input_sync_reset = "none";
defparam \r5t[11]~I .oe_async_reset = "none";
defparam \r5t[11]~I .oe_power_up = "low";
defparam \r5t[11]~I .oe_register_mode = "none";
defparam \r5t[11]~I .oe_sync_reset = "none";
defparam \r5t[11]~I .operation_mode = "output";
defparam \r5t[11]~I .output_async_reset = "none";
defparam \r5t[11]~I .output_power_up = "low";
defparam \r5t[11]~I .output_register_mode = "none";
defparam \r5t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[12]));
// synopsys translate_off
defparam \r5t[12]~I .input_async_reset = "none";
defparam \r5t[12]~I .input_power_up = "low";
defparam \r5t[12]~I .input_register_mode = "none";
defparam \r5t[12]~I .input_sync_reset = "none";
defparam \r5t[12]~I .oe_async_reset = "none";
defparam \r5t[12]~I .oe_power_up = "low";
defparam \r5t[12]~I .oe_register_mode = "none";
defparam \r5t[12]~I .oe_sync_reset = "none";
defparam \r5t[12]~I .operation_mode = "output";
defparam \r5t[12]~I .output_async_reset = "none";
defparam \r5t[12]~I .output_power_up = "low";
defparam \r5t[12]~I .output_register_mode = "none";
defparam \r5t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[13]));
// synopsys translate_off
defparam \r5t[13]~I .input_async_reset = "none";
defparam \r5t[13]~I .input_power_up = "low";
defparam \r5t[13]~I .input_register_mode = "none";
defparam \r5t[13]~I .input_sync_reset = "none";
defparam \r5t[13]~I .oe_async_reset = "none";
defparam \r5t[13]~I .oe_power_up = "low";
defparam \r5t[13]~I .oe_register_mode = "none";
defparam \r5t[13]~I .oe_sync_reset = "none";
defparam \r5t[13]~I .operation_mode = "output";
defparam \r5t[13]~I .output_async_reset = "none";
defparam \r5t[13]~I .output_power_up = "low";
defparam \r5t[13]~I .output_register_mode = "none";
defparam \r5t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[14]));
// synopsys translate_off
defparam \r5t[14]~I .input_async_reset = "none";
defparam \r5t[14]~I .input_power_up = "low";
defparam \r5t[14]~I .input_register_mode = "none";
defparam \r5t[14]~I .input_sync_reset = "none";
defparam \r5t[14]~I .oe_async_reset = "none";
defparam \r5t[14]~I .oe_power_up = "low";
defparam \r5t[14]~I .oe_register_mode = "none";
defparam \r5t[14]~I .oe_sync_reset = "none";
defparam \r5t[14]~I .operation_mode = "output";
defparam \r5t[14]~I .output_async_reset = "none";
defparam \r5t[14]~I .output_power_up = "low";
defparam \r5t[14]~I .output_register_mode = "none";
defparam \r5t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5t[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5t[15]));
// synopsys translate_off
defparam \r5t[15]~I .input_async_reset = "none";
defparam \r5t[15]~I .input_power_up = "low";
defparam \r5t[15]~I .input_register_mode = "none";
defparam \r5t[15]~I .input_sync_reset = "none";
defparam \r5t[15]~I .oe_async_reset = "none";
defparam \r5t[15]~I .oe_power_up = "low";
defparam \r5t[15]~I .oe_register_mode = "none";
defparam \r5t[15]~I .oe_sync_reset = "none";
defparam \r5t[15]~I .operation_mode = "output";
defparam \r5t[15]~I .output_async_reset = "none";
defparam \r5t[15]~I .output_power_up = "low";
defparam \r5t[15]~I .output_register_mode = "none";
defparam \r5t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[0]));
// synopsys translate_off
defparam \r6t[0]~I .input_async_reset = "none";
defparam \r6t[0]~I .input_power_up = "low";
defparam \r6t[0]~I .input_register_mode = "none";
defparam \r6t[0]~I .input_sync_reset = "none";
defparam \r6t[0]~I .oe_async_reset = "none";
defparam \r6t[0]~I .oe_power_up = "low";
defparam \r6t[0]~I .oe_register_mode = "none";
defparam \r6t[0]~I .oe_sync_reset = "none";
defparam \r6t[0]~I .operation_mode = "output";
defparam \r6t[0]~I .output_async_reset = "none";
defparam \r6t[0]~I .output_power_up = "low";
defparam \r6t[0]~I .output_register_mode = "none";
defparam \r6t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[1]));
// synopsys translate_off
defparam \r6t[1]~I .input_async_reset = "none";
defparam \r6t[1]~I .input_power_up = "low";
defparam \r6t[1]~I .input_register_mode = "none";
defparam \r6t[1]~I .input_sync_reset = "none";
defparam \r6t[1]~I .oe_async_reset = "none";
defparam \r6t[1]~I .oe_power_up = "low";
defparam \r6t[1]~I .oe_register_mode = "none";
defparam \r6t[1]~I .oe_sync_reset = "none";
defparam \r6t[1]~I .operation_mode = "output";
defparam \r6t[1]~I .output_async_reset = "none";
defparam \r6t[1]~I .output_power_up = "low";
defparam \r6t[1]~I .output_register_mode = "none";
defparam \r6t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[2]));
// synopsys translate_off
defparam \r6t[2]~I .input_async_reset = "none";
defparam \r6t[2]~I .input_power_up = "low";
defparam \r6t[2]~I .input_register_mode = "none";
defparam \r6t[2]~I .input_sync_reset = "none";
defparam \r6t[2]~I .oe_async_reset = "none";
defparam \r6t[2]~I .oe_power_up = "low";
defparam \r6t[2]~I .oe_register_mode = "none";
defparam \r6t[2]~I .oe_sync_reset = "none";
defparam \r6t[2]~I .operation_mode = "output";
defparam \r6t[2]~I .output_async_reset = "none";
defparam \r6t[2]~I .output_power_up = "low";
defparam \r6t[2]~I .output_register_mode = "none";
defparam \r6t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[3]));
// synopsys translate_off
defparam \r6t[3]~I .input_async_reset = "none";
defparam \r6t[3]~I .input_power_up = "low";
defparam \r6t[3]~I .input_register_mode = "none";
defparam \r6t[3]~I .input_sync_reset = "none";
defparam \r6t[3]~I .oe_async_reset = "none";
defparam \r6t[3]~I .oe_power_up = "low";
defparam \r6t[3]~I .oe_register_mode = "none";
defparam \r6t[3]~I .oe_sync_reset = "none";
defparam \r6t[3]~I .operation_mode = "output";
defparam \r6t[3]~I .output_async_reset = "none";
defparam \r6t[3]~I .output_power_up = "low";
defparam \r6t[3]~I .output_register_mode = "none";
defparam \r6t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[4]));
// synopsys translate_off
defparam \r6t[4]~I .input_async_reset = "none";
defparam \r6t[4]~I .input_power_up = "low";
defparam \r6t[4]~I .input_register_mode = "none";
defparam \r6t[4]~I .input_sync_reset = "none";
defparam \r6t[4]~I .oe_async_reset = "none";
defparam \r6t[4]~I .oe_power_up = "low";
defparam \r6t[4]~I .oe_register_mode = "none";
defparam \r6t[4]~I .oe_sync_reset = "none";
defparam \r6t[4]~I .operation_mode = "output";
defparam \r6t[4]~I .output_async_reset = "none";
defparam \r6t[4]~I .output_power_up = "low";
defparam \r6t[4]~I .output_register_mode = "none";
defparam \r6t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[5]));
// synopsys translate_off
defparam \r6t[5]~I .input_async_reset = "none";
defparam \r6t[5]~I .input_power_up = "low";
defparam \r6t[5]~I .input_register_mode = "none";
defparam \r6t[5]~I .input_sync_reset = "none";
defparam \r6t[5]~I .oe_async_reset = "none";
defparam \r6t[5]~I .oe_power_up = "low";
defparam \r6t[5]~I .oe_register_mode = "none";
defparam \r6t[5]~I .oe_sync_reset = "none";
defparam \r6t[5]~I .operation_mode = "output";
defparam \r6t[5]~I .output_async_reset = "none";
defparam \r6t[5]~I .output_power_up = "low";
defparam \r6t[5]~I .output_register_mode = "none";
defparam \r6t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[6]));
// synopsys translate_off
defparam \r6t[6]~I .input_async_reset = "none";
defparam \r6t[6]~I .input_power_up = "low";
defparam \r6t[6]~I .input_register_mode = "none";
defparam \r6t[6]~I .input_sync_reset = "none";
defparam \r6t[6]~I .oe_async_reset = "none";
defparam \r6t[6]~I .oe_power_up = "low";
defparam \r6t[6]~I .oe_register_mode = "none";
defparam \r6t[6]~I .oe_sync_reset = "none";
defparam \r6t[6]~I .operation_mode = "output";
defparam \r6t[6]~I .output_async_reset = "none";
defparam \r6t[6]~I .output_power_up = "low";
defparam \r6t[6]~I .output_register_mode = "none";
defparam \r6t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[7]));
// synopsys translate_off
defparam \r6t[7]~I .input_async_reset = "none";
defparam \r6t[7]~I .input_power_up = "low";
defparam \r6t[7]~I .input_register_mode = "none";
defparam \r6t[7]~I .input_sync_reset = "none";
defparam \r6t[7]~I .oe_async_reset = "none";
defparam \r6t[7]~I .oe_power_up = "low";
defparam \r6t[7]~I .oe_register_mode = "none";
defparam \r6t[7]~I .oe_sync_reset = "none";
defparam \r6t[7]~I .operation_mode = "output";
defparam \r6t[7]~I .output_async_reset = "none";
defparam \r6t[7]~I .output_power_up = "low";
defparam \r6t[7]~I .output_register_mode = "none";
defparam \r6t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[8]));
// synopsys translate_off
defparam \r6t[8]~I .input_async_reset = "none";
defparam \r6t[8]~I .input_power_up = "low";
defparam \r6t[8]~I .input_register_mode = "none";
defparam \r6t[8]~I .input_sync_reset = "none";
defparam \r6t[8]~I .oe_async_reset = "none";
defparam \r6t[8]~I .oe_power_up = "low";
defparam \r6t[8]~I .oe_register_mode = "none";
defparam \r6t[8]~I .oe_sync_reset = "none";
defparam \r6t[8]~I .operation_mode = "output";
defparam \r6t[8]~I .output_async_reset = "none";
defparam \r6t[8]~I .output_power_up = "low";
defparam \r6t[8]~I .output_register_mode = "none";
defparam \r6t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[9]));
// synopsys translate_off
defparam \r6t[9]~I .input_async_reset = "none";
defparam \r6t[9]~I .input_power_up = "low";
defparam \r6t[9]~I .input_register_mode = "none";
defparam \r6t[9]~I .input_sync_reset = "none";
defparam \r6t[9]~I .oe_async_reset = "none";
defparam \r6t[9]~I .oe_power_up = "low";
defparam \r6t[9]~I .oe_register_mode = "none";
defparam \r6t[9]~I .oe_sync_reset = "none";
defparam \r6t[9]~I .operation_mode = "output";
defparam \r6t[9]~I .output_async_reset = "none";
defparam \r6t[9]~I .output_power_up = "low";
defparam \r6t[9]~I .output_register_mode = "none";
defparam \r6t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[10]));
// synopsys translate_off
defparam \r6t[10]~I .input_async_reset = "none";
defparam \r6t[10]~I .input_power_up = "low";
defparam \r6t[10]~I .input_register_mode = "none";
defparam \r6t[10]~I .input_sync_reset = "none";
defparam \r6t[10]~I .oe_async_reset = "none";
defparam \r6t[10]~I .oe_power_up = "low";
defparam \r6t[10]~I .oe_register_mode = "none";
defparam \r6t[10]~I .oe_sync_reset = "none";
defparam \r6t[10]~I .operation_mode = "output";
defparam \r6t[10]~I .output_async_reset = "none";
defparam \r6t[10]~I .output_power_up = "low";
defparam \r6t[10]~I .output_register_mode = "none";
defparam \r6t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[11]));
// synopsys translate_off
defparam \r6t[11]~I .input_async_reset = "none";
defparam \r6t[11]~I .input_power_up = "low";
defparam \r6t[11]~I .input_register_mode = "none";
defparam \r6t[11]~I .input_sync_reset = "none";
defparam \r6t[11]~I .oe_async_reset = "none";
defparam \r6t[11]~I .oe_power_up = "low";
defparam \r6t[11]~I .oe_register_mode = "none";
defparam \r6t[11]~I .oe_sync_reset = "none";
defparam \r6t[11]~I .operation_mode = "output";
defparam \r6t[11]~I .output_async_reset = "none";
defparam \r6t[11]~I .output_power_up = "low";
defparam \r6t[11]~I .output_register_mode = "none";
defparam \r6t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[12]));
// synopsys translate_off
defparam \r6t[12]~I .input_async_reset = "none";
defparam \r6t[12]~I .input_power_up = "low";
defparam \r6t[12]~I .input_register_mode = "none";
defparam \r6t[12]~I .input_sync_reset = "none";
defparam \r6t[12]~I .oe_async_reset = "none";
defparam \r6t[12]~I .oe_power_up = "low";
defparam \r6t[12]~I .oe_register_mode = "none";
defparam \r6t[12]~I .oe_sync_reset = "none";
defparam \r6t[12]~I .operation_mode = "output";
defparam \r6t[12]~I .output_async_reset = "none";
defparam \r6t[12]~I .output_power_up = "low";
defparam \r6t[12]~I .output_register_mode = "none";
defparam \r6t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[13]));
// synopsys translate_off
defparam \r6t[13]~I .input_async_reset = "none";
defparam \r6t[13]~I .input_power_up = "low";
defparam \r6t[13]~I .input_register_mode = "none";
defparam \r6t[13]~I .input_sync_reset = "none";
defparam \r6t[13]~I .oe_async_reset = "none";
defparam \r6t[13]~I .oe_power_up = "low";
defparam \r6t[13]~I .oe_register_mode = "none";
defparam \r6t[13]~I .oe_sync_reset = "none";
defparam \r6t[13]~I .operation_mode = "output";
defparam \r6t[13]~I .output_async_reset = "none";
defparam \r6t[13]~I .output_power_up = "low";
defparam \r6t[13]~I .output_register_mode = "none";
defparam \r6t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[14]));
// synopsys translate_off
defparam \r6t[14]~I .input_async_reset = "none";
defparam \r6t[14]~I .input_power_up = "low";
defparam \r6t[14]~I .input_register_mode = "none";
defparam \r6t[14]~I .input_sync_reset = "none";
defparam \r6t[14]~I .oe_async_reset = "none";
defparam \r6t[14]~I .oe_power_up = "low";
defparam \r6t[14]~I .oe_register_mode = "none";
defparam \r6t[14]~I .oe_sync_reset = "none";
defparam \r6t[14]~I .operation_mode = "output";
defparam \r6t[14]~I .output_async_reset = "none";
defparam \r6t[14]~I .output_power_up = "low";
defparam \r6t[14]~I .output_register_mode = "none";
defparam \r6t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6t[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6t[15]));
// synopsys translate_off
defparam \r6t[15]~I .input_async_reset = "none";
defparam \r6t[15]~I .input_power_up = "low";
defparam \r6t[15]~I .input_register_mode = "none";
defparam \r6t[15]~I .input_sync_reset = "none";
defparam \r6t[15]~I .oe_async_reset = "none";
defparam \r6t[15]~I .oe_power_up = "low";
defparam \r6t[15]~I .oe_register_mode = "none";
defparam \r6t[15]~I .oe_sync_reset = "none";
defparam \r6t[15]~I .operation_mode = "output";
defparam \r6t[15]~I .output_async_reset = "none";
defparam \r6t[15]~I .output_power_up = "low";
defparam \r6t[15]~I .output_register_mode = "none";
defparam \r6t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[0]~I (
	.datain(\reg7|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[0]));
// synopsys translate_off
defparam \r7t[0]~I .input_async_reset = "none";
defparam \r7t[0]~I .input_power_up = "low";
defparam \r7t[0]~I .input_register_mode = "none";
defparam \r7t[0]~I .input_sync_reset = "none";
defparam \r7t[0]~I .oe_async_reset = "none";
defparam \r7t[0]~I .oe_power_up = "low";
defparam \r7t[0]~I .oe_register_mode = "none";
defparam \r7t[0]~I .oe_sync_reset = "none";
defparam \r7t[0]~I .operation_mode = "output";
defparam \r7t[0]~I .output_async_reset = "none";
defparam \r7t[0]~I .output_power_up = "low";
defparam \r7t[0]~I .output_register_mode = "none";
defparam \r7t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[1]~I (
	.datain(\reg7|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[1]));
// synopsys translate_off
defparam \r7t[1]~I .input_async_reset = "none";
defparam \r7t[1]~I .input_power_up = "low";
defparam \r7t[1]~I .input_register_mode = "none";
defparam \r7t[1]~I .input_sync_reset = "none";
defparam \r7t[1]~I .oe_async_reset = "none";
defparam \r7t[1]~I .oe_power_up = "low";
defparam \r7t[1]~I .oe_register_mode = "none";
defparam \r7t[1]~I .oe_sync_reset = "none";
defparam \r7t[1]~I .operation_mode = "output";
defparam \r7t[1]~I .output_async_reset = "none";
defparam \r7t[1]~I .output_power_up = "low";
defparam \r7t[1]~I .output_register_mode = "none";
defparam \r7t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[2]~I (
	.datain(\reg7|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[2]));
// synopsys translate_off
defparam \r7t[2]~I .input_async_reset = "none";
defparam \r7t[2]~I .input_power_up = "low";
defparam \r7t[2]~I .input_register_mode = "none";
defparam \r7t[2]~I .input_sync_reset = "none";
defparam \r7t[2]~I .oe_async_reset = "none";
defparam \r7t[2]~I .oe_power_up = "low";
defparam \r7t[2]~I .oe_register_mode = "none";
defparam \r7t[2]~I .oe_sync_reset = "none";
defparam \r7t[2]~I .operation_mode = "output";
defparam \r7t[2]~I .output_async_reset = "none";
defparam \r7t[2]~I .output_power_up = "low";
defparam \r7t[2]~I .output_register_mode = "none";
defparam \r7t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[3]~I (
	.datain(\reg7|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[3]));
// synopsys translate_off
defparam \r7t[3]~I .input_async_reset = "none";
defparam \r7t[3]~I .input_power_up = "low";
defparam \r7t[3]~I .input_register_mode = "none";
defparam \r7t[3]~I .input_sync_reset = "none";
defparam \r7t[3]~I .oe_async_reset = "none";
defparam \r7t[3]~I .oe_power_up = "low";
defparam \r7t[3]~I .oe_register_mode = "none";
defparam \r7t[3]~I .oe_sync_reset = "none";
defparam \r7t[3]~I .operation_mode = "output";
defparam \r7t[3]~I .output_async_reset = "none";
defparam \r7t[3]~I .output_power_up = "low";
defparam \r7t[3]~I .output_register_mode = "none";
defparam \r7t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[4]~I (
	.datain(\reg7|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[4]));
// synopsys translate_off
defparam \r7t[4]~I .input_async_reset = "none";
defparam \r7t[4]~I .input_power_up = "low";
defparam \r7t[4]~I .input_register_mode = "none";
defparam \r7t[4]~I .input_sync_reset = "none";
defparam \r7t[4]~I .oe_async_reset = "none";
defparam \r7t[4]~I .oe_power_up = "low";
defparam \r7t[4]~I .oe_register_mode = "none";
defparam \r7t[4]~I .oe_sync_reset = "none";
defparam \r7t[4]~I .operation_mode = "output";
defparam \r7t[4]~I .output_async_reset = "none";
defparam \r7t[4]~I .output_power_up = "low";
defparam \r7t[4]~I .output_register_mode = "none";
defparam \r7t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[5]~I (
	.datain(\reg7|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[5]));
// synopsys translate_off
defparam \r7t[5]~I .input_async_reset = "none";
defparam \r7t[5]~I .input_power_up = "low";
defparam \r7t[5]~I .input_register_mode = "none";
defparam \r7t[5]~I .input_sync_reset = "none";
defparam \r7t[5]~I .oe_async_reset = "none";
defparam \r7t[5]~I .oe_power_up = "low";
defparam \r7t[5]~I .oe_register_mode = "none";
defparam \r7t[5]~I .oe_sync_reset = "none";
defparam \r7t[5]~I .operation_mode = "output";
defparam \r7t[5]~I .output_async_reset = "none";
defparam \r7t[5]~I .output_power_up = "low";
defparam \r7t[5]~I .output_register_mode = "none";
defparam \r7t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[6]~I (
	.datain(\reg7|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[6]));
// synopsys translate_off
defparam \r7t[6]~I .input_async_reset = "none";
defparam \r7t[6]~I .input_power_up = "low";
defparam \r7t[6]~I .input_register_mode = "none";
defparam \r7t[6]~I .input_sync_reset = "none";
defparam \r7t[6]~I .oe_async_reset = "none";
defparam \r7t[6]~I .oe_power_up = "low";
defparam \r7t[6]~I .oe_register_mode = "none";
defparam \r7t[6]~I .oe_sync_reset = "none";
defparam \r7t[6]~I .operation_mode = "output";
defparam \r7t[6]~I .output_async_reset = "none";
defparam \r7t[6]~I .output_power_up = "low";
defparam \r7t[6]~I .output_register_mode = "none";
defparam \r7t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[7]~I (
	.datain(\reg7|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[7]));
// synopsys translate_off
defparam \r7t[7]~I .input_async_reset = "none";
defparam \r7t[7]~I .input_power_up = "low";
defparam \r7t[7]~I .input_register_mode = "none";
defparam \r7t[7]~I .input_sync_reset = "none";
defparam \r7t[7]~I .oe_async_reset = "none";
defparam \r7t[7]~I .oe_power_up = "low";
defparam \r7t[7]~I .oe_register_mode = "none";
defparam \r7t[7]~I .oe_sync_reset = "none";
defparam \r7t[7]~I .operation_mode = "output";
defparam \r7t[7]~I .output_async_reset = "none";
defparam \r7t[7]~I .output_power_up = "low";
defparam \r7t[7]~I .output_register_mode = "none";
defparam \r7t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[8]~I (
	.datain(\reg7|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[8]));
// synopsys translate_off
defparam \r7t[8]~I .input_async_reset = "none";
defparam \r7t[8]~I .input_power_up = "low";
defparam \r7t[8]~I .input_register_mode = "none";
defparam \r7t[8]~I .input_sync_reset = "none";
defparam \r7t[8]~I .oe_async_reset = "none";
defparam \r7t[8]~I .oe_power_up = "low";
defparam \r7t[8]~I .oe_register_mode = "none";
defparam \r7t[8]~I .oe_sync_reset = "none";
defparam \r7t[8]~I .operation_mode = "output";
defparam \r7t[8]~I .output_async_reset = "none";
defparam \r7t[8]~I .output_power_up = "low";
defparam \r7t[8]~I .output_register_mode = "none";
defparam \r7t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[9]~I (
	.datain(\reg7|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[9]));
// synopsys translate_off
defparam \r7t[9]~I .input_async_reset = "none";
defparam \r7t[9]~I .input_power_up = "low";
defparam \r7t[9]~I .input_register_mode = "none";
defparam \r7t[9]~I .input_sync_reset = "none";
defparam \r7t[9]~I .oe_async_reset = "none";
defparam \r7t[9]~I .oe_power_up = "low";
defparam \r7t[9]~I .oe_register_mode = "none";
defparam \r7t[9]~I .oe_sync_reset = "none";
defparam \r7t[9]~I .operation_mode = "output";
defparam \r7t[9]~I .output_async_reset = "none";
defparam \r7t[9]~I .output_power_up = "low";
defparam \r7t[9]~I .output_register_mode = "none";
defparam \r7t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[10]~I (
	.datain(\reg7|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[10]));
// synopsys translate_off
defparam \r7t[10]~I .input_async_reset = "none";
defparam \r7t[10]~I .input_power_up = "low";
defparam \r7t[10]~I .input_register_mode = "none";
defparam \r7t[10]~I .input_sync_reset = "none";
defparam \r7t[10]~I .oe_async_reset = "none";
defparam \r7t[10]~I .oe_power_up = "low";
defparam \r7t[10]~I .oe_register_mode = "none";
defparam \r7t[10]~I .oe_sync_reset = "none";
defparam \r7t[10]~I .operation_mode = "output";
defparam \r7t[10]~I .output_async_reset = "none";
defparam \r7t[10]~I .output_power_up = "low";
defparam \r7t[10]~I .output_register_mode = "none";
defparam \r7t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[11]~I (
	.datain(\reg7|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[11]));
// synopsys translate_off
defparam \r7t[11]~I .input_async_reset = "none";
defparam \r7t[11]~I .input_power_up = "low";
defparam \r7t[11]~I .input_register_mode = "none";
defparam \r7t[11]~I .input_sync_reset = "none";
defparam \r7t[11]~I .oe_async_reset = "none";
defparam \r7t[11]~I .oe_power_up = "low";
defparam \r7t[11]~I .oe_register_mode = "none";
defparam \r7t[11]~I .oe_sync_reset = "none";
defparam \r7t[11]~I .operation_mode = "output";
defparam \r7t[11]~I .output_async_reset = "none";
defparam \r7t[11]~I .output_power_up = "low";
defparam \r7t[11]~I .output_register_mode = "none";
defparam \r7t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[12]~I (
	.datain(\reg7|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[12]));
// synopsys translate_off
defparam \r7t[12]~I .input_async_reset = "none";
defparam \r7t[12]~I .input_power_up = "low";
defparam \r7t[12]~I .input_register_mode = "none";
defparam \r7t[12]~I .input_sync_reset = "none";
defparam \r7t[12]~I .oe_async_reset = "none";
defparam \r7t[12]~I .oe_power_up = "low";
defparam \r7t[12]~I .oe_register_mode = "none";
defparam \r7t[12]~I .oe_sync_reset = "none";
defparam \r7t[12]~I .operation_mode = "output";
defparam \r7t[12]~I .output_async_reset = "none";
defparam \r7t[12]~I .output_power_up = "low";
defparam \r7t[12]~I .output_register_mode = "none";
defparam \r7t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[13]~I (
	.datain(\reg7|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[13]));
// synopsys translate_off
defparam \r7t[13]~I .input_async_reset = "none";
defparam \r7t[13]~I .input_power_up = "low";
defparam \r7t[13]~I .input_register_mode = "none";
defparam \r7t[13]~I .input_sync_reset = "none";
defparam \r7t[13]~I .oe_async_reset = "none";
defparam \r7t[13]~I .oe_power_up = "low";
defparam \r7t[13]~I .oe_register_mode = "none";
defparam \r7t[13]~I .oe_sync_reset = "none";
defparam \r7t[13]~I .operation_mode = "output";
defparam \r7t[13]~I .output_async_reset = "none";
defparam \r7t[13]~I .output_power_up = "low";
defparam \r7t[13]~I .output_register_mode = "none";
defparam \r7t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[14]~I (
	.datain(\reg7|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[14]));
// synopsys translate_off
defparam \r7t[14]~I .input_async_reset = "none";
defparam \r7t[14]~I .input_power_up = "low";
defparam \r7t[14]~I .input_register_mode = "none";
defparam \r7t[14]~I .input_sync_reset = "none";
defparam \r7t[14]~I .oe_async_reset = "none";
defparam \r7t[14]~I .oe_power_up = "low";
defparam \r7t[14]~I .oe_register_mode = "none";
defparam \r7t[14]~I .oe_sync_reset = "none";
defparam \r7t[14]~I .operation_mode = "output";
defparam \r7t[14]~I .output_async_reset = "none";
defparam \r7t[14]~I .output_power_up = "low";
defparam \r7t[14]~I .output_register_mode = "none";
defparam \r7t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[15]~I (
	.datain(\reg7|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[15]));
// synopsys translate_off
defparam \r7t[15]~I .input_async_reset = "none";
defparam \r7t[15]~I .input_power_up = "low";
defparam \r7t[15]~I .input_register_mode = "none";
defparam \r7t[15]~I .input_sync_reset = "none";
defparam \r7t[15]~I .oe_async_reset = "none";
defparam \r7t[15]~I .oe_power_up = "low";
defparam \r7t[15]~I .oe_register_mode = "none";
defparam \r7t[15]~I .oe_sync_reset = "none";
defparam \r7t[15]~I .operation_mode = "output";
defparam \r7t[15]~I .output_async_reset = "none";
defparam \r7t[15]~I .output_power_up = "low";
defparam \r7t[15]~I .output_register_mode = "none";
defparam \r7t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[0]~I (
	.datain(\regA|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[0]));
// synopsys translate_off
defparam \At[0]~I .input_async_reset = "none";
defparam \At[0]~I .input_power_up = "low";
defparam \At[0]~I .input_register_mode = "none";
defparam \At[0]~I .input_sync_reset = "none";
defparam \At[0]~I .oe_async_reset = "none";
defparam \At[0]~I .oe_power_up = "low";
defparam \At[0]~I .oe_register_mode = "none";
defparam \At[0]~I .oe_sync_reset = "none";
defparam \At[0]~I .operation_mode = "output";
defparam \At[0]~I .output_async_reset = "none";
defparam \At[0]~I .output_power_up = "low";
defparam \At[0]~I .output_register_mode = "none";
defparam \At[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[1]~I (
	.datain(\regA|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[1]));
// synopsys translate_off
defparam \At[1]~I .input_async_reset = "none";
defparam \At[1]~I .input_power_up = "low";
defparam \At[1]~I .input_register_mode = "none";
defparam \At[1]~I .input_sync_reset = "none";
defparam \At[1]~I .oe_async_reset = "none";
defparam \At[1]~I .oe_power_up = "low";
defparam \At[1]~I .oe_register_mode = "none";
defparam \At[1]~I .oe_sync_reset = "none";
defparam \At[1]~I .operation_mode = "output";
defparam \At[1]~I .output_async_reset = "none";
defparam \At[1]~I .output_power_up = "low";
defparam \At[1]~I .output_register_mode = "none";
defparam \At[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[2]~I (
	.datain(\regA|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[2]));
// synopsys translate_off
defparam \At[2]~I .input_async_reset = "none";
defparam \At[2]~I .input_power_up = "low";
defparam \At[2]~I .input_register_mode = "none";
defparam \At[2]~I .input_sync_reset = "none";
defparam \At[2]~I .oe_async_reset = "none";
defparam \At[2]~I .oe_power_up = "low";
defparam \At[2]~I .oe_register_mode = "none";
defparam \At[2]~I .oe_sync_reset = "none";
defparam \At[2]~I .operation_mode = "output";
defparam \At[2]~I .output_async_reset = "none";
defparam \At[2]~I .output_power_up = "low";
defparam \At[2]~I .output_register_mode = "none";
defparam \At[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[3]~I (
	.datain(\regA|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[3]));
// synopsys translate_off
defparam \At[3]~I .input_async_reset = "none";
defparam \At[3]~I .input_power_up = "low";
defparam \At[3]~I .input_register_mode = "none";
defparam \At[3]~I .input_sync_reset = "none";
defparam \At[3]~I .oe_async_reset = "none";
defparam \At[3]~I .oe_power_up = "low";
defparam \At[3]~I .oe_register_mode = "none";
defparam \At[3]~I .oe_sync_reset = "none";
defparam \At[3]~I .operation_mode = "output";
defparam \At[3]~I .output_async_reset = "none";
defparam \At[3]~I .output_power_up = "low";
defparam \At[3]~I .output_register_mode = "none";
defparam \At[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[4]~I (
	.datain(\regA|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[4]));
// synopsys translate_off
defparam \At[4]~I .input_async_reset = "none";
defparam \At[4]~I .input_power_up = "low";
defparam \At[4]~I .input_register_mode = "none";
defparam \At[4]~I .input_sync_reset = "none";
defparam \At[4]~I .oe_async_reset = "none";
defparam \At[4]~I .oe_power_up = "low";
defparam \At[4]~I .oe_register_mode = "none";
defparam \At[4]~I .oe_sync_reset = "none";
defparam \At[4]~I .operation_mode = "output";
defparam \At[4]~I .output_async_reset = "none";
defparam \At[4]~I .output_power_up = "low";
defparam \At[4]~I .output_register_mode = "none";
defparam \At[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[5]~I (
	.datain(\regA|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[5]));
// synopsys translate_off
defparam \At[5]~I .input_async_reset = "none";
defparam \At[5]~I .input_power_up = "low";
defparam \At[5]~I .input_register_mode = "none";
defparam \At[5]~I .input_sync_reset = "none";
defparam \At[5]~I .oe_async_reset = "none";
defparam \At[5]~I .oe_power_up = "low";
defparam \At[5]~I .oe_register_mode = "none";
defparam \At[5]~I .oe_sync_reset = "none";
defparam \At[5]~I .operation_mode = "output";
defparam \At[5]~I .output_async_reset = "none";
defparam \At[5]~I .output_power_up = "low";
defparam \At[5]~I .output_register_mode = "none";
defparam \At[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[6]~I (
	.datain(\regA|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[6]));
// synopsys translate_off
defparam \At[6]~I .input_async_reset = "none";
defparam \At[6]~I .input_power_up = "low";
defparam \At[6]~I .input_register_mode = "none";
defparam \At[6]~I .input_sync_reset = "none";
defparam \At[6]~I .oe_async_reset = "none";
defparam \At[6]~I .oe_power_up = "low";
defparam \At[6]~I .oe_register_mode = "none";
defparam \At[6]~I .oe_sync_reset = "none";
defparam \At[6]~I .operation_mode = "output";
defparam \At[6]~I .output_async_reset = "none";
defparam \At[6]~I .output_power_up = "low";
defparam \At[6]~I .output_register_mode = "none";
defparam \At[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[7]~I (
	.datain(\regA|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[7]));
// synopsys translate_off
defparam \At[7]~I .input_async_reset = "none";
defparam \At[7]~I .input_power_up = "low";
defparam \At[7]~I .input_register_mode = "none";
defparam \At[7]~I .input_sync_reset = "none";
defparam \At[7]~I .oe_async_reset = "none";
defparam \At[7]~I .oe_power_up = "low";
defparam \At[7]~I .oe_register_mode = "none";
defparam \At[7]~I .oe_sync_reset = "none";
defparam \At[7]~I .operation_mode = "output";
defparam \At[7]~I .output_async_reset = "none";
defparam \At[7]~I .output_power_up = "low";
defparam \At[7]~I .output_register_mode = "none";
defparam \At[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[8]~I (
	.datain(\regA|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[8]));
// synopsys translate_off
defparam \At[8]~I .input_async_reset = "none";
defparam \At[8]~I .input_power_up = "low";
defparam \At[8]~I .input_register_mode = "none";
defparam \At[8]~I .input_sync_reset = "none";
defparam \At[8]~I .oe_async_reset = "none";
defparam \At[8]~I .oe_power_up = "low";
defparam \At[8]~I .oe_register_mode = "none";
defparam \At[8]~I .oe_sync_reset = "none";
defparam \At[8]~I .operation_mode = "output";
defparam \At[8]~I .output_async_reset = "none";
defparam \At[8]~I .output_power_up = "low";
defparam \At[8]~I .output_register_mode = "none";
defparam \At[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[9]~I (
	.datain(\regA|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[9]));
// synopsys translate_off
defparam \At[9]~I .input_async_reset = "none";
defparam \At[9]~I .input_power_up = "low";
defparam \At[9]~I .input_register_mode = "none";
defparam \At[9]~I .input_sync_reset = "none";
defparam \At[9]~I .oe_async_reset = "none";
defparam \At[9]~I .oe_power_up = "low";
defparam \At[9]~I .oe_register_mode = "none";
defparam \At[9]~I .oe_sync_reset = "none";
defparam \At[9]~I .operation_mode = "output";
defparam \At[9]~I .output_async_reset = "none";
defparam \At[9]~I .output_power_up = "low";
defparam \At[9]~I .output_register_mode = "none";
defparam \At[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[10]~I (
	.datain(\regA|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[10]));
// synopsys translate_off
defparam \At[10]~I .input_async_reset = "none";
defparam \At[10]~I .input_power_up = "low";
defparam \At[10]~I .input_register_mode = "none";
defparam \At[10]~I .input_sync_reset = "none";
defparam \At[10]~I .oe_async_reset = "none";
defparam \At[10]~I .oe_power_up = "low";
defparam \At[10]~I .oe_register_mode = "none";
defparam \At[10]~I .oe_sync_reset = "none";
defparam \At[10]~I .operation_mode = "output";
defparam \At[10]~I .output_async_reset = "none";
defparam \At[10]~I .output_power_up = "low";
defparam \At[10]~I .output_register_mode = "none";
defparam \At[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[11]~I (
	.datain(\regA|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[11]));
// synopsys translate_off
defparam \At[11]~I .input_async_reset = "none";
defparam \At[11]~I .input_power_up = "low";
defparam \At[11]~I .input_register_mode = "none";
defparam \At[11]~I .input_sync_reset = "none";
defparam \At[11]~I .oe_async_reset = "none";
defparam \At[11]~I .oe_power_up = "low";
defparam \At[11]~I .oe_register_mode = "none";
defparam \At[11]~I .oe_sync_reset = "none";
defparam \At[11]~I .operation_mode = "output";
defparam \At[11]~I .output_async_reset = "none";
defparam \At[11]~I .output_power_up = "low";
defparam \At[11]~I .output_register_mode = "none";
defparam \At[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[12]~I (
	.datain(\regA|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[12]));
// synopsys translate_off
defparam \At[12]~I .input_async_reset = "none";
defparam \At[12]~I .input_power_up = "low";
defparam \At[12]~I .input_register_mode = "none";
defparam \At[12]~I .input_sync_reset = "none";
defparam \At[12]~I .oe_async_reset = "none";
defparam \At[12]~I .oe_power_up = "low";
defparam \At[12]~I .oe_register_mode = "none";
defparam \At[12]~I .oe_sync_reset = "none";
defparam \At[12]~I .operation_mode = "output";
defparam \At[12]~I .output_async_reset = "none";
defparam \At[12]~I .output_power_up = "low";
defparam \At[12]~I .output_register_mode = "none";
defparam \At[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[13]~I (
	.datain(\regA|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[13]));
// synopsys translate_off
defparam \At[13]~I .input_async_reset = "none";
defparam \At[13]~I .input_power_up = "low";
defparam \At[13]~I .input_register_mode = "none";
defparam \At[13]~I .input_sync_reset = "none";
defparam \At[13]~I .oe_async_reset = "none";
defparam \At[13]~I .oe_power_up = "low";
defparam \At[13]~I .oe_register_mode = "none";
defparam \At[13]~I .oe_sync_reset = "none";
defparam \At[13]~I .operation_mode = "output";
defparam \At[13]~I .output_async_reset = "none";
defparam \At[13]~I .output_power_up = "low";
defparam \At[13]~I .output_register_mode = "none";
defparam \At[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[14]~I (
	.datain(\regA|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[14]));
// synopsys translate_off
defparam \At[14]~I .input_async_reset = "none";
defparam \At[14]~I .input_power_up = "low";
defparam \At[14]~I .input_register_mode = "none";
defparam \At[14]~I .input_sync_reset = "none";
defparam \At[14]~I .oe_async_reset = "none";
defparam \At[14]~I .oe_power_up = "low";
defparam \At[14]~I .oe_register_mode = "none";
defparam \At[14]~I .oe_sync_reset = "none";
defparam \At[14]~I .operation_mode = "output";
defparam \At[14]~I .output_async_reset = "none";
defparam \At[14]~I .output_power_up = "low";
defparam \At[14]~I .output_register_mode = "none";
defparam \At[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \At[15]~I (
	.datain(\regA|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(At[15]));
// synopsys translate_off
defparam \At[15]~I .input_async_reset = "none";
defparam \At[15]~I .input_power_up = "low";
defparam \At[15]~I .input_register_mode = "none";
defparam \At[15]~I .input_sync_reset = "none";
defparam \At[15]~I .oe_async_reset = "none";
defparam \At[15]~I .oe_power_up = "low";
defparam \At[15]~I .oe_register_mode = "none";
defparam \At[15]~I .oe_sync_reset = "none";
defparam \At[15]~I .operation_mode = "output";
defparam \At[15]~I .output_async_reset = "none";
defparam \At[15]~I .output_power_up = "low";
defparam \At[15]~I .output_register_mode = "none";
defparam \At[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[0]~I (
	.datain(\regG|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[0]));
// synopsys translate_off
defparam \Gt[0]~I .input_async_reset = "none";
defparam \Gt[0]~I .input_power_up = "low";
defparam \Gt[0]~I .input_register_mode = "none";
defparam \Gt[0]~I .input_sync_reset = "none";
defparam \Gt[0]~I .oe_async_reset = "none";
defparam \Gt[0]~I .oe_power_up = "low";
defparam \Gt[0]~I .oe_register_mode = "none";
defparam \Gt[0]~I .oe_sync_reset = "none";
defparam \Gt[0]~I .operation_mode = "output";
defparam \Gt[0]~I .output_async_reset = "none";
defparam \Gt[0]~I .output_power_up = "low";
defparam \Gt[0]~I .output_register_mode = "none";
defparam \Gt[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[1]~I (
	.datain(\regG|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[1]));
// synopsys translate_off
defparam \Gt[1]~I .input_async_reset = "none";
defparam \Gt[1]~I .input_power_up = "low";
defparam \Gt[1]~I .input_register_mode = "none";
defparam \Gt[1]~I .input_sync_reset = "none";
defparam \Gt[1]~I .oe_async_reset = "none";
defparam \Gt[1]~I .oe_power_up = "low";
defparam \Gt[1]~I .oe_register_mode = "none";
defparam \Gt[1]~I .oe_sync_reset = "none";
defparam \Gt[1]~I .operation_mode = "output";
defparam \Gt[1]~I .output_async_reset = "none";
defparam \Gt[1]~I .output_power_up = "low";
defparam \Gt[1]~I .output_register_mode = "none";
defparam \Gt[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[2]~I (
	.datain(\regG|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[2]));
// synopsys translate_off
defparam \Gt[2]~I .input_async_reset = "none";
defparam \Gt[2]~I .input_power_up = "low";
defparam \Gt[2]~I .input_register_mode = "none";
defparam \Gt[2]~I .input_sync_reset = "none";
defparam \Gt[2]~I .oe_async_reset = "none";
defparam \Gt[2]~I .oe_power_up = "low";
defparam \Gt[2]~I .oe_register_mode = "none";
defparam \Gt[2]~I .oe_sync_reset = "none";
defparam \Gt[2]~I .operation_mode = "output";
defparam \Gt[2]~I .output_async_reset = "none";
defparam \Gt[2]~I .output_power_up = "low";
defparam \Gt[2]~I .output_register_mode = "none";
defparam \Gt[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[3]~I (
	.datain(\regG|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[3]));
// synopsys translate_off
defparam \Gt[3]~I .input_async_reset = "none";
defparam \Gt[3]~I .input_power_up = "low";
defparam \Gt[3]~I .input_register_mode = "none";
defparam \Gt[3]~I .input_sync_reset = "none";
defparam \Gt[3]~I .oe_async_reset = "none";
defparam \Gt[3]~I .oe_power_up = "low";
defparam \Gt[3]~I .oe_register_mode = "none";
defparam \Gt[3]~I .oe_sync_reset = "none";
defparam \Gt[3]~I .operation_mode = "output";
defparam \Gt[3]~I .output_async_reset = "none";
defparam \Gt[3]~I .output_power_up = "low";
defparam \Gt[3]~I .output_register_mode = "none";
defparam \Gt[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[4]~I (
	.datain(\regG|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[4]));
// synopsys translate_off
defparam \Gt[4]~I .input_async_reset = "none";
defparam \Gt[4]~I .input_power_up = "low";
defparam \Gt[4]~I .input_register_mode = "none";
defparam \Gt[4]~I .input_sync_reset = "none";
defparam \Gt[4]~I .oe_async_reset = "none";
defparam \Gt[4]~I .oe_power_up = "low";
defparam \Gt[4]~I .oe_register_mode = "none";
defparam \Gt[4]~I .oe_sync_reset = "none";
defparam \Gt[4]~I .operation_mode = "output";
defparam \Gt[4]~I .output_async_reset = "none";
defparam \Gt[4]~I .output_power_up = "low";
defparam \Gt[4]~I .output_register_mode = "none";
defparam \Gt[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[5]~I (
	.datain(\regG|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[5]));
// synopsys translate_off
defparam \Gt[5]~I .input_async_reset = "none";
defparam \Gt[5]~I .input_power_up = "low";
defparam \Gt[5]~I .input_register_mode = "none";
defparam \Gt[5]~I .input_sync_reset = "none";
defparam \Gt[5]~I .oe_async_reset = "none";
defparam \Gt[5]~I .oe_power_up = "low";
defparam \Gt[5]~I .oe_register_mode = "none";
defparam \Gt[5]~I .oe_sync_reset = "none";
defparam \Gt[5]~I .operation_mode = "output";
defparam \Gt[5]~I .output_async_reset = "none";
defparam \Gt[5]~I .output_power_up = "low";
defparam \Gt[5]~I .output_register_mode = "none";
defparam \Gt[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[6]~I (
	.datain(\regG|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[6]));
// synopsys translate_off
defparam \Gt[6]~I .input_async_reset = "none";
defparam \Gt[6]~I .input_power_up = "low";
defparam \Gt[6]~I .input_register_mode = "none";
defparam \Gt[6]~I .input_sync_reset = "none";
defparam \Gt[6]~I .oe_async_reset = "none";
defparam \Gt[6]~I .oe_power_up = "low";
defparam \Gt[6]~I .oe_register_mode = "none";
defparam \Gt[6]~I .oe_sync_reset = "none";
defparam \Gt[6]~I .operation_mode = "output";
defparam \Gt[6]~I .output_async_reset = "none";
defparam \Gt[6]~I .output_power_up = "low";
defparam \Gt[6]~I .output_register_mode = "none";
defparam \Gt[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[7]~I (
	.datain(\regG|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[7]));
// synopsys translate_off
defparam \Gt[7]~I .input_async_reset = "none";
defparam \Gt[7]~I .input_power_up = "low";
defparam \Gt[7]~I .input_register_mode = "none";
defparam \Gt[7]~I .input_sync_reset = "none";
defparam \Gt[7]~I .oe_async_reset = "none";
defparam \Gt[7]~I .oe_power_up = "low";
defparam \Gt[7]~I .oe_register_mode = "none";
defparam \Gt[7]~I .oe_sync_reset = "none";
defparam \Gt[7]~I .operation_mode = "output";
defparam \Gt[7]~I .output_async_reset = "none";
defparam \Gt[7]~I .output_power_up = "low";
defparam \Gt[7]~I .output_register_mode = "none";
defparam \Gt[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[8]~I (
	.datain(\regG|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[8]));
// synopsys translate_off
defparam \Gt[8]~I .input_async_reset = "none";
defparam \Gt[8]~I .input_power_up = "low";
defparam \Gt[8]~I .input_register_mode = "none";
defparam \Gt[8]~I .input_sync_reset = "none";
defparam \Gt[8]~I .oe_async_reset = "none";
defparam \Gt[8]~I .oe_power_up = "low";
defparam \Gt[8]~I .oe_register_mode = "none";
defparam \Gt[8]~I .oe_sync_reset = "none";
defparam \Gt[8]~I .operation_mode = "output";
defparam \Gt[8]~I .output_async_reset = "none";
defparam \Gt[8]~I .output_power_up = "low";
defparam \Gt[8]~I .output_register_mode = "none";
defparam \Gt[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[9]~I (
	.datain(\regG|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[9]));
// synopsys translate_off
defparam \Gt[9]~I .input_async_reset = "none";
defparam \Gt[9]~I .input_power_up = "low";
defparam \Gt[9]~I .input_register_mode = "none";
defparam \Gt[9]~I .input_sync_reset = "none";
defparam \Gt[9]~I .oe_async_reset = "none";
defparam \Gt[9]~I .oe_power_up = "low";
defparam \Gt[9]~I .oe_register_mode = "none";
defparam \Gt[9]~I .oe_sync_reset = "none";
defparam \Gt[9]~I .operation_mode = "output";
defparam \Gt[9]~I .output_async_reset = "none";
defparam \Gt[9]~I .output_power_up = "low";
defparam \Gt[9]~I .output_register_mode = "none";
defparam \Gt[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[10]~I (
	.datain(\regG|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[10]));
// synopsys translate_off
defparam \Gt[10]~I .input_async_reset = "none";
defparam \Gt[10]~I .input_power_up = "low";
defparam \Gt[10]~I .input_register_mode = "none";
defparam \Gt[10]~I .input_sync_reset = "none";
defparam \Gt[10]~I .oe_async_reset = "none";
defparam \Gt[10]~I .oe_power_up = "low";
defparam \Gt[10]~I .oe_register_mode = "none";
defparam \Gt[10]~I .oe_sync_reset = "none";
defparam \Gt[10]~I .operation_mode = "output";
defparam \Gt[10]~I .output_async_reset = "none";
defparam \Gt[10]~I .output_power_up = "low";
defparam \Gt[10]~I .output_register_mode = "none";
defparam \Gt[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[11]~I (
	.datain(\regG|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[11]));
// synopsys translate_off
defparam \Gt[11]~I .input_async_reset = "none";
defparam \Gt[11]~I .input_power_up = "low";
defparam \Gt[11]~I .input_register_mode = "none";
defparam \Gt[11]~I .input_sync_reset = "none";
defparam \Gt[11]~I .oe_async_reset = "none";
defparam \Gt[11]~I .oe_power_up = "low";
defparam \Gt[11]~I .oe_register_mode = "none";
defparam \Gt[11]~I .oe_sync_reset = "none";
defparam \Gt[11]~I .operation_mode = "output";
defparam \Gt[11]~I .output_async_reset = "none";
defparam \Gt[11]~I .output_power_up = "low";
defparam \Gt[11]~I .output_register_mode = "none";
defparam \Gt[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[12]~I (
	.datain(\regG|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[12]));
// synopsys translate_off
defparam \Gt[12]~I .input_async_reset = "none";
defparam \Gt[12]~I .input_power_up = "low";
defparam \Gt[12]~I .input_register_mode = "none";
defparam \Gt[12]~I .input_sync_reset = "none";
defparam \Gt[12]~I .oe_async_reset = "none";
defparam \Gt[12]~I .oe_power_up = "low";
defparam \Gt[12]~I .oe_register_mode = "none";
defparam \Gt[12]~I .oe_sync_reset = "none";
defparam \Gt[12]~I .operation_mode = "output";
defparam \Gt[12]~I .output_async_reset = "none";
defparam \Gt[12]~I .output_power_up = "low";
defparam \Gt[12]~I .output_register_mode = "none";
defparam \Gt[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[13]~I (
	.datain(\regG|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[13]));
// synopsys translate_off
defparam \Gt[13]~I .input_async_reset = "none";
defparam \Gt[13]~I .input_power_up = "low";
defparam \Gt[13]~I .input_register_mode = "none";
defparam \Gt[13]~I .input_sync_reset = "none";
defparam \Gt[13]~I .oe_async_reset = "none";
defparam \Gt[13]~I .oe_power_up = "low";
defparam \Gt[13]~I .oe_register_mode = "none";
defparam \Gt[13]~I .oe_sync_reset = "none";
defparam \Gt[13]~I .operation_mode = "output";
defparam \Gt[13]~I .output_async_reset = "none";
defparam \Gt[13]~I .output_power_up = "low";
defparam \Gt[13]~I .output_register_mode = "none";
defparam \Gt[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[14]~I (
	.datain(\regG|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[14]));
// synopsys translate_off
defparam \Gt[14]~I .input_async_reset = "none";
defparam \Gt[14]~I .input_power_up = "low";
defparam \Gt[14]~I .input_register_mode = "none";
defparam \Gt[14]~I .input_sync_reset = "none";
defparam \Gt[14]~I .oe_async_reset = "none";
defparam \Gt[14]~I .oe_power_up = "low";
defparam \Gt[14]~I .oe_register_mode = "none";
defparam \Gt[14]~I .oe_sync_reset = "none";
defparam \Gt[14]~I .operation_mode = "output";
defparam \Gt[14]~I .output_async_reset = "none";
defparam \Gt[14]~I .output_power_up = "low";
defparam \Gt[14]~I .output_register_mode = "none";
defparam \Gt[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Gt[15]~I (
	.datain(\regG|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Gt[15]));
// synopsys translate_off
defparam \Gt[15]~I .input_async_reset = "none";
defparam \Gt[15]~I .input_power_up = "low";
defparam \Gt[15]~I .input_register_mode = "none";
defparam \Gt[15]~I .input_sync_reset = "none";
defparam \Gt[15]~I .oe_async_reset = "none";
defparam \Gt[15]~I .oe_power_up = "low";
defparam \Gt[15]~I .oe_register_mode = "none";
defparam \Gt[15]~I .oe_sync_reset = "none";
defparam \Gt[15]~I .operation_mode = "output";
defparam \Gt[15]~I .output_async_reset = "none";
defparam \Gt[15]~I .output_power_up = "low";
defparam \Gt[15]~I .output_register_mode = "none";
defparam \Gt[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0_int~I (
	.datain(\ctrl|r0_in~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0_int));
// synopsys translate_off
defparam \r0_int~I .input_async_reset = "none";
defparam \r0_int~I .input_power_up = "low";
defparam \r0_int~I .input_register_mode = "none";
defparam \r0_int~I .input_sync_reset = "none";
defparam \r0_int~I .oe_async_reset = "none";
defparam \r0_int~I .oe_power_up = "low";
defparam \r0_int~I .oe_register_mode = "none";
defparam \r0_int~I .oe_sync_reset = "none";
defparam \r0_int~I .operation_mode = "output";
defparam \r0_int~I .output_async_reset = "none";
defparam \r0_int~I .output_power_up = "low";
defparam \r0_int~I .output_register_mode = "none";
defparam \r0_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1_int~I (
	.datain(\ctrl|r1_in~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1_int));
// synopsys translate_off
defparam \r1_int~I .input_async_reset = "none";
defparam \r1_int~I .input_power_up = "low";
defparam \r1_int~I .input_register_mode = "none";
defparam \r1_int~I .input_sync_reset = "none";
defparam \r1_int~I .oe_async_reset = "none";
defparam \r1_int~I .oe_power_up = "low";
defparam \r1_int~I .oe_register_mode = "none";
defparam \r1_int~I .oe_sync_reset = "none";
defparam \r1_int~I .operation_mode = "output";
defparam \r1_int~I .output_async_reset = "none";
defparam \r1_int~I .output_power_up = "low";
defparam \r1_int~I .output_register_mode = "none";
defparam \r1_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2_int~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2_int));
// synopsys translate_off
defparam \r2_int~I .input_async_reset = "none";
defparam \r2_int~I .input_power_up = "low";
defparam \r2_int~I .input_register_mode = "none";
defparam \r2_int~I .input_sync_reset = "none";
defparam \r2_int~I .oe_async_reset = "none";
defparam \r2_int~I .oe_power_up = "low";
defparam \r2_int~I .oe_register_mode = "none";
defparam \r2_int~I .oe_sync_reset = "none";
defparam \r2_int~I .operation_mode = "output";
defparam \r2_int~I .output_async_reset = "none";
defparam \r2_int~I .output_power_up = "low";
defparam \r2_int~I .output_register_mode = "none";
defparam \r2_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3_int~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3_int));
// synopsys translate_off
defparam \r3_int~I .input_async_reset = "none";
defparam \r3_int~I .input_power_up = "low";
defparam \r3_int~I .input_register_mode = "none";
defparam \r3_int~I .input_sync_reset = "none";
defparam \r3_int~I .oe_async_reset = "none";
defparam \r3_int~I .oe_power_up = "low";
defparam \r3_int~I .oe_register_mode = "none";
defparam \r3_int~I .oe_sync_reset = "none";
defparam \r3_int~I .operation_mode = "output";
defparam \r3_int~I .output_async_reset = "none";
defparam \r3_int~I .output_power_up = "low";
defparam \r3_int~I .output_register_mode = "none";
defparam \r3_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4_int~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4_int));
// synopsys translate_off
defparam \r4_int~I .input_async_reset = "none";
defparam \r4_int~I .input_power_up = "low";
defparam \r4_int~I .input_register_mode = "none";
defparam \r4_int~I .input_sync_reset = "none";
defparam \r4_int~I .oe_async_reset = "none";
defparam \r4_int~I .oe_power_up = "low";
defparam \r4_int~I .oe_register_mode = "none";
defparam \r4_int~I .oe_sync_reset = "none";
defparam \r4_int~I .operation_mode = "output";
defparam \r4_int~I .output_async_reset = "none";
defparam \r4_int~I .output_power_up = "low";
defparam \r4_int~I .output_register_mode = "none";
defparam \r4_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5_int~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5_int));
// synopsys translate_off
defparam \r5_int~I .input_async_reset = "none";
defparam \r5_int~I .input_power_up = "low";
defparam \r5_int~I .input_register_mode = "none";
defparam \r5_int~I .input_sync_reset = "none";
defparam \r5_int~I .oe_async_reset = "none";
defparam \r5_int~I .oe_power_up = "low";
defparam \r5_int~I .oe_register_mode = "none";
defparam \r5_int~I .oe_sync_reset = "none";
defparam \r5_int~I .operation_mode = "output";
defparam \r5_int~I .output_async_reset = "none";
defparam \r5_int~I .output_power_up = "low";
defparam \r5_int~I .output_register_mode = "none";
defparam \r5_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6_int~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6_int));
// synopsys translate_off
defparam \r6_int~I .input_async_reset = "none";
defparam \r6_int~I .input_power_up = "low";
defparam \r6_int~I .input_register_mode = "none";
defparam \r6_int~I .input_sync_reset = "none";
defparam \r6_int~I .oe_async_reset = "none";
defparam \r6_int~I .oe_power_up = "low";
defparam \r6_int~I .oe_register_mode = "none";
defparam \r6_int~I .oe_sync_reset = "none";
defparam \r6_int~I .operation_mode = "output";
defparam \r6_int~I .output_async_reset = "none";
defparam \r6_int~I .output_power_up = "low";
defparam \r6_int~I .output_register_mode = "none";
defparam \r6_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7_int~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7_int));
// synopsys translate_off
defparam \r7_int~I .input_async_reset = "none";
defparam \r7_int~I .input_power_up = "low";
defparam \r7_int~I .input_register_mode = "none";
defparam \r7_int~I .input_sync_reset = "none";
defparam \r7_int~I .oe_async_reset = "none";
defparam \r7_int~I .oe_power_up = "low";
defparam \r7_int~I .oe_register_mode = "none";
defparam \r7_int~I .oe_sync_reset = "none";
defparam \r7_int~I .operation_mode = "output";
defparam \r7_int~I .output_async_reset = "none";
defparam \r7_int~I .output_power_up = "low";
defparam \r7_int~I .output_register_mode = "none";
defparam \r7_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0_outt~I (
	.datain(\ctrl|r0_out~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0_outt));
// synopsys translate_off
defparam \r0_outt~I .input_async_reset = "none";
defparam \r0_outt~I .input_power_up = "low";
defparam \r0_outt~I .input_register_mode = "none";
defparam \r0_outt~I .input_sync_reset = "none";
defparam \r0_outt~I .oe_async_reset = "none";
defparam \r0_outt~I .oe_power_up = "low";
defparam \r0_outt~I .oe_register_mode = "none";
defparam \r0_outt~I .oe_sync_reset = "none";
defparam \r0_outt~I .operation_mode = "output";
defparam \r0_outt~I .output_async_reset = "none";
defparam \r0_outt~I .output_power_up = "low";
defparam \r0_outt~I .output_register_mode = "none";
defparam \r0_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1_outt~I (
	.datain(\ctrl|r1_out~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1_outt));
// synopsys translate_off
defparam \r1_outt~I .input_async_reset = "none";
defparam \r1_outt~I .input_power_up = "low";
defparam \r1_outt~I .input_register_mode = "none";
defparam \r1_outt~I .input_sync_reset = "none";
defparam \r1_outt~I .oe_async_reset = "none";
defparam \r1_outt~I .oe_power_up = "low";
defparam \r1_outt~I .oe_register_mode = "none";
defparam \r1_outt~I .oe_sync_reset = "none";
defparam \r1_outt~I .operation_mode = "output";
defparam \r1_outt~I .output_async_reset = "none";
defparam \r1_outt~I .output_power_up = "low";
defparam \r1_outt~I .output_register_mode = "none";
defparam \r1_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2_outt~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2_outt));
// synopsys translate_off
defparam \r2_outt~I .input_async_reset = "none";
defparam \r2_outt~I .input_power_up = "low";
defparam \r2_outt~I .input_register_mode = "none";
defparam \r2_outt~I .input_sync_reset = "none";
defparam \r2_outt~I .oe_async_reset = "none";
defparam \r2_outt~I .oe_power_up = "low";
defparam \r2_outt~I .oe_register_mode = "none";
defparam \r2_outt~I .oe_sync_reset = "none";
defparam \r2_outt~I .operation_mode = "output";
defparam \r2_outt~I .output_async_reset = "none";
defparam \r2_outt~I .output_power_up = "low";
defparam \r2_outt~I .output_register_mode = "none";
defparam \r2_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3_outt~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3_outt));
// synopsys translate_off
defparam \r3_outt~I .input_async_reset = "none";
defparam \r3_outt~I .input_power_up = "low";
defparam \r3_outt~I .input_register_mode = "none";
defparam \r3_outt~I .input_sync_reset = "none";
defparam \r3_outt~I .oe_async_reset = "none";
defparam \r3_outt~I .oe_power_up = "low";
defparam \r3_outt~I .oe_register_mode = "none";
defparam \r3_outt~I .oe_sync_reset = "none";
defparam \r3_outt~I .operation_mode = "output";
defparam \r3_outt~I .output_async_reset = "none";
defparam \r3_outt~I .output_power_up = "low";
defparam \r3_outt~I .output_register_mode = "none";
defparam \r3_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r4_outt~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r4_outt));
// synopsys translate_off
defparam \r4_outt~I .input_async_reset = "none";
defparam \r4_outt~I .input_power_up = "low";
defparam \r4_outt~I .input_register_mode = "none";
defparam \r4_outt~I .input_sync_reset = "none";
defparam \r4_outt~I .oe_async_reset = "none";
defparam \r4_outt~I .oe_power_up = "low";
defparam \r4_outt~I .oe_register_mode = "none";
defparam \r4_outt~I .oe_sync_reset = "none";
defparam \r4_outt~I .operation_mode = "output";
defparam \r4_outt~I .output_async_reset = "none";
defparam \r4_outt~I .output_power_up = "low";
defparam \r4_outt~I .output_register_mode = "none";
defparam \r4_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r5_outt~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r5_outt));
// synopsys translate_off
defparam \r5_outt~I .input_async_reset = "none";
defparam \r5_outt~I .input_power_up = "low";
defparam \r5_outt~I .input_register_mode = "none";
defparam \r5_outt~I .input_sync_reset = "none";
defparam \r5_outt~I .oe_async_reset = "none";
defparam \r5_outt~I .oe_power_up = "low";
defparam \r5_outt~I .oe_register_mode = "none";
defparam \r5_outt~I .oe_sync_reset = "none";
defparam \r5_outt~I .operation_mode = "output";
defparam \r5_outt~I .output_async_reset = "none";
defparam \r5_outt~I .output_power_up = "low";
defparam \r5_outt~I .output_register_mode = "none";
defparam \r5_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r6_outt~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r6_outt));
// synopsys translate_off
defparam \r6_outt~I .input_async_reset = "none";
defparam \r6_outt~I .input_power_up = "low";
defparam \r6_outt~I .input_register_mode = "none";
defparam \r6_outt~I .input_sync_reset = "none";
defparam \r6_outt~I .oe_async_reset = "none";
defparam \r6_outt~I .oe_power_up = "low";
defparam \r6_outt~I .oe_register_mode = "none";
defparam \r6_outt~I .oe_sync_reset = "none";
defparam \r6_outt~I .operation_mode = "output";
defparam \r6_outt~I .output_async_reset = "none";
defparam \r6_outt~I .output_power_up = "low";
defparam \r6_outt~I .output_register_mode = "none";
defparam \r6_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7_outt~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7_outt));
// synopsys translate_off
defparam \r7_outt~I .input_async_reset = "none";
defparam \r7_outt~I .input_power_up = "low";
defparam \r7_outt~I .input_register_mode = "none";
defparam \r7_outt~I .input_sync_reset = "none";
defparam \r7_outt~I .oe_async_reset = "none";
defparam \r7_outt~I .oe_power_up = "low";
defparam \r7_outt~I .oe_register_mode = "none";
defparam \r7_outt~I .oe_sync_reset = "none";
defparam \r7_outt~I .operation_mode = "output";
defparam \r7_outt~I .output_async_reset = "none";
defparam \r7_outt~I .output_power_up = "low";
defparam \r7_outt~I .output_register_mode = "none";
defparam \r7_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \g_outt~I (
	.datain(\ctrl|g_out~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g_outt));
// synopsys translate_off
defparam \g_outt~I .input_async_reset = "none";
defparam \g_outt~I .input_power_up = "low";
defparam \g_outt~I .input_register_mode = "none";
defparam \g_outt~I .input_sync_reset = "none";
defparam \g_outt~I .oe_async_reset = "none";
defparam \g_outt~I .oe_power_up = "low";
defparam \g_outt~I .oe_register_mode = "none";
defparam \g_outt~I .oe_sync_reset = "none";
defparam \g_outt~I .operation_mode = "output";
defparam \g_outt~I .output_async_reset = "none";
defparam \g_outt~I .output_power_up = "low";
defparam \g_outt~I .output_register_mode = "none";
defparam \g_outt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dinoutt~I (
	.datain(\ctrl|dinout~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dinoutt));
// synopsys translate_off
defparam \dinoutt~I .input_async_reset = "none";
defparam \dinoutt~I .input_power_up = "low";
defparam \dinoutt~I .input_register_mode = "none";
defparam \dinoutt~I .input_sync_reset = "none";
defparam \dinoutt~I .oe_async_reset = "none";
defparam \dinoutt~I .oe_power_up = "low";
defparam \dinoutt~I .oe_register_mode = "none";
defparam \dinoutt~I .oe_sync_reset = "none";
defparam \dinoutt~I .operation_mode = "output";
defparam \dinoutt~I .output_async_reset = "none";
defparam \dinoutt~I .output_power_up = "low";
defparam \dinoutt~I .output_register_mode = "none";
defparam \dinoutt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \a_int~I (
	.datain(\ctrl|a_in~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a_int));
// synopsys translate_off
defparam \a_int~I .input_async_reset = "none";
defparam \a_int~I .input_power_up = "low";
defparam \a_int~I .input_register_mode = "none";
defparam \a_int~I .input_sync_reset = "none";
defparam \a_int~I .oe_async_reset = "none";
defparam \a_int~I .oe_power_up = "low";
defparam \a_int~I .oe_register_mode = "none";
defparam \a_int~I .oe_sync_reset = "none";
defparam \a_int~I .operation_mode = "output";
defparam \a_int~I .output_async_reset = "none";
defparam \a_int~I .output_power_up = "low";
defparam \a_int~I .output_register_mode = "none";
defparam \a_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \g_int~I (
	.datain(\ctrl|g_in~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(g_int));
// synopsys translate_off
defparam \g_int~I .input_async_reset = "none";
defparam \g_int~I .input_power_up = "low";
defparam \g_int~I .input_register_mode = "none";
defparam \g_int~I .input_sync_reset = "none";
defparam \g_int~I .oe_async_reset = "none";
defparam \g_int~I .oe_power_up = "low";
defparam \g_int~I .oe_register_mode = "none";
defparam \g_int~I .oe_sync_reset = "none";
defparam \g_int~I .operation_mode = "output";
defparam \g_int~I .output_async_reset = "none";
defparam \g_int~I .output_power_up = "low";
defparam \g_int~I .output_register_mode = "none";
defparam \g_int~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_subt~I (
	.datain(\ctrl|add_sub~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_subt));
// synopsys translate_off
defparam \add_subt~I .input_async_reset = "none";
defparam \add_subt~I .input_power_up = "low";
defparam \add_subt~I .input_register_mode = "none";
defparam \add_subt~I .input_sync_reset = "none";
defparam \add_subt~I .oe_async_reset = "none";
defparam \add_subt~I .oe_power_up = "low";
defparam \add_subt~I .oe_register_mode = "none";
defparam \add_subt~I .oe_sync_reset = "none";
defparam \add_subt~I .operation_mode = "output";
defparam \add_subt~I .output_async_reset = "none";
defparam \add_subt~I .output_power_up = "low";
defparam \add_subt~I .output_register_mode = "none";
defparam \add_subt~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \donet~I (
	.datain(\ctrl|done~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(donet));
// synopsys translate_off
defparam \donet~I .input_async_reset = "none";
defparam \donet~I .input_power_up = "low";
defparam \donet~I .input_register_mode = "none";
defparam \donet~I .input_sync_reset = "none";
defparam \donet~I .oe_async_reset = "none";
defparam \donet~I .oe_power_up = "low";
defparam \donet~I .oe_register_mode = "none";
defparam \donet~I .oe_sync_reset = "none";
defparam \donet~I .operation_mode = "output";
defparam \donet~I .output_async_reset = "none";
defparam \donet~I .output_power_up = "low";
defparam \donet~I .output_register_mode = "none";
defparam \donet~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[0]~I (
	.datain(\addSub|Add0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[0]));
// synopsys translate_off
defparam \addsub_outt[0]~I .input_async_reset = "none";
defparam \addsub_outt[0]~I .input_power_up = "low";
defparam \addsub_outt[0]~I .input_register_mode = "none";
defparam \addsub_outt[0]~I .input_sync_reset = "none";
defparam \addsub_outt[0]~I .oe_async_reset = "none";
defparam \addsub_outt[0]~I .oe_power_up = "low";
defparam \addsub_outt[0]~I .oe_register_mode = "none";
defparam \addsub_outt[0]~I .oe_sync_reset = "none";
defparam \addsub_outt[0]~I .operation_mode = "output";
defparam \addsub_outt[0]~I .output_async_reset = "none";
defparam \addsub_outt[0]~I .output_power_up = "low";
defparam \addsub_outt[0]~I .output_register_mode = "none";
defparam \addsub_outt[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[1]~I (
	.datain(\addSub|Add0~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[1]));
// synopsys translate_off
defparam \addsub_outt[1]~I .input_async_reset = "none";
defparam \addsub_outt[1]~I .input_power_up = "low";
defparam \addsub_outt[1]~I .input_register_mode = "none";
defparam \addsub_outt[1]~I .input_sync_reset = "none";
defparam \addsub_outt[1]~I .oe_async_reset = "none";
defparam \addsub_outt[1]~I .oe_power_up = "low";
defparam \addsub_outt[1]~I .oe_register_mode = "none";
defparam \addsub_outt[1]~I .oe_sync_reset = "none";
defparam \addsub_outt[1]~I .operation_mode = "output";
defparam \addsub_outt[1]~I .output_async_reset = "none";
defparam \addsub_outt[1]~I .output_power_up = "low";
defparam \addsub_outt[1]~I .output_register_mode = "none";
defparam \addsub_outt[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[2]~I (
	.datain(\addSub|Add0~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[2]));
// synopsys translate_off
defparam \addsub_outt[2]~I .input_async_reset = "none";
defparam \addsub_outt[2]~I .input_power_up = "low";
defparam \addsub_outt[2]~I .input_register_mode = "none";
defparam \addsub_outt[2]~I .input_sync_reset = "none";
defparam \addsub_outt[2]~I .oe_async_reset = "none";
defparam \addsub_outt[2]~I .oe_power_up = "low";
defparam \addsub_outt[2]~I .oe_register_mode = "none";
defparam \addsub_outt[2]~I .oe_sync_reset = "none";
defparam \addsub_outt[2]~I .operation_mode = "output";
defparam \addsub_outt[2]~I .output_async_reset = "none";
defparam \addsub_outt[2]~I .output_power_up = "low";
defparam \addsub_outt[2]~I .output_register_mode = "none";
defparam \addsub_outt[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[3]~I (
	.datain(\addSub|Add0~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[3]));
// synopsys translate_off
defparam \addsub_outt[3]~I .input_async_reset = "none";
defparam \addsub_outt[3]~I .input_power_up = "low";
defparam \addsub_outt[3]~I .input_register_mode = "none";
defparam \addsub_outt[3]~I .input_sync_reset = "none";
defparam \addsub_outt[3]~I .oe_async_reset = "none";
defparam \addsub_outt[3]~I .oe_power_up = "low";
defparam \addsub_outt[3]~I .oe_register_mode = "none";
defparam \addsub_outt[3]~I .oe_sync_reset = "none";
defparam \addsub_outt[3]~I .operation_mode = "output";
defparam \addsub_outt[3]~I .output_async_reset = "none";
defparam \addsub_outt[3]~I .output_power_up = "low";
defparam \addsub_outt[3]~I .output_register_mode = "none";
defparam \addsub_outt[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[4]~I (
	.datain(\addSub|Add0~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[4]));
// synopsys translate_off
defparam \addsub_outt[4]~I .input_async_reset = "none";
defparam \addsub_outt[4]~I .input_power_up = "low";
defparam \addsub_outt[4]~I .input_register_mode = "none";
defparam \addsub_outt[4]~I .input_sync_reset = "none";
defparam \addsub_outt[4]~I .oe_async_reset = "none";
defparam \addsub_outt[4]~I .oe_power_up = "low";
defparam \addsub_outt[4]~I .oe_register_mode = "none";
defparam \addsub_outt[4]~I .oe_sync_reset = "none";
defparam \addsub_outt[4]~I .operation_mode = "output";
defparam \addsub_outt[4]~I .output_async_reset = "none";
defparam \addsub_outt[4]~I .output_power_up = "low";
defparam \addsub_outt[4]~I .output_register_mode = "none";
defparam \addsub_outt[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[5]~I (
	.datain(\addSub|Add0~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[5]));
// synopsys translate_off
defparam \addsub_outt[5]~I .input_async_reset = "none";
defparam \addsub_outt[5]~I .input_power_up = "low";
defparam \addsub_outt[5]~I .input_register_mode = "none";
defparam \addsub_outt[5]~I .input_sync_reset = "none";
defparam \addsub_outt[5]~I .oe_async_reset = "none";
defparam \addsub_outt[5]~I .oe_power_up = "low";
defparam \addsub_outt[5]~I .oe_register_mode = "none";
defparam \addsub_outt[5]~I .oe_sync_reset = "none";
defparam \addsub_outt[5]~I .operation_mode = "output";
defparam \addsub_outt[5]~I .output_async_reset = "none";
defparam \addsub_outt[5]~I .output_power_up = "low";
defparam \addsub_outt[5]~I .output_register_mode = "none";
defparam \addsub_outt[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[6]~I (
	.datain(\addSub|Add0~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[6]));
// synopsys translate_off
defparam \addsub_outt[6]~I .input_async_reset = "none";
defparam \addsub_outt[6]~I .input_power_up = "low";
defparam \addsub_outt[6]~I .input_register_mode = "none";
defparam \addsub_outt[6]~I .input_sync_reset = "none";
defparam \addsub_outt[6]~I .oe_async_reset = "none";
defparam \addsub_outt[6]~I .oe_power_up = "low";
defparam \addsub_outt[6]~I .oe_register_mode = "none";
defparam \addsub_outt[6]~I .oe_sync_reset = "none";
defparam \addsub_outt[6]~I .operation_mode = "output";
defparam \addsub_outt[6]~I .output_async_reset = "none";
defparam \addsub_outt[6]~I .output_power_up = "low";
defparam \addsub_outt[6]~I .output_register_mode = "none";
defparam \addsub_outt[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[7]~I (
	.datain(\addSub|Add0~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[7]));
// synopsys translate_off
defparam \addsub_outt[7]~I .input_async_reset = "none";
defparam \addsub_outt[7]~I .input_power_up = "low";
defparam \addsub_outt[7]~I .input_register_mode = "none";
defparam \addsub_outt[7]~I .input_sync_reset = "none";
defparam \addsub_outt[7]~I .oe_async_reset = "none";
defparam \addsub_outt[7]~I .oe_power_up = "low";
defparam \addsub_outt[7]~I .oe_register_mode = "none";
defparam \addsub_outt[7]~I .oe_sync_reset = "none";
defparam \addsub_outt[7]~I .operation_mode = "output";
defparam \addsub_outt[7]~I .output_async_reset = "none";
defparam \addsub_outt[7]~I .output_power_up = "low";
defparam \addsub_outt[7]~I .output_register_mode = "none";
defparam \addsub_outt[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[8]~I (
	.datain(\addSub|Add0~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[8]));
// synopsys translate_off
defparam \addsub_outt[8]~I .input_async_reset = "none";
defparam \addsub_outt[8]~I .input_power_up = "low";
defparam \addsub_outt[8]~I .input_register_mode = "none";
defparam \addsub_outt[8]~I .input_sync_reset = "none";
defparam \addsub_outt[8]~I .oe_async_reset = "none";
defparam \addsub_outt[8]~I .oe_power_up = "low";
defparam \addsub_outt[8]~I .oe_register_mode = "none";
defparam \addsub_outt[8]~I .oe_sync_reset = "none";
defparam \addsub_outt[8]~I .operation_mode = "output";
defparam \addsub_outt[8]~I .output_async_reset = "none";
defparam \addsub_outt[8]~I .output_power_up = "low";
defparam \addsub_outt[8]~I .output_register_mode = "none";
defparam \addsub_outt[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[9]~I (
	.datain(\addSub|Add0~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[9]));
// synopsys translate_off
defparam \addsub_outt[9]~I .input_async_reset = "none";
defparam \addsub_outt[9]~I .input_power_up = "low";
defparam \addsub_outt[9]~I .input_register_mode = "none";
defparam \addsub_outt[9]~I .input_sync_reset = "none";
defparam \addsub_outt[9]~I .oe_async_reset = "none";
defparam \addsub_outt[9]~I .oe_power_up = "low";
defparam \addsub_outt[9]~I .oe_register_mode = "none";
defparam \addsub_outt[9]~I .oe_sync_reset = "none";
defparam \addsub_outt[9]~I .operation_mode = "output";
defparam \addsub_outt[9]~I .output_async_reset = "none";
defparam \addsub_outt[9]~I .output_power_up = "low";
defparam \addsub_outt[9]~I .output_register_mode = "none";
defparam \addsub_outt[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[10]~I (
	.datain(\addSub|Add0~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[10]));
// synopsys translate_off
defparam \addsub_outt[10]~I .input_async_reset = "none";
defparam \addsub_outt[10]~I .input_power_up = "low";
defparam \addsub_outt[10]~I .input_register_mode = "none";
defparam \addsub_outt[10]~I .input_sync_reset = "none";
defparam \addsub_outt[10]~I .oe_async_reset = "none";
defparam \addsub_outt[10]~I .oe_power_up = "low";
defparam \addsub_outt[10]~I .oe_register_mode = "none";
defparam \addsub_outt[10]~I .oe_sync_reset = "none";
defparam \addsub_outt[10]~I .operation_mode = "output";
defparam \addsub_outt[10]~I .output_async_reset = "none";
defparam \addsub_outt[10]~I .output_power_up = "low";
defparam \addsub_outt[10]~I .output_register_mode = "none";
defparam \addsub_outt[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[11]~I (
	.datain(\addSub|Add0~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[11]));
// synopsys translate_off
defparam \addsub_outt[11]~I .input_async_reset = "none";
defparam \addsub_outt[11]~I .input_power_up = "low";
defparam \addsub_outt[11]~I .input_register_mode = "none";
defparam \addsub_outt[11]~I .input_sync_reset = "none";
defparam \addsub_outt[11]~I .oe_async_reset = "none";
defparam \addsub_outt[11]~I .oe_power_up = "low";
defparam \addsub_outt[11]~I .oe_register_mode = "none";
defparam \addsub_outt[11]~I .oe_sync_reset = "none";
defparam \addsub_outt[11]~I .operation_mode = "output";
defparam \addsub_outt[11]~I .output_async_reset = "none";
defparam \addsub_outt[11]~I .output_power_up = "low";
defparam \addsub_outt[11]~I .output_register_mode = "none";
defparam \addsub_outt[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[12]~I (
	.datain(\addSub|Add0~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[12]));
// synopsys translate_off
defparam \addsub_outt[12]~I .input_async_reset = "none";
defparam \addsub_outt[12]~I .input_power_up = "low";
defparam \addsub_outt[12]~I .input_register_mode = "none";
defparam \addsub_outt[12]~I .input_sync_reset = "none";
defparam \addsub_outt[12]~I .oe_async_reset = "none";
defparam \addsub_outt[12]~I .oe_power_up = "low";
defparam \addsub_outt[12]~I .oe_register_mode = "none";
defparam \addsub_outt[12]~I .oe_sync_reset = "none";
defparam \addsub_outt[12]~I .operation_mode = "output";
defparam \addsub_outt[12]~I .output_async_reset = "none";
defparam \addsub_outt[12]~I .output_power_up = "low";
defparam \addsub_outt[12]~I .output_register_mode = "none";
defparam \addsub_outt[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[13]~I (
	.datain(\addSub|Add0~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[13]));
// synopsys translate_off
defparam \addsub_outt[13]~I .input_async_reset = "none";
defparam \addsub_outt[13]~I .input_power_up = "low";
defparam \addsub_outt[13]~I .input_register_mode = "none";
defparam \addsub_outt[13]~I .input_sync_reset = "none";
defparam \addsub_outt[13]~I .oe_async_reset = "none";
defparam \addsub_outt[13]~I .oe_power_up = "low";
defparam \addsub_outt[13]~I .oe_register_mode = "none";
defparam \addsub_outt[13]~I .oe_sync_reset = "none";
defparam \addsub_outt[13]~I .operation_mode = "output";
defparam \addsub_outt[13]~I .output_async_reset = "none";
defparam \addsub_outt[13]~I .output_power_up = "low";
defparam \addsub_outt[13]~I .output_register_mode = "none";
defparam \addsub_outt[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[14]~I (
	.datain(\addSub|Add0~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[14]));
// synopsys translate_off
defparam \addsub_outt[14]~I .input_async_reset = "none";
defparam \addsub_outt[14]~I .input_power_up = "low";
defparam \addsub_outt[14]~I .input_register_mode = "none";
defparam \addsub_outt[14]~I .input_sync_reset = "none";
defparam \addsub_outt[14]~I .oe_async_reset = "none";
defparam \addsub_outt[14]~I .oe_power_up = "low";
defparam \addsub_outt[14]~I .oe_register_mode = "none";
defparam \addsub_outt[14]~I .oe_sync_reset = "none";
defparam \addsub_outt[14]~I .operation_mode = "output";
defparam \addsub_outt[14]~I .output_async_reset = "none";
defparam \addsub_outt[14]~I .output_power_up = "low";
defparam \addsub_outt[14]~I .output_register_mode = "none";
defparam \addsub_outt[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addsub_outt[15]~I (
	.datain(\addSub|Add0~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addsub_outt[15]));
// synopsys translate_off
defparam \addsub_outt[15]~I .input_async_reset = "none";
defparam \addsub_outt[15]~I .input_power_up = "low";
defparam \addsub_outt[15]~I .input_register_mode = "none";
defparam \addsub_outt[15]~I .input_sync_reset = "none";
defparam \addsub_outt[15]~I .oe_async_reset = "none";
defparam \addsub_outt[15]~I .oe_power_up = "low";
defparam \addsub_outt[15]~I .oe_register_mode = "none";
defparam \addsub_outt[15]~I .oe_sync_reset = "none";
defparam \addsub_outt[15]~I .operation_mode = "output";
defparam \addsub_outt[15]~I .output_async_reset = "none";
defparam \addsub_outt[15]~I .output_power_up = "low";
defparam \addsub_outt[15]~I .output_register_mode = "none";
defparam \addsub_outt[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[0]~I (
	.datain(\mux_inst|buswires [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[0]));
// synopsys translate_off
defparam \buswiret[0]~I .input_async_reset = "none";
defparam \buswiret[0]~I .input_power_up = "low";
defparam \buswiret[0]~I .input_register_mode = "none";
defparam \buswiret[0]~I .input_sync_reset = "none";
defparam \buswiret[0]~I .oe_async_reset = "none";
defparam \buswiret[0]~I .oe_power_up = "low";
defparam \buswiret[0]~I .oe_register_mode = "none";
defparam \buswiret[0]~I .oe_sync_reset = "none";
defparam \buswiret[0]~I .operation_mode = "output";
defparam \buswiret[0]~I .output_async_reset = "none";
defparam \buswiret[0]~I .output_power_up = "low";
defparam \buswiret[0]~I .output_register_mode = "none";
defparam \buswiret[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[1]~I (
	.datain(\mux_inst|buswires [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[1]));
// synopsys translate_off
defparam \buswiret[1]~I .input_async_reset = "none";
defparam \buswiret[1]~I .input_power_up = "low";
defparam \buswiret[1]~I .input_register_mode = "none";
defparam \buswiret[1]~I .input_sync_reset = "none";
defparam \buswiret[1]~I .oe_async_reset = "none";
defparam \buswiret[1]~I .oe_power_up = "low";
defparam \buswiret[1]~I .oe_register_mode = "none";
defparam \buswiret[1]~I .oe_sync_reset = "none";
defparam \buswiret[1]~I .operation_mode = "output";
defparam \buswiret[1]~I .output_async_reset = "none";
defparam \buswiret[1]~I .output_power_up = "low";
defparam \buswiret[1]~I .output_register_mode = "none";
defparam \buswiret[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[2]~I (
	.datain(\mux_inst|buswires [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[2]));
// synopsys translate_off
defparam \buswiret[2]~I .input_async_reset = "none";
defparam \buswiret[2]~I .input_power_up = "low";
defparam \buswiret[2]~I .input_register_mode = "none";
defparam \buswiret[2]~I .input_sync_reset = "none";
defparam \buswiret[2]~I .oe_async_reset = "none";
defparam \buswiret[2]~I .oe_power_up = "low";
defparam \buswiret[2]~I .oe_register_mode = "none";
defparam \buswiret[2]~I .oe_sync_reset = "none";
defparam \buswiret[2]~I .operation_mode = "output";
defparam \buswiret[2]~I .output_async_reset = "none";
defparam \buswiret[2]~I .output_power_up = "low";
defparam \buswiret[2]~I .output_register_mode = "none";
defparam \buswiret[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[3]~I (
	.datain(\mux_inst|buswires [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[3]));
// synopsys translate_off
defparam \buswiret[3]~I .input_async_reset = "none";
defparam \buswiret[3]~I .input_power_up = "low";
defparam \buswiret[3]~I .input_register_mode = "none";
defparam \buswiret[3]~I .input_sync_reset = "none";
defparam \buswiret[3]~I .oe_async_reset = "none";
defparam \buswiret[3]~I .oe_power_up = "low";
defparam \buswiret[3]~I .oe_register_mode = "none";
defparam \buswiret[3]~I .oe_sync_reset = "none";
defparam \buswiret[3]~I .operation_mode = "output";
defparam \buswiret[3]~I .output_async_reset = "none";
defparam \buswiret[3]~I .output_power_up = "low";
defparam \buswiret[3]~I .output_register_mode = "none";
defparam \buswiret[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[4]~I (
	.datain(\mux_inst|buswires [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[4]));
// synopsys translate_off
defparam \buswiret[4]~I .input_async_reset = "none";
defparam \buswiret[4]~I .input_power_up = "low";
defparam \buswiret[4]~I .input_register_mode = "none";
defparam \buswiret[4]~I .input_sync_reset = "none";
defparam \buswiret[4]~I .oe_async_reset = "none";
defparam \buswiret[4]~I .oe_power_up = "low";
defparam \buswiret[4]~I .oe_register_mode = "none";
defparam \buswiret[4]~I .oe_sync_reset = "none";
defparam \buswiret[4]~I .operation_mode = "output";
defparam \buswiret[4]~I .output_async_reset = "none";
defparam \buswiret[4]~I .output_power_up = "low";
defparam \buswiret[4]~I .output_register_mode = "none";
defparam \buswiret[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[5]~I (
	.datain(\mux_inst|buswires [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[5]));
// synopsys translate_off
defparam \buswiret[5]~I .input_async_reset = "none";
defparam \buswiret[5]~I .input_power_up = "low";
defparam \buswiret[5]~I .input_register_mode = "none";
defparam \buswiret[5]~I .input_sync_reset = "none";
defparam \buswiret[5]~I .oe_async_reset = "none";
defparam \buswiret[5]~I .oe_power_up = "low";
defparam \buswiret[5]~I .oe_register_mode = "none";
defparam \buswiret[5]~I .oe_sync_reset = "none";
defparam \buswiret[5]~I .operation_mode = "output";
defparam \buswiret[5]~I .output_async_reset = "none";
defparam \buswiret[5]~I .output_power_up = "low";
defparam \buswiret[5]~I .output_register_mode = "none";
defparam \buswiret[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[6]~I (
	.datain(\mux_inst|buswires [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[6]));
// synopsys translate_off
defparam \buswiret[6]~I .input_async_reset = "none";
defparam \buswiret[6]~I .input_power_up = "low";
defparam \buswiret[6]~I .input_register_mode = "none";
defparam \buswiret[6]~I .input_sync_reset = "none";
defparam \buswiret[6]~I .oe_async_reset = "none";
defparam \buswiret[6]~I .oe_power_up = "low";
defparam \buswiret[6]~I .oe_register_mode = "none";
defparam \buswiret[6]~I .oe_sync_reset = "none";
defparam \buswiret[6]~I .operation_mode = "output";
defparam \buswiret[6]~I .output_async_reset = "none";
defparam \buswiret[6]~I .output_power_up = "low";
defparam \buswiret[6]~I .output_register_mode = "none";
defparam \buswiret[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[7]~I (
	.datain(\mux_inst|buswires [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[7]));
// synopsys translate_off
defparam \buswiret[7]~I .input_async_reset = "none";
defparam \buswiret[7]~I .input_power_up = "low";
defparam \buswiret[7]~I .input_register_mode = "none";
defparam \buswiret[7]~I .input_sync_reset = "none";
defparam \buswiret[7]~I .oe_async_reset = "none";
defparam \buswiret[7]~I .oe_power_up = "low";
defparam \buswiret[7]~I .oe_register_mode = "none";
defparam \buswiret[7]~I .oe_sync_reset = "none";
defparam \buswiret[7]~I .operation_mode = "output";
defparam \buswiret[7]~I .output_async_reset = "none";
defparam \buswiret[7]~I .output_power_up = "low";
defparam \buswiret[7]~I .output_register_mode = "none";
defparam \buswiret[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[8]~I (
	.datain(\mux_inst|buswires [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[8]));
// synopsys translate_off
defparam \buswiret[8]~I .input_async_reset = "none";
defparam \buswiret[8]~I .input_power_up = "low";
defparam \buswiret[8]~I .input_register_mode = "none";
defparam \buswiret[8]~I .input_sync_reset = "none";
defparam \buswiret[8]~I .oe_async_reset = "none";
defparam \buswiret[8]~I .oe_power_up = "low";
defparam \buswiret[8]~I .oe_register_mode = "none";
defparam \buswiret[8]~I .oe_sync_reset = "none";
defparam \buswiret[8]~I .operation_mode = "output";
defparam \buswiret[8]~I .output_async_reset = "none";
defparam \buswiret[8]~I .output_power_up = "low";
defparam \buswiret[8]~I .output_register_mode = "none";
defparam \buswiret[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[9]~I (
	.datain(\mux_inst|buswires [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[9]));
// synopsys translate_off
defparam \buswiret[9]~I .input_async_reset = "none";
defparam \buswiret[9]~I .input_power_up = "low";
defparam \buswiret[9]~I .input_register_mode = "none";
defparam \buswiret[9]~I .input_sync_reset = "none";
defparam \buswiret[9]~I .oe_async_reset = "none";
defparam \buswiret[9]~I .oe_power_up = "low";
defparam \buswiret[9]~I .oe_register_mode = "none";
defparam \buswiret[9]~I .oe_sync_reset = "none";
defparam \buswiret[9]~I .operation_mode = "output";
defparam \buswiret[9]~I .output_async_reset = "none";
defparam \buswiret[9]~I .output_power_up = "low";
defparam \buswiret[9]~I .output_register_mode = "none";
defparam \buswiret[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[10]~I (
	.datain(\mux_inst|buswires [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[10]));
// synopsys translate_off
defparam \buswiret[10]~I .input_async_reset = "none";
defparam \buswiret[10]~I .input_power_up = "low";
defparam \buswiret[10]~I .input_register_mode = "none";
defparam \buswiret[10]~I .input_sync_reset = "none";
defparam \buswiret[10]~I .oe_async_reset = "none";
defparam \buswiret[10]~I .oe_power_up = "low";
defparam \buswiret[10]~I .oe_register_mode = "none";
defparam \buswiret[10]~I .oe_sync_reset = "none";
defparam \buswiret[10]~I .operation_mode = "output";
defparam \buswiret[10]~I .output_async_reset = "none";
defparam \buswiret[10]~I .output_power_up = "low";
defparam \buswiret[10]~I .output_register_mode = "none";
defparam \buswiret[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[11]~I (
	.datain(\mux_inst|buswires [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[11]));
// synopsys translate_off
defparam \buswiret[11]~I .input_async_reset = "none";
defparam \buswiret[11]~I .input_power_up = "low";
defparam \buswiret[11]~I .input_register_mode = "none";
defparam \buswiret[11]~I .input_sync_reset = "none";
defparam \buswiret[11]~I .oe_async_reset = "none";
defparam \buswiret[11]~I .oe_power_up = "low";
defparam \buswiret[11]~I .oe_register_mode = "none";
defparam \buswiret[11]~I .oe_sync_reset = "none";
defparam \buswiret[11]~I .operation_mode = "output";
defparam \buswiret[11]~I .output_async_reset = "none";
defparam \buswiret[11]~I .output_power_up = "low";
defparam \buswiret[11]~I .output_register_mode = "none";
defparam \buswiret[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[12]~I (
	.datain(\mux_inst|buswires [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[12]));
// synopsys translate_off
defparam \buswiret[12]~I .input_async_reset = "none";
defparam \buswiret[12]~I .input_power_up = "low";
defparam \buswiret[12]~I .input_register_mode = "none";
defparam \buswiret[12]~I .input_sync_reset = "none";
defparam \buswiret[12]~I .oe_async_reset = "none";
defparam \buswiret[12]~I .oe_power_up = "low";
defparam \buswiret[12]~I .oe_register_mode = "none";
defparam \buswiret[12]~I .oe_sync_reset = "none";
defparam \buswiret[12]~I .operation_mode = "output";
defparam \buswiret[12]~I .output_async_reset = "none";
defparam \buswiret[12]~I .output_power_up = "low";
defparam \buswiret[12]~I .output_register_mode = "none";
defparam \buswiret[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[13]~I (
	.datain(\mux_inst|buswires [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[13]));
// synopsys translate_off
defparam \buswiret[13]~I .input_async_reset = "none";
defparam \buswiret[13]~I .input_power_up = "low";
defparam \buswiret[13]~I .input_register_mode = "none";
defparam \buswiret[13]~I .input_sync_reset = "none";
defparam \buswiret[13]~I .oe_async_reset = "none";
defparam \buswiret[13]~I .oe_power_up = "low";
defparam \buswiret[13]~I .oe_register_mode = "none";
defparam \buswiret[13]~I .oe_sync_reset = "none";
defparam \buswiret[13]~I .operation_mode = "output";
defparam \buswiret[13]~I .output_async_reset = "none";
defparam \buswiret[13]~I .output_power_up = "low";
defparam \buswiret[13]~I .output_register_mode = "none";
defparam \buswiret[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[14]~I (
	.datain(\mux_inst|buswires [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[14]));
// synopsys translate_off
defparam \buswiret[14]~I .input_async_reset = "none";
defparam \buswiret[14]~I .input_power_up = "low";
defparam \buswiret[14]~I .input_register_mode = "none";
defparam \buswiret[14]~I .input_sync_reset = "none";
defparam \buswiret[14]~I .oe_async_reset = "none";
defparam \buswiret[14]~I .oe_power_up = "low";
defparam \buswiret[14]~I .oe_register_mode = "none";
defparam \buswiret[14]~I .oe_sync_reset = "none";
defparam \buswiret[14]~I .operation_mode = "output";
defparam \buswiret[14]~I .output_async_reset = "none";
defparam \buswiret[14]~I .output_power_up = "low";
defparam \buswiret[14]~I .output_register_mode = "none";
defparam \buswiret[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \buswiret[15]~I (
	.datain(\mux_inst|buswires [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(buswiret[15]));
// synopsys translate_off
defparam \buswiret[15]~I .input_async_reset = "none";
defparam \buswiret[15]~I .input_power_up = "low";
defparam \buswiret[15]~I .input_register_mode = "none";
defparam \buswiret[15]~I .input_sync_reset = "none";
defparam \buswiret[15]~I .oe_async_reset = "none";
defparam \buswiret[15]~I .oe_power_up = "low";
defparam \buswiret[15]~I .oe_register_mode = "none";
defparam \buswiret[15]~I .oe_sync_reset = "none";
defparam \buswiret[15]~I .operation_mode = "output";
defparam \buswiret[15]~I .output_async_reset = "none";
defparam \buswiret[15]~I .output_power_up = "low";
defparam \buswiret[15]~I .output_register_mode = "none";
defparam \buswiret[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[0]));
// synopsys translate_off
defparam \irt[0]~I .input_async_reset = "none";
defparam \irt[0]~I .input_power_up = "low";
defparam \irt[0]~I .input_register_mode = "none";
defparam \irt[0]~I .input_sync_reset = "none";
defparam \irt[0]~I .oe_async_reset = "none";
defparam \irt[0]~I .oe_power_up = "low";
defparam \irt[0]~I .oe_register_mode = "none";
defparam \irt[0]~I .oe_sync_reset = "none";
defparam \irt[0]~I .operation_mode = "output";
defparam \irt[0]~I .output_async_reset = "none";
defparam \irt[0]~I .output_power_up = "low";
defparam \irt[0]~I .output_register_mode = "none";
defparam \irt[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[1]));
// synopsys translate_off
defparam \irt[1]~I .input_async_reset = "none";
defparam \irt[1]~I .input_power_up = "low";
defparam \irt[1]~I .input_register_mode = "none";
defparam \irt[1]~I .input_sync_reset = "none";
defparam \irt[1]~I .oe_async_reset = "none";
defparam \irt[1]~I .oe_power_up = "low";
defparam \irt[1]~I .oe_register_mode = "none";
defparam \irt[1]~I .oe_sync_reset = "none";
defparam \irt[1]~I .operation_mode = "output";
defparam \irt[1]~I .output_async_reset = "none";
defparam \irt[1]~I .output_power_up = "low";
defparam \irt[1]~I .output_register_mode = "none";
defparam \irt[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[2]));
// synopsys translate_off
defparam \irt[2]~I .input_async_reset = "none";
defparam \irt[2]~I .input_power_up = "low";
defparam \irt[2]~I .input_register_mode = "none";
defparam \irt[2]~I .input_sync_reset = "none";
defparam \irt[2]~I .oe_async_reset = "none";
defparam \irt[2]~I .oe_power_up = "low";
defparam \irt[2]~I .oe_register_mode = "none";
defparam \irt[2]~I .oe_sync_reset = "none";
defparam \irt[2]~I .operation_mode = "output";
defparam \irt[2]~I .output_async_reset = "none";
defparam \irt[2]~I .output_power_up = "low";
defparam \irt[2]~I .output_register_mode = "none";
defparam \irt[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[3]~I (
	.datain(!\ctrl|Selector27~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[3]));
// synopsys translate_off
defparam \irt[3]~I .input_async_reset = "none";
defparam \irt[3]~I .input_power_up = "low";
defparam \irt[3]~I .input_register_mode = "none";
defparam \irt[3]~I .input_sync_reset = "none";
defparam \irt[3]~I .oe_async_reset = "none";
defparam \irt[3]~I .oe_power_up = "low";
defparam \irt[3]~I .oe_register_mode = "none";
defparam \irt[3]~I .oe_sync_reset = "none";
defparam \irt[3]~I .operation_mode = "output";
defparam \irt[3]~I .output_async_reset = "none";
defparam \irt[3]~I .output_power_up = "low";
defparam \irt[3]~I .output_register_mode = "none";
defparam \irt[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[4]));
// synopsys translate_off
defparam \irt[4]~I .input_async_reset = "none";
defparam \irt[4]~I .input_power_up = "low";
defparam \irt[4]~I .input_register_mode = "none";
defparam \irt[4]~I .input_sync_reset = "none";
defparam \irt[4]~I .oe_async_reset = "none";
defparam \irt[4]~I .oe_power_up = "low";
defparam \irt[4]~I .oe_register_mode = "none";
defparam \irt[4]~I .oe_sync_reset = "none";
defparam \irt[4]~I .operation_mode = "output";
defparam \irt[4]~I .output_async_reset = "none";
defparam \irt[4]~I .output_power_up = "low";
defparam \irt[4]~I .output_register_mode = "none";
defparam \irt[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[5]));
// synopsys translate_off
defparam \irt[5]~I .input_async_reset = "none";
defparam \irt[5]~I .input_power_up = "low";
defparam \irt[5]~I .input_register_mode = "none";
defparam \irt[5]~I .input_sync_reset = "none";
defparam \irt[5]~I .oe_async_reset = "none";
defparam \irt[5]~I .oe_power_up = "low";
defparam \irt[5]~I .oe_register_mode = "none";
defparam \irt[5]~I .oe_sync_reset = "none";
defparam \irt[5]~I .operation_mode = "output";
defparam \irt[5]~I .output_async_reset = "none";
defparam \irt[5]~I .output_power_up = "low";
defparam \irt[5]~I .output_register_mode = "none";
defparam \irt[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[6]~I (
	.datain(!\memoria~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[6]));
// synopsys translate_off
defparam \irt[6]~I .input_async_reset = "none";
defparam \irt[6]~I .input_power_up = "low";
defparam \irt[6]~I .input_register_mode = "none";
defparam \irt[6]~I .input_sync_reset = "none";
defparam \irt[6]~I .oe_async_reset = "none";
defparam \irt[6]~I .oe_power_up = "low";
defparam \irt[6]~I .oe_register_mode = "none";
defparam \irt[6]~I .oe_sync_reset = "none";
defparam \irt[6]~I .operation_mode = "output";
defparam \irt[6]~I .output_async_reset = "none";
defparam \irt[6]~I .output_power_up = "low";
defparam \irt[6]~I .output_register_mode = "none";
defparam \irt[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[7]~I (
	.datain(\memoria~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[7]));
// synopsys translate_off
defparam \irt[7]~I .input_async_reset = "none";
defparam \irt[7]~I .input_power_up = "low";
defparam \irt[7]~I .input_register_mode = "none";
defparam \irt[7]~I .input_sync_reset = "none";
defparam \irt[7]~I .oe_async_reset = "none";
defparam \irt[7]~I .oe_power_up = "low";
defparam \irt[7]~I .oe_register_mode = "none";
defparam \irt[7]~I .oe_sync_reset = "none";
defparam \irt[7]~I .operation_mode = "output";
defparam \irt[7]~I .output_async_reset = "none";
defparam \irt[7]~I .output_power_up = "low";
defparam \irt[7]~I .output_register_mode = "none";
defparam \irt[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[8]));
// synopsys translate_off
defparam \irt[8]~I .input_async_reset = "none";
defparam \irt[8]~I .input_power_up = "low";
defparam \irt[8]~I .input_register_mode = "none";
defparam \irt[8]~I .input_sync_reset = "none";
defparam \irt[8]~I .oe_async_reset = "none";
defparam \irt[8]~I .oe_power_up = "low";
defparam \irt[8]~I .oe_register_mode = "none";
defparam \irt[8]~I .oe_sync_reset = "none";
defparam \irt[8]~I .operation_mode = "output";
defparam \irt[8]~I .output_async_reset = "none";
defparam \irt[8]~I .output_power_up = "low";
defparam \irt[8]~I .output_register_mode = "none";
defparam \irt[8]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
