/* Generated by Yosys 0.36+3 (git sha1 a53032104, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module bug_eval(result);
  wire [2:0] in_shiftandmult;
  output [4:0] result;
  wire [4:0] result;
  wire y1;
  assign result[3] = ~y1;
  top_1 eval_top_1 (
    .w(3'h4),
    .y(y1)
  );
  assign in_shiftandmult = 3'h4;
  assign { result[4], result[2:0] } = { 1'h0, result[3], y1, y1 };
endmodule

module top_1(y, w);
  wire _0_;
  input [2:0] w;
  wire [2:0] w;
  output y;
  wire y;
  assign _0_ = ~(w[0] | w[1]);
  assign y = _0_ & ~(w[2]);
endmodule
