<stg><name>dct_dct_2d</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="54">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="4">
<condition id="53">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="2">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="4" to="6">
<condition id="76">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="4" to="5">
<condition id="78">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="5" to="4">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="7">
<condition id="66">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="8">
<condition id="65">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="7" to="6">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="8" to="10">
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="8" to="9">
<condition id="81">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="9" to="8">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="16" op_0_bw="64">
<![CDATA[
:0  %row_outbuf = alloca [64 x i16], align 2

]]></node>
<StgValue><ssdm name="row_outbuf"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="16" op_0_bw="64">
<![CDATA[
:1  %col_outbuf = alloca [64 x i16], align 2

]]></node>
<StgValue><ssdm name="col_outbuf"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="16" op_0_bw="64">
<![CDATA[
:2  %col_inbuf = alloca [64 x i16], align 2

]]></node>
<StgValue><ssdm name="col_inbuf"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond5 = icmp eq i4 %i, -8

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_4 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5, label %.preheader7.preheader, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="4" op_3_bw="16" op_4_bw="4">
<![CDATA[
:1  call fastcc void @dct_dct_1d([64 x i16]* nocapture %in_block, i4 %i, [64 x i16]* nocapture %row_outbuf, i4 %i)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="4" op_3_bw="16" op_4_bw="4">
<![CDATA[
:1  call fastcc void @dct_dct_1d([64 x i16]* nocapture %in_block, i4 %i, [64 x i16]* nocapture %row_outbuf, i4 %i)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader7.preheader:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader7 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader7.preheader:1  %j = phi i4 [ %j_mid2, %.preheader7 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader7.preheader:2  %i_1 = phi i4 [ %i_6, %.preheader7 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader:5  br i1 %exitcond_flatten, label %.preheader6, label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:2  %exitcond = icmp eq i4 %i_1, -8

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:3  %i_1_mid2 = select i1 %exitcond, i4 0, i4 %i_1

]]></node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:4  %j_s = add i4 %j, 1

]]></node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:5  %j_mid2 = select i1 %exitcond, i4 %j_s, i4 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="4">
<![CDATA[
.preheader7:10  %tmp_trn_cast = zext i4 %j_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader7:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="7">
<![CDATA[
.preheader7:12  %p_addr_cast = zext i7 %tmp to i8

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7:13  %p_addr5 = add i8 %tmp_trn_cast, %p_addr_cast

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="8">
<![CDATA[
.preheader7:14  %tmp_6 = zext i8 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:15  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="row_outbuf_addr"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="16" op_0_bw="6">
<![CDATA[
.preheader7:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

]]></node>
<StgValue><ssdm name="row_outbuf_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:24  %i_6 = add i4 %i_1_mid2, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader7:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop_Xpose_Row)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader7:6  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader7:7  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader7:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="4">
<![CDATA[
.preheader7:9  %tmp_2_trn_cast = zext i4 %i_1_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="16" op_0_bw="6">
<![CDATA[
.preheader7:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

]]></node>
<StgValue><ssdm name="row_outbuf_load"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader7:17  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="7">
<![CDATA[
.preheader7:18  %p_addr6_cast = zext i7 %tmp_7 to i8

]]></node>
<StgValue><ssdm name="p_addr6_cast"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7:19  %p_addr7 = add i8 %tmp_2_trn_cast, %p_addr6_cast

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="8">
<![CDATA[
.preheader7:20  %tmp_8 = zext i8 %p_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:21  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="col_inbuf_addr"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
.preheader7:22  store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader7:23  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_9)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader7:25  br label %.preheader7.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader6:0  %i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader7.preheader ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:1  %exitcond2 = icmp eq i4 %i_2, -8

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:3  %i_5 = add i4 %i_2, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %exitcond2, label %.preheader.preheader, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="4" op_3_bw="16" op_4_bw="4">
<![CDATA[
:1  call fastcc void @dct_dct_1d([64 x i16]* nocapture %col_inbuf, i4 %i_2, [64 x i16]* nocapture %col_outbuf, i4 %i_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="4" op_3_bw="16" op_4_bw="4">
<![CDATA[
:1  call fastcc void @dct_dct_1d([64 x i16]* nocapture %col_inbuf, i4 %i_2, [64 x i16]* nocapture %col_outbuf, i4 %i_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten2 = phi i7 [ %indvar_flatten_next2, %.preheader ], [ 0, %.preheader6 ]

]]></node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  %j_1 = phi i4 [ %j_1_mid2, %.preheader ], [ 0, %.preheader6 ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader6 ]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:3  %exitcond_flatten2 = icmp eq i7 %indvar_flatten2, -64

]]></node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:4  %indvar_flatten_next2 = add i7 %indvar_flatten2, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %exitcond_flatten2, label %4, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %exitcond1 = icmp eq i4 %i_3, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:3  %i_3_mid2 = select i1 %exitcond1, i4 0, i4 %i_3

]]></node>
<StgValue><ssdm name="i_3_mid2"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %j_2 = add i4 %j_1, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:5  %j_1_mid2 = select i1 %exitcond1, i4 %j_2, i4 %j_1

]]></node>
<StgValue><ssdm name="j_1_mid2"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="4">
<![CDATA[
.preheader:10  %tmp_3_trn_cast = zext i4 %j_1_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_3_trn_cast"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader:11  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="7">
<![CDATA[
.preheader:12  %p_addr8_cast = zext i7 %tmp_s to i8

]]></node>
<StgValue><ssdm name="p_addr8_cast"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:13  %p_addr9 = add i8 %tmp_3_trn_cast, %p_addr8_cast

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="8">
<![CDATA[
.preheader:14  %tmp_1 = zext i8 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:15  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="col_outbuf_addr"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="16" op_0_bw="6">
<![CDATA[
.preheader:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

]]></node>
<StgValue><ssdm name="col_outbuf_load"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:24  %i_7 = add i4 %i_3_mid2, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop_Xpose_Col)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:6  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader:7  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="4">
<![CDATA[
.preheader:9  %tmp_4_trn_cast = zext i4 %i_3_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_4_trn_cast"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="16" op_0_bw="6">
<![CDATA[
.preheader:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

]]></node>
<StgValue><ssdm name="col_outbuf_load"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader:17  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="7">
<![CDATA[
.preheader:18  %p_addr3_cast = zext i7 %tmp_2 to i8

]]></node>
<StgValue><ssdm name="p_addr3_cast"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:19  %p_addr4 = add i8 %tmp_4_trn_cast, %p_addr3_cast

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="8">
<![CDATA[
.preheader:20  %tmp_3 = zext i8 %p_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:21  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="out_block_addr"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
.preheader:22  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader:23  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
.preheader:25  br label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
