

================================================================
== Vivado HLS Report for 'mult_accel_core_call'
================================================================
* Date:           Sun Dec 11 17:08:42 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Acceleration_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11765|  11765|  11765|  11765|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------------+-------+-------+-------+-------+---------+
        |                           |                 |    Latency    |    Interval   | Pipeline|
        |          Instance         |      Module     |  min  |  max  |  min  |  max  |   Type  |
        +---------------------------+-----------------+-------+-------+-------+-------+---------+
        |grp_mult_accel_core_fu_58  |mult_accel_core  |  11764|  11764|  11764|  11764|   none  |
        +---------------------------+-----------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        4|      5|    620|   1258|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    141|
|Register         |        -|      -|      3|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        4|      5|    623|   1399|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|      7|      2|      9|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------+---------+-------+-----+------+
    |          Instance         |      Module     | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------+-----------------+---------+-------+-----+------+
    |grp_mult_accel_core_fu_58  |mult_accel_core  |        4|      5|  620|  1258|
    +---------------------------+-----------------+---------+-------+-----+------+
    |Total                      |                 |        4|      5|  620|  1258|
    +---------------------------+-----------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |in_stream_data_V_read    |   9|          2|    1|          2|
    |in_stream_dest_V_read    |   9|          2|    1|          2|
    |in_stream_id_V_read      |   9|          2|    1|          2|
    |in_stream_keep_V_read    |   9|          2|    1|          2|
    |in_stream_last_V_read    |   9|          2|    1|          2|
    |in_stream_strb_V_read    |   9|          2|    1|          2|
    |in_stream_user_V_read    |   9|          2|    1|          2|
    |out_stream_data_V_write  |   9|          2|    1|          2|
    |out_stream_dest_V_write  |   9|          2|    1|          2|
    |out_stream_id_V_write    |   9|          2|    1|          2|
    |out_stream_keep_V_write  |   9|          2|    1|          2|
    |out_stream_last_V_write  |   9|          2|    1|          2|
    |out_stream_strb_V_write  |   9|          2|    1|          2|
    |out_stream_user_V_write  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 141|         31|   15|         31|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  2|   0|    2|          0|
    |grp_mult_accel_core_fu_58_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  3|   0|    3|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | mult_accel_core_call | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | mult_accel_core_call | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | mult_accel_core_call | return value |
|ap_done                   | out |    1| ap_ctrl_hs | mult_accel_core_call | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | mult_accel_core_call | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | mult_accel_core_call | return value |
|in_stream_data_V_dout     |  in |   32|   ap_fifo  |   in_stream_data_V   |    pointer   |
|in_stream_data_V_empty_n  |  in |    1|   ap_fifo  |   in_stream_data_V   |    pointer   |
|in_stream_data_V_read     | out |    1|   ap_fifo  |   in_stream_data_V   |    pointer   |
|in_stream_keep_V_dout     |  in |    4|   ap_fifo  |   in_stream_keep_V   |    pointer   |
|in_stream_keep_V_empty_n  |  in |    1|   ap_fifo  |   in_stream_keep_V   |    pointer   |
|in_stream_keep_V_read     | out |    1|   ap_fifo  |   in_stream_keep_V   |    pointer   |
|in_stream_strb_V_dout     |  in |    4|   ap_fifo  |   in_stream_strb_V   |    pointer   |
|in_stream_strb_V_empty_n  |  in |    1|   ap_fifo  |   in_stream_strb_V   |    pointer   |
|in_stream_strb_V_read     | out |    1|   ap_fifo  |   in_stream_strb_V   |    pointer   |
|in_stream_user_V_dout     |  in |    4|   ap_fifo  |   in_stream_user_V   |    pointer   |
|in_stream_user_V_empty_n  |  in |    1|   ap_fifo  |   in_stream_user_V   |    pointer   |
|in_stream_user_V_read     | out |    1|   ap_fifo  |   in_stream_user_V   |    pointer   |
|in_stream_last_V_dout     |  in |    1|   ap_fifo  |   in_stream_last_V   |    pointer   |
|in_stream_last_V_empty_n  |  in |    1|   ap_fifo  |   in_stream_last_V   |    pointer   |
|in_stream_last_V_read     | out |    1|   ap_fifo  |   in_stream_last_V   |    pointer   |
|in_stream_id_V_dout       |  in |    5|   ap_fifo  |    in_stream_id_V    |    pointer   |
|in_stream_id_V_empty_n    |  in |    1|   ap_fifo  |    in_stream_id_V    |    pointer   |
|in_stream_id_V_read       | out |    1|   ap_fifo  |    in_stream_id_V    |    pointer   |
|in_stream_dest_V_dout     |  in |    5|   ap_fifo  |   in_stream_dest_V   |    pointer   |
|in_stream_dest_V_empty_n  |  in |    1|   ap_fifo  |   in_stream_dest_V   |    pointer   |
|in_stream_dest_V_read     | out |    1|   ap_fifo  |   in_stream_dest_V   |    pointer   |
|out_stream_data_V_din     | out |   32|   ap_fifo  |   out_stream_data_V  |    pointer   |
|out_stream_data_V_full_n  |  in |    1|   ap_fifo  |   out_stream_data_V  |    pointer   |
|out_stream_data_V_write   | out |    1|   ap_fifo  |   out_stream_data_V  |    pointer   |
|out_stream_keep_V_din     | out |    4|   ap_fifo  |   out_stream_keep_V  |    pointer   |
|out_stream_keep_V_full_n  |  in |    1|   ap_fifo  |   out_stream_keep_V  |    pointer   |
|out_stream_keep_V_write   | out |    1|   ap_fifo  |   out_stream_keep_V  |    pointer   |
|out_stream_strb_V_din     | out |    4|   ap_fifo  |   out_stream_strb_V  |    pointer   |
|out_stream_strb_V_full_n  |  in |    1|   ap_fifo  |   out_stream_strb_V  |    pointer   |
|out_stream_strb_V_write   | out |    1|   ap_fifo  |   out_stream_strb_V  |    pointer   |
|out_stream_user_V_din     | out |    4|   ap_fifo  |   out_stream_user_V  |    pointer   |
|out_stream_user_V_full_n  |  in |    1|   ap_fifo  |   out_stream_user_V  |    pointer   |
|out_stream_user_V_write   | out |    1|   ap_fifo  |   out_stream_user_V  |    pointer   |
|out_stream_last_V_din     | out |    1|   ap_fifo  |   out_stream_last_V  |    pointer   |
|out_stream_last_V_full_n  |  in |    1|   ap_fifo  |   out_stream_last_V  |    pointer   |
|out_stream_last_V_write   | out |    1|   ap_fifo  |   out_stream_last_V  |    pointer   |
|out_stream_id_V_din       | out |    5|   ap_fifo  |    out_stream_id_V   |    pointer   |
|out_stream_id_V_full_n    |  in |    1|   ap_fifo  |    out_stream_id_V   |    pointer   |
|out_stream_id_V_write     | out |    1|   ap_fifo  |    out_stream_id_V   |    pointer   |
|out_stream_dest_V_din     | out |    5|   ap_fifo  |   out_stream_dest_V  |    pointer   |
|out_stream_dest_V_full_n  |  in |    1|   ap_fifo  |   out_stream_dest_V  |    pointer   |
|out_stream_dest_V_write   | out |    1|   ap_fifo  |   out_stream_dest_V  |    pointer   |
+--------------------------+-----+-----+------------+----------------------+--------------+

