/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [4:0] _04_;
  wire [4:0] _05_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(celloutsig_0_0z ? _00_ : in_data[69]);
  assign celloutsig_0_6z = ~celloutsig_0_3z;
  assign celloutsig_0_3z = ~((in_data[26] | _01_) & (celloutsig_0_0z | _02_));
  assign celloutsig_1_2z = ~((in_data[151] | celloutsig_1_0z) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_1_1z = in_data[123] ^ celloutsig_1_0z;
  assign celloutsig_1_6z = ~(celloutsig_1_2z ^ in_data[118]);
  assign celloutsig_0_10z = { _03_[4], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z } + { _00_, _04_[3], _01_, _02_, _04_[0] };
  reg [2:0] _13_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _13_ <= 3'h0;
    else _13_ <= { in_data[57:56], celloutsig_0_0z };
  assign { _01_, _02_, _04_[0] } = _13_;
  reg [4:0] _14_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _14_ <= 5'h00;
    else _14_ <= { _04_[0], celloutsig_0_0z, _01_, _02_, _04_[0] };
  assign { _00_, _04_[3], _05_[2], _03_[4], _05_[0] } = _14_;
  assign celloutsig_1_18z = { in_data[165:163], celloutsig_1_15z } / { 1'h1, celloutsig_1_13z[2:0] };
  assign celloutsig_0_5z = { in_data[66:58], celloutsig_0_0z } === { _04_[3], _00_, _04_[3], _05_[2], _03_[4], _05_[0], celloutsig_0_4z, _01_, _02_, _04_[0] };
  assign celloutsig_0_9z = { _01_, celloutsig_0_0z, _00_, _04_[3], _05_[2], _03_[4], _05_[0], celloutsig_0_4z, celloutsig_0_0z } === { celloutsig_0_7z[2:1], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_3z } === { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_1z } === { celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[102:101], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } === { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_8z = { in_data[162:138], celloutsig_1_6z, celloutsig_1_0z } === { in_data[159:137], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[163:162], celloutsig_1_7z } > { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_15z = in_data[141:133] || { in_data[158:157], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[62:59], _00_, _04_[3], _05_[2], _03_[4], _05_[0], celloutsig_0_3z } < { in_data[13:5], celloutsig_0_3z };
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z } * { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[24:2] !== in_data[92:70];
  assign celloutsig_1_0z = in_data[118:113] !== in_data[133:128];
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z } !== { in_data[117:112], celloutsig_1_0z };
  assign celloutsig_0_7z = ~ { celloutsig_0_4z, celloutsig_0_5z, _01_, _02_, _04_[0] };
  assign celloutsig_1_19z = celloutsig_1_4z & celloutsig_1_9z;
  assign celloutsig_1_3z = ^ { in_data[119:117], celloutsig_1_1z };
  assign _03_[3:0] = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z };
  assign { _04_[4], _04_[2:1] } = { _00_, _01_, _02_ };
  assign { _05_[4:3], _05_[1] } = { _00_, _04_[3], _03_[4] };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
