# Tiny Tapeout project information
project:
  title:        "Baud-Rate PAM4 Clock and Data Recovery (CDR)"
  author:       "Soumobrata Ghosh"
  discord:      "soumo"      # optional — put your actual Discord handle if you have one
  description:  "A baud-rate PAM4 CDR with Mueller–Müller phase detector, PI loop filter, and digital DCO."
  language:     "Verilog"
  clock_hz:     50000000     # 50 MHz system clock
  tiles:        "1x1"

  # Top module for TinyTapeout build
  top_module:   "tt_um_baud_rate_cdr"

  # Source files (must all be listed and located in ./src)
  source_files:
    - "project.v"
    - "cdr.v"

# Pinout description for documentation (for datasheet display)
pinout:
  # Inputs
  ui[0]: "DATA[0]"
  ui[1]: "DATA[1]"
  ui[2]: "DATA[2]"
  ui[3]: "DATA[3]"
  ui[4]: "DATA[4]"
  ui[5]: "DATA[5]"
  ui[6]: "DATA[6]"
  ui[7]: "DATA[7]"

  # Outputs (for debug/observation)
  uo[0]: "X[4]"
  uo[1]: "X[5]"
  uo[2]: "X[6]"
  uo[3]: "X[7]"
  uo[4]: "S[0]"
  uo[5]: "S[1]"
  uo[6]: "S[2]"
  uo[7]: "Sample_en"

  # Bidirectional pins (unused)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
