# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AXI_UART_V2.srcs/sources_1/new/AR_FIFO.v" \
"../../../../AXI_UART_V2.srcs/sources_1/new/AW_FIFO.v" \
"../../../../AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v" \
"../../../../AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v" \
"../../../../AXI_UART_V2.srcs/sources_1/new/FIFO.v" \
"../../../../AXI_UART_V2.srcs/sources_1/new/READ_BUFFER.v" \
"../../../../AXI_UART_V2.srcs/sources_1/new/R_FIFO.v" \
"../../../../AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER.v" \
"../../../../AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v" \
"../../../../AXI_UART_V2.srcs/sources_1/new/W_FIFO.v" \
"../../../../AXI_UART_V2.srcs/sim_1/new/AXI_TOP_TEST.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
