
*** Running vivado
    with args -log BD_bidirec_3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_bidirec_3_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source BD_bidirec_3_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1250.664 ; gain = 24.023 ; free physical = 73 ; free virtual = 468
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:06 . Memory (MB): peak = 1328.477 ; gain = 23.812 ; free physical = 445 ; free virtual = 1019
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_3_0
Command: synth_design -top BD_bidirec_3_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48999
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1721.090 ; gain = 378.738 ; free physical = 123 ; free virtual = 443
Synthesis current peak Physical Memory [PSS] (MB): peak = 843.067; parent = 701.235; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2690.609; parent = 1724.059; children = 966.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_3_0' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_3_0/synth/BD_bidirec_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bidirec' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'bidirec' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_3_0' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_3_0/synth/BD_bidirec_3_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1788.027 ; gain = 445.676 ; free physical = 150 ; free virtual = 888
Synthesis current peak Physical Memory [PSS] (MB): peak = 843.067; parent = 719.721; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2754.578; parent = 1788.027; children = 966.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1805.840 ; gain = 463.488 ; free physical = 79 ; free virtual = 749
Synthesis current peak Physical Memory [PSS] (MB): peak = 843.067; parent = 719.721; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2772.391; parent = 1805.840; children = 966.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1813.844 ; gain = 471.492 ; free physical = 89 ; free virtual = 768
Synthesis current peak Physical Memory [PSS] (MB): peak = 843.067; parent = 719.721; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2780.395; parent = 1813.844; children = 966.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1813.844 ; gain = 471.492 ; free physical = 67 ; free virtual = 669
Synthesis current peak Physical Memory [PSS] (MB): peak = 843.067; parent = 719.721; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2780.395; parent = 1813.844; children = 966.551
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:37 . Memory (MB): peak = 1948.031 ; gain = 605.680 ; free physical = 166 ; free virtual = 706
Synthesis current peak Physical Memory [PSS] (MB): peak = 970.820; parent = 859.727; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2914.582; parent = 1948.031; children = 966.551
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:37 . Memory (MB): peak = 1948.031 ; gain = 605.680 ; free physical = 110 ; free virtual = 685
Synthesis current peak Physical Memory [PSS] (MB): peak = 974.438; parent = 863.345; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2914.582; parent = 1948.031; children = 966.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:01:37 . Memory (MB): peak = 1948.031 ; gain = 605.680 ; free physical = 136 ; free virtual = 756
Synthesis current peak Physical Memory [PSS] (MB): peak = 976.765; parent = 865.671; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2914.582; parent = 1948.031; children = 966.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:02:00 . Memory (MB): peak = 1948.031 ; gain = 605.680 ; free physical = 919 ; free virtual = 1223
Synthesis current peak Physical Memory [PSS] (MB): peak = 976.765; parent = 865.671; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2914.582; parent = 1948.031; children = 966.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:02:00 . Memory (MB): peak = 1948.031 ; gain = 605.680 ; free physical = 877 ; free virtual = 1218
Synthesis current peak Physical Memory [PSS] (MB): peak = 976.765; parent = 865.671; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2914.582; parent = 1948.031; children = 966.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:02:00 . Memory (MB): peak = 1948.031 ; gain = 605.680 ; free physical = 814 ; free virtual = 1206
Synthesis current peak Physical Memory [PSS] (MB): peak = 976.765; parent = 865.671; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2914.582; parent = 1948.031; children = 966.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:02:00 . Memory (MB): peak = 1948.031 ; gain = 605.680 ; free physical = 774 ; free virtual = 1189
Synthesis current peak Physical Memory [PSS] (MB): peak = 976.765; parent = 865.831; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2914.582; parent = 1948.031; children = 966.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:02:00 . Memory (MB): peak = 1948.031 ; gain = 605.680 ; free physical = 745 ; free virtual = 1182
Synthesis current peak Physical Memory [PSS] (MB): peak = 976.855; parent = 866.116; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2914.582; parent = 1948.031; children = 966.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:02:00 . Memory (MB): peak = 1948.031 ; gain = 605.680 ; free physical = 689 ; free virtual = 1148
Synthesis current peak Physical Memory [PSS] (MB): peak = 976.866; parent = 866.136; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2914.582; parent = 1948.031; children = 966.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:02:01 . Memory (MB): peak = 1948.031 ; gain = 605.680 ; free physical = 644 ; free virtual = 1117
Synthesis current peak Physical Memory [PSS] (MB): peak = 977.196; parent = 866.466; children = 290.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2914.582; parent = 1948.031; children = 966.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:02:01 . Memory (MB): peak = 1948.031 ; gain = 605.680 ; free physical = 618 ; free virtual = 1127
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:02:01 . Memory (MB): peak = 1948.039 ; gain = 605.680 ; free physical = 618 ; free virtual = 1146
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1953.969 ; gain = 0.000 ; free physical = 387 ; free virtual = 1091
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2038.531 ; gain = 0.000 ; free physical = 114 ; free virtual = 921
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c48a205d
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:02:08 . Memory (MB): peak = 2038.531 ; gain = 699.148 ; free physical = 355 ; free virtual = 1085
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_3_0_synth_1/BD_bidirec_3_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:37 . Memory (MB): peak = 2339.613 ; gain = 301.082 ; free physical = 120 ; free virtual = 738
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_3_0_synth_1/BD_bidirec_3_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BD_bidirec_3_0_utilization_synth.rpt -pb BD_bidirec_3_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 22:27:59 2026...
