<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/alu.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/bram.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/bram.v(22,48-22,49) (VERI-1137) syntax error near '+'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/bram.v(3,1-34,10) (VERI-1072) module 'BRAM' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/bram.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/core.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/counter.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/cpu.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/decode.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/latch_reg.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(7,11-7,14) (VERI-1906) net type must be explicitly specified for 'clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(7,11-7,14) (VERI-1325) non-net port 'clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(8,11-8,15) (VERI-1906) net type must be explicitly specified for 'rstn' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(8,11-8,15) (VERI-1325) non-net port 'rstn' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(10,18-10,28) (VERI-1906) net type must be explicitly specified for 'instr_addr' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(10,18-10,28) (VERI-1325) non-net port 'instr_addr' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(11,18-11,37) (VERI-1906) net type must be explicitly specified for 'instr_fetch_restart' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(11,18-11,37) (VERI-1325) non-net port 'instr_fetch_restart' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(12,18-12,35) (VERI-1906) net type must be explicitly specified for 'instr_fetch_stall' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(12,18-12,35) (VERI-1325) non-net port 'instr_fetch_stall' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(16,20-16,30) (VERI-1906) net type must be explicitly specified for 'instr_data' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(17,20-17,31) (VERI-1906) net type must be explicitly specified for 'instr_ready' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(19,18-19,27) (VERI-1906) net type must be explicitly specified for 'data_addr' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(19,18-19,27) (VERI-1325) non-net port 'data_addr' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(20,18-20,30) (VERI-1906) net type must be explicitly specified for 'data_write_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(20,18-20,30) (VERI-1325) non-net port 'data_write_n' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(21,18-21,29) (VERI-1906) net type must be explicitly specified for 'data_read_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(21,18-21,29) (VERI-1325) non-net port 'data_read_n' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/mem_ctrl.v(22,18-22,31) (VERI-1906) net type must be explicitly specified for 'data_to_write' when default_nettype is none
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(10,19-10,22) (VERI-1906) net type must be explicitly specified for 'clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(10,19-10,22) (VERI-1325) non-net port 'clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(11,19-11,24) (VERI-1906) net type must be explicitly specified for 'rst_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(11,19-11,24) (VERI-1325) non-net port 'rst_n' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(13,19-13,24) (VERI-1906) net type must be explicitly specified for 'ui_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(13,19-13,24) (VERI-1325) non-net port 'ui_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(14,19-14,25) (VERI-1906) net type must be explicitly specified for 'uo_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(16,19-16,26) (VERI-1906) net type must be explicitly specified for 'address' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(16,19-16,26) (VERI-1325) non-net port 'address' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(18,19-18,29) (VERI-1906) net type must be explicitly specified for 'data_write' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(18,19-18,29) (VERI-1325) non-net port 'data_write' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(19,19-19,26) (VERI-1906) net type must be explicitly specified for 'data_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(19,19-19,26) (VERI-1325) non-net port 'data_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(21,19-21,27) (VERI-1906) net type must be explicitly specified for 'data_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(25,12-25,18) (VERI-1195) concurrent assignment to a non-net 'uo_out' is not permitted
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(26,12-26,20) (VERI-1195) concurrent assignment to a non-net 'data_out' is not permitted
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v(9,1-31,10) (VERI-1072) module 'tqvp_byte_empty' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_empty.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(10,19-10,22) (VERI-1906) net type must be explicitly specified for 'clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(10,19-10,22) (VERI-1325) non-net port 'clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(11,19-11,24) (VERI-1906) net type must be explicitly specified for 'rst_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(11,19-11,24) (VERI-1325) non-net port 'rst_n' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(13,19-13,24) (VERI-1906) net type must be explicitly specified for 'ui_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(13,19-13,24) (VERI-1325) non-net port 'ui_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(14,19-14,25) (VERI-1906) net type must be explicitly specified for 'uo_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(16,19-16,26) (VERI-1906) net type must be explicitly specified for 'address' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(16,19-16,26) (VERI-1325) non-net port 'address' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(18,19-18,29) (VERI-1906) net type must be explicitly specified for 'data_write' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(18,19-18,29) (VERI-1325) non-net port 'data_write' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(19,19-19,26) (VERI-1906) net type must be explicitly specified for 'data_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(19,19-19,26) (VERI-1325) non-net port 'data_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(21,19-21,27) (VERI-1906) net type must be explicitly specified for 'data_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(27,13-27,19) (VERI-1419) illegal operand for operator !
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(37,12-37,18) (VERI-1195) concurrent assignment to a non-net 'uo_out' is not permitted
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(42,12-42,20) (VERI-1195) concurrent assignment to a non-net 'data_out' is not permitted
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v(9,1-45,10) (VERI-1072) module 'tqvp_byte_example' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_byte_example.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(10,19-10,22) (VERI-1906) net type must be explicitly specified for 'clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(10,19-10,22) (VERI-1325) non-net port 'clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(11,19-11,24) (VERI-1906) net type must be explicitly specified for 'rst_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(11,19-11,24) (VERI-1325) non-net port 'rst_n' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(13,19-13,24) (VERI-1906) net type must be explicitly specified for 'ui_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(13,19-13,24) (VERI-1325) non-net port 'ui_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(16,19-16,25) (VERI-1906) net type must be explicitly specified for 'uo_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(19,19-19,26) (VERI-1906) net type must be explicitly specified for 'address' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(19,19-19,26) (VERI-1325) non-net port 'address' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(20,19-20,26) (VERI-1906) net type must be explicitly specified for 'data_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(20,19-20,26) (VERI-1325) non-net port 'data_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(23,19-23,31) (VERI-1906) net type must be explicitly specified for 'data_write_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(23,19-23,31) (VERI-1325) non-net port 'data_write_n' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(24,19-24,30) (VERI-1906) net type must be explicitly specified for 'data_read_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(24,19-24,30) (VERI-1325) non-net port 'data_read_n' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(26,19-26,27) (VERI-1906) net type must be explicitly specified for 'data_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(27,19-27,29) (VERI-1906) net type must be explicitly specified for 'data_ready' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(29,19-29,33) (VERI-1906) net type must be explicitly specified for 'user_interrupt' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_empty.v(32,12-32,22) (VERI-1195) concurrent assignment to a non-net 'data_ready' is not permitted
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(10,19-10,22) (VERI-1906) net type must be explicitly specified for 'clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(10,19-10,22) (VERI-1325) non-net port 'clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(11,19-11,24) (VERI-1906) net type must be explicitly specified for 'rst_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(11,19-11,24) (VERI-1325) non-net port 'rst_n' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(13,19-13,24) (VERI-1906) net type must be explicitly specified for 'ui_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(13,19-13,24) (VERI-1325) non-net port 'ui_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(16,19-16,25) (VERI-1906) net type must be explicitly specified for 'uo_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(19,19-19,26) (VERI-1906) net type must be explicitly specified for 'address' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(19,19-19,26) (VERI-1325) non-net port 'address' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(20,19-20,26) (VERI-1906) net type must be explicitly specified for 'data_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(20,19-20,26) (VERI-1325) non-net port 'data_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(23,19-23,31) (VERI-1906) net type must be explicitly specified for 'data_write_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(23,19-23,31) (VERI-1325) non-net port 'data_write_n' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(24,19-24,30) (VERI-1906) net type must be explicitly specified for 'data_read_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(24,19-24,30) (VERI-1325) non-net port 'data_read_n' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(26,19-26,27) (VERI-1906) net type must be explicitly specified for 'data_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(27,19-27,29) (VERI-1906) net type must be explicitly specified for 'data_ready' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(29,19-29,33) (VERI-1906) net type must be explicitly specified for 'user_interrupt' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peri_full_example.v(35,13-35,19) (VERI-1419) illegal operand for operator !
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(9,24-9,27) (VERI-1906) net type must be explicitly specified for 'clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(9,24-9,27) (VERI-1325) non-net port 'clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(10,24-10,30) (VERI-1906) net type must be explicitly specified for 'resetn' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(10,24-10,30) (VERI-1325) non-net port 'resetn' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(13,24-13,28) (VERI-1906) net type must be explicitly specified for 'addr' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(13,24-13,28) (VERI-1325) non-net port 'addr' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(14,24-14,29) (VERI-1906) net type must be explicitly specified for 'wdata' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(14,24-14,29) (VERI-1325) non-net port 'wdata' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(16,24-16,26) (VERI-1906) net type must be explicitly specified for 'we' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(16,24-16,26) (VERI-1325) non-net port 'we' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(17,24-17,29) (VERI-1906) net type must be explicitly specified for 'valid' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(17,24-17,29) (VERI-1325) non-net port 'valid' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(21,24-21,35) (VERI-1906) net type must be explicitly specified for 'uart_rx_pin' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(21,24-21,35) (VERI-1325) non-net port 'uart_rx_pin' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(22,24-22,35) (VERI-1906) net type must be explicitly specified for 'uart_tx_pin' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(25,24-25,31) (VERI-1906) net type must be explicitly specified for 'gpio_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(25,24-25,31) (VERI-1325) non-net port 'gpio_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(70,13-70,20) (VERI-1419) illegal operand for operator !
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/peripherals_min.v(79,17-79,32) (VERI-1419) illegal operand for operator &&
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(36,11-36,14) (VERI-1906) net type must be explicitly specified for 'clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(36,11-36,14) (VERI-1325) non-net port 'clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(37,11-37,15) (VERI-1906) net type must be explicitly specified for 'rstn' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(37,11-37,15) (VERI-1325) non-net port 'rstn' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(40,22-40,33) (VERI-1906) net type must be explicitly specified for 'spi_data_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(40,22-40,33) (VERI-1325) non-net port 'spi_data_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(43,22-43,33) (VERI-1906) net type must be explicitly specified for 'spi_clk_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(54,18-54,25) (VERI-1906) net type must be explicitly specified for 'addr_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(54,18-54,25) (VERI-1325) non-net port 'addr_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(55,18-55,25) (VERI-1906) net type must be explicitly specified for 'data_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(55,18-55,25) (VERI-1325) non-net port 'data_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(56,18-56,28) (VERI-1906) net type must be explicitly specified for 'start_read' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(56,18-56,28) (VERI-1325) non-net port 'start_read' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(57,18-57,29) (VERI-1906) net type must be explicitly specified for 'start_write' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(57,18-57,29) (VERI-1325) non-net port 'start_write' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(58,18-58,27) (VERI-1906) net type must be explicitly specified for 'stall_txn' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(58,18-58,27) (VERI-1325) non-net port 'stall_txn' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(59,18-59,26) (VERI-1906) net type must be explicitly specified for 'stop_txn' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_ctrl.v(59,18-59,26) (VERI-1325) non-net port 'stop_txn' cannot be of mode input
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(26,11-26,14) (VERI-1906) net type must be explicitly specified for 'clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(26,11-26,14) (VERI-1325) non-net port 'clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(27,11-27,15) (VERI-1906) net type must be explicitly specified for 'rstn' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(27,11-27,15) (VERI-1325) non-net port 'rstn' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(30,22-30,33) (VERI-1906) net type must be explicitly specified for 'spi_data_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(30,22-30,33) (VERI-1325) non-net port 'spi_data_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(31,22-31,34) (VERI-1906) net type must be explicitly specified for 'spi_data_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(33,22-33,32) (VERI-1906) net type must be explicitly specified for 'spi_select' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(37,37-37,44) (VERI-1906) net type must be explicitly specified for 'addr_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(37,37-37,44) (VERI-1325) non-net port 'addr_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(38,37-38,47) (VERI-1906) net type must be explicitly specified for 'start_read' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(38,37-38,47) (VERI-1325) non-net port 'start_read' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(39,37-39,47) (VERI-1906) net type must be explicitly specified for 'stall_read' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(39,37-39,47) (VERI-1325) non-net port 'stall_read' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(40,37-40,46) (VERI-1906) net type must be explicitly specified for 'stop_read' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(40,37-40,46) (VERI-1325) non-net port 'stop_read' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(42,37-42,45) (VERI-1906) net type must be explicitly specified for 'data_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(44,37-44,41) (VERI-1906) net type must be explicitly specified for 'busy' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/qspi_flash.v(65,12-65,20) (VERI-1195) concurrent assignment to a non-net 'data_out' is not permitted
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(11,11-11,14) (VERI-1906) net type must be explicitly specified for 'clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(11,11-11,14) (VERI-1325) non-net port 'clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(12,11-12,15) (VERI-1906) net type must be explicitly specified for 'rstn' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(12,11-12,15) (VERI-1325) non-net port 'rstn' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(14,11-14,16) (VERI-1906) net type must be explicitly specified for 'wr_en' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(14,11-14,16) (VERI-1325) non-net port 'wr_en' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(16,17-16,24) (VERI-1906) net type must be explicitly specified for 'counter' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(16,17-16,24) (VERI-1325) non-net port 'counter' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(18,31-18,34) (VERI-1906) net type must be explicitly specified for 'rs1' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(18,31-18,34) (VERI-1325) non-net port 'rs1' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(19,31-19,34) (VERI-1906) net type must be explicitly specified for 'rs2' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(19,31-19,34) (VERI-1325) non-net port 'rs2' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(20,31-20,33) (VERI-1906) net type must be explicitly specified for 'rd' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(20,31-20,33) (VERI-1325) non-net port 'rd' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(22,18-22,26) (VERI-1906) net type must be explicitly specified for 'data_rs1' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(23,18-23,26) (VERI-1906) net type must be explicitly specified for 'data_rs2' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(24,17-24,24) (VERI-1906) net type must be explicitly specified for 'data_rd' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(24,17-24,24) (VERI-1325) non-net port 'data_rd' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/register.v(26,19-26,30) (VERI-1906) net type must be explicitly specified for 'return_addr' when default_nettype is none
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v'
WARNING - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(35,46-35,56) (VERI-1158) use of undefined macro 'PROG_FILE'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(7,22-7,34) (VERI-1906) net type must be explicitly specified for 'qspi_data_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(7,22-7,34) (VERI-1325) non-net port 'qspi_data_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(9,22-9,30) (VERI-1906) net type must be explicitly specified for 'qspi_clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(9,22-9,30) (VERI-1325) non-net port 'qspi_clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(11,11-11,28) (VERI-1906) net type must be explicitly specified for 'qspi_flash_select' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(11,11-11,28) (VERI-1325) non-net port 'qspi_flash_select' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(12,11-12,28) (VERI-1906) net type must be explicitly specified for 'qspi_ram_a_select' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(12,11-12,28) (VERI-1325) non-net port 'qspi_ram_a_select' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(13,11-13,28) (VERI-1906) net type must be explicitly specified for 'qspi_ram_b_select' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(13,11-13,28) (VERI-1325) non-net port 'qspi_ram_b_select' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(33,23-33,61) (VERI-1419) illegal operand for operator &&
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(33,23-33,82) (VERI-1419) illegal operand for operator &&
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(41,25-41,43) (VERI-1419) illegal operand for operator !
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(48,34-48,52) (VERI-1419) illegal operand for operator !
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(49,25-49,43) (VERI-1419) illegal operand for operator !
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(56,34-56,52) (VERI-1419) illegal operand for operator !
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(57,25-57,43) (VERI-1419) illegal operand for operator !
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(99,21-99,39) (VERI-1419) illegal operand for operator !
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/sim_qspi.v(111,26-111,44) (VERI-1419) illegal operand for operator !
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(13,19-13,22) (VERI-1906) net type must be explicitly specified for 'clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(13,19-13,22) (VERI-1325) non-net port 'clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(14,19-14,23) (VERI-1906) net type must be explicitly specified for 'rstn' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(14,19-14,23) (VERI-1325) non-net port 'rstn' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(16,19-16,29) (VERI-1906) net type must be explicitly specified for 'time_pulse' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(16,19-16,29) (VERI-1325) non-net port 'time_pulse' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(18,19-18,28) (VERI-1906) net type must be explicitly specified for 'set_mtime' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(18,19-18,28) (VERI-1325) non-net port 'set_mtime' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(19,19-19,31) (VERI-1906) net type must be explicitly specified for 'set_mtimecmp' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(19,19-19,31) (VERI-1325) non-net port 'set_mtimecmp' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(20,19-20,26) (VERI-1906) net type must be explicitly specified for 'data_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(20,19-20,26) (VERI-1325) non-net port 'data_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(21,19-21,26) (VERI-1906) net type must be explicitly specified for 'counter' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(21,19-21,26) (VERI-1325) non-net port 'counter' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(23,19-23,32) (VERI-1906) net type must be explicitly specified for 'read_mtimecmp' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(23,19-23,32) (VERI-1325) non-net port 'read_mtimecmp' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(24,19-24,27) (VERI-1906) net type must be explicitly specified for 'data_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(37,14-37,39) (VERI-1419) illegal operand for operator |
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/time.v(63,13-63,18) (VERI-1419) illegal operand for operator !
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(10,11-10,14) (VERI-1906) net type must be explicitly specified for 'clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(10,11-10,14) (VERI-1325) non-net port 'clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(11,11-11,15) (VERI-1906) net type must be explicitly specified for 'rstn' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(11,11-11,15) (VERI-1325) non-net port 'rstn' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(14,19-14,28) (VERI-1906) net type must be explicitly specified for 'data_addr' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(15,19-15,31) (VERI-1906) net type must be explicitly specified for 'data_write_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(16,19-16,30) (VERI-1906) net type must be explicitly specified for 'data_read_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(17,19-17,37) (VERI-1906) net type must be explicitly specified for 'data_read_complete' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(18,19-18,27) (VERI-1906) net type must be explicitly specified for 'data_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(20,19-20,29) (VERI-1906) net type must be explicitly specified for 'data_ready' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(20,19-20,29) (VERI-1325) non-net port 'data_ready' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(21,19-21,26) (VERI-1906) net type must be explicitly specified for 'data_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(21,19-21,26) (VERI-1325) non-net port 'data_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(24,19-24,32) (VERI-1906) net type must be explicitly specified for 'interrupt_req' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(24,19-24,32) (VERI-1325) non-net port 'interrupt_req' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(25,19-25,29) (VERI-1906) net type must be explicitly specified for 'time_pulse' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(25,19-25,29) (VERI-1325) non-net port 'time_pulse' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(28,19-28,30) (VERI-1906) net type must be explicitly specified for 'spi_data_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/tinyqv.v(28,19-28,30) (VERI-1325) non-net port 'spi_data_in' cannot be of mode input
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(9,15-9,18) (VERI-1906) net type must be explicitly specified for 'clk' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(9,15-9,18) (VERI-1325) non-net port 'clk' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(10,15-10,20) (VERI-1906) net type must be explicitly specified for 'rst_n' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(10,15-10,20) (VERI-1325) non-net port 'rst_n' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(12,21-12,26) (VERI-1906) net type must be explicitly specified for 'ui_in' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(12,21-12,26) (VERI-1325) non-net port 'ui_in' cannot be of mode input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(13,22-13,28) (VERI-1906) net type must be explicitly specified for 'uo_out' when default_nettype is none
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(152,12-152,21) (VERI-1195) concurrent assignment to a non-net 'uo_out' is not permitted
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(153,12-153,21) (VERI-1195) concurrent assignment to a non-net 'uo_out' is not permitted
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(154,12-154,21) (VERI-1195) concurrent assignment to a non-net 'uo_out' is not permitted
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(155,12-155,21) (VERI-1195) concurrent assignment to a non-net 'uo_out' is not permitted
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(156,12-156,21) (VERI-1195) concurrent assignment to a non-net 'uo_out' is not permitted
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(157,12-157,21) (VERI-1195) concurrent assignment to a non-net 'uo_out' is not permitted
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(158,12-158,21) (VERI-1195) concurrent assignment to a non-net 'uo_out' is not permitted
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(159,12-159,21) (VERI-1195) concurrent assignment to a non-net 'uo_out' is not permitted
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(206,30-206,39) (VERI-1419) illegal operand for operator !
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v(8,1-269,10) (VERI-1072) module 'tinyQV_top' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/top.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/uart_rx.v'
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/uart_rx.v(83,16-83,30) (VERI-1192) a function must have at least one input
ERROR - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/uart_rx.v(14,1-152,10) (VERI-1072) module 'uart_rx' ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/uart_rx.v' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/uart_tx.v'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/cpu.v(6,8-6,18) (VERI-1018) compiling module 'tinyqv_cpu'
WARNING - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/core.v(90,5-91,104) (VERI-1063) instantiating unknown module 'tinyqv_registers'
WARNING - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/cpu.v(450,5-461,7) (VERI-1063) instantiating unknown module 'tinyQV_time'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/cpu.v(6,1-472,10) (VERI-9000) elaborating module 'tinyqv_cpu'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/decode.v(6,1-326,10) (VERI-9000) elaborating module 'tinyqv_decoder_uniq_1'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/core.v(6,1-520,10) (VERI-9000) elaborating module 'tinyqv_core_uniq_1'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/alu.v(25,1-59,10) (VERI-9000) elaborating module 'tinyqv_alu_uniq_1'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/alu.v(61,1-93,10) (VERI-9000) elaborating module 'tinyqv_shifter_uniq_1'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/alu.v(95,1-113,10) (VERI-9000) elaborating module 'tinyqv_mul_uniq_1'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/counter.v(3,1-50,10) (VERI-9000) elaborating module 'tinyqv_counter_uniq_1'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/counter.v(3,1-50,10) (VERI-9000) elaborating module 'tinyqv_counter_uniq_2'
WARNING - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/core.v(307,5-315,7) (VERI-1927) port 'cy_out' remains unconnected for this instance
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/latch_reg.v(132,8-132,21) (VERI-1018) compiling module 'latch_reg32_n'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/latch_reg.v(132,1-155,10) (VERI-9000) elaborating module 'latch_reg32_n'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/latch_reg.v(5,1-68,10) (VERI-9000) elaborating module 'latch_reg_n_uniq_1'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/latch_reg.v(5,1-68,10) (VERI-9000) elaborating module 'latch_reg_n_uniq_2'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/latch_reg.v(157,8-157,21) (VERI-1018) compiling module 'latch_reg32_p'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/latch_reg.v(157,1-180,10) (VERI-9000) elaborating module 'latch_reg32_p'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/latch_reg.v(70,1-130,10) (VERI-9000) elaborating module 'latch_reg_p_uniq_1'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/latch_reg.v(70,1-130,10) (VERI-9000) elaborating module 'latch_reg_p_uniq_2'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/uart_tx.v(14,8-14,15) (VERI-1018) compiling module 'uart_tx'
INFO - C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/source/uart_tx.v(14,1-147,10) (VERI-9000) elaborating module 'uart_tx'
Done: design load finished with (246) errors, and (4) warnings

</PRE></BODY></HTML>