INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC-07/Desktop/2023775/half_adder/half_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC-07/Desktop/2023775/half_adder/half_adder.srcs/sim_1/new/half_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_tb
WARNING: [VRFC 10-1581] illegal format specifier a for monitor [C:/Users/PC-07/Desktop/2023775/half_adder/half_adder.srcs/sim_1/new/half_adder_tb.v:32]
