Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Sep 26 14:38:07 2023
| Host         : harigovind-MS-7C91 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+---------------------------------------------+------------+
| Rule      | Severity | Description                                 | Violations |
+-----------+----------+---------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay               | 4          |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction | 1          |
+-----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on fpga_status_led[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on fpga_status_led[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led_indicator[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led_indicator[1] relative to clock(s) clk_fpga_0
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 462 control sets (vs. available limit of 4400, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


