# ğŸ’» Digital Systems Hardware I
### âš™ï¸ Digital Systems Design â€“ ğŸ–¥ï¸ RISC-V Processor Design Coursework (2023)
Assignment for the "Digital Systems Hardware I" Course  
Faculty of Engineering, AUTh  
School of Electrical and Computer Engineering  
Electronics and Computers Department

ğŸ“š *Course:* Digital Systems Hardware I  
ğŸ›ï¸ *Faculty:* AUTh - School of Electrical and Computer Engineering  
ğŸ“… *Semester:* 7th Semester, 2023â€“2024

---

## ğŸ“š Table of Contents
- [Overview](#overview)
- [Task Summary](#task-summary)
- [Modules](#modules)
- [Testbenches](#testbenches)
- [Deliverables](#deliverables)
- [Repository Structure](#repository-structure)

---

## ğŸ§  Overview

This project involves designing a modular, cycle-accurate RISC-V processor in Verilog HDL.  
The implementation spans 5 exercises, gradually building a complete datapath with control unit, ALU, register file, and memory access handling â€” all verified through simulation.

---

## ğŸ¯ Task Summary

- **Exercise 1**: Implement a 32-bit ALU supporting arithmetic, logic, shift, and comparison operations.
- **Exercise 2**: Design a 16-bit accumulator-based calculator with button-controlled operations.
- **Exercise 3**: Create a 32x32 register file module with read/write ports.
- **Exercise 4**: Build the processor's datapath supporting instruction fetch, decode, execute, memory, and write-back phases.
- **Exercise 5**: Implement a multicycle controller using a 5-state FSM for instruction execution and signal generation.

---

## ğŸ§© Modules

- `alu.v`: 32-bit ALU with 9 operations
- `calc.v`, `calc_enc.v`: Calculator integrating ALU and decoder
- `regfile.v`: Register file with 2 read and 1 write port
- `datapath.v`: Datapath implementing instruction decode and execution
- `top_proc.v`: Top-level multicycle CPU controller and datapath integration

---

## ğŸ§ª Testbenches

- `calc_tb.v`: Simulates all button sequences and operations
- `top_proc_tb.v`: Simulates all RISC-V instructions: R, I, S, B types (e.g. `ADD`, `LW`, `BEQ`)

---

## ğŸ“„ Deliverables

Submit a **PDF report** including:
- All Verilog code listings
- FSM diagram for the multicycle processor
- Simulation waveforms for Exercises 2 & 5
- Short methodology for each task  
ğŸ“Œ Deadline: **January 21, 2024 â€“ 23:59**, via eLearning  
ğŸ“Œ The project is individual and graded over 30 points (30% of final course grade)

---

## ğŸ“ Repository Structure
```
â”œâ”€â”€ Verilog_Files/alu.v                # Exercise 1 â€“ ALU module
â”œâ”€â”€ Verilog_Files/calc.v               # Exercise 2 â€“ Calculator (main)
â”œâ”€â”€ Verilog_Files/calc_enc.v           # Exercise 2 â€“ Button decoder
â”œâ”€â”€ Verilog_Files/calc_tb.v            # Exercise 2 â€“ Testbench
â”œâ”€â”€ Verilog_Files/regfile.v            # Exercise 3 â€“ Register file
â”œâ”€â”€ Verilog_Files/datapath.v           # Exercise 4 â€“ RISC-V datapath
â”œâ”€â”€ Verilog_Files/top_proc.v           # Exercise 5 â€“ Multicycle controller (top module)
â”œâ”€â”€ Verilog_Files/top_proc_tb.v        # Exercise 5 â€“ Final CPU testbench
â”œâ”€â”€ report.pdf           # Coursework report with waveforms and FSM
â””â”€â”€ README.md            # This documentation
```

