Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Apr 13 23:05:03 2021
| Host         : ChinskiBratPatrzy running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_example_methodology_drc_routed.rpt -pb vga_example_methodology_drc_routed.pb -rpx vga_example_methodology_drc_routed.rpx
| Design       : vga_example
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 2          |
| SYNTH-11  | Warning  | DSP output not registered                  | 2          |
| SYNTH-13  | Warning  | combinational multiplier                   | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 3          |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance my_image_rom/rgb_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance my_image_rom/rgb_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance my_draw_rect_ctl/ypos_mach_nxt2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance my_draw_rect_ctl/ypos_mach_nxt3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance my_draw_rect_ctl/ypos_mach_nxt2.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ps2_clk relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ps2_data relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clk
Related violations: <none>


