

================================================================
== Vitis HLS Report for 'accelerate'
================================================================
* Date:           Sun May 15 16:24:17 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        SPMV_CSR
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   25|   25|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_reduce_fu_590  |reduce  |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    233|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1310|    684|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    590|    -|
|Register         |        -|    -|    1125|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|   12|    2435|   1507|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    5|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |mul_32s_32s_32_2_1_U4  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_32_2_1_U5  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_32_2_1_U6  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_32_2_1_U7  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |grp_reduce_fu_590      |reduce              |        0|   0|  650|  484|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        0|  12| 1310|  684|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |storage_U  |storage_RAM_1WNR_BRAM_1R1W  |        1|  0|   0|    0|    23|   32|     1|          736|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                            |        1|  0|   0|    0|    23|   32|     1|          736|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln31_1_fu_713_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln31_fu_709_p2       |         +|   0|  0|  32|          32|          32|
    |x_1_fu_719_p2            |         +|   0|  0|  32|          32|          32|
    |select_ln18_1_fu_687_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln18_2_fu_697_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln18_3_fu_703_p3  |    select|   0|  0|  32|           1|          32|
    |x_fu_677_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 233|         101|         226|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  117|         26|    1|         26|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |init_vector_address0         |   65|         13|    5|         65|
    |init_vector_address1         |   65|         12|    5|         60|
    |mult_enables_address0        |   14|          3|    2|          6|
    |mult_enables_address1        |   14|          3|    2|          6|
    |reg_618                      |    9|          2|   32|         64|
    |reg_624                      |    9|          2|   32|         64|
    |reg_630                      |    9|          2|   32|         64|
    |reg_636                      |    9|          2|   32|         64|
    |reg_642                      |    9|          2|   32|         64|
    |storage_address0             |  117|         26|    5|        130|
    |storage_address1             |   14|          3|    5|         15|
    |storage_d0                   |   65|         13|   32|        416|
    |subrow_col_indices_address0  |   14|          3|    2|          6|
    |subrow_col_indices_address1  |   14|          3|    2|          6|
    |subrow_vals_address0         |   14|          3|    2|          6|
    |subrow_vals_address1         |   14|          3|    2|          6|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  590|        125|  227|       1072|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  25|   0|   25|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |grp_reduce_fu_590_ap_start_reg             |   1|   0|    1|          0|
    |init_read_reg_725                          |   1|   0|    1|          0|
    |init_vector_load_13_reg_919                |  32|   0|   32|          0|
    |init_vector_load_15_reg_934                |  32|   0|   32|          0|
    |init_vector_load_17_reg_949                |  32|   0|   32|          0|
    |init_vector_load_19_reg_964                |  32|   0|   32|          0|
    |init_vector_load_21_reg_979                |  32|   0|   32|          0|
    |label_r_read_reg_989                       |  32|   0|   32|          0|
    |mul_ln19_1_reg_1044                        |  32|   0|   32|          0|
    |mul_ln19_2_reg_1054                        |  32|   0|   32|          0|
    |mul_ln19_3_reg_1059                        |  32|   0|   32|          0|
    |mul_ln19_reg_1034                          |  32|   0|   32|          0|
    |mult_enables_load_1_reg_794                |   1|   0|    1|          0|
    |mult_enables_load_1_reg_794_pp0_iter1_reg  |   1|   0|    1|          0|
    |mult_enables_load_2_reg_849                |   1|   0|    1|          0|
    |mult_enables_load_2_reg_849_pp0_iter1_reg  |   1|   0|    1|          0|
    |mult_enables_load_3_reg_864                |   1|   0|    1|          0|
    |mult_enables_load_3_reg_864_pp0_iter1_reg  |   1|   0|    1|          0|
    |mult_enables_load_reg_779                  |   1|   0|    1|          0|
    |mult_enables_load_reg_779_pp0_iter1_reg    |   1|   0|    1|          0|
    |reg_618                                    |  32|   0|   32|          0|
    |reg_624                                    |  32|   0|   32|          0|
    |reg_630                                    |  32|   0|   32|          0|
    |reg_636                                    |  32|   0|   32|          0|
    |reg_642                                    |  32|   0|   32|          0|
    |reg_648                                    |  32|   0|   32|          0|
    |select_ln18_1_reg_1049                     |  32|   0|   32|          0|
    |storage_load_1_reg_1009                    |  32|   0|   32|          0|
    |storage_load_2_reg_1024                    |  32|   0|   32|          0|
    |storage_load_3_reg_1029                    |  32|   0|   32|          0|
    |storage_load_reg_1004                      |  32|   0|   32|          0|
    |subrow_col_indices_load_1_reg_804          |  32|   0|   32|          0|
    |subrow_col_indices_load_2_reg_859          |  32|   0|   32|          0|
    |subrow_col_indices_load_3_reg_874          |  32|   0|   32|          0|
    |subrow_col_indices_load_reg_789            |  32|   0|   32|          0|
    |subrow_vals_load_1_reg_799                 |  32|   0|   32|          0|
    |subrow_vals_load_1_reg_799_pp0_iter1_reg   |  32|   0|   32|          0|
    |subrow_vals_load_2_reg_854                 |  32|   0|   32|          0|
    |subrow_vals_load_2_reg_854_pp0_iter1_reg   |  32|   0|   32|          0|
    |subrow_vals_load_3_reg_869                 |  32|   0|   32|          0|
    |subrow_vals_load_3_reg_869_pp0_iter1_reg   |  32|   0|   32|          0|
    |subrow_vals_load_reg_784                   |  32|   0|   32|          0|
    |x_1_reg_1064                               |  32|   0|   32|          0|
    |x_reg_1039                                 |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1125|   0| 1125|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_local_block               |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_local_deadlock            |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_clk                       |   in|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|out_r                        |  out|   32|      ap_vld|               out_r|       pointer|
|out_r_ap_vld                 |  out|    1|      ap_vld|               out_r|       pointer|
|subrow_vals_address0         |  out|    2|   ap_memory|         subrow_vals|         array|
|subrow_vals_ce0              |  out|    1|   ap_memory|         subrow_vals|         array|
|subrow_vals_q0               |   in|   32|   ap_memory|         subrow_vals|         array|
|subrow_vals_address1         |  out|    2|   ap_memory|         subrow_vals|         array|
|subrow_vals_ce1              |  out|    1|   ap_memory|         subrow_vals|         array|
|subrow_vals_q1               |   in|   32|   ap_memory|         subrow_vals|         array|
|subrow_col_indices_address0  |  out|    2|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_ce0       |  out|    1|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_q0        |   in|   32|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_address1  |  out|    2|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_ce1       |  out|    1|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_q1        |   in|   32|   ap_memory|  subrow_col_indices|         array|
|mult_enables_address0        |  out|    2|   ap_memory|        mult_enables|         array|
|mult_enables_ce0             |  out|    1|   ap_memory|        mult_enables|         array|
|mult_enables_q0              |   in|    1|   ap_memory|        mult_enables|         array|
|mult_enables_address1        |  out|    2|   ap_memory|        mult_enables|         array|
|mult_enables_ce1             |  out|    1|   ap_memory|        mult_enables|         array|
|mult_enables_q1              |   in|    1|   ap_memory|        mult_enables|         array|
|label_r                      |   in|   32|     ap_none|             label_r|        scalar|
|init_vector_address0         |  out|    5|   ap_memory|         init_vector|         array|
|init_vector_ce0              |  out|    1|   ap_memory|         init_vector|         array|
|init_vector_q0               |   in|   32|   ap_memory|         init_vector|         array|
|init_vector_address1         |  out|    5|   ap_memory|         init_vector|         array|
|init_vector_ce1              |  out|    1|   ap_memory|         init_vector|         array|
|init_vector_q1               |   in|   32|   ap_memory|         init_vector|         array|
|init                         |   in|    1|     ap_none|                init|        scalar|
+-----------------------------+-----+-----+------------+--------------------+--------------+

