// Seed: 3163460206
module module_0 #(
    parameter id_1 = 32'd18,
    parameter id_3 = 32'd87
) (
    input logic _id_1,
    output id_2,
    output logic _id_3
);
  assign id_3 = id_3;
  always @(id_1) begin
    id_3 <= 1;
    id_3 <= 1'b0;
    id_1 <= 1;
    id_1 = id_3[1'b0];
    id_2 = id_1[1'b0 : id_1];
    id_3 = id_1;
    #1 id_3 = id_2;
    #1;
    SystemTFIdentifier(id_2[1 : id_1], id_2, 'b0);
    id_3 <= 1;
    case (1)
      1'h0: id_2 = id_1[1];
      id_1: begin
        SystemTFIdentifier;
      end
      id_2[1-:id_3]: begin
        if (1) begin
          id_3 <= id_2;
          if (id_3) id_1#(.id_2(id_1)) <= id_1;
        end
      end
      1'b0: begin
      end
      1: id_1 <= 1;
      1: begin
        id_3 <= 1;
        id_2 = 1;
        id_1 = 1;
      end
      1'h0: id_3 = id_3;
    endcase
  end
  assign id_3 = id_2 ? id_3 : 1;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_6 = 32'd84
) (
    output id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    input _id_6,
    output id_7
);
  assign id_7[1] = 1;
  assign id_2 = 1;
  logic id_8 = (id_8[id_6 : 1]);
  reg   id_9;
  function integer id_10;
    input id_11;
    integer id_12, id_13;
    case (1)
      1: id_3 = id_9;
      id_10: begin
        id_9 = id_2;
      end
    endcase
  endfunction
  always @(posedge 1, posedge 1) begin
    id_3 <= 1;
    id_2[1] <= id_1;
    id_13 = 1;
    id_10 <= id_10;
    if (sample[1'b0]) id_7 <= id_6;
  end
endmodule
