
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.686091                       # Number of seconds simulated
sim_ticks                                686090812500                       # Number of ticks simulated
final_tick                               1371790202500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122806                       # Simulator instruction rate (inst/s)
host_op_rate                                   146807                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42128017                       # Simulator tick rate (ticks/s)
host_mem_usage                                2287120                       # Number of bytes of host memory used
host_seconds                                 16285.86                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2390873507                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst      1011520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    153426880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          154438400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1011520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1011520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     46130432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46130432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        15805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      2397295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2413100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        720788                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             720788                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      1474324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    223624741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             225099064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      1474324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1474324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        67236627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67236627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        67236627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      1474324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    223624741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            292335691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2413100                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     720788                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2413100                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   720788                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              154212544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  225856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                46124992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               154438400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             46130432                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3529                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    60                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            153436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            149838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            184647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            166177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             88810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            162206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            149295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            150170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            156783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            140058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           160562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           168749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            95531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           175407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           172544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           135358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             44145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             44082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             48697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             45575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             45924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             45030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            52287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            51940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42828                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  686090506500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2413100                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               720788                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2184407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  184011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  40688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  43664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  43661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  43700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  43712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  43750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  43809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  43808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  43977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1078736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.713116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.399693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.592930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       570066     52.85%     52.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       273304     25.34%     78.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        89123      8.26%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45700      4.24%     90.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        27443      2.54%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18310      1.70%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12538      1.16%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9961      0.92%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32291      2.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1078736                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        43594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.268294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.498155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.928764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         43341     99.42%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          165      0.38%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           33      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           16      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            9      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            7      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         43594                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        43594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.532160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.508993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.892592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31916     73.21%     73.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              550      1.26%     74.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10759     24.68%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              346      0.79%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         43594                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  48933624250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             94113080500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                12047855000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20308.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39058.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       224.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        67.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    225.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1684094                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  367431                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.98                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     218926.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3823334340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2032123830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8600694060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1801865700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         46176673920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          36368315910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1637376000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    159925284750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     40209735840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      38665488945                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           339252205575                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            494.471285                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         602046259750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2121029250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   19572160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 146620379750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 104713157750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   62350891750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 350713194000                       # Time in different power states
system.mem_ctrls_1.actEnergy               3878933520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2061679290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8603642880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1960203960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         46147785840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          35923489050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1667126400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    159867214860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     40307031360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      38881606170                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           339309451830                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            494.554721                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         602946908500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2185076500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   19560066000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 147393674500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 104966762250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   61398695750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 350586537500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    50                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1371790202500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          10027726                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           395300058                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10028750                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.416683                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     2.358034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1021.641966                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.002303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.997697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          713                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         861081476                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        861081476                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    218871871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       218871871                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    174447345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      174447345                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data       187270                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        187270                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       122959                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       122959                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       123919                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       123919                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    393319216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        393319216                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    393506486                       # number of overall hits
system.cpu.dcache.overall_hits::total       393506486                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     15714819                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      15714819                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     16045573                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16045573                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        12149                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12149                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          965                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          965                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            5                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     31760392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       31760392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     31772541                       # number of overall misses
system.cpu.dcache.overall_misses::total      31772541                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 469336861500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 469336861500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 501800870343                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 501800870343                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     16466500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16466500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        70000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        70000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 971137731843                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 971137731843                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 971137731843                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 971137731843                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    234586690                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    234586690                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    190492918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    190492918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data       199419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       199419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       123924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       123924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       123924                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       123924                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    425079608                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    425079608                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    425279027                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    425279027                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.066989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066989                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.084232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.084232                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.060922                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060922                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.007787                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007787                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000040                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000040                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.074716                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074716                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.074710                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074710                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 29865.877647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29865.877647                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 31273.477759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31273.477759                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17063.730570                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17063.730570                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        14000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        14000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30577.007105                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30577.007105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30565.315246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30565.315246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3404287                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            240419                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.159809                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.318182                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4522902                       # number of writebacks
system.cpu.dcache.writebacks::total           4522902                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      7163080                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7163080                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     14576848                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     14576848                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     21739928                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21739928                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     21739928                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21739928                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      8551739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8551739                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1468725                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1468725                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         6402                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         6402                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          965                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          965                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     10020464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10020464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     10026866                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10026866                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 246253898500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 246253898500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  52338853541                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  52338853541                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    230310500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    230310500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     15501500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15501500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        65000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        65000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 298592752041                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 298592752041                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 298823062541                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 298823062541                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.036454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.007710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.032103                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032103                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.007787                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007787                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000040                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.023573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.023577                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023577                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 28795.768732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28795.768732                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 35635.570676                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35635.570676                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 35974.773508                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 35974.773508                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 16063.730570                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16063.730570                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 29798.295971                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29798.295971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 29802.239557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29802.239557                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           4084925                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.750083                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           315952742                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4085437                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             77.336339                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     2.668658                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   508.081425                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.005212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.992347                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         621264530                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        621264530                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    304333934                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       304333934                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    304333934                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        304333934                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    304333934                       # number of overall hits
system.cpu.icache.overall_hits::total       304333934                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      4255812                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4255812                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      4255812                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4255812                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      4255812                       # number of overall misses
system.cpu.icache.overall_misses::total       4255812                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  56385398997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  56385398997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  56385398997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  56385398997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  56385398997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  56385398997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    308589746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    308589746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    308589746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    308589746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    308589746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    308589746                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.013791                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013791                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.013791                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013791                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.013791                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013791                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13249.034261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13249.034261                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13249.034261                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13249.034261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13249.034261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13249.034261                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2864                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                70                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.914286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      4084925                       # number of writebacks
system.cpu.icache.writebacks::total           4084925                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       170774                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       170774                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       170774                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       170774                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       170774                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       170774                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      4085038                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4085038                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      4085038                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4085038                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      4085038                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4085038                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  50919701997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50919701997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  50919701997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50919701997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  50919701997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50919701997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.013238                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013238                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.013238                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013238                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.013238                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013238                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12464.927376                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12464.927376                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12464.927376                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12464.927376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12464.927376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12464.927376                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   2422751                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    28427437                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2455519                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.576957                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      185.595071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         25.643033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        886.551947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   546.527935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 31123.682014                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.027055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.016679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.949819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          787                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18864                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5800                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 223233719                       # Number of tag accesses
system.l2.tags.data_accesses                223233719                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4522902                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4522902                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3621454                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3621454                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data           89                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   89                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1003258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1003258                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      4069006                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4069006                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      6626964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6626964                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       4069006                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7630222                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11699228                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      4069006                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7630222                       # number of overall hits
system.l2.overall_hits::total                11699228                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       465656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              465656                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst        15921                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15921                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1931848                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1931848                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst        15921                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2397504                       # number of demand (read+write) misses
system.l2.demand_misses::total                2413425                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        15921                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2397504                       # number of overall misses
system.l2.overall_misses::total               2413425                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data       401000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       401000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  39461790000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39461790000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst   1492849000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1492849000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 163434434500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 163434434500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1492849000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 202896224500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     204389073500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1492849000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 202896224500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    204389073500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4522902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4522902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3621454                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3621454                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              105                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1468914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1468914                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      4084927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4084927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      8558812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8558812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      4084927                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     10027726                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14112653                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      4084927                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     10027726                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14112653                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.152381                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.152381                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.317007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.317007                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.003897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003897                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.225715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.225715                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.003897                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.239088                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171011                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.003897                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.239088                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171011                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 25062.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 25062.500000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84744.510969                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84744.510969                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 93766.032284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93766.032284                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 84600.048503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84600.048503                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 93766.032284                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84628.106773                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84688.388286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 93766.032284                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84628.106773                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84688.388286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               720788                       # number of writebacks
system.l2.writebacks::total                    720788                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst          116                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           116                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data          207                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          207                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst          116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data          208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 324                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst          116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data          208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                324                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          299                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           299                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            16                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       465655                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         465655                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst        15805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15805                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1931641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1931641                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        15805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      2397296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2413101                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        15805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      2397296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2413101                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       241000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       241000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  34804769500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34804769500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst   1325815500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1325815500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 144099957500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 144099957500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1325815500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 178904727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 180230542500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1325815500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 178904727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 180230542500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.152381                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.152381                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.317006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.317006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.003869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.225690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.225690                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.003869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.239067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170988                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.003869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.239067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170988                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 15062.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15062.500000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74743.682555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74743.682555                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 83885.827270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83885.827270                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 74599.761291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74599.761291                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 83885.827270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74627.716811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74688.354321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 83885.827270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74627.716811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74688.354321                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       4825190                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2412835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1947446                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       720788                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1691285                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq            465654                       # Transaction distribution
system.membus.trans_dist::ReadExResp           465654                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1947446                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7238290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7238290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    200568832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               200568832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2413117                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2413117    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2413117                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3854171000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6516271000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       236611583                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    183381715                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      5738671                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    132936900                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       109772446                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.574850                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        15313596                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1414                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      6733730                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      6204878                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       528852                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted      1220221                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1371790202500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1372181632                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    394406496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1115393135                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           236611583                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    131290920                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             962942387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11565018                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          520                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        11401                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          177                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         308589747                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2215278                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1363143490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.988334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.277521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        790673061     58.00%     58.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        127436602      9.35%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        115297140      8.46%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        329736687     24.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1363143490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.172435                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.812861                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        358218215                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     463672018                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         510635664                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      26101377                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4516210                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    106839800                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1277915                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1298721551                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      16246699                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4516210                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        381256608                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       264105975                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      6355092                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         511886635                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     195022965                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1285563260                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       5436805                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      28638202                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        7403478                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       81586914                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       93661102                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents       734162                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1584287018                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5835041226                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1479045149                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       215231                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1485831696                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         98455288                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       126029                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       125975                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          59374700                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    252557338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    204374736                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     18283246                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     48449188                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1279341048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       375927                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1252357817                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2394415                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     68204820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    169710784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1363143490                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.918728                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.046030                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    652277311     47.85%     47.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    309767727     22.72%     70.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    273680397     20.08%     90.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    114452787      8.40%     99.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     12955890      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         8906      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          460      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           11      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1363143490                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        86025150     33.22%     33.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          18398      0.01%     33.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv           50678      0.02%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            1      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            6      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt           54      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc           34      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       91866642     35.48%     68.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      80977796     31.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     799522446     63.84%     63.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1649679      0.13%     63.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        540428      0.04%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd         5314      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp         4521      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        12246      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         3757      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        13220      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        14029      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc         4217      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    250350317     19.99%     84.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    200193982     15.99%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        27558      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        16103      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1252357817                       # Type of FU issued
system.switch_cpus.iq.rate                   0.912676                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           258938759                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.206761                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4128999203                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1347856559                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1239488166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       193091                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       112235                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        95043                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1511199984                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           96592                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      6925907                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     17821035                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        33442                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        47741                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      7736491                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3685406                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       520238                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4516210                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        68955673                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      62866879                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1279741173                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     252557338                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    204374736                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       125955                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         662918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      61877050                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        47741                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1970019                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2711749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4681768                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1246519552                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     247778883                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5838261                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 24198                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            447104559                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        216358984                       # Number of branches executed
system.switch_cpus.iew.exec_stores          199325676                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.908422                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1240398859                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1239583209                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         586427108                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1014996481                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.903367                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.577763                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     62539688                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       371822                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4472372                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1352872465                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.895511                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.614959                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    802456255     59.31%     59.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    294522946     21.77%     81.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    106465230      7.87%     88.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     65202078      4.82%     93.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     24893876      1.84%     95.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     12924085      0.96%     96.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9865453      0.73%     97.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7276487      0.54%     97.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     29266055      2.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1352872465                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1211512136                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              431374536                       # Number of memory references committed
system.switch_cpus.commit.loads             234736294                       # Number of loads committed
system.switch_cpus.commit.membars              247848                       # Number of memory barriers committed
system.switch_cpus.commit.branches          211196156                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts              90013                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1018791237                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     13557559                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    777930137     64.21%     64.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1617578      0.13%     64.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       536852      0.04%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd         5037      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp         4084      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        11372      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         3659      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc        11285      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        13488      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc         4108      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    234710903     19.37%     83.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    196622569     16.23%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        25391      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        15673      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1211512136                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      29266055                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2597657584                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2558420561                       # The number of ROB writes
system.switch_cpus.timesIdled                 1886362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 9038142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1211512136                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.372182                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.372182                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.728766                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.728766                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1357990055                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       718771669                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            186460                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           128850                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4427565347                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        791799370                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       435219273                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         534726                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     28225525                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     14112644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       637145                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12405                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        12310                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           95                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1371790202500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12643850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5243690                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4084925                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7206787                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             105                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1468914                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1468914                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4085038                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8558812                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     12254890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30083398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              42338288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    522870528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    931240192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1454110720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2422862                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46137536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16535625                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039286                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.194304                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15886102     96.07%     96.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 649428      3.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     95      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16535625                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22720589500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6129978148                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15043054673                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
