<html>
<head>
<title>Welcome to MARS Lab aka Microprocessor Architecture Research Secretsauce</title>
<link rel="stylesheet" href="/style.css" type="text/css">
</head>
<body bgcolor=#7c51a1>
<table align=center valign=middle cellpadding=0 cellspacing=0>
	<tr height=50px>
		<td colspan=5>
		</td>
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/MARS/img/4_03.gif'></td>
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td background='/MARS/img/4_05.gif' width=30px></td>
		<td bgcolor=#ffffff>
			<table width=780px align=center valign=middle cellpadding=0 cellspacing=0>
				<tr>
					<td>
						<table width=100% cellpadding=0 cellspacing=0>
							<tr>
								<td align=left>
									<img src='/MARS/img/4_06.gif'>
								</td>
								<td align=right valign=bottom height=100%>
									<img src='/MARS/img/gt_logo.gif'>
								</td>
								<td width=10px>
								</td>
							</tr>
						</table>
					</td>

				</tr>
				<tr>
					<td align=center>
						<img src='/MARS/img/w_bg.gif' width=1px height=3px><br>
						<img src='/MARS/img/4_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=760px>
							<tr>
								<td align=left width=50%><span class=mars4_><a href='http://www.gatech.edu'>Georgia Tech</a> > <a href='http://www.coe.gatech.edu'>CoE</a> > <a href='http://www.ece.gatech.edu'>ECE</a> > <a href='/MARS/index.html'>MARS</a></span></td>
								<td align=right width=50%><span class=mars4_>[ <a href='/MARS/mars.html'>MARS</a> | <a href='/MARS/people.html'>People</a> | <a href='/MARS/research.html'>Research</a> | Publications | <a href='/MARS/software.html'>Software</a> | <a href='/MARS/internal/internal.html'>Internal</a> ]</span></td>
							</tr>
						</table>
					</td>
				</tr>
				<tr><td><img src='/MARS/img/w_bg.gif' width=1px height=50px></td></tr>
				<tr>
					<td align=center>
						<table width=740px class=mars4_ cellspacing=0 cellpadding=0>
							<tr height=20px>
								<td width=10px></td>
								<td width=144px align=center background="/MARS/img/pub_tab_front.gif">
<a href='/MARS/publications/parallel_all.html'><b>All Papers</b></a>
								</td>
								<td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/parallel_journal.html'>Journal Articles</a>
								</td>
								<td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/parallel_conference.html'>Conference Papers</a>
								</td>
								<td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/parallel_workshop+poster.html'>Workshop and Poster</a>
								</td>
                                                                <td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/parallel_bookchapters.html'>Book Chapters</a>
                                                                </td>
								<td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/parallel_thesis.html'>Theses</a>
								</td>
								<td width=10px></td>
							</tr>
						</table>
						<table width=740px class=mars4_ cellspacing=0 cellpadding=0 style="border: 1px solid #e5dcec;">

							<!--
					</td>
				</tr>
				<tr>
					<td align=center>
						-->
							<tr>
								<td colspan=5 align=center>
									<table width=700px cellspacing=1 cellpadding=1>
										<tr>
											<td align=left>
			<img src='/MARS/img/w_bg.gif' width=1px height=30px><br>
			<span class=mars4_>
			<a href='/MARS/publications/all_all.html'>All Technical Papers (by date)</a><br>
			<a href='/MARS/publications/ml_all.html'>Systems for Machine Learning</a><br>
			<a href='/MARS/publications/uarch_all.html'>Conventional Processor Architecture and Compilers, Performance Modeling</a><br>
			<a href='/MARS/publications/secure_all.html'>Secure, Dependable and Autonomic Computing, DRM</a><br>
			<a href='/MARS/publications/embed_all.html'>Embedded Computing</a><br>
			<a href='/MARS/publications/lpower_all.html'>Low-Power Techniques</a><br>
			<a href='/MARS/publications/fpga_all.html'>FPGA Techniques</a><br>
			<a href='/MARS/publications/soc_all.html'>3D ICs, SoC, Physical Design and EDA Tools</a><br>
			<a href='/MARS/publications/parallel_all.html'><b>Multicore, Parallel Architecture and Systems</b></a><br>
			<a href='/MARS/publications/gfx_all.html'>Support for 3D Graphics</a>
			</span>
											</td>
										</tr>
<!--
							<tr>
								<td align=center>
									<img src='/MARS/img/4_bg.gif' width=700px height=1px>
								</td>
							</tr>
-->
							<!--<tr><td><img src='/MARS/img/w_bg.gif' width=1px height=50px></tr></td>-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>All Refereed Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_><a href='https://iscaconf.org/isca2022/' target=_blank>ISCA-49</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Mariam Elgamal, Gage Hills, Gu-Yeon Wei, Hsien-Hsin S. Lee, David Brooks, Carole-Jean Wu. "<b>ACT: Designing Sustainable Computer Systems with an Architectural Carbon Modeling Tool</b>." To appear in <i>Proceedings of the 49th ACM/IEEE International Symposium on Computer Architecture</i>, New York City, New York, June, 2022.<br>[<a href='/MARS/pub/isca2022.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://ispass.org/ispass2022/' target=_blank>ISPASS-2022</a></span></td><td align='justify'><span class=mars4_>Yongqin Wang, Edward Suh, Wenjie Xiong, Benjamin Lefaudeux, Brian Knott, Murali Annavaram, Hsien-Hsin S. Lee. "<b>Characterization of MPC-based Private Inferences for Transformer-based Models</b>." To appear in <i>Proceedings of the 2022 ACM/IEEE International Symposium on Performance Analysis of Systems and Software</i>, Singapore, May, 2022.<br>[<a href='/MARS/pub/ispass2022.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Young Geun Kim, Sylvia Lee, Jordan Tse, Hsien-Hsin S. Lee, Gu-Yeon Wei, David Brooks, Carole-Jean Wu. "<b>Chasing Carbon: The Elusive Environmental Footprint of Computing</b>." In <i>IEEE MICRO special issue on Top Picks from the Computer Architecture Conferences 2021</i>, May/June, 2022.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://hpca-conf.org/2022/' target=_blank>HPCA-28</a></span></td><td align='justify'><span class=mars4_>Wenjie Xiong, Liu Ke, Dimitrije Jankov, Michael Kounavis, Xiaochen Wang, Eric Northup, Jie Amy Yang, Bilge Acun, Carole-Jean Wu, Ping Tak Peter Tang, G. Edward Suh, Xuan Zhang, and Hsien-Hsin S. Lee.. "<b>SecNDP: Secure Near-Data Processing with Untrusted Memory</b>." To appear in <i>Proceedings of the 28th IEEE International Symposium on High Performance Computer Architecture</i>, Seoul, South Korea, April, 2022.<br>[<a href='/MARS/pub/hpca2022-1.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://hpca-conf.org/2022/' target=_blank>HPCA-28</a></span></td><td align='justify'><span class=mars4_>Liu Ke, Udit Gupta, Mark Hempstead, Carole-Jean Wu, Hsien-Hsin S. Lee, and Xuan Zhang. "<b>Hercules: Heterogeneity-aware Inference Serving for At-scale Personalized Recommendation</b>." To appear in <i>Proceedings of the 28th IEEE International Symposium on High Performance Computer Architecture</i>, Seoul, South Korea, April, 2022.<br>[<a href='/MARS/pub/hpca2022-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://ieeexplore.ieee.org/abstract/document/9489313' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Liu Ke, Xuan Zhang, Jinin So, Jong-Geon Lee, Shin-Haeng Kang, Sukhan Lee, Songyi Han, YeonGon Cho, JIN Hyun Kim, Yongsuk Kwon, KyungSoo Kim, Jin Jung, Ilkwon Yun, Sung Joo Park, Hyunsun Park, Joonho Song, Jeonghyeon Cho, Kyomin Sohn, Nam Sung Kim, and Hsien-Hsin S. Lee. "<b>Near-Memory Processing in Action: Accelerating Personalized Recommendation with AxDIMM</b>." In <i>IEEE MICRO Special Issue on Processing in Memory</i>, January/February, 2022.<br>[<a href='/MARS/pub/ieee_micro_si_pim2022.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://www.microarch.org/micro54/' target=_blank>MICRO-54</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Samuel Hsia, Jeff Zhang, Mark Wilkening, Javin Pombra, Hsien-Hsin S. Lee, Gu-Yeon Wei, Carole-Jean Wu, and David Brooks. "<b>RecPipe: Co-Designing Models and Hardware to Jointly Optimize Recommendation Quality and Performance</b>." In Proceedings of <i>the IEEE International Symposium on Microarchitecture</i>, Athens, Greece, October, 2021.<br>[<a href='/MARS/pub/micro2021.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://hpca-conf.org/2021/' target=_blank>HPCA-27</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Young Geun Kim, Sylvia Lee, Jordan Tse, Hsien-Hsin S. Lee, Gu-Yeon Wei, David Brooks, Carole-Jean Wu. "<b>Chasing Carbon: The Elusive Environmental Footprint of Computing</b>." In Proceedings of <i>the IEEE International Symposium on High-Performance Computer Architecture</i>, Seoul, South Korea, February, 2021.<br>[<a href='/MARS/pub/hpca2021-carbon.pdf'>pdf</a>] [<a href='/MARS/present/hpca2021-carbon.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://hpca-conf.org/2021/' target=_blank>HPCA-27</a></span></td><td align='justify'><span class=mars4_>Brandon Reagen, Woo-Seok Choi, Yeongil Ko, Vincent T. Lee, Hsien-Hsin S. Lee, Gu-Yeon Wei, David Brooks. "<b>Cheetah: Optimizing and Accelerating Homomorphic Encryption for Private Inference</b>." In Proceedings of <i>the IEEE International Symposium on High-Performance Computer Architecture</i>, Seoul, South Korea, February, 2021.<br>[<a href='/MARS/pub/hpca2021-cheetah.pdf'>pdf</a>] [<a href='/MARS/present/hpca2021-cheetah.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://iscaconf.org/isca2020/' target=_blank>ISCA-47</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Samuel Hsia, Vikram Saraph, Xiaodong Wang, Brandon Reagen, Gu-Yeon Wei, Hsien-Hsin S. Lee, David Brooks, and Carole-Jean Wu. "<b>DeepRecSys: A System for Optimizing End-to-End At-Scale Neural Recommendation Inference</b>." In Proceedings of <i>the 47th ACM/IEEE International Symposium on Computer Architecture</i>, Valencia, Spain, June, 2020.<br>[<a href='/MARS/pub/isca2020-2.pdf'>pdf</a>] [<a href='/MARS/present/isca2020-2.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://iscaconf.org/isca2020/' target=_blank>ISCA-47</a></span></td><td align='justify'><span class=mars4_>Liu Ke, Udit Gupta, Benjamin Y. Cho, David Brooks, Vikas Chandra, Utku Diril, Amin Firoozshahian, Kim Hazelwood, Bill Jia, Hsien-Hsin S. Lee, Meng Li, Bert Maher, Dheevatsa Mudigere, Maxim Naumov, Martin Schatz, Mikhail Smelyanskiy, Xiaodong Wang, Brandon Reagen, Carole-Jean Wu, Mark Hempstead, and Xuan Zhang. "<b>RecNMP: Accelerating Personalized Recommendation with Near-Memory Processing</b>." In Proceedings of <i>the 47th ACM/IEEE International Symposium on Computer Architecture</i>, Valencia, Spain, June, 2020.<br>[<a href='/MARS/pub/isca2020-1.pdf'>pdf</a>] [<a href='/MARS/present/isca2020-1.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://www.hpca-conf.org/2020/' target=_blank>HPCA-26</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Carole-Jean Wu, Xiaodong Wang, Maxim Naumov, Brandon Reagen, David Brooks, Bradford Cottel, Kim Hazelwood, Mark Hempstead, Bill Jia, Hsien-Hsin S. Lee, Andrey Malevich, Dheevatsa Mudigere, Mikhail Smelyanskiy, Liang Xiong, Xuan Zhang. "<b>The Architectural Implications of Facebook's DNN-based Personalized Recommendation</b>." In Proceedings of <i>the IEEE International Symposium on High-Performance Computer Architecture</i>, San Diego, CA, February, 2020.<br>[<a href='/MARS/pub/hpca2020.pdf'>pdf</a>] [<a href='/MARS/present/hpca2020.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://ieeexplore.ieee.org/document/6616546' target=_blank>IEEE TC</a></span></td><td align='justify'><span class=mars4_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS 3D Massively Parallel Processor with Stacked Memory</b>." In <i>IEEE Transactions on Computers</i>, Vol. 64, No.1, pp.112-125, January, 2015.<br>[<a href='/MARS/pub/tc15.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://sites.google.com/site/2014socc/home/' target=_blank>SoCC-14</a></span></td><td align='justify'><span class=mars4_>Sungkap Yeo, Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "<b>ATAC: Ambient Temperature-Aware Capping for Power Efficient Datacenters</b>." In Proceedings of <i>the ACM Symposium on Cloud Computing, pp.17:1-17:14</i>, Seattle, WA, November, 2014.<br>[<a href='/MARS/pub/socc14.pdf'>pdf</a>] [<a href='/MARS/present/socc14.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>J. Supercomput</span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Dong Oh Son, Seung Gu Kang, Jong Myon Kim, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>An Efficient Scheduling Scheme Using Estimated Execution Time for Heterogeneous Computing Systems</b>." In <i>Jounral of Supercomputing, Vol.65, Issue 2, pp.886-902</i>, 2013..<br>[<a href='/MARS/pub/jsupercomputing13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://2012.cloudcom.org/' target=_blank>CloudCom</a></span></td><td align='justify'><span class=mars4_>Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "<b>Migration Energy-Aware Workload Consolidation in Enterprise Clouds</b>." In Proceedings of <i>the IEEE International Conference on Cloud Computing Technology and Science, pp.405-410</i>, December, 2012.<br>[<a href='/MARS/pub/cloudcom12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE Computer</span></td><td align='justify'><span class=mars4_>Sungkap Yeo and Hsien-Hsin S. Lee. "<b>SimWare: A Holistic Warehouse-scale Computer Simulator</b>." In <i>IEEE Computer, Volume 45, Number 9, pp.48-55</i>, September, 2012.<br>[<a href='/MARS/pub/computer12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccsa.org' target=_blank>ICCSA</a></span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Young Jin Park, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors</b>." In <i>the Proceedings of the 12th International Conference on Computational Science and Its Applications, pp.602-612</i>, Salvador de Bahia, Brazil, 2012.<br>[<a href='/MARS/pub/iccsa12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isscc.org' target=_blank>ISSCC</a></span></td><td align='justify'><span class=mars4_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>3D-MAPS: 3D Massively Parallel Processor with Stacked Memory</b>." In <i>Technical Digest of the IEEE International Solid-State Circuits Conference, pp.188-190</i>, San Francisco, CA, 2012.<br>[<a href='/MARS/pub/isscc12.pdf'>pdf</a>] [<a href='/MARS/present/isscc12.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.jp' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Xiaodong Wang, Dilip Vasudevan, and Hsien-Hsin S. Lee. "<b>Global Built-In Self-Repair for 3-D Memories with Redundancy Sharing and Parallel Testing</b>." In Proceedings of <i>the IEEE International 3D System Integration Conference</i>, Osaka, Japan, 2012.<br>[<a href='/MARS/pub/3dic12.pdf'>pdf</a>] [<a href='/MARS/present/3dic12.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.icpp2011.org' target=_blank>ICPP</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Ripal Nathuji, Min Lee, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>Symbiotic Scheduling for Shared Caches in Multi-Core Systems Using Memory Footprint Signature</b>." In Proceedings of <i>the 40th IEEE International Conference on Parallel Processing, pp.11-20</i>, Taipei, Taiwan, September, 2011.<br>[<a href='/MARS/pub/icpp11.pdf'>pdf</a>] [<a href='/MARS/present/icpp11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE Computer</span></td><td align='justify'><span class=mars4_>Sungkap Yeo and Hsien-Hsin S. Lee. "<b>Using Mathematical Modeling in Provisioning a Heterogeneous Cloud Computing Environment</b>." In <i>IEEE Computer, Volume 44, Number 8, pp.55-62</i>, August, 2011.<br>[<a href='/MARS/pub/computer11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.elsevierdirect.com/samplechapters/9780123849885/Section_10.pdf' target=_blank>GPU Computing GEMS</a></span></td><td align='justify'><span class=mars4_>Abderrahim Benquassmi, Eric Fontaine, and Hsien-Hsin S. Lee. "<b>Parallelization of Katsevich CT Image Reconstruction Algorithm on Generic Multi-Core Processors and GPGPU</b>." In <i>GPU Computing GEMS, Section 10 Medical Imaging, Chapter 41, Wen-Mei Hwu (editor in chief), pp.658-577</i>, Morgan Kaufmann Publishers, 2011.<br>[<a href='/MARS/pub/gpugems.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ieee-cicc.org/' target=_blank>CICC</a></span></td><td align='justify'><span class=mars4_>Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammad M. Hossain, Dae Hyun Kim, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guanhao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory</b>." In Proceedings of <i>the IEEE Custom Integrated Circuits Conference</i>, San Jose, California, September, 2010. (<font color=red>Intel/CICC Student Scholarship Award</font>)<br>[<a href='/MARS/pub/cicc10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://taco.acm.org/' target=_blank>ACM TACO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, and Hsien-Hsin S. Lee. "<b>Chameleon: Virtualizing Idle Acceleration Cores of A Heterogeneous Multi-Core Processor for Caching and Prefetching</b>." In <i>ACM Transactions on Architecture and Code Optimization</i>, Vol. 7, No. 1, pp.3:1-3:35, April, 2010.<br>[<a href='/MARS/pub/taco10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ece.cmu.edu/~calcm/asplos10/doku.php?id=home' target=_blank>ASPLOS XV</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>COMPASS: A Programmable Data Prefetcher Using Idle GPU Shaders</b>." In Proceedings of <i>the 15th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.297-309, Pittsburgh, PA, March, 2010.<br>[<a href='/MARS/pub/asplos15.pdf'>pdf</a>] [<a href='/MARS/present/asplos15.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.sigops.org/osr.html' target=_blank>ACM OSR</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>PROPHET: Goal-Oriented Provisioning for Highly Tunable Multicore Processors in Cloud Computing</b>." In <i>ACM SIGOPS Operating Systems Review special issue on the Interaction among the OS, Compilers, and Multicore Processors</i>, Vol. 43, No. 2, pp.102-103, April, 2009.<br>[<a href='/MARS/pub/osr09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2009/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, and Sung Kyu Lim. "<b>Thermal Optimization in Multi-Granularity Multi-Core Floorplanning</b>." In Proceedings of <i>the 14th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.43-48, Yokohama, Japan, 2009.<br>[<a href='/MARS/pub/aspdac09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/computer' target=_blank>IEEE Computer</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era</b>." In <i>IEEE Computer</i>, Vol. 41, No. 12, pp.24-31, December, 2008.<br>[<a href='/MARS/pub/ieee-computer08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A 3D-Integrated Broad-Purpose Acceleration Layer</b>." In <i>IEEE MICRO special issue on Accelerator Architectures</i>, Vol. 28, No. 4, pp.28-40, July/August, 2008.<br>[<a href='/MARS/pub/ieee-micro08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cercs.gatech.edu/mmcs08/' target=_blank>MMCS08</a></span></td><td align='justify'><span class=mars4_>Hrishikesh Amur, Ripal Nathuji, Mrinmoy Ghosh, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>IdlePower: Application-Aware Management of Processor Idle States</b>." In <i>Workshop on Managed Many-Core Systems co-located with ACM/IEEE International Symposium on High Performance Distributed Computing</i>, Boston, MA, June, 2008.<br>[<a href='/MARS/pub/mmcs08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://cccp.eecs.umich.edu/pespma/' target=_blank>PESPMA08</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Helper Transactions: Enabling Thread-Level Speculation via A Transactional Memory System</b>." In <i>Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures in conjuction with ACM/IEEE International Symposium on Computer Architecture (ISCA-35)</i>, Beijing, China, June, 2008.<br>[<a href='/MARS/pub/pespma08.pdf'>pdf</a>] [<a href='/MARS/present/pespma08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Adaptive Transaction Scheduling for Transactional Memory Systems</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.169-178, Munich, Germany, June, 2008.<br>[<a href='/MARS/pub/spaa08-2.pdf'>pdf</a>] [<a href='/MARS/present/spaa08-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Yang Ni, Adam Welc, Bratin Saha, Ali-Reza Adl-Tabatabai, and Hsien-Hsin S. Lee. "<b>Kicking the Tires of Software Transactional Memory: Why the Going Gets Tough</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.265-274, Munich, Germany, June, 2008.<br>[<a href='/MARS/pub/spaa08-1.pdf'>pdf</a>] [<a href='/MARS/present/spaa08-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://research.microsoft.com/asplos08/' target=_blank>ASPLOS XIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram, Ahmad Sharif, and Hsien-Hsin S. Lee. "<b>Exploiting Access Semantics and Program Behavior to Reduce Snoop Power in Chip Multiprocessors</b>." In Proceedings of <i>the 13th ACM International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.60-69, Seattle, WA, March, 2008.<br>[<a href='/MARS/pub/asplos08.pdf'>pdf</a>] [<a href='/MARS/present/asplos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.ucsd.edu/users/swanson/WACI-VI/' target=_blank>WACI-VI</a></span></td><td align='justify'><span class=mars4_>Eric Fontaine and Hsien-Hsin S. Lee. "<b>Bicephaly: Maximizing Bandwidth by Duplexing Power and Data</b>." In <i>Workshop on Wild and Crazy Ideas in conjunction with International Conference on Architectural Support for Programming Languages and Operating Systems</i>, Seattle, WA, February, 2008.<br>[<a href='/MARS/pub/waci08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Eric Fontaine and Hsien-Hsin S. Lee. "<b>Optimizing Katsevich Image Reconstruction Algorithm on Multicore Processors</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/MARS/pub/icpads07-2.pdf'>pdf</a>] [<a href='/MARS/present/icpads07-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Virtual Exclusion: An Architectural Approach to Reducing Leakage Energy in Caches for Multiprocessor Systems</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/MARS/pub/icpads07-1.pdf'>pdf</a>] [<a href='/MARS/present/icpads07-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ll.mit.edu/HPEC/2007/index.html' target=_blank>HPEC-07 </a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A Parallel-On-Die Architecture</b>." In <i>the 11th Annual Workshop on High Performance Embedded Computing</i>, Lexington, Massachusetts, September, 2007. (<font color=red>One of four finalists for the Best Paper Award.</font>)<br>[<a href='/MARS/pub/hpec07.pdf'>pdf</a>] [<a href='/MARS/present/hpec07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ce.et.tudelft.nl/FPL/' target=_blank>FPL-07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Shih-Lien L. Lu and Hsien-Hsin S. Lee. "<b>An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In Proceedings of <i>the 17th International Conference on Field Programmable Logic and Applications</i>, Amsterdam, Netherlands, August, 2007. (<font color=red>Nominated for the Best Paper Award.</font>)<br>[<a href='/MARS/pub/fpl07.pdf'>pdf</a>] [<a href='/MARS/present/fpl07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://conferences.ece.ubc.ca/isfpga2007/' target=_blank>FPGA07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen. "<b>Coherence Traffic Considered Harmful - An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In <i>the 15th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays</i>, Monterey, CA, February, 2007.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eecg.toronto.edu/~moshovos/CMPMSI07/' target=_blank>CMPMSI </a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>Analyzing Performance Vulnerability due to Resource Denial-of-Service Attack on Chip Multiprocessors</b>." In <i>Workshop on Chip Multiprocessor Memory Systems and Interconnects in conjunction with the 13th International Conference on High-Performance Computer Architecture</i>, Phoenix, Arizona, February, 2007.<br>[<a href='/MARS/pub/cmpmsi07.pdf'>pdf</a>] [<a href='/MARS/present/cmpmsi07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.sigda.org/daforum/' target=_blank>SIGDA Ph.D. forum</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh and Hsien-Hsin S. Lee. "<b>Integration of Cache Coherence Protocols for MPSoCs and Coherence Traffic Evaluation using FPGA</b>." In <i>the 9th SIGDA Ph.D. forum in conjunction with the 43rd Design Automation Conference</i>, San Francisco, CA, July, 2006.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/42nd/index.html' target=_blank>DAC-42</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Daehyun Kim, and Hsien-Hsin S. Lee. "<b>Cache Coherence Support for Non-Shared Bus Architecture on Heterogeneous MP SoCs</b>." In Proceedings of <i>the 42nd Design Automation Conference (DAC-42)</i>, pp.553-558, Anaheim, California, June, 2005.<br>[<a href='/MARS/pub/dac05.pdf'>pdf</a>] [<a href='/MARS/present/dac05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Christopher R. Clark, Ripal Nathuji, and Hsien-Hsin S. Lee. "<b>Using an FPGA as a Prototyping Platform for Multi-core Processor Applications</b>." In <i>Workshop on Architectural Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/MARS/pub/warfp05-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 2</b>." In <i>IEEE MICRO</i>, pp.70-78,  September/October, 2004.<br>[<a href='/MARS/pub/ieeemicro04-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.laria.u-picardie.fr/~cerin/pact/' target=_blank>PACT-13</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, and Chenghuai Lu. "<b>Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems</b>." In Proceedings of <i>the International Conference on Parallel Architecture and Compilation Techniques</i>, pp.123-134, Antibes Juan-les-Pins, France, September, 2004.<br>[<a href='/MARS/pub/pact04.pdf'>pdf</a>] [<a href='/MARS/present/pact04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1</b>." In <i>IEEE MICRO special issue on Embedded Systems: Architecture, Design and Tools</i>, pp.33-41, July/August, 2004.<br>[<a href='/MARS/pub/ieeemicro04-1.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>DATE</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Douglas M. Blough, and Hsien-Hsin S. Lee. "<b>Supporting Cache Coherence in Heterogeneous Multiprocessor Systems</b>." In Proceedings of <i>the Design, Automation and Test in Europe Conference</i>, pp.1150-1155, Paris, France, February, 2004.<br>[<a href='/MARS/pub/date04.pdf'>pdf</a>] [<a href='/MARS/present/date04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Eric Boyd, Waqar Azeem, Hsien-Hsin Lee, Tien-Pao Shih, Shih-Hao Hung, and Edward Davidson. "<b>A Hierarchical Approach to Modeling and Improving the Performance of Scientific Applications on the KSR1</b>." In Proceedings of <i>the 1994 International Conference on Parallel Processing</i>, pp.188-192, St. Charles, Illinois, August, 1994.<br>[<a href='/MARS/pub/icpp94.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
										<tr><td><img src='/MARS/img/w_bg.gif' width=1px height=30px></td></tr>
									</table>
								</td>
							</tr>
						</table>
					</td>
				</tr>
				<tr><td><img src='/MARS/img/w_bg.gif' width=1px height=50px></td></tr>
				<tr>
					<td align=center>
						<img src='/MARS/img/4_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=100%>
							<tr>
								<td width=10px></td>
								<td align=left valign=top>
									<span class=mars4_>
									100 Binney Street<br>
									Cambridge, MA 02142
									</span>
								</td>
								<td align=center valign=top>
									<span class=mars4_>
									<script type="text/javascript" src="https://freehitcounters.org/count/3ba8"></script><br>
									</span>
								</td>
								<td align=right valign=top>
									<span class=mars4_>
									http://hsienhsinlee.github.io<br>
									650-709-9452
									</span>
								</td>
								<td width=10px></td>
							</tr>
						</table>
					</td>
				</tr>
			</table>
		</td>
		<td background='/MARS/img/4_08.gif' width=30px></td>
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/MARS/img/4_10.gif'></td>
		<td></td>
	</tr>
	<tr height=50px>
		<td colspan=5>
		</td>
	</tr>
</table>
</body>
</html>
