Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fb8c23840014468886f1b41d01d3cbec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tb_behav xil_defaultlib.tb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'addr' [D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sources_1/imports/new/RV32I.sv:47]
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'IOPortD' [D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/sim_1/imports/new/tb_tb.sv:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
