{
  
  "DESIGN_NAME": "lab2",
  "VERILOG_FILES": "dir::src/lab2.v",
  "CLOCK_TREE_SYNTH": false,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 60 80",
  "PL_TARGET_DENSITY": 0.45,
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "DIODE_INSERTION_STRATEGY": 3
}

