Clock25MHz_clk_wiz.v,verilog,xil_defaultlib,../../../../ECE_433_Term_Project_Phase1.srcs/sources_1/ip/Clock25MHz/Clock25MHz_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
Clock25MHz.v,verilog,xil_defaultlib,../../../../ECE_433_Term_Project_Phase1.srcs/sources_1/ip/Clock25MHz/Clock25MHz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
