



var webBaseURL = "https://kashifinayat.github.io/";
var webURL = "https://kashifinayat.github.io/index.html";



//var webBaseURL = "https://kashifinayat.com/";
//var webURL = "https://kashifinayat.com/index.html";

//var webBaseURL = "file:///Volumes/titan/my_data/website/public/";
//var webURL = "file:///Volumes/titan/my_data/website/public/index.html";
//C:\Users\kihomepc\public
/***DATA ENTRY START***/
 
  ////////////////////////////
 //  INTRODUCTION OR ABOUT //
////////////////////////////

var about = {
   "name": "Kashif Inayat",
    "heading": "SENIOR DESIGN ENGINEER @ MICROARCHITECTURE DESIGN AND IMPLEMENTATION (CORE)",
    "profles": [
	
		{
            "name": "CV",
            "link": 'https://tinyurl.com/Kashif-CV-Updated',
            "icon": "cv",
        },
        {
            "name": "GitHub",
            "link": 'https://github.com/KashifInayat',
            "icon": "github",
        },
        {
            "name": "LinedIn",
            "link": 'https://www.linkedin.com/in/kashifinayat/',
          
            "icon": "linkedin",
        },
        		
		  {
            "name": "GoogleScholar",
            "link": 'https://scholar.google.com/citations?user=oP8TxMoAAAAJ&hl=en',
            "icon": "google-scholar",
        },
		
		  {
            "name": "ResearchGate",
            "link": 'https://www.researchgate.net/profile/Kashif-Inayat',
            "icon": "researchgate",
        },
		 {
            "name": "ORCID",
            "link": 'https://orcid.org/0000-0001-5504-6274',
            "icon": "orcid",
        },
		//{
        //    "name": "Twitter",
        //    "link": 'https://twitter.com/Inayat_official',
        //    "icon": "twitter",
        //},
		
		//{
        //    "name": "Blogger",
        //    "link": 'https://engrkashifinayat.blogspot.com/',
        //    "icon": "blogger",
        //},
		{
            "name": "Email",
            "link": 'mailto:engrkashifinayat@outlook.com',
            "icon": "email",
        }
		
    ],
    "aboutText": [
        {
            "text1": "I am working as a Senior Design Engineer (RE-3) at Barcelona Supercomputing Center in Computer Sciences-Microarchitecture Design and Implementation group. I completed Doctrate's degree in Electronic Engineering from the System-on-Chips (SoC) Laboratory of Incheon National University (INU), South Korea in January, 2023. It was a great privilege for me to work under Prof. Jaeyong Chung at INU. Earlier in 2019, I completed a Master's degree in Electronics and Computer Engineering at Hongik University under the guidance of Prof. Seong Oun Hwang.",
			"text2": "I graduated from Iqra University Islamabad Campus, Pakistan in September, 2014 with a Bachelor's degree in Electronic Engineering under the supervision of Prof. Viqar Ahmed. During undergrad, I worked with FPGA Design Team at Renzym Private Limited during the summers of 2013. Upon completing my undergraduate degree, I worked at Computing and Science Department, Iqra University as a lab engineer for almost 3 years.",
            "text3": "Furthermore, I chaired the special sessions at ICGHIT 2019. I also served as artifact/articles evaluator/reviewer  of  IEEE/ACM (MICRO'21, MICRO'22 and MICRO'23), IEEE (ICECS'21 and ICECS'22), IEEE (ISCAS'22, ISCAS'23, ISCAS'24), IEEE TCAD, IEEE TV and IEEE Access Journal. I am member of Open-Source FPGA (OSFPGA) Education and Training Committee and a registered member of the Pakistan Engineering Council and Technical Education Lahore (Tevta), Pakistan. I also hold ACM profisional membership. To sum up,  my development interests span conventional architectures, CPUs, GPUs, and specialized chips like 2D Spatial Array-based accelerators and VPUs."
        }
    ]
}
  ////////////////////////////
 //     RECENT UPDATES     //
////////////////////////////
var recentUpdates = {
     "updates": [

{
    "date": "July, 2024",
    "text": 'Our new work entitled, "Factored Systolic Arrays Using a Fast Area-Efficient Carry Save Form Compressor", has been submitted at IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2024. (Impact Factor= 2.8).',
    "link": "https://kashifinayat.github.io",
},


        {
            "date": "July, 2024",
            "text": 'Our new work entitled, "FPGA-assisted Design Space Exploration of Parameterized AI Accelerators: A Quickloop Approach", has been accepted at ournal of Systems Architecture, 2024. (Impact Factor= 3.7).',
            "link": "https://www.sciencedirect.com/journal/journal-of-systems-architecture",
        },

        {
            "date": "Feb, 2024",
            "text": 'Our new work entitled, "Factored Systolic Arrays based on Radix-8 Multiplication for Machine Learning Acceleration", has been accepted at IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2024. (Impact Factor= 2.8).',
            "link": "https://ieeexplore.ieee.org/abstract/document/10520269",
        },

        {
            "date": "Feb, 2024",
            "text": 'Our new work entitled, "LPCHISEL: Automatic Power Intent Generation for a Chisel-based ASIC design", has been accepted at the Journal Computers & Electrical Engineering, 2024. (Impact Factor= 4.3).',
            "link": "https://www.sciencedirect.com/science/article/abs/pii/S0045790624000430",
        },


 {
            "date": "April, 2023",
            "text": 'Our new work entitled, " Quickloop: An efficient, FPGA-accelerated exploration of parameterized DNN accelerators", has been acceptd at Parallel Architectures and Compilation Techniques (PACT), 2023.',
            "link": "https://ieeexplore.ieee.org/abstract/document/10364592",
        },



        {
            "date": "July, 2023",
            "text": 'Joind ACM as a Professional Member.',
            "link": "https://tinyurl.com/acm-ki2023",
        },

        {
            "date": "May, 2023",
            "text": 'Our new work entitled, "CSA Based Radix-4 Gemmini Systolic Array for Machine Learning Applications", has been accepted at International Symposium on Highly Efficient Accelerators and Reconfigurable Technology, 2023.',
            "link": "https://dl.acm.org/doi/abs/10.1145/3597031.3597056",
        },


        {
            "date": "Apr, 2023",
            "text": 'Our new work entitled, "Factored Systolic Arrays based on Radix-8 Multiplication for Machine Learning Acceleration", has been submitted at IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023. (Impact Factor= 2.8).',
            "link": "https://kashifinayat.github.io",
        },


        {
            "date": "Apr, 2023",
            "text": 'Our new work entitled, " Quickloop: An efficient, FPGA-accelerated exploration of parameterized DNN accelerators", has been submitted at Parallel Architectures and Compilation Techniques (PACT), 2023.',
            "link": "https://pact2023.github.io/",
        },

       
        {
            "date": "Apr 22, 2023",
            "text": 'Paper entitled "Power-Intent Systolic Array using Modified Parallel Multiplier for Machine Learning Acceleration", has been accepted at MDPI Sensors. (Impact Factor= 3.847).',
            "link": "https://www.mdpi.com/1424-8220/23/9/4297",
        },


        {
            "date": "Mar 1st, 2023",
            "text": 'Joined Barcelona Supercomputing Center as a Senior Research Engineer (RE-3) in Computer Sciences-European Exascale Accelerator (EEA) Group',
            "link": "https://www.bsc.es/inayat-kashif",
        },

 {
            "date": "Feb 22, 2023",
            "text": 'I left System on Chips (SoC) Laboratory, INU on 22nd of February, 2023 right after completing the Ph.D in Electronics Engineering.',
            "link": "https://kashifinayat.github.io",
        },
        

        {
            "date": "Jan 18, 2023",
            "text": 'Defended Ph.D., thesis entitled "2D Spatial Array Microarchitecture and Arithmetic Datapath Co-design for Machine Learning Acceleration", successfully on 28th November, 2022.',
            "link": "https://tinyurl.com/kashif-phd-dissertation",
        },

        {
            "date": "Oct 14, 2022",
            "text": 'Completed training course on "SystemVerilog Verification with UVM", at IC Design Education Center (IDEC), South Korea.',
            "link": "https://tinyurl.com/svuvm-idec",
        },
    
        {
            "date": "April 30, 2022",
            "text": 'Deliverd complete workshop on "Front-End ASIC Design Flows Using Synopsys EDA Tools and 32/28nm Generic Library", with Pakistan Engineering Council and ICD Lab, NUCES FAST University, Pakistan',
            "link": "https://tinyurl.com/synopsys-frontend",
        },
	 {
            "date": "April 30, 2022",
            "text": 'Deliverd complete workshop on chip design front-end to Computing System Lab students at Chosun University South Korea, in which covered pre-verification, STA analysis, post-verification and power analysis through synopsys tools(VCS, DC, Prime Power) using SAED 32-28nm academic PDKs.',
            "link": "https://kashifinayat.github.io",
        },
	 {
            "date": "April, 2022",
            "text": 'Paper entitled "Hybrid Accumulator Factored Systolic Array for Machine Learning Acceleration", has been accepted at IEEE Transactions on Very Large Scale Integration (VLSI) Systems. (Impact Factor= 2.8)".',
            "link": "https://ieeexplore.ieee.org/document/9773321",
        },
	 
	   {
            "date": "February 22, 2022",
            "text": 'Awarded VLSID fellowship by 35th International Conference on VLSI Design 2022.',
            "link": "https://vlsid.org/vlsi-2022-fellowship/",
        },
		
		 {
            "date": "January 28, 2022",
            "text": 'Contributed in first Pakistan National Semiconductor Plan(PNSP), which presented to Government of Pakistan.',
            "link": "https://tinyurl.com/pnsp-pk",
        },	 
	 
	  {
            "date": "January 21, 2022",
            "text": 'Paper entitled “Secure Massive Multiple in Multiple Out (MIMO) Network", has been submitted at International Conference on Green and Human Information Technology, 19-21 January 2022, Jeju Island, South Korea.',
            "link": "http://icghit.org/?page_id=47",
        },
		
		
		{
            "date": "January 21, 2022",
            "text": 'Paper entitled “Versatile Robot for Plantation and Water Distribution", has been submitted at International Conference on Green and Human Information Technology, 19-21 January 2022, Jeju Island, South Korea.',
            "link": "http://icghit.org/?page_id=47",
        },
	 
	   {
            "date": "November 18, 2021",
            "text": 'Paper entitled “Hybrid Accumulator Factored Systolic Array  for Machine Learning Acceleration", has been submitted at IEEE Transactions on Very Large Scale Integration (VLSI) Systems. (Impact Factor= 2.8)',
            "link": "",
        },
		
	 	
	 {
            "date": "Oct 21, 2021",
            "text": 'Completed training course on "[Synopsys] Block-level Auto P&R using IC Compiler II", at IC Design Education Center (IDEC), South Korea.',
            "link": "https://tinyurl.com/ICCII-IDEC",
        },
	
	 
	 {
            "date": "August 22, 2021",
            "text": 'Completed training course on "Deep Learning Fundamentals and Design", at IC Design Education Center (IDEC), South Korea.',
            "link": "https://tinyurl.com/DLearning-IDEC",
        },
		{
            "date": "August 21, 2021",
            "text": 'Completed training course on "Analog Circuits Custom Compiler for  CAD Schematic/Layout Editor", at IC Design Education Center (IDEC), South Korea.',
            "link": "https://tinyurl.com/acad-idec",
        },
	 
	 
	 {
            "date": "August 18, 2021",
            "text": 'Completed training course on "Design of Low-power Artificial Intelligence Hardware for Edge Devices", at IC Design Education Center (IDEC), South Korea.',
            "link": "https://tinyurl.com/lpEd-idec",
        },
	 {
            "date": "August 12, 2021",
            "text": 'Completed training course on "Low power design (PnR) for Multi-Voltage Design implementation (using Synopsys Tools)", at IC Design Education Center (IDEC), South Korea.',
            "link": "https://tinyurl.com/vlsiPnR-idec",
        },
	 {
            "date": "August 5, 2021",
            "text": 'Completed training course on "Optimization Technique for High-efficiency VLSI Signal Processing", at IC Design Education Center (IDEC), South Korea.',
            "link": "https://tinyurl.com/vlsi1-idec",
        },
		
		{
            "date": "July 21, 2021",
            "text": 'Completed training course on "Simple Neuromorphic System Design Using FPGAs", at IC Design Education Center (IDEC), South Korea.',
            "link": "https://tinyurl.com/fpga1-idec",
        },
		
        {
            "date": "March 11, 2021",
            "text": 'Paper entitled “Carry-Propagation-Adder-Factored Gemmini Systolic Array for Machine Learning Acceleration", has been accepted for publication in MDPI Electronics Journal. (Impact Factor= 2.690)',
            "link": "https://www.mdpi.com/2079-9292/10/6/652/htm",
        },
		
		 {
            "date": "January 29, 2021",
            "text": 'Paper entitled “Robust Baggage Detection and Classification Based on Local Tri-directional Pattern", has been accepted for publication in International Journal of Internet Technology and Secured Transactions. (Scopus)',
            "link": "https://arxiv.org/abs/2006.07345",
        },
		
		 {
            "date": "January 10, 2020",
            "text": 'Paper entitled “Implementation of Symbol Timing Recovery for Estimation of Clock Skew", International Journal of Internet Technology and Secured Transactions" has been accepted for publication in International Journal of Internet Technology and Secured Transactions. (Scopus)',
            "link": "https://tinyurl.com/IJITST-2021-114928",
        },
		 {
            "date": "January 9, 2020",
            "text": 'Paper entitled “Energy Efficient Cross Layer Time Synchronization in Cognitive Radio Network", has been accepted for publication in International Journal of Internet Technology and Secured Transactions. (Scopus)',
            "link": "https://tinyurl.com/IJITST-2021-116743",
        },
		
		{
            "date": "May 1, 2019",
            "text": 'Joined System on Chips lab as a full time researcher in collaboration with Samsung Electronics and research and development Institute Incheon National University, South Korea.',
            "link": "https://sites.google.com/site/robustsystemslab2/members",
        },
		
		
		{
            "date": "February 22, 2019",
            "text": 'Graduated with Master of Science in Electronics and Computer Engineering from Electronics and Computer Engineering Graduate School at Hongik University South Korea.',
            "link": "https://tinyurl.com/kashif-ms-dissertation",
        },
		
		{
            "date": "December 24, 2018",
            "text": 'Paper entitled “Load balancing in decentralized smart grid trade system using blockchain", has been accepted for publication in Journal of Intelligent & Fuzzy Systems. (Impact Factor= 1.737)',
            "link": "https://content.iospress.com/articles/journal-of-intelligent-and-fuzzy-systems/ifs169832",
        },
		
		{
            "date": "November 12, 2018",
            "text": 'Defended succuessfully Master of Science in Electronics and Computer Engineering thesis defense at Hongik University, South Korea. Thanks to thesis committee: Prof. Seong Oun Hwang, Prof. Byung Seo Kim and Prof. Beongku An.',
            "link": "",
        },
		
		
		
		{
            "date": "December 24, 2018",
            "text": 'Paper entitled “Load balancing in decentralized smart grid trade system using blockchain", has been published in Journal of Intelligent & Fuzzy Systems. (Impact Factor= 1.737)',
            "link": "https://content.iospress.com/articles/journal-of-intelligent-and-fuzzy-systems/ifs169832",
        },
		
		{
            "date": "March 24, 2018",
            "text": 'Paper entitled “Load balancing in decentralized smart grid trade system using blockchain", has been accepted for publication in Journal of Intelligent & Fuzzy Systems. (Impact Factor= 1.737)',
            "link": "https://content.iospress.com/articles/journal-of-intelligent-and-fuzzy-systems/ifs169832",
        },
		
		
		
        {
            "date": "September  16, 2016",
            "text": 'Global Scholarship Awarded by Hongik University, South Korea for Master of Science Degree.',
            "link": "",
        }
		
		

    ]
}


var chipsopp = {
     "chips": [
        
	 {
        "date": "July 6, 2021",
        "text": 'Note: IC Design Tools and Hacks',
        "link": "https://tinyurl.com/toolssetup-all",
    },
    
    {
        "date": "July 6, 2021",
        "text": 'KAUST Microelectronics Fully Funded 6-week Winter Camp',
        "link": "https://cemse.kaust.edu.sa/microelectronicscamp",
    },

    {
        "date": "July 6, 2021",
        "text": 'Postdoc in the area of RISC-V',
        "link": "https://wallento.cs.hm.edu/job-postdoc-scale4edge/",
    },
    

	 {
            "date": "July 6, 2021",
            "text": 'IEEE Solid-State Circuits Society 2022 Session online video reocordings.',
            "link": "https://www.youtube.com/playlist?list=PLvYonHCKSWajNW-r_u1BBTU4PabuaVh8I",
        },
		
	 	{
            "date": "July 6, 2021",
            "text": 'IEEE Solid-State Circuits Society is pleased to announce its first open-source integrated circuit design contest.',
            "link": "https://ieee-cas.org/sscs-open-source-design-contest",
        },
		{
            "date": "July 14, 2021",
            "text": 'Verilog Introductory Session by Dr. Habibullah Jamal- Prerequisite for OpenLANE Workshop.',
            "link": "https://tinyurl.com/APR-data",
        },
		{
            "date": "July 15, 2021",
            "text": 'OSFPGA and Microelectronics Lab conducting free workshop on OpenLane tool in Urdu/Hindi.',
            "link": "https://tinyurl.com/APR-data",
        },
		
		{
            "date": "July 26 - July 30, 2021",
            "text": 'One Week Workshop on Digital Design Using Verilog-HDL.',
            "link": "https://tinyurl.com/verilog-workshop",
        },
	]
}

  ////////////////////////////
 //       EDUCATION        //
////////////////////////////

var educationList = {
    "educationList": [
        {
            "date": "2019-2023",
            "title": "Ph.D., Electronics Engineering",
            "thesis": "2D Spatial Array Microarchitecture and Arithmetic Datapath Co-design for Machine Learning Acceleration",
            "major": "Neruomorphic Computing and ML Accelerators",
            "department": "Electronics Engineering, Inceon National University (INU), Songdo, South Korea",
            "CGPA": "(CGPA: 4.50/4.50)",
            "advisorInfo": {
                "name": "Prof. Jaeyong Chung",
                "link": "https://sites.google.com/site/robustsystemslab2/members",
            }
        },
        {
            "date": "2017-2019",
            "title": "M.S., in Electronics and Computer Engineering",
            "thesis": "A Lightweight Public Key Encryption with Equality Test (LW-PKEET) for Distributed Systems",
            "department": "Electronics and Computer Engineering, Hongik University, Sejong, South Korea",
            "CGPA": "(CGPA: 4.39/4.50)",
            "advisorInfo": {
                "name": "Prof. Seong Oun Hwang",
                "link": "https://ai-security.github.io/",
            }
        },
        {
            "date": "2010-2014",
            "title": "B.E., in Electronics Engineering",
            "thesis": "Power Generation through Dish Stirling Technology",
            "detail": "",
            "department": "Electronics Engineering, Iqra Univerisity, Islamabad Campus, Pakistan",
            "CGPA": "(CGPA: 3.81/4.00)",
            "advisorInfo": {
                "name": "Prof. Viqar Ahmed",
                "link": "https://scholar.google.com.au/citations?user=d6zRmr0AAAAJ&hl=en/",
            }
        },
		{
            "date": "2006-2009",
            "title": "D.A.E., Diploma in Electronics Engineering",
            "thesis": "Digital Clock Using 8051 Microcontroller",
            "detail": "Electronics",
            "department": "Electronics Engineering, Government Polytechnic Institute (GPI), Sargodha, Pakistan",
            "CGPA": "(Percent: 75.7%)",
            "advisorInfo": {
                "name": "Lec. Ajmeery Lal",
                "link": "",
            }
        }
    ]
}

  ////////////////////////////
 //   RESEARCH INTEREST    //
////////////////////////////

var researchInterest = {
    "interests": [
        {
            "name": "CPUs, GPUs and Computer Architecture",
            "text": 'Check my publications',
            "links": [
                {
                    "text": "View Publications",
                    "link": "https://kashifinayat.github.io#section-publications",
                }
            ],
            "isTagLine": "false"
        },
        {
            "name": "Neuromorphics Computing, TPU/VPU and Accelerators",
            "text": 'Check my publications',
            "links": [
                {
                    "text": "View Publications",
                    "link": "https://kashifinayat.github.io/#section-publications",
                }
            ],
            "isTagLine": "false"
        },
        {
            "name": "Integer, Redundant, Online, Posit and Floating Point Arithmetic",
            "text": 'Check my publications',
            "links": [
                {
                    "text": "View Publications",
                    "link": "https://kashifinayat.github.io/#section-publications",
                }
            ],
            "isTagLine": "false"
        },

        {
            "name": "Asymmetric and Symmetric Cryptography and Post-Qunatum Cryptography",
            "text": 'Check my publications',
            "links": [
                {
                    "text": "View Publications",
                    "link": "https://kashifinayat.github.io/#section-publications",
                }
            ],
            "isTagLine": "false"
        },
        {
            "name": "tag line",
            "text": 'To sum up, my development interests span conventional architectures, CPUs, GPUs, and specialized chips like 2D Spatial Array-based accelerators and VPUs.',
            "links": [
                {
                    "text": "View Publications",
                    "link": "https://kashifinayat.github.io/#section-publications",
                }
            ],
            "isTagLine": "true"
        },
        {
            "name": "Convolutional, Deep Learning Neural Networks and Reinfrocement Learning",
            "text": 'Check my publications',
            "links": [
                {
                    "text": "View Publications",
                    "link": "https://kashifinayat.github.io/#section-publications",
                }
            ],
            "isTagLine": "false"
        },

    ]
}

  ////////////////////////////
 //      PUBLICATIONS      //
////////////////////////////

var publications = {
    "journals": [


        {
            "authors": ["Young-Seo Yoon", "Kashif Inayat", "Joon-Sung Yang", "Jaeyong Chung"],
            "authorMePosition": "2",
            "publicationTitle": "Factored Systolic Arrays Using a Fast Area-Efficient Carry Save Form Compressor",
            "publicationVenue": "IEEE Transactions on Very Large Scale Integration (TVLSI) Systems",
            "publicationVenueInformation": "July, 2024",
            "publicationDownloadText": "[Under-Review]",
            "publicationDownloadLink": "https://kashifinayat.github.io/#section-publications",
            "publicationImpactFactor": "2.8)",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },	

        {
            "authors": ["Kashif Inayat", "Fahad Bin Muslim", "Tayyeb Mahmood", "Jaeyong Chung"],
            "authorMePosition": "1",
            "publicationTitle": "FPGA-assisted Design Space Exploration of Parameterized AI Accelerators: A Quickloop Approach",
            "publicationVenue": "Journal of Systems Architecture",
            "publicationVenueInformation": "April, 2024",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://www.sciencedirect.com/journal/journal-of-systems-architecture",
            "publicationImpactFactor": "3.7)",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },
       
        {
            "authors": ["Safiullah Khan", "Kashif Inayat", "Fahad Bin Muslim"],
            "authorMePosition": "2",
            "publicationTitle": "Securing the IoT Ecosystem: ASIC-Based Hardware Realization of Ascon Lightweight Cipher",
            "publicationVenue": "International Journal of Information Security",
            "publicationVenueInformation": "Feb, 2024",
            "publicationDownloadText": "[Under-Review]",
            "publicationDownloadLink": "https://kashifinayat.github.io/#section-publications",
            "publicationImpactFactor": "2.4)",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },	
       
        {
            "authors": ["Kashif Inayat", "Inayat Ullah", "Jaeyong Chung"],
            "authorMePosition": "1",
            "publicationTitle": "Factored Systolic Arrays based on Radix-8 Multiplication for Machine Learning Acceleration",
            "publicationVenue": "IEEE Transactions on Very Large Scale Integration (TVLSI) Systems",
            "publicationVenueInformation": "Feb, 2024",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://ieeexplore.ieee.org/abstract/document/10520269",
            "publicationImpactFactor": "2.8)",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },	 

        {
            "authors": ["Fahad Bin Muslim","Kashif Inayat", "Safiullah Khan"],
            "authorMePosition": "1",
            "publicationTitle": "LPCHISEL: Automatic Power Intent Generation for a Chisel-based ASIC design",
            "publicationVenue": "Journal Computers & Electrical Engineering",
            "publicationVenueInformation": "Feb, 2024",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://www.sciencedirect.com/science/article/abs/pii/S0045790624000430",
            "publicationImpactFactor": "4.3)",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },	

        {
            "authors": ["Kashif Inayat", "Fahad Bin Muslim", "Javed Iqbal", "Syed Mohsan", "Hend Alkahtani", "Samih M. Mostafa"],
            "authorMePosition": "1",
            "publicationTitle": "Power-Intent Systolic Array using Modified Parallel Multiplier for Machine Learning Acceleration",
            "publicationVenue": "MDPI Sensors",
            "publicationVenueInformation": "April, 2023",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://www.mdpi.com/1424-8220/23/9/4297",
            "publicationImpactFactor": "3.847)",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },

		
	
	
	{
            "authors": ["Kashif Inayat", "Jaeyong Chung"],
            "authorMePosition": "1",
            "publicationTitle": "Hybrid Accumulator Factored Systolic Array for Machine Learning Acceleration",
            "publicationVenue": "IEEE Transactions on Very Large Scale Integration (TVLSI) Systems",
            "publicationVenueInformation": "April, 2022",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://ieeexplore.ieee.org/document/9773321",
            "publicationImpactFactor": "2.8)",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },		
        {
            "authors": ["Kashif Inayat", "Jaeyong Chung"],
            "authorMePosition": "1",
            "publicationTitle": "Carry-Propagation Adder Factored Gemmini Systolic Array for Machine Learning Acceleration",
            "publicationVenue": "MDPI ELlectronics",
            "publicationVenueInformation": "ISSN: 2079-9292",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://www.mdpi.com/2079-9292/10/6/652/htm",
            "publicationImpactFactor": "2.690)",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },
		{
            "authors": ["Kashif Inayat", "Seong Oun Hwang"],
            "authorMePosition": "1",
            "publicationTitle": "Load Balancing in Decentralized Smart Grid Trade System using Blockchain",
            "publicationVenue": "Journal of Intelligent & Fuzzy Systems",
            "publicationVenueInformation": "ISSN: 1064-1246",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://content.iospress.com/articles/journal-of-intelligent-and-fuzzy-systems/ifs169832",
            "publicationImpactFactor": "1.737)",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        }
    ],
    "journalsdomestic": [
        {
            "authors": ["Shahbano", "Muhammad Abdullah", "Kashif Inayat"],
            "authorMePosition": "3",
            "publicationTitle": "Robust Baggage Detection and Classification Based on Local Tri-directional Pattern",
            "publicationVenue": "International Journal of Internet Technology and Secured Transactions",
            "publicationVenueInformation": "ISSN: 1748-5703",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://www.inderscience.com/info/ingeneral/forthcoming.php?jcode=ijitst#99876",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },
		  {
            "authors": ["S. M. Usman Hashmi", "Muntazir Hussain", "S. M. Nashit Arshad", "Kashif Inayat", "Seong Oun Hwang"],
            "authorMePosition": "4",
            "publicationTitle": "Energy Efficient Cross Layer Time Synchronization in Cognitive Radio Networks",
            "publicationVenue": "International Journal of Internet Technology and Secured Transactions",
            "publicationVenueInformation": "ISSN: 1748-5703",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://tinyurl.com/IJITST-2021-116743",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        }
		
		,
		  {
            "authors": ["S. M. Usman Hashmi", "Muntazir Hussain", "Fahad Bin Muslim", "Kashif Inayat", "Seong Oun Hwang"],
            "authorMePosition": "4",
            "publicationTitle": "Implementation of Symbol Timing Recovery for Estimation of Clock Skew",
            "publicationVenue": "International Journal of Internet Technology and Secured Transactions",
            "publicationVenueInformation": "ISSN: 1748-5703",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://tinyurl.com/IJITST-2021-114928",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },
    ],

   
  ////////////////////////////
 //      Conferences       //
////////////////////////////	
    "conferences": [
	 {
            "authors": [ "Sadaf Abbasi", "Usman Hashmi", "Muntazir Hussain", "Dawood Khan","Fahad Bin Muslim", "Kashif Inayat"],
            "authorMePosition": "6",
            "publicationTitle": "Secure Massive Multiple in Multiple Out (MIMO) Network",
            "publicationVenue": "International Conference on Green and Human Information Technology, 19-21 January 2022",
            "publicationVenueInformation": "Jeju Island, South Korea",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "http://icghit.org/wp-content/uploads/2022/01/%ED%94%84%EB%A1%9C%EC%8B%9C%EB%94%A9_icghit-2022.pdf",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },
		
		 {
            "authors": [ "Ayesha Waris", "Muntazir Hussain", "Usman Hashmi" ,"Kashif Inayat"],
            "authorMePosition": "4",
            "publicationTitle": "Versatile Robot for Plantation and Water Distribution",
            "publicationVenue": "International Conference on Green and Human Information Technology, 19-21 January 2022",
            "publicationVenueInformation": "Jeju Island, South Korea",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "http://icghit.org/wp-content/uploads/2022/01/%ED%94%84%EB%A1%9C%EC%8B%9C%EB%94%A9_icghit-2022.pdf",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },
	
        {
            "authors": [ "Inayat Ullah", "Kashif Inayat", "Joon Sung Yang", "Jaeyong Chung"],
            "authorMePosition": "2",
            "publicationTitle": "Factored Radix-8 Systolic Array for Tensor Processing",
            "publicationVenue": "Design Automation Conference, 20-24 July 2020",
            "publicationVenueInformation": "San Francisco, CA USA",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://ieeexplore.ieee.org/abstract/document/9218585/",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },
		 {
            "authors": [ "S. M. Usman Hashmi", "Muntazir Hussain", "S. M. Nashit Arshad", "Kashif Inayat", "Seong Oun Hwang"],
            "authorMePosition": "4",
            "publicationTitle": "Optimized Time Synchronization for Cognitive Radio Networks",
            "publicationVenue": " International Conference on Green and Human Information Technology, 16-18 January 2019",
            "publicationVenueInformation": "Kuala Lumpur, Malaysia",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://drive.google.com/file/d/1PwycmlBMk9PWI2ov0dkjiL6YT3_u614l/view",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },
		 {
            "authors": [ "S. M. Usman Hashmi", "Fahad Bin Muslim", "S. M. Nashit Arshad", "Kashif Inayat", "Seong Oun Hwang"],
            "authorMePosition": "4",
            "publicationTitle": "Clock Frequency Offset Estimation using Symbol Timing Recovery",
            "publicationVenue": " International Conference on Green and Human Information Technology, 16-18 January 2019",
            "publicationVenueInformation": "Kuala Lumpur, Malaysia",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://drive.google.com/file/d/1PwycmlBMk9PWI2ov0dkjiL6YT3_u614l/view",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        }
		,
		 {
            "authors": ["Kashif Inayat", "Seong Oun Hwang"],
            "authorMePosition": "1",
            "publicationTitle": "Load Balancing Trade Framework for Smart Grid System",
            "publicationVenue": " International Conference on Green and Human Information Technology, 31 January-2 February 2018",
            "publicationVenueInformation": "Chiang Mai, Thailand",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "http://2018.icghit.org/?page_id=76",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        }

    ],

	"posters": [	
        {
            "authors": [ "Tayyeb Mahmood",  "Kashif Inayat",  "Jaeyong Chung"],
            "authorMePosition": "3",
            "publicationTitle": "Quickloop: An efficient, FPGA-accelerated exploration of parameterized DNN accelerators",
            "publicationVenue": "Parallel Architectures and Compilation Techniques (PACT),  April, 2023",
            "publicationVenueInformation": "Austria",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://pact2023.github.io/",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },

	 {
            "authors": [ "Muhammad Akmal Shafique", "Kashif Inayat", "Jeong A. Lee"],
            "authorMePosition": "2",
            "publicationTitle": "CSA Based Radix-4 Gemmini Systolic Array for Machine Learning Applications",
            "publicationVenue": "International Symposium on Highly Efficient Accelerators and Reconfigurable Technology,  2023",
            "publicationVenueInformation": "Japan",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://heart2023.lila.cs.tsukuba.ac.jp/",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        }

        ],



	"otherspublications": [	
{
            "authors": ["Naveed Sherwani", "Sajid Baloch", "Ahmed Shuja Syed", "Roomi Naqvi", "Rashad Ramzan", "Hammad M. Cheema", "Farhat Jahangir", "Syed Arsalan Jawed", "Muhammad Fahim Ul Haque", "Muhammad Yasir Qadri", "Saad Ahmed Qazi", "Ali Ahmed", "Ali Sana", "Aly Fahad", "Hashim Raza Khan", "Kashif Inayat"],
            "authorMePosition": "16",
            "publicationTitle": "Pakistan National Semiconductor Plan",
            "publicationVenue": "January, 2022",
            "publicationVenueInformation": "",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://tinyurl.com/pnsp-pk",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        },
		
		{
            "authors": ["Kashif Inayat"],
            "authorMePosition": "1",
            "publicationTitle": "Polls, RTS and blockchain",
            "publicationVenue": "Dawn News, 07 August, 2018",
            "publicationVenueInformation": "1425453",
            "publicationDownloadText": "[View]",
            "publicationDownloadLink": "https://www.dawn.com/news/1425453/polls-rts-and-blockchain",
            "publicationImpactFactor": "",
            "comment": "",
            "commentLink": "",
            "isAccepted": "true"

        }
]

}

  ////////////////////////////
 // PROFESSIONAL ACTIVITIES//
////////////////////////////
var workExperience = {
    "experiences": [

        {
            "title": "Senior Design Engineer (RE3) at Barcelona Supercomputing Center, Spain",
            "detail": 'I am working in PERTE project RTL design team, developing hardware IPs. We are currently designing 10 stages pipelined RISC-V (Out of order) core known as ”Lagarto OX”. I mainly involve at frontend: on FETCH responsible for designing the branch predictor with given constraints and interfacing it with Recovery unit (RoB), and on backend: Floating Point Unit (FPU) and vector extension with Vector Processing Unit (VPU).',
            "link": "https://www.bsc.es/inayat-kashif",
            "text": "[Details]",
            "date": "Mar, 2023 - Current",
        },

         {
            "title": "Doctorate Fellow Researcehrs at System on Chips Lab, INU, South Korea",
            "detail": 'I specificaly working on neuromorphic systems (more specifically Systolic Arrays, and Accelerators), computationally efficient and low power ASICs hardware designs for artificial intelligence (AI) in collaboration with Samsung Electronics. ',
            "link": "https://sites.google.com/site/robustsystemslab2/members",
            "text": "[Details]",
            "date": "Sep, 2019 - Feb, 2023",
        },
        {
            "title": "Graduate Researcher at Research and Development Institute INU, South Korea",
            "detail": 'I worked on Systolic Arrays, Multipliers (Radix-4, Radix-8), Adder (CSA, CPA etc) and their data flows and applied these concepts to tensor processing core, further details given under projects in CV. ',
            "link": "https://sites.google.com/site/robustsystemslab2/members",
            "text": "[Details]",
            "date": "May, 2019 - Aug, 2019",
        },
		
		 {
            "title": "Registered Researcher SamsungFTF, South Korea",
            "detail": 'During Ph.D., I worked on projects under Samsung Research Funding and Incubation Center for Future Technolgy (SamsungFTF) to explore the tensor processing cores and machine learning accelerators (especifically UC Berkeley accelerator Gemmini). Work on tensor processing published at DAC 2020 and work on Gemmini accelerator published at MDPI Electronics. ',
            "link": "https://sites.google.com/site/robustsystemslab2/members",
            "text": "[Details]",
            "date": "May, 2019 - Feb, 2023",
        },
		
		 {
            "title": "Graduate Researher at ISML Lab, Hongik University, South Korea",
            "detail": ' During M.S., at Information Secuity and Machine Learning Lab, I worked on blockchain, asymmetric and code-based cryptography and their applications in IoT’s. ',
            "link": "https://ai-security.github.io/",
            "text": "[Details]",
            "date": "Feb, 2017 - Apr, 2019",
        },
		{
            "title": "Lab Engineer at Digital System Design Lab, Iqra University, Pakistan",
            "detail": ' Here, my responsibility was to conduct the labs of the following courses of undergrad students Computer Architecture [Spring/Fall 2015], Digital Logic Design [Spring/Fall 2016]. However, in the beginning, I also conducted Industrial Electronics course lab [Fall 2014]. Furthermore, I was involved in multiple undergrad projects, detail given in projects section. ',
            "link": "https://iuisl.iqra.edu.pk/",
            "text": "[Details]",
            "date": "Sep, 2014 - Feb, 2017",
        },
		
		{
            "title": "Intern at Renzym Private Limited",
            "detail": 'Renzym Pvt Ltd, give high end, system level engineering and software solutions. I was in their FPGA group, which was working for the real time RTL implementation of MIMO-OFDM system in Ettus research’s USRP framework logic. ',
            "link": "http://www.renzym.com/",
            "text": "[Details]",
            "date": "Jul, 2013 - Aug, 2013",
        }
		
		
        
    ]
}

var honorsAwards = {
    "honors": [
	
	{
            "title": "VLSID'2022 Conference Fellowship Award",
            "detail": 'Awarded by 35th International Conference on VLSI Design Committee',
            "link": "",
            "comments": "Sep, 2019 - Dec, 2022",
        },
	
		{
            "title": "Full Scholarship (Approx. $50,000)",
            "detail": 'Awarded by Incehon National University, South Korea, for Ph.D Degree in Electronics Engineering.',
            "link": "",
            "comments": "Sep, 2019 - Dec, 2022",
        },
       {
            "title": "Global Scholarship (Approx. $11,000/year)",
            "detail": 'Awarded by Hongik University, South Korea, for M.S Degree in Electronics and Computer Engineering.',
            "link": "",
            "comments": "Mar, 2017 - Feb, 2019",
        },
        
		 {
            "title": "Undergrad Merit Scholarship (Approx. $600/semester)",
            "detail": 'Awarded by Iqra University, Islamabad Campus, Pakistan for B.E Degree in Electronics Engineering.',
            "link": "",
            "comments": "Sep, 2010 - Aug, 2014",
        }
		
      
    ]
}


var shortCourses = {
    "courses": [

        {
            "title": "SystemVerilog Verification with UVM",
            "platform": 'IC Design Education Center (IDEC), South Korea. ',
            "link": "https://tinyurl.com/svuvm-idec",
            "text": "[Certificate]",
            "comments": "Oct, 2022 - Life Time",
        } ,
	
	{
            "title": "[Synopsys] Block-level Auto P&R using IC Compiler II",
            "platform": 'IC Design Education Center (IDEC), South Korea. ',
            "link": "https://tinyurl.com/ICCII-IDEC",
            "text": "[Certificate]",
            "comments": "Oct, 2021 - Life Time",
        } ,

	{
            "title": "Deep Learning Fundamentals and Design",
            "platform": 'IC Design Education Center (IDEC), South Korea. ',
            "link": "https://tinyurl.com/DLearning-IDEC",
            "text": "[Certificate]",
            "comments": "Aug, 2021 - Life Time",
        } ,
	
	{
            "title": "Analog Circuits Custom Compiler for  CAD Schematic/Layout Editor",
            "platform": 'IC Design Education Center (IDEC), South Korea. ',
            "link": "https://tinyurl.com/acad-idec",
            "text": "[Certificate]",
            "comments": "Aug, 2021 - Life Time",
        } ,
	
		{
            "title": "Design of Low-power Artificial Intelligence Hardware for Edge Devices",
            "platform": 'IC Design Education Center (IDEC), South Korea. ',
            "link": "https://tinyurl.com/lpEd-idec",
            "text": "[Certificate]",
            "comments": "Aug, 2021 - Life Time",
        } ,
	
		{
            "title": "Low power design (PnR) for Multi-Voltage Design implementation",
            "platform": 'IC Design Education Center (IDEC), South Korea. ',
            "link": "https://tinyurl.com/vlsiPnR-idec",
            "text": "[Certificate]",
            "comments": "Aug, 2021 - Life Time",
        } ,
	
		{
            "title": "Optimization Technique for High-efficiency VLSI Signal Processing",
            "platform": 'IC Design Education Center (IDEC), South Korea. ',
            "link": "https://tinyurl.com/vlsi1-idec",
            "text": "[Certificate]",
            "comments": "Aug, 2021 - Life Time",
        } ,
		{
            "title": "Simple Neuromorphic System Design Using FPGAs",
            "platform": 'IC Design Education Center (IDEC), South Korea. ',
            "link": "https://tinyurl.com/fpga1-idec",
            "text": "[Certificate]",
            "comments": "Jul, 2021 - Life Time",
        } ,
		
		{
            "title": "Crash Course on Python",
            "platform": 'Awarded by Google on Coursera. ',
            "link": "https://tinyurl.com/ccPython-coursera",
            "text": "[Certificate]",
            "comments": "Jul, 2020 - Life Time",
        },
      {
            "title": "Mathematics for Machine Learning: Linear Algebra",
            "platform": 'Awarded by Imperial College London on Coursera. ',
            "link": "https://tinyurl.com/mmfMLLA-coursera",
            "text": "[Certificate]",
            "comments": "Jul, 2019 - Life Time",
        },
        
		  {
            "title": "Open Source Software Development Methods",
            "platform": 'Awarded by The Linux Foundation on Coursera. ',
            "link": "https://tinyurl.com/ossSDM-coursera",
            "text": "[Certificate]",
            "comments": "Jun, 2019 - Life Time",
        },
		
		 {
            "title": "Smart Contracts",
            "platform": 'Awarded by University at Buffalo & The State University of New York on Coursera. ',
            "link": "https://tinyurl.com/sc-coursera",
            "text": "[Certificate]",
            "comments": "May, 2019 - Life Time",
        },
		
		 {
            "title": "Game Theory: ",
            "platform": 'Awarded by Stanford University & The University of British Columbia on Coursera. ',
            "link": "https://tinyurl.com/gt-coursera",
            "text": "[Certificate]",
            "comments": "Mar, 2019 - Life Time",
        },
		
		 {
            "title": "Matrix Algebra for Engineers",
            "platform": 'Awarded by Imperial College London at Coursera. ',
            "link": "https://tinyurl.com/mAlgebra-coursera",
            "text": "[Certificate]",
            "comments": "Mar, 2019 - Life Time",
        },
      
	  {
            "title": "Research Ethics",
            "platform": 'Awarded by Hongik University at Hongik MOOC. ',
            "link": "https://tinyurl.com/rEthics-hongik",
            "text": "[Certificate]",
            "comments": "Jun, 2018 - Jun, 2021",
        }
    ]
} 

var skillspProf = {
    "skills": [
        {
            "title": "HDL: Verilog/VHDL/SystemVerilog",
            "detail": 'Design and Verification of Hardware Computer Arithmetic Units/Computer Architectures (since 2013) and Deep Learning Accelerators (since 2019).',
            "comments": "Since 2013 - Current",
         },



		{
            "title": "ASIC Design Tools: Modelsim, VCS, Design Compiler, PrimeTime PX",
            "detail": 'Perform Behavior Simulation and Post-Synthesis Simulation using Mentor Graphics Modelsim (since 2013) and Synopsys VCS (since 2019). Perform Logic Synthesis for static timing analysis (STA) using Synopsys Design Compiler and Power Estimation using Synopsys PrimeTime PX/Prime Power (since 2019).',
            "comments": "Since, 2013 - Current",
        },
       {
            "title": "FPGA Design Tools: ISE/Vivado",
            "detail": 'Design Arithmetic Units/Computer Architecture, Snake/Tic tac toe games for FPGA Devices (since 2015). Design Code Based Cryptography/Symmetric Key Cryptography (Since 2014).',
            "comments": "Since 2012 - Current",
        },
        
		 {
            "title": "Script: Tcl/Shell/Python/MATLAB",
            "detail": 'Write Tcl/Shell Script to Perform Logic Synthesis and Power Estimation (since 2019). Perform File and Data Processing using Python (since 2019) and Realize Signal Processing and Image Processing using MATLAB (since 2012).',
            "comments": "Since, 2012 - Current",
        },

        {
            "title": "Programming with C/C++/Java/Solidity Languages",
            "detail": 'C/C++ Realize Signal Processing, Cryptography, Micro-controller-Microprocessors, and Mathematical Algorithms (2012-2017). Java used for Neural Network, Supervised, Unsupervised etc in (2017-2019). Solidity, mostly used to design blockchain framework for different applications (since 2019).',
            "link": "",
            "comments": "Since, 2012 - Current",
        },

        {
            "title": "Ladder Diagram/Assembly",
            "detail": 'Industrial applications, Machine controls through PLCs and 8051, PIC controllers (2012-2017).',
            "comments": "Since, 2012 - Current",
        }
		
		
      
    ]
}


// var skillspProf = {
//     "skills": [
//         {
//             "title": "HDL: Verilog/VHDL/SystemVerilog",
//             "detail": 'Design and Verification of Hardware Computer Arithmetic Units/Computer Architectures (since 2013) and Deep Learning Accelerators (since 2019).',
//             "comments": "Since 2013 - Current",
//          },



// 		{
//             "title": "ASIC Design Tools: Modelsim, VCS, Design Compiler, PrimeTime PX",
//             "detail": 'Perform Behavior Simulation and Post-Synthesis Simulation using Mentor Graphics Modelsim (since 2013) and Synopsys VCS (since 2019). Perform Logic Synthesis for static timing analysis (STA) using Synopsys Design Compiler and Power Estimation using Synopsys PrimeTime PX/Prime Power (since 2019).',
//             "comments": "Since, 2013 - Current",
//         }
 
		
		
      
//     ]
// }

  ////////////////////////////
 //			 ARCHIVE       //
////////////////////////////





var journalLinks = {
    "jrnls": [
	{	"title": "Proceedings of the IEEE",	
		
            "link": "https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=5",
            
			"detail":"[IF: 10.96]",
        },
		
		{    
			"title": "IEEE Transactions on Image Processing",
            "link": "https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=83",        
			"detail":"[IF: 10.85]",
        },
		{	"title": "IEEE Transactions on Emerging Topics in Computing",	
		
            "link": "https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=6245516",
            
			"detail":"[IF: 06.03]",
        },
	
		{	"title": "IEEE Journal of Solid-State Circuits	",	
		
            "link": "https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=4",
            
			"detail":"[IF: 04.95]",
        },
		
		
		
		{	"title": "IEEE Transactions on Circuits and Systems for Video Technology",	
		
            "link": "https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=76",
            
			"detail":"[IF: 04.04]",
        },
		
		{	"title": "IEEE Transactions on Circuits and Systems I: Regular Papers",	
		
            "link": "https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=8919",
            
			"detail":"[IF: 03.93]",
        },
		
		{	"title": "Springer, Design Automation for Embedded Systems",	
		
            "link": "https://www.springer.com/journal/10617",
            
			"detail":"[IF: 03.81]",
        },
		
		{	"title": "IEEE Journal on Emerging and Selected Topics in Circuits and Systems",	
		
            "link": "https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=5503868",
            
			"detail":"[IF: 03.43]",
        },
		
		{	"title": "IEEE Access:	",	
		
            "link": "https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=6287639",
            
			"detail":"[IF: 03.36]",
        },
		
		
		{	"title": "IEEE Transactions on Circuits and Systems II: Express Briefs",	
		
            "link": "https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=8920",
            
			"detail":"[IF: 03.25]",
        },
		{	"title": "IEEE Transactions on Computers",	
		
            "link": "https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=12",
            
			"detail":"[IF: 02.66]",
        },
		
		{	"title": "Elsevier, Computer-Aided Design",	
		
            "link": "https://www.journals.elsevier.com/computer-aided-design",
            
			"detail":"[IF: 03.02]",
        },
		
				
		{	"title": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",	
		
            "link": "https://ieeexplore.ieee.org/xpl/aboutJournal.jsp?punumber=43",
            
			"detail":"[IF: 02.80]",
        },
		
		
		
		{	"title": "MDPI Electronics ",	
		
            "link": "https://www.mdpi.com/journal/electronics",
            
			"detail":"[IF: 02.39 ]",
        },
		
		{	"title": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems	",	
		
            "link": "https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=92",
            
			"detail":"[IF: 02.31]",
        },
		{	"title": "IEEE Design & Test",	
		
            "link": "https://ieeexplore.ieee.org/xpl/aboutJournal.jsp?punumber=6221038",
            
			"detail":"[IF: 01.52]",
        },
	
		{	"title": "Integration, the VLSI Journal",	
		
            "link": "https://www.journals.elsevier.com/integration",
            
			"detail":"[IF: 01.21 ]",
        },
		
		{	"title": "IEEE Computer Architecture Letters",	
		
            "link": "https://www.computer.org/csdl/journal/ca",
            
			"detail":"",
         }//,
		
		// {	"title": " ",	
		
            // "link": "",
            
			// "detail":"[IF: ]",
        // }
	
	
	
		

   ]
}


var conferencesLinks = {
    "confs": [
	
	
	{	"title": "Design Automation Conference (DAC)",	
		
            "link": "https://www.dac.com/content/about-dac",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/dac/index.html",
                }
        },

        {	"title": "IEEE International Conference on Computer Design (ICCD)",	
		
            "link": "https://www.iccd-conf.com/Program_Committee.html",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://www.iccd-conf.com/ICCD_Previous_Editions.html",
                }
        },
		
		
	{	"title": "Design, Automation & Test in Europe (DATE)	",	
		
            "link": "https://www.date-conference.com/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/date/index.html",
                }
        },
		
			
		
	{	"title": "Asia and South Pacific Design Automation Conference (ASP-DAC)	",	
		
            "link": "http://www.aspdac.com",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/aspdac/index.html",
                }
        },
		
		
	{	"title": "International Symposium on VLSI Design, Automation and Test (VLSIDAT)",	
		
            "link": "https://expo.itri.org.tw/2020VLSIDAT/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/vlsi-dat/index.html",
                }
        },
		
		
	{	"title": "International Symposium on Microarchitecture (MICRO)",	
		
            "link": "https://www.microarch.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/micro/index.html",
                }
        },
		
		
	{	"title": "IEEE Symposium on Computer Arithmetic (ARITH)",	
		
            "link": "https://www.arithsymposium.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/arith/index.html",
                }
        },
		
	
		{	"title": "IEEE International Symposium on High-Performance Computer Architecture (HPCA)",	
		
            "link": "https://hpca-conf.org",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/hpca/index.html",
                }
        },
		
	{	"title": "Conference for Next Generation Arithmetic (CoNGA)",	
		
            "link": "https://dl.acm.org/conference/conga",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dl.acm.org/doi/proceedings/10.1145/3316279",
                }
        },
		
		
	{	"title": "International Conference On Computer-Aided Design (ICCAD)",	
		
            "link": "https://iccad.com/index.php",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/iccad/index.html",
                }
        },
		
		
	{	"title": "IEEE International Symposium on Circuits and Systems (ISCAS)",	
		
            "link": "https://www.iscas2021.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/iscas/index.html",
                }
        },
		
			{	"title": "IEEE International Conference on AI Circuits and Systems (AICAS)",	
		
            "link": "https://aicas2022.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/aicas/index.html",
                }
        },
		
		
	{	"title": "Asia Pacific Conference on Circuits and Systems (APCCAS)",	
		
            "link": "https://apccas2020.org/cgi-sys/defaultwebpage.cgi",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.uni-trier.de/db/conf/apccas/index.html",
                }
        },
		
		
	{	"title": "IEEE Nordic Circuits and Systems (NORCAS)",	
		
            "link": "https://events.tuni.fi/norcas2021/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://ieeexplore.ieee.org/xpl/conhome/8894146/proceeding",
                }
        },
		
		
	{	"title": "International Symposium on Devices, Circuits and Systems (ISDCS)	",	
		
            "link": "http://isdcs.iiests.ac.in/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/isdcs/index.html",
                }
        },
		
		
	{	"title": "International Conference on Learning Representation (ICLR)",	
		
            "link": "https://iclr.cc/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/iclr/index.html",
                }
        },
		
		
	{	"title": "International Conference on VLSI Design (VLSID)	",	
		
            "link": "https://embeddedandvlsidesignconference.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/vlsid/index.html",
                }
        },
		
		
	{	"title": "IEEE VLSI Test Symposium (IEEE VTS)",	
		
            "link": "https://tttc-vts.org/public_html/new/2021/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/vts/index.html",
                }
        },
		
		
	{	"title": "Symposium on VLSI Technology and Circuits (VLSI TAC)",	
		
            "link": "https://vlsisymposium.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://ieeexplore.ieee.org/xpl/conhome/1000798/all-proceedings",
                }
        },
		
		{	"title": "International Symposium on Low Power Electronics and Design (ISLPED)",	
		
            "link": "https://islped.org",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/islped/index.html",
                }
        },
	
		
		
	{	"title": "International Conference on Machine Learning (ICML)",	
		
            "link": "https://icml.cc/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/icml/index.html",
                }
        }
		,
		
		
	{	"title": "Neural Information Processing System (NIPS) ",	
		
            "link": "https://nips.cc/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/nips/index.html",
                }
        },
		
		

		
	{	"title": "IEEE Asian Test Symposium (ATS)",	
		
            "link": "http://www.ieee-ats.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/ats/index.html",
                }
        }
		,
		
		
	{	"title": "IEEE European Test Symposium (ETS) ",	
		
            "link": "http://www.ieee-ets.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/ets/index.html",
                }
        }
		,
		
		
	{	"title": "Euromicro Conference on Digital System Design (DSD) 	",	
		
            "link": "https://dsd-seaa2020.um.si/dsd/index.html",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/dsd/index.html",
                }
        },
		
		
	{	"title": "International Solid-State Circuits Conference (ISSCC) 	",	
		
            "link": "http://isscc.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/isscc/index.html",
                }
        }
		,
		
		
	{	"title": "IEEE International Symposium on Multiple-Valued Logic (ISMVL)",	
		
            "link": "http://www.mvl.jpn.org/ISMVL2020/speakers.php#Alan",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/ismvl/index.html",
                }
        }
		,
		
		
	{	"title": "Design and Verification Conference (DVC)",	
		
            "link": "https://2022.dvcon.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://2021.dvcon.org/about/dvcon-historical-archive",
                }
        }
		,
		
		
	{	"title": "IEEE International Midwest Symposium on Circuits and System  (MWSCAS)",	
		
            "link": "http://mwscas2020.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/search?q=IEEE%20International%20Midwest%20Symposium%20on%20Circuits%20and%20System",
                }
        }
		,
		
		
	{	"title": "International Symposium on FPGAs (ISFPGA)",	
		
            "link": "https://www.isfpga.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://www.isfpga.org/archive/",
                }
        },
		
		
	{	"title": "International Symposium on Computers and Communications (ISCC) ",	
		
            "link": "https://conferences.imt-atlantique.fr/iscc2020/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/iscc/index.html",
                }
        },
		
		
	{	"title": "International Symposium on Integrated Circuits (ISIC) 	",	
		
            "link": "https://ieeexplore.ieee.org/xpl/conhome/7822827/proceeding",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/isicir/index.html",
                }
        },
		
		
	{	"title": "Cryptographic Hardware and Embedded Systems (CHES)",	
		
            "link": "https://ches.iacr.org/2020/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/ches/index.html",
                }
        },
		
		{	"title": "Emedded Systems Week (ESWEEK)",	
		
            "link": "https://esweek.org/",
            
			"detail": 
                {
                    "text": "[Proceedings]",
                    "link": "https://dblp.org/db/conf/esweek/index.html",
                }
        }
		
		
		
	   ]
}
	











  ////////////////////////////
 //        CONTACTS        //
////////////////////////////

var contacts = {
    "contact":
    {
        "email": "engrkashifinayat [at] outlook.com",
        "skype": "kashif.inayat [at] inu.ac.kr ",
        "mobile": "+34607147086",
        "lab": "Tillers Building, 2nd Floor, Barcelona Supercomputing Center",
        "department": "Plaça Eusebi Güell, 1-3 08034 Barcelona (Spain)",
        
    }
}
/**DATA ENTRY END***/

/**FUNCTIONs START***/

/////ALL RENDERING AT ONCE/////

$(document).ready(function () {
    if (window.location.href.includes("publications.html")) {
        publicationRendering();
    }
    else if (window.location.href.includes("recentupdates.html")) {
        recentUpdateRendeing();
    }
	else if (window.location.href.includes("chips.html")) {
        chipsoppRendeing();
    }
    else {
        aboutRendering();
		professionalServicesRendering();
        researchRendering();
        recentUpdateRendeing();
        publicationRenderingOnIndex();
		hobbiesRendering();
		chipsoppRendeing();
      
     
    }

});

/////INTRODUCTION ABOUT/////

function aboutRendering() {
    document.getElementById("adboutName").innerText = about.name;
    document.getElementById("abaoutHeading").innerText = about.heading;
    var myList = '<ul class="c-socials u-mb-35">';
    about.profles.forEach(function (profile) {
	if(profile.icon=="github" | profile.icon=="twitter" | profile.icon=="linkedin" | profile.icon=="blogger"){
	myList += '<li class="c-socials__item"><a href="' + profile.link + '" class="c-socials__link" target="_blank"><i class="icofont icofont-social-' + profile.icon + '"></i></a></li>';}
	else if (profile.icon=="email"){
	myList += '<li class="c-socials__item"><a href="' + profile.link + '" class="c-socials__link" target="_blank"><i class="icofont icofont-' + profile.icon + '"></i></a></li>';}
	else {
	myList += '<li class="c-socials__item"><a href="' + profile.link + '" class="c-socials__link" target="_blank"><i class="ai ai-' + profile.icon + ' ai-1x"></i></a></li>';}
    });
    myList += '</ul>';
    document.getElementById("aboutProfiles").innerHTML = myList;
    document.getElementById("aboutText1").innerText = about.aboutText[0].text1;
    document.getElementById("aboutText2").innerText = about.aboutText[0].text2;
    document.getElementById("aboutText3").innerText = about.aboutText[0].text3;
}

/////RECENT UPDATES/////
function recentUpdateRendeing() {

    if (window.location.href == webURL || window.location.href == webBaseURL || window.location.href.includes('recentupdates')) {
        if (window.location.href.includes('recentupdates')) {
            displayRecentUpdates(recentUpdates.updates, "recentUpdates");
        }
        else {
            displayRecentUpdates(recentUpdates.updates.slice(0, 2), "recentUpdates");
        }

    }
}


function displayRecentUpdates(recentUpdateCollection, divId) {
    var myList = '<ul class="c-tabs__list">';
    recentUpdateCollection.forEach(function (update) {
        var link = '';
        if (update.link != "") {
            link = ' <a style=" color: blue; text-decoration: underline" target="_blank" href="' + update.link + '">[View]</a>';
        }
        myList += '<li><p class="u-mb-10 "><strong>' + update.date + ': </strong> ' + update.text + link + ' </p> </li>';
    });
    myList += '</ul>';
    document.getElementById(divId).innerHTML = myList;
}

/////chipsopp
function chipsoppRendeing() {

    if (window.location.href == webURL || window.location.href == webBaseURL || window.location.href.includes('chips')) {
        if (window.location.href.includes('chips')) {
            displayChipsOpp(chipsopp.chips, "chipsopp");
				displayJournalLinks();
				displayConferencesLinks();
        }
        else {
            displayChipsOpp(chipsopp.chips.slice(0, 5), "chipsopp");
				displayJournalLinks();
				displayConferencesLinks();
        }

    }
}

function displayChipsOpp(chipsoppCollection, divId) {
    var myList = '<ul class="c-tabs__list">';
    chipsoppCollection.forEach(function (chip) {
        var link = '';
        if (chip.link != "") {
            link = ' <a style=" color: blue; text-decoration: underline" target="_blank" href="' + chip.link + '">[View]</a>';
        }
        myList += '<li><p class="u-mb-10 "><strong>' + chip.date + ': </strong> ' + chip.text + link + ' </p> </li>';
    });
    myList += '</ul>';
    document.getElementById(divId).innerHTML = myList;
}


/////EDUCATION/////
function displayEducation() {
    var myList = ' <ul class="c-timeline__list">';
    educationList.educationList.forEach(function (education) {

        myList += '<li class="c-timeline__item"> <header class="c-timeline__header"><span class="c-timeline__time">' + education.date.big() + '</span><span class="c-timeline__line"></span><h4 class="c-timeline__heading">' + education.title + '</h4></header><p class="c-timeline__body"> <strong>Thesis: </strong>' + education.thesis + '</p><p class="c-timeline__body"> <strong>Department: </strong>' + education.department + '</p><p class="c-timeline__body"> <strong>Advisor: </strong> <a target="_blank" style="text-decoration:underline; color:blue" href="' + education.advisorInfo.link + '">' + education.advisorInfo.name + '</a></p><p class="c-timeline__body"> <strong>Grades: </strong>' + education.CGPA.fontcolor("green") + '</p></li>';
    });
    myList += '</ul>';
    document.getElementById("educationDiv").innerHTML = myList;
}

/////RESEARCH INTERESTS/////
function researchRendering() {
    debugger
    var myList = '';
    researchInterest.interests.forEach(function (interest) {
        if (interest.isTagLine == "false") {
            var linkList = '';
            interest.links.forEach(function (item) {
                linkList += ' <a class="c-card__link" target="_blank" href="' + item.link + '">' + item.text + '</a>';
            });

            myList += '<div class="c-card__item js-toggle-modal"><div class="c-card__sizer"></div><div class="c-card__inner"> <div class="c-card__icon"><i class="icofont icofont-molecule"></i></div><h4 class="c-card__header">' + interest.name + '</h4><div class="c-card__content js-card-content"><p class="c-card__text"></p></div><div class="c-card__modal-content js-card-modal-content"><p class="c-card__text">' + interest.name + '</p><p class="c-card__link-caption">' + interest.text + '</p>' + linkList + ' </div> </div><div class="c-card__button"><button class="c-card__button-field" type="button"></button></div></div>';
        }
        else {

            myList += '<div class="c-card__item c-card__item--text-only"><div class="c-card__sizer"></div><div class="c-card__inner"><div class="c-card__content"><p class="c-card__text">' + interest.text + '</p> </div> </div></div>';
        }
    });
    document.getElementById("researchDiv").innerHTML = myList;
}

/////Professional/////
function professionalServicesRendering() {
    if (window.location.href == webURL ||
        window.location.href == webBaseURL + '#section-education' ||
        window.location.href == webBaseURL + '#section-research' ||
        window.location.href == webBaseURL + '#section-publications' ||
        window.location.href == webBaseURL + '#section-teaching' ||
		window.location.href == webBaseURL + '#section-archive' ||
        window.location.href == webBaseURL + '#section-contacts' ||
        window.location.href == webBaseURL + '#section-about' ||
        window.location.href == webBaseURL) {
        displayEducation();
		displayHonorsAwards();
		displayShortCourses(); 
		displayWorkExperience();
        displaySkillspProf();
	
    }
}


//workExperience

function displayWorkExperience() {
    var myList = '<ul class="c-tabs__list" style="text-align: justify">';
    workExperience.experiences.forEach(function (experience) {

        myList += '<li><h4>' + experience.title + '<span style="float:right">' + experience.date + '</span></h4><p>' + experience.detail + '<a style="color: blue; text-decoration:underline" target="_blank" href="' + experience.link + '">' + experience.text + '</a></p></li>';
    });
    myList += '</ul>';
    document.getElementById("workExperinceDiv").innerHTML = myList;
}

//ShortCourses
 function displayShortCourses() {
    var myList = '<ul class="c-tabs__list" id="shortcourseul">';
    shortCourses.courses.forEach(function (course) {

        myList += '<li><h4>' + course.title + ' <span style="float:right">' + course.comments + '</span></h4><p>' + course.platform + ' <a style="color: blue; text-decoration:underline" target="_blank" href="' + course.link + '">' + course.text + '</a></p></li>';
    });
    myList += '</ul>';
    document.getElementById("shortcoursesDiv").innerHTML = myList;
} 


//Honors
function displayHonorsAwards() {
    var myList = '<ul class="c-tabs__list" id="honorsawardul">';
    honorsAwards.honors.forEach(function (honor) {

        myList += '<li><h4>' + honor.title + '<span style="float:right">' + honor.comments + '</span></h4><p>' + honor.detail + '</p></li>';
    });
    myList += '</ul>';
    document.getElementById("honorsawardDiv").innerHTML = myList;
}

//Skills skillspProf
function displaySkillspProf() {
    var myList = '<ul class="c-tabs__list" id="skillsproful">';
    skillspProf.skills.forEach(function (skill) {

        myList += '<li><h4>' + skill.title + '<span style="float:right">' + skill.comments + '</span></h4><p>' + skill.detail + '</p></li>';
    });
    myList += '</ul>';
    document.getElementById("skillsprofDiv").innerHTML = myList;
}

/////Archive/////

//Jorunals
function displayJournalLinks() {
    var myList = '<ul class="k-tabs__list" id="journalLinksul">';
    journalLinks.jrnls.forEach(function (jrnl) {
		
		myList += '<li><h4><a style="color: blue; text-decoration:underline" href="' + jrnl.link + '" target="_blank">' + jrnl.title + '</a><span style="float:right">' + jrnl.detail + '</span></h4></li>';  
		
    });
    myList += '</ul>';
    document.getElementById("journalLinksDiv").innerHTML = myList;
}
//ConferencesLinks
function displayConferencesLinks() {
    var myList = '<ul class="k-tabs__list" id="journalLinksul">';
    conferencesLinks.confs.forEach(function (conf) {
		
		myList += '<li><h4><a style="color: blue; text-decoration:underline" href="' + conf.link + '" target="_blank">' + conf.title + '</a><span style="float:right"><a style="color: blue; text-decoration:underline" href="' + conf.detail.link + '" target="_blank">' + conf.detail.text + '</a></span></h4></li>';  
		
		
		
    });
    myList += '</ul>';
    document.getElementById("conferencesLinksDiv").innerHTML = myList;
}



//

/////Publication/////
function publicationRendering() {
    if (window.location.href.includes("publications.html")) {
        var paperCount = 1;
        paperCount = displayPapers(publications.journals, 'journals-list', paperCount);
        paperCount = displayPapers(publications.journalsdomestic, 'journalsdomestic-list', paperCount);
        paperCount = displayPapers(publications.conferences, 'conferences-list', paperCount);
        paperCount = displayPapers(publications.posters, 'posters-list', paperCount);
		paperCount = displayPapers(publications.otherspublications, 'otherspublications-list', paperCount);
       
		
        //paperCount = displayPapers(publications.demos, 'demos-list', paperCount);
      
       // paperCount = displayPapers(publications.patents, 'patents-list', paperCount);

    }
}
function publicationRenderingOnIndex() {

        var paperCount = 1;
        paperCount = displayPapers(publications.journals, 'journalDiv', paperCount);
        //paperCount = displayPapers(publications.patents, 'patentDiv', paperCount);
        paperCount = displayPapers(publications.journalsdomestic, 'journalnonsciDiv', paperCount);
        paperCount = displayPapers(publications.conferences, 'conferenceDiv', paperCount);
        paperCount = displayPapers(publications.posters, 'posterDiv', paperCount);
		paperCount = displayPapers(publications.otherspublications, 'otherspublicationsDiv', paperCount);
        //paperCount = displayPapers(publications.demos, 'demoDiv', paperCount);
       

 
}


function displayPapers(paperCollection, divId, paperCount) {
    var pText = '';
    var fileText = '';
    var impactFactorText = '';
    var commentText = '';
    paperCollection.forEach(function (paper) {
        if (paper) {
            var autorText = '';
            paper.authors.forEach(function (author) {
                debugger
                if (author) {
                    if (author == "Kashif Inayat") {
                        autorText += '<b style="font-style:normal">' + author + '</b>, ';
                    }
                    else {
                        autorText += author + ', ';
                    }

                }
            })
            if (paper.publicationDownloadLink) {
                fileText = ' <a style="cursor:pointer" target="_blank" href="' + paper.publicationDownloadLink + '">' + paper.publicationDownloadText + '</a>';
            }
            else {
                if (paper.isAccepted == "true") {
                    fileText = ' <a href="mailto:engrkashifinayat@outlook.com?subject=Full Text Request (Website): ' + paper.publicationTitle + '">Request PDF</a>';
                }
                else {
                    fileText = '<span style="color: blue; text-decoration:underline"">' + paper.publicationDownloadText + '</span>';
                }

            }
            if (paper.publicationImpactFactor) {
                impactFactorText = ', <b>(Impact Factor: ' + paper.publicationImpactFactor + '   </b>';
            }
            if (paper.comment) {
                commentText = ', <a target="_blank" href="' + paper.commentLink + '"> ' + paper.comment + ' </a>';
            }
            pText += '<div class="c-article__body"> <p class="c-article__cite">' + paperCount + '.&nbsp; ' + autorText + ' <b> <span style="font-style:normal"> “' + paper.publicationTitle + '” </span></b> in <b>' + paper.publicationVenue + '</b>, ' + paper.publicationVenueInformation + impactFactorText + fileText + commentText + '</p></div>';
            paperCount++;
        }

    });
    document.getElementById(divId).innerHTML = pText;

    return paperCount;
}





