// Seed: 1079900395
module module_0;
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_15 = 32'd0,
    parameter id_7  = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire _id_15;
  module_0 modCall_1 ();
  inout reg id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire _id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_19;
  wire id_20;
  ;
  wire id_21;
  final $clog2(66);
  ;
  logic [(  (  id_7  )  <=  -1 'b0 ) : id_15] id_22;
  logic id_23;
  ;
  parameter id_24 = (1) == -1;
  always @(negedge id_20 or posedge -1'b0 == id_6) id_14 = -1;
  wire id_25;
endmodule
