peach_rom.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/peach_rom_1/sim/peach_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
