Command: vcs -f run.f -full64 -cm cond+line+tgl+fsm+branch -R -debug_access+all +define++++ \
-l sim.log
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version U-2023.03_Full64 -- Fri Jan 19 13:15:41 2024

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '../src/define.v'
Parsing design file './LIT_tb.v'
Parsing design file '../src/LIT.v'
Top Level Modules:
       LIT_tb
TimeScale is 1 ns / 10 ps
VCS Coverage Metrics Release U-2023.03_Full64 Copyright (c) 1991-2023 by Synopsys Inc.
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module LIT_tb
make[1]: Entering directory `/home/data_1/M11112092/IP_test/LIT/tb/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/cur/linux64/lib -L/usr/cad/synopsys/vcs/cur/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _24348_archive_1.so \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lreader_common /usr/cad/synopsys/vcs/cur/linux64/lib/libBA.a \
-luclinative /usr/cad/synopsys/vcs/cur/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/cur/linux64/lib/vcs_save_restore_new.o \
/usr/cad/synopsys/verdi/cur//share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory `/home/data_1/M11112092/IP_test/LIT/tb/csrc'
Command: /home/data_1/M11112092/IP_test/LIT/tb/./simv -cm_runsilent -cm cond+line+tgl+fsm+branch +define++++ -a sim.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Jan 19 13:15 2024
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

*Verdi* Loading libsscore_vcs202303.so
FSDB Dumper for VCS, Release Verdi_U-2023.03, Linux x86_64/64bit, 02/16/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'LIT.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
-----------------Congratulations!---------------

All data has been generated successfully!!!!!   

-----------------PASS---------------------------

$finish called from file "./LIT_tb.v", line 136.
$finish at simulation time             17003000

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------
           V C S   S i m u l a t i o n   R e p o r t 
Time: 170030000 ps
CPU Time:      0.380 seconds;       Data structure size:   0.1Mb
Fri Jan 19 13:15:46 2024
CPU time: .510 seconds to compile + .312 seconds to elab + .324 seconds to link + .454 seconds in simulation
