report_timing -group core_clk -delay_type min -path_type full_clock -max_paths 100 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -group core_clk
        -max_paths 100
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Wed Mar 11 16:01:26 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[42] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[42] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[42] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U176/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n79 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[42] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[42] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[42] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U176/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n79 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[40] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[40] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[40] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U196/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n83 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[40] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[40] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[40] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U196/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n83 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[47] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[47] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[47] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U138/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n74 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[47] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[47] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[47] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U138/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n74 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[39] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[39] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[39] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U172/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n78 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[39] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[39] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[39] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[39] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U172/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n78 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[39] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[46] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[46] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[46] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[46] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[46] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[46] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[41] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[41] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[41] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U194/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n81 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[41] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[41] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[41] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U194/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n81 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[45] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[45] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[45] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U158/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n77 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[45] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[45] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[45] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U158/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n77 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[43] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[43] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[43] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U189/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n80 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[43] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[43] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[43] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U189/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n80 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_325_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_408_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[325] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[325] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__32_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[408] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[408] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_408_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_408_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_304_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_387_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[304] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[304] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__11_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[387] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[387] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_387_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_387_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[44] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[44] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[44] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U198/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n85 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[44] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[44] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[44] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U198/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n85 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_303_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_386_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[303] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[303] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__10_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[386] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[386] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_386_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_386_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_297_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_380_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[297] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[297] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__4_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[380] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[380] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_380_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_380_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_277_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_360_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[277] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[277] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__9_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[360] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[360] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_360_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_360_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_321_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_404_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[321] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[321] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__28_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[404] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[404] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_404_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_404_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_288_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_371_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[288] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[288] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__20_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[371] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[371] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_371_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_371_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_366_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[283] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[283] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__15_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[366] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[366] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_366_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_366_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_260_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_343_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[260] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[260] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__v_ (net)                    0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[343] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[343] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_343_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_343_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_276_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_359_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[276] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[276] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__8_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[359] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[359] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_359_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_359_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_279_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_362_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[279] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[279] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__11_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[362] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[362] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_362_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_362_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_262_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_345_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[262] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[262] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__1_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[345] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[345] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_345_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_345_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_299_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_382_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[299] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[299] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__6_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[382] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[382] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_382_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_382_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_326_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_409_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[326] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[326] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__33_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[409] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[409] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_409_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_409_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_335_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[252] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[252] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__csr_v_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[335] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[335] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_335_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_335_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_399_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[316] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[316] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__23_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[399] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[399] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_399_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_399_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_274_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_357_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[274] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[274] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__6_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[357] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[357] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_357_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_357_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_327_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_410_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[327] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[327] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__34_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[410] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[410] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_410_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_410_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_15_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_15_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[15] (net)     1        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[15] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[15] (net)                       0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[20] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[20] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_20_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_20_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_265_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_348_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_265_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_265_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[265] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[265] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__4_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[348] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[348] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_348_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_348_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_329_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_412_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[329] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[329] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__36_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[412] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[412] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_412_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_412_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_282_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_365_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[282] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[282] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__14_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[365] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[365] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_365_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_365_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_322_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_405_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[322] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[322] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__29_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[405] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[405] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_405_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_405_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_259_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_342_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[259] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[259] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_status_o[51] (net)                     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[342] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[342] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_342_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_342_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_301_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_384_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[301] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[301] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__8_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[384] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[384] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_384_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_384_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_273_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_356_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[273] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[273] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__5_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[356] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[356] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_356_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_356_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_330_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_413_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[330] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[330] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__37_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[413] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[413] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_413_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_413_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[38] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[38] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[38] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U195/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n82 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[38] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_310_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_393_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[310] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[310] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__17_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[393] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[393] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_393_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_393_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_275_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_358_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_275_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_275_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[275] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[275] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__7_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[358] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[358] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_358_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_358_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_261_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_344_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_261_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_261_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[261] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[261] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__0_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[344] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[344] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_344_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_344_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[38] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[38] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[38] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U195/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n82 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[38] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_266_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_349_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[266] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[266] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__5_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[349] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[349] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_349_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_349_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_302_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_385_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_302_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_302_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[302] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[302] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__9_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[385] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[385] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_385_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_385_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_324_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_407_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[324] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[324] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__31_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[407] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[407] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_407_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_407_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_311_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_394_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[311] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[311] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__18_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[394] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[394] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_394_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_394_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1         0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[8] (net)                        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_328_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_411_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[328] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[328] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__35_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[411] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[411] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_411_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_411_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_291_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_374_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[291] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[291] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__23_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[374] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[374] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_374_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_374_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_287_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_370_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[287] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[287] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__19_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[370] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[370] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_370_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_370_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[17] (net)     1        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[17] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[17] (net)                       0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[22] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[22] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_22_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_22_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_281_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_364_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[281] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[281] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__13_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[364] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[364] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_364_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_364_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_320_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_403_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[320] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[320] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__27_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[403] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[403] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_403_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_403_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_300_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_383_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_300_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_300_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[300] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[300] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__7_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[383] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[383] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_383_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_383_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_305_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_388_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[305] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[305] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__12_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[388] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[388] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_388_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_388_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_318_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_401_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[318] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[318] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__25_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[401] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[401] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_401_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_401_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_296_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_379_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[296] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[296] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__3_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[379] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[379] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_379_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_379_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)       0.00       0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)     0.00     0.17 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_319_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_402_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[319] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[319] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__26_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[402] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[402] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_402_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_402_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_267_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_350_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[267] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[267] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__6_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[350] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[350] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_350_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_350_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_264_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_347_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[264] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[264] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__3_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[347] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[347] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_347_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_347_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_373_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[290] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[290] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__22_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[373] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[373] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_373_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_373_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_285_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_368_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[285] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[285] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__fields__17_ (net)     0.00      0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[368] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[368] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_368_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_368_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82




