#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr  5 15:45:30 2025
# Process ID: 28416
# Current directory: E:/nru/nru.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: E:/nru/nru.runs/impl_1/design_1_wrapper.vdi
# Journal file: E:/nru/nru.runs/impl_1\vivado.jou
# Running On: Desktop, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 20, Host memory: 34009 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1467.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3507 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc:50]
Finished Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [e:/nru/nru.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 32 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1649.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

12 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1649.223 ; gain = 1105.188
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.905 . Memory (MB): peak = 1672.480 ; gain = 23.258

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ab2ab5a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1972.684 ; gain = 300.203

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: ab2ab5a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2347.066 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: ab2ab5a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2347.066 ; gain = 0.000
Phase 1 Initialization | Checksum: ab2ab5a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2347.066 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: ab2ab5a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.413 . Memory (MB): peak = 2347.066 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: ab2ab5a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.440 . Memory (MB): peak = 2347.066 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: ab2ab5a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 2347.066 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 9 pins
INFO: [Opt 31-138] Pushed 14 inverter(s) to 1076 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1bfbd9d0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.834 . Memory (MB): peak = 2347.066 ; gain = 0.000
Retarget | Checksum: 1bfbd9d0a
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 293 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 17cf81910

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.943 . Memory (MB): peak = 2347.066 ; gain = 0.000
Constant propagation | Checksum: 17cf81910
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1bebaef57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2347.066 ; gain = 0.000
Sweep | Checksum: 1bebaef57
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1bebaef57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2347.066 ; gain = 0.000
BUFG optimization | Checksum: 1bebaef57
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][34]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][34]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_FIFO.data_srl_reg[31][6]_srl32 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1bebaef57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2347.066 ; gain = 0.000
Shift Register Optimization | Checksum: 1bebaef57
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bebaef57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2347.066 ; gain = 0.000
Post Processing Netlist | Checksum: 1bebaef57
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1455e6920

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2347.066 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2347.066 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1455e6920

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2347.066 ; gain = 0.000
Phase 9 Finalization | Checksum: 1455e6920

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2347.066 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |             293  |                                             27  |
|  Constant propagation         |               7  |              13  |                                             27  |
|  Sweep                        |               0  |               0  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1455e6920

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2347.066 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2347.066 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 60 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 60 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 60 Total Ports: 120
Ending PowerOpt Patch Enables Task | Checksum: 13b47e497

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 3110.039 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13b47e497

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3110.039 ; gain = 762.973

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13b47e497

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3110.039 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3110.039 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11b52f8f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3110.039 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3110.039 ; gain = 1460.816
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/nru/nru.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3110.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/nru/nru.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3110.039 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c69d1f3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3110.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3110.039 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17cbda128

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3784.992 ; gain = 674.953

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23d470d3f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3784.992 ; gain = 674.953

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23d470d3f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3784.992 ; gain = 674.953
Phase 1 Placer Initialization | Checksum: 23d470d3f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3784.992 ; gain = 674.953

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1ed84fb71

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 3784.992 ; gain = 674.953

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2762228ac

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 3784.992 ; gain = 674.953

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2762228ac

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3784.992 ; gain = 674.953

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2793ca142

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3784.992 ; gain = 674.953

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2793ca142

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3784.992 ; gain = 674.953
Phase 2.1.1 Partition Driven Placement | Checksum: 2793ca142

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3784.992 ; gain = 674.953
Phase 2.1 Floorplanning | Checksum: 1f769de44

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3784.992 ; gain = 674.953

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f769de44

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3784.992 ; gain = 674.953

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2a6b0b86f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3784.992 ; gain = 674.953

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1b02573fb

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 3960.574 ; gain = 850.535

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 39 LUTNM shape to break, 590 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 19, two critical 20, total 39, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 306 nets or LUTs. Breaked 39 LUTs, combined 267 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 19 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 10 nets.  Re-placed 31 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 31 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3960.574 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3960.574 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           39  |            267  |                   306  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    10  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           39  |            267  |                   316  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1213aa1d4

Time (s): cpu = 00:02:11 ; elapsed = 00:01:27 . Memory (MB): peak = 3960.574 ; gain = 850.535
Phase 2.4 Global Placement Core | Checksum: 16a676473

Time (s): cpu = 00:02:19 ; elapsed = 00:01:31 . Memory (MB): peak = 3960.574 ; gain = 850.535
Phase 2 Global Placement | Checksum: 16a676473

Time (s): cpu = 00:02:19 ; elapsed = 00:01:31 . Memory (MB): peak = 3960.574 ; gain = 850.535

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15b4ad5eb

Time (s): cpu = 00:02:26 ; elapsed = 00:01:36 . Memory (MB): peak = 3960.574 ; gain = 850.535

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17d5ac4e8

Time (s): cpu = 00:02:27 ; elapsed = 00:01:36 . Memory (MB): peak = 3960.574 ; gain = 850.535

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1c2572c41

Time (s): cpu = 00:02:47 ; elapsed = 00:01:51 . Memory (MB): peak = 3960.574 ; gain = 850.535

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1492703df

Time (s): cpu = 00:02:56 ; elapsed = 00:02:01 . Memory (MB): peak = 3960.574 ; gain = 850.535
Phase 3.3.2 Slice Area Swap | Checksum: 1492703df

Time (s): cpu = 00:02:56 ; elapsed = 00:02:01 . Memory (MB): peak = 3960.574 ; gain = 850.535
Phase 3.3 Small Shape DP | Checksum: 153a661cc

Time (s): cpu = 00:03:13 ; elapsed = 00:02:11 . Memory (MB): peak = 3960.574 ; gain = 850.535

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1d3bde5d6

Time (s): cpu = 00:03:14 ; elapsed = 00:02:12 . Memory (MB): peak = 3960.574 ; gain = 850.535

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1dd56af1f

Time (s): cpu = 00:03:14 ; elapsed = 00:02:12 . Memory (MB): peak = 3960.574 ; gain = 850.535

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1bc3bf69c

Time (s): cpu = 00:03:26 ; elapsed = 00:02:23 . Memory (MB): peak = 3960.574 ; gain = 850.535
Phase 3 Detail Placement | Checksum: 1bc3bf69c

Time (s): cpu = 00:03:26 ; elapsed = 00:02:23 . Memory (MB): peak = 3960.574 ; gain = 850.535

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b4f323ef

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.425 | TNS=-1053.432 |
Phase 1 Physical Synthesis Initialization | Checksum: 18538cfa0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.569 . Memory (MB): peak = 3960.574 ; gain = 0.000
INFO: [Place 46-35] Processed net design_1_i/SAXI_ip_0/inst/reset, inserted BUFG to drive 2388 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SAXI_ip_0/inst/reset_reg_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e7031738

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3960.574 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a1b42b84

Time (s): cpu = 00:03:40 ; elapsed = 00:02:33 . Memory (MB): peak = 3960.574 ; gain = 850.535

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.495. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1725b11a3

Time (s): cpu = 00:04:02 ; elapsed = 00:02:57 . Memory (MB): peak = 4060.559 ; gain = 950.520

Time (s): cpu = 00:04:02 ; elapsed = 00:02:57 . Memory (MB): peak = 4060.559 ; gain = 950.520
Phase 4.1 Post Commit Optimization | Checksum: 1725b11a3

Time (s): cpu = 00:04:02 ; elapsed = 00:02:57 . Memory (MB): peak = 4060.559 ; gain = 950.520
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 4150.992 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24eeb7ab2

Time (s): cpu = 00:04:11 ; elapsed = 00:03:03 . Memory (MB): peak = 4150.992 ; gain = 1040.953

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24eeb7ab2

Time (s): cpu = 00:04:11 ; elapsed = 00:03:03 . Memory (MB): peak = 4150.992 ; gain = 1040.953
Phase 4.3 Placer Reporting | Checksum: 24eeb7ab2

Time (s): cpu = 00:04:11 ; elapsed = 00:03:03 . Memory (MB): peak = 4150.992 ; gain = 1040.953

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4150.992 ; gain = 0.000

Time (s): cpu = 00:04:11 ; elapsed = 00:03:03 . Memory (MB): peak = 4150.992 ; gain = 1040.953
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 230fa4b55

Time (s): cpu = 00:04:11 ; elapsed = 00:03:03 . Memory (MB): peak = 4150.992 ; gain = 1040.953
Ending Placer Task | Checksum: 17e964be0

Time (s): cpu = 00:04:11 ; elapsed = 00:03:03 . Memory (MB): peak = 4150.992 ; gain = 1040.953
91 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:13 ; elapsed = 00:03:05 . Memory (MB): peak = 4150.992 ; gain = 1040.953
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4150.992 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 4150.992 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 4150.992 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4150.992 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4150.992 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 4150.992 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4150.992 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4150.992 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4150.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/nru/nru.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4150.992 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 7.00s |  WALL: 4.29s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4150.992 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.490 | TNS=-202.097 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c0cf8307

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4150.992 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.490 | TNS=-202.097 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1c0cf8307

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4150.992 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.490 | TNS=-202.097 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2]_168[1].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2][1]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2]_168[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.490 | TNS=-202.092 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2]_168[2].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2][2]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2]_168[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.490 | TNS=-202.087 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2]_168[3].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2][3]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2]_168[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.490 | TNS=-202.082 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2]_168[4].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2][4]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2]_168[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.485 | TNS=-202.077 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][2]_168[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_n_0. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.454 | TNS=-177.718 |
INFO: [Physopt 32-81] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_n_0_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.452 | TNS=-176.265 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[23][2][4]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[23][2][4]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[23][2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.438 | TNS=-175.747 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][1]_152[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[13]_rep__3_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[13]_rep__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.434 | TNS=-175.087 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[20][1][1].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[20][1][1]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[20][1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.428 | TNS=-174.104 |
INFO: [Physopt 32-81] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.423 | TNS=-173.148 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[24][3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-167.974 |
INFO: [Physopt 32-81] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[14]_rep__2_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[14]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.416 | TNS=-166.510 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[14][3]_209[4].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[14][3][4]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[14][3]_209[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.412 | TNS=-166.451 |
INFO: [Physopt 32-710] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[7][1][4]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[7][1][4]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[23][1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.408 | TNS=-165.744 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[13][3]_210[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[23][3][4]_i_2_n_0.  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[23][3][4]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[23][3][4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.408 | TNS=-165.579 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0]_107[0].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0][0]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0]_107[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.408 | TNS=-165.577 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0]_107[1].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0][1]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0]_107[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.408 | TNS=-165.575 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0]_107[2].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0][2]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0]_107[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.408 | TNS=-165.573 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0]_107[3].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0][3]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0]_107[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.408 | TNS=-165.571 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0]_107[4].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0][4]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0]_107[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.407 | TNS=-165.569 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[19][3][0].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[19][3][0]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[19][3][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.406 | TNS=-165.622 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[20][0]_107[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[20][0]_i_2_n_0.  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[20][0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[20][0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.406 | TNS=-165.244 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[29][0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 43 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][0][0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.405 | TNS=-163.892 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][1]_136[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[23][1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[14][1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 47 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[31][1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.404 | TNS=-161.111 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3]_205[0].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3][0]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3]_205[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.404 | TNS=-160.966 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3]_205[1].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3][1]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3]_205[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.404 | TNS=-160.821 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3]_205[2].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3][2]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3]_205[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.403 | TNS=-160.677 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][0]_104[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[23][0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[14][0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 47 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[31][0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.402 | TNS=-155.138 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid_reg[10]_85[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[12][3]_i_2_n_0.  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[12][3]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[12][3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.394 | TNS=-154.428 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.394 | TNS=-154.428 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4583.305 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 190c037af

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 4583.305 ; gain = 432.312

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.394 | TNS=-154.428 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[24][2]_167[4].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[24][2][4]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[24][2]_167[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.393 | TNS=-154.379 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dirty_reg[12]__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dirty[31][3]_i_2_n_0.  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dirty[31][3]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dirty[31][3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.391 | TNS=-153.115 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[13][3]_210[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[13][3][4]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[13][3][4]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[23][3][4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-151.833 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[19][3][0].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[19][3][0]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[19][3][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-151.797 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[24][3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[24][3][0]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[24][3][0]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[24][3][0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-151.767 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3]_205[3].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3][3]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3]_205[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-151.635 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3]_205[4].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3][4]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[18][3]_205[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-151.503 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2]_184[0].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2][0]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2]_184[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-151.495 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2]_184[1].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2][1]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2]_184[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-151.487 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2]_184[2].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2][2]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2]_184[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-151.479 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2]_184[3].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2][3]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2]_184[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-151.471 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2]_184[4].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2][4]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[7][2]_184[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-151.467 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][1]_136[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[23][1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[14][1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[31][1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 47 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.384 | TNS=-151.038 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 47 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.370 | TNS=-139.654 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 45 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.362 | TNS=-133.417 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 43 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.361 | TNS=-124.389 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_21_n_0.  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_21
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.347 | TNS=-121.824 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[13][3][0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 49 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.341 | TNS=-117.468 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 44 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[15][3][1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.336 | TNS=-110.306 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2_n_0.  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.330 | TNS=-109.745 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 48 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.328 | TNS=-108.363 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 48 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.326 | TNS=-106.996 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 45 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.324 | TNS=-104.518 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 47 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.322 | TNS=-104.258 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 45 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-96.923 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[20][3][0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[26][3][0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 49 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.308 | TNS=-81.544 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[14]_rep__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 45 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.306 | TNS=-81.373 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[12][0][1].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[12][0][1]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[12][0][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.301 | TNS=-80.948 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[5][0][1].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[5][0][1]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[5][0][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.299 | TNS=-80.779 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 47 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][1]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.298 | TNS=-80.695 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[13][2][1].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[13][2][1]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[13][2][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-79.387 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 49 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_50_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.281 | TNS=-75.932 |
INFO: [Physopt 32-663] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[24][0][1].  Re-placed instance design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[24][0][1]
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[24][0][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.277 | TNS=-75.601 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][1]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 45 pins.
INFO: [Physopt 32-735] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.277 | TNS=-75.601 |
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[24][0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[23][1][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.277 | TNS=-75.601 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 5759.676 ; gain = 0.055
Phase 4 Critical Path Optimization | Checksum: 17f9f8d4a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 5760.172 ; gain = 1609.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 5760.172 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 5763.797 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.277 | TNS=-75.601 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.213  |        126.496  |           11  |              0  |                    63  |           0  |           2  |  00:00:22  |
|  Total          |          0.213  |        126.496  |           11  |              0  |                    63  |           0  |           3  |  00:00:22  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5769.195 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 214222589

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 5769.195 ; gain = 1618.203
INFO: [Common 17-83] Releasing license: Implementation
353 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 5769.195 ; gain = 1618.203
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 5782.898 ; gain = 13.703
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5783.180 ; gain = 13.984
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5783.180 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 5783.180 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 5783.180 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 5783.180 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5783.180 ; gain = 13.984
INFO: [Common 17-1381] The checkpoint 'E:/nru/nru.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6a90f6a1 ConstDB: 0 ShapeSum: 9c4fd784 RouteDB: def8e959
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.436 . Memory (MB): peak = 5785.934 ; gain = 0.000
Post Restoration Checksum: NetGraph: 1bb22a97 | NumContArr: 130e08f2 | Constraints: 22d2d1fd | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1143c0023

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1143c0023

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1143c0023

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 28317b614

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 290925c80

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 5785.934 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.219  | TNS=0.000  | WHS=-0.058 | THS=-1.221 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00691338 %
  Global Horizontal Routing Utilization  = 0.019208 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32009
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28484
  Number of Partially Routed Nets     = 3525
  Number of Node Overlaps             = 39

Phase 2 Router Initialization | Checksum: 25db92feb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25db92feb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 175ae11bb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 5785.934 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 19ffa936b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8343
 Number of Nodes with overlaps = 1190
 Number of Nodes with overlaps = 334
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.398 | TNS=-1020.946| WHS=-0.002 | THS=-0.002 |

Phase 4.1 Global Iteration 0 | Checksum: 1b310b862

Time (s): cpu = 00:01:43 ; elapsed = 00:01:01 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2042
 Number of Nodes with overlaps = 480
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.924 | TNS=-567.157| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2947f2e9a

Time (s): cpu = 00:02:18 ; elapsed = 00:01:32 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1778
 Number of Nodes with overlaps = 405
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.961 | TNS=-670.912| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 298db9d69

Time (s): cpu = 00:02:39 ; elapsed = 00:01:48 . Memory (MB): peak = 5785.934 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 298db9d69

Time (s): cpu = 00:02:39 ; elapsed = 00:01:48 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ef06bfb2

Time (s): cpu = 00:02:43 ; elapsed = 00:01:51 . Memory (MB): peak = 5785.934 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.924 | TNS=-567.157| WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 25a0cca71

Time (s): cpu = 00:02:46 ; elapsed = 00:01:53 . Memory (MB): peak = 5785.934 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.924 | TNS=-567.157| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2d57380d6

Time (s): cpu = 00:02:47 ; elapsed = 00:01:53 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2d57380d6

Time (s): cpu = 00:02:47 ; elapsed = 00:01:53 . Memory (MB): peak = 5785.934 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2d57380d6

Time (s): cpu = 00:02:47 ; elapsed = 00:01:53 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 282ee7abe

Time (s): cpu = 00:02:49 ; elapsed = 00:01:55 . Memory (MB): peak = 5785.934 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.885 | TNS=-527.196| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29f564ad4

Time (s): cpu = 00:02:50 ; elapsed = 00:01:55 . Memory (MB): peak = 5785.934 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 29f564ad4

Time (s): cpu = 00:02:50 ; elapsed = 00:01:55 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.0364 %
  Global Horizontal Routing Utilization  = 11.2279 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.6415%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.4028%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.1923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.0769%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 29f564ad4

Time (s): cpu = 00:02:50 ; elapsed = 00:01:55 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29f564ad4

Time (s): cpu = 00:02:50 ; elapsed = 00:01:55 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29f564ad4

Time (s): cpu = 00:02:52 ; elapsed = 00:01:56 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 29f564ad4

Time (s): cpu = 00:02:52 ; elapsed = 00:01:57 . Memory (MB): peak = 5785.934 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.885 | TNS=-527.196| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 29f564ad4

Time (s): cpu = 00:02:53 ; elapsed = 00:01:57 . Memory (MB): peak = 5785.934 ; gain = 0.000
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.884 | TNS=-522.153 | WHS=0.010 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 29f564ad4

Time (s): cpu = 00:03:01 ; elapsed = 00:02:03 . Memory (MB): peak = 5785.934 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.884 | TNS=-522.153 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.860. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[5][2]_186[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.856. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][3]_217[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.844. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2]_185[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.842. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[5][2]_186[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.817. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2]_185[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.805. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2]_185[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.800. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][3]_217[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.795. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2]_185[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.784. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[24][3][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.774. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][1]_136[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.773. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[5][2]_186[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.761. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[22][0]_105[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.746. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][0]_104[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.746. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[22][0]_105[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.744. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2]_185[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.740. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[10][3][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.740. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg_n_0_[24][3][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.740. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[23][1]_136[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2]_188[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pl_0. Processed net: design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.740 | TNS=-507.139 | WHS=0.005 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5785.934 ; gain = 0.000
Phase 12.2 Critical Path Optimization | Checksum: 27782bbda

Time (s): cpu = 00:03:06 ; elapsed = 00:02:07 . Memory (MB): peak = 5785.934 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5785.934 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.740 | TNS=-507.139 | WHS=0.005 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 27782bbda

Time (s): cpu = 00:03:06 ; elapsed = 00:02:07 . Memory (MB): peak = 5785.934 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 2337c2975

Time (s): cpu = 00:03:07 ; elapsed = 00:02:08 . Memory (MB): peak = 5785.934 ; gain = 0.000
Ending Routing Task | Checksum: 2337c2975

Time (s): cpu = 00:03:07 ; elapsed = 00:02:08 . Memory (MB): peak = 5785.934 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
398 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:11 ; elapsed = 00:02:11 . Memory (MB): peak = 5785.934 ; gain = 2.754
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/nru/nru.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/nru/nru.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
408 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 5785.934 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 5785.934 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5785.934 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5785.934 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.330 . Memory (MB): peak = 5785.934 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 5785.934 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 5785.934 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5785.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/nru/nru.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Apr  5 15:52:33 2025...
