`timescale 1 ps/ 1 ps
module uart_vlg_tb();
reg clk;
reg rst_n;
wire en;

wire [31:0]  cnt;
wire [3:0]  bit_cnt;
wire [7:0] o_dat;
wire dat;
wire bit_flag;
wire work_flag;
initial
begin
	clk <= 1'b1;
	rst_n <= 1'b0;	
	#10
	rst_n <= 1'b1;	
end

always #10 clk <= ~clk;
uart i1 (  
	.clk(clk),
	.cnt(cnt),
	.dat(dat),
	.rst_n(rst_n),
	.bit_cnt(bit_cnt),
	.o_dat(o_dat),
	.bit_flag(bit_flag),
	.en(en),
	.work_flag(work_flag)
);                     
endmodule

