<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='857' ll='859' type='bool llvm::TargetRegisterInfo::requiresFrameIndexScavenging(const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='855'>/// Returns true if the target requires post PEI scavenging of registers for
  /// materializing frame index constants.</doc>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='222' u='c' c='_ZN12_GLOBAL__N_13PEI20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='443' c='_ZNK4llvm19AArch64RegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='367' c='_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='502' c='_ZNK4llvm19ARMBaseRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.h' l='52' c='_ZNK4llvm19HexagonRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/Mips/Mips16RegisterInfo.cpp' l='46' c='_ZNK4llvm18Mips16RegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsSERegisterInfo.cpp' l='49' c='_ZNK4llvm18MipsSERegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='342' c='_ZNK4llvm15PPCRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.h' l='53' c='_ZNK4llvm17RISCVRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.h' l='70' c='_ZNK4llvm19SystemZRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE'/>
