#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 10 19:59:00 2022
# Process ID: 228167
# Current directory: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard
# Command line: vivado /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.xpr
# Log file: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/vivado.log
# Journal file: /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/keyboard.srcs/sources_1/bd/Keyboard/Keyboard.bd}
delete_bd_objs [get_bd_nets reset_0_1] [get_bd_nets ps2_keyboard_to_ascii_0_ascii_code] [get_bd_nets main_0_selectMode] [get_bd_nets main_0_reset_n] [get_bd_nets main_0_clockOutput] [get_bd_nets main_0_data_o] [get_bd_cells main_0]
delete_bd_objs [get_bd_nets Net] [get_bd_nets Net1] [get_bd_cells i2c_user_lcd_0]
delete_bd_objs [get_bd_ports reset_0]
delete_bd_objs [get_bd_ports sda_0]
delete_bd_objs [get_bd_ports scl_0]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property location {2 279 -103} [get_bd_cells ila_0]
set_property location {1.5 646 78} [get_bd_cells ila_0]
delete_bd_objs [get_bd_cells ila_0]
startgroup
connect_bd_net -net ascii_code [get_bd_pins ps2_keyboard_to_ascii_0/ascii_code]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {ascii_code }]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets ascii_code] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins system_ila_0/clk]
startgroup
set_property -dict [list CONFIG.C_PROBE0_WIDTH {7} CONFIG.C_PROBE_WIDTH_PROPAGATION {MANUAL}] [get_bd_cells system_ila_0]
endgroup
export_ip_user_files -of_objects  [get_files /home/spixy/Documents/College/EE316/EE316P4/Keyboard/Cora-Z7-10-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/spixy/Documents/College/EE316/EE316P4/Keyboard/Cora-Z7-10-Master.xdc
add_files -fileset constrs_1 -norecurse /home/spixy/Documents/College/EE316/EE316P4/Keyboard/keyboard/Cora-Z7-10-Master.xdc
save_bd_design
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
open_run synth_2 -name synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
delete_bd_objs [get_bd_nets ascii_code] [get_bd_cells system_ila_0]
startgroup
connect_bd_net -net ascii_code [get_bd_pins ps2_keyboard_to_ascii_0/ascii_code]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {ascii_code }]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets ascii_code] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins system_ila_0/clk]
save_bd_design
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
