#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "R:\icarus_verilog\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "R:\icarus_verilog\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "R:\icarus_verilog\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "R:\icarus_verilog\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "R:\icarus_verilog\iverilog\iverilog\lib\ivl\va_math.vpi";
:vpi_module "R:\icarus_verilog\iverilog\iverilog\lib\ivl\v2009.vpi";
S_0000020d5d7a4540 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020d5d7a8fc0 .scope package, "accel_pkg" "accel_pkg" 3 9;
 .timescale 0 0;
P_0000020d5d7ae2e0 .param/l "ACCUM_WIDTH" 0 3 15, +C4<00000000000000000000000000010000>;
P_0000020d5d7ae318 .param/l "ADDR_WIDTH" 0 3 16, +C4<00000000000000000000000000010000>;
P_0000020d5d7ae350 .param/l "BRAM_ADDR_WIDTH" 0 3 45, +C4<00000000000000000000000000001011>;
P_0000020d5d7ae388 .param/l "BRAM_BANKS" 0 3 17, +C4<00000000000000000000000000010011>;
P_0000020d5d7ae3c0 .param/l "BRAM_DEPTH" 0 3 44, +C4<00000000000000000000100000000000>;
P_0000020d5d7ae3f8 .param/l "CNN_MACS" 0 3 91, +C4<00000000000000000000000000001001>;
P_0000020d5d7ae430 .param/l "DATA_WIDTH" 0 3 14, +C4<00000000000000000000000000001000>;
P_0000020d5d7ae468 .param/l "FRAC_BITS" 0 3 81, +C4<00000000000000000000000000000100>;
P_0000020d5d7ae4a0 .param/l "INT_BITS" 0 3 80, +C4<00000000000000000000000000000100>;
P_0000020d5d7ae4d8 .param/l "MLP_MACS" 0 3 90, +C4<00000000000000000000000000001000>;
P_0000020d5d7ae510 .param/l "RNN_MACS" 0 3 92, +C4<00000000000000000000000000000100>;
P_0000020d5d7ae548 .param/l "SAT_MAX" 0 3 84, +C4<01111111>;
P_0000020d5d7ae580 .param/l "SAT_MIN" 0 3 85, +C4<10000000>;
enum0000020d5d795c80 .enum4 (2)
   "ACCEL_MLP" 2'b00,
   "ACCEL_CNN" 2'b01,
   "ACCEL_RNN" 2'b10
 ;
enum0000020d5d795d20 .enum4 (3)
   "STATE_IDLE" 3'b000,
   "STATE_LOAD_WEIGHTS" 3'b001,
   "STATE_LOAD_INPUT" 3'b010,
   "STATE_COMPUTE" 3'b011,
   "STATE_STORE_OUTPUT" 3'b100,
   "STATE_DONE" 3'b101
 ;
enum0000020d5d796dd0 .enum4 (2)
   "ACCESS_SEQUENTIAL" 2'b00,
   "ACCESS_SLIDING_2D" 2'b01,
   "ACCESS_CIRCULAR" 2'b10
 ;
enum0000020d5d775800 .enum4 (5)
   "BANK_INPUT_0" 5'b00000,
   "BANK_INPUT_1" 5'b00001,
   "BANK_OUTPUT_0" 5'b00010,
   "BANK_OUTPUT_1" 5'b00011,
   "BANK_WEIGHT_0" 5'b00100,
   "BANK_WEIGHT_1" 5'b00101,
   "BANK_WEIGHT_2" 5'b00110,
   "BANK_WEIGHT_3" 5'b00111,
   "BANK_WEIGHT_4" 5'b01000,
   "BANK_WEIGHT_5" 5'b01001,
   "BANK_WEIGHT_6" 5'b01010,
   "BANK_WEIGHT_7" 5'b01011,
   "BANK_WEIGHT_8" 5'b01100,
   "BANK_WEIGHT_9" 5'b01101,
   "BANK_WEIGHT_10" 5'b01110,
   "BANK_WEIGHT_11" 5'b01111,
   "BANK_ACTIVATION_0" 5'b10000,
   "BANK_ACTIVATION_1" 5'b10001,
   "BANK_BIAS" 5'b10010
 ;
S_0000020d5d7aa7a0 .scope autofunction.vec4.s8, "relu" "relu" 3 141, 3 141 0, S_0000020d5d7a8fc0;
 .timescale 0 0;
; Variable relu is vec4 return value of scope S_0000020d5d7aa7a0
v0000020d5d79fea0_0 .var/s "x", 7 0;
TD_accel_pkg.relu ;
    %load/vec4 v0000020d5d79fea0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000020d5d79fea0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ret/vec4 0, 0, 8;  Assign to relu (store_vec4_to_lval)
    %disable/flow S_0000020d5d7aa7a0;
    %end;
S_0000020d5d751120 .scope autofunction.vec4.s8, "saturate" "saturate" 3 129, 3 129 0, S_0000020d5d7a8fc0;
 .timescale 0 0;
v0000020d5d79f9a0_0 .var/s "acc", 15 0;
; Variable saturate is vec4 return value of scope S_0000020d5d751120
TD_accel_pkg.saturate ;
    %load/vec4 v0000020d5d79f9a0_0;
    %cmpi/s 127, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 127, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to saturate (store_vec4_to_lval)
    %disable/flow S_0000020d5d751120;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000020d5d79f9a0_0;
    %cmpi/s 65408, 0, 16;
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 128, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to saturate (store_vec4_to_lval)
    %disable/flow S_0000020d5d751120;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000020d5d79f9a0_0;
    %parti/s 8, 0, 2;
    %ret/vec4 0, 0, 8;  Assign to saturate (store_vec4_to_lval)
    %disable/flow S_0000020d5d751120;
T_1.5 ;
T_1.3 ;
    %end;
S_0000020d5d7512b0 .scope autofunction.vec4.u8, "tanh_approx" "tanh_approx" 3 149, 3 149 0, S_0000020d5d7a8fc0;
 .timescale 0 0;
v0000020d5d79fc20_0 .var/s "abs_x", 7 0;
v0000020d5d79f400_0 .var/s "result", 7 0;
; Variable tanh_approx is vec4 return value of scope S_0000020d5d7512b0
v0000020d5d79f860_0 .var/s "x", 7 0;
TD_accel_pkg.tanh_approx ;
    %load/vec4 v0000020d5d79f860_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0000020d5d79f860_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0000020d5d79f860_0;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0000020d5d79fc20_0, 0, 8;
    %load/vec4 v0000020d5d79fc20_0;
    %cmpi/s 16, 0, 8;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0000020d5d79f860_0;
    %store/vec4 v0000020d5d79f400_0, 0, 8;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000020d5d79fc20_0;
    %cmpi/s 32, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0000020d5d79f860_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 240, 0, 8;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 15, 0, 8;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %store/vec4 v0000020d5d79f400_0, 0, 8;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000020d5d79f860_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 240, 0, 8;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 15, 0, 8;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v0000020d5d79f400_0, 0, 8;
    %load/vec4 v0000020d5d79f400_0;
    %load/vec4 v0000020d5d79fc20_0;
    %subi 16, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %sub;
    %store/vec4 v0000020d5d79f400_0, 0, 8;
    %load/vec4 v0000020d5d79f860_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0000020d5d79f400_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0000020d5d79f400_0, 0, 8;
T_2.16 ;
T_2.11 ;
T_2.9 ;
    %load/vec4 v0000020d5d79f400_0;
    %ret/vec4 0, 0, 8;  Assign to tanh_approx (store_vec4_to_lval)
    %disable/flow S_0000020d5d7512b0;
    %end;
S_0000020d5d7b0a20 .scope module, "tb_addr_gen_unit" "tb_addr_gen_unit" 4 11;
 .timescale -9 -12;
P_0000020d5d79d690 .param/l "CLK_PERIOD" 0 4 13, +C4<00000000000000000000000000001010>;
v0000020d5d7f85d0_0 .net "addr", 15 0, L_0000020d5d7a3070;  1 drivers
v0000020d5d7f8530_0 .var/i "addr_count", 31 0;
v0000020d5d7f79f0_0 .var "addr_ready", 0 0;
v0000020d5d7f7bd0_0 .net "addr_valid", 0 0, L_0000020d5d7a3460;  1 drivers
v0000020d5d7f7950_0 .var "base_addr", 15 0;
v0000020d5d7f8170 .array "captured_addrs", 0 1023, 15 0;
v0000020d5d7f9390_0 .var "clk", 0 0;
v0000020d5d7f76d0_0 .net "done", 0 0, L_0000020d5d7f8e90;  1 drivers
v0000020d5d7f8990_0 .var "height", 7 0;
v0000020d5d7f8b70_0 .var "kernel_size", 7 0;
v0000020d5d7f8c10_0 .var "length", 15 0;
v0000020d5d7f7630_0 .var "pattern", 1 0;
v0000020d5d7f7770_0 .var "rst_n", 0 0;
v0000020d5d7f8cb0_0 .var "start", 0 0;
v0000020d5d7f8df0_0 .var "stride", 7 0;
v0000020d5d7f91b0_0 .var "width", 7 0;
S_0000020d5d7b1ef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 115, 4 115 0, S_0000020d5d7b0a20;
 .timescale -9 -12;
v0000020d5d79f040_0 .var/2s "i", 31 0;
S_0000020d5d7b2080 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 143, 4 143 0, S_0000020d5d7b0a20;
 .timescale -9 -12;
v0000020d5d79f360_0 .var/2s "i", 31 0;
S_0000020d5d7b2210 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 180, 4 180 0, S_0000020d5d7b0a20;
 .timescale -9 -12;
v0000020d5d79f4a0_0 .var/2s "i", 31 0;
S_0000020d5d7b23a0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 212, 4 212 0, S_0000020d5d7b0a20;
 .timescale -9 -12;
v0000020d5d79f680_0 .var/2s "i", 31 0;
E_0000020d5d79e010 .event posedge, v0000020d5d79f7c0_0;
S_0000020d5d812010 .scope module, "dut" "addr_gen_unit" 4 48, 5 13 0, S_0000020d5d7b0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2 "pattern";
    .port_info 4 /INPUT 16 "base_addr";
    .port_info 5 /INPUT 16 "length";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 8 "width";
    .port_info 9 /INPUT 8 "height";
    .port_info 10 /INPUT 8 "kernel_size";
    .port_info 11 /OUTPUT 16 "addr";
    .port_info 12 /OUTPUT 1 "addr_valid";
    .port_info 13 /INPUT 1 "addr_ready";
enum0000020d5d796e70 .enum4 (2)
   "AGU_IDLE" 2'b00,
   "AGU_ACTIVE" 2'b01,
   "AGU_DONE" 2'b10
 ;
L_0000020d5d7a3070 .functor BUFZ 16, v0000020d5d7f87b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000020d5d7a3460 .functor AND 1, L_0000020d5d7f8670, L_0000020d5d7f8f30, C4<1>, C4<1>;
L_0000020d5d813b58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020d5d79f220_0 .net/2u *"_ivl_0", 1 0, L_0000020d5d813b58;  1 drivers
v0000020d5d79fae0_0 .net *"_ivl_10", 0 0, L_0000020d5d7f8f30;  1 drivers
L_0000020d5d813ba0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020d5d79fb80_0 .net/2u *"_ivl_4", 1 0, L_0000020d5d813ba0;  1 drivers
v0000020d5d79fcc0_0 .net "active", 0 0, L_0000020d5d7f8670;  1 drivers
v0000020d5d79f900_0 .net "addr", 15 0, L_0000020d5d7a3070;  alias, 1 drivers
v0000020d5d79f180_0 .net "addr_ready", 0 0, v0000020d5d7f79f0_0;  1 drivers
v0000020d5d79f2c0_0 .net "addr_valid", 0 0, L_0000020d5d7a3460;  alias, 1 drivers
v0000020d5d79f540_0 .net "base_addr", 15 0, v0000020d5d7f7950_0;  1 drivers
v0000020d5d79f5e0_0 .var "buffer_size", 15 0;
v0000020d5d79f7c0_0 .net "clk", 0 0, v0000020d5d7f9390_0;  1 drivers
v0000020d5d7f8d50_0 .var "col_idx", 7 0;
v0000020d5d7f7b30_0 .var "counter", 15 0;
v0000020d5d7f87b0_0 .var "current_addr", 15 0;
v0000020d5d7f83f0_0 .net "done", 0 0, L_0000020d5d7f8e90;  alias, 1 drivers
v0000020d5d7f80d0_0 .net "height", 7 0, v0000020d5d7f8990_0;  1 drivers
v0000020d5d7f9070_0 .var "kernel_col", 7 0;
v0000020d5d7f8490_0 .var "kernel_row", 7 0;
v0000020d5d7f7e50_0 .net "kernel_size", 7 0, v0000020d5d7f8b70_0;  1 drivers
v0000020d5d7f88f0_0 .net "length", 15 0, v0000020d5d7f8c10_0;  1 drivers
v0000020d5d7f7c70_0 .net "pattern", 1 0, v0000020d5d7f7630_0;  1 drivers
v0000020d5d7f8a30_0 .var "row_idx", 7 0;
v0000020d5d7f7d10_0 .net "rst_n", 0 0, v0000020d5d7f7770_0;  1 drivers
v0000020d5d7f8710_0 .net "start", 0 0, v0000020d5d7f8cb0_0;  1 drivers
v0000020d5d7f8850_0 .var "state_d", 1 0;
v0000020d5d7f8fd0_0 .var "state_q", 1 0;
v0000020d5d7f8ad0_0 .net "stride", 7 0, v0000020d5d7f8df0_0;  1 drivers
v0000020d5d7f7a90_0 .net "width", 7 0, v0000020d5d7f91b0_0;  1 drivers
v0000020d5d7f74f0_0 .var "wrap_addr", 15 0;
E_0000020d5d79db90/0 .event negedge, v0000020d5d7f7d10_0;
E_0000020d5d79db90/1 .event posedge, v0000020d5d79f7c0_0;
E_0000020d5d79db90 .event/or E_0000020d5d79db90/0, E_0000020d5d79db90/1;
E_0000020d5d79de90/0 .event anyedge, v0000020d5d7f8fd0_0, v0000020d5d7f8710_0, v0000020d5d7f7b30_0, v0000020d5d7f88f0_0;
E_0000020d5d79de90/1 .event anyedge, v0000020d5d79f180_0;
E_0000020d5d79de90 .event/or E_0000020d5d79de90/0, E_0000020d5d79de90/1;
L_0000020d5d7f8670 .cmp/eq 2, v0000020d5d7f8fd0_0, L_0000020d5d813b58;
L_0000020d5d7f8e90 .cmp/eq 2, v0000020d5d7f8fd0_0, L_0000020d5d813ba0;
L_0000020d5d7f8f30 .cmp/gt 16, v0000020d5d7f8c10_0, v0000020d5d7f7b30_0;
S_0000020d5d8129b0 .scope task, "start_test" "start_test" 4 241, 4 241 0, S_0000020d5d7b0a20;
 .timescale -9 -12;
E_0000020d5d79d550 .event anyedge, v0000020d5d7f83f0_0;
TD_tb_addr_gen_unit.start_test ;
    %wait E_0000020d5d79e010;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d5d7f8cb0_0, 0, 1;
    %wait E_0000020d5d79e010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d5d7f8cb0_0, 0, 1;
T_3.18 ;
    %load/vec4 v0000020d5d7f76d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.19, 6;
    %wait E_0000020d5d79d550;
    %jmp T_3.18;
T_3.19 ;
    %wait E_0000020d5d79e010;
    %end;
    .scope S_0000020d5d812010;
T_4 ;
    %wait E_0000020d5d79db90;
    %load/vec4 v0000020d5d7f7d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020d5d7f8fd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020d5d7f8850_0;
    %assign/vec4 v0000020d5d7f8fd0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020d5d812010;
T_5 ;
Ewait_0 .event/or E_0000020d5d79de90, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000020d5d7f8fd0_0;
    %store/vec4 v0000020d5d7f8850_0, 0, 2;
    %load/vec4 v0000020d5d7f8fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0000020d5d7f8710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020d5d7f8850_0, 0, 2;
T_5.4 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0000020d5d7f88f0_0;
    %load/vec4 v0000020d5d7f7b30_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_5.8, 5;
    %load/vec4 v0000020d5d79f180_0;
    %and;
T_5.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020d5d7f8850_0, 0, 2;
T_5.6 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000020d5d7f8710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020d5d7f8850_0, 0, 2;
T_5.9 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020d5d812010;
T_6 ;
    %wait E_0000020d5d79db90;
    %load/vec4 v0000020d5d7f7d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020d5d7f87b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020d5d7f7b30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020d5d7f8a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020d5d7f8d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020d5d7f8490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020d5d7f9070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020d5d79f5e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020d5d7f74f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020d5d7f8fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000020d5d7f8710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0000020d5d79f540_0;
    %assign/vec4 v0000020d5d7f87b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020d5d7f7b30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020d5d7f8a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020d5d7f8d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020d5d7f8490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020d5d7f9070_0, 0;
    %load/vec4 v0000020d5d7f88f0_0;
    %assign/vec4 v0000020d5d79f5e0_0, 0;
    %load/vec4 v0000020d5d79f540_0;
    %load/vec4 v0000020d5d7f88f0_0;
    %add;
    %assign/vec4 v0000020d5d7f74f0_0, 0;
T_6.6 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0000020d5d79f180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.10, 9;
    %load/vec4 v0000020d5d7f7b30_0;
    %load/vec4 v0000020d5d7f88f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0000020d5d7f7b30_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000020d5d7f7b30_0, 0;
    %load/vec4 v0000020d5d7f7c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %load/vec4 v0000020d5d7f87b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000020d5d7f87b0_0, 0;
    %jmp T_6.15;
T_6.11 ;
    %load/vec4 v0000020d5d7f87b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000020d5d7f87b0_0, 0;
    %jmp T_6.15;
T_6.12 ;
    %load/vec4 v0000020d5d7f9070_0;
    %pad/u 32;
    %load/vec4 v0000020d5d7f7e50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_6.16, 5;
    %load/vec4 v0000020d5d7f9070_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000020d5d7f9070_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020d5d7f9070_0, 0;
    %load/vec4 v0000020d5d7f8490_0;
    %pad/u 32;
    %load/vec4 v0000020d5d7f7e50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_6.18, 5;
    %load/vec4 v0000020d5d7f8490_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000020d5d7f8490_0, 0;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020d5d7f8490_0, 0;
    %load/vec4 v0000020d5d7f8d50_0;
    %load/vec4 v0000020d5d7f8ad0_0;
    %add;
    %load/vec4 v0000020d5d7f7a90_0;
    %cmp/u;
    %jmp/0xz  T_6.20, 5;
    %load/vec4 v0000020d5d7f8d50_0;
    %load/vec4 v0000020d5d7f8ad0_0;
    %add;
    %assign/vec4 v0000020d5d7f8d50_0, 0;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020d5d7f8d50_0, 0;
    %load/vec4 v0000020d5d7f8a30_0;
    %load/vec4 v0000020d5d7f8ad0_0;
    %add;
    %assign/vec4 v0000020d5d7f8a30_0, 0;
T_6.21 ;
T_6.19 ;
T_6.17 ;
    %load/vec4 v0000020d5d79f540_0;
    %load/vec4 v0000020d5d7f8a30_0;
    %pad/u 16;
    %load/vec4 v0000020d5d7f8490_0;
    %pad/u 16;
    %add;
    %load/vec4 v0000020d5d7f7a90_0;
    %pad/u 16;
    %mul;
    %add;
    %load/vec4 v0000020d5d7f8d50_0;
    %pad/u 16;
    %load/vec4 v0000020d5d7f9070_0;
    %pad/u 16;
    %add;
    %add;
    %assign/vec4 v0000020d5d7f87b0_0, 0;
    %jmp T_6.15;
T_6.13 ;
    %load/vec4 v0000020d5d7f87b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000020d5d7f87b0_0, 0;
    %load/vec4 v0000020d5d7f74f0_0;
    %pad/u 32;
    %load/vec4 v0000020d5d7f87b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.22, 5;
    %load/vec4 v0000020d5d79f540_0;
    %assign/vec4 v0000020d5d7f87b0_0, 0;
T_6.22 ;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.8 ;
    %jmp T_6.5;
T_6.4 ;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020d5d7b0a20;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d5d7f9390_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0000020d5d7f9390_0;
    %inv;
    %store/vec4 v0000020d5d7f9390_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000020d5d7b0a20;
T_8 ;
    %wait E_0000020d5d79e010;
    %load/vec4 v0000020d5d7f7770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d5d7f8530_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020d5d7f7bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0000020d5d7f79f0_0;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000020d5d7f85d0_0;
    %ix/getv/s 3, v0000020d5d7f8530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d5d7f8170, 0, 4;
    %load/vec4 v0000020d5d7f8530_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020d5d7f8530_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020d5d7b0a20;
T_9 ;
    %vpi_call/w 4 81 "$display", "=======================================================" {0 0 0};
    %vpi_call/w 4 82 "$display", "  Address Generator Unit Testbench" {0 0 0};
    %vpi_call/w 4 83 "$display", "=======================================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d5d7f7770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d5d7f8cb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020d5d7f7630_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020d5d7f7950_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020d5d7f8c10_0, 0, 16;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000020d5d7f8df0_0, 0, 8;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0000020d5d7f91b0_0, 0, 8;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0000020d5d7f8990_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000020d5d7f8b70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d5d7f79f0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020d5d79e010;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d5d7f7770_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020d5d79e010;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 104 "$display", "\012[%0t] TEST 1: Sequential Access Pattern", $time {0 0 0};
    %vpi_call/w 4 105 "$display", "-------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d5d7f8530_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020d5d7f7630_0, 0, 2;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0000020d5d7f7950_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000020d5d7f8c10_0, 0, 16;
    %fork TD_tb_addr_gen_unit.start_test, S_0000020d5d8129b0;
    %join;
    %fork t_1, S_0000020d5d7b1ef0;
    %jmp t_0;
    .scope S_0000020d5d7b1ef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d5d79f040_0, 0, 32;
T_9.4 ;
    %load/vec4 v0000020d5d79f040_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_9.5, 5;
    %ix/getv/s 4, v0000020d5d79f040_0;
    %load/vec4a v0000020d5d7f8170, 4;
    %pad/u 32;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0000020d5d79f040_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0000020d5d79f040_0;
    %add;
    %vpi_call/w 4 117 "$display", "  ERROR: Addr[%0d] = 0x%0h, expected 0x%0h", v0000020d5d79f040_0, &A<v0000020d5d7f8170, v0000020d5d79f040_0 >, S<0,vec4,u32> {1 0 0};
    %vpi_call/w 4 119 "$fatal", 32'sb00000000000000000000000000000001, "Sequential pattern failed!" {0 0 0};
T_9.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020d5d79f040_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000020d5d79f040_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %end;
    .scope S_0000020d5d7b0a20;
t_0 %join;
    %vpi_call/w 4 122 "$display", "  Sequential pattern: PASS (%0d addresses)", v0000020d5d7f8530_0 {0 0 0};
    %vpi_call/w 4 127 "$display", "\012[%0t] TEST 2: 2D Sliding Window (3x3, stride=1)", $time {0 0 0};
    %vpi_call/w 4 128 "$display", "-------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d5d7f8530_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020d5d7f7630_0, 0, 2;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0000020d5d7f7950_0, 0, 16;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000020d5d7f91b0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000020d5d7f8990_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000020d5d7f8b70_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000020d5d7f8df0_0, 0, 8;
    %pushi/vec4 27, 0, 16;
    %store/vec4 v0000020d5d7f8c10_0, 0, 16;
    %fork TD_tb_addr_gen_unit.start_test, S_0000020d5d8129b0;
    %join;
    %vpi_call/w 4 142 "$display", "  First 3x3 window at position (0,0):" {0 0 0};
    %fork t_3, S_0000020d5d7b2080;
    %jmp t_2;
    .scope S_0000020d5d7b2080;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d5d79f360_0, 0, 32;
T_9.8 ;
    %load/vec4 v0000020d5d79f360_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_9.9, 5;
    %ix/getv/s 4, v0000020d5d79f360_0;
    %load/vec4a v0000020d5d7f8170, 4;
    %subi 8192, 0, 16;
    %vpi_call/w 4 144 "$display", "    Addr[%0d] = 0x%0h (offset %0d)", v0000020d5d79f360_0, &A<v0000020d5d7f8170, v0000020d5d79f360_0 >, S<0,vec4,u16> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020d5d79f360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000020d5d79f360_0, 0, 32;
    %jmp T_9.8;
T_9.9 ;
    %end;
    .scope S_0000020d5d7b0a20;
t_2 %join;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020d5d7f8170, 4;
    %pad/u 32;
    %cmpi/ne 8192, 0, 32;
    %jmp/1 T_9.19, 4;
    %flag_mov 8, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020d5d7f8170, 4;
    %pad/u 32;
    %cmpi/ne 8193, 0, 32;
    %flag_or 4, 8;
T_9.19;
    %jmp/1 T_9.18, 4;
    %flag_mov 8, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020d5d7f8170, 4;
    %pad/u 32;
    %cmpi/ne 8194, 0, 32;
    %flag_or 4, 8;
T_9.18;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020d5d7f8170, 4;
    %pad/u 32;
    %cmpi/ne 8197, 0, 32;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020d5d7f8170, 4;
    %pad/u 32;
    %cmpi/ne 8198, 0, 32;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020d5d7f8170, 4;
    %pad/u 32;
    %cmpi/ne 8199, 0, 32;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020d5d7f8170, 4;
    %pad/u 32;
    %cmpi/ne 8202, 0, 32;
    %flag_or 4, 8;
T_9.14;
    %jmp/1 T_9.13, 4;
    %flag_mov 8, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020d5d7f8170, 4;
    %pad/u 32;
    %cmpi/ne 8203, 0, 32;
    %flag_or 4, 8;
T_9.13;
    %jmp/1 T_9.12, 4;
    %flag_mov 8, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020d5d7f8170, 4;
    %pad/u 32;
    %cmpi/ne 8204, 0, 32;
    %flag_or 4, 8;
T_9.12;
    %jmp/0xz  T_9.10, 4;
    %vpi_call/w 4 161 "$display", "  ERROR: 2D window pattern incorrect!" {0 0 0};
    %vpi_call/w 4 162 "$fatal", 32'sb00000000000000000000000000000001, "2D pattern failed!" {0 0 0};
T_9.10 ;
    %vpi_call/w 4 164 "$display", "  2D sliding window: PASS (%0d addresses)", v0000020d5d7f8530_0 {0 0 0};
    %vpi_call/w 4 169 "$display", "\012[%0t] TEST 3: Circular Buffer Access", $time {0 0 0};
    %vpi_call/w 4 170 "$display", "-------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d5d7f8530_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020d5d7f7630_0, 0, 2;
    %pushi/vec4 12288, 0, 16;
    %store/vec4 v0000020d5d7f7950_0, 0, 16;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0000020d5d7f8c10_0, 0, 16;
    %fork TD_tb_addr_gen_unit.start_test, S_0000020d5d8129b0;
    %join;
    %fork t_5, S_0000020d5d7b2210;
    %jmp t_4;
    .scope S_0000020d5d7b2210;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d5d79f4a0_0, 0, 32;
T_9.20 ;
    %load/vec4 v0000020d5d79f4a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.21, 5;
    %ix/getv/s 4, v0000020d5d79f4a0_0;
    %load/vec4a v0000020d5d7f8170, 4;
    %pad/u 32;
    %pushi/vec4 12288, 0, 32;
    %load/vec4 v0000020d5d79f4a0_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_9.22, 4;
    %pushi/vec4 12288, 0, 32;
    %load/vec4 v0000020d5d79f4a0_0;
    %add;
    %vpi_call/w 4 182 "$display", "  ERROR: Circular addr[%0d] = 0x%0h, expected 0x%0h", v0000020d5d79f4a0_0, &A<v0000020d5d7f8170, v0000020d5d79f4a0_0 >, S<0,vec4,u32> {1 0 0};
    %vpi_call/w 4 184 "$fatal", 32'sb00000000000000000000000000000001, "Circular pattern failed!" {0 0 0};
T_9.22 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020d5d79f4a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000020d5d79f4a0_0, 0, 32;
    %jmp T_9.20;
T_9.21 ;
    %end;
    .scope S_0000020d5d7b0a20;
t_4 %join;
    %vpi_call/w 4 187 "$display", "  Circular buffer: PASS (%0d addresses)", v0000020d5d7f8530_0 {0 0 0};
    %vpi_call/w 4 192 "$display", "\012[%0t] TEST 4: Backpressure (addr_ready toggling)", $time {0 0 0};
    %vpi_call/w 4 193 "$display", "-------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d5d7f8530_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020d5d7f7630_0, 0, 2;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000020d5d7f7950_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0000020d5d7f8c10_0, 0, 16;
    %fork t_7, S_0000020d5d7b0a20;
    %fork t_8, S_0000020d5d7b0a20;
    %join;
    %join;
    %jmp t_6;
t_7 ;
    %wait E_0000020d5d79e010;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d5d7f8cb0_0, 0, 1;
    %wait E_0000020d5d79e010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d5d7f8cb0_0, 0, 1;
    %end;
t_8 ;
    %pushi/vec4 2, 0, 32;
T_9.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.25, 5;
    %jmp/1 T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020d5d79e010;
    %jmp T_9.24;
T_9.25 ;
    %pop/vec4 1;
    %fork t_10, S_0000020d5d7b23a0;
    %jmp t_9;
    .scope S_0000020d5d7b23a0;
t_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d5d79f680_0, 0, 32;
T_9.26 ;
    %load/vec4 v0000020d5d79f680_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_9.27, 5;
    %load/vec4 v0000020d5d7f79f0_0;
    %inv;
    %store/vec4 v0000020d5d7f79f0_0, 0, 1;
    %wait E_0000020d5d79e010;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020d5d79f680_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000020d5d79f680_0, 0, 32;
    %jmp T_9.26;
T_9.27 ;
    %end;
    .scope S_0000020d5d7b0a20;
t_9 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d5d7f79f0_0, 0, 1;
    %end;
    .scope S_0000020d5d7b0a20;
t_6 ;
T_9.28 ;
    %load/vec4 v0000020d5d7f76d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.29, 6;
    %wait E_0000020d5d79d550;
    %jmp T_9.28;
T_9.29 ;
    %wait E_0000020d5d79e010;
    %load/vec4 v0000020d5d7f8530_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_call/w 4 224 "$display", "  Backpressure handling: PASS (received %0d addresses)", v0000020d5d7f8530_0 {0 0 0};
    %jmp T_9.31;
T_9.30 ;
    %vpi_call/w 4 226 "$display", "  ERROR: Expected 5 addresses, got %0d", v0000020d5d7f8530_0 {0 0 0};
    %vpi_call/w 4 227 "$fatal", 32'sb00000000000000000000000000000001, "Backpressure test failed!" {0 0 0};
T_9.31 ;
    %vpi_call/w 4 231 "$display", "\012=======================================================" {0 0 0};
    %vpi_call/w 4 232 "$display", "  All Address Generator Tests Passed!" {0 0 0};
    %vpi_call/w 4 233 "$display", "=======================================================" {0 0 0};
    %pushi/vec4 10, 0, 32;
T_9.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.33, 5;
    %jmp/1 T_9.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020d5d79e010;
    %jmp T_9.32;
T_9.33 ;
    %pop/vec4 1;
    %vpi_call/w 4 235 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000020d5d7b0a20;
T_10 ;
T_10.0 ;
    %wait E_0000020d5d79e010;
    %load/vec4 v0000020d5d7f7bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.3, 9;
    %load/vec4 v0000020d5d7f79f0_0;
    %and;
T_10.3;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.1, 8;
T_10.1 ;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000020d5d7b0a20;
T_11 ;
    %delay 500000000, 0;
    %vpi_call/w 4 270 "$display", "\012ERROR: Simulation timeout!" {0 0 0};
    %vpi_call/w 4 271 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000020d5d7b0a20;
T_12 ;
    %vpi_call/w 4 278 "$dumpfile", "tb_addr_gen_unit.vcd" {0 0 0};
    %vpi_call/w 4 279 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020d5d7b0a20 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "common/rtl/accel_pkg.sv";
    "common/tb/tb_addr_gen_unit.sv";
    "common/rtl/addr_gen_unit.sv";
