# SV_Template
A template repo for my personal projects where Iâ€™m using SystemVerilog
