/*
 * Copyright (c) 2013,2016,2018-2019 ARM Limited
 * All rights reserved.
 *
 * The license below extends only to copyright in the software and shall
 * not be construed as granting a license to any other intellectual
 * property including but not limited to intellectual property relating
 * to a hardware implementation of the functionality of the software
 * licensed hereunder.  You may use the software subject to the license
 * terms below provided that you ensure that this notice is replicated
 * unmodified and in its entirety in all distributions of the software,
 * modified or unmodified, in source code or in binary form.
 *
 * Copyright (c) 2003-2005 The Regents of The University of Michigan
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/**
 * @file
 * Definitions of BaseTags.
 */

#include "mem/cache/tags/base.hh"

#include <cassert>
#include <numeric>

#include "base/bitfield.hh"
#include "base/intmath.hh"
#include "base/logging.hh"
#include "base/types.hh"
#include "mem/cache/replacement_policies/replaceable_entry.hh"
#include "mem/cache/tags/indexing_policies/base.hh"
#include "mem/request.hh"
#include "sim/core.hh"
#include "sim/sim_exit.hh"
#include "sim/system.hh"

BaseTags::BaseTags(const Params &p)
    : ClockedObject(p), blkSize(p.block_size), blkMask(blkSize - 1),
      size(p.size), lookupLatency(p.tag_latency),
      num_slices(p.num_slices), slice_bits(ceilLog2(p.num_slices)),
      system(p.system), indexingPolicy(p.indexing_policy),
      warmupBound((p.warmup_percentage/100.0) * (p.size / p.block_size)),
      warmedUp(false), numBlocks(p.size / p.block_size),
      dataBlks(new uint8_t[p.size]), // Allocate data storage in one big chunk
      stats(*this)
{
    registerExitCallback([this]() { cleanupRefs(); });
    for (size_t i = 0; i < LvNATasks::NumId; i++)
    {
        id_map_set_access_vecs[i] = std::vector<int>(num_slices,0);
        id_map_set_hot[i] = std::vector<bool>(num_slices,false);
        id_map_set_altflag[i] = std::vector<bool>(num_slices,false);
    }
    hot_thereshold = 0.8;
}

void
BaseTags::updateHotSets()
{
    for (size_t qosid = 0; qosid < LvNATasks::NumId; qosid++)
    {
        std::vector<std::pair<uint64_t,int>> tmp_set_cnt;
        for (int i = 0; i < num_slices; i++)
        {
            tmp_set_cnt.push_back(std::make_pair(
                id_map_set_access_vecs[qosid][i],i)); //acc[id][set], set
        }

        // sum accesses of job[id] to cache
        uint64_t sum_acc = 0;
        for (auto &&i : tmp_set_cnt)
        {
            sum_acc += i.first;
        }

        // sort in descending order
        uint64_t sum80_threshold = sum_acc*hot_thereshold;
        std::sort(tmp_set_cnt.begin(),tmp_set_cnt.end(),std::greater_equal<>());
        uint64_t tmp_acc = 0;
        // set all sets as not hot
        id_map_set_hot[qosid].assign(num_slices,false);
        int i = 0;
        // then mark sets that holds 80% of all accesses as hot sets
        for (i = 0; i < num_slices; i++)
        {
            tmp_acc += tmp_set_cnt[i].first;
            id_map_set_hot[qosid][tmp_set_cnt[i].second] = true;
            if (tmp_acc >= sum80_threshold){
                i++;
                break;
            }
        }
    }

}
void
BaseTags::updateHotPolicy()
{
    //TODO: now we update policy here for gem5performance
    std::vector<bool> tmp_high(LvNATasks::NumId,false);
    // if qosid in runningHighIds, then tmp_high[qosid] = true
    for (size_t qosid = 0; qosid < LvNATasks::NumId; qosid++)
    {
        if (runningHighIds->count(qosid))
            tmp_high[qosid] = true;
    }
    std::vector<bool> tmp_hot;
    // enumerate for every set
    for (size_t i = 0; i < num_slices; i++)
    {
        tmp_hot.clear();
        int need_cnt = 0;
        // then for every job
        for (size_t qosid = 0; qosid < LvNATasks::NumId; qosid++)
        {
            id_map_set_altflag[qosid][i] = false;
            // count hot status for every job on this set
            tmp_hot.push_back(id_map_set_hot[qosid][i]);
            // ++ for every high priv job taking this set as hot
            if (id_map_set_hot[qosid][i] && tmp_high[qosid])
                need_cnt ++;
        }
        for (size_t qosid = 0; qosid < LvNATasks::NumId; qosid++)
        {
            // if no high priv taking this set as hot,
            // then it is free for low priv to access, set altflag to enable bypass
            if (!tmp_high[qosid])
            {
                //is low bg
                if (need_cnt==0)
                   id_map_set_altflag[qosid][i] = true;
            }
        }
    }
}

bool
BaseTags::needAltPolicy(Addr addr, uint32_t id)
{
    int setn = indexingPolicy->extractSet(addr);
    return id_map_set_altflag[id][setn];
}

ReplaceableEntry*
BaseTags::findBlockBySetAndWay(int set, int way) const
{
    return indexingPolicy->getEntry(set, way);
}

CacheBlk*
BaseTags::findBlock(Addr addr, bool is_secure) const
{
    // Extract block tag
    Addr tag = extractTag(addr);

    // Find possible entries that may contain the given address
    const std::vector<ReplaceableEntry*> entries =
        indexingPolicy->getPossibleEntries(addr);

    // Search for block
    for (const auto& location : entries) {
        CacheBlk* blk = static_cast<CacheBlk*>(location);
        if (blk->matchTag(tag, is_secure)) {
            return blk;
        }
    }

    // Did not find block
    return nullptr;
}

void
BaseTags::insertBlock(const PacketPtr pkt, CacheBlk *blk)
{
    assert(!blk->isValid());

    // Previous block, if existed, has been removed, and now we have
    // to insert the new one

    // Deal with what we are bringing in
    RequestorID requestor_id = pkt->req->requestorId();
    assert(requestor_id < system->maxRequestors());
    stats.occupancies[requestor_id]++;

    // Insert block with tag, src requestor id and task id
    blk->insert(extractTag(pkt->getAddr()), pkt->isSecure(), requestor_id,
                pkt->req->taskId());

    // Check if cache warm up is done
    if (!warmedUp && stats.tagsInUse.value() >= warmupBound) {
        warmedUp = true;
        stats.warmupCycle = curTick();
    }

    // We only need to write into one tag and one data block.
    stats.tagAccesses += 1;
    stats.dataAccesses += 1;
}

void
BaseTags::moveBlock(CacheBlk *src_blk, CacheBlk *dest_blk)
{
    assert(!dest_blk->isValid());
    assert(src_blk->isValid());

    // Move src's contents to dest's
    *dest_blk = std::move(*src_blk);

    assert(dest_blk->isValid());
    assert(!src_blk->isValid());
}

Addr
BaseTags::extractTag(const Addr addr) const
{
    return indexingPolicy->extractTag(addr);
}

void
BaseTags::cleanupRefsVisitor(CacheBlk &blk)
{
    if (blk.isValid()) {
        stats.totalRefs += blk.getRefCount();
        ++stats.sampledRefs;
    }
}

void
BaseTags::cleanupRefs()
{
    forEachBlk([this](CacheBlk &blk) { cleanupRefsVisitor(blk); });
}

void
BaseTags::computeStatsVisitor(CacheBlk &blk)
{
    if (blk.isValid()) {
        const uint32_t task_id = blk.getTaskId();
        assert(task_id < ContextSwitchTaskId::NumTaskId);
        stats.occupanciesTaskId[task_id]++;
        Tick age = blk.getAge();

        int age_index;
        if (age / SimClock::Int::us < 10) { // <10us
            age_index = 0;
        } else if (age / SimClock::Int::us < 100) { // <100us
            age_index = 1;
        } else if (age / SimClock::Int::ms < 1) { // <1ms
            age_index = 2;
        } else if (age / SimClock::Int::ms < 10) { // <10ms
            age_index = 3;
        } else
            age_index = 4; // >10ms

        stats.ageTaskId[task_id][age_index]++;
    }
}

void
BaseTags::computeStats()
{
    for (unsigned i = 0; i < ContextSwitchTaskId::NumTaskId; ++i) {
        stats.occupanciesTaskId[i] = 0;
        for (unsigned j = 0; j < 5; ++j) {
            stats.ageTaskId[i][j] = 0;
        }
    }

    forEachBlk([this](CacheBlk &blk) { computeStatsVisitor(blk); });

    for (size_t qosid = 0; qosid < LvNATasks::NumId; qosid++)
    {
        std::vector<std::pair<uint64_t,int>> tmp_set_cnt;
        for (int i = 0; i < num_slices; i++)
        {
            tmp_set_cnt.push_back(std::make_pair(
                (uint64_t)stats.sliceSetAccesses[qosid][i].value(),i));
        }

        uint64_t sum_acc = 0;
        for (auto &&i : tmp_set_cnt)
        {
            sum_acc += i.first;
        }

        uint64_t sum80_threshold = sum_acc*0.8;
        std::sort(tmp_set_cnt.begin(),tmp_set_cnt.end(),std::greater_equal<>());
        uint64_t tmp_acc = 0;
        int i = 0;
        for (i = 0; i < num_slices; i++)
        {
            tmp_acc += tmp_set_cnt[i].first;
            if (tmp_acc >= sum80_threshold){
                i++;
                break;
            }
        }
        stats.sliceSetAcc80[qosid] = i;
    }

}

std::string
BaseTags::print()
{
    std::string str;

    auto print_blk = [&str](CacheBlk &blk) {
        if (blk.isValid())
            str += csprintf("\tBlock: %s\n", blk.print());
    };
    forEachBlk(print_blk);

    if (str.empty())
        str = "no valid tags\n";

    return str;
}

BaseTags::BaseTagStats::BaseTagStats(BaseTags &_tags)
    : Stats::Group(&_tags),
    tags(_tags),

    tagsInUse(this, "tagsinuse",
              "Cycle average of tags in use"),
    totalRefs(this, "total_refs",
              "Total number of references to valid blocks."),
    sampledRefs(this, "sampled_refs",
                "Sample count of references to valid blocks."),
    avgRefs(this, "avg_refs",
            "Average number of references to valid blocks."),
    warmupCycle(this, "warmup_cycle",
                "Cycle when the warmup percentage was hit."),
    occupancies(this, "occ_blocks",
                "Average occupied blocks per requestor"),
    avgOccs(this, "occ_percent",
            "Average percentage of cache occupancy"),
    occupanciesTaskId(this, "occ_task_id_blocks",
                      "Occupied blocks per task id"),
    ageTaskId(this, "age_task_id_blocks", "Occupied blocks per task id"),
    percentOccsTaskId(this, "occ_task_id_percent",
                      "Percentage of cache occupancy per task id"),
    sliceSetAccesses(this, "slice_set_accesses",
                "Total number of sets accessed in a slice"),
    sliceSetAcc80(this, "slice_set_accesses80",
                "number of sets which contains 80\% of accesses"),
    tagAccesses(this, "tag_accesses", "Number of tag accesses"),
    dataAccesses(this, "data_accesses", "Number of data accesses")
{
}

void
BaseTags::BaseTagStats::regStats()
{
    using namespace Stats;

    Stats::Group::regStats();

    System *system = tags.system;

    avgRefs = totalRefs / sampledRefs;

    occupancies
        .init(system->maxRequestors())
        .flags(nozero | nonan)
        ;
    for (int i = 0; i < system->maxRequestors(); i++) {
        occupancies.subname(i, system->getRequestorName(i));
    }

    avgOccs.flags(nozero | total);
    for (int i = 0; i < system->maxRequestors(); i++) {
        avgOccs.subname(i, system->getRequestorName(i));
    }

    avgOccs = occupancies / Stats::constant(tags.numBlocks);

    occupanciesTaskId
        .init(ContextSwitchTaskId::NumTaskId)
        .flags(nozero | nonan)
        ;

    ageTaskId
        .init(ContextSwitchTaskId::NumTaskId, 5)
        .flags(nozero | nonan)
        ;

    sliceSetAccesses
        .init(LvNATasks::NumId,tags.num_slices)
        .flags(nozero);

    sliceSetAcc80.init(LvNATasks::NumId).flags(nozero);

    percentOccsTaskId.flags(nozero);

    percentOccsTaskId = occupanciesTaskId / Stats::constant(tags.numBlocks);
}

void
BaseTags::BaseTagStats::preDumpStats()
{
    Stats::Group::preDumpStats();

    tags.computeStats();
}
