(S (PP (IN In) (NP (DT a) (NN multiprocessor))) (NP (NP (NN system)) (PP (IN on) (NP (NN chip) (-LRB- -LRB-) (NN MPSoC) (-RRB- -RRB-)))) (VP (VBP IC) (SBAR (S (NP (DT the) (NN processor)) (VP (VBZ is) (NP (NP (CD one)) (PP (IN of) (NP (NP (DT the) (JJS highest) (NN heat)) (VP (VBG dissipating) (NP (NNS devices)))))))))) (. .))
(S (NP (NP (DT The) (NN temperature)) (VP (VBN generated) (PP (IN in) (NP (DT an) (NN IC))))) (VP (MD may) (VP (VB vary) (PP (IN with) (NP (NP (NN floor) (NN plan)) (PP (IN of) (NP (DT the) (NN chip))))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ proposes) (NP (NP (DT an) (NN integration)) (CC and) (NP (JJ thermal) (NN analysis) (NN methodology))) (S (VP (TO to) (VP (VB extract) (NP (NP (DT the) (NN peak) (NN temperature)) (CC and) (NP (NP (NN temperature) (NN distribution)) (PP (IN of) (NP (ADJP (UCP (ADJP (NP (CD 2)) (HYPH -) (JJ dimensional)) (CC and) (NML (CD 3))) (HYPH -) (JJ dimensional)) (NN multiprocessor) (NML (NN system) (HYPH -) (IN on) (HYPH -) (NN chip)))))))))) (. .))
(S (SBAR (IN As) (S (NP (PRP we)) (VP (VBP know) (NP (NP (DT the) (NN peak) (NN temperature)) (PP (IN of) (NP (NP (NN chip) (NNS increases)) (PP (IN in) (NP (ADJP (CD 3) (HYPH -) (JJ dimensional)) (NNS structures)))))) (PP (VBN compared) (PP (IN to) (NP (ADJP (CD 2) (HYPH -) (JJ dimensional)) (NNS ones)))) (PP (IN due) (IN to) (NP (NP (DT the) (VBN reduced) (NN space)) (PP (IN in) (NP (NML (NN intra-layer) (CC and) (NN inter-layer)) (NNS components)))))))) (. .))
(S (PP (IN In) (NP (JJ sub-nanometre) (NN scale) (NNS technologies))) (, ,) (NP (PRP it)) (VP (VBZ is) (ADJP (JJ inevitable) (PP (IN to) (NP (NP (NP (NN analysis)) (NP (DT the) (NN heat))) (VP (VBN developed) (PP (IN in) (NP (JJ individual) (NN chip))) (S (VP (TO to) (VP (VB extract) (NP (NP (DT the) (NN temperature) (NN distribution)) (PP (IN of) (NP (DT the) (JJ entire) (NN chip)))))))))))) (. .))
(S (PP (IN With) (NP (NP (DT the) (NN technology) (NN scaling)) (PP (IN in) (NP (JJ new) (NN generation) (NNS ICs))))) (ADVP (RBR more) (CC and) (RBR more)) (NP (NNS components)) (VP (VBP are) (VP (VBN integrated) (PP (IN to) (NP (DT a) (JJR smaller) (NN area))))) (. .))
(S (ADVP (IN Along) (PP (IN with) (NP (DT the) (JJ other) (NNS parameters)))) (NP (NN threshold) (NN voltage)) (VP (VBZ is) (ADVP (RB also)) (VP (VBN scaled) (PRT (RP down)) (SBAR (WHNP (WDT which)) (S (VP (VBZ results) (PP (IN in) (NP (NP (JJ exponential) (NN increase)) (PP (IN in) (NP (NN leakage) (JJ current)))))))))) (. .))
(S (NP (DT This)) (VP (VBZ has) (VP (VBN resulted) (PP (IN in) (NP (NP (NN rise)) (PP (IN in) (NP (NN hotspot) (NN temperature) (NN value))))) (PP (IN due)) (S (VP (TO to) (VP (VB increase) (PP (IN in) (NP (NN leakage) (NN power)))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP have) (VP (VBN analysed) (NP (NP (DT the) (NN temperature)) (VP (VBN developed) (PP (IN in) (NP (NP (DT an) (NN IC)) (PP (IN with) (NP (CD four) (JJ identical) (NNS processors))))) (PP (IN at) (NP (NP (CD 2.4) (NN GHz)) (PP (IN in) (NP (JJ different) (NNS floorplans))))))))) (. .))
(S (NP (DT The) (NN analysis)) (VP (VBZ has) (VP (VBN been) (VP (VBN done) (PP (IN for) (NP (NP (DT both) (NN 2D)) (CC and) (NP (JJ 3D) (NNS arrangements))))))) (. .))
(S (PP (IN In) (NP (DT the) (NN 3D) (NN arrangement))) (, ,) (NP (DT a) (ADJP (CD three) (JJ layered)) (NN structure)) (VP (VBZ has) (VP (VBN been) (VP (VBN considered) (PP (IN with) (NP (NP (CD two) (NNP Silicon) (NNS layers)) (CC and) (NP (NP (DT a) (JJ thermal) (NN interface) (NN material)) (-LRB- -LRB-) (NP (NNP TIM)) (-RRB- -RRB-)))) (PP (IN in) (PP (IN between) (NP (PRP them))))))) (. .))
(S (PP (VBN Based) (PP (IN on) (NP (JJ experimental) (NNS results)))) (NP (DT the) (NN paper)) (VP (VBZ proposes) (NP (DT a) (NN methodology) (S (VP (TO to) (VP (VB reduce) (NP (NP (DT the) (NN peak) (NN temperature)) (VP (VBN developed) (PP (IN in) (NP (NML (NN 2D) (CC and) (JJ 3D)) (JJ integrated) (NNS circuits)))))))))) (. .))
