Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 00:07:01 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 current_left_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            inst_update/left_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 7.007ns (73.914%)  route 2.473ns (26.087%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2941, estimated)     1.556     5.064    clk_100mhz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  current_left_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.419     5.483 r  current_left_y_reg[1]/Q
                         net (fo=10, estimated)       0.626     6.109    inst_update/left_address1_0[1]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.299     6.408 r  inst_update/left_address0_i_18/O
                         net (fo=1, routed)           0.000     6.408    inst_update/left_address0_i_18_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.941 r  inst_update/left_address0_i_4/CO[3]
                         net (fo=1, estimated)        0.000     6.941    inst_update/left_address0_i_4_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.058 r  inst_update/left_address0_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.058    inst_update/left_address0_i_3_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.381 r  inst_update/left_address0_i_2/O[1]
                         net (fo=2, estimated)        0.606     7.987    inst_update/A[9]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.023    12.010 r  inst_update/left_address1/P[6]
                         net (fo=2, estimated)        0.794    12.804    inst_update/left_address1_n_99
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    13.478 r  inst_update/left_address0_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    13.478    inst_update/left_address0_carry__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.791 r  inst_update/left_address0_carry__1/O[3]
                         net (fo=1, estimated)        0.447    14.238    inst_update/left_address0__0[12]
    SLICE_X10Y53         LUT5 (Prop_lut5_I0_O)        0.306    14.544 r  inst_update/left_address[12]_i_1/O
                         net (fo=1, routed)           0.000    14.544    inst_update/p_1_in[12]
    SLICE_X10Y53         FDRE                                         r  inst_update/left_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2941, estimated)     1.437    14.772    inst_update/clk_100mhz_IBUF_BUFG
    SLICE_X10Y53         FDRE                                         r  inst_update/left_address_reg[12]/C
                         clock pessimism              0.254    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)        0.077    15.067    inst_update/left_address_reg[12]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                  0.523    




