# 1 "arch/arm/boot/dts/sun6i-a31s-yones-toptech-bs1078-v2.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/sun6i-a31s-yones-toptech-bs1078-v2.dts"
# 43 "arch/arm/boot/dts/sun6i-a31s-yones-toptech-bs1078-v2.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/sun6i-a31s.dtsi" 1
# 49 "arch/arm/boot/dts/sun6i-a31s.dtsi"
# 1 "arch/arm/boot/dts/sun6i-a31.dtsi" 1
# 45 "arch/arm/boot/dts/sun6i-a31.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1
# 12 "arch/arm/boot/dts/skeleton.dtsi"
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 46 "arch/arm/boot/dts/sun6i-a31.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 48 "arch/arm/boot/dts/sun6i-a31.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 49 "arch/arm/boot/dts/sun6i-a31.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun6i-a31-ccu.h" 1
# 51 "arch/arm/boot/dts/sun6i-a31.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun6i-a31-ccu.h" 1
# 52 "arch/arm/boot/dts/sun6i-a31.dtsi" 2

/ {
 interrupt-parent = <&gic>;

 aliases {
  ethernet0 = &gmac;
 };

 chosen {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  simplefb_hdmi: framebuffer@0 {
   compatible = "allwinner,simple-framebuffer",
         "simple-framebuffer";
   allwinner,pipeline = "de_be0-lcd0-hdmi";
   clocks = <&ccu 51>, <&ccu 47>,
     <&ccu 50>, <&ccu 119>,
     <&ccu 146>, <&ccu 122>,
     <&ccu 129>, <&ccu 138>;
   status = "disabled";
  };

  simplefb_lcd: framebuffer@1 {
   compatible = "allwinner,simple-framebuffer",
         "simple-framebuffer";
   allwinner,pipeline = "de_be0-lcd0";
   clocks = <&ccu 51>, <&ccu 47>,
     <&ccu 119>, <&ccu 146>,
     <&ccu 122>, <&ccu 127>;
   status = "disabled";
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
  clock-frequency = <24000000>;
  arm,cpu-registers-not-fw-configured;
 };

 cpus {
  enable-method = "allwinner,sun6i-a31";
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0>;
   clocks = <&ccu 18>;
   clock-latency = <244144>;
   operating-points = <

    1008000 1200000
    864000 1200000
    720000 1100000
    480000 1000000
    >;
   #cooling-cells = <2>;
   cooling-min-level = <0>;
   cooling-max-level = <3>;
  };

  cpu@1 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <1>;
  };

  cpu@2 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <2>;
  };

  cpu@3 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <3>;
  };
 };

 thermal-zones {
  cpu_thermal {

   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&rtp>;

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device = <&cpu0 (~0) (~0)>;
    };
   };

   trips {
    cpu_alert0: cpu_alert0 {

     temperature = <70000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit: cpu_crit {

     temperature = <100000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 memory {
  reg = <0x40000000 0x80000000>;
 };

 pmu {
  compatible = "arm,cortex-a7-pmu", "arm,cortex-a15-pmu";
  interrupts = <0 120 4>,
        <0 121 4>,
        <0 122 4>,
        <0 123 4>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  osc24M: osc24M {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
  };

  osc32k: clk@0 {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   clock-output-names = "osc32k";
  };
# 210 "arch/arm/boot/dts/sun6i-a31.dtsi"
  mii_phy_tx_clk: clk@1 {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <25000000>;
   clock-output-names = "mii_phy_tx";
  };

  gmac_int_tx_clk: clk@2 {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <125000000>;
   clock-output-names = "gmac_int_tx";
  };

  gmac_tx_clk: clk@01c200d0 {
   #clock-cells = <0>;
   compatible = "allwinner,sun7i-a20-gmac-clk";
   reg = <0x01c200d0 0x4>;
   clocks = <&mii_phy_tx_clk>, <&gmac_int_tx_clk>;
   clock-output-names = "gmac_tx";
  };
 };

 de: display-engine {
  compatible = "allwinner,sun6i-a31-display-engine";
  allwinner,pipelines = <&fe0>, <&fe1>;
  status = "disabled";
 };

 soc@01c00000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  dma: dma-controller@01c02000 {
   compatible = "allwinner,sun6i-a31-dma";
   reg = <0x01c02000 0x1000>;
   interrupts = <0 50 4>;
   clocks = <&ccu 25>;
   resets = <&ccu 5>;
   #dma-cells = <1>;
  };

  tcon0: lcd-controller@01c0c000 {
   compatible = "allwinner,sun6i-a31-tcon";
   reg = <0x01c0c000 0x1000>;
   interrupts = <0 86 4>;
   resets = <&ccu 27>;
   reset-names = "lcd";
   clocks = <&ccu 47>,
     <&ccu 127>,
     <&ccu 129>;
   clock-names = "ahb",
          "tcon-ch0",
          "tcon-ch1";
   clock-output-names = "tcon0-pixel-clock";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon0_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     tcon0_in_drc0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&drc0_out_tcon0>;
     };
    };

    tcon0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;
    };
   };
  };

  tcon1: lcd-controller@01c0d000 {
   compatible = "allwinner,sun6i-a31-tcon";
   reg = <0x01c0d000 0x1000>;
   interrupts = <0 87 4>;
   resets = <&ccu 28>;
   reset-names = "lcd";
   clocks = <&ccu 48>,
     <&ccu 128>,
     <&ccu 130>;
   clock-names = "ahb",
          "tcon-ch0",
          "tcon-ch1";
   clock-output-names = "tcon1-pixel-clock";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon1_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     tcon1_in_drc1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&drc1_out_tcon1>;
     };
    };

    tcon1_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;
    };
   };
  };

  mmc0: mmc@01c0f000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c0f000 0x1000>;
   clocks = <&ccu 26>,
     <&ccu 79>,
     <&ccu 81>,
     <&ccu 80>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 6>;
   reset-names = "ahb";
   interrupts = <0 60 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc1: mmc@01c10000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c10000 0x1000>;
   clocks = <&ccu 27>,
     <&ccu 82>,
     <&ccu 84>,
     <&ccu 83>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 7>;
   reset-names = "ahb";
   interrupts = <0 61 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc2: mmc@01c11000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c11000 0x1000>;
   clocks = <&ccu 28>,
     <&ccu 85>,
     <&ccu 87>,
     <&ccu 86>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 8>;
   reset-names = "ahb";
   interrupts = <0 62 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc3: mmc@01c12000 {
   compatible = "allwinner,sun7i-a20-mmc";
   reg = <0x01c12000 0x1000>;
   clocks = <&ccu 29>,
     <&ccu 88>,
     <&ccu 90>,
     <&ccu 89>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 9>;
   reset-names = "ahb";
   interrupts = <0 63 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  usb_otg: usb@01c19000 {
   compatible = "allwinner,sun6i-a31-musb";
   reg = <0x01c19000 0x0400>;
   clocks = <&ccu 40>;
   resets = <&ccu 20>;
   interrupts = <0 71 4>;
   interrupt-names = "mc";
   phys = <&usbphy 0>;
   phy-names = "usb";
   extcon = <&usbphy 0>;
   status = "disabled";
  };

  usbphy: phy@01c19400 {
   compatible = "allwinner,sun6i-a31-usb-phy";
   reg = <0x01c19400 0x10>,
         <0x01c1a800 0x4>,
         <0x01c1b800 0x4>;
   reg-names = "phy_ctrl",
        "pmu1",
        "pmu2";
   clocks = <&ccu 100>,
     <&ccu 101>,
     <&ccu 102>;
   clock-names = "usb0_phy",
          "usb1_phy",
          "usb2_phy";
   resets = <&ccu 0>,
     <&ccu 1>,
     <&ccu 2>;
   reset-names = "usb0_reset",
          "usb1_reset",
          "usb2_reset";
   status = "disabled";
   #phy-cells = <1>;
  };

  ehci0: usb@01c1a000 {
   compatible = "allwinner,sun6i-a31-ehci", "generic-ehci";
   reg = <0x01c1a000 0x100>;
   interrupts = <0 72 4>;
   clocks = <&ccu 41>;
   resets = <&ccu 21>;
   phys = <&usbphy 1>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci0: usb@01c1a400 {
   compatible = "allwinner,sun6i-a31-ohci", "generic-ohci";
   reg = <0x01c1a400 0x100>;
   interrupts = <0 73 4>;
   clocks = <&ccu 43>, <&ccu 103>;
   resets = <&ccu 23>;
   phys = <&usbphy 1>;
   phy-names = "usb";
   status = "disabled";
  };

  ehci1: usb@01c1b000 {
   compatible = "allwinner,sun6i-a31-ehci", "generic-ehci";
   reg = <0x01c1b000 0x100>;
   interrupts = <0 74 4>;
   clocks = <&ccu 42>;
   resets = <&ccu 22>;
   phys = <&usbphy 2>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci1: usb@01c1b400 {
   compatible = "allwinner,sun6i-a31-ohci", "generic-ohci";
   reg = <0x01c1b400 0x100>;
   interrupts = <0 75 4>;
   clocks = <&ccu 44>, <&ccu 104>;
   resets = <&ccu 24>;
   phys = <&usbphy 2>;
   phy-names = "usb";
   status = "disabled";
  };

  ohci2: usb@01c1c400 {
   compatible = "allwinner,sun6i-a31-ohci", "generic-ohci";
   reg = <0x01c1c400 0x100>;
   interrupts = <0 77 4>;
   clocks = <&ccu 45>, <&ccu 105>;
   resets = <&ccu 25>;
   status = "disabled";
  };

  ccu: clock@01c20000 {
   compatible = "allwinner,sun6i-a31-ccu";
   reg = <0x01c20000 0x400>;
   clocks = <&osc24M>, <&osc32k>;
   clock-names = "hosc", "losc";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  pio: pinctrl@01c20800 {
   compatible = "allwinner,sun6i-a31-pinctrl";
   reg = <0x01c20800 0x400>;
   interrupts = <0 11 4>,
         <0 15 4>,
         <0 16 4>,
         <0 17 4>;
   clocks = <&ccu 64>, <&osc24M>, <&osc32k>;
   clock-names = "apb", "hosc", "losc";
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <3>;
   #gpio-cells = <3>;

   gmac_pins_gmii_a: gmac_gmii@0 {
    pins = "PA0", "PA1", "PA2", "PA3",
      "PA4", "PA5", "PA6", "PA7",
      "PA8", "PA9", "PA10", "PA11",
      "PA12", "PA13", "PA14", "PA15",
      "PA16", "PA17", "PA18", "PA19",
      "PA20", "PA21", "PA22", "PA23",
      "PA24", "PA25", "PA26", "PA27";
    function = "gmac";




    drive-strength = <30>;
   };

   gmac_pins_mii_a: gmac_mii@0 {
    pins = "PA0", "PA1", "PA2", "PA3",
      "PA8", "PA9", "PA11",
      "PA12", "PA13", "PA14", "PA19",
      "PA20", "PA21", "PA22", "PA23",
      "PA24", "PA26", "PA27";
    function = "gmac";
   };

   gmac_pins_rgmii_a: gmac_rgmii@0 {
    pins = "PA0", "PA1", "PA2", "PA3",
      "PA9", "PA10", "PA11",
      "PA12", "PA13", "PA14", "PA19",
      "PA20", "PA25", "PA26", "PA27";
    function = "gmac";




    drive-strength = <40>;
   };

   i2c0_pins_a: i2c0@0 {
    pins = "PH14", "PH15";
    function = "i2c0";
   };

   i2c1_pins_a: i2c1@0 {
    pins = "PH16", "PH17";
    function = "i2c1";
   };

   i2c2_pins_a: i2c2@0 {
    pins = "PH18", "PH19";
    function = "i2c2";
   };

   lcd0_rgb888_pins: lcd0_rgb888 {
    pins = "PD0", "PD1", "PD2", "PD3",
       "PD4", "PD5", "PD6", "PD7",
       "PD8", "PD9", "PD10", "PD11",
       "PD12", "PD13", "PD14", "PD15",
       "PD16", "PD17", "PD18", "PD19",
       "PD20", "PD21", "PD22", "PD23",
       "PD24", "PD25", "PD26", "PD27";
    function = "lcd0";
   };

   mmc0_pins_a: mmc0@0 {
    pins = "PF0", "PF1", "PF2",
       "PF3", "PF4", "PF5";
    function = "mmc0";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc1_pins_a: mmc1@0 {
    pins = "PG0", "PG1", "PG2", "PG3",
       "PG4", "PG5";
    function = "mmc1";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc2_pins_a: mmc2@0 {
    pins = "PC6", "PC7", "PC8", "PC9",
       "PC10", "PC11";
    function = "mmc2";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc2_8bit_emmc_pins: mmc2@1 {
    pins = "PC6", "PC7", "PC8", "PC9",
       "PC10", "PC11", "PC12",
       "PC13", "PC14", "PC15",
       "PC24";
    function = "mmc2";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc3_8bit_emmc_pins: mmc3@1 {
    pins = "PC6", "PC7", "PC8", "PC9",
       "PC10", "PC11", "PC12",
       "PC13", "PC14", "PC15",
       "PC24";
    function = "mmc3";
    drive-strength = <40>;
    bias-pull-up;
   };

   spdif_pins_a: spdif@0 {
    pins = "PH28";
    function = "spdif";
   };

   uart0_pins_a: uart0@0 {
    pins = "PH20", "PH21";
    function = "uart0";
   };
  };

  timer@01c20c00 {
   compatible = "allwinner,sun4i-a10-timer";
   reg = <0x01c20c00 0xa0>;
   interrupts = <0 18 4>,
         <0 19 4>,
         <0 20 4>,
         <0 21 4>,
         <0 22 4>;
   clocks = <&osc24M>;
  };

  wdt1: watchdog@01c20ca0 {
   compatible = "allwinner,sun6i-a31-wdt";
   reg = <0x01c20ca0 0x20>;
  };

  spdif: spdif@01c21000 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun6i-a31-spdif";
   reg = <0x01c21000 0x400>;
   interrupts = <0 12 4>;
   clocks = <&ccu 62>, <&ccu 99>;
   resets = <&ccu 43>;
   clock-names = "apb", "spdif";
   dmas = <&dma 2>, <&dma 2>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  lradc: lradc@01c22800 {
   compatible = "allwinner,sun4i-a10-lradc-keys";
   reg = <0x01c22800 0x100>;
   interrupts = <0 30 4>;
   status = "disabled";
  };

  rtp: rtp@01c25000 {
   compatible = "allwinner,sun6i-a31-ts";
   reg = <0x01c25000 0x100>;
   interrupts = <0 28 4>;
   #thermal-sensor-cells = <0>;
  };

  uart0: serial@01c28000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28000 0x400>;
   interrupts = <0 0 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 71>;
   resets = <&ccu 51>;
   dmas = <&dma 6>, <&dma 6>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uart1: serial@01c28400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28400 0x400>;
   interrupts = <0 1 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 72>;
   resets = <&ccu 52>;
   dmas = <&dma 7>, <&dma 7>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uart2: serial@01c28800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28800 0x400>;
   interrupts = <0 2 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 73>;
   resets = <&ccu 53>;
   dmas = <&dma 8>, <&dma 8>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uart3: serial@01c28c00 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28c00 0x400>;
   interrupts = <0 3 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 74>;
   resets = <&ccu 54>;
   dmas = <&dma 9>, <&dma 9>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uart4: serial@01c29000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c29000 0x400>;
   interrupts = <0 4 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 75>;
   resets = <&ccu 55>;
   dmas = <&dma 10>, <&dma 10>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  uart5: serial@01c29400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c29400 0x400>;
   interrupts = <0 5 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 76>;
   resets = <&ccu 56>;
   dmas = <&dma 22>, <&dma 22>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  i2c0: i2c@01c2ac00 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2ac00 0x400>;
   interrupts = <0 6 4>;
   clocks = <&ccu 67>;
   resets = <&ccu 47>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@01c2b000 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b000 0x400>;
   interrupts = <0 7 4>;
   clocks = <&ccu 68>;
   resets = <&ccu 48>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c2: i2c@01c2b400 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b400 0x400>;
   interrupts = <0 8 4>;
   clocks = <&ccu 69>;
   resets = <&ccu 49>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c3: i2c@01c2b800 {
   compatible = "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b800 0x400>;
   interrupts = <0 9 4>;
   clocks = <&ccu 70>;
   resets = <&ccu 50>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  gmac: ethernet@01c30000 {
   compatible = "allwinner,sun7i-a20-gmac";
   reg = <0x01c30000 0x1054>;
   interrupts = <0 82 4>;
   interrupt-names = "macirq";
   clocks = <&ccu 33>, <&gmac_tx_clk>;
   clock-names = "stmmaceth", "allwinner_gmac_tx";
   resets = <&ccu 13>;
   reset-names = "stmmaceth";
   snps,pbl = <2>;
   snps,fixed-burst;
   snps,force_sf_dma_mode;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  crypto: crypto-engine@01c15000 {
   compatible = "allwinner,sun6i-a31-crypto",
         "allwinner,sun4i-a10-crypto";
   reg = <0x01c15000 0x1000>;
   interrupts = <0 80 4>;
   clocks = <&ccu 24>, <&ccu 92>;
   clock-names = "ahb", "mod";
   resets = <&ccu 4>;
   reset-names = "ahb";
  };

  codec: codec@01c22c00 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun6i-a31-codec";
   reg = <0x01c22c00 0x400>;
   interrupts = <0 29 4>;
   clocks = <&ccu 61>, <&ccu 135>;
   clock-names = "apb", "codec";
   resets = <&ccu 42>;
   dmas = <&dma 15>, <&dma 15>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  timer@01c60000 {
   compatible = "allwinner,sun6i-a31-hstimer",
         "allwinner,sun7i-a20-hstimer";
   reg = <0x01c60000 0x1000>;
   interrupts = <0 51 4>,
         <0 52 4>,
         <0 53 4>,
         <0 54 4>;
   clocks = <&ccu 35>;
   resets = <&ccu 15>;
  };

  spi0: spi@01c68000 {
   compatible = "allwinner,sun6i-a31-spi";
   reg = <0x01c68000 0x1000>;
   interrupts = <0 65 4>;
   clocks = <&ccu 36>, <&ccu 93>;
   clock-names = "ahb", "mod";
   dmas = <&dma 23>, <&dma 23>;
   dma-names = "rx", "tx";
   resets = <&ccu 16>;
   status = "disabled";
  };

  spi1: spi@01c69000 {
   compatible = "allwinner,sun6i-a31-spi";
   reg = <0x01c69000 0x1000>;
   interrupts = <0 66 4>;
   clocks = <&ccu 37>, <&ccu 94>;
   clock-names = "ahb", "mod";
   dmas = <&dma 24>, <&dma 24>;
   dma-names = "rx", "tx";
   resets = <&ccu 17>;
   status = "disabled";
  };

  spi2: spi@01c6a000 {
   compatible = "allwinner,sun6i-a31-spi";
   reg = <0x01c6a000 0x1000>;
   interrupts = <0 67 4>;
   clocks = <&ccu 38>, <&ccu 95>;
   clock-names = "ahb", "mod";
   dmas = <&dma 25>, <&dma 25>;
   dma-names = "rx", "tx";
   resets = <&ccu 18>;
   status = "disabled";
  };

  spi3: spi@01c6b000 {
   compatible = "allwinner,sun6i-a31-spi";
   reg = <0x01c6b000 0x1000>;
   interrupts = <0 68 4>;
   clocks = <&ccu 39>, <&ccu 96>;
   clock-names = "ahb", "mod";
   dmas = <&dma 26>, <&dma 26>;
   dma-names = "rx", "tx";
   resets = <&ccu 19>;
   status = "disabled";
  };

  gic: interrupt-controller@01c81000 {
   compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";
   reg = <0x01c81000 0x1000>,
         <0x01c82000 0x2000>,
         <0x01c84000 0x2000>,
         <0x01c86000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 4)>;
  };

  fe0: display-frontend@01e00000 {
   compatible = "allwinner,sun6i-a31-display-frontend";
   reg = <0x01e00000 0x20000>;
   interrupts = <0 93 4>;
   clocks = <&ccu 53>, <&ccu 124>,
     <&ccu 117>;
   clock-names = "ahb", "mod",
          "ram";
   resets = <&ccu 33>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    fe0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     fe0_out_be0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&be0_in_fe0>;
     };

     fe0_out_be1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&be1_in_fe0>;
     };
    };
   };
  };

  fe1: display-frontend@01e20000 {
   compatible = "allwinner,sun6i-a31-display-frontend";
   reg = <0x01e20000 0x20000>;
   interrupts = <0 94 4>;
   clocks = <&ccu 54>, <&ccu 125>,
     <&ccu 118>;
   clock-names = "ahb", "mod",
          "ram";
   resets = <&ccu 34>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    fe1_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     fe1_out_be0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&be0_in_fe1>;
     };

     fe1_out_be1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&be1_in_fe1>;
     };
    };
   };
  };

  be1: display-backend@01e40000 {
   compatible = "allwinner,sun6i-a31-display-backend";
   reg = <0x01e40000 0x10000>;
   interrupts = <0 96 4>;
   clocks = <&ccu 52>, <&ccu 123>,
     <&ccu 120>;
   clock-names = "ahb", "mod",
          "ram";
   resets = <&ccu 32>;

   assigned-clocks = <&ccu 123>;
   assigned-clock-rates = <300000000>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    be1_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     be1_in_fe0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&fe0_out_be1>;
     };

     be1_in_fe1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&fe1_out_be1>;
     };
    };

    be1_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     be1_out_drc1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&drc1_in_be1>;
     };
    };
   };
  };

  drc1: drc@01e50000 {
   compatible = "allwinner,sun6i-a31-drc";
   reg = <0x01e50000 0x10000>;
   interrupts = <0 91 4>;
   clocks = <&ccu 60>, <&ccu 147>,
     <&ccu 114>;
   clock-names = "ahb", "mod",
          "ram";
   resets = <&ccu 40>;

   assigned-clocks = <&ccu 147>;
   assigned-clock-rates = <300000000>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    drc1_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     drc1_in_be1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&be1_out_drc1>;
     };
    };

    drc1_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     drc1_out_tcon1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&tcon1_in_drc1>;
     };
    };
   };
  };

  be0: display-backend@01e60000 {
   compatible = "allwinner,sun6i-a31-display-backend";
   reg = <0x01e60000 0x10000>;
   interrupts = <0 95 4>;
   clocks = <&ccu 51>, <&ccu 122>,
     <&ccu 119>;
   clock-names = "ahb", "mod",
          "ram";
   resets = <&ccu 31>;

   assigned-clocks = <&ccu 122>;
   assigned-clock-rates = <300000000>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    be0_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     be0_in_fe0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&fe0_out_be0>;
     };

     be0_in_fe1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&fe1_out_be0>;
     };
    };

    be0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     be0_out_drc0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&drc0_in_be0>;
     };
    };
   };
  };

  drc0: drc@01e70000 {
   compatible = "allwinner,sun6i-a31-drc";
   reg = <0x01e70000 0x10000>;
   interrupts = <0 91 4>;
   clocks = <&ccu 59>, <&ccu 146>,
     <&ccu 113>;
   clock-names = "ahb", "mod",
          "ram";
   resets = <&ccu 39>;

   assigned-clocks = <&ccu 146>;
   assigned-clock-rates = <300000000>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    drc0_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     drc0_in_be0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&be0_out_drc0>;
     };
    };

    drc0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     drc0_out_tcon0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&tcon0_in_drc0>;
     };
    };
   };
  };

  rtc: rtc@01f00000 {
   compatible = "allwinner,sun6i-a31-rtc";
   reg = <0x01f00000 0x54>;
   interrupts = <0 40 4>,
         <0 41 4>;
  };

  nmi_intc: interrupt-controller@1f00c00 {
   compatible = "allwinner,sun6i-a31-r-intc";
   interrupt-controller;
   #interrupt-cells = <2>;
   reg = <0x01f00c00 0x400>;
   interrupts = <0 32 4>;
  };

  prcm@01f01400 {
   compatible = "allwinner,sun6i-a31-prcm";
   reg = <0x01f01400 0x200>;

   ar100: ar100_clk {
    compatible = "allwinner,sun6i-a31-ar100-clk";
    #clock-cells = <0>;
    clocks = <&osc32k>, <&osc24M>,
      <&ccu 10>,
      <&ccu 10>;
    clock-output-names = "ar100";
   };

   ahb0: ahb0_clk {
    compatible = "fixed-factor-clock";
    #clock-cells = <0>;
    clock-div = <1>;
    clock-mult = <1>;
    clocks = <&ar100>;
    clock-output-names = "ahb0";
   };

   apb0: apb0_clk {
    compatible = "allwinner,sun6i-a31-apb0-clk";
    #clock-cells = <0>;
    clocks = <&ahb0>;
    clock-output-names = "apb0";
   };

   apb0_gates: apb0_gates_clk {
    compatible = "allwinner,sun6i-a31-apb0-gates-clk";
    #clock-cells = <1>;
    clocks = <&apb0>;
    clock-output-names = "apb0_pio", "apb0_ir",
      "apb0_timer", "apb0_p2wi",
      "apb0_uart", "apb0_1wire",
      "apb0_i2c";
   };

   ir_clk: ir_clk {
    #clock-cells = <0>;
    compatible = "allwinner,sun4i-a10-mod0-clk";
    clocks = <&osc32k>, <&osc24M>;
    clock-output-names = "ir";
   };

   apb0_rst: apb0_rst {
    compatible = "allwinner,sun6i-a31-clock-reset";
    #reset-cells = <1>;
   };
  };

  cpucfg@01f01c00 {
   compatible = "allwinner,sun6i-a31-cpuconfig";
   reg = <0x01f01c00 0x300>;
  };

  ir: ir@01f02000 {
   compatible = "allwinner,sun5i-a13-ir";
   clocks = <&apb0_gates 1>, <&ir_clk>;
   clock-names = "apb", "ir";
   resets = <&apb0_rst 1>;
   interrupts = <0 37 4>;
   reg = <0x01f02000 0x40>;
   status = "disabled";
  };

  r_pio: pinctrl@01f02c00 {
   compatible = "allwinner,sun6i-a31-r-pinctrl";
   reg = <0x01f02c00 0x400>;
   interrupts = <0 45 4>,
         <0 46 4>;
   clocks = <&apb0_gates 0>, <&osc24M>, <&osc32k>;
   clock-names = "apb", "hosc", "losc";
   resets = <&apb0_rst 0>;
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <3>;
   #size-cells = <0>;
   #gpio-cells = <3>;

   ir_pins_a: ir@0 {
    pins = "PL4";
    function = "s_ir";
   };

   p2wi_pins: p2wi {
    pins = "PL0", "PL1";
    function = "s_p2wi";
   };
  };

  p2wi: i2c@01f03400 {
   compatible = "allwinner,sun6i-a31-p2wi";
   reg = <0x01f03400 0x400>;
   interrupts = <0 39 4>;
   clocks = <&apb0_gates 3>;
   clock-frequency = <100000>;
   resets = <&apb0_rst 3>;
   pinctrl-names = "default";
   pinctrl-0 = <&p2wi_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };
 };
};
# 50 "arch/arm/boot/dts/sun6i-a31s.dtsi" 2

&de {
 compatible = "allwinner,sun6i-a31s-display-engine";
};

&pio {
 compatible = "allwinner,sun6i-a31s-pinctrl";
};

&tcon0 {
 compatible = "allwinner,sun6i-a31s-tcon";
};
# 45 "arch/arm/boot/dts/sun6i-a31s-yones-toptech-bs1078-v2.dts" 2
# 1 "arch/arm/boot/dts/sunxi-common-regulators.dtsi" 1
# 45 "arch/arm/boot/dts/sunxi-common-regulators.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 46 "arch/arm/boot/dts/sunxi-common-regulators.dtsi" 2

/ {
 reg_ahci_5v: ahci-5v {
  compatible = "regulator-fixed";
  regulator-name = "ahci-5v";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&pio 1 8 0>;
  status = "disabled";
 };

 reg_usb0_vbus: usb0-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usb0-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  enable-active-high;
  gpio = <&pio 1 9 0>;
  status = "disabled";
 };

 reg_usb1_vbus: usb1-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usb1-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&pio 7 6 0>;
  status = "disabled";
 };

 reg_usb2_vbus: usb2-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usb2-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&pio 7 3 0>;
  status = "disabled";
 };

 reg_vcc3v0: vcc3v0 {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v0";
  regulator-min-microvolt = <3000000>;
  regulator-max-microvolt = <3000000>;
 };

 reg_vcc3v3: vcc3v3 {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };

 reg_vcc5v0: vcc5v0 {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };
};
# 46 "arch/arm/boot/dts/sun6i-a31s-yones-toptech-bs1078-v2.dts" 2



/ {
 model = "Yones TopTech BS1078 v2 Tablet";
 compatible = "yones-toptech,bs1078-v2", "allwinner,sun6i-a31s";

 aliases {
  serial0 = &uart0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};

&i2c1 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c1_pins_a>;
 status = "okay";
};

&i2c2 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c2_pins_a>;
 status = "okay";
};

&ehci0 {
 status = "okay";
};

&ehci1 {
 status = "okay";
};

&ohci0 {
 status = "okay";
};

&ohci1 {
 status = "okay";
};

&pio {
 mmc0_cd_pin_bs1078v2: mmc0_cd_pin@0 {
  pins = "PA8";
  function = "gpio_in";
  bias-pull-up;
 };
};

&mmc0 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc0_pins_a>, <&mmc0_cd_pin_bs1078v2>;
 vmmc-supply = <&reg_vcc3v0>;
 bus-width = <4>;
 cd-gpios = <&pio 0 8 0>;
 cd-inverted;
 status = "okay";
};

&mmc0_pins_a {
 bias-pull-up;
};

&p2wi {
 status = "okay";

 axp22x: pmic@68 {
  compatible = "x-powers,axp221";
  reg = <0x68>;
  interrupt-parent = <&nmi_intc>;
  interrupts = <0 8>;
 };
};

# 1 "arch/arm/boot/dts/axp22x.dtsi" 1
# 51 "arch/arm/boot/dts/axp22x.dtsi"
&axp22x {
 interrupt-controller;
 #interrupt-cells = <1>;

 ac_power_supply: ac-power-supply {
  compatible = "x-powers,axp221-ac-power-supply";
  status = "disabled";
 };

 battery_power_supply: battery-power-supply {
  compatible = "x-powers,axp221-battery-power-supply";
  status = "disabled";
 };

 regulators {

  x-powers,dcdc-freq = <3000>;

  reg_dcdc1: dcdc1 {
   regulator-name = "dcdc1";
  };

  reg_dcdc2: dcdc2 {
   regulator-name = "dcdc2";
  };

  reg_dcdc3: dcdc3 {
   regulator-name = "dcdc3";
  };

  reg_dcdc4: dcdc4 {
   regulator-name = "dcdc4";
  };

  reg_dcdc5: dcdc5 {
   regulator-name = "dcdc5";
  };

  reg_dc1sw: dc1sw {
   regulator-name = "dc1sw";
  };

  reg_dc5ldo: dc5ldo {
   regulator-name = "dc5ldo";
  };

  reg_aldo1: aldo1 {
   regulator-name = "aldo1";
  };

  reg_aldo2: aldo2 {
   regulator-name = "aldo2";
  };

  reg_aldo3: aldo3 {
   regulator-name = "aldo3";
  };

  reg_dldo1: dldo1 {
   regulator-name = "dldo1";
  };

  reg_dldo2: dldo2 {
   regulator-name = "dldo2";
  };

  reg_dldo3: dldo3 {
   regulator-name = "dldo3";
  };

  reg_dldo4: dldo4 {
   regulator-name = "dldo4";
  };

  reg_eldo1: eldo1 {
   regulator-name = "eldo1";
  };

  reg_eldo2: eldo2 {
   regulator-name = "eldo2";
  };

  reg_eldo3: eldo3 {
   regulator-name = "eldo3";
  };

  reg_ldo_io0: ldo_io0 {
   regulator-name = "ldo_io0";
   status = "disabled";
  };

  reg_ldo_io1: ldo_io1 {
   regulator-name = "ldo_io1";
   status = "disabled";
  };

  reg_rtc_ldo: rtc_ldo {

   regulator-always-on;
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   regulator-name = "rtc_ldo";
  };

  reg_drivevbus: drivevbus {
   regulator-name = "drivevbus";
   status = "disabled";
  };
 };

 usb_power_supply: usb_power_supply {
  compatible = "x-powers,axp221-usb-power-supply";
  status = "disabled";
 };
};
# 126 "arch/arm/boot/dts/sun6i-a31s-yones-toptech-bs1078-v2.dts" 2

&reg_aldo3 {
 regulator-always-on;
 regulator-min-microvolt = <2700000>;
 regulator-max-microvolt = <3300000>;
 regulator-name = "avcc";
};

&reg_dc1sw {
 regulator-name = "vcc-lcd-usb2";
};

&reg_dc5ldo {
 regulator-min-microvolt = <700000>;
 regulator-max-microvolt = <1320000>;
 regulator-name = "vdd-cpus";
};

&reg_dcdc1 {
 regulator-always-on;
 regulator-min-microvolt = <3000000>;
 regulator-max-microvolt = <3000000>;
 regulator-name = "vcc-3v0";
};

&reg_dcdc2 {
 regulator-min-microvolt = <700000>;
 regulator-max-microvolt = <1320000>;
 regulator-name = "vdd-gpu";
};

&reg_dcdc3 {
 regulator-always-on;
 regulator-min-microvolt = <700000>;
 regulator-max-microvolt = <1320000>;
 regulator-name = "vdd-cpu";
};

&reg_dcdc4 {
 regulator-always-on;
 regulator-min-microvolt = <700000>;
 regulator-max-microvolt = <1320000>;
 regulator-name = "vdd-sys-dll";
};

&reg_dcdc5 {
 regulator-always-on;
 regulator-min-microvolt = <1500000>;
 regulator-max-microvolt = <1500000>;
 regulator-name = "vcc-dram";
};

&reg_dldo1 {
 regulator-min-microvolt = <3300000>;
 regulator-max-microvolt = <3300000>;
 regulator-name = "vcc-wifi";
};


&reg_dldo3 {
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
 regulator-name = "vddio-csi";
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_pins_a>;
 status = "okay";
};

&usbphy {
 usb1_vbus-supply = <&reg_dldo1>;
 usb2_vbus-supply = <&reg_dc1sw>;
 status = "okay";
};
