

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Wed Dec  4 15:55:03 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2926|     3022| 29.260 us | 30.220 us |  2926|  3022|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 2  |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 3  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 4  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 5  |       10|       10|         2|          -|          -|     5|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 7 
3 --> 2 
4 --> 5 
5 --> 6 13 
6 --> 5 
7 --> 8 
8 --> 9 10 
9 --> 8 
10 --> 11 12 
11 --> 10 
12 --> 13 
13 --> 14 
14 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reading_0 = alloca i1"   --->   Operation 15 'alloca' 'reading_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"   --->   Operation 16 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i128"   --->   Operation 17 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ciphertext1 = alloca [8 x i8], align 1" [p2peda.cpp:95->p2peda.cpp:196]   --->   Operation 18 'alloca' 'ciphertext1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ciphertext2 = alloca [8 x i8], align 1" [p2peda.cpp:96->p2peda.cpp:196]   --->   Operation 19 'alloca' 'ciphertext2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%decryptedtext1 = alloca [8 x i8], align 1"   --->   Operation 20 'alloca' 'decryptedtext1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%decryptedtext2 = alloca [8 x i8], align 1"   --->   Operation 21 'alloca' 'decryptedtext2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !182"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !186"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.81ns)   --->   "store i128 0, i128* %p_Val2_1" [p2peda.cpp:146]   --->   Operation 27 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "store i32 0, i32* %p_Val2_s" [p2peda.cpp:146]   --->   Operation 28 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "store i1 true, i1* %reading_0" [p2peda.cpp:146]   --->   Operation 29 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %._crit_edge" [p2peda.cpp:146]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %meminst608.preheader ], [ %i, %._crit_edge.backedge ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %meminst608.preheader ], [ %add_ln147, %._crit_edge.backedge ]" [p2peda.cpp:147]   --->   Operation 32 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.13ns)   --->   "%icmp_ln146 = icmp eq i3 %i_0, -3" [p2peda.cpp:146]   --->   Operation 33 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 34 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [p2peda.cpp:146]   --->   Operation 35 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln146, label %4, label %0" [p2peda.cpp:146]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%reading_0_load = load i1* %reading_0" [p2peda.cpp:147]   --->   Operation 37 'load' 'reading_0_load' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln147 = add i8 %phi_mul, 29" [p2peda.cpp:147]   --->   Operation 38 'add' 'add_ln147' <Predicate = (!icmp_ln146)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %reading_0_load, label %1, label %._crit_edge.backedge" [p2peda.cpp:147]   --->   Operation 39 'br' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)" [p2peda.cpp:149]   --->   Operation 40 'read' 'tmp_V_2' <Predicate = (!icmp_ln146 & reading_0_load)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_2, i32 29)" [p2peda.cpp:150]   --->   Operation 41 'bitselect' 'tmp_2' <Predicate = (!icmp_ln146 & reading_0_load)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%xor_ln150 = xor i1 %tmp_2, true" [p2peda.cpp:150]   --->   Operation 42 'xor' 'xor_ln150' <Predicate = (!icmp_ln146 & reading_0_load)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.13ns)   --->   "%icmp_ln153 = icmp eq i3 %i_0, -4" [p2peda.cpp:153]   --->   Operation 43 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln146 & reading_0_load)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "store i32 %tmp_V_2, i32* %p_Val2_s" [p2peda.cpp:153]   --->   Operation 44 'store' <Predicate = (!icmp_ln146 & reading_0_load)> <Delay = 1.76>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "store i1 %xor_ln150, i1* %reading_0" [p2peda.cpp:153]   --->   Operation 45 'store' <Predicate = (!icmp_ln146 & reading_0_load)> <Delay = 1.76>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i128* %p_Val2_1" [p2peda.cpp:154]   --->   Operation 46 'load' 'p_Val2_1_load_1' <Predicate = (!icmp_ln146 & reading_0_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %2, label %3" [p2peda.cpp:153]   --->   Operation 47 'br' <Predicate = (!icmp_ln146 & reading_0_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i8 %phi_mul to i7" [p2peda.cpp:157]   --->   Operation 48 'trunc' 'trunc_ln157' <Predicate = (!icmp_ln146 & reading_0_load & !icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i8 %phi_mul to i32" [p2peda.cpp:157]   --->   Operation 49 'zext' 'zext_ln157' <Predicate = (!icmp_ln146 & reading_0_load & !icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.87ns)   --->   "%add_ln157 = add i7 28, %trunc_ln157" [p2peda.cpp:157]   --->   Operation 50 'add' 'add_ln157' <Predicate = (!icmp_ln146 & reading_0_load & !icmp_ln153)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i7 %add_ln157 to i32" [p2peda.cpp:157]   --->   Operation 51 'zext' 'zext_ln157_1' <Predicate = (!icmp_ln146 & reading_0_load & !icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.55ns)   --->   "%icmp_ln414 = icmp ugt i32 %zext_ln157, %zext_ln157_1" [p2peda.cpp:157]   --->   Operation 52 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln146 & reading_0_load & !icmp_ln153)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i7 %add_ln157 to i8" [p2peda.cpp:157]   --->   Operation 53 'zext' 'zext_ln414' <Predicate = (!icmp_ln146 & reading_0_load & !icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.91ns)   --->   "%sub_ln414 = sub i8 127, %phi_mul" [p2peda.cpp:157]   --->   Operation 54 'sub' 'sub_ln414' <Predicate = (!icmp_ln146 & reading_0_load & !icmp_ln153)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_1)   --->   "%select_ln414 = select i1 %icmp_ln414, i8 %phi_mul, i8 %zext_ln414" [p2peda.cpp:157]   --->   Operation 55 'select' 'select_ln414' <Predicate = (!icmp_ln146 & reading_0_load & !icmp_ln153)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln414_1 = sub i8 127, %select_ln414" [p2peda.cpp:157]   --->   Operation 56 'sub' 'sub_ln414_1' <Predicate = (!icmp_ln146 & reading_0_load & !icmp_ln153)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %tmp_V_2 to i12" [p2peda.cpp:154]   --->   Operation 57 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln146 & reading_0_load & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_10 = call i128 @llvm.part.set.i128.i12(i128 %p_Val2_1_load_1, i12 %trunc_ln647, i32 116, i32 127)" [p2peda.cpp:154]   --->   Operation 58 'partset' 'p_Result_10' <Predicate = (!icmp_ln146 & reading_0_load & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.81ns)   --->   "store i128 %p_Result_10, i128* %p_Val2_1" [p2peda.cpp:155]   --->   Operation 59 'store' <Predicate = (!icmp_ln146 & reading_0_load & icmp_ln153)> <Delay = 1.81>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [p2peda.cpp:155]   --->   Operation 60 'br' <Predicate = (!icmp_ln146 & reading_0_load & icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32* %p_Val2_s" [p2peda.cpp:161]   --->   Operation 61 'load' 'p_Val2_load' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_load, i32 30)" [p2peda.cpp:161]   --->   Operation 62 'bitselect' 'tmp' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i128* %p_Val2_1" [./../../blowfish/blowfish.cpp:290->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 63 'load' 'p_Val2_1_load' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp, label %7, label %5" [p2peda.cpp:164]   --->   Operation 64 'br' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (0.00ns)   --->   "%output_message_V = call fastcc i128 @encrypt_aes(i128 %p_Val2_1_load)" [p2peda.cpp:170]   --->   Operation 65 'call' 'output_message_V' <Predicate = (icmp_ln146 & !tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [2/2] (0.00ns)   --->   "%output_message_V_2 = call fastcc i128 @decrypt_aes(i128 %p_Val2_1_load)" [p2peda.cpp:195]   --->   Operation 66 'call' 'output_message_V_2' <Predicate = (icmp_ln146 & tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 8.07>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%trunc_ln647_1 = trunc i32 %tmp_V_2 to i29" [p2peda.cpp:157]   --->   Operation 67 'trunc' 'trunc_ln647_1' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_V_3 = zext i29 %trunc_ln647_1 to i128" [p2peda.cpp:157]   --->   Operation 68 'zext' 'tmp_V_3' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i8 %zext_ln414, i8 %phi_mul" [p2peda.cpp:157]   --->   Operation 69 'select' 'select_ln414_1' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i8 %sub_ln414, i8 %phi_mul" [p2peda.cpp:157]   --->   Operation 70 'select' 'select_ln414_2' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_1 = zext i8 %select_ln414_2 to i128" [p2peda.cpp:157]   --->   Operation 71 'zext' 'zext_ln414_1' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i8 %select_ln414_1 to i128" [p2peda.cpp:157]   --->   Operation 72 'zext' 'zext_ln414_2' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i8 %sub_ln414_1 to i128" [p2peda.cpp:157]   --->   Operation 73 'zext' 'zext_ln414_3' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (4.33ns) (out node of the LUT)   --->   "%shl_ln414 = shl i128 %tmp_V_3, %zext_ln414_1" [p2peda.cpp:157]   --->   Operation 74 'shl' 'shl_ln414' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 4.33> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%tmp_3 = call i128 @llvm.part.select.i128(i128 %shl_ln414, i32 127, i32 0)" [p2peda.cpp:157]   --->   Operation 75 'partselect' 'tmp_3' <Predicate = (reading_0_load & !icmp_ln153 & icmp_ln414)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i128 %tmp_3, i128 %shl_ln414" [p2peda.cpp:157]   --->   Operation 76 'select' 'select_ln414_3' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i128 -1, %zext_ln414_2" [p2peda.cpp:157]   --->   Operation 77 'shl' 'shl_ln414_1' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i128 -1, %zext_ln414_3" [p2peda.cpp:157]   --->   Operation 78 'lshr' 'lshr_ln414' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln414 = and i128 %shl_ln414_1, %lshr_ln414" [p2peda.cpp:157]   --->   Operation 79 'and' 'and_ln414' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%xor_ln414 = xor i128 %and_ln414, -1" [p2peda.cpp:157]   --->   Operation 80 'xor' 'xor_ln414' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%and_ln414_1 = and i128 %p_Val2_1_load_1, %xor_ln414" [p2peda.cpp:157]   --->   Operation 81 'and' 'and_ln414_1' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%and_ln414_2 = and i128 %select_ln414_3, %and_ln414" [p2peda.cpp:157]   --->   Operation 82 'and' 'and_ln414_2' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.92ns) (out node of the LUT)   --->   "%p_Result_11 = or i128 %and_ln414_1, %and_ln414_2" [p2peda.cpp:157]   --->   Operation 83 'or' 'p_Result_11' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 1.92> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.81ns)   --->   "store i128 %p_Result_11, i128* %p_Val2_1" [p2peda.cpp:157]   --->   Operation 84 'store' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 1.81>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge"   --->   Operation 85 'br' <Predicate = (reading_0_load & !icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 87 [1/2] (0.00ns)   --->   "%output_message_V = call fastcc i128 @encrypt_aes(i128 %p_Val2_1_load)" [p2peda.cpp:170]   --->   Operation 87 'call' 'output_message_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 88 [1/1] (1.76ns)   --->   "br label %6" [p2peda.cpp:177]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 6.02>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ 0, %5 ], [ %i_3, %_ifconv ]"   --->   Operation 89 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i8 [ 0, %5 ], [ %add_ln186, %_ifconv ]" [p2peda.cpp:186]   --->   Operation 90 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.13ns)   --->   "%icmp_ln177 = icmp eq i3 %i1_0, -3" [p2peda.cpp:177]   --->   Operation 91 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 92 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i1_0, 1" [p2peda.cpp:177]   --->   Operation 93 'add' 'i_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %.loopexit.loopexit11, label %_ifconv" [p2peda.cpp:177]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.13ns)   --->   "%icmp_ln180 = icmp eq i3 %i1_0, -4" [p2peda.cpp:180]   --->   Operation 95 'icmp' 'icmp_ln180' <Predicate = (!icmp_ln177)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%p_Result_9 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %output_message_V, i32 116, i32 127)" [p2peda.cpp:182]   --->   Operation 96 'partselect' 'p_Result_9' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%zext_ln215_1 = zext i12 %p_Result_9 to i29" [p2peda.cpp:182]   --->   Operation 97 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%p_Result_12 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 3, i29 %zext_ln215_1)" [p2peda.cpp:182]   --->   Operation 98 'bitconcatenate' 'p_Result_12' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.91ns)   --->   "%add_ln186 = add i8 %phi_mul3, 29" [p2peda.cpp:186]   --->   Operation 99 'add' 'add_ln186' <Predicate = (!icmp_ln177)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%zext_ln647 = zext i8 %phi_mul3 to i128" [p2peda.cpp:186]   --->   Operation 100 'zext' 'zext_ln647' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%lshr_ln647 = lshr i128 %output_message_V, %zext_ln647" [p2peda.cpp:186]   --->   Operation 101 'lshr' 'lshr_ln647' <Predicate = (!icmp_ln177)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%trunc_ln215 = trunc i128 %lshr_ln647 to i29" [p2peda.cpp:186]   --->   Operation 102 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 2, i29 %trunc_ln215)" [p2peda.cpp:186]   --->   Operation 103 'bitconcatenate' 'p_Result_13' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (4.89ns) (out node of the LUT)   --->   "%output_word_V = select i1 %icmp_ln180, i32 %p_Result_12, i32 %p_Result_13" [p2peda.cpp:180]   --->   Operation 104 'select' 'output_word_V' <Predicate = (!icmp_ln177)> <Delay = 4.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 105 'br' <Predicate = (icmp_ln177)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.63>
ST_6 : Operation 106 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_word_V)" [p2peda.cpp:189]   --->   Operation 106 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:177]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.76>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%lfsr_decrypt_load = load i1* @lfsr_decrypt, align 1" [p2peda.cpp:193]   --->   Operation 108 'load' 'lfsr_decrypt_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.97ns)   --->   "%xor_ln193 = xor i1 %lfsr_decrypt_load, true" [p2peda.cpp:193]   --->   Operation 109 'xor' 'xor_ln193' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "store i1 %xor_ln193, i1* @lfsr_decrypt, align 1" [p2peda.cpp:193]   --->   Operation 110 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/2] (0.00ns)   --->   "%output_message_V_2 = call fastcc i128 @decrypt_aes(i128 %p_Val2_1_load)" [p2peda.cpp:195]   --->   Operation 111 'call' 'output_message_V_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%lower_64_V = trunc i128 %p_Val2_1_load to i64" [./../../blowfish/blowfish.cpp:290->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 112 'trunc' 'lower_64_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%upper_64_V = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_1_load, i32 64, i32 127)" [./../../blowfish/blowfish.cpp:291->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 113 'partselect' 'upper_64_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.76ns)   --->   "br label %8" [./../../blowfish/blowfish.cpp:292->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 114 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 3> <Delay = 6.02>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i4 [ 0, %7 ], [ %i_2, %9 ]"   --->   Operation 115 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.30ns)   --->   "%icmp_ln292 = icmp eq i4 %i_0_i_i, -8" [./../../blowfish/blowfish.cpp:292->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 116 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 117 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i_0_i_i, 1" [./../../blowfish/blowfish.cpp:292->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 118 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln292, label %.preheader.i.i.preheader, label %9" [./../../blowfish/blowfish.cpp:292->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i4 %i_0_i_i to i3" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 120 'trunc' 'trunc_ln296' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%Lo_assign_3 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln296, i3 0)" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 121 'bitconcatenate' 'Lo_assign_3' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln296 = or i6 %Lo_assign_3, 7" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 122 'or' 'or_ln296' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.42ns)   --->   "%icmp_ln681 = icmp ugt i6 %Lo_assign_3, %or_ln296" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 123 'icmp' 'icmp_ln681' <Predicate = (!icmp_ln292)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln681 = zext i6 %Lo_assign_3 to i7" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 124 'zext' 'zext_ln681' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln681_4 = zext i6 %or_ln296 to i7" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 125 'zext' 'zext_ln681_4' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%tmp_4 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_1_load, i32 63, i32 0)" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 126 'partselect' 'tmp_4' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (1.82ns)   --->   "%sub_ln681 = sub i7 %zext_ln681, %zext_ln681_4" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 127 'sub' 'sub_ln681' <Predicate = (!icmp_ln292)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%xor_ln681 = xor i7 %zext_ln681, 63" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 128 'xor' 'xor_ln681' <Predicate = (!icmp_ln292)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (1.82ns)   --->   "%sub_ln681_3 = sub i7 %zext_ln681_4, %zext_ln681" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 129 'sub' 'sub_ln681_3' <Predicate = (!icmp_ln292)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sub_ln681_4)   --->   "%select_ln681 = select i1 %icmp_ln681, i7 %sub_ln681, i7 %sub_ln681_3" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 130 'select' 'select_ln681' <Predicate = (!icmp_ln292)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%select_ln681_3 = select i1 %icmp_ln681, i64 %tmp_4, i64 %lower_64_V" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 131 'select' 'select_ln681_3' <Predicate = (!icmp_ln292)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%select_ln681_4 = select i1 %icmp_ln681, i7 %xor_ln681, i7 %zext_ln681" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 132 'select' 'select_ln681_4' <Predicate = (!icmp_ln292)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln681_4 = sub i7 63, %select_ln681" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 133 'sub' 'sub_ln681_4' <Predicate = (!icmp_ln292)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681)   --->   "%zext_ln681_5 = zext i7 %select_ln681_4 to i64" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 134 'zext' 'zext_ln681_5' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (4.59ns) (out node of the LUT)   --->   "%lshr_ln681 = lshr i64 %select_ln681_3, %zext_ln681_5" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 135 'lshr' 'lshr_ln681' <Predicate = (!icmp_ln292)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (1.76ns)   --->   "br label %.preheader.i.i" [./../../blowfish/blowfish.cpp:300->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 136 'br' <Predicate = (icmp_ln292)> <Delay = 1.76>

State 9 <SV = 4> <Delay = 5.36>
ST_9 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln681_6 = zext i7 %sub_ln681_4 to i64" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 137 'zext' 'zext_ln681_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln681_2 = lshr i64 -1, %zext_ln681_6" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 138 'lshr' 'lshr_ln681_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (3.04ns) (out node of the LUT)   --->   "%p_Result_s = and i64 %lshr_ln681, %lshr_ln681_2" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 139 'and' 'p_Result_s' <Predicate = true> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln296_1 = trunc i64 %p_Result_s to i8" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 140 'trunc' 'trunc_ln296_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i4 %i_0_i_i to i64" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 141 'zext' 'zext_ln296' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%ciphertext1_addr = getelementptr [8 x i8]* %ciphertext1, i64 0, i64 %zext_ln296" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 142 'getelementptr' 'ciphertext1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (2.32ns)   --->   "store i8 %trunc_ln296_1, i8* %ciphertext1_addr, align 1" [./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 143 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "br label %8" [./../../blowfish/blowfish.cpp:292->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 6.02>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%i1_0_i_i = phi i4 [ %i_4, %10 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 145 'phi' 'i1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (1.30ns)   --->   "%icmp_ln300 = icmp eq i4 %i1_0_i_i, -8" [./../../blowfish/blowfish.cpp:300->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 146 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 147 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i1_0_i_i, 1" [./../../blowfish/blowfish.cpp:300->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 148 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln300, label %decrypt_bf.exit, label %10" [./../../blowfish/blowfish.cpp:300->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i4 %i1_0_i_i to i3" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 150 'trunc' 'trunc_ln304' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%Lo_assign_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln304, i3 0)" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 151 'bitconcatenate' 'Lo_assign_4' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln304 = or i6 %Lo_assign_4, 7" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 152 'or' 'or_ln304' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (1.42ns)   --->   "%icmp_ln681_1 = icmp ugt i6 %Lo_assign_4, %or_ln304" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 153 'icmp' 'icmp_ln681_1' <Predicate = (!icmp_ln300)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln681_7 = zext i6 %Lo_assign_4 to i7" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 154 'zext' 'zext_ln681_7' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln681_8 = zext i6 %or_ln304 to i7" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 155 'zext' 'zext_ln681_8' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681_3)   --->   "%tmp_5 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_1_load, i32 127, i32 64)" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 156 'partselect' 'tmp_5' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (1.82ns)   --->   "%sub_ln681_5 = sub i7 %zext_ln681_7, %zext_ln681_8" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 157 'sub' 'sub_ln681_5' <Predicate = (!icmp_ln300)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681_3)   --->   "%xor_ln681_1 = xor i7 %zext_ln681_7, 63" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 158 'xor' 'xor_ln681_1' <Predicate = (!icmp_ln300)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (1.82ns)   --->   "%sub_ln681_6 = sub i7 %zext_ln681_8, %zext_ln681_7" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 159 'sub' 'sub_ln681_6' <Predicate = (!icmp_ln300)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sub_ln681_7)   --->   "%select_ln681_5 = select i1 %icmp_ln681_1, i7 %sub_ln681_5, i7 %sub_ln681_6" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 160 'select' 'select_ln681_5' <Predicate = (!icmp_ln300)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681_3)   --->   "%select_ln681_6 = select i1 %icmp_ln681_1, i64 %tmp_5, i64 %upper_64_V" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 161 'select' 'select_ln681_6' <Predicate = (!icmp_ln300)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681_3)   --->   "%select_ln681_7 = select i1 %icmp_ln681_1, i7 %xor_ln681_1, i7 %zext_ln681_7" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 162 'select' 'select_ln681_7' <Predicate = (!icmp_ln300)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln681_7 = sub i7 63, %select_ln681_5" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 163 'sub' 'sub_ln681_7' <Predicate = (!icmp_ln300)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln681_3)   --->   "%zext_ln681_9 = zext i7 %select_ln681_7 to i64" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 164 'zext' 'zext_ln681_9' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (4.59ns) (out node of the LUT)   --->   "%lshr_ln681_3 = lshr i64 %select_ln681_6, %zext_ln681_9" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 165 'lshr' 'lshr_ln681_3' <Predicate = (!icmp_ln300)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [2/2] (1.76ns)   --->   "call fastcc void @Blowfish_Decrypt([8 x i8]* %ciphertext1, [8 x i8]* %decryptedtext1)" [p2peda.cpp:110->p2peda.cpp:196]   --->   Operation 166 'call' <Predicate = (icmp_ln300)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 167 [2/2] (1.76ns)   --->   "call fastcc void @Blowfish_Decrypt([8 x i8]* %ciphertext2, [8 x i8]* %decryptedtext2)" [p2peda.cpp:111->p2peda.cpp:196]   --->   Operation 167 'call' <Predicate = (icmp_ln300)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 5.36>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Result_6)   --->   "%zext_ln681_10 = zext i7 %sub_ln681_7 to i64" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 168 'zext' 'zext_ln681_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node p_Result_6)   --->   "%lshr_ln681_4 = lshr i64 -1, %zext_ln681_10" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 169 'lshr' 'lshr_ln681_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (3.04ns) (out node of the LUT)   --->   "%p_Result_6 = and i64 %lshr_ln681_3, %lshr_ln681_4" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 170 'and' 'p_Result_6' <Predicate = true> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln304_1 = trunc i64 %p_Result_6 to i8" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 171 'trunc' 'trunc_ln304_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i4 %i1_0_i_i to i64" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 172 'zext' 'zext_ln304' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%ciphertext2_addr = getelementptr [8 x i8]* %ciphertext2, i64 0, i64 %zext_ln304" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 173 'getelementptr' 'ciphertext2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (2.32ns)   --->   "store i8 %trunc_ln304_1, i8* %ciphertext2_addr, align 1" [./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 174 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [./../../blowfish/blowfish.cpp:300->p2peda.cpp:107->p2peda.cpp:196]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.76>
ST_12 : Operation 176 [1/2] (0.00ns)   --->   "call fastcc void @Blowfish_Decrypt([8 x i8]* %ciphertext1, [8 x i8]* %decryptedtext1)" [p2peda.cpp:110->p2peda.cpp:196]   --->   Operation 176 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 177 [1/2] (0.00ns)   --->   "call fastcc void @Blowfish_Decrypt([8 x i8]* %ciphertext2, [8 x i8]* %decryptedtext2)" [p2peda.cpp:111->p2peda.cpp:196]   --->   Operation 177 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 178 [1/1] (1.76ns)   --->   "br label %11" [p2peda.cpp:206]   --->   Operation 178 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 6> <Delay = 6.02>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ 0, %decrypt_bf.exit ], [ %i_5, %_ifconv1 ]"   --->   Operation 179 'phi' 'i2_0' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i8 [ 0, %decrypt_bf.exit ], [ %add_ln215, %_ifconv1 ]" [p2peda.cpp:215]   --->   Operation 180 'phi' 'phi_mul5' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (1.13ns)   --->   "%icmp_ln206 = icmp eq i3 %i2_0, -3" [p2peda.cpp:206]   --->   Operation 181 'icmp' 'icmp_ln206' <Predicate = (tmp)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 182 'speclooptripcount' 'empty_32' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (1.65ns)   --->   "%i_5 = add i3 %i2_0, 1" [p2peda.cpp:206]   --->   Operation 183 'add' 'i_5' <Predicate = (tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln206, label %.loopexit.loopexit, label %_ifconv1" [p2peda.cpp:206]   --->   Operation 184 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (1.13ns)   --->   "%icmp_ln209 = icmp eq i3 %i2_0, -4" [p2peda.cpp:209]   --->   Operation 185 'icmp' 'icmp_ln209' <Predicate = (tmp & !icmp_ln206)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%p_Result_4 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %output_message_V_2, i32 116, i32 127)" [p2peda.cpp:211]   --->   Operation 186 'partselect' 'p_Result_4' <Predicate = (tmp & !icmp_ln206)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%zext_ln215 = zext i12 %p_Result_4 to i29" [p2peda.cpp:211]   --->   Operation 187 'zext' 'zext_ln215' <Predicate = (tmp & !icmp_ln206)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%p_Result_14 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 1, i29 %zext_ln215)" [p2peda.cpp:211]   --->   Operation 188 'bitconcatenate' 'p_Result_14' <Predicate = (tmp & !icmp_ln206)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (1.91ns)   --->   "%add_ln215 = add i8 %phi_mul5, 29" [p2peda.cpp:215]   --->   Operation 189 'add' 'add_ln215' <Predicate = (tmp & !icmp_ln206)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%zext_ln647_1 = zext i8 %phi_mul5 to i128" [p2peda.cpp:215]   --->   Operation 190 'zext' 'zext_ln647_1' <Predicate = (tmp & !icmp_ln206)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%lshr_ln647_1 = lshr i128 %output_message_V_2, %zext_ln647_1" [p2peda.cpp:215]   --->   Operation 191 'lshr' 'lshr_ln647_1' <Predicate = (tmp & !icmp_ln206)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%trunc_ln215_1 = trunc i128 %lshr_ln647_1 to i29" [p2peda.cpp:215]   --->   Operation 192 'trunc' 'trunc_ln215_1' <Predicate = (tmp & !icmp_ln206)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 0, i29 %trunc_ln215_1)" [p2peda.cpp:215]   --->   Operation 193 'bitconcatenate' 'p_Result_15' <Predicate = (tmp & !icmp_ln206)> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (4.89ns) (out node of the LUT)   --->   "%output_word_V_6 = select i1 %icmp_ln209, i32 %p_Result_14, i32 %p_Result_15" [p2peda.cpp:209]   --->   Operation 194 'select' 'output_word_V_6' <Predicate = (tmp & !icmp_ln206)> <Delay = 4.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 195 'br' <Predicate = (tmp & icmp_ln206)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "ret void" [p2peda.cpp:222]   --->   Operation 196 'ret' <Predicate = (icmp_ln206) | (!tmp)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 3.63>
ST_14 : Operation 197 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_word_V_6)" [p2peda.cpp:218]   --->   Operation 197 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "br label %11" [p2peda.cpp:206]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.81ns
The critical path consists of the following:
	'alloca' operation ('__Val2__') [24]  (0 ns)
	'store' operation ('store_ln146', p2peda.cpp:146) of constant 0 on local variable '__Val2__' [34]  (1.81 ns)

 <State 2>: 6.38ns
The critical path consists of the following:
	fifo read on port 'strm_in_V_V' (p2peda.cpp:149) [50]  (3.63 ns)
	'xor' operation ('xor_ln150', p2peda.cpp:150) [52]  (0.978 ns)
	'store' operation ('store_ln153', p2peda.cpp:153) of variable 'xor_ln150', p2peda.cpp:150 on local variable 'reading_0' [55]  (1.77 ns)

 <State 3>: 8.08ns
The critical path consists of the following:
	'shl' operation ('shl_ln414', p2peda.cpp:157) [75]  (4.34 ns)
	'select' operation ('select_ln414_3', p2peda.cpp:157) [77]  (0 ns)
	'and' operation ('and_ln414_2', p2peda.cpp:157) [83]  (0 ns)
	'or' operation ('__Result__', p2peda.cpp:157) [84]  (1.92 ns)
	'store' operation ('store_ln157', p2peda.cpp:157) of variable '__Result__', p2peda.cpp:157 on local variable '__Val2__' [85]  (1.81 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', p2peda.cpp:177) [103]  (1.77 ns)

 <State 5>: 6.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', p2peda.cpp:177) [103]  (0 ns)
	'icmp' operation ('icmp_ln180', p2peda.cpp:180) [110]  (1.13 ns)
	'select' operation ('output_word.V', p2peda.cpp:180) [119]  (4.89 ns)

 <State 6>: 3.63ns
The critical path consists of the following:
	fifo write on port 'strm_out_V_V' (p2peda.cpp:189) [120]  (3.63 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./../../blowfish/blowfish.cpp:292->p2peda.cpp:107->p2peda.cpp:196) [133]  (1.77 ns)

 <State 8>: 6.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./../../blowfish/blowfish.cpp:292->p2peda.cpp:107->p2peda.cpp:196) [133]  (0 ns)
	'icmp' operation ('icmp_ln681', ./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196) [142]  (1.43 ns)
	'select' operation ('select_ln681_3', ./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196) [150]  (0 ns)
	'lshr' operation ('lshr_ln681', ./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196) [155]  (4.59 ns)

 <State 9>: 5.37ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln681_2', ./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196) [156]  (0 ns)
	'and' operation ('__Result__', ./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196) [157]  (3.04 ns)
	'store' operation ('store_ln296', ./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196) of variable 'trunc_ln296_1', ./../../blowfish/blowfish.cpp:296->p2peda.cpp:107->p2peda.cpp:196 on array 'ciphertext1', p2peda.cpp:95->p2peda.cpp:196 [161]  (2.32 ns)

 <State 10>: 6.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./../../blowfish/blowfish.cpp:300->p2peda.cpp:107->p2peda.cpp:196) [166]  (0 ns)
	'icmp' operation ('icmp_ln681_1', ./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196) [175]  (1.43 ns)
	'select' operation ('select_ln681_6', ./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196) [183]  (0 ns)
	'lshr' operation ('lshr_ln681_3', ./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196) [188]  (4.59 ns)

 <State 11>: 5.37ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln681_4', ./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196) [189]  (0 ns)
	'and' operation ('__Result__', ./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196) [190]  (3.04 ns)
	'store' operation ('store_ln304', ./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196) of variable 'trunc_ln304_1', ./../../blowfish/blowfish.cpp:304->p2peda.cpp:107->p2peda.cpp:196 on array 'ciphertext2', p2peda.cpp:96->p2peda.cpp:196 [194]  (2.32 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', p2peda.cpp:206) [201]  (1.77 ns)

 <State 13>: 6.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', p2peda.cpp:206) [201]  (0 ns)
	'icmp' operation ('icmp_ln209', p2peda.cpp:209) [208]  (1.13 ns)
	'select' operation ('output_word.V', p2peda.cpp:209) [217]  (4.89 ns)

 <State 14>: 3.63ns
The critical path consists of the following:
	fifo write on port 'strm_out_V_V' (p2peda.cpp:218) [218]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
