; ModuleID = 'bench/qemu/original/meson-generated_.._trace_trace-hw_display.c.ll'
source_filename = "bench/qemu/original/meson-generated_.._trace_trace-hw_display.c.ll"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.TraceEvent = type { i32, ptr, i8, ptr }

@.str = private unnamed_addr constant [14 x i8] c"jazz_led_read\00", align 1
@_TRACE_JAZZ_LED_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_JAZZ_LED_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str, i8 1, ptr @_TRACE_JAZZ_LED_READ_DSTATE }, align 8
@.str.1 = private unnamed_addr constant [15 x i8] c"jazz_led_write\00", align 1
@_TRACE_JAZZ_LED_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_JAZZ_LED_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.1, i8 1, ptr @_TRACE_JAZZ_LED_WRITE_DSTATE }, align 8
@.str.2 = private unnamed_addr constant [18 x i8] c"xenfb_mouse_event\00", align 1
@_TRACE_XENFB_MOUSE_EVENT_DSTATE = dso_local global i16 0, align 2
@_TRACE_XENFB_MOUSE_EVENT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.2, i8 1, ptr @_TRACE_XENFB_MOUSE_EVENT_DSTATE }, align 8
@.str.3 = private unnamed_addr constant [16 x i8] c"xenfb_key_event\00", align 1
@_TRACE_XENFB_KEY_EVENT_DSTATE = dso_local global i16 0, align 2
@_TRACE_XENFB_KEY_EVENT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.3, i8 1, ptr @_TRACE_XENFB_KEY_EVENT_DSTATE }, align 8
@.str.4 = private unnamed_addr constant [22 x i8] c"xenfb_input_connected\00", align 1
@_TRACE_XENFB_INPUT_CONNECTED_DSTATE = dso_local global i16 0, align 2
@_TRACE_XENFB_INPUT_CONNECTED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.4, i8 1, ptr @_TRACE_XENFB_INPUT_CONNECTED_DSTATE }, align 8
@.str.5 = private unnamed_addr constant [12 x i8] c"g364fb_read\00", align 1
@_TRACE_G364FB_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_G364FB_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.5, i8 1, ptr @_TRACE_G364FB_READ_DSTATE }, align 8
@.str.6 = private unnamed_addr constant [13 x i8] c"g364fb_write\00", align 1
@_TRACE_G364FB_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_G364FB_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.6, i8 1, ptr @_TRACE_G364FB_WRITE_DSTATE }, align 8
@.str.7 = private unnamed_addr constant [18 x i8] c"vmware_value_read\00", align 1
@_TRACE_VMWARE_VALUE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMWARE_VALUE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.7, i8 1, ptr @_TRACE_VMWARE_VALUE_READ_DSTATE }, align 8
@.str.8 = private unnamed_addr constant [19 x i8] c"vmware_value_write\00", align 1
@_TRACE_VMWARE_VALUE_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMWARE_VALUE_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.8, i8 1, ptr @_TRACE_VMWARE_VALUE_WRITE_DSTATE }, align 8
@.str.9 = private unnamed_addr constant [20 x i8] c"vmware_palette_read\00", align 1
@_TRACE_VMWARE_PALETTE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMWARE_PALETTE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.9, i8 1, ptr @_TRACE_VMWARE_PALETTE_READ_DSTATE }, align 8
@.str.10 = private unnamed_addr constant [21 x i8] c"vmware_palette_write\00", align 1
@_TRACE_VMWARE_PALETTE_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMWARE_PALETTE_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.10, i8 1, ptr @_TRACE_VMWARE_PALETTE_WRITE_DSTATE }, align 8
@.str.11 = private unnamed_addr constant [20 x i8] c"vmware_scratch_read\00", align 1
@_TRACE_VMWARE_SCRATCH_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMWARE_SCRATCH_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.11, i8 1, ptr @_TRACE_VMWARE_SCRATCH_READ_DSTATE }, align 8
@.str.12 = private unnamed_addr constant [21 x i8] c"vmware_scratch_write\00", align 1
@_TRACE_VMWARE_SCRATCH_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMWARE_SCRATCH_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.12, i8 1, ptr @_TRACE_VMWARE_SCRATCH_WRITE_DSTATE }, align 8
@.str.13 = private unnamed_addr constant [15 x i8] c"vmware_setmode\00", align 1
@_TRACE_VMWARE_SETMODE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMWARE_SETMODE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.13, i8 1, ptr @_TRACE_VMWARE_SETMODE_DSTATE }, align 8
@.str.14 = private unnamed_addr constant [34 x i8] c"vmware_verify_rect_less_than_zero\00", align 1
@_TRACE_VMWARE_VERIFY_RECT_LESS_THAN_ZERO_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMWARE_VERIFY_RECT_LESS_THAN_ZERO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.14, i8 1, ptr @_TRACE_VMWARE_VERIFY_RECT_LESS_THAN_ZERO_DSTATE }, align 8
@.str.15 = private unnamed_addr constant [38 x i8] c"vmware_verify_rect_greater_than_bound\00", align 1
@_TRACE_VMWARE_VERIFY_RECT_GREATER_THAN_BOUND_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMWARE_VERIFY_RECT_GREATER_THAN_BOUND_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.15, i8 1, ptr @_TRACE_VMWARE_VERIFY_RECT_GREATER_THAN_BOUND_DSTATE }, align 8
@.str.16 = private unnamed_addr constant [42 x i8] c"vmware_verify_rect_surface_bound_exceeded\00", align 1
@_TRACE_VMWARE_VERIFY_RECT_SURFACE_BOUND_EXCEEDED_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMWARE_VERIFY_RECT_SURFACE_BOUND_EXCEEDED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.16, i8 1, ptr @_TRACE_VMWARE_VERIFY_RECT_SURFACE_BOUND_EXCEEDED_DSTATE }, align 8
@.str.17 = private unnamed_addr constant [33 x i8] c"vmware_update_rect_delayed_flush\00", align 1
@_TRACE_VMWARE_UPDATE_RECT_DELAYED_FLUSH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMWARE_UPDATE_RECT_DELAYED_FLUSH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.17, i8 1, ptr @_TRACE_VMWARE_UPDATE_RECT_DELAYED_FLUSH_DSTATE }, align 8
@.str.18 = private unnamed_addr constant [20 x i8] c"virtio_gpu_features\00", align 1
@_TRACE_VIRTIO_GPU_FEATURES_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_FEATURES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.18, i8 1, ptr @_TRACE_VIRTIO_GPU_FEATURES_DSTATE }, align 8
@.str.19 = private unnamed_addr constant [32 x i8] c"virtio_gpu_cmd_get_display_info\00", align 1
@_TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.19, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_DSTATE }, align 8
@.str.20 = private unnamed_addr constant [24 x i8] c"virtio_gpu_cmd_get_edid\00", align 1
@_TRACE_VIRTIO_GPU_CMD_GET_EDID_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_GET_EDID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.20, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_GET_EDID_DSTATE }, align 8
@.str.21 = private unnamed_addr constant [27 x i8] c"virtio_gpu_cmd_set_scanout\00", align 1
@_TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.21, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_DSTATE }, align 8
@.str.22 = private unnamed_addr constant [32 x i8] c"virtio_gpu_cmd_set_scanout_blob\00", align 1
@_TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_BLOB_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_BLOB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.22, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_BLOB_DSTATE }, align 8
@.str.23 = private unnamed_addr constant [29 x i8] c"virtio_gpu_cmd_res_create_2d\00", align 1
@_TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.23, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_DSTATE }, align 8
@.str.24 = private unnamed_addr constant [29 x i8] c"virtio_gpu_cmd_res_create_3d\00", align 1
@_TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.24, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_DSTATE }, align 8
@.str.25 = private unnamed_addr constant [31 x i8] c"virtio_gpu_cmd_res_create_blob\00", align 1
@_TRACE_VIRTIO_GPU_CMD_RES_CREATE_BLOB_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_RES_CREATE_BLOB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.25, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_RES_CREATE_BLOB_DSTATE }, align 8
@.str.26 = private unnamed_addr constant [25 x i8] c"virtio_gpu_cmd_res_unref\00", align 1
@_TRACE_VIRTIO_GPU_CMD_RES_UNREF_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_RES_UNREF_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.26, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_RES_UNREF_DSTATE }, align 8
@.str.27 = private unnamed_addr constant [31 x i8] c"virtio_gpu_cmd_res_back_attach\00", align 1
@_TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.27, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_DSTATE }, align 8
@.str.28 = private unnamed_addr constant [31 x i8] c"virtio_gpu_cmd_res_back_detach\00", align 1
@_TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.28, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_DSTATE }, align 8
@.str.29 = private unnamed_addr constant [31 x i8] c"virtio_gpu_cmd_res_xfer_toh_2d\00", align 1
@_TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.29, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_DSTATE }, align 8
@.str.30 = private unnamed_addr constant [31 x i8] c"virtio_gpu_cmd_res_xfer_toh_3d\00", align 1
@_TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.30, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_DSTATE }, align 8
@.str.31 = private unnamed_addr constant [33 x i8] c"virtio_gpu_cmd_res_xfer_fromh_3d\00", align 1
@_TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.31, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_DSTATE }, align 8
@.str.32 = private unnamed_addr constant [25 x i8] c"virtio_gpu_cmd_res_flush\00", align 1
@_TRACE_VIRTIO_GPU_CMD_RES_FLUSH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_RES_FLUSH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.32, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_RES_FLUSH_DSTATE }, align 8
@.str.33 = private unnamed_addr constant [26 x i8] c"virtio_gpu_cmd_ctx_create\00", align 1
@_TRACE_VIRTIO_GPU_CMD_CTX_CREATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_CTX_CREATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.33, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_CTX_CREATE_DSTATE }, align 8
@.str.34 = private unnamed_addr constant [27 x i8] c"virtio_gpu_cmd_ctx_destroy\00", align 1
@_TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.34, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_DSTATE }, align 8
@.str.35 = private unnamed_addr constant [30 x i8] c"virtio_gpu_cmd_ctx_res_attach\00", align 1
@_TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.35, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_DSTATE }, align 8
@.str.36 = private unnamed_addr constant [30 x i8] c"virtio_gpu_cmd_ctx_res_detach\00", align 1
@_TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.36, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_DSTATE }, align 8
@.str.37 = private unnamed_addr constant [26 x i8] c"virtio_gpu_cmd_ctx_submit\00", align 1
@_TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.37, i8 1, ptr @_TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_DSTATE }, align 8
@.str.38 = private unnamed_addr constant [25 x i8] c"virtio_gpu_update_cursor\00", align 1
@_TRACE_VIRTIO_GPU_UPDATE_CURSOR_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_UPDATE_CURSOR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.38, i8 1, ptr @_TRACE_VIRTIO_GPU_UPDATE_CURSOR_DSTATE }, align 8
@.str.39 = private unnamed_addr constant [22 x i8] c"virtio_gpu_fence_ctrl\00", align 1
@_TRACE_VIRTIO_GPU_FENCE_CTRL_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_FENCE_CTRL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.39, i8 1, ptr @_TRACE_VIRTIO_GPU_FENCE_CTRL_DSTATE }, align 8
@.str.40 = private unnamed_addr constant [22 x i8] c"virtio_gpu_fence_resp\00", align 1
@_TRACE_VIRTIO_GPU_FENCE_RESP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRTIO_GPU_FENCE_RESP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.40, i8 1, ptr @_TRACE_VIRTIO_GPU_FENCE_RESP_DSTATE }, align 8
@.str.41 = private unnamed_addr constant [17 x i8] c"qxl_io_write_vga\00", align 1
@_TRACE_QXL_IO_WRITE_VGA_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_IO_WRITE_VGA_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.41, i8 0, ptr @_TRACE_QXL_IO_WRITE_VGA_DSTATE }, align 8
@.str.42 = private unnamed_addr constant [25 x i8] c"qxl_create_guest_primary\00", align 1
@_TRACE_QXL_CREATE_GUEST_PRIMARY_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_CREATE_GUEST_PRIMARY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.42, i8 1, ptr @_TRACE_QXL_CREATE_GUEST_PRIMARY_DSTATE }, align 8
@.str.43 = private unnamed_addr constant [30 x i8] c"qxl_create_guest_primary_rest\00", align 1
@_TRACE_QXL_CREATE_GUEST_PRIMARY_REST_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_CREATE_GUEST_PRIMARY_REST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.43, i8 1, ptr @_TRACE_QXL_CREATE_GUEST_PRIMARY_REST_DSTATE }, align 8
@.str.44 = private unnamed_addr constant [20 x i8] c"qxl_destroy_primary\00", align 1
@_TRACE_QXL_DESTROY_PRIMARY_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_DESTROY_PRIMARY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.44, i8 1, ptr @_TRACE_QXL_DESTROY_PRIMARY_DSTATE }, align 8
@.str.45 = private unnamed_addr constant [19 x i8] c"qxl_enter_vga_mode\00", align 1
@_TRACE_QXL_ENTER_VGA_MODE_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_ENTER_VGA_MODE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.45, i8 1, ptr @_TRACE_QXL_ENTER_VGA_MODE_DSTATE }, align 8
@.str.46 = private unnamed_addr constant [18 x i8] c"qxl_exit_vga_mode\00", align 1
@_TRACE_QXL_EXIT_VGA_MODE_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_EXIT_VGA_MODE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.46, i8 1, ptr @_TRACE_QXL_EXIT_VGA_MODE_DSTATE }, align 8
@.str.47 = private unnamed_addr constant [15 x i8] c"qxl_hard_reset\00", align 1
@_TRACE_QXL_HARD_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_HARD_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.47, i8 1, ptr @_TRACE_QXL_HARD_RESET_DSTATE }, align 8
@.str.48 = private unnamed_addr constant [32 x i8] c"qxl_interface_async_complete_io\00", align 1
@_TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.48, i8 1, ptr @_TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_DSTATE }, align 8
@.str.49 = private unnamed_addr constant [28 x i8] c"qxl_interface_attach_worker\00", align 1
@_TRACE_QXL_INTERFACE_ATTACH_WORKER_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_INTERFACE_ATTACH_WORKER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.49, i8 1, ptr @_TRACE_QXL_INTERFACE_ATTACH_WORKER_DSTATE }, align 8
@.str.50 = private unnamed_addr constant [28 x i8] c"qxl_interface_get_init_info\00", align 1
@_TRACE_QXL_INTERFACE_GET_INIT_INFO_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_INTERFACE_GET_INIT_INFO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.50, i8 1, ptr @_TRACE_QXL_INTERFACE_GET_INIT_INFO_DSTATE }, align 8
@.str.51 = private unnamed_addr constant [36 x i8] c"qxl_interface_set_compression_level\00", align 1
@_TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.51, i8 1, ptr @_TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_DSTATE }, align 8
@.str.52 = private unnamed_addr constant [35 x i8] c"qxl_interface_update_area_complete\00", align 1
@_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.52, i8 1, ptr @_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_DSTATE }, align 8
@.str.53 = private unnamed_addr constant [40 x i8] c"qxl_interface_update_area_complete_rest\00", align 1
@_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.53, i8 1, ptr @_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_DSTATE }, align 8
@.str.54 = private unnamed_addr constant [44 x i8] c"qxl_interface_update_area_complete_overflow\00", align 1
@_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.54, i8 1, ptr @_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_DSTATE }, align 8
@.str.55 = private unnamed_addr constant [47 x i8] c"qxl_interface_update_area_complete_schedule_bh\00", align 1
@_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.55, i8 1, ptr @_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_DSTATE }, align 8
@.str.56 = private unnamed_addr constant [31 x i8] c"qxl_io_destroy_primary_ignored\00", align 1
@_TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.56, i8 1, ptr @_TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_DSTATE }, align 8
@.str.57 = private unnamed_addr constant [11 x i8] c"qxl_io_log\00", align 1
@_TRACE_QXL_IO_LOG_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_IO_LOG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.57, i8 1, ptr @_TRACE_QXL_IO_LOG_DSTATE }, align 8
@.str.58 = private unnamed_addr constant [23 x i8] c"qxl_io_read_unexpected\00", align 1
@_TRACE_QXL_IO_READ_UNEXPECTED_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_IO_READ_UNEXPECTED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.58, i8 1, ptr @_TRACE_QXL_IO_READ_UNEXPECTED_DSTATE }, align 8
@.str.59 = private unnamed_addr constant [27 x i8] c"qxl_io_unexpected_vga_mode\00", align 1
@_TRACE_QXL_IO_UNEXPECTED_VGA_MODE_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_IO_UNEXPECTED_VGA_MODE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.59, i8 1, ptr @_TRACE_QXL_IO_UNEXPECTED_VGA_MODE_DSTATE }, align 8
@.str.60 = private unnamed_addr constant [13 x i8] c"qxl_io_write\00", align 1
@_TRACE_QXL_IO_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_IO_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.60, i8 1, ptr @_TRACE_QXL_IO_WRITE_DSTATE }, align 8
@.str.61 = private unnamed_addr constant [22 x i8] c"qxl_memslot_add_guest\00", align 1
@_TRACE_QXL_MEMSLOT_ADD_GUEST_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_MEMSLOT_ADD_GUEST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.61, i8 1, ptr @_TRACE_QXL_MEMSLOT_ADD_GUEST_DSTATE }, align 8
@.str.62 = private unnamed_addr constant [14 x i8] c"qxl_post_load\00", align 1
@_TRACE_QXL_POST_LOAD_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_POST_LOAD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.62, i8 1, ptr @_TRACE_QXL_POST_LOAD_DSTATE }, align 8
@.str.63 = private unnamed_addr constant [13 x i8] c"qxl_pre_load\00", align 1
@_TRACE_QXL_PRE_LOAD_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_PRE_LOAD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.63, i8 1, ptr @_TRACE_QXL_PRE_LOAD_DSTATE }, align 8
@.str.64 = private unnamed_addr constant [13 x i8] c"qxl_pre_save\00", align 1
@_TRACE_QXL_PRE_SAVE_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_PRE_SAVE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.64, i8 1, ptr @_TRACE_QXL_PRE_SAVE_DSTATE }, align 8
@.str.65 = private unnamed_addr constant [19 x i8] c"qxl_reset_surfaces\00", align 1
@_TRACE_QXL_RESET_SURFACES_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RESET_SURFACES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.65, i8 1, ptr @_TRACE_QXL_RESET_SURFACES_DSTATE }, align 8
@.str.66 = private unnamed_addr constant [23 x i8] c"qxl_ring_command_check\00", align 1
@_TRACE_QXL_RING_COMMAND_CHECK_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RING_COMMAND_CHECK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.66, i8 1, ptr @_TRACE_QXL_RING_COMMAND_CHECK_DSTATE }, align 8
@.str.67 = private unnamed_addr constant [21 x i8] c"qxl_ring_command_get\00", align 1
@_TRACE_QXL_RING_COMMAND_GET_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RING_COMMAND_GET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.67, i8 1, ptr @_TRACE_QXL_RING_COMMAND_GET_DSTATE }, align 8
@.str.68 = private unnamed_addr constant [34 x i8] c"qxl_ring_command_req_notification\00", align 1
@_TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.68, i8 1, ptr @_TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_DSTATE }, align 8
@.str.69 = private unnamed_addr constant [22 x i8] c"qxl_ring_cursor_check\00", align 1
@_TRACE_QXL_RING_CURSOR_CHECK_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RING_CURSOR_CHECK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.69, i8 1, ptr @_TRACE_QXL_RING_CURSOR_CHECK_DSTATE }, align 8
@.str.70 = private unnamed_addr constant [20 x i8] c"qxl_ring_cursor_get\00", align 1
@_TRACE_QXL_RING_CURSOR_GET_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RING_CURSOR_GET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.70, i8 1, ptr @_TRACE_QXL_RING_CURSOR_GET_DSTATE }, align 8
@.str.71 = private unnamed_addr constant [33 x i8] c"qxl_ring_cursor_req_notification\00", align 1
@_TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.71, i8 1, ptr @_TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_DSTATE }, align 8
@.str.72 = private unnamed_addr constant [18 x i8] c"qxl_ring_res_push\00", align 1
@_TRACE_QXL_RING_RES_PUSH_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RING_RES_PUSH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.72, i8 1, ptr @_TRACE_QXL_RING_RES_PUSH_DSTATE }, align 8
@.str.73 = private unnamed_addr constant [23 x i8] c"qxl_ring_res_push_rest\00", align 1
@_TRACE_QXL_RING_RES_PUSH_REST_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RING_RES_PUSH_REST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.73, i8 1, ptr @_TRACE_QXL_RING_RES_PUSH_REST_DSTATE }, align 8
@.str.74 = private unnamed_addr constant [17 x i8] c"qxl_ring_res_put\00", align 1
@_TRACE_QXL_RING_RES_PUT_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RING_RES_PUT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.74, i8 1, ptr @_TRACE_QXL_RING_RES_PUT_DSTATE }, align 8
@.str.75 = private unnamed_addr constant [13 x i8] c"qxl_set_mode\00", align 1
@_TRACE_QXL_SET_MODE_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SET_MODE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.75, i8 1, ptr @_TRACE_QXL_SET_MODE_DSTATE }, align 8
@.str.76 = private unnamed_addr constant [15 x i8] c"qxl_soft_reset\00", align 1
@_TRACE_QXL_SOFT_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SOFT_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.76, i8 1, ptr @_TRACE_QXL_SOFT_RESET_DSTATE }, align 8
@.str.77 = private unnamed_addr constant [36 x i8] c"qxl_spice_destroy_surfaces_complete\00", align 1
@_TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.77, i8 1, ptr @_TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_DSTATE }, align 8
@.str.78 = private unnamed_addr constant [27 x i8] c"qxl_spice_destroy_surfaces\00", align 1
@_TRACE_QXL_SPICE_DESTROY_SURFACES_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_DESTROY_SURFACES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.78, i8 1, ptr @_TRACE_QXL_SPICE_DESTROY_SURFACES_DSTATE }, align 8
@.str.79 = private unnamed_addr constant [40 x i8] c"qxl_spice_destroy_surface_wait_complete\00", align 1
@_TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.79, i8 1, ptr @_TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_DSTATE }, align 8
@.str.80 = private unnamed_addr constant [31 x i8] c"qxl_spice_destroy_surface_wait\00", align 1
@_TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.80, i8 1, ptr @_TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_DSTATE }, align 8
@.str.81 = private unnamed_addr constant [31 x i8] c"qxl_spice_flush_surfaces_async\00", align 1
@_TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.81, i8 1, ptr @_TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_DSTATE }, align 8
@.str.82 = private unnamed_addr constant [26 x i8] c"qxl_spice_monitors_config\00", align 1
@_TRACE_QXL_SPICE_MONITORS_CONFIG_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_MONITORS_CONFIG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.82, i8 1, ptr @_TRACE_QXL_SPICE_MONITORS_CONFIG_DSTATE }, align 8
@.str.83 = private unnamed_addr constant [26 x i8] c"qxl_spice_loadvm_commands\00", align 1
@_TRACE_QXL_SPICE_LOADVM_COMMANDS_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_LOADVM_COMMANDS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.83, i8 1, ptr @_TRACE_QXL_SPICE_LOADVM_COMMANDS_DSTATE }, align 8
@.str.84 = private unnamed_addr constant [14 x i8] c"qxl_spice_oom\00", align 1
@_TRACE_QXL_SPICE_OOM_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_OOM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.84, i8 1, ptr @_TRACE_QXL_SPICE_OOM_DSTATE }, align 8
@.str.85 = private unnamed_addr constant [23 x i8] c"qxl_spice_reset_cursor\00", align 1
@_TRACE_QXL_SPICE_RESET_CURSOR_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_RESET_CURSOR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.85, i8 1, ptr @_TRACE_QXL_SPICE_RESET_CURSOR_DSTATE }, align 8
@.str.86 = private unnamed_addr constant [28 x i8] c"qxl_spice_reset_image_cache\00", align 1
@_TRACE_QXL_SPICE_RESET_IMAGE_CACHE_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_RESET_IMAGE_CACHE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.86, i8 1, ptr @_TRACE_QXL_SPICE_RESET_IMAGE_CACHE_DSTATE }, align 8
@.str.87 = private unnamed_addr constant [25 x i8] c"qxl_spice_reset_memslots\00", align 1
@_TRACE_QXL_SPICE_RESET_MEMSLOTS_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_RESET_MEMSLOTS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.87, i8 1, ptr @_TRACE_QXL_SPICE_RESET_MEMSLOTS_DSTATE }, align 8
@.str.88 = private unnamed_addr constant [22 x i8] c"qxl_spice_update_area\00", align 1
@_TRACE_QXL_SPICE_UPDATE_AREA_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_UPDATE_AREA_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.88, i8 1, ptr @_TRACE_QXL_SPICE_UPDATE_AREA_DSTATE }, align 8
@.str.89 = private unnamed_addr constant [27 x i8] c"qxl_spice_update_area_rest\00", align 1
@_TRACE_QXL_SPICE_UPDATE_AREA_REST_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SPICE_UPDATE_AREA_REST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.89, i8 1, ptr @_TRACE_QXL_SPICE_UPDATE_AREA_REST_DSTATE }, align 8
@.str.90 = private unnamed_addr constant [19 x i8] c"qxl_surfaces_dirty\00", align 1
@_TRACE_QXL_SURFACES_DIRTY_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SURFACES_DIRTY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.90, i8 1, ptr @_TRACE_QXL_SURFACES_DIRTY_DSTATE }, align 8
@.str.91 = private unnamed_addr constant [16 x i8] c"qxl_send_events\00", align 1
@_TRACE_QXL_SEND_EVENTS_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SEND_EVENTS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.91, i8 1, ptr @_TRACE_QXL_SEND_EVENTS_DSTATE }, align 8
@.str.92 = private unnamed_addr constant [27 x i8] c"qxl_send_events_vm_stopped\00", align 1
@_TRACE_QXL_SEND_EVENTS_VM_STOPPED_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SEND_EVENTS_VM_STOPPED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.92, i8 1, ptr @_TRACE_QXL_SEND_EVENTS_VM_STOPPED_DSTATE }, align 8
@.str.93 = private unnamed_addr constant [18 x i8] c"qxl_set_guest_bug\00", align 1
@_TRACE_QXL_SET_GUEST_BUG_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SET_GUEST_BUG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.93, i8 1, ptr @_TRACE_QXL_SET_GUEST_BUG_DSTATE }, align 8
@.str.94 = private unnamed_addr constant [37 x i8] c"qxl_interrupt_client_monitors_config\00", align 1
@_TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.94, i8 1, ptr @_TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_DSTATE }, align 8
@.str.95 = private unnamed_addr constant [48 x i8] c"qxl_client_monitors_config_unsupported_by_guest\00", align 1
@_TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.95, i8 1, ptr @_TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_DSTATE }, align 8
@.str.96 = private unnamed_addr constant [49 x i8] c"qxl_client_monitors_config_unsupported_by_device\00", align 1
@_TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.96, i8 1, ptr @_TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_DSTATE }, align 8
@.str.97 = private unnamed_addr constant [34 x i8] c"qxl_client_monitors_config_capped\00", align 1
@_TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.97, i8 1, ptr @_TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_DSTATE }, align 8
@.str.98 = private unnamed_addr constant [31 x i8] c"qxl_client_monitors_config_crc\00", align 1
@_TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.98, i8 1, ptr @_TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_DSTATE }, align 8
@.str.99 = private unnamed_addr constant [52 x i8] c"qxl_set_client_capabilities_unsupported_by_revision\00", align 1
@_TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.99, i8 1, ptr @_TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_DSTATE }, align 8
@.str.100 = private unnamed_addr constant [16 x i8] c"qxl_render_blit\00", align 1
@_TRACE_QXL_RENDER_BLIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RENDER_BLIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.100, i8 1, ptr @_TRACE_QXL_RENDER_BLIT_DSTATE }, align 8
@.str.101 = private unnamed_addr constant [33 x i8] c"qxl_render_guest_primary_resized\00", align 1
@_TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.101, i8 1, ptr @_TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_DSTATE }, align 8
@.str.102 = private unnamed_addr constant [28 x i8] c"qxl_render_update_area_done\00", align 1
@_TRACE_QXL_RENDER_UPDATE_AREA_DONE_DSTATE = dso_local global i16 0, align 2
@_TRACE_QXL_RENDER_UPDATE_AREA_DONE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.102, i8 1, ptr @_TRACE_QXL_RENDER_UPDATE_AREA_DONE_DSTATE }, align 8
@.str.103 = private unnamed_addr constant [16 x i8] c"vga_std_read_io\00", align 1
@_TRACE_VGA_STD_READ_IO_DSTATE = dso_local global i16 0, align 2
@_TRACE_VGA_STD_READ_IO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.103, i8 1, ptr @_TRACE_VGA_STD_READ_IO_DSTATE }, align 8
@.str.104 = private unnamed_addr constant [17 x i8] c"vga_std_write_io\00", align 1
@_TRACE_VGA_STD_WRITE_IO_DSTATE = dso_local global i16 0, align 2
@_TRACE_VGA_STD_WRITE_IO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.104, i8 1, ptr @_TRACE_VGA_STD_WRITE_IO_DSTATE }, align 8
@.str.105 = private unnamed_addr constant [13 x i8] c"vga_vbe_read\00", align 1
@_TRACE_VGA_VBE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VGA_VBE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.105, i8 1, ptr @_TRACE_VGA_VBE_READ_DSTATE }, align 8
@.str.106 = private unnamed_addr constant [14 x i8] c"vga_vbe_write\00", align 1
@_TRACE_VGA_VBE_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VGA_VBE_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.106, i8 1, ptr @_TRACE_VGA_VBE_WRITE_DSTATE }, align 8
@.str.107 = private unnamed_addr constant [19 x i8] c"vga_cirrus_read_io\00", align 1
@_TRACE_VGA_CIRRUS_READ_IO_DSTATE = dso_local global i16 0, align 2
@_TRACE_VGA_CIRRUS_READ_IO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.107, i8 1, ptr @_TRACE_VGA_CIRRUS_READ_IO_DSTATE }, align 8
@.str.108 = private unnamed_addr constant [20 x i8] c"vga_cirrus_write_io\00", align 1
@_TRACE_VGA_CIRRUS_WRITE_IO_DSTATE = dso_local global i16 0, align 2
@_TRACE_VGA_CIRRUS_WRITE_IO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.108, i8 1, ptr @_TRACE_VGA_CIRRUS_WRITE_IO_DSTATE }, align 8
@.str.109 = private unnamed_addr constant [21 x i8] c"vga_cirrus_write_blt\00", align 1
@_TRACE_VGA_CIRRUS_WRITE_BLT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VGA_CIRRUS_WRITE_BLT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.109, i8 1, ptr @_TRACE_VGA_CIRRUS_WRITE_BLT_DSTATE }, align 8
@.str.110 = private unnamed_addr constant [20 x i8] c"vga_cirrus_write_gr\00", align 1
@_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE = dso_local global i16 0, align 2
@_TRACE_VGA_CIRRUS_WRITE_GR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.110, i8 1, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_DSTATE }, align 8
@.str.111 = private unnamed_addr constant [24 x i8] c"vga_cirrus_bitblt_start\00", align 1
@_TRACE_VGA_CIRRUS_BITBLT_START_DSTATE = dso_local global i16 0, align 2
@_TRACE_VGA_CIRRUS_BITBLT_START_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.111, i8 1, ptr @_TRACE_VGA_CIRRUS_BITBLT_START_DSTATE }, align 8
@.str.112 = private unnamed_addr constant [17 x i8] c"sii9022_read_reg\00", align 1
@_TRACE_SII9022_READ_REG_DSTATE = dso_local global i16 0, align 2
@_TRACE_SII9022_READ_REG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.112, i8 1, ptr @_TRACE_SII9022_READ_REG_DSTATE }, align 8
@.str.113 = private unnamed_addr constant [18 x i8] c"sii9022_write_reg\00", align 1
@_TRACE_SII9022_WRITE_REG_DSTATE = dso_local global i16 0, align 2
@_TRACE_SII9022_WRITE_REG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.113, i8 1, ptr @_TRACE_SII9022_WRITE_REG_DSTATE }, align 8
@.str.114 = private unnamed_addr constant [20 x i8] c"sii9022_switch_mode\00", align 1
@_TRACE_SII9022_SWITCH_MODE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SII9022_SWITCH_MODE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.114, i8 1, ptr @_TRACE_SII9022_SWITCH_MODE_DSTATE }, align 8
@.str.115 = private unnamed_addr constant [12 x i8] c"ati_mm_read\00", align 1
@_TRACE_ATI_MM_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ATI_MM_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.115, i8 1, ptr @_TRACE_ATI_MM_READ_DSTATE }, align 8
@.str.116 = private unnamed_addr constant [13 x i8] c"ati_mm_write\00", align 1
@_TRACE_ATI_MM_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ATI_MM_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.116, i8 1, ptr @_TRACE_ATI_MM_WRITE_DSTATE }, align 8
@.str.117 = private unnamed_addr constant [16 x i8] c"artist_reg_read\00", align 1
@_TRACE_ARTIST_REG_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARTIST_REG_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.117, i8 1, ptr @_TRACE_ARTIST_REG_READ_DSTATE }, align 8
@.str.118 = private unnamed_addr constant [17 x i8] c"artist_reg_write\00", align 1
@_TRACE_ARTIST_REG_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARTIST_REG_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.118, i8 1, ptr @_TRACE_ARTIST_REG_WRITE_DSTATE }, align 8
@.str.119 = private unnamed_addr constant [17 x i8] c"artist_vram_read\00", align 1
@_TRACE_ARTIST_VRAM_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARTIST_VRAM_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.119, i8 1, ptr @_TRACE_ARTIST_VRAM_READ_DSTATE }, align 8
@.str.120 = private unnamed_addr constant [18 x i8] c"artist_vram_write\00", align 1
@_TRACE_ARTIST_VRAM_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARTIST_VRAM_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.120, i8 1, ptr @_TRACE_ARTIST_VRAM_WRITE_DSTATE }, align 8
@.str.121 = private unnamed_addr constant [19 x i8] c"artist_fill_window\00", align 1
@_TRACE_ARTIST_FILL_WINDOW_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARTIST_FILL_WINDOW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.121, i8 1, ptr @_TRACE_ARTIST_FILL_WINDOW_DSTATE }, align 8
@.str.122 = private unnamed_addr constant [18 x i8] c"artist_block_move\00", align 1
@_TRACE_ARTIST_BLOCK_MOVE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARTIST_BLOCK_MOVE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.122, i8 1, ptr @_TRACE_ARTIST_BLOCK_MOVE_DSTATE }, align 8
@.str.123 = private unnamed_addr constant [17 x i8] c"artist_draw_line\00", align 1
@_TRACE_ARTIST_DRAW_LINE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARTIST_DRAW_LINE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.123, i8 1, ptr @_TRACE_ARTIST_DRAW_LINE_DSTATE }, align 8
@.str.124 = private unnamed_addr constant [9 x i8] c"cg3_read\00", align 1
@_TRACE_CG3_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_CG3_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.124, i8 1, ptr @_TRACE_CG3_READ_DSTATE }, align 8
@.str.125 = private unnamed_addr constant [10 x i8] c"cg3_write\00", align 1
@_TRACE_CG3_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_CG3_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.125, i8 1, ptr @_TRACE_CG3_WRITE_DSTATE }, align 8
@.str.126 = private unnamed_addr constant [10 x i8] c"dpcd_read\00", align 1
@_TRACE_DPCD_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_DPCD_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.126, i8 1, ptr @_TRACE_DPCD_READ_DSTATE }, align 8
@.str.127 = private unnamed_addr constant [11 x i8] c"dpcd_write\00", align 1
@_TRACE_DPCD_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_DPCD_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.127, i8 1, ptr @_TRACE_DPCD_WRITE_DSTATE }, align 8
@.str.128 = private unnamed_addr constant [25 x i8] c"sm501_system_config_read\00", align 1
@_TRACE_SM501_SYSTEM_CONFIG_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SM501_SYSTEM_CONFIG_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.128, i8 1, ptr @_TRACE_SM501_SYSTEM_CONFIG_READ_DSTATE }, align 8
@.str.129 = private unnamed_addr constant [26 x i8] c"sm501_system_config_write\00", align 1
@_TRACE_SM501_SYSTEM_CONFIG_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SM501_SYSTEM_CONFIG_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.129, i8 1, ptr @_TRACE_SM501_SYSTEM_CONFIG_WRITE_DSTATE }, align 8
@.str.130 = private unnamed_addr constant [15 x i8] c"sm501_i2c_read\00", align 1
@_TRACE_SM501_I2C_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SM501_I2C_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.130, i8 1, ptr @_TRACE_SM501_I2C_READ_DSTATE }, align 8
@.str.131 = private unnamed_addr constant [16 x i8] c"sm501_i2c_write\00", align 1
@_TRACE_SM501_I2C_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SM501_I2C_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.131, i8 1, ptr @_TRACE_SM501_I2C_WRITE_DSTATE }, align 8
@.str.132 = private unnamed_addr constant [19 x i8] c"sm501_palette_read\00", align 1
@_TRACE_SM501_PALETTE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SM501_PALETTE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.132, i8 1, ptr @_TRACE_SM501_PALETTE_READ_DSTATE }, align 8
@.str.133 = private unnamed_addr constant [20 x i8] c"sm501_palette_write\00", align 1
@_TRACE_SM501_PALETTE_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SM501_PALETTE_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.133, i8 1, ptr @_TRACE_SM501_PALETTE_WRITE_DSTATE }, align 8
@.str.134 = private unnamed_addr constant [21 x i8] c"sm501_disp_ctrl_read\00", align 1
@_TRACE_SM501_DISP_CTRL_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SM501_DISP_CTRL_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.134, i8 1, ptr @_TRACE_SM501_DISP_CTRL_READ_DSTATE }, align 8
@.str.135 = private unnamed_addr constant [22 x i8] c"sm501_disp_ctrl_write\00", align 1
@_TRACE_SM501_DISP_CTRL_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SM501_DISP_CTRL_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.135, i8 1, ptr @_TRACE_SM501_DISP_CTRL_WRITE_DSTATE }, align 8
@.str.136 = private unnamed_addr constant [21 x i8] c"sm501_2d_engine_read\00", align 1
@_TRACE_SM501_2D_ENGINE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SM501_2D_ENGINE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.136, i8 1, ptr @_TRACE_SM501_2D_ENGINE_READ_DSTATE }, align 8
@.str.137 = private unnamed_addr constant [22 x i8] c"sm501_2d_engine_write\00", align 1
@_TRACE_SM501_2D_ENGINE_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SM501_2D_ENGINE_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.137, i8 1, ptr @_TRACE_SM501_2D_ENGINE_WRITE_DSTATE }, align 8
@.str.138 = private unnamed_addr constant [16 x i8] c"macfb_ctrl_read\00", align 1
@_TRACE_MACFB_CTRL_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_MACFB_CTRL_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.138, i8 1, ptr @_TRACE_MACFB_CTRL_READ_DSTATE }, align 8
@.str.139 = private unnamed_addr constant [17 x i8] c"macfb_ctrl_write\00", align 1
@_TRACE_MACFB_CTRL_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_MACFB_CTRL_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.139, i8 1, ptr @_TRACE_MACFB_CTRL_WRITE_DSTATE }, align 8
@.str.140 = private unnamed_addr constant [17 x i8] c"macfb_sense_read\00", align 1
@_TRACE_MACFB_SENSE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_MACFB_SENSE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.140, i8 1, ptr @_TRACE_MACFB_SENSE_READ_DSTATE }, align 8
@.str.141 = private unnamed_addr constant [18 x i8] c"macfb_sense_write\00", align 1
@_TRACE_MACFB_SENSE_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_MACFB_SENSE_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.141, i8 1, ptr @_TRACE_MACFB_SENSE_WRITE_DSTATE }, align 8
@.str.142 = private unnamed_addr constant [18 x i8] c"macfb_update_mode\00", align 1
@_TRACE_MACFB_UPDATE_MODE_DSTATE = dso_local global i16 0, align 2
@_TRACE_MACFB_UPDATE_MODE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.142, i8 1, ptr @_TRACE_MACFB_UPDATE_MODE_DSTATE }, align 8
@hw_display_trace_events = dso_local global [144 x ptr] [ptr @_TRACE_JAZZ_LED_READ_EVENT, ptr @_TRACE_JAZZ_LED_WRITE_EVENT, ptr @_TRACE_XENFB_MOUSE_EVENT_EVENT, ptr @_TRACE_XENFB_KEY_EVENT_EVENT, ptr @_TRACE_XENFB_INPUT_CONNECTED_EVENT, ptr @_TRACE_G364FB_READ_EVENT, ptr @_TRACE_G364FB_WRITE_EVENT, ptr @_TRACE_VMWARE_VALUE_READ_EVENT, ptr @_TRACE_VMWARE_VALUE_WRITE_EVENT, ptr @_TRACE_VMWARE_PALETTE_READ_EVENT, ptr @_TRACE_VMWARE_PALETTE_WRITE_EVENT, ptr @_TRACE_VMWARE_SCRATCH_READ_EVENT, ptr @_TRACE_VMWARE_SCRATCH_WRITE_EVENT, ptr @_TRACE_VMWARE_SETMODE_EVENT, ptr @_TRACE_VMWARE_VERIFY_RECT_LESS_THAN_ZERO_EVENT, ptr @_TRACE_VMWARE_VERIFY_RECT_GREATER_THAN_BOUND_EVENT, ptr @_TRACE_VMWARE_VERIFY_RECT_SURFACE_BOUND_EXCEEDED_EVENT, ptr @_TRACE_VMWARE_UPDATE_RECT_DELAYED_FLUSH_EVENT, ptr @_TRACE_VIRTIO_GPU_FEATURES_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_GET_EDID_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_BLOB_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_RES_CREATE_BLOB_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_RES_UNREF_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_RES_FLUSH_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_CTX_CREATE_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_EVENT, ptr @_TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_EVENT, ptr @_TRACE_VIRTIO_GPU_UPDATE_CURSOR_EVENT, ptr @_TRACE_VIRTIO_GPU_FENCE_CTRL_EVENT, ptr @_TRACE_VIRTIO_GPU_FENCE_RESP_EVENT, ptr @_TRACE_QXL_IO_WRITE_VGA_EVENT, ptr @_TRACE_QXL_CREATE_GUEST_PRIMARY_EVENT, ptr @_TRACE_QXL_CREATE_GUEST_PRIMARY_REST_EVENT, ptr @_TRACE_QXL_DESTROY_PRIMARY_EVENT, ptr @_TRACE_QXL_ENTER_VGA_MODE_EVENT, ptr @_TRACE_QXL_EXIT_VGA_MODE_EVENT, ptr @_TRACE_QXL_HARD_RESET_EVENT, ptr @_TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_EVENT, ptr @_TRACE_QXL_INTERFACE_ATTACH_WORKER_EVENT, ptr @_TRACE_QXL_INTERFACE_GET_INIT_INFO_EVENT, ptr @_TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_EVENT, ptr @_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_EVENT, ptr @_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_EVENT, ptr @_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_EVENT, ptr @_TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_EVENT, ptr @_TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_EVENT, ptr @_TRACE_QXL_IO_LOG_EVENT, ptr @_TRACE_QXL_IO_READ_UNEXPECTED_EVENT, ptr @_TRACE_QXL_IO_UNEXPECTED_VGA_MODE_EVENT, ptr @_TRACE_QXL_IO_WRITE_EVENT, ptr @_TRACE_QXL_MEMSLOT_ADD_GUEST_EVENT, ptr @_TRACE_QXL_POST_LOAD_EVENT, ptr @_TRACE_QXL_PRE_LOAD_EVENT, ptr @_TRACE_QXL_PRE_SAVE_EVENT, ptr @_TRACE_QXL_RESET_SURFACES_EVENT, ptr @_TRACE_QXL_RING_COMMAND_CHECK_EVENT, ptr @_TRACE_QXL_RING_COMMAND_GET_EVENT, ptr @_TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_EVENT, ptr @_TRACE_QXL_RING_CURSOR_CHECK_EVENT, ptr @_TRACE_QXL_RING_CURSOR_GET_EVENT, ptr @_TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_EVENT, ptr @_TRACE_QXL_RING_RES_PUSH_EVENT, ptr @_TRACE_QXL_RING_RES_PUSH_REST_EVENT, ptr @_TRACE_QXL_RING_RES_PUT_EVENT, ptr @_TRACE_QXL_SET_MODE_EVENT, ptr @_TRACE_QXL_SOFT_RESET_EVENT, ptr @_TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_EVENT, ptr @_TRACE_QXL_SPICE_DESTROY_SURFACES_EVENT, ptr @_TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_EVENT, ptr @_TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_EVENT, ptr @_TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_EVENT, ptr @_TRACE_QXL_SPICE_MONITORS_CONFIG_EVENT, ptr @_TRACE_QXL_SPICE_LOADVM_COMMANDS_EVENT, ptr @_TRACE_QXL_SPICE_OOM_EVENT, ptr @_TRACE_QXL_SPICE_RESET_CURSOR_EVENT, ptr @_TRACE_QXL_SPICE_RESET_IMAGE_CACHE_EVENT, ptr @_TRACE_QXL_SPICE_RESET_MEMSLOTS_EVENT, ptr @_TRACE_QXL_SPICE_UPDATE_AREA_EVENT, ptr @_TRACE_QXL_SPICE_UPDATE_AREA_REST_EVENT, ptr @_TRACE_QXL_SURFACES_DIRTY_EVENT, ptr @_TRACE_QXL_SEND_EVENTS_EVENT, ptr @_TRACE_QXL_SEND_EVENTS_VM_STOPPED_EVENT, ptr @_TRACE_QXL_SET_GUEST_BUG_EVENT, ptr @_TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_EVENT, ptr @_TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_EVENT, ptr @_TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_EVENT, ptr @_TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_EVENT, ptr @_TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_EVENT, ptr @_TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_EVENT, ptr @_TRACE_QXL_RENDER_BLIT_EVENT, ptr @_TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_EVENT, ptr @_TRACE_QXL_RENDER_UPDATE_AREA_DONE_EVENT, ptr @_TRACE_VGA_STD_READ_IO_EVENT, ptr @_TRACE_VGA_STD_WRITE_IO_EVENT, ptr @_TRACE_VGA_VBE_READ_EVENT, ptr @_TRACE_VGA_VBE_WRITE_EVENT, ptr @_TRACE_VGA_CIRRUS_READ_IO_EVENT, ptr @_TRACE_VGA_CIRRUS_WRITE_IO_EVENT, ptr @_TRACE_VGA_CIRRUS_WRITE_BLT_EVENT, ptr @_TRACE_VGA_CIRRUS_WRITE_GR_EVENT, ptr @_TRACE_VGA_CIRRUS_BITBLT_START_EVENT, ptr @_TRACE_SII9022_READ_REG_EVENT, ptr @_TRACE_SII9022_WRITE_REG_EVENT, ptr @_TRACE_SII9022_SWITCH_MODE_EVENT, ptr @_TRACE_ATI_MM_READ_EVENT, ptr @_TRACE_ATI_MM_WRITE_EVENT, ptr @_TRACE_ARTIST_REG_READ_EVENT, ptr @_TRACE_ARTIST_REG_WRITE_EVENT, ptr @_TRACE_ARTIST_VRAM_READ_EVENT, ptr @_TRACE_ARTIST_VRAM_WRITE_EVENT, ptr @_TRACE_ARTIST_FILL_WINDOW_EVENT, ptr @_TRACE_ARTIST_BLOCK_MOVE_EVENT, ptr @_TRACE_ARTIST_DRAW_LINE_EVENT, ptr @_TRACE_CG3_READ_EVENT, ptr @_TRACE_CG3_WRITE_EVENT, ptr @_TRACE_DPCD_READ_EVENT, ptr @_TRACE_DPCD_WRITE_EVENT, ptr @_TRACE_SM501_SYSTEM_CONFIG_READ_EVENT, ptr @_TRACE_SM501_SYSTEM_CONFIG_WRITE_EVENT, ptr @_TRACE_SM501_I2C_READ_EVENT, ptr @_TRACE_SM501_I2C_WRITE_EVENT, ptr @_TRACE_SM501_PALETTE_READ_EVENT, ptr @_TRACE_SM501_PALETTE_WRITE_EVENT, ptr @_TRACE_SM501_DISP_CTRL_READ_EVENT, ptr @_TRACE_SM501_DISP_CTRL_WRITE_EVENT, ptr @_TRACE_SM501_2D_ENGINE_READ_EVENT, ptr @_TRACE_SM501_2D_ENGINE_WRITE_EVENT, ptr @_TRACE_MACFB_CTRL_READ_EVENT, ptr @_TRACE_MACFB_CTRL_WRITE_EVENT, ptr @_TRACE_MACFB_SENSE_READ_EVENT, ptr @_TRACE_MACFB_SENSE_WRITE_EVENT, ptr @_TRACE_MACFB_UPDATE_MODE_EVENT, ptr null], align 16
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 65535, ptr @do_qemu_init_trace_hw_display_register_events, ptr null }]

; Function Attrs: nounwind sspstrong uwtable
define internal void @do_qemu_init_trace_hw_display_register_events() #0 {
entry:
  tail call void @register_module_init(ptr noundef nonnull @trace_hw_display_register_events, i32 noundef 4) #2
  ret void
}

declare void @register_module_init(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_hw_display_register_events() #0 {
entry:
  tail call void @trace_event_register_group(ptr noundef nonnull @hw_display_trace_events) #2
  ret void
}

declare void @trace_event_register_group(ptr noundef) local_unnamed_addr #1

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
