<email> govindan ravindran subject decoupling caps onboard organization department electrical computer engineering university toronto lines <number> posted friend hello would like know one experience onboard decoupling capacitors inside cmos chip power lines say lot space left im pad limited design data effect oxide breakdown info pointers appreciated rs