
---------- Begin Simulation Statistics ----------
simSeconds                                   0.008181                       # Number of seconds simulated (Second)
simTicks                                   8181044000                       # Number of ticks simulated (Tick)
finalTick                                  8181044000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     45.95                       # Real time elapsed on the host (Second)
hostTickRate                                178054846                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682168                       # Number of bytes of host memory used (Byte)
simInsts                                     14859617                       # Number of instructions simulated (Count)
simOps                                       15131510                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   323408                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     329326                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         16362089                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        15718836                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      432                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       15532807                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4076                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               587757                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            443415                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 146                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            16208307                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.958324                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.164644                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7015377     43.28%     43.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5330548     32.89%     76.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2439885     15.05%     91.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    821998      5.07%     96.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    359848      2.22%     98.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    121937      0.75%     99.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     56486      0.35%     99.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     29322      0.18%     99.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     32906      0.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              16208307                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   19431      0.13%      0.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  71986      0.50%      0.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                14268734     99.10%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     17      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     16      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  23416      0.16%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14951      0.10%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          735      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      11914431     76.70%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1370622      8.82%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       1361946      8.77%     94.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     94.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            2      0.00%     94.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            1      0.00%     94.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            1      0.00%     94.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     94.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            1      0.00%     94.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            7      0.00%     94.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     94.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         4238      0.03%     94.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     94.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         8494      0.05%     94.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          133      0.00%     94.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     94.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         4271      0.03%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     94.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       643698      4.14%     98.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       224227      1.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       15532807                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.949317                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            14398551                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.926977                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 61426116                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                16178229                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        15313374                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                   250432                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  128871                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          124631                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    29805172                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      125451                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          15506292                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        632056                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     26515                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              101929                       # Number of nop insts executed (Count)
system.cpu.numRefs                             854720                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3263685                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       222664                       # Number of stores executed (Count)
system.cpu.numRate                           0.947696                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1633                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          153782                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    14859617                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      15131510                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.101111                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.101111                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.908174                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.908174                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   20193576                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   9354171                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                     142181                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     7701876                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    7701494                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   2277428                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      227                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         627823                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        230062                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        13368                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17510                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3398445                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3323339                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16551                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2080632                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8009                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2077444                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998468                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17666                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 42                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6893                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1338                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5555                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          697                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          585129                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             286                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16220                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     16117861                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.945093                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.151069                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        12330449     76.50%     76.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          754584      4.68%     81.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          683389      4.24%     85.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          755273      4.69%     90.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          392683      2.44%     92.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           89569      0.56%     93.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           14032      0.09%     93.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           40128      0.25%     93.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1057754      6.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     16117861                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             14960985                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               15232878                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      711976                       # Number of memory references committed (Count)
system.cpu.commit.loads                        519097                       # Number of loads committed (Count)
system.cpu.commit.amos                            110                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         118                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3212162                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           123535                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    13478257                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11076                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          135      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     11773016     77.29%     77.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1369905      8.99%     86.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      1361355      8.94%     95.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     95.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            2      0.00%     95.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            1      0.00%     95.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            1      0.00%     95.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     95.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     95.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            7      0.00%     95.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     95.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         4088      0.03%     95.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     95.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         8176      0.05%     95.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          101      0.00%     95.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     95.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         4114      0.03%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     95.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       519097      3.41%     98.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       192879      1.27%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     15232878                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1057754                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         665274                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            665274                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        665274                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           665274                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        95394                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           95394                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        95394                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          95394                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   5031133483                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   5031133483                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   5031133483                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   5031133483                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       760668                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        760668                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       760668                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       760668                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.125408                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.125408                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.125408                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.125408                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 52740.565266                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 52740.565266                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 52740.565266                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 52740.565266                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        93146                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          515                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2071                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           12                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.976340                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    42.916667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         3413                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              3413                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        53711                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         53711                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        53711                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        53711                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        41683                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        41683                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        41683                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        41683                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1559940699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1559940699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1559940699                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1559940699                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.054798                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.054798                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.054798                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.054798                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 37423.906605                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 37423.906605                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 37423.906605                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 37423.906605                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  40664                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       478315                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          478315                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        89570                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         89570                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4688495000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4688495000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       567885                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       567885                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.157726                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.157726                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 52344.479178                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52344.479178                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        50178                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        50178                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        39392                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        39392                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1424128000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1424128000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.069366                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.069366                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 36152.721365                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 36152.721365                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          105                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             105                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       299000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       299000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          110                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          110                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.045455                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.045455                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        59800                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        59800                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       294000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       294000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.045455                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.045455                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        58800                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        58800                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       186959                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         186959                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5693                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5693                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    338462575                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    338462575                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       192652                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       192652                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.029551                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.029551                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59452.410855                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59452.410855                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3533                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3533                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2160                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2160                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    131767791                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    131767791                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.011212                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.011212                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61003.606944                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61003.606944                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1019.418035                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               707067                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              41688                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              16.960924                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1019.418035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995525                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995525                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          536                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          399                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3084800                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3084800                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   809759                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              13272509                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    555707                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1553617                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16715                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2050109                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   911                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               15972278                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3121                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            2786405                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       15817267                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3398445                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2096448                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      13399708                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   35190                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  596                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3946                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   2735018                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5825                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           16208307                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.999309                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.110747                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 12448638     76.80%     76.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   406197      2.51%     79.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   351767      2.17%     81.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1076990      6.64%     88.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   331575      2.05%     90.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   252713      1.56%     91.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   667353      4.12%     95.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   122175      0.75%     96.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   550899      3.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             16208307                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.207702                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.966702                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        2732101                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2732101                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2732101                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2732101                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2917                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2917                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2917                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2917                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    192674998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    192674998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    192674998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    192674998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2735018                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2735018                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2735018                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2735018                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001067                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001067                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001067                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001067                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66052.450463                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66052.450463                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66052.450463                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66052.450463                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          625                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      39.062500                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2020                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2020                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          640                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           640                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          640                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          640                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2277                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2277                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2277                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2277                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    151907499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    151907499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    151907499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    151907499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000833                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000833                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000833                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000833                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66713.877470                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66713.877470                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66713.877470                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66713.877470                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   2020                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2732101                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2732101                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2917                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2917                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    192674998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    192674998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2735018                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2735018                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001067                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001067                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66052.450463                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66052.450463                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          640                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          640                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2277                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2277                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    151907499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    151907499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000833                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000833                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66713.877470                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66713.877470                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.519960                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2734377                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2276                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1201.395870                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.519960                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998125                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998125                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           10942348                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          10942348                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     16715                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     912475                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   115720                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               15821197                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 3537                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   627823                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  230062                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   426                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     79801                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    27778                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8805                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9953                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18758                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 15447955                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                15438005                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7418430                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  12886290                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.943523                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.575684                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24438                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  108726                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   42                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  76                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37183                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9285                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1978                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             519097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.966977                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            56.915177                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 437637     84.31%     84.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 5567      1.07%     85.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                29254      5.64%     91.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1146      0.22%     91.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  945      0.18%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  268      0.05%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  158      0.03%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  139      0.03%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  161      0.03%     91.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  350      0.07%     91.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                725      0.14%     91.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1310      0.25%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2048      0.39%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4392      0.85%     93.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              17011      3.28%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1168      0.23%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1292      0.25%     97.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3512      0.68%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                706      0.14%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2097      0.40%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4277      0.82%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                484      0.09%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                105      0.02%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 50      0.01%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 60      0.01%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 80      0.02%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                153      0.03%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                220      0.04%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                440      0.08%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                228      0.04%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3114      0.60%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               519097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16715                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1250904                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 9364977                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          39462                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1378569                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4157680                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               15904738                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               2493786                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1124393                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 103423                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34340                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            20092819                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    31203912                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 20582931                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                    24665                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              19418268                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   674551                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     398                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 102                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   9070333                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         30872446                       # The number of ROB reads (Count)
system.cpu.rob.writes                        31727331                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 14859617                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   15131510                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    59                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    462                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  26887                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     27349                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   462                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 26887                       # number of overall hits (Count)
system.l2.overallHits::total                    27349                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1815                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                14657                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   16472                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1815                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               14657                       # number of overall misses (Count)
system.l2.overallMisses::total                  16472                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       143506500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1210444500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1353951000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      143506500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1210444500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1353951000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2277                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              41544                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 43821                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2277                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             41544                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                43821                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.797101                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.352807                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.375893                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.797101                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.352807                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.375893                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79066.942149                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82584.737668                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    82197.122390                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79066.942149                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82584.737668                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   82197.122390                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1847                       # number of writebacks (Count)
system.l2.writebacks::total                      1847                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1815                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            14657                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               16472                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1815                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           14657                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              16472                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    125366500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1063874500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1189241000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    125366500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1063874500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1189241000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.797101                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.352807                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.375893                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.797101                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.352807                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.375893                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69072.451791                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72584.737668                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 72197.729480                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69072.451791                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72584.737668                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 72197.729480                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          13085                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          164                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            164                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          143                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             143                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          144                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           144                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993056                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993056                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          143                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          143                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2712000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2712000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993056                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993056                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18965.034965                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18965.034965                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             462                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                462                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1815                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1815                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    143506500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    143506500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2277                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2277                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.797101                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.797101                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79066.942149                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79066.942149                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1815                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1815                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    125366500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    125366500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.797101                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.797101                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69072.451791                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69072.451791                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                655                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   655                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1497                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1497                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    121228500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      121228500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2152                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2152                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.695632                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.695632                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80980.961924                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80980.961924                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1497                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1497                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    106258500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    106258500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.695632                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.695632                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70980.961924                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70980.961924                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          26232                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             26232                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        13160                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           13160                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1089216000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1089216000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        39392                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         39392                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.334078                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.334078                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82767.173252                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82767.173252                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        13160                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        13160                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    957616000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    957616000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.334078                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.334078                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 72767.173252                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 72767.173252                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2017                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2017                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2017                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2017                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         3413                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             3413                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         3413                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         3413                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4046.760063                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        86338                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      17182                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       5.024910                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      79.490208                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       145.459908                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3821.809947                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.019407                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.035513                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.933059                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.987979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  179                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  727                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3189                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     710350                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    710350                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1847.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1814.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     14633.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.012561381250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          107                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          107                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               36126                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1716                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       16471                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1847                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     16471                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1847                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     24                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      19.54                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 16471                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1847                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   12063                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    2941                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1029                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     377                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          107                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     152.925234                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    102.247615                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    356.348957                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            75     70.09%     70.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           26     24.30%     94.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            2      1.87%     96.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            3      2.80%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.93%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           107                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          107                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.018692                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.985043                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.081415                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               54     50.47%     50.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                3      2.80%     53.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               45     42.06%     95.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4      3.74%     99.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.93%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           107                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1054144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               118208                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              128852014.48617071                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              14449011.64203493                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    8181019500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     446610.96                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       116096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       936512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       116544                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 14190853.881240583956                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 114473409.506170600653                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 14245614.618378778920                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1814                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        14657                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1847                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     50667250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    460906000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 158286070000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27931.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31446.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  85699009.20                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       116096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       938048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1054144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       116096                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       116096                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       118208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       118208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1814                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        14657                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           16471                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1847                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1847                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       14190854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      114661161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         128852014                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     14190854                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      14190854                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     14449012                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         14449012                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     14449012                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      14190854                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     114661161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        143301026                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                16447                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1821                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1022                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1022                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          142                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           72                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          186                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               203192000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              82235000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          511573250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12354.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31104.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               12014                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1385                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            73.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           76.06                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4856                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   240.171334                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   145.108808                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   283.083839                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2147     44.21%     44.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1380     28.42%     72.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          378      7.78%     80.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          176      3.62%     84.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          137      2.82%     86.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          167      3.44%     90.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           89      1.83%     92.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           33      0.68%     92.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          349      7.19%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4856                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1052608                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             116544                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              128.664263                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               14.245615                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               73.35                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        17914260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         9498885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       57234240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       5188680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 645372000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    731081430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2525873760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    3992163255                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   487.977238                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6559695000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    273000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1348349000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        16850400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         8929635                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       60197340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       4316940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 645372000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    815069220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2455147200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    4005882735                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   489.654222                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6375026750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    273000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1533017250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               14974                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1847                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             10632                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1497                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1497                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          14974                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            143                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        45564                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   45564                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1172352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1172352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              16614                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    16614    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                16614                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            40563000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           87783000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          29093                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        12480                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              41668                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         5260                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2020                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            48489                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2152                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2152                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2277                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         39392                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           144                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          144                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6573                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       124040                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 130613                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       274944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2877248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3152192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           13085                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    118208                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             57050                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.013585                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.115760                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   56275     98.64%     98.64% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     775      1.36%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               57050                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8181044000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           48757500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3414998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          62388499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         86649                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        42686                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             770                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          770                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
