(S (ADVP (RB Recently)) (NP (PRP we)) (VP (VBP have) (VP (VBN shown) (SBAR (IN that) (S (NP (NP (DT an) (NN architecture)) (PP (VBN based) (PP (IN on) (NP (JJ resistive) (NML (NML (NN processing) (NN unit)) (-LRB- -LRB-) (NML (NN RPU)) (-RRB- -RRB-)) (NNS devices))))) (VP (VBZ has) (NP (JJ potential) (S (VP (TO to) (VP (VB achieve) (NP (NP (JJ significant) (NN acceleration)) (PP (IN in) (NP (NML (NML (JJ deep) (JJ neural) (NN network)) (-LRB- -LRB-) (NML (NN DNN)) (-RRB- -RRB-)) (NN training)))) (PP (VBN compared) (PP (IN to) (S (NP (NP (NN today) (POS 's)) (ADJP (NP (NN software)) (HYPH -) (VBN based)) (NNP DNN) (NNS implementations)) (VP (VBG running) (PP (IN on) (NP (NN CPU) (HYPH /) (NN GPU)))))))))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (NP (ADJP (RB currently) (JJ available)) (NN device) (NNS candidates)) (PP (VBN based) (PP (IN on) (NP (JJ non-volatile) (NN memory) (NNS technologies))))) (VP (VBP do) (RB not) (VP (VB satisfy) (NP (PDT all) (DT the) (NNS requirements)) (S (VP (TO to) (VP (VB realize) (NP (DT the) (NN RPU) (NN concept))))))) (. .))
(S (ADVP (RB Here)) (, ,) (NP (PRP we)) (VP (VP (VBP propose) (NP (NP (NP (DT an) (ADJP (NP (NN analog) (NN CMOS)) (HYPH -) (VBN based)) (NNP RPU) (NN design)) (-LRB- -LRB-) (NP (NN CMOS) (NN RPU)) (-RRB- -RRB-)) (SBAR (WHNP (WDT which)) (S (VP (MD can) (VP (VB store) (CC and) (VB process) (NP (NNS data)) (ADVP (RB locally)))))))) (CC and) (VP (MD can) (VP (VB be) (VP (VBN operated) (PP (IN in) (NP (DT a) (ADJP (ADVP (RB massively)) (JJ parallel)) (NN manner))))))) (. .))
(S (NP (PRP We)) (VP (VBP analyze) (NP (NP (JJ various) (NNS properties)) (PP (IN of) (NP (DT the) (NN CMOS) (NN RPU)))) (S (VP (TO to) (VP (VB evaluate) (NP (NP (DT the) (NN functionality) (CC and) (NN feasibility)) (PP (IN for) (NP (NP (NN acceleration)) (PP (IN of) (NP (NN DNN) (NN training)))))))))) (. .))
