Timing Analyzer report for FreqDivider_Demo
Tue Apr  2 10:25:44 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; FreqDivider_Demo                                       ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;   0.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 241.49 MHz ; 241.49 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.141 ; -99.203         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.386 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -45.405                       ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                              ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.141 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.060      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.041 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.960      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.036 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.525      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.028 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.517      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.011 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.500      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -3.004 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.335      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.983 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.472      ;
; -2.929 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.418      ;
; -2.929 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.418      ;
; -2.929 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.418      ;
; -2.929 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.418      ;
; -2.929 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.418      ;
; -2.929 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.418      ;
; -2.929 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 3.418      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                              ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; FreqDivider:Divisor|clkOut        ; FreqDivider:Divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.543 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.240      ;
; 0.544 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.241      ;
; 0.556 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.253      ;
; 0.562 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.259      ;
; 0.563 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.258      ;
; 0.638 ; FreqDivider:Divisor|s_counter[15] ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.921      ;
; 0.639 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; FreqDivider:Divisor|s_counter[21] ; FreqDivider:Divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.922      ;
; 0.640 ; FreqDivider:Divisor|s_counter[17] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.923      ;
; 0.641 ; FreqDivider:Divisor|s_counter[22] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.924      ;
; 0.642 ; FreqDivider:Divisor|s_counter[23] ; FreqDivider:Divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.925      ;
; 0.642 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.925      ;
; 0.643 ; FreqDivider:Divisor|s_counter[16] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.926      ;
; 0.644 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.927      ;
; 0.644 ; FreqDivider:Divisor|s_counter[12] ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.927      ;
; 0.644 ; FreqDivider:Divisor|s_counter[10] ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.927      ;
; 0.645 ; FreqDivider:Divisor|s_counter[24] ; FreqDivider:Divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; FreqDivider:Divisor|s_counter[28] ; FreqDivider:Divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; FreqDivider:Divisor|s_counter[26] ; FreqDivider:Divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; FreqDivider:Divisor|s_counter[30] ; FreqDivider:Divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.928      ;
; 0.656 ; FreqDivider:Divisor|s_counter[3]  ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; FreqDivider:Divisor|s_counter[5]  ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.657 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.659 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; FreqDivider:Divisor|s_counter[7]  ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.661 ; FreqDivider:Divisor|s_counter[2]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.360      ;
; 0.670 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.367      ;
; 0.670 ; FreqDivider:Divisor|s_counter[7]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.367      ;
; 0.670 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.365      ;
; 0.683 ; FreqDivider:Divisor|s_counter[0]  ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.948      ;
; 0.684 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.379      ;
; 0.685 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.382      ;
; 0.688 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.385      ;
; 0.790 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.487      ;
; 0.791 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.486      ;
; 0.794 ; FreqDivider:Divisor|s_counter[5]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.491      ;
; 0.796 ; FreqDivider:Divisor|s_counter[7]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.493      ;
; 0.797 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.492      ;
; 0.810 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.505      ;
; 0.811 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.508      ;
; 0.814 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.511      ;
; 0.815 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.510      ;
; 0.917 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.614      ;
; 0.917 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.612      ;
; 0.918 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.613      ;
; 0.920 ; FreqDivider:Divisor|s_counter[5]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.617      ;
; 0.920 ; FreqDivider:Divisor|s_counter[3]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.617      ;
; 0.922 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.617      ;
; 0.924 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.619      ;
; 0.935 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.632      ;
; 0.936 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.631      ;
; 0.939 ; FreqDivider:Divisor|s_counter[2]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.636      ;
; 0.940 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.637      ;
; 0.941 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.636      ;
; 0.942 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.637      ;
; 0.957 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.240      ;
; 0.957 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.240      ;
; 0.957 ; FreqDivider:Divisor|s_counter[21] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.240      ;
; 0.958 ; FreqDivider:Divisor|s_counter[15] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.239      ;
; 0.958 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.241      ;
; 0.959 ; FreqDivider:Divisor|s_counter[23] ; FreqDivider:Divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.242      ;
; 0.959 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.242      ;
; 0.968 ; FreqDivider:Divisor|s_counter[22] ; FreqDivider:Divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.251      ;
; 0.970 ; FreqDivider:Divisor|s_counter[16] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.253      ;
; 0.971 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.254      ;
; 0.972 ; FreqDivider:Divisor|s_counter[28] ; FreqDivider:Divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.255      ;
; 0.972 ; FreqDivider:Divisor|s_counter[26] ; FreqDivider:Divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.255      ;
; 0.972 ; FreqDivider:Divisor|s_counter[30] ; FreqDivider:Divisor|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.255      ;
; 0.972 ; FreqDivider:Divisor|s_counter[24] ; FreqDivider:Divisor|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.255      ;
; 0.973 ; FreqDivider:Divisor|s_counter[22] ; FreqDivider:Divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.256      ;
; 0.974 ; FreqDivider:Divisor|s_counter[5]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.974 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.974 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.974 ; FreqDivider:Divisor|s_counter[3]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.976 ; FreqDivider:Divisor|s_counter[7]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; FreqDivider:Divisor|s_counter[10] ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.259      ;
; 0.976 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.259      ;
; 0.977 ; FreqDivider:Divisor|s_counter[28] ; FreqDivider:Divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.260      ;
; 0.977 ; FreqDivider:Divisor|s_counter[26] ; FreqDivider:Divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.260      ;
; 0.977 ; FreqDivider:Divisor|s_counter[24] ; FreqDivider:Divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.260      ;
; 0.986 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; FreqDivider:Divisor|s_counter[0]  ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.252      ;
; 0.988 ; FreqDivider:Divisor|s_counter[2]  ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.253      ;
; 0.989 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 0.991 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.256      ;
; 0.992 ; FreqDivider:Divisor|s_counter[0]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.257      ;
; 0.993 ; FreqDivider:Divisor|s_counter[2]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.259      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 262.61 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.808 ; -88.593        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.339 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -45.405                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                               ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.808 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.736      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.721 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.254      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.717 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.645      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.700 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.233      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.686 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 3.993      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.680 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.213      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.651 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.184      ;
; -2.615 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.148      ;
; -2.615 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.148      ;
; -2.615 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.148      ;
; -2.615 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.148      ;
; -2.615 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.148      ;
; -2.615 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.148      ;
; -2.615 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 3.148      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; FreqDivider:Divisor|clkOut        ; FreqDivider:Divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.489 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.128      ;
; 0.493 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.132      ;
; 0.495 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.134      ;
; 0.507 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.146      ;
; 0.508 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.145      ;
; 0.583 ; FreqDivider:Divisor|s_counter[15] ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.841      ;
; 0.584 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; FreqDivider:Divisor|s_counter[21] ; FreqDivider:Divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.842      ;
; 0.584 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.842      ;
; 0.585 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.843      ;
; 0.585 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.843      ;
; 0.586 ; FreqDivider:Divisor|s_counter[17] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.844      ;
; 0.586 ; FreqDivider:Divisor|s_counter[22] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.844      ;
; 0.587 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.226      ;
; 0.588 ; FreqDivider:Divisor|s_counter[23] ; FreqDivider:Divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.846      ;
; 0.588 ; FreqDivider:Divisor|s_counter[16] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.846      ;
; 0.589 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; FreqDivider:Divisor|s_counter[30] ; FreqDivider:Divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; FreqDivider:Divisor|s_counter[12] ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.847      ;
; 0.589 ; FreqDivider:Divisor|s_counter[10] ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.847      ;
; 0.590 ; FreqDivider:Divisor|s_counter[24] ; FreqDivider:Divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; FreqDivider:Divisor|s_counter[28] ; FreqDivider:Divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.848      ;
; 0.590 ; FreqDivider:Divisor|s_counter[26] ; FreqDivider:Divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.848      ;
; 0.599 ; FreqDivider:Divisor|s_counter[3]  ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; FreqDivider:Divisor|s_counter[5]  ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.237      ;
; 0.601 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; FreqDivider:Divisor|s_counter[7]  ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.242      ;
; 0.603 ; FreqDivider:Divisor|s_counter[7]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.242      ;
; 0.604 ; FreqDivider:Divisor|s_counter[2]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.607 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.244      ;
; 0.613 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.252      ;
; 0.617 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.256      ;
; 0.624 ; FreqDivider:Divisor|s_counter[0]  ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.866      ;
; 0.698 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.337      ;
; 0.699 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.336      ;
; 0.709 ; FreqDivider:Divisor|s_counter[5]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.348      ;
; 0.711 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.348      ;
; 0.713 ; FreqDivider:Divisor|s_counter[7]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.352      ;
; 0.717 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.354      ;
; 0.723 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.362      ;
; 0.727 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.366      ;
; 0.728 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.365      ;
; 0.809 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.446      ;
; 0.810 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.447      ;
; 0.812 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.451      ;
; 0.818 ; FreqDivider:Divisor|s_counter[3]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.457      ;
; 0.819 ; FreqDivider:Divisor|s_counter[5]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.458      ;
; 0.820 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.457      ;
; 0.825 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.462      ;
; 0.826 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.465      ;
; 0.827 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.464      ;
; 0.836 ; FreqDivider:Divisor|s_counter[2]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.475      ;
; 0.837 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.476      ;
; 0.838 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.475      ;
; 0.839 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.476      ;
; 0.870 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.128      ;
; 0.870 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.128      ;
; 0.870 ; FreqDivider:Divisor|s_counter[21] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.128      ;
; 0.871 ; FreqDivider:Divisor|s_counter[15] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.127      ;
; 0.871 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.129      ;
; 0.874 ; FreqDivider:Divisor|s_counter[22] ; FreqDivider:Divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.132      ;
; 0.875 ; FreqDivider:Divisor|s_counter[23] ; FreqDivider:Divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.133      ;
; 0.875 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.133      ;
; 0.876 ; FreqDivider:Divisor|s_counter[16] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.134      ;
; 0.877 ; FreqDivider:Divisor|s_counter[30] ; FreqDivider:Divisor|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.135      ;
; 0.877 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.135      ;
; 0.878 ; FreqDivider:Divisor|s_counter[28] ; FreqDivider:Divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.136      ;
; 0.878 ; FreqDivider:Divisor|s_counter[26] ; FreqDivider:Divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.136      ;
; 0.878 ; FreqDivider:Divisor|s_counter[24] ; FreqDivider:Divisor|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.136      ;
; 0.885 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.127      ;
; 0.885 ; FreqDivider:Divisor|s_counter[3]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.127      ;
; 0.885 ; FreqDivider:Divisor|s_counter[22] ; FreqDivider:Divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.143      ;
; 0.886 ; FreqDivider:Divisor|s_counter[5]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.888 ; FreqDivider:Divisor|s_counter[10] ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.146      ;
; 0.888 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.146      ;
; 0.889 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; FreqDivider:Divisor|s_counter[28] ; FreqDivider:Divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.147      ;
; 0.889 ; FreqDivider:Divisor|s_counter[26] ; FreqDivider:Divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.147      ;
; 0.889 ; FreqDivider:Divisor|s_counter[24] ; FreqDivider:Divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.147      ;
; 0.890 ; FreqDivider:Divisor|s_counter[7]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; FreqDivider:Divisor|s_counter[0]  ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; FreqDivider:Divisor|s_counter[2]  ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.900 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.142      ;
; 0.902 ; FreqDivider:Divisor|s_counter[0]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.144      ;
; 0.903 ; FreqDivider:Divisor|s_counter[2]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.145      ;
; 0.904 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.146      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.957 ; -29.619        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.174 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -38.463                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                               ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.957 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.704      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.932 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.679      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.930 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.677      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.923 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.869      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.895 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.834      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.892 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.838      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.879 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.626      ;
; -0.871 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.618      ;
; -0.871 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.618      ;
; -0.871 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.618      ;
; -0.871 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.618      ;
; -0.871 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.618      ;
; -0.871 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.618      ;
; -0.871 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.618      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; FreqDivider:Divisor|clkOut        ; FreqDivider:Divisor|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.247 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.574      ;
; 0.248 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.575      ;
; 0.257 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.584      ;
; 0.260 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.587      ;
; 0.263 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.587      ;
; 0.291 ; FreqDivider:Divisor|s_counter[15] ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.423      ;
; 0.292 ; FreqDivider:Divisor|s_counter[31] ; FreqDivider:Divisor|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.424      ;
; 0.293 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; FreqDivider:Divisor|s_counter[17] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; FreqDivider:Divisor|s_counter[21] ; FreqDivider:Divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.425      ;
; 0.294 ; FreqDivider:Divisor|s_counter[23] ; FreqDivider:Divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; FreqDivider:Divisor|s_counter[22] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.426      ;
; 0.294 ; FreqDivider:Divisor|s_counter[16] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.426      ;
; 0.295 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; FreqDivider:Divisor|s_counter[24] ; FreqDivider:Divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; FreqDivider:Divisor|s_counter[30] ; FreqDivider:Divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; FreqDivider:Divisor|s_counter[12] ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; FreqDivider:Divisor|s_counter[10] ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.296 ; FreqDivider:Divisor|s_counter[28] ; FreqDivider:Divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; FreqDivider:Divisor|s_counter[26] ; FreqDivider:Divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.299 ; FreqDivider:Divisor|s_counter[3]  ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; FreqDivider:Divisor|s_counter[5]  ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:Divisor|s_counter[7]  ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; FreqDivider:Divisor|s_counter[2]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.309 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.636      ;
; 0.311 ; FreqDivider:Divisor|s_counter[0]  ; FreqDivider:Divisor|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.313 ; FreqDivider:Divisor|s_counter[7]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.640      ;
; 0.314 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.641      ;
; 0.315 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.639      ;
; 0.325 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.652      ;
; 0.326 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.650      ;
; 0.326 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.653      ;
; 0.376 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.703      ;
; 0.378 ; FreqDivider:Divisor|s_counter[5]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.705      ;
; 0.378 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.702      ;
; 0.379 ; FreqDivider:Divisor|s_counter[7]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.706      ;
; 0.382 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.706      ;
; 0.391 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.718      ;
; 0.392 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.716      ;
; 0.393 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.720      ;
; 0.395 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.719      ;
; 0.442 ; FreqDivider:Divisor|s_counter[21] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.574      ;
; 0.442 ; FreqDivider:Divisor|s_counter[29] ; FreqDivider:Divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.574      ;
; 0.442 ; FreqDivider:Divisor|s_counter[27] ; FreqDivider:Divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.574      ;
; 0.442 ; FreqDivider:Divisor|s_counter[19] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.574      ;
; 0.443 ; FreqDivider:Divisor|s_counter[15] ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.572      ;
; 0.443 ; FreqDivider:Divisor|s_counter[23] ; FreqDivider:Divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.575      ;
; 0.443 ; FreqDivider:Divisor|s_counter[25] ; FreqDivider:Divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.575      ;
; 0.443 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.770      ;
; 0.444 ; FreqDivider:Divisor|s_counter[5]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.771      ;
; 0.444 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.768      ;
; 0.444 ; FreqDivider:Divisor|s_counter[3]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.771      ;
; 0.445 ; FreqDivider:Divisor|s_counter[11] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.769      ;
; 0.447 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.771      ;
; 0.448 ; FreqDivider:Divisor|s_counter[5]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; FreqDivider:Divisor|s_counter[13] ; FreqDivider:Divisor|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; FreqDivider:Divisor|s_counter[3]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; FreqDivider:Divisor|s_counter[1]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; FreqDivider:Divisor|s_counter[7]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; FreqDivider:Divisor|s_counter[9]  ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.773      ;
; 0.452 ; FreqDivider:Divisor|s_counter[22] ; FreqDivider:Divisor|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.584      ;
; 0.452 ; FreqDivider:Divisor|s_counter[16] ; FreqDivider:Divisor|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.584      ;
; 0.453 ; FreqDivider:Divisor|s_counter[30] ; FreqDivider:Divisor|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.585      ;
; 0.453 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.585      ;
; 0.453 ; FreqDivider:Divisor|s_counter[24] ; FreqDivider:Divisor|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.585      ;
; 0.454 ; FreqDivider:Divisor|s_counter[26] ; FreqDivider:Divisor|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.586      ;
; 0.454 ; FreqDivider:Divisor|s_counter[28] ; FreqDivider:Divisor|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.586      ;
; 0.455 ; FreqDivider:Divisor|s_counter[22] ; FreqDivider:Divisor|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.587      ;
; 0.455 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.782      ;
; 0.456 ; FreqDivider:Divisor|s_counter[10] ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.588      ;
; 0.456 ; FreqDivider:Divisor|s_counter[20] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.588      ;
; 0.456 ; FreqDivider:Divisor|s_counter[24] ; FreqDivider:Divisor|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.588      ;
; 0.457 ; FreqDivider:Divisor|s_counter[28] ; FreqDivider:Divisor|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.589      ;
; 0.457 ; FreqDivider:Divisor|s_counter[26] ; FreqDivider:Divisor|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.589      ;
; 0.458 ; FreqDivider:Divisor|s_counter[0]  ; FreqDivider:Divisor|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; FreqDivider:Divisor|s_counter[2]  ; FreqDivider:Divisor|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.785      ;
; 0.458 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.782      ;
; 0.459 ; FreqDivider:Divisor|s_counter[2]  ; FreqDivider:Divisor|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.786      ;
; 0.460 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; FreqDivider:Divisor|s_counter[0]  ; FreqDivider:Divisor|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; FreqDivider:Divisor|s_counter[6]  ; FreqDivider:Divisor|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; FreqDivider:Divisor|s_counter[8]  ; FreqDivider:Divisor|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.785      ;
; 0.461 ; FreqDivider:Divisor|s_counter[14] ; FreqDivider:Divisor|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.785      ;
; 0.462 ; FreqDivider:Divisor|s_counter[2]  ; FreqDivider:Divisor|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; FreqDivider:Divisor|s_counter[4]  ; FreqDivider:Divisor|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.141  ; 0.174 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.141  ; 0.174 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -99.203 ; 0.0   ; 0.0      ; 0.0     ; -45.405             ;
;  CLOCK_50        ; -99.203 ; 0.000 ; N/A      ; N/A     ; -45.405             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1643     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1643     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Apr  2 10:25:43 2024
Info: Command: quartus_sta FreqDivider_Demo -c FreqDivider_Demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FreqDivider_Demo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.141             -99.203 CLOCK_50 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.405 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.808
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.808             -88.593 CLOCK_50 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.405 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.957
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.957             -29.619 CLOCK_50 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.463 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4902 megabytes
    Info: Processing ended: Tue Apr  2 10:25:44 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


