# Reading pref.tcl
# do cpu_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:52 on Jan 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram
# -- Compiling architecture Behavioral of ram
# End time: 18:16:53 on Jan 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/siedl/Desktop/FPGA-CPU/src/io.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:53 on Jan 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/siedl/Desktop/FPGA-CPU/src/io.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity io
# -- Compiling architecture Behavioral of io
# End time: 18:16:53 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:53 on Jan 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FLASH
# -- Compiling architecture Behavioral of FLASH
# ** Warning: C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd(128): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 18:16:53 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:53 on Jan 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cpu
# -- Compiling architecture Behavioral of cpu
# End time: 18:16:53 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:53 on Jan 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture Behavioral of alu
# End time: 18:16:53 on Jan 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
