============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.21-s018_1
  Generated on:           Oct 15 2018  02:56:36 pm
  Module:                 raifes_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Detail
------
Clock Gating Instance : ClkGate_RC_CG_HIER_INST0
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_core (raifes_core)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_517 (pin:raifes_core/g6071/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	sen (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
 Module  Clock Gating Instance  Fanout  Gated Flip-flops  Register Efficiency  
-------------------------------------------------------------------------------
 raifes_core  ClkGate_RC_CG_HIER_INST0    32    hart0_stack_reg[0]  100.000              
                                                hart0_stack_reg[10]  100.000              
                                                hart0_stack_reg[11]  100.000              
                                                hart0_stack_reg[12]  100.000              
                                                hart0_stack_reg[13]  100.000              
                                                hart0_stack_reg[14]  100.000              
                                                hart0_stack_reg[15]  100.000              
                                                hart0_stack_reg[16]  100.000              
                                                hart0_stack_reg[17]  100.000              
                                                hart0_stack_reg[18]  100.000              
                                                hart0_stack_reg[19]  100.000              
                                                hart0_stack_reg[1]   100.000              
                                                hart0_stack_reg[20]  100.000              
                                                hart0_stack_reg[21]  100.000              
                                                hart0_stack_reg[22]  100.000              
                                                hart0_stack_reg[23]  100.000              
                                                hart0_stack_reg[24]  100.000              
                                                hart0_stack_reg[25]  100.000              
                                                hart0_stack_reg[26]  100.000              
                                                hart0_stack_reg[27]  100.000              
                                                hart0_stack_reg[28]  100.000              
                                                hart0_stack_reg[29]  100.000              
                                                hart0_stack_reg[2]   100.000              
                                                hart0_stack_reg[30]  100.000              
                                                hart0_stack_reg[31]  100.000              
                                                hart0_stack_reg[3]   100.000              
                                                hart0_stack_reg[4]   100.000              
                                                hart0_stack_reg[5]   100.000              
                                                hart0_stack_reg[6]   100.000              
                                                hart0_stack_reg[7]   100.000              
                                                hart0_stack_reg[8]   100.000              
                                                hart0_stack_reg[9]   100.000              
------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST1
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_debug_module (hinst:raifes_coredebug_module)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_511 (pin:raifes_core/de.._module/g7911__3457/O)
          	   	TCF = (0.23440, 0.010417/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk
          	   	TCF = (0.01560, 0.010417/ns)
  Toggle Reduction  =  65.62
  Gated FFs:
    Module      Clock Gating Instance   Fanout    Gated Flip-flops   Register Efficiency  
------------------------------------------------------------------------------------------
 raifes_debug_module  ClkGate_RC_CG_HIER_INST1    32    wdata_r_reg[0]       100.000              
                                                        wdata_r_reg[10]      100.000              
                                                        wdata_r_reg[11]      100.000              
                                                        wdata_r_reg[12]      100.000              
                                                        wdata_r_reg[13]      100.000              
                                                        wdata_r_reg[14]      100.000              
                                                        wdata_r_reg[15]      100.000              
                                                        wdata_r_reg[16]      100.000              
                                                        wdata_r_reg[17]      100.000              
                                                        wdata_r_reg[18]      100.000              
                                                        wdata_r_reg[19]      100.000              
                                                        wdata_r_reg[1]       100.000              
                                                        wdata_r_reg[20]      100.000              
                                                        wdata_r_reg[21]      100.000              
                                                        wdata_r_reg[22]      100.000              
                                                        wdata_r_reg[23]      100.000              
                                                        wdata_r_reg[24]      100.000              
                                                        wdata_r_reg[25]      100.000              
                                                        wdata_r_reg[26]      100.000              
                                                        wdata_r_reg[27]      100.000              
                                                        wdata_r_reg[28]      100.000              
                                                        wdata_r_reg[29]      100.000              
                                                        wdata_r_reg[2]       100.000              
                                                        wdata_r_reg[30]      100.000              
                                                        wdata_r_reg[31]      100.000              
                                                        wdata_r_reg[3]       100.000              
                                                        wdata_r_reg[4]       100.000              
                                                        wdata_r_reg[5]       100.000              
                                                        wdata_r_reg[6]       100.000              
                                                        wdata_r_reg[7]       100.000              
                                                        wdata_r_reg[8]       100.000              
                                                        wdata_r_reg[9]       100.000              
--------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST2
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_debug_module (hinst:raifes_coredebug_module)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_359 (pin:raifes_core/de.._module/g7379__2005/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_8882
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module          Clock Gating Instance   Fanout    Gated Flip-flops   Register Efficiency  
--------------------------------------------------------------------------------------------------
 raifes_debug_module  ClkGate_RC_CG_HIER_INST2    32    abstractauto_reg[0]  100.000              
                                                        abstractauto_reg[10]  100.000              
                                                        abstractauto_reg[11]  100.000              
                                                        abstractauto_reg[12]  100.000              
                                                        abstractauto_reg[13]  100.000              
                                                        abstractauto_reg[14]  100.000              
                                                        abstractauto_reg[15]  100.000              
                                                        abstractauto_reg[16]  100.000              
                                                        abstractauto_reg[17]  100.000              
                                                        abstractauto_reg[18]  100.000              
                                                        abstractauto_reg[19]  100.000              
                                                        abstractauto_reg[1]   100.000              
                                                        abstractauto_reg[20]  100.000              
                                                        abstractauto_reg[21]  100.000              
                                                        abstractauto_reg[22]  100.000              
                                                        abstractauto_reg[23]  100.000              
                                                        abstractauto_reg[24]  100.000              
                                                        abstractauto_reg[25]  100.000              
                                                        abstractauto_reg[26]  100.000              
                                                        abstractauto_reg[27]  100.000              
                                                        abstractauto_reg[28]  100.000              
                                                        abstractauto_reg[29]  100.000              
                                                        abstractauto_reg[2]   100.000              
                                                        abstractauto_reg[30]  100.000              
                                                        abstractauto_reg[31]  100.000              
                                                        abstractauto_reg[3]   100.000              
                                                        abstractauto_reg[4]   100.000              
                                                        abstractauto_reg[5]   100.000              
                                                        abstractauto_reg[6]   100.000              
                                                        abstractauto_reg[7]   100.000              
                                                        abstractauto_reg[8]   100.000              
                                                        abstractauto_reg[9]   100.000              
---------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST3
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_debug_module (hinst:raifes_coredebug_module)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_358 (pin:raifes_core/de.._module/g7303__2007/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_8885
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module          Clock Gating Instance   Fanout    Gated Flip-flops    Register Efficiency  
---------------------------------------------------------------------------------------------------
 raifes_debug_module  ClkGate_RC_CG_HIER_INST3    32    command_reg[0]        100.000              
                                                        command_reg[10]       100.000              
                                                        command_reg[11]       100.000              
                                                        command_reg[12]       100.000              
                                                        command_reg[13]       100.000              
                                                        command_reg[14]       100.000              
                                                        command_reg[15]       100.000              
                                                        command_reg[16]       100.000              
                                                        command_reg[17]       100.000              
                                                        command_reg[18]       100.000              
                                                        command_reg[19]       100.000              
                                                        command_reg[1]        100.000              
                                                        command_reg[20]       100.000              
                                                        command_reg[21]       100.000              
                                                        command_reg[22]       100.000              
                                                        command_reg[23]       100.000              
                                                        command_reg[24]       100.000              
                                                        command_reg[25]       100.000              
                                                        command_reg[26]       100.000              
                                                        command_reg[27]       100.000              
                                                        command_reg[28]       100.000              
                                                        command_reg[29]       100.000              
                                                        command_reg[2]        100.000              
                                                        command_reg[30]       100.000              
                                                        command_reg[31]       100.000              
                                                        command_reg[3]        100.000              
                                                        command_reg[4]        100.000              
                                                        command_reg[5]        100.000              
                                                        command_reg[6]        100.000              
                                                        command_reg[7]        100.000              
                                                        command_reg[8]        100.000              
                                                        command_reg[9]        100.000              
---------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST4
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_debug_module (hinst:raifes_coredebug_module)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_357 (pin:raifes_core/de.._module/g7380__9771/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_8888
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module          Clock Gating Instance   Fanout    Gated Flip-flops    Register Efficiency  
---------------------------------------------------------------------------------------------------
 raifes_debug_module  ClkGate_RC_CG_HIER_INST4    32    progbuf1_reg[0]       100.000              
                                                        progbuf1_reg[10]      100.000              
                                                        progbuf1_reg[11]      100.000              
                                                        progbuf1_reg[12]      100.000              
                                                        progbuf1_reg[13]      100.000              
                                                        progbuf1_reg[14]      100.000              
                                                        progbuf1_reg[15]      100.000              
                                                        progbuf1_reg[16]      100.000              
                                                        progbuf1_reg[17]      100.000              
                                                        progbuf1_reg[18]      100.000              
                                                        progbuf1_reg[19]      100.000              
                                                        progbuf1_reg[1]       100.000              
                                                        progbuf1_reg[20]      100.000              
                                                        progbuf1_reg[21]      100.000              
                                                        progbuf1_reg[22]      100.000              
                                                        progbuf1_reg[23]      100.000              
                                                        progbuf1_reg[24]      100.000              
                                                        progbuf1_reg[25]      100.000              
                                                        progbuf1_reg[26]      100.000              
                                                        progbuf1_reg[27]      100.000              
                                                        progbuf1_reg[28]      100.000              
                                                        progbuf1_reg[29]      100.000              
                                                        progbuf1_reg[2]       100.000              
                                                        progbuf1_reg[30]      100.000              
                                                        progbuf1_reg[31]      100.000              
                                                        progbuf1_reg[3]       100.000              
                                                        progbuf1_reg[4]       100.000              
                                                        progbuf1_reg[5]       100.000              
                                                        progbuf1_reg[6]       100.000              
                                                        progbuf1_reg[7]       100.000              
                                                        progbuf1_reg[8]       100.000              
                                                        progbuf1_reg[9]       100.000              
---------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST5
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_debug_module (hinst:raifes_coredebug_module)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_356 (pin:raifes_core/de.._module/g7304__1237/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_8891
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module          Clock Gating Instance   Fanout    Gated Flip-flops    Register Efficiency  
---------------------------------------------------------------------------------------------------
 raifes_debug_module  ClkGate_RC_CG_HIER_INST5    32    data0_reg[0]          100.000              
                                                        data0_reg[10]         100.000              
                                                        data0_reg[11]         100.000              
                                                        data0_reg[12]         100.000              
                                                        data0_reg[13]         100.000              
                                                        data0_reg[14]         100.000              
                                                        data0_reg[15]         100.000              
                                                        data0_reg[16]         100.000              
                                                        data0_reg[17]         100.000              
                                                        data0_reg[18]         100.000              
                                                        data0_reg[19]         100.000              
                                                        data0_reg[1]          100.000              
                                                        data0_reg[20]         100.000              
                                                        data0_reg[21]         100.000              
                                                        data0_reg[22]         100.000              
                                                        data0_reg[23]         100.000              
                                                        data0_reg[24]         100.000              
                                                        data0_reg[25]         100.000              
                                                        data0_reg[26]         100.000              
                                                        data0_reg[27]         100.000              
                                                        data0_reg[28]         100.000              
                                                        data0_reg[29]         100.000              
                                                        data0_reg[2]          100.000              
                                                        data0_reg[30]         100.000              
                                                        data0_reg[31]         100.000              
                                                        data0_reg[3]          100.000              
                                                        data0_reg[4]          100.000              
                                                        data0_reg[5]          100.000              
                                                        data0_reg[6]          100.000              
                                                        data0_reg[7]          100.000              
                                                        data0_reg[8]          100.000              
                                                        data0_reg[9]          100.000              
---------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST6
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_debug_module (hinst:raifes_coredebug_module)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_355 (pin:raifes_core/de.._module/g7377__2001/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_8894
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module          Clock Gating Instance   Fanout    Gated Flip-flops    Register Efficiency  
---------------------------------------------------------------------------------------------------
 raifes_debug_module  ClkGate_RC_CG_HIER_INST6    32    progbuf0_reg[0]       100.000              
                                                        progbuf0_reg[10]      100.000              
                                                        progbuf0_reg[11]      100.000              
                                                        progbuf0_reg[12]      100.000              
                                                        progbuf0_reg[13]      100.000              
                                                        progbuf0_reg[14]      100.000              
                                                        progbuf0_reg[15]      100.000              
                                                        progbuf0_reg[16]      100.000              
                                                        progbuf0_reg[17]      100.000              
                                                        progbuf0_reg[18]      100.000              
                                                        progbuf0_reg[19]      100.000              
                                                        progbuf0_reg[1]       100.000              
                                                        progbuf0_reg[20]      100.000              
                                                        progbuf0_reg[21]      100.000              
                                                        progbuf0_reg[22]      100.000              
                                                        progbuf0_reg[23]      100.000              
                                                        progbuf0_reg[24]      100.000              
                                                        progbuf0_reg[25]      100.000              
                                                        progbuf0_reg[26]      100.000              
                                                        progbuf0_reg[27]      100.000              
                                                        progbuf0_reg[28]      100.000              
                                                        progbuf0_reg[29]      100.000              
                                                        progbuf0_reg[2]       100.000              
                                                        progbuf0_reg[30]      100.000              
                                                        progbuf0_reg[31]      100.000              
                                                        progbuf0_reg[3]       100.000              
                                                        progbuf0_reg[4]       100.000              
                                                        progbuf0_reg[5]       100.000              
                                                        progbuf0_reg[6]       100.000              
                                                        progbuf0_reg[7]       100.000              
                                                        progbuf0_reg[8]       100.000              
                                                        progbuf0_reg[9]       100.000              
---------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST7
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_debug_module (hinst:raifes_coredebug_module)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_354 (pin:raifes_core/de.._module/g7378__1122/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_8897
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module          Clock Gating Instance   Fanout    Gated Flip-flops    Register Efficiency  
---------------------------------------------------------------------------------------------------
 raifes_debug_module  ClkGate_RC_CG_HIER_INST7    14    dmcontrol_reg[0]      100.000              
                                                        dmcontrol_reg[16]     100.000              
                                                        dmcontrol_reg[17]     100.000              
                                                        dmcontrol_reg[18]     100.000              
                                                        dmcontrol_reg[19]     100.000              
                                                        dmcontrol_reg[1]      100.000              
                                                        dmcontrol_reg[20]     100.000              
                                                        dmcontrol_reg[21]     100.000              
                                                        dmcontrol_reg[22]     100.000              
                                                        dmcontrol_reg[23]     100.000              
                                                        dmcontrol_reg[24]     100.000              
                                                        dmcontrol_reg[25]     100.000              
                                                        dmcontrol_reg[30]     100.000              
                                                        dmcontrol_reg[31]     100.000              
---------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST8
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_debug_module (hinst:raifes_coredebug_module)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_353 (pin:raifes_core/de.._module/g7618__1279/O)
          	   	TCF = (0.73440, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_8900
          	   	TCF = (0.37240, 0.036458/ns)
  Toggle Reduction  =  -20.31
  Gated FFs:
        Module          Clock Gating Instance   Fanout    Gated Flip-flops    Register Efficiency  
---------------------------------------------------------------------------------------------------
 raifes_debug_module  ClkGate_RC_CG_HIER_INST8     8    dmi_addr_r_reg[0]     100.000              
                                                        dmi_addr_r_reg[1]     100.000              
                                                        dmi_addr_r_reg[2]     100.000              
                                                        dmi_addr_r_reg[3]     100.000              
                                                        dmi_addr_r_reg[4]     100.000              
                                                        dmi_addr_r_reg[5]     100.000              
                                                        dmi_addr_r_reg[6]     100.000              
                                                        dmi_wen_r_reg         100.000              
---------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST9
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_debug_module (hinst:raifes_coredebug_module)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_352 (pin:raifes_core/de.._module/g7311__3377/O)
          	   	TCF = (1.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_8903
          	   	TCF = (0.50000, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module          Clock Gating Instance   Fanout    Gated Flip-flops    Register Efficiency  
---------------------------------------------------------------------------------------------------
 raifes_debug_module  ClkGate_RC_CG_HIER_INST9     4    dmi_state_reg[0]      100.000              
                                                        dmi_state_reg[1]      100.000              
                                                        dmi_state_reg[2]      100.000              
                                                        dmi_state_reg[3]      100.000              
---------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_DECLONE_HIER_INST
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_pipeline (hinst:raifes_corepipeline)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_842 (pin:raifes_core/pipeline/g4693/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	n_1090 (pin:raifes_core/pipeline/hi_fo_buf5192/O)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_1019
          	   	TCF = (0.14320, 0.036458/ns)
  Toggle Reduction  =  -20.31
  Gated FFs:
        Module          Clock Gating Instance   Fanout    Gated Flip-flops    Register Efficiency  
---------------------------------------------------------------------------------------------------
 raifes_pipeline      ClkGate_RC_CG_DECLONE_HIER_INST    45    csr_rdata_WB_reg[0]   100.000              
                                                               csr_rdata_WB_reg[10]  100.000              
                                                               csr_rdata_WB_reg[11]  100.000              
                                                               csr_rdata_WB_reg[12]  100.000              
                                                               csr_rdata_WB_reg[13]  100.000              
                                                               csr_rdata_WB_reg[14]  100.000              
                                                               csr_rdata_WB_reg[15]  100.000              
                                                               csr_rdata_WB_reg[16]  100.000              
                                                               csr_rdata_WB_reg[17]  100.000              
                                                               csr_rdata_WB_reg[18]  100.000              
                                                               csr_rdata_WB_reg[19]  100.000              
                                                               csr_rdata_WB_reg[1]   100.000              
                                                               csr_rdata_WB_reg[20]  100.000              
                                                               csr_rdata_WB_reg[21]  100.000              
                                                               csr_rdata_WB_reg[22]  100.000              
                                                               csr_rdata_WB_reg[23]  100.000              
                                                               csr_rdata_WB_reg[24]  100.000              
                                                               csr_rdata_WB_reg[25]  100.000              
                                                               csr_rdata_WB_reg[26]  100.000              
                                                               csr_rdata_WB_reg[27]  100.000              
                                                               csr_rdata_WB_reg[28]  100.000              
                                                               csr_rdata_WB_reg[29]  100.000              
                                                               csr_rdata_WB_reg[2]   100.000              
                                                               csr_rdata_WB_reg[30]  100.000              
                                                               csr_rdata_WB_reg[31]  100.000              
                                                               csr_rdata_WB_reg[3]   100.000              
                                                               csr_rdata_WB_reg[4]   100.000              
                                                               csr_rdata_WB_reg[5]   100.000              
                                                               csr_rdata_WB_reg[6]   100.000              
                                                               csr_rdata_WB_reg[7]   100.000              
                                                               csr_rdata_WB_reg[8]   100.000              
                                                               csr_rdata_WB_reg[9]   100.000              
                                                               prev_ex_code_WB_reg[0]  100.000              
                                                               prev_ex_code_WB_reg[1]  100.000              
                                                               prev_ex_code_WB_reg[3]  100.000              
                                                               reg_to_wr_WB_reg[0]     100.000              
                                                               reg_to_wr_WB_reg[1]     100.000              
                                                               reg_to_wr_WB_reg[2]     100.000              
                                                               reg_to_wr_WB_reg[3]     100.000              
                                                               reg_to_wr_WB_reg[4]     100.000              
                                                               wb_src_sel_WB_reg[0]    100.000              
                                                               wb_src_sel_WB_reg[1]    100.000              
                                                               dmem_type_WB_reg[0]     100.000              
                                                               dmem_type_WB_reg[1]     100.000              
                                                               dmem_type_WB_reg[2]     100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST10
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_pipeline (hinst:raifes_corepipeline)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_655 (pin:raifes_core/pipeline/g4723/O)
          	   	TCF = (1.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk
          	   	TCF = (0.50000, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_pipeline      ClkGate_RC_CG_HIER_INST10          64    PC_DX_reg[0]            100.000              
                                                               PC_DX_reg[10]           100.000              
                                                               PC_DX_reg[11]           100.000              
                                                               PC_DX_reg[12]           100.000              
                                                               PC_DX_reg[13]           100.000              
                                                               PC_DX_reg[14]           100.000              
                                                               PC_DX_reg[15]           100.000              
                                                               PC_DX_reg[16]           100.000              
                                                               PC_DX_reg[17]           100.000              
                                                               PC_DX_reg[18]           100.000              
                                                               PC_DX_reg[19]           100.000              
                                                               PC_DX_reg[1]            100.000              
                                                               PC_DX_reg[20]           100.000              
                                                               PC_DX_reg[21]           100.000              
                                                               PC_DX_reg[22]           100.000              
                                                               PC_DX_reg[23]           100.000              
                                                               PC_DX_reg[24]           100.000              
                                                               PC_DX_reg[25]           100.000              
                                                               PC_DX_reg[26]           100.000              
                                                               PC_DX_reg[27]           100.000              
                                                               PC_DX_reg[28]           100.000              
                                                               PC_DX_reg[29]           100.000              
                                                               PC_DX_reg[2]            100.000              
                                                               PC_DX_reg[30]           100.000              
                                                               PC_DX_reg[31]           100.000              
                                                               PC_DX_reg[3]            100.000              
                                                               PC_DX_reg[4]            100.000              
                                                               PC_DX_reg[5]            100.000              
                                                               PC_DX_reg[6]            100.000              
                                                               PC_DX_reg[7]            100.000              
                                                               PC_DX_reg[8]            100.000              
                                                               PC_DX_reg[9]            100.000              
                                                               inst_DX_reg[0]          100.000              
                                                               inst_DX_reg[10]         100.000              
                                                               inst_DX_reg[11]         100.000              
                                                               inst_DX_reg[12]         100.000              
                                                               inst_DX_reg[13]         100.000              
                                                               inst_DX_reg[14]         100.000              
                                                               inst_DX_reg[15]         100.000              
                                                               inst_DX_reg[16]         100.000              
                                                               inst_DX_reg[17]         100.000              
                                                               inst_DX_reg[18]         100.000              
                                                               inst_DX_reg[19]         100.000              
                                                               inst_DX_reg[1]          100.000              
                                                               inst_DX_reg[20]         100.000              
                                                               inst_DX_reg[21]         100.000              
                                                               inst_DX_reg[22]         100.000              
                                                               inst_DX_reg[23]         100.000              
                                                               inst_DX_reg[24]         100.000              
                                                               inst_DX_reg[25]         100.000              
                                                               inst_DX_reg[26]         100.000              
                                                               inst_DX_reg[27]         100.000              
                                                               inst_DX_reg[28]         100.000              
                                                               inst_DX_reg[29]         100.000              
                                                               inst_DX_reg[2]          100.000              
                                                               inst_DX_reg[30]         100.000              
                                                               inst_DX_reg[31]         100.000              
                                                               inst_DX_reg[3]          100.000              
                                                               inst_DX_reg[4]          100.000              
                                                               inst_DX_reg[5]          100.000              
                                                               inst_DX_reg[6]          100.000              
                                                               inst_DX_reg[7]          100.000              
                                                               inst_DX_reg[8]          100.000              
                                                               inst_DX_reg[9]          100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST12
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_pipeline (hinst:raifes_corepipeline)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_654 (pin:raifes_core/pipeline/g4724/O)
          	   	TCF = (1.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_6903
          	   	TCF = (0.50000, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_pipeline      ClkGate_RC_CG_HIER_INST12          96    PC_WB_reg[0]            100.000              
                                                               PC_WB_reg[10]           100.000              
                                                               PC_WB_reg[11]           100.000              
                                                               PC_WB_reg[12]           100.000              
                                                               PC_WB_reg[13]           100.000              
                                                               PC_WB_reg[14]           100.000              
                                                               PC_WB_reg[15]           100.000              
                                                               PC_WB_reg[16]           100.000              
                                                               PC_WB_reg[17]           100.000              
                                                               PC_WB_reg[18]           100.000              
                                                               PC_WB_reg[19]           100.000              
                                                               PC_WB_reg[1]            100.000              
                                                               PC_WB_reg[20]           100.000              
                                                               PC_WB_reg[21]           100.000              
                                                               PC_WB_reg[22]           100.000              
                                                               PC_WB_reg[23]           100.000              
                                                               PC_WB_reg[24]           100.000              
                                                               PC_WB_reg[25]           100.000              
                                                               PC_WB_reg[26]           100.000              
                                                               PC_WB_reg[27]           100.000              
                                                               PC_WB_reg[28]           100.000              
                                                               PC_WB_reg[29]           100.000              
                                                               PC_WB_reg[2]            100.000              
                                                               PC_WB_reg[30]           100.000              
                                                               PC_WB_reg[31]           100.000              
                                                               PC_WB_reg[3]            100.000              
                                                               PC_WB_reg[4]            100.000              
                                                               PC_WB_reg[5]            100.000              
                                                               PC_WB_reg[6]            100.000              
                                                               PC_WB_reg[7]            100.000              
                                                               PC_WB_reg[8]            100.000              
                                                               PC_WB_reg[9]            100.000              
                                                               alu_out_WB_reg[0]       100.000              
                                                               alu_out_WB_reg[10]      100.000              
                                                               alu_out_WB_reg[11]      100.000              
                                                               alu_out_WB_reg[12]      100.000              
                                                               alu_out_WB_reg[13]      100.000              
                                                               alu_out_WB_reg[14]      100.000              
                                                               alu_out_WB_reg[15]      100.000              
                                                               alu_out_WB_reg[16]      100.000              
                                                               alu_out_WB_reg[17]      100.000              
                                                               alu_out_WB_reg[18]      100.000              
                                                               alu_out_WB_reg[19]      100.000              
                                                               alu_out_WB_reg[1]       100.000              
                                                               alu_out_WB_reg[20]      100.000              
                                                               alu_out_WB_reg[21]      100.000              
                                                               alu_out_WB_reg[22]      100.000              
                                                               alu_out_WB_reg[23]      100.000              
                                                               alu_out_WB_reg[24]      100.000              
                                                               alu_out_WB_reg[25]      100.000              
                                                               alu_out_WB_reg[26]      100.000              
                                                               alu_out_WB_reg[27]      100.000              
                                                               alu_out_WB_reg[28]      100.000              
                                                               alu_out_WB_reg[29]      100.000              
                                                               alu_out_WB_reg[2]       100.000              
                                                               alu_out_WB_reg[30]      100.000              
                                                               alu_out_WB_reg[31]      100.000              
                                                               alu_out_WB_reg[3]       100.000              
                                                               alu_out_WB_reg[4]       100.000              
                                                               alu_out_WB_reg[5]       100.000              
                                                               alu_out_WB_reg[6]       100.000              
                                                               alu_out_WB_reg[7]       100.000              
                                                               alu_out_WB_reg[8]       100.000              
                                                               alu_out_WB_reg[9]       100.000              
                                                               store_data_WB_reg[0]    100.000              
                                                               store_data_WB_reg[10]   100.000              
                                                               store_data_WB_reg[11]   100.000              
                                                               store_data_WB_reg[12]   100.000              
                                                               store_data_WB_reg[13]   100.000              
                                                               store_data_WB_reg[14]   100.000              
                                                               store_data_WB_reg[15]   100.000              
                                                               store_data_WB_reg[16]   100.000              
                                                               store_data_WB_reg[17]   100.000              
                                                               store_data_WB_reg[18]   100.000              
                                                               store_data_WB_reg[19]   100.000              
                                                               store_data_WB_reg[1]    100.000              
                                                               store_data_WB_reg[20]   100.000              
                                                               store_data_WB_reg[21]   100.000              
                                                               store_data_WB_reg[22]   100.000              
                                                               store_data_WB_reg[23]   100.000              
                                                               store_data_WB_reg[24]   100.000              
                                                               store_data_WB_reg[25]   100.000              
                                                               store_data_WB_reg[26]   100.000              
                                                               store_data_WB_reg[27]   100.000              
                                                               store_data_WB_reg[28]   100.000              
                                                               store_data_WB_reg[29]   100.000              
                                                               store_data_WB_reg[2]    100.000              
                                                               store_data_WB_reg[30]   100.000              
                                                               store_data_WB_reg[31]   100.000              
                                                               store_data_WB_reg[3]    100.000              
                                                               store_data_WB_reg[4]    100.000              
                                                               store_data_WB_reg[5]    100.000              
                                                               store_data_WB_reg[6]    100.000              
                                                               store_data_WB_reg[7]    100.000              
                                                               store_data_WB_reg[8]    100.000              
                                                               store_data_WB_reg[9]    100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST13
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_pipeline (hinst:raifes_corepipeline)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_653 (pin:raifes_core/pipeline/g3878/O)
          	   	TCF = (1.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_6906
          	   	TCF = (0.50000, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_pipeline      ClkGate_RC_CG_HIER_INST13          32    PC_IF_reg[0]            100.000              
                                                               PC_IF_reg[10]           100.000              
                                                               PC_IF_reg[11]           100.000              
                                                               PC_IF_reg[12]           100.000              
                                                               PC_IF_reg[13]           100.000              
                                                               PC_IF_reg[14]           100.000              
                                                               PC_IF_reg[15]           100.000              
                                                               PC_IF_reg[16]           100.000              
                                                               PC_IF_reg[17]           100.000              
                                                               PC_IF_reg[18]           100.000              
                                                               PC_IF_reg[19]           100.000              
                                                               PC_IF_reg[1]            100.000              
                                                               PC_IF_reg[20]           100.000              
                                                               PC_IF_reg[21]           100.000              
                                                               PC_IF_reg[22]           100.000              
                                                               PC_IF_reg[23]           100.000              
                                                               PC_IF_reg[24]           100.000              
                                                               PC_IF_reg[25]           100.000              
                                                               PC_IF_reg[26]           100.000              
                                                               PC_IF_reg[27]           100.000              
                                                               PC_IF_reg[28]           100.000              
                                                               PC_IF_reg[29]           100.000              
                                                               PC_IF_reg[2]            100.000              
                                                               PC_IF_reg[30]           100.000              
                                                               PC_IF_reg[31]           100.000              
                                                               PC_IF_reg[3]            100.000              
                                                               PC_IF_reg[4]            100.000              
                                                               PC_IF_reg[5]            100.000              
                                                               PC_IF_reg[6]            100.000              
                                                               PC_IF_reg[7]            100.000              
                                                               PC_IF_reg[8]            100.000              
                                                               PC_IF_reg[9]            100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST14
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2004 (pin:raifes_core/pipeline/csr/g30198/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST14          32    dscratch0_reg[0]        Clock Disabled       
                                                               dscratch0_reg[10]       Clock Disabled       
                                                               dscratch0_reg[11]       Clock Disabled       
                                                               dscratch0_reg[12]       Clock Disabled       
                                                               dscratch0_reg[13]       Clock Disabled       
                                                               dscratch0_reg[14]       Clock Disabled       
                                                               dscratch0_reg[15]       Clock Disabled       
                                                               dscratch0_reg[16]       Clock Disabled       
                                                               dscratch0_reg[17]       Clock Disabled       
                                                               dscratch0_reg[18]       Clock Disabled       
                                                               dscratch0_reg[19]       Clock Disabled       
                                                               dscratch0_reg[1]        Clock Disabled       
                                                               dscratch0_reg[20]       Clock Disabled       
                                                               dscratch0_reg[21]       Clock Disabled       
                                                               dscratch0_reg[22]       Clock Disabled       
                                                               dscratch0_reg[23]       Clock Disabled       
                                                               dscratch0_reg[24]       Clock Disabled       
                                                               dscratch0_reg[25]       Clock Disabled       
                                                               dscratch0_reg[26]       Clock Disabled       
                                                               dscratch0_reg[27]       Clock Disabled       
                                                               dscratch0_reg[28]       Clock Disabled       
                                                               dscratch0_reg[29]       Clock Disabled       
                                                               dscratch0_reg[2]        Clock Disabled       
                                                               dscratch0_reg[30]       Clock Disabled       
                                                               dscratch0_reg[31]       Clock Disabled       
                                                               dscratch0_reg[3]        Clock Disabled       
                                                               dscratch0_reg[4]        Clock Disabled       
                                                               dscratch0_reg[5]        Clock Disabled       
                                                               dscratch0_reg[6]        Clock Disabled       
                                                               dscratch0_reg[7]        Clock Disabled       
                                                               dscratch0_reg[8]        Clock Disabled       
                                                               dscratch0_reg[9]        Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST15
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2003 (pin:raifes_core/pipeline/csr/g30197/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34329
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST15          32    satp_reg[0]             Clock Disabled       
                                                               satp_reg[10]            Clock Disabled       
                                                               satp_reg[11]            Clock Disabled       
                                                               satp_reg[12]            Clock Disabled       
                                                               satp_reg[13]            Clock Disabled       
                                                               satp_reg[14]            Clock Disabled       
                                                               satp_reg[15]            Clock Disabled       
                                                               satp_reg[16]            Clock Disabled       
                                                               satp_reg[17]            Clock Disabled       
                                                               satp_reg[18]            Clock Disabled       
                                                               satp_reg[19]            Clock Disabled       
                                                               satp_reg[1]             Clock Disabled       
                                                               satp_reg[20]            Clock Disabled       
                                                               satp_reg[21]            Clock Disabled       
                                                               satp_reg[22]            Clock Disabled       
                                                               satp_reg[23]            Clock Disabled       
                                                               satp_reg[24]            Clock Disabled       
                                                               satp_reg[25]            Clock Disabled       
                                                               satp_reg[26]            Clock Disabled       
                                                               satp_reg[27]            Clock Disabled       
                                                               satp_reg[28]            Clock Disabled       
                                                               satp_reg[29]            Clock Disabled       
                                                               satp_reg[2]             Clock Disabled       
                                                               satp_reg[30]            Clock Disabled       
                                                               satp_reg[31]            Clock Disabled       
                                                               satp_reg[3]             Clock Disabled       
                                                               satp_reg[4]             Clock Disabled       
                                                               satp_reg[5]             Clock Disabled       
                                                               satp_reg[6]             Clock Disabled       
                                                               satp_reg[7]             Clock Disabled       
                                                               satp_reg[8]             Clock Disabled       
                                                               satp_reg[9]             Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST16
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1746 (pin:raifes_core/pipeline/csr/g30581/O)
          	   	TCF = (1.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34332
          	   	TCF = (0.50000, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST16          32    cycle_full_reg[32]      100.000              
                                                               cycle_full_reg[33]      100.000              
                                                               cycle_full_reg[34]      100.000              
                                                               cycle_full_reg[35]      100.000              
                                                               cycle_full_reg[36]      100.000              
                                                               cycle_full_reg[37]      100.000              
                                                               cycle_full_reg[38]      100.000              
                                                               cycle_full_reg[39]      100.000              
                                                               cycle_full_reg[40]      100.000              
                                                               cycle_full_reg[41]      100.000              
                                                               cycle_full_reg[42]      100.000              
                                                               cycle_full_reg[43]      100.000              
                                                               cycle_full_reg[44]      100.000              
                                                               cycle_full_reg[45]      100.000              
                                                               cycle_full_reg[46]      100.000              
                                                               cycle_full_reg[47]      100.000              
                                                               cycle_full_reg[48]      100.000              
                                                               cycle_full_reg[49]      100.000              
                                                               cycle_full_reg[50]      100.000              
                                                               cycle_full_reg[51]      100.000              
                                                               cycle_full_reg[52]      100.000              
                                                               cycle_full_reg[53]      100.000              
                                                               cycle_full_reg[54]      100.000              
                                                               cycle_full_reg[55]      100.000              
                                                               cycle_full_reg[56]      100.000              
                                                               cycle_full_reg[57]      100.000              
                                                               cycle_full_reg[58]      100.000              
                                                               cycle_full_reg[59]      100.000              
                                                               cycle_full_reg[60]      100.000              
                                                               cycle_full_reg[61]      100.000              
                                                               cycle_full_reg[62]      100.000              
                                                               cycle_full_reg[63]      100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST17
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1745 (pin:raifes_core/pipeline/csr/g30311/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34335
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST17          32    mscratch_reg[0]         100.000              
                                                               mscratch_reg[10]        100.000              
                                                               mscratch_reg[11]        100.000              
                                                               mscratch_reg[12]        100.000              
                                                               mscratch_reg[13]        100.000              
                                                               mscratch_reg[14]        100.000              
                                                               mscratch_reg[15]        100.000              
                                                               mscratch_reg[16]        100.000              
                                                               mscratch_reg[17]        100.000              
                                                               mscratch_reg[18]        100.000              
                                                               mscratch_reg[19]        100.000              
                                                               mscratch_reg[1]         100.000              
                                                               mscratch_reg[20]        100.000              
                                                               mscratch_reg[21]        100.000              
                                                               mscratch_reg[22]        100.000              
                                                               mscratch_reg[23]        100.000              
                                                               mscratch_reg[24]        100.000              
                                                               mscratch_reg[25]        100.000              
                                                               mscratch_reg[26]        100.000              
                                                               mscratch_reg[27]        100.000              
                                                               mscratch_reg[28]        100.000              
                                                               mscratch_reg[29]        100.000              
                                                               mscratch_reg[2]         100.000              
                                                               mscratch_reg[30]        100.000              
                                                               mscratch_reg[31]        100.000              
                                                               mscratch_reg[3]         100.000              
                                                               mscratch_reg[4]         100.000              
                                                               mscratch_reg[5]         100.000              
                                                               mscratch_reg[6]         100.000              
                                                               mscratch_reg[7]         100.000              
                                                               mscratch_reg[8]         100.000              
                                                               mscratch_reg[9]         100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST18
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1744 (pin:raifes_core/pipeline/csr/g19622/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34338
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST18          32    instret_full_reg[0]     100.000              
                                                               instret_full_reg[10]    100.000              
                                                               instret_full_reg[11]    100.000              
                                                               instret_full_reg[12]    100.000              
                                                               instret_full_reg[13]    100.000              
                                                               instret_full_reg[14]    100.000              
                                                               instret_full_reg[15]    100.000              
                                                               instret_full_reg[16]    100.000              
                                                               instret_full_reg[17]    100.000              
                                                               instret_full_reg[18]    100.000              
                                                               instret_full_reg[19]    100.000              
                                                               instret_full_reg[1]     100.000              
                                                               instret_full_reg[20]    100.000              
                                                               instret_full_reg[21]    100.000              
                                                               instret_full_reg[22]    100.000              
                                                               instret_full_reg[23]    100.000              
                                                               instret_full_reg[24]    100.000              
                                                               instret_full_reg[25]    100.000              
                                                               instret_full_reg[26]    100.000              
                                                               instret_full_reg[27]    100.000              
                                                               instret_full_reg[28]    100.000              
                                                               instret_full_reg[29]    100.000              
                                                               instret_full_reg[2]     100.000              
                                                               instret_full_reg[30]    100.000              
                                                               instret_full_reg[31]    100.000              
                                                               instret_full_reg[3]     100.000              
                                                               instret_full_reg[4]     100.000              
                                                               instret_full_reg[5]     100.000              
                                                               instret_full_reg[6]     100.000              
                                                               instret_full_reg[7]     100.000              
                                                               instret_full_reg[8]     100.000              
                                                               instret_full_reg[9]     100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST19
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1743 (pin:raifes_core/pipeline/csr/g19623/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34341
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST19          32    instret_full_reg[32]    100.000              
                                                               instret_full_reg[33]    100.000              
                                                               instret_full_reg[34]    100.000              
                                                               instret_full_reg[35]    100.000              
                                                               instret_full_reg[36]    100.000              
                                                               instret_full_reg[37]    100.000              
                                                               instret_full_reg[38]    100.000              
                                                               instret_full_reg[39]    100.000              
                                                               instret_full_reg[40]    100.000              
                                                               instret_full_reg[41]    100.000              
                                                               instret_full_reg[42]    100.000              
                                                               instret_full_reg[43]    100.000              
                                                               instret_full_reg[44]    100.000              
                                                               instret_full_reg[45]    100.000              
                                                               instret_full_reg[46]    100.000              
                                                               instret_full_reg[47]    100.000              
                                                               instret_full_reg[48]    100.000              
                                                               instret_full_reg[49]    100.000              
                                                               instret_full_reg[50]    100.000              
                                                               instret_full_reg[51]    100.000              
                                                               instret_full_reg[52]    100.000              
                                                               instret_full_reg[53]    100.000              
                                                               instret_full_reg[54]    100.000              
                                                               instret_full_reg[55]    100.000              
                                                               instret_full_reg[56]    100.000              
                                                               instret_full_reg[57]    100.000              
                                                               instret_full_reg[58]    100.000              
                                                               instret_full_reg[59]    100.000              
                                                               instret_full_reg[60]    100.000              
                                                               instret_full_reg[61]    100.000              
                                                               instret_full_reg[62]    100.000              
                                                               instret_full_reg[63]    100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST20
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1742 (pin:raifes_core/pipeline/csr/g19647/O)
          	   	TCF = (0.73440, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34344
          	   	TCF = (0.37240, 0.036458/ns)
  Toggle Reduction  =  -20.31
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST20          32    mbadaddr_reg[0]         100.000              
                                                               mbadaddr_reg[10]        100.000              
                                                               mbadaddr_reg[11]        100.000              
                                                               mbadaddr_reg[12]        100.000              
                                                               mbadaddr_reg[13]        100.000              
                                                               mbadaddr_reg[14]        100.000              
                                                               mbadaddr_reg[15]        100.000              
                                                               mbadaddr_reg[16]        100.000              
                                                               mbadaddr_reg[17]        100.000              
                                                               mbadaddr_reg[18]        100.000              
                                                               mbadaddr_reg[19]        100.000              
                                                               mbadaddr_reg[1]         100.000              
                                                               mbadaddr_reg[20]        100.000              
                                                               mbadaddr_reg[21]        100.000              
                                                               mbadaddr_reg[22]        100.000              
                                                               mbadaddr_reg[23]        100.000              
                                                               mbadaddr_reg[24]        100.000              
                                                               mbadaddr_reg[25]        100.000              
                                                               mbadaddr_reg[26]        100.000              
                                                               mbadaddr_reg[27]        100.000              
                                                               mbadaddr_reg[28]        100.000              
                                                               mbadaddr_reg[29]        100.000              
                                                               mbadaddr_reg[2]         100.000              
                                                               mbadaddr_reg[30]        100.000              
                                                               mbadaddr_reg[31]        100.000              
                                                               mbadaddr_reg[3]         100.000              
                                                               mbadaddr_reg[4]         100.000              
                                                               mbadaddr_reg[5]         100.000              
                                                               mbadaddr_reg[6]         100.000              
                                                               mbadaddr_reg[7]         100.000              
                                                               mbadaddr_reg[8]         100.000              
                                                               mbadaddr_reg[9]         100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST21
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1741 (pin:raifes_core/pipeline/csr/g30573/O)
          	   	TCF = (1.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34347
          	   	TCF = (0.50000, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST21          32    time_full_reg[0]        100.000              
                                                               time_full_reg[10]       100.000              
                                                               time_full_reg[11]       100.000              
                                                               time_full_reg[12]       100.000              
                                                               time_full_reg[13]       100.000              
                                                               time_full_reg[14]       100.000              
                                                               time_full_reg[15]       100.000              
                                                               time_full_reg[16]       100.000              
                                                               time_full_reg[17]       100.000              
                                                               time_full_reg[18]       100.000              
                                                               time_full_reg[19]       100.000              
                                                               time_full_reg[1]        100.000              
                                                               time_full_reg[20]       100.000              
                                                               time_full_reg[21]       100.000              
                                                               time_full_reg[22]       100.000              
                                                               time_full_reg[23]       100.000              
                                                               time_full_reg[24]       100.000              
                                                               time_full_reg[25]       100.000              
                                                               time_full_reg[26]       100.000              
                                                               time_full_reg[27]       100.000              
                                                               time_full_reg[28]       100.000              
                                                               time_full_reg[29]       100.000              
                                                               time_full_reg[2]        100.000              
                                                               time_full_reg[30]       100.000              
                                                               time_full_reg[31]       100.000              
                                                               time_full_reg[3]        100.000              
                                                               time_full_reg[4]        100.000              
                                                               time_full_reg[5]        100.000              
                                                               time_full_reg[6]        100.000              
                                                               time_full_reg[7]        100.000              
                                                               time_full_reg[8]        100.000              
                                                               time_full_reg[9]        100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST22
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1740 (pin:raifes_core/pipeline/csr/g30312/O)
          	   	TCF = (1.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34350
          	   	TCF = (0.50000, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST22          32    cycle_full_reg[0]       100.000              
                                                               cycle_full_reg[10]      100.000              
                                                               cycle_full_reg[11]      100.000              
                                                               cycle_full_reg[12]      100.000              
                                                               cycle_full_reg[13]      100.000              
                                                               cycle_full_reg[14]      100.000              
                                                               cycle_full_reg[15]      100.000              
                                                               cycle_full_reg[16]      100.000              
                                                               cycle_full_reg[17]      100.000              
                                                               cycle_full_reg[18]      100.000              
                                                               cycle_full_reg[19]      100.000              
                                                               cycle_full_reg[1]       100.000              
                                                               cycle_full_reg[20]      100.000              
                                                               cycle_full_reg[21]      100.000              
                                                               cycle_full_reg[22]      100.000              
                                                               cycle_full_reg[23]      100.000              
                                                               cycle_full_reg[24]      100.000              
                                                               cycle_full_reg[25]      100.000              
                                                               cycle_full_reg[26]      100.000              
                                                               cycle_full_reg[27]      100.000              
                                                               cycle_full_reg[28]      100.000              
                                                               cycle_full_reg[29]      100.000              
                                                               cycle_full_reg[2]       100.000              
                                                               cycle_full_reg[30]      100.000              
                                                               cycle_full_reg[31]      100.000              
                                                               cycle_full_reg[3]       100.000              
                                                               cycle_full_reg[4]       100.000              
                                                               cycle_full_reg[5]       100.000              
                                                               cycle_full_reg[6]       100.000              
                                                               cycle_full_reg[7]       100.000              
                                                               cycle_full_reg[8]       100.000              
                                                               cycle_full_reg[9]       100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST23
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1739 (pin:raifes_core/pipeline/csr/g30310/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34353
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST23          32    mie_reg[0]              100.000              
                                                               mie_reg[10]             100.000              
                                                               mie_reg[11]             100.000              
                                                               mie_reg[12]             100.000              
                                                               mie_reg[13]             100.000              
                                                               mie_reg[14]             100.000              
                                                               mie_reg[15]             100.000              
                                                               mie_reg[16]             100.000              
                                                               mie_reg[17]             100.000              
                                                               mie_reg[18]             100.000              
                                                               mie_reg[19]             100.000              
                                                               mie_reg[1]              100.000              
                                                               mie_reg[20]             100.000              
                                                               mie_reg[21]             100.000              
                                                               mie_reg[22]             100.000              
                                                               mie_reg[23]             100.000              
                                                               mie_reg[24]             100.000              
                                                               mie_reg[25]             100.000              
                                                               mie_reg[26]             100.000              
                                                               mie_reg[27]             100.000              
                                                               mie_reg[28]             100.000              
                                                               mie_reg[29]             100.000              
                                                               mie_reg[2]              100.000              
                                                               mie_reg[30]             100.000              
                                                               mie_reg[31]             100.000              
                                                               mie_reg[3]              100.000              
                                                               mie_reg[4]              100.000              
                                                               mie_reg[5]              100.000              
                                                               mie_reg[6]              100.000              
                                                               mie_reg[7]              100.000              
                                                               mie_reg[8]              100.000              
                                                               mie_reg[9]              100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST24
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1738 (pin:raifes_core/pipeline/csr/g30582/O)
          	   	TCF = (1.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34356
          	   	TCF = (0.50000, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST24          32    time_full_reg[32]       100.000              
                                                               time_full_reg[33]       100.000              
                                                               time_full_reg[34]       100.000              
                                                               time_full_reg[35]       100.000              
                                                               time_full_reg[36]       100.000              
                                                               time_full_reg[37]       100.000              
                                                               time_full_reg[38]       100.000              
                                                               time_full_reg[39]       100.000              
                                                               time_full_reg[40]       100.000              
                                                               time_full_reg[41]       100.000              
                                                               time_full_reg[42]       100.000              
                                                               time_full_reg[43]       100.000              
                                                               time_full_reg[44]       100.000              
                                                               time_full_reg[45]       100.000              
                                                               time_full_reg[46]       100.000              
                                                               time_full_reg[47]       100.000              
                                                               time_full_reg[48]       100.000              
                                                               time_full_reg[49]       100.000              
                                                               time_full_reg[50]       100.000              
                                                               time_full_reg[51]       100.000              
                                                               time_full_reg[52]       100.000              
                                                               time_full_reg[53]       100.000              
                                                               time_full_reg[54]       100.000              
                                                               time_full_reg[55]       100.000              
                                                               time_full_reg[56]       100.000              
                                                               time_full_reg[57]       100.000              
                                                               time_full_reg[58]       100.000              
                                                               time_full_reg[59]       100.000              
                                                               time_full_reg[60]       100.000              
                                                               time_full_reg[61]       100.000              
                                                               time_full_reg[62]       100.000              
                                                               time_full_reg[63]       100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST25
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1737 (pin:raifes_core/pipeline/csr/g30124/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34359
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST25          32    dpc_r_reg[0]            100.000              
                                                               dpc_r_reg[10]           100.000              
                                                               dpc_r_reg[11]           100.000              
                                                               dpc_r_reg[12]           100.000              
                                                               dpc_r_reg[13]           100.000              
                                                               dpc_r_reg[14]           100.000              
                                                               dpc_r_reg[15]           100.000              
                                                               dpc_r_reg[16]           100.000              
                                                               dpc_r_reg[17]           100.000              
                                                               dpc_r_reg[18]           100.000              
                                                               dpc_r_reg[19]           100.000              
                                                               dpc_r_reg[1]            100.000              
                                                               dpc_r_reg[20]           100.000              
                                                               dpc_r_reg[21]           100.000              
                                                               dpc_r_reg[22]           100.000              
                                                               dpc_r_reg[23]           100.000              
                                                               dpc_r_reg[24]           100.000              
                                                               dpc_r_reg[25]           100.000              
                                                               dpc_r_reg[26]           100.000              
                                                               dpc_r_reg[27]           100.000              
                                                               dpc_r_reg[28]           100.000              
                                                               dpc_r_reg[29]           100.000              
                                                               dpc_r_reg[2]            100.000              
                                                               dpc_r_reg[30]           100.000              
                                                               dpc_r_reg[31]           100.000              
                                                               dpc_r_reg[3]            100.000              
                                                               dpc_r_reg[4]            100.000              
                                                               dpc_r_reg[5]            100.000              
                                                               dpc_r_reg[6]            100.000              
                                                               dpc_r_reg[7]            100.000              
                                                               dpc_r_reg[8]            100.000              
                                                               dpc_r_reg[9]            100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST26
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1736 (pin:raifes_core/pipeline/csr/g30195/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34362
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST26          30    mtvec_reg[10]           100.000              
                                                               mtvec_reg[11]           100.000              
                                                               mtvec_reg[12]           100.000              
                                                               mtvec_reg[13]           100.000              
                                                               mtvec_reg[14]           100.000              
                                                               mtvec_reg[15]           100.000              
                                                               mtvec_reg[16]           100.000              
                                                               mtvec_reg[17]           100.000              
                                                               mtvec_reg[18]           100.000              
                                                               mtvec_reg[19]           100.000              
                                                               mtvec_reg[20]           100.000              
                                                               mtvec_reg[21]           100.000              
                                                               mtvec_reg[22]           100.000              
                                                               mtvec_reg[23]           100.000              
                                                               mtvec_reg[24]           100.000              
                                                               mtvec_reg[25]           100.000              
                                                               mtvec_reg[26]           100.000              
                                                               mtvec_reg[27]           100.000              
                                                               mtvec_reg[28]           100.000              
                                                               mtvec_reg[29]           100.000              
                                                               mtvec_reg[2]            100.000              
                                                               mtvec_reg[30]           100.000              
                                                               mtvec_reg[31]           100.000              
                                                               mtvec_reg[3]            100.000              
                                                               mtvec_reg[4]            100.000              
                                                               mtvec_reg[5]            100.000              
                                                               mtvec_reg[6]            100.000              
                                                               mtvec_reg[7]            100.000              
                                                               mtvec_reg[8]            100.000              
                                                               mtvec_reg[9]            100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST27
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2508 (pin:raifes_core/pipeline/csr/g31092/O)
          	   	TCF = (0.94660, 0.005208/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34365
          	   	TCF = (0.41670, 0.036458/ns)
  Toggle Reduction  =  -20.31
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST27          30    mepc_reg[10]            100.000              
                                                               mepc_reg[11]            100.000              
                                                               mepc_reg[12]            100.000              
                                                               mepc_reg[13]            100.000              
                                                               mepc_reg[14]            100.000              
                                                               mepc_reg[15]            100.000              
                                                               mepc_reg[16]            100.000              
                                                               mepc_reg[17]            100.000              
                                                               mepc_reg[18]            100.000              
                                                               mepc_reg[19]            100.000              
                                                               mepc_reg[20]            100.000              
                                                               mepc_reg[21]            100.000              
                                                               mepc_reg[22]            100.000              
                                                               mepc_reg[23]            100.000              
                                                               mepc_reg[24]            100.000              
                                                               mepc_reg[25]            100.000              
                                                               mepc_reg[26]            100.000              
                                                               mepc_reg[27]            100.000              
                                                               mepc_reg[28]            100.000              
                                                               mepc_reg[29]            100.000              
                                                               mepc_reg[2]             100.000              
                                                               mepc_reg[30]            100.000              
                                                               mepc_reg[31]            100.000              
                                                               mepc_reg[3]             100.000              
                                                               mepc_reg[4]             100.000              
                                                               mepc_reg[5]             100.000              
                                                               mepc_reg[6]             100.000              
                                                               mepc_reg[7]             100.000              
                                                               mepc_reg[8]             100.000              
                                                               mepc_reg[9]             100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST28
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2007 (pin:raifes_core/pipeline/csr/g19648/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34367
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST28          26    dcsr_reg[10]            100.000              
                                                               dcsr_reg[11]            100.000              
                                                               dcsr_reg[12]            100.000              
                                                               dcsr_reg[13]            100.000              
                                                               dcsr_reg[14]            100.000              
                                                               dcsr_reg[15]            100.000              
                                                               dcsr_reg[16]            100.000              
                                                               dcsr_reg[17]            100.000              
                                                               dcsr_reg[18]            100.000              
                                                               dcsr_reg[19]            100.000              
                                                               dcsr_reg[20]            100.000              
                                                               dcsr_reg[21]            100.000              
                                                               dcsr_reg[22]            100.000              
                                                               dcsr_reg[23]            100.000              
                                                               dcsr_reg[24]            100.000              
                                                               dcsr_reg[25]            100.000              
                                                               dcsr_reg[26]            100.000              
                                                               dcsr_reg[27]            100.000              
                                                               dcsr_reg[28]            100.000              
                                                               dcsr_reg[29]            100.000              
                                                               dcsr_reg[30]            100.000              
                                                               dcsr_reg[31]            100.000              
                                                               dcsr_reg[3]             100.000              
                                                               dcsr_reg[4]             100.000              
                                                               dcsr_reg[5]             100.000              
                                                               dcsr_reg[9]             100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST29
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1734 (pin:raifes_core/pipeline/csr/g19621/O)
          	   	TCF = (0.94660, 0.005208/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34370
          	   	TCF = (0.41670, 0.036458/ns)
  Toggle Reduction  =  -20.31
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST29           8    priv_stack_reg[0]       100.000              
                                                               priv_stack_reg[1]       100.000              
                                                               priv_stack_reg[2]       100.000              
                                                               priv_stack_reg[3]       100.000              
                                                               priv_stack_reg[4]       100.000              
                                                               priv_stack_reg[5]       100.000              
                                                               priv_stack_reg[6]       100.000              
                                                               priv_stack_reg[7]       100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST30
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2008 (pin:raifes_core/pipeline/csr/g19590/O)
          	   	TCF = (0.50000, 0.020833/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34372
          	   	TCF = (0.35680, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST30           6    dcsr_reg[0]             100.000              
                                                               dcsr_reg[1]             100.000              
                                                               dcsr_reg[2]             100.000              
                                                               dcsr_reg[6]             100.000              
                                                               dcsr_reg[7]             100.000              
                                                               dcsr_reg[8]             100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST31
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2005 (pin:raifes_core/pipeline/csr/g19650/O)
          	   	TCF = (0.94660, 0.005208/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34374
          	   	TCF = (0.41670, 0.036458/ns)
  Toggle Reduction  =  -20.31
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST31           4    mecode_reg[0]           100.000              
                                                               mecode_reg[1]           100.000              
                                                               mecode_reg[2]           100.000              
                                                               mecode_reg[3]           100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST32
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1733 (pin:raifes_core/pipeline/csr/g30305/O)
          	   	TCF = (1.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34377
          	   	TCF = (0.50000, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST32           3    dmode_reg               100.000              
                                                               mode_reg[0]             100.000              
                                                               mode_reg[1]             100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST33
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_csr_file (hinst:raifes_corepipeline/csr)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_1732 (pin:raifes_core/pipeline/csr/g19644/O)
          	   	TCF = (0.94660, 0.005208/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_34381
          	   	TCF = (0.41670, 0.036458/ns)
  Toggle Reduction  =  -20.31
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_csr_file      ClkGate_RC_CG_HIER_INST33           3    mint_reg                100.000              
                                                               msip_reg                100.000              
                                                               mtip_reg                100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST35
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_ctrl (hinst:raifes_corepipeline/ctrl)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_182 (pin:raifes_core/pipeline/ctrl/g3910/O)
          	   	TCF = (1.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_4024
          	   	TCF = (0.50000, 0.031250/ns)
  Toggle Reduction  =  -3.13
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_ctrl          ClkGate_RC_CG_HIER_INST35           6    dmem_en_WB_reg          100.000              
                                                               had_ex_WB_reg           100.000              
                                                               prev_killed_WB_reg      100.000              
                                                               store_in_WB_reg         100.000              
                                                               wfi_unkilled_WB_reg     100.000              
                                                               wr_reg_unkilled_WB_reg  100.000              
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST36
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2385 (pin:raifes_core/pi..line/regfile/g30615/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST36          32    data_reg[1][0]          Clock Disabled       
                                                               data_reg[1][10]         Clock Disabled       
                                                               data_reg[1][11]         Clock Disabled       
                                                               data_reg[1][12]         Clock Disabled       
                                                               data_reg[1][13]         Clock Disabled       
                                                               data_reg[1][14]         Clock Disabled       
                                                               data_reg[1][15]         Clock Disabled       
                                                               data_reg[1][16]         Clock Disabled       
                                                               data_reg[1][17]         Clock Disabled       
                                                               data_reg[1][18]         Clock Disabled       
                                                               data_reg[1][19]         Clock Disabled       
                                                               data_reg[1][1]          Clock Disabled       
                                                               data_reg[1][20]         Clock Disabled       
                                                               data_reg[1][21]         Clock Disabled       
                                                               data_reg[1][22]         Clock Disabled       
                                                               data_reg[1][23]         Clock Disabled       
                                                               data_reg[1][24]         Clock Disabled       
                                                               data_reg[1][25]         Clock Disabled       
                                                               data_reg[1][26]         Clock Disabled       
                                                               data_reg[1][27]         Clock Disabled       
                                                               data_reg[1][28]         Clock Disabled       
                                                               data_reg[1][29]         Clock Disabled       
                                                               data_reg[1][2]          Clock Disabled       
                                                               data_reg[1][30]         Clock Disabled       
                                                               data_reg[1][31]         Clock Disabled       
                                                               data_reg[1][3]          Clock Disabled       
                                                               data_reg[1][4]          Clock Disabled       
                                                               data_reg[1][5]          Clock Disabled       
                                                               data_reg[1][6]          Clock Disabled       
                                                               data_reg[1][7]          Clock Disabled       
                                                               data_reg[1][8]          Clock Disabled       
                                                               data_reg[1][9]          Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST37
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2355 (pin:raifes_core/pi..line/regfile/g31160/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21524
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST37          32    data_reg[31][0]         Clock Disabled       
                                                               data_reg[31][10]        Clock Disabled       
                                                               data_reg[31][11]        Clock Disabled       
                                                               data_reg[31][12]        Clock Disabled       
                                                               data_reg[31][13]        Clock Disabled       
                                                               data_reg[31][14]        Clock Disabled       
                                                               data_reg[31][15]        Clock Disabled       
                                                               data_reg[31][16]        Clock Disabled       
                                                               data_reg[31][17]        Clock Disabled       
                                                               data_reg[31][18]        Clock Disabled       
                                                               data_reg[31][19]        Clock Disabled       
                                                               data_reg[31][1]         Clock Disabled       
                                                               data_reg[31][20]        Clock Disabled       
                                                               data_reg[31][21]        Clock Disabled       
                                                               data_reg[31][22]        Clock Disabled       
                                                               data_reg[31][23]        Clock Disabled       
                                                               data_reg[31][24]        Clock Disabled       
                                                               data_reg[31][25]        Clock Disabled       
                                                               data_reg[31][26]        Clock Disabled       
                                                               data_reg[31][27]        Clock Disabled       
                                                               data_reg[31][28]        Clock Disabled       
                                                               data_reg[31][29]        Clock Disabled       
                                                               data_reg[31][2]         Clock Disabled       
                                                               data_reg[31][30]        Clock Disabled       
                                                               data_reg[31][31]        Clock Disabled       
                                                               data_reg[31][3]         Clock Disabled       
                                                               data_reg[31][4]         Clock Disabled       
                                                               data_reg[31][5]         Clock Disabled       
                                                               data_reg[31][6]         Clock Disabled       
                                                               data_reg[31][7]         Clock Disabled       
                                                               data_reg[31][8]         Clock Disabled       
                                                               data_reg[31][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST38
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2356 (pin:raifes_core/pi..line/regfile/g31152/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21526
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST38          32    data_reg[30][0]         Clock Disabled       
                                                               data_reg[30][10]        Clock Disabled       
                                                               data_reg[30][11]        Clock Disabled       
                                                               data_reg[30][12]        Clock Disabled       
                                                               data_reg[30][13]        Clock Disabled       
                                                               data_reg[30][14]        Clock Disabled       
                                                               data_reg[30][15]        Clock Disabled       
                                                               data_reg[30][16]        Clock Disabled       
                                                               data_reg[30][17]        Clock Disabled       
                                                               data_reg[30][18]        Clock Disabled       
                                                               data_reg[30][19]        Clock Disabled       
                                                               data_reg[30][1]         Clock Disabled       
                                                               data_reg[30][20]        Clock Disabled       
                                                               data_reg[30][21]        Clock Disabled       
                                                               data_reg[30][22]        Clock Disabled       
                                                               data_reg[30][23]        Clock Disabled       
                                                               data_reg[30][24]        Clock Disabled       
                                                               data_reg[30][25]        Clock Disabled       
                                                               data_reg[30][26]        Clock Disabled       
                                                               data_reg[30][27]        Clock Disabled       
                                                               data_reg[30][28]        Clock Disabled       
                                                               data_reg[30][29]        Clock Disabled       
                                                               data_reg[30][2]         Clock Disabled       
                                                               data_reg[30][30]        Clock Disabled       
                                                               data_reg[30][31]        Clock Disabled       
                                                               data_reg[30][3]         Clock Disabled       
                                                               data_reg[30][4]         Clock Disabled       
                                                               data_reg[30][5]         Clock Disabled       
                                                               data_reg[30][6]         Clock Disabled       
                                                               data_reg[30][7]         Clock Disabled       
                                                               data_reg[30][8]         Clock Disabled       
                                                               data_reg[30][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST39
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2357 (pin:raifes_core/pi..line/regfile/g31151/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21528
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST39          32    data_reg[29][0]         Clock Disabled       
                                                               data_reg[29][10]        Clock Disabled       
                                                               data_reg[29][11]        Clock Disabled       
                                                               data_reg[29][12]        Clock Disabled       
                                                               data_reg[29][13]        Clock Disabled       
                                                               data_reg[29][14]        Clock Disabled       
                                                               data_reg[29][15]        Clock Disabled       
                                                               data_reg[29][16]        Clock Disabled       
                                                               data_reg[29][17]        Clock Disabled       
                                                               data_reg[29][18]        Clock Disabled       
                                                               data_reg[29][19]        Clock Disabled       
                                                               data_reg[29][1]         Clock Disabled       
                                                               data_reg[29][20]        Clock Disabled       
                                                               data_reg[29][21]        Clock Disabled       
                                                               data_reg[29][22]        Clock Disabled       
                                                               data_reg[29][23]        Clock Disabled       
                                                               data_reg[29][24]        Clock Disabled       
                                                               data_reg[29][25]        Clock Disabled       
                                                               data_reg[29][26]        Clock Disabled       
                                                               data_reg[29][27]        Clock Disabled       
                                                               data_reg[29][28]        Clock Disabled       
                                                               data_reg[29][29]        Clock Disabled       
                                                               data_reg[29][2]         Clock Disabled       
                                                               data_reg[29][30]        Clock Disabled       
                                                               data_reg[29][31]        Clock Disabled       
                                                               data_reg[29][3]         Clock Disabled       
                                                               data_reg[29][4]         Clock Disabled       
                                                               data_reg[29][5]         Clock Disabled       
                                                               data_reg[29][6]         Clock Disabled       
                                                               data_reg[29][7]         Clock Disabled       
                                                               data_reg[29][8]         Clock Disabled       
                                                               data_reg[29][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST40
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2358 (pin:raifes_core/pi..line/regfile/g31149/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21530
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST40          32    data_reg[28][0]         Clock Disabled       
                                                               data_reg[28][10]        Clock Disabled       
                                                               data_reg[28][11]        Clock Disabled       
                                                               data_reg[28][12]        Clock Disabled       
                                                               data_reg[28][13]        Clock Disabled       
                                                               data_reg[28][14]        Clock Disabled       
                                                               data_reg[28][15]        Clock Disabled       
                                                               data_reg[28][16]        Clock Disabled       
                                                               data_reg[28][17]        Clock Disabled       
                                                               data_reg[28][18]        Clock Disabled       
                                                               data_reg[28][19]        Clock Disabled       
                                                               data_reg[28][1]         Clock Disabled       
                                                               data_reg[28][20]        Clock Disabled       
                                                               data_reg[28][21]        Clock Disabled       
                                                               data_reg[28][22]        Clock Disabled       
                                                               data_reg[28][23]        Clock Disabled       
                                                               data_reg[28][24]        Clock Disabled       
                                                               data_reg[28][25]        Clock Disabled       
                                                               data_reg[28][26]        Clock Disabled       
                                                               data_reg[28][27]        Clock Disabled       
                                                               data_reg[28][28]        Clock Disabled       
                                                               data_reg[28][29]        Clock Disabled       
                                                               data_reg[28][2]         Clock Disabled       
                                                               data_reg[28][30]        Clock Disabled       
                                                               data_reg[28][31]        Clock Disabled       
                                                               data_reg[28][3]         Clock Disabled       
                                                               data_reg[28][4]         Clock Disabled       
                                                               data_reg[28][5]         Clock Disabled       
                                                               data_reg[28][6]         Clock Disabled       
                                                               data_reg[28][7]         Clock Disabled       
                                                               data_reg[28][8]         Clock Disabled       
                                                               data_reg[28][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST41
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2359 (pin:raifes_core/pi..line/regfile/g31159/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21532
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST41          32    data_reg[27][0]         Clock Disabled       
                                                               data_reg[27][10]        Clock Disabled       
                                                               data_reg[27][11]        Clock Disabled       
                                                               data_reg[27][12]        Clock Disabled       
                                                               data_reg[27][13]        Clock Disabled       
                                                               data_reg[27][14]        Clock Disabled       
                                                               data_reg[27][15]        Clock Disabled       
                                                               data_reg[27][16]        Clock Disabled       
                                                               data_reg[27][17]        Clock Disabled       
                                                               data_reg[27][18]        Clock Disabled       
                                                               data_reg[27][19]        Clock Disabled       
                                                               data_reg[27][1]         Clock Disabled       
                                                               data_reg[27][20]        Clock Disabled       
                                                               data_reg[27][21]        Clock Disabled       
                                                               data_reg[27][22]        Clock Disabled       
                                                               data_reg[27][23]        Clock Disabled       
                                                               data_reg[27][24]        Clock Disabled       
                                                               data_reg[27][25]        Clock Disabled       
                                                               data_reg[27][26]        Clock Disabled       
                                                               data_reg[27][27]        Clock Disabled       
                                                               data_reg[27][28]        Clock Disabled       
                                                               data_reg[27][29]        Clock Disabled       
                                                               data_reg[27][2]         Clock Disabled       
                                                               data_reg[27][30]        Clock Disabled       
                                                               data_reg[27][31]        Clock Disabled       
                                                               data_reg[27][3]         Clock Disabled       
                                                               data_reg[27][4]         Clock Disabled       
                                                               data_reg[27][5]         Clock Disabled       
                                                               data_reg[27][6]         Clock Disabled       
                                                               data_reg[27][7]         Clock Disabled       
                                                               data_reg[27][8]         Clock Disabled       
                                                               data_reg[27][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST42
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2360 (pin:raifes_core/pi..line/regfile/g31161/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21534
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST42          32    data_reg[26][0]         Clock Disabled       
                                                               data_reg[26][10]        Clock Disabled       
                                                               data_reg[26][11]        Clock Disabled       
                                                               data_reg[26][12]        Clock Disabled       
                                                               data_reg[26][13]        Clock Disabled       
                                                               data_reg[26][14]        Clock Disabled       
                                                               data_reg[26][15]        Clock Disabled       
                                                               data_reg[26][16]        Clock Disabled       
                                                               data_reg[26][17]        Clock Disabled       
                                                               data_reg[26][18]        Clock Disabled       
                                                               data_reg[26][19]        Clock Disabled       
                                                               data_reg[26][1]         Clock Disabled       
                                                               data_reg[26][20]        Clock Disabled       
                                                               data_reg[26][21]        Clock Disabled       
                                                               data_reg[26][22]        Clock Disabled       
                                                               data_reg[26][23]        Clock Disabled       
                                                               data_reg[26][24]        Clock Disabled       
                                                               data_reg[26][25]        Clock Disabled       
                                                               data_reg[26][26]        Clock Disabled       
                                                               data_reg[26][27]        Clock Disabled       
                                                               data_reg[26][28]        Clock Disabled       
                                                               data_reg[26][29]        Clock Disabled       
                                                               data_reg[26][2]         Clock Disabled       
                                                               data_reg[26][30]        Clock Disabled       
                                                               data_reg[26][31]        Clock Disabled       
                                                               data_reg[26][3]         Clock Disabled       
                                                               data_reg[26][4]         Clock Disabled       
                                                               data_reg[26][5]         Clock Disabled       
                                                               data_reg[26][6]         Clock Disabled       
                                                               data_reg[26][7]         Clock Disabled       
                                                               data_reg[26][8]         Clock Disabled       
                                                               data_reg[26][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST43
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2361 (pin:raifes_core/pi..line/regfile/g31162/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21536
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST43          32    data_reg[25][0]         Clock Disabled       
                                                               data_reg[25][10]        Clock Disabled       
                                                               data_reg[25][11]        Clock Disabled       
                                                               data_reg[25][12]        Clock Disabled       
                                                               data_reg[25][13]        Clock Disabled       
                                                               data_reg[25][14]        Clock Disabled       
                                                               data_reg[25][15]        Clock Disabled       
                                                               data_reg[25][16]        Clock Disabled       
                                                               data_reg[25][17]        Clock Disabled       
                                                               data_reg[25][18]        Clock Disabled       
                                                               data_reg[25][19]        Clock Disabled       
                                                               data_reg[25][1]         Clock Disabled       
                                                               data_reg[25][20]        Clock Disabled       
                                                               data_reg[25][21]        Clock Disabled       
                                                               data_reg[25][22]        Clock Disabled       
                                                               data_reg[25][23]        Clock Disabled       
                                                               data_reg[25][24]        Clock Disabled       
                                                               data_reg[25][25]        Clock Disabled       
                                                               data_reg[25][26]        Clock Disabled       
                                                               data_reg[25][27]        Clock Disabled       
                                                               data_reg[25][28]        Clock Disabled       
                                                               data_reg[25][29]        Clock Disabled       
                                                               data_reg[25][2]         Clock Disabled       
                                                               data_reg[25][30]        Clock Disabled       
                                                               data_reg[25][31]        Clock Disabled       
                                                               data_reg[25][3]         Clock Disabled       
                                                               data_reg[25][4]         Clock Disabled       
                                                               data_reg[25][5]         Clock Disabled       
                                                               data_reg[25][6]         Clock Disabled       
                                                               data_reg[25][7]         Clock Disabled       
                                                               data_reg[25][8]         Clock Disabled       
                                                               data_reg[25][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST44
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2362 (pin:raifes_core/pi..line/regfile/g31157/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21538
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST44          32    data_reg[24][0]         Clock Disabled       
                                                               data_reg[24][10]        Clock Disabled       
                                                               data_reg[24][11]        Clock Disabled       
                                                               data_reg[24][12]        Clock Disabled       
                                                               data_reg[24][13]        Clock Disabled       
                                                               data_reg[24][14]        Clock Disabled       
                                                               data_reg[24][15]        Clock Disabled       
                                                               data_reg[24][16]        Clock Disabled       
                                                               data_reg[24][17]        Clock Disabled       
                                                               data_reg[24][18]        Clock Disabled       
                                                               data_reg[24][19]        Clock Disabled       
                                                               data_reg[24][1]         Clock Disabled       
                                                               data_reg[24][20]        Clock Disabled       
                                                               data_reg[24][21]        Clock Disabled       
                                                               data_reg[24][22]        Clock Disabled       
                                                               data_reg[24][23]        Clock Disabled       
                                                               data_reg[24][24]        Clock Disabled       
                                                               data_reg[24][25]        Clock Disabled       
                                                               data_reg[24][26]        Clock Disabled       
                                                               data_reg[24][27]        Clock Disabled       
                                                               data_reg[24][28]        Clock Disabled       
                                                               data_reg[24][29]        Clock Disabled       
                                                               data_reg[24][2]         Clock Disabled       
                                                               data_reg[24][30]        Clock Disabled       
                                                               data_reg[24][31]        Clock Disabled       
                                                               data_reg[24][3]         Clock Disabled       
                                                               data_reg[24][4]         Clock Disabled       
                                                               data_reg[24][5]         Clock Disabled       
                                                               data_reg[24][6]         Clock Disabled       
                                                               data_reg[24][7]         Clock Disabled       
                                                               data_reg[24][8]         Clock Disabled       
                                                               data_reg[24][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST45
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2363 (pin:raifes_core/pi..line/regfile/g30675/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21540
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST45          32    data_reg[23][0]         Clock Disabled       
                                                               data_reg[23][10]        Clock Disabled       
                                                               data_reg[23][11]        Clock Disabled       
                                                               data_reg[23][12]        Clock Disabled       
                                                               data_reg[23][13]        Clock Disabled       
                                                               data_reg[23][14]        Clock Disabled       
                                                               data_reg[23][15]        Clock Disabled       
                                                               data_reg[23][16]        Clock Disabled       
                                                               data_reg[23][17]        Clock Disabled       
                                                               data_reg[23][18]        Clock Disabled       
                                                               data_reg[23][19]        Clock Disabled       
                                                               data_reg[23][1]         Clock Disabled       
                                                               data_reg[23][20]        Clock Disabled       
                                                               data_reg[23][21]        Clock Disabled       
                                                               data_reg[23][22]        Clock Disabled       
                                                               data_reg[23][23]        Clock Disabled       
                                                               data_reg[23][24]        Clock Disabled       
                                                               data_reg[23][25]        Clock Disabled       
                                                               data_reg[23][26]        Clock Disabled       
                                                               data_reg[23][27]        Clock Disabled       
                                                               data_reg[23][28]        Clock Disabled       
                                                               data_reg[23][29]        Clock Disabled       
                                                               data_reg[23][2]         Clock Disabled       
                                                               data_reg[23][30]        Clock Disabled       
                                                               data_reg[23][31]        Clock Disabled       
                                                               data_reg[23][3]         Clock Disabled       
                                                               data_reg[23][4]         Clock Disabled       
                                                               data_reg[23][5]         Clock Disabled       
                                                               data_reg[23][6]         Clock Disabled       
                                                               data_reg[23][7]         Clock Disabled       
                                                               data_reg[23][8]         Clock Disabled       
                                                               data_reg[23][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST46
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2364 (pin:raifes_core/pi..line/regfile/g30670/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21542
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST46          32    data_reg[22][0]         Clock Disabled       
                                                               data_reg[22][10]        Clock Disabled       
                                                               data_reg[22][11]        Clock Disabled       
                                                               data_reg[22][12]        Clock Disabled       
                                                               data_reg[22][13]        Clock Disabled       
                                                               data_reg[22][14]        Clock Disabled       
                                                               data_reg[22][15]        Clock Disabled       
                                                               data_reg[22][16]        Clock Disabled       
                                                               data_reg[22][17]        Clock Disabled       
                                                               data_reg[22][18]        Clock Disabled       
                                                               data_reg[22][19]        Clock Disabled       
                                                               data_reg[22][1]         Clock Disabled       
                                                               data_reg[22][20]        Clock Disabled       
                                                               data_reg[22][21]        Clock Disabled       
                                                               data_reg[22][22]        Clock Disabled       
                                                               data_reg[22][23]        Clock Disabled       
                                                               data_reg[22][24]        Clock Disabled       
                                                               data_reg[22][25]        Clock Disabled       
                                                               data_reg[22][26]        Clock Disabled       
                                                               data_reg[22][27]        Clock Disabled       
                                                               data_reg[22][28]        Clock Disabled       
                                                               data_reg[22][29]        Clock Disabled       
                                                               data_reg[22][2]         Clock Disabled       
                                                               data_reg[22][30]        Clock Disabled       
                                                               data_reg[22][31]        Clock Disabled       
                                                               data_reg[22][3]         Clock Disabled       
                                                               data_reg[22][4]         Clock Disabled       
                                                               data_reg[22][5]         Clock Disabled       
                                                               data_reg[22][6]         Clock Disabled       
                                                               data_reg[22][7]         Clock Disabled       
                                                               data_reg[22][8]         Clock Disabled       
                                                               data_reg[22][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST47
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2365 (pin:raifes_core/pi..line/regfile/g30674/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21544
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST47          32    data_reg[21][0]         Clock Disabled       
                                                               data_reg[21][10]        Clock Disabled       
                                                               data_reg[21][11]        Clock Disabled       
                                                               data_reg[21][12]        Clock Disabled       
                                                               data_reg[21][13]        Clock Disabled       
                                                               data_reg[21][14]        Clock Disabled       
                                                               data_reg[21][15]        Clock Disabled       
                                                               data_reg[21][16]        Clock Disabled       
                                                               data_reg[21][17]        Clock Disabled       
                                                               data_reg[21][18]        Clock Disabled       
                                                               data_reg[21][19]        Clock Disabled       
                                                               data_reg[21][1]         Clock Disabled       
                                                               data_reg[21][20]        Clock Disabled       
                                                               data_reg[21][21]        Clock Disabled       
                                                               data_reg[21][22]        Clock Disabled       
                                                               data_reg[21][23]        Clock Disabled       
                                                               data_reg[21][24]        Clock Disabled       
                                                               data_reg[21][25]        Clock Disabled       
                                                               data_reg[21][26]        Clock Disabled       
                                                               data_reg[21][27]        Clock Disabled       
                                                               data_reg[21][28]        Clock Disabled       
                                                               data_reg[21][29]        Clock Disabled       
                                                               data_reg[21][2]         Clock Disabled       
                                                               data_reg[21][30]        Clock Disabled       
                                                               data_reg[21][31]        Clock Disabled       
                                                               data_reg[21][3]         Clock Disabled       
                                                               data_reg[21][4]         Clock Disabled       
                                                               data_reg[21][5]         Clock Disabled       
                                                               data_reg[21][6]         Clock Disabled       
                                                               data_reg[21][7]         Clock Disabled       
                                                               data_reg[21][8]         Clock Disabled       
                                                               data_reg[21][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST48
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2366 (pin:raifes_core/pi..line/regfile/g30673/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21546
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST48          32    data_reg[20][0]         Clock Disabled       
                                                               data_reg[20][10]        Clock Disabled       
                                                               data_reg[20][11]        Clock Disabled       
                                                               data_reg[20][12]        Clock Disabled       
                                                               data_reg[20][13]        Clock Disabled       
                                                               data_reg[20][14]        Clock Disabled       
                                                               data_reg[20][15]        Clock Disabled       
                                                               data_reg[20][16]        Clock Disabled       
                                                               data_reg[20][17]        Clock Disabled       
                                                               data_reg[20][18]        Clock Disabled       
                                                               data_reg[20][19]        Clock Disabled       
                                                               data_reg[20][1]         Clock Disabled       
                                                               data_reg[20][20]        Clock Disabled       
                                                               data_reg[20][21]        Clock Disabled       
                                                               data_reg[20][22]        Clock Disabled       
                                                               data_reg[20][23]        Clock Disabled       
                                                               data_reg[20][24]        Clock Disabled       
                                                               data_reg[20][25]        Clock Disabled       
                                                               data_reg[20][26]        Clock Disabled       
                                                               data_reg[20][27]        Clock Disabled       
                                                               data_reg[20][28]        Clock Disabled       
                                                               data_reg[20][29]        Clock Disabled       
                                                               data_reg[20][2]         Clock Disabled       
                                                               data_reg[20][30]        Clock Disabled       
                                                               data_reg[20][31]        Clock Disabled       
                                                               data_reg[20][3]         Clock Disabled       
                                                               data_reg[20][4]         Clock Disabled       
                                                               data_reg[20][5]         Clock Disabled       
                                                               data_reg[20][6]         Clock Disabled       
                                                               data_reg[20][7]         Clock Disabled       
                                                               data_reg[20][8]         Clock Disabled       
                                                               data_reg[20][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST49
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2367 (pin:raifes_core/pi..line/regfile/g30676/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21548
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST49          32    data_reg[19][0]         Clock Disabled       
                                                               data_reg[19][10]        Clock Disabled       
                                                               data_reg[19][11]        Clock Disabled       
                                                               data_reg[19][12]        Clock Disabled       
                                                               data_reg[19][13]        Clock Disabled       
                                                               data_reg[19][14]        Clock Disabled       
                                                               data_reg[19][15]        Clock Disabled       
                                                               data_reg[19][16]        Clock Disabled       
                                                               data_reg[19][17]        Clock Disabled       
                                                               data_reg[19][18]        Clock Disabled       
                                                               data_reg[19][19]        Clock Disabled       
                                                               data_reg[19][1]         Clock Disabled       
                                                               data_reg[19][20]        Clock Disabled       
                                                               data_reg[19][21]        Clock Disabled       
                                                               data_reg[19][22]        Clock Disabled       
                                                               data_reg[19][23]        Clock Disabled       
                                                               data_reg[19][24]        Clock Disabled       
                                                               data_reg[19][25]        Clock Disabled       
                                                               data_reg[19][26]        Clock Disabled       
                                                               data_reg[19][27]        Clock Disabled       
                                                               data_reg[19][28]        Clock Disabled       
                                                               data_reg[19][29]        Clock Disabled       
                                                               data_reg[19][2]         Clock Disabled       
                                                               data_reg[19][30]        Clock Disabled       
                                                               data_reg[19][31]        Clock Disabled       
                                                               data_reg[19][3]         Clock Disabled       
                                                               data_reg[19][4]         Clock Disabled       
                                                               data_reg[19][5]         Clock Disabled       
                                                               data_reg[19][6]         Clock Disabled       
                                                               data_reg[19][7]         Clock Disabled       
                                                               data_reg[19][8]         Clock Disabled       
                                                               data_reg[19][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST50
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2368 (pin:raifes_core/pi..line/regfile/g30677/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21550
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST50          32    data_reg[18][0]         Clock Disabled       
                                                               data_reg[18][10]        Clock Disabled       
                                                               data_reg[18][11]        Clock Disabled       
                                                               data_reg[18][12]        Clock Disabled       
                                                               data_reg[18][13]        Clock Disabled       
                                                               data_reg[18][14]        Clock Disabled       
                                                               data_reg[18][15]        Clock Disabled       
                                                               data_reg[18][16]        Clock Disabled       
                                                               data_reg[18][17]        Clock Disabled       
                                                               data_reg[18][18]        Clock Disabled       
                                                               data_reg[18][19]        Clock Disabled       
                                                               data_reg[18][1]         Clock Disabled       
                                                               data_reg[18][20]        Clock Disabled       
                                                               data_reg[18][21]        Clock Disabled       
                                                               data_reg[18][22]        Clock Disabled       
                                                               data_reg[18][23]        Clock Disabled       
                                                               data_reg[18][24]        Clock Disabled       
                                                               data_reg[18][25]        Clock Disabled       
                                                               data_reg[18][26]        Clock Disabled       
                                                               data_reg[18][27]        Clock Disabled       
                                                               data_reg[18][28]        Clock Disabled       
                                                               data_reg[18][29]        Clock Disabled       
                                                               data_reg[18][2]         Clock Disabled       
                                                               data_reg[18][30]        Clock Disabled       
                                                               data_reg[18][31]        Clock Disabled       
                                                               data_reg[18][3]         Clock Disabled       
                                                               data_reg[18][4]         Clock Disabled       
                                                               data_reg[18][5]         Clock Disabled       
                                                               data_reg[18][6]         Clock Disabled       
                                                               data_reg[18][7]         Clock Disabled       
                                                               data_reg[18][8]         Clock Disabled       
                                                               data_reg[18][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST51
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2369 (pin:raifes_core/pi..line/regfile/g30678/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21552
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST51          32    data_reg[17][0]         Clock Disabled       
                                                               data_reg[17][10]        Clock Disabled       
                                                               data_reg[17][11]        Clock Disabled       
                                                               data_reg[17][12]        Clock Disabled       
                                                               data_reg[17][13]        Clock Disabled       
                                                               data_reg[17][14]        Clock Disabled       
                                                               data_reg[17][15]        Clock Disabled       
                                                               data_reg[17][16]        Clock Disabled       
                                                               data_reg[17][17]        Clock Disabled       
                                                               data_reg[17][18]        Clock Disabled       
                                                               data_reg[17][19]        Clock Disabled       
                                                               data_reg[17][1]         Clock Disabled       
                                                               data_reg[17][20]        Clock Disabled       
                                                               data_reg[17][21]        Clock Disabled       
                                                               data_reg[17][22]        Clock Disabled       
                                                               data_reg[17][23]        Clock Disabled       
                                                               data_reg[17][24]        Clock Disabled       
                                                               data_reg[17][25]        Clock Disabled       
                                                               data_reg[17][26]        Clock Disabled       
                                                               data_reg[17][27]        Clock Disabled       
                                                               data_reg[17][28]        Clock Disabled       
                                                               data_reg[17][29]        Clock Disabled       
                                                               data_reg[17][2]         Clock Disabled       
                                                               data_reg[17][30]        Clock Disabled       
                                                               data_reg[17][31]        Clock Disabled       
                                                               data_reg[17][3]         Clock Disabled       
                                                               data_reg[17][4]         Clock Disabled       
                                                               data_reg[17][5]         Clock Disabled       
                                                               data_reg[17][6]         Clock Disabled       
                                                               data_reg[17][7]         Clock Disabled       
                                                               data_reg[17][8]         Clock Disabled       
                                                               data_reg[17][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST52
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2370 (pin:raifes_core/pi..line/regfile/g30672/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21554
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST52          32    data_reg[16][0]         Clock Disabled       
                                                               data_reg[16][10]        Clock Disabled       
                                                               data_reg[16][11]        Clock Disabled       
                                                               data_reg[16][12]        Clock Disabled       
                                                               data_reg[16][13]        Clock Disabled       
                                                               data_reg[16][14]        Clock Disabled       
                                                               data_reg[16][15]        Clock Disabled       
                                                               data_reg[16][16]        Clock Disabled       
                                                               data_reg[16][17]        Clock Disabled       
                                                               data_reg[16][18]        Clock Disabled       
                                                               data_reg[16][19]        Clock Disabled       
                                                               data_reg[16][1]         Clock Disabled       
                                                               data_reg[16][20]        Clock Disabled       
                                                               data_reg[16][21]        Clock Disabled       
                                                               data_reg[16][22]        Clock Disabled       
                                                               data_reg[16][23]        Clock Disabled       
                                                               data_reg[16][24]        Clock Disabled       
                                                               data_reg[16][25]        Clock Disabled       
                                                               data_reg[16][26]        Clock Disabled       
                                                               data_reg[16][27]        Clock Disabled       
                                                               data_reg[16][28]        Clock Disabled       
                                                               data_reg[16][29]        Clock Disabled       
                                                               data_reg[16][2]         Clock Disabled       
                                                               data_reg[16][30]        Clock Disabled       
                                                               data_reg[16][31]        Clock Disabled       
                                                               data_reg[16][3]         Clock Disabled       
                                                               data_reg[16][4]         Clock Disabled       
                                                               data_reg[16][5]         Clock Disabled       
                                                               data_reg[16][6]         Clock Disabled       
                                                               data_reg[16][7]         Clock Disabled       
                                                               data_reg[16][8]         Clock Disabled       
                                                               data_reg[16][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST53
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2371 (pin:raifes_core/pi..line/regfile/g31150/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21556
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST53          32    data_reg[15][0]         Clock Disabled       
                                                               data_reg[15][10]        Clock Disabled       
                                                               data_reg[15][11]        Clock Disabled       
                                                               data_reg[15][12]        Clock Disabled       
                                                               data_reg[15][13]        Clock Disabled       
                                                               data_reg[15][14]        Clock Disabled       
                                                               data_reg[15][15]        Clock Disabled       
                                                               data_reg[15][16]        Clock Disabled       
                                                               data_reg[15][17]        Clock Disabled       
                                                               data_reg[15][18]        Clock Disabled       
                                                               data_reg[15][19]        Clock Disabled       
                                                               data_reg[15][1]         Clock Disabled       
                                                               data_reg[15][20]        Clock Disabled       
                                                               data_reg[15][21]        Clock Disabled       
                                                               data_reg[15][22]        Clock Disabled       
                                                               data_reg[15][23]        Clock Disabled       
                                                               data_reg[15][24]        Clock Disabled       
                                                               data_reg[15][25]        Clock Disabled       
                                                               data_reg[15][26]        Clock Disabled       
                                                               data_reg[15][27]        Clock Disabled       
                                                               data_reg[15][28]        Clock Disabled       
                                                               data_reg[15][29]        Clock Disabled       
                                                               data_reg[15][2]         Clock Disabled       
                                                               data_reg[15][30]        Clock Disabled       
                                                               data_reg[15][31]        Clock Disabled       
                                                               data_reg[15][3]         Clock Disabled       
                                                               data_reg[15][4]         Clock Disabled       
                                                               data_reg[15][5]         Clock Disabled       
                                                               data_reg[15][6]         Clock Disabled       
                                                               data_reg[15][7]         Clock Disabled       
                                                               data_reg[15][8]         Clock Disabled       
                                                               data_reg[15][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST54
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2372 (pin:raifes_core/pi..line/regfile/g31148/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21558
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST54          32    data_reg[14][0]         Clock Disabled       
                                                               data_reg[14][10]        Clock Disabled       
                                                               data_reg[14][11]        Clock Disabled       
                                                               data_reg[14][12]        Clock Disabled       
                                                               data_reg[14][13]        Clock Disabled       
                                                               data_reg[14][14]        Clock Disabled       
                                                               data_reg[14][15]        Clock Disabled       
                                                               data_reg[14][16]        Clock Disabled       
                                                               data_reg[14][17]        Clock Disabled       
                                                               data_reg[14][18]        Clock Disabled       
                                                               data_reg[14][19]        Clock Disabled       
                                                               data_reg[14][1]         Clock Disabled       
                                                               data_reg[14][20]        Clock Disabled       
                                                               data_reg[14][21]        Clock Disabled       
                                                               data_reg[14][22]        Clock Disabled       
                                                               data_reg[14][23]        Clock Disabled       
                                                               data_reg[14][24]        Clock Disabled       
                                                               data_reg[14][25]        Clock Disabled       
                                                               data_reg[14][26]        Clock Disabled       
                                                               data_reg[14][27]        Clock Disabled       
                                                               data_reg[14][28]        Clock Disabled       
                                                               data_reg[14][29]        Clock Disabled       
                                                               data_reg[14][2]         Clock Disabled       
                                                               data_reg[14][30]        Clock Disabled       
                                                               data_reg[14][31]        Clock Disabled       
                                                               data_reg[14][3]         Clock Disabled       
                                                               data_reg[14][4]         Clock Disabled       
                                                               data_reg[14][5]         Clock Disabled       
                                                               data_reg[14][6]         Clock Disabled       
                                                               data_reg[14][7]         Clock Disabled       
                                                               data_reg[14][8]         Clock Disabled       
                                                               data_reg[14][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST55
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2373 (pin:raifes_core/pi..line/regfile/g31158/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21560
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST55          32    data_reg[13][0]         Clock Disabled       
                                                               data_reg[13][10]        Clock Disabled       
                                                               data_reg[13][11]        Clock Disabled       
                                                               data_reg[13][12]        Clock Disabled       
                                                               data_reg[13][13]        Clock Disabled       
                                                               data_reg[13][14]        Clock Disabled       
                                                               data_reg[13][15]        Clock Disabled       
                                                               data_reg[13][16]        Clock Disabled       
                                                               data_reg[13][17]        Clock Disabled       
                                                               data_reg[13][18]        Clock Disabled       
                                                               data_reg[13][19]        Clock Disabled       
                                                               data_reg[13][1]         Clock Disabled       
                                                               data_reg[13][20]        Clock Disabled       
                                                               data_reg[13][21]        Clock Disabled       
                                                               data_reg[13][22]        Clock Disabled       
                                                               data_reg[13][23]        Clock Disabled       
                                                               data_reg[13][24]        Clock Disabled       
                                                               data_reg[13][25]        Clock Disabled       
                                                               data_reg[13][26]        Clock Disabled       
                                                               data_reg[13][27]        Clock Disabled       
                                                               data_reg[13][28]        Clock Disabled       
                                                               data_reg[13][29]        Clock Disabled       
                                                               data_reg[13][2]         Clock Disabled       
                                                               data_reg[13][30]        Clock Disabled       
                                                               data_reg[13][31]        Clock Disabled       
                                                               data_reg[13][3]         Clock Disabled       
                                                               data_reg[13][4]         Clock Disabled       
                                                               data_reg[13][5]         Clock Disabled       
                                                               data_reg[13][6]         Clock Disabled       
                                                               data_reg[13][7]         Clock Disabled       
                                                               data_reg[13][8]         Clock Disabled       
                                                               data_reg[13][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST56
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2374 (pin:raifes_core/pi..line/regfile/g31153/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21562
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST56          32    data_reg[12][0]         Clock Disabled       
                                                               data_reg[12][10]        Clock Disabled       
                                                               data_reg[12][11]        Clock Disabled       
                                                               data_reg[12][12]        Clock Disabled       
                                                               data_reg[12][13]        Clock Disabled       
                                                               data_reg[12][14]        Clock Disabled       
                                                               data_reg[12][15]        Clock Disabled       
                                                               data_reg[12][16]        Clock Disabled       
                                                               data_reg[12][17]        Clock Disabled       
                                                               data_reg[12][18]        Clock Disabled       
                                                               data_reg[12][19]        Clock Disabled       
                                                               data_reg[12][1]         Clock Disabled       
                                                               data_reg[12][20]        Clock Disabled       
                                                               data_reg[12][21]        Clock Disabled       
                                                               data_reg[12][22]        Clock Disabled       
                                                               data_reg[12][23]        Clock Disabled       
                                                               data_reg[12][24]        Clock Disabled       
                                                               data_reg[12][25]        Clock Disabled       
                                                               data_reg[12][26]        Clock Disabled       
                                                               data_reg[12][27]        Clock Disabled       
                                                               data_reg[12][28]        Clock Disabled       
                                                               data_reg[12][29]        Clock Disabled       
                                                               data_reg[12][2]         Clock Disabled       
                                                               data_reg[12][30]        Clock Disabled       
                                                               data_reg[12][31]        Clock Disabled       
                                                               data_reg[12][3]         Clock Disabled       
                                                               data_reg[12][4]         Clock Disabled       
                                                               data_reg[12][5]         Clock Disabled       
                                                               data_reg[12][6]         Clock Disabled       
                                                               data_reg[12][7]         Clock Disabled       
                                                               data_reg[12][8]         Clock Disabled       
                                                               data_reg[12][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST57
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2375 (pin:raifes_core/pi..line/regfile/g31163/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21564
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST57          32    data_reg[11][0]         Clock Disabled       
                                                               data_reg[11][10]        Clock Disabled       
                                                               data_reg[11][11]        Clock Disabled       
                                                               data_reg[11][12]        Clock Disabled       
                                                               data_reg[11][13]        Clock Disabled       
                                                               data_reg[11][14]        Clock Disabled       
                                                               data_reg[11][15]        Clock Disabled       
                                                               data_reg[11][16]        Clock Disabled       
                                                               data_reg[11][17]        Clock Disabled       
                                                               data_reg[11][18]        Clock Disabled       
                                                               data_reg[11][19]        Clock Disabled       
                                                               data_reg[11][1]         Clock Disabled       
                                                               data_reg[11][20]        Clock Disabled       
                                                               data_reg[11][21]        Clock Disabled       
                                                               data_reg[11][22]        Clock Disabled       
                                                               data_reg[11][23]        Clock Disabled       
                                                               data_reg[11][24]        Clock Disabled       
                                                               data_reg[11][25]        Clock Disabled       
                                                               data_reg[11][26]        Clock Disabled       
                                                               data_reg[11][27]        Clock Disabled       
                                                               data_reg[11][28]        Clock Disabled       
                                                               data_reg[11][29]        Clock Disabled       
                                                               data_reg[11][2]         Clock Disabled       
                                                               data_reg[11][30]        Clock Disabled       
                                                               data_reg[11][31]        Clock Disabled       
                                                               data_reg[11][3]         Clock Disabled       
                                                               data_reg[11][4]         Clock Disabled       
                                                               data_reg[11][5]         Clock Disabled       
                                                               data_reg[11][6]         Clock Disabled       
                                                               data_reg[11][7]         Clock Disabled       
                                                               data_reg[11][8]         Clock Disabled       
                                                               data_reg[11][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST58
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2376 (pin:raifes_core/pi..line/regfile/g31154/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21566
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST58          32    data_reg[10][0]         Clock Disabled       
                                                               data_reg[10][10]        Clock Disabled       
                                                               data_reg[10][11]        Clock Disabled       
                                                               data_reg[10][12]        Clock Disabled       
                                                               data_reg[10][13]        Clock Disabled       
                                                               data_reg[10][14]        Clock Disabled       
                                                               data_reg[10][15]        Clock Disabled       
                                                               data_reg[10][16]        Clock Disabled       
                                                               data_reg[10][17]        Clock Disabled       
                                                               data_reg[10][18]        Clock Disabled       
                                                               data_reg[10][19]        Clock Disabled       
                                                               data_reg[10][1]         Clock Disabled       
                                                               data_reg[10][20]        Clock Disabled       
                                                               data_reg[10][21]        Clock Disabled       
                                                               data_reg[10][22]        Clock Disabled       
                                                               data_reg[10][23]        Clock Disabled       
                                                               data_reg[10][24]        Clock Disabled       
                                                               data_reg[10][25]        Clock Disabled       
                                                               data_reg[10][26]        Clock Disabled       
                                                               data_reg[10][27]        Clock Disabled       
                                                               data_reg[10][28]        Clock Disabled       
                                                               data_reg[10][29]        Clock Disabled       
                                                               data_reg[10][2]         Clock Disabled       
                                                               data_reg[10][30]        Clock Disabled       
                                                               data_reg[10][31]        Clock Disabled       
                                                               data_reg[10][3]         Clock Disabled       
                                                               data_reg[10][4]         Clock Disabled       
                                                               data_reg[10][5]         Clock Disabled       
                                                               data_reg[10][6]         Clock Disabled       
                                                               data_reg[10][7]         Clock Disabled       
                                                               data_reg[10][8]         Clock Disabled       
                                                               data_reg[10][9]         Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST59
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2377 (pin:raifes_core/pi..line/regfile/g31155/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21568
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST59          32    data_reg[9][0]          Clock Disabled       
                                                               data_reg[9][10]         Clock Disabled       
                                                               data_reg[9][11]         Clock Disabled       
                                                               data_reg[9][12]         Clock Disabled       
                                                               data_reg[9][13]         Clock Disabled       
                                                               data_reg[9][14]         Clock Disabled       
                                                               data_reg[9][15]         Clock Disabled       
                                                               data_reg[9][16]         Clock Disabled       
                                                               data_reg[9][17]         Clock Disabled       
                                                               data_reg[9][18]         Clock Disabled       
                                                               data_reg[9][19]         Clock Disabled       
                                                               data_reg[9][1]          Clock Disabled       
                                                               data_reg[9][20]         Clock Disabled       
                                                               data_reg[9][21]         Clock Disabled       
                                                               data_reg[9][22]         Clock Disabled       
                                                               data_reg[9][23]         Clock Disabled       
                                                               data_reg[9][24]         Clock Disabled       
                                                               data_reg[9][25]         Clock Disabled       
                                                               data_reg[9][26]         Clock Disabled       
                                                               data_reg[9][27]         Clock Disabled       
                                                               data_reg[9][28]         Clock Disabled       
                                                               data_reg[9][29]         Clock Disabled       
                                                               data_reg[9][2]          Clock Disabled       
                                                               data_reg[9][30]         Clock Disabled       
                                                               data_reg[9][31]         Clock Disabled       
                                                               data_reg[9][3]          Clock Disabled       
                                                               data_reg[9][4]          Clock Disabled       
                                                               data_reg[9][5]          Clock Disabled       
                                                               data_reg[9][6]          Clock Disabled       
                                                               data_reg[9][7]          Clock Disabled       
                                                               data_reg[9][8]          Clock Disabled       
                                                               data_reg[9][9]          Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST60
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2378 (pin:raifes_core/pi..line/regfile/g31156/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21570
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST60          32    data_reg[8][0]          Clock Disabled       
                                                               data_reg[8][10]         Clock Disabled       
                                                               data_reg[8][11]         Clock Disabled       
                                                               data_reg[8][12]         Clock Disabled       
                                                               data_reg[8][13]         Clock Disabled       
                                                               data_reg[8][14]         Clock Disabled       
                                                               data_reg[8][15]         Clock Disabled       
                                                               data_reg[8][16]         Clock Disabled       
                                                               data_reg[8][17]         Clock Disabled       
                                                               data_reg[8][18]         Clock Disabled       
                                                               data_reg[8][19]         Clock Disabled       
                                                               data_reg[8][1]          Clock Disabled       
                                                               data_reg[8][20]         Clock Disabled       
                                                               data_reg[8][21]         Clock Disabled       
                                                               data_reg[8][22]         Clock Disabled       
                                                               data_reg[8][23]         Clock Disabled       
                                                               data_reg[8][24]         Clock Disabled       
                                                               data_reg[8][25]         Clock Disabled       
                                                               data_reg[8][26]         Clock Disabled       
                                                               data_reg[8][27]         Clock Disabled       
                                                               data_reg[8][28]         Clock Disabled       
                                                               data_reg[8][29]         Clock Disabled       
                                                               data_reg[8][2]          Clock Disabled       
                                                               data_reg[8][30]         Clock Disabled       
                                                               data_reg[8][31]         Clock Disabled       
                                                               data_reg[8][3]          Clock Disabled       
                                                               data_reg[8][4]          Clock Disabled       
                                                               data_reg[8][5]          Clock Disabled       
                                                               data_reg[8][6]          Clock Disabled       
                                                               data_reg[8][7]          Clock Disabled       
                                                               data_reg[8][8]          Clock Disabled       
                                                               data_reg[8][9]          Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST61
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2379 (pin:raifes_core/pi..line/regfile/g30649/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21572
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST61          32    data_reg[7][0]          Clock Disabled       
                                                               data_reg[7][10]         Clock Disabled       
                                                               data_reg[7][11]         Clock Disabled       
                                                               data_reg[7][12]         Clock Disabled       
                                                               data_reg[7][13]         Clock Disabled       
                                                               data_reg[7][14]         Clock Disabled       
                                                               data_reg[7][15]         Clock Disabled       
                                                               data_reg[7][16]         Clock Disabled       
                                                               data_reg[7][17]         Clock Disabled       
                                                               data_reg[7][18]         Clock Disabled       
                                                               data_reg[7][19]         Clock Disabled       
                                                               data_reg[7][1]          Clock Disabled       
                                                               data_reg[7][20]         Clock Disabled       
                                                               data_reg[7][21]         Clock Disabled       
                                                               data_reg[7][22]         Clock Disabled       
                                                               data_reg[7][23]         Clock Disabled       
                                                               data_reg[7][24]         Clock Disabled       
                                                               data_reg[7][25]         Clock Disabled       
                                                               data_reg[7][26]         Clock Disabled       
                                                               data_reg[7][27]         Clock Disabled       
                                                               data_reg[7][28]         Clock Disabled       
                                                               data_reg[7][29]         Clock Disabled       
                                                               data_reg[7][2]          Clock Disabled       
                                                               data_reg[7][30]         Clock Disabled       
                                                               data_reg[7][31]         Clock Disabled       
                                                               data_reg[7][3]          Clock Disabled       
                                                               data_reg[7][4]          Clock Disabled       
                                                               data_reg[7][5]          Clock Disabled       
                                                               data_reg[7][6]          Clock Disabled       
                                                               data_reg[7][7]          Clock Disabled       
                                                               data_reg[7][8]          Clock Disabled       
                                                               data_reg[7][9]          Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST62
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2380 (pin:raifes_core/pi..line/regfile/g30650/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21574
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST62          32    data_reg[6][0]          Clock Disabled       
                                                               data_reg[6][10]         Clock Disabled       
                                                               data_reg[6][11]         Clock Disabled       
                                                               data_reg[6][12]         Clock Disabled       
                                                               data_reg[6][13]         Clock Disabled       
                                                               data_reg[6][14]         Clock Disabled       
                                                               data_reg[6][15]         Clock Disabled       
                                                               data_reg[6][16]         Clock Disabled       
                                                               data_reg[6][17]         Clock Disabled       
                                                               data_reg[6][18]         Clock Disabled       
                                                               data_reg[6][19]         Clock Disabled       
                                                               data_reg[6][1]          Clock Disabled       
                                                               data_reg[6][20]         Clock Disabled       
                                                               data_reg[6][21]         Clock Disabled       
                                                               data_reg[6][22]         Clock Disabled       
                                                               data_reg[6][23]         Clock Disabled       
                                                               data_reg[6][24]         Clock Disabled       
                                                               data_reg[6][25]         Clock Disabled       
                                                               data_reg[6][26]         Clock Disabled       
                                                               data_reg[6][27]         Clock Disabled       
                                                               data_reg[6][28]         Clock Disabled       
                                                               data_reg[6][29]         Clock Disabled       
                                                               data_reg[6][2]          Clock Disabled       
                                                               data_reg[6][30]         Clock Disabled       
                                                               data_reg[6][31]         Clock Disabled       
                                                               data_reg[6][3]          Clock Disabled       
                                                               data_reg[6][4]          Clock Disabled       
                                                               data_reg[6][5]          Clock Disabled       
                                                               data_reg[6][6]          Clock Disabled       
                                                               data_reg[6][7]          Clock Disabled       
                                                               data_reg[6][8]          Clock Disabled       
                                                               data_reg[6][9]          Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST63
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2381 (pin:raifes_core/pi..line/regfile/g30617/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21576
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST63          32    data_reg[5][0]          Clock Disabled       
                                                               data_reg[5][10]         Clock Disabled       
                                                               data_reg[5][11]         Clock Disabled       
                                                               data_reg[5][12]         Clock Disabled       
                                                               data_reg[5][13]         Clock Disabled       
                                                               data_reg[5][14]         Clock Disabled       
                                                               data_reg[5][15]         Clock Disabled       
                                                               data_reg[5][16]         Clock Disabled       
                                                               data_reg[5][17]         Clock Disabled       
                                                               data_reg[5][18]         Clock Disabled       
                                                               data_reg[5][19]         Clock Disabled       
                                                               data_reg[5][1]          Clock Disabled       
                                                               data_reg[5][20]         Clock Disabled       
                                                               data_reg[5][21]         Clock Disabled       
                                                               data_reg[5][22]         Clock Disabled       
                                                               data_reg[5][23]         Clock Disabled       
                                                               data_reg[5][24]         Clock Disabled       
                                                               data_reg[5][25]         Clock Disabled       
                                                               data_reg[5][26]         Clock Disabled       
                                                               data_reg[5][27]         Clock Disabled       
                                                               data_reg[5][28]         Clock Disabled       
                                                               data_reg[5][29]         Clock Disabled       
                                                               data_reg[5][2]          Clock Disabled       
                                                               data_reg[5][30]         Clock Disabled       
                                                               data_reg[5][31]         Clock Disabled       
                                                               data_reg[5][3]          Clock Disabled       
                                                               data_reg[5][4]          Clock Disabled       
                                                               data_reg[5][5]          Clock Disabled       
                                                               data_reg[5][6]          Clock Disabled       
                                                               data_reg[5][7]          Clock Disabled       
                                                               data_reg[5][8]          Clock Disabled       
                                                               data_reg[5][9]          Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST64
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2382 (pin:raifes_core/pi..line/regfile/g30616/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21578
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST64          32    data_reg[4][0]          Clock Disabled       
                                                               data_reg[4][10]         Clock Disabled       
                                                               data_reg[4][11]         Clock Disabled       
                                                               data_reg[4][12]         Clock Disabled       
                                                               data_reg[4][13]         Clock Disabled       
                                                               data_reg[4][14]         Clock Disabled       
                                                               data_reg[4][15]         Clock Disabled       
                                                               data_reg[4][16]         Clock Disabled       
                                                               data_reg[4][17]         Clock Disabled       
                                                               data_reg[4][18]         Clock Disabled       
                                                               data_reg[4][19]         Clock Disabled       
                                                               data_reg[4][1]          Clock Disabled       
                                                               data_reg[4][20]         Clock Disabled       
                                                               data_reg[4][21]         Clock Disabled       
                                                               data_reg[4][22]         Clock Disabled       
                                                               data_reg[4][23]         Clock Disabled       
                                                               data_reg[4][24]         Clock Disabled       
                                                               data_reg[4][25]         Clock Disabled       
                                                               data_reg[4][26]         Clock Disabled       
                                                               data_reg[4][27]         Clock Disabled       
                                                               data_reg[4][28]         Clock Disabled       
                                                               data_reg[4][29]         Clock Disabled       
                                                               data_reg[4][2]          Clock Disabled       
                                                               data_reg[4][30]         Clock Disabled       
                                                               data_reg[4][31]         Clock Disabled       
                                                               data_reg[4][3]          Clock Disabled       
                                                               data_reg[4][4]          Clock Disabled       
                                                               data_reg[4][5]          Clock Disabled       
                                                               data_reg[4][6]          Clock Disabled       
                                                               data_reg[4][7]          Clock Disabled       
                                                               data_reg[4][8]          Clock Disabled       
                                                               data_reg[4][9]          Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST65
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2383 (pin:raifes_core/pi..line/regfile/g30679/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21580
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST65          32    data_reg[3][0]          Clock Disabled       
                                                               data_reg[3][10]         Clock Disabled       
                                                               data_reg[3][11]         Clock Disabled       
                                                               data_reg[3][12]         Clock Disabled       
                                                               data_reg[3][13]         Clock Disabled       
                                                               data_reg[3][14]         Clock Disabled       
                                                               data_reg[3][15]         Clock Disabled       
                                                               data_reg[3][16]         Clock Disabled       
                                                               data_reg[3][17]         Clock Disabled       
                                                               data_reg[3][18]         Clock Disabled       
                                                               data_reg[3][19]         Clock Disabled       
                                                               data_reg[3][1]          Clock Disabled       
                                                               data_reg[3][20]         Clock Disabled       
                                                               data_reg[3][21]         Clock Disabled       
                                                               data_reg[3][22]         Clock Disabled       
                                                               data_reg[3][23]         Clock Disabled       
                                                               data_reg[3][24]         Clock Disabled       
                                                               data_reg[3][25]         Clock Disabled       
                                                               data_reg[3][26]         Clock Disabled       
                                                               data_reg[3][27]         Clock Disabled       
                                                               data_reg[3][28]         Clock Disabled       
                                                               data_reg[3][29]         Clock Disabled       
                                                               data_reg[3][2]          Clock Disabled       
                                                               data_reg[3][30]         Clock Disabled       
                                                               data_reg[3][31]         Clock Disabled       
                                                               data_reg[3][3]          Clock Disabled       
                                                               data_reg[3][4]          Clock Disabled       
                                                               data_reg[3][5]          Clock Disabled       
                                                               data_reg[3][6]          Clock Disabled       
                                                               data_reg[3][7]          Clock Disabled       
                                                               data_reg[3][8]          Clock Disabled       
                                                               data_reg[3][9]          Clock Disabled       
------------------------------------------------------------------------------------------------------------

Clock Gating Instance : ClkGate_RC_CG_HIER_INST66
---------------------
  Origin:               Inserted by RC
  Libcell:              TLATX3 (slow_ss_lib/L035dc)
  Style:                latch_posedge_precontrol
  Module:               raifes_regfile (hinst:raifes_corepipeline/regfile)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (port:raifes_core/clk)
          	   	TCF = (0.50000, 0.030303/ns)
    enable 	 = 	n_2384 (pin:raifes_core/pi..line/regfile/g30671/O)
          	   	TCF = (0.00000, 0.000000/ns)
    test 	 = 	ClkGate_RC_CG_TEST_PORT (port:raifes_core/sen)
          	   	TCF = (0.50000, 0.020833/ns)
  Outputs:
    ck_out 	 = 	ClkGate_rc_gclk_21582
          	   	TCF = (0.00000, 0.000000/ns)
  Toggle Reduction  =  100.00
  Gated FFs:
        Module             Clock Gating Instance       Fanout     Gated Flip-flops     Register Efficiency  
------------------------------------------------------------------------------------------------------------
 raifes_regfile       ClkGate_RC_CG_HIER_INST66          32    data_reg[2][0]          Clock Disabled       
                                                               data_reg[2][10]         Clock Disabled       
                                                               data_reg[2][11]         Clock Disabled       
                                                               data_reg[2][12]         Clock Disabled       
                                                               data_reg[2][13]         Clock Disabled       
                                                               data_reg[2][14]         Clock Disabled       
                                                               data_reg[2][15]         Clock Disabled       
                                                               data_reg[2][16]         Clock Disabled       
                                                               data_reg[2][17]         Clock Disabled       
                                                               data_reg[2][18]         Clock Disabled       
                                                               data_reg[2][19]         Clock Disabled       
                                                               data_reg[2][1]          Clock Disabled       
                                                               data_reg[2][20]         Clock Disabled       
                                                               data_reg[2][21]         Clock Disabled       
                                                               data_reg[2][22]         Clock Disabled       
                                                               data_reg[2][23]         Clock Disabled       
                                                               data_reg[2][24]         Clock Disabled       
                                                               data_reg[2][25]         Clock Disabled       
                                                               data_reg[2][26]         Clock Disabled       
                                                               data_reg[2][27]         Clock Disabled       
                                                               data_reg[2][28]         Clock Disabled       
                                                               data_reg[2][29]         Clock Disabled       
                                                               data_reg[2][2]          Clock Disabled       
                                                               data_reg[2][30]         Clock Disabled       
                                                               data_reg[2][31]         Clock Disabled       
                                                               data_reg[2][3]          Clock Disabled       
                                                               data_reg[2][4]          Clock Disabled       
                                                               data_reg[2][5]          Clock Disabled       
                                                               data_reg[2][6]          Clock Disabled       
                                                               data_reg[2][7]          Clock Disabled       
                                                               data_reg[2][8]          Clock Disabled       
                                                               data_reg[2][9]          Clock Disabled       
------------------------------------------------------------------------------------------------------------


