<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1072_fu_564_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1072" VARIABLE="icmp_ln1072" MODULE="fast_accel_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_V_4_fu_570_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" VARIABLE="i_V_4" MODULE="fast_accel_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_619_p2" SOURCE="FAST/solution1/fast.cpp:16" VARIABLE="add_ln16" MODULE="fast_accel_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_591_p2" SOURCE="FAST/solution1/fast.cpp:14" VARIABLE="add_ln14" MODULE="fast_accel_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln14_fu_597_p2" SOURCE="FAST/solution1/fast.cpp:14" VARIABLE="icmp_ln14" MODULE="fast_accel_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_fu_603_p3" SOURCE="FAST/solution1/fast.cpp:14" VARIABLE="select_ln14" MODULE="fast_accel_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1072_fu_6015_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1072" VARIABLE="icmp_ln1072" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_6025_p2" SOURCE="FAST/solution1/fast.cpp:21" VARIABLE="add_ln21" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_fu_6045_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="36" OPTYPE="urem" PRAGMA="" RTLNAME="urem_33s_6ns_5_37_1_U30" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="urem_ln232" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_35ns_67_2_1_U39" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_1_fu_7398_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_1" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_fu_7403_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_fu_7417_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_7429_p2" SOURCE="FAST/solution1/fast.cpp:25" VARIABLE="icmp_ln25" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_2_fu_6374_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" VARIABLE="ret_2" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="36" OPTYPE="urem" PRAGMA="" RTLNAME="urem_14ns_6ns_5_18_1_U31" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="urem_ln232_1" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_15ns_29_4_1_U47" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_1" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_3_fu_6777_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_3" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_1_fu_6783_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_1" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_1_fu_6797_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_1" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln26_fu_6809_p2" SOURCE="FAST/solution1/fast.cpp:26" VARIABLE="icmp_ln26" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_4_fu_6383_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" VARIABLE="ret_4" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_15ns_29_4_1_U48" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_2" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_5_fu_6818_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_5" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_2_fu_6824_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_2" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_2_fu_6838_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_2" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln27_fu_6850_p2" SOURCE="FAST/solution1/fast.cpp:27" VARIABLE="icmp_ln27" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_6_fu_6067_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_6" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="17" OPTYPE="urem" PRAGMA="" RTLNAME="urem_33s_6ns_5_37_1_U32" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="urem_ln232_2" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_35ns_67_2_1_U40" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_3" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_7_fu_7438_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_7" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_3_fu_7443_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_3" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_3_fu_7457_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_3" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln28_fu_7469_p2" SOURCE="FAST/solution1/fast.cpp:28" VARIABLE="icmp_ln28" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_8_fu_6083_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_8" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="36" OPTYPE="urem" PRAGMA="" RTLNAME="urem_33s_6ns_5_37_1_U33" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="urem_ln232_3" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_35ns_67_2_1_U41" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_4" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_9_fu_7478_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_9" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_4_fu_7483_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_4" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_4_fu_7497_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_4" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln29_fu_7509_p2" SOURCE="FAST/solution1/fast.cpp:29" VARIABLE="icmp_ln29" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_10_fu_6099_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_10" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="36" OPTYPE="urem" PRAGMA="" RTLNAME="urem_33s_6ns_5_37_1_U34" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="urem_ln232_4" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_35ns_67_2_1_U42" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_5" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_11_fu_7518_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_11" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_5_fu_7523_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_5" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_5_fu_7537_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_5" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln30_fu_7549_p2" SOURCE="FAST/solution1/fast.cpp:30" VARIABLE="icmp_ln30" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_12_fu_6115_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_12" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="36" OPTYPE="urem" PRAGMA="" RTLNAME="urem_33s_6ns_5_37_1_U35" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="urem_ln232_5" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_35ns_67_2_1_U43" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_6" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_13_fu_7558_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_13" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_6_fu_7563_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_6" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_6_fu_7577_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_6" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln31_fu_7589_p2" SOURCE="FAST/solution1/fast.cpp:31" VARIABLE="icmp_ln31" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_14_fu_6392_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" VARIABLE="ret_14" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_15ns_29_4_1_U49" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_7" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_15_fu_6859_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_15" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_7_fu_6865_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_7" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_7_fu_6879_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_7" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_6891_p2" SOURCE="FAST/solution1/fast.cpp:32" VARIABLE="icmp_ln32" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_16_fu_6401_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" VARIABLE="ret_16" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_15ns_29_4_1_U50" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_8" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_17_fu_6900_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_17" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_8_fu_6906_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_8" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_8_fu_6920_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_8" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln33_fu_6932_p2" SOURCE="FAST/solution1/fast.cpp:33" VARIABLE="icmp_ln33" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_18_fu_6410_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" VARIABLE="ret_18" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_15ns_29_4_1_U51" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_9" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_19_fu_6941_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_19" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_9_fu_6947_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_9" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_9_fu_6961_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_9" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln34_fu_6973_p2" SOURCE="FAST/solution1/fast.cpp:34" VARIABLE="icmp_ln34" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_20_fu_6419_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" VARIABLE="ret_20" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_15ns_29_4_1_U52" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_10" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_21_fu_6982_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_21" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_10_fu_6988_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_10" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_10_fu_7002_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_10" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln35_fu_7014_p2" SOURCE="FAST/solution1/fast.cpp:35" VARIABLE="icmp_ln35" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_22_fu_6428_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" VARIABLE="ret_22" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_15ns_29_4_1_U53" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_11" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_23_fu_7023_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_23" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_11_fu_7029_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_11" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_11_fu_7043_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_11" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_7055_p2" SOURCE="FAST/solution1/fast.cpp:36" VARIABLE="icmp_ln36" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_24_fu_6437_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" VARIABLE="ret_24" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_15ns_29_4_1_U54" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_12" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_25_fu_7064_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_25" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_12_fu_7070_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_12" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_12_fu_7084_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_12" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln37_fu_7096_p2" SOURCE="FAST/solution1/fast.cpp:37" VARIABLE="icmp_ln37" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_26_fu_6131_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_26" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="36" OPTYPE="urem" PRAGMA="" RTLNAME="urem_33s_6ns_5_37_1_U36" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="urem_ln232_6" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_35ns_67_2_1_U44" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_13" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_27_fu_7598_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_27" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_13_fu_7603_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_13" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_13_fu_7617_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_13" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln38_fu_7629_p2" SOURCE="FAST/solution1/fast.cpp:38" VARIABLE="icmp_ln38" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_28_fu_6147_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_28" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="36" OPTYPE="urem" PRAGMA="" RTLNAME="urem_33s_6ns_5_37_1_U37" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="urem_ln232_7" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_35ns_67_2_1_U45" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_14" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_29_fu_7638_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_29" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_14_fu_7643_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_14" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_14_fu_7657_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_14" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln39_fu_7669_p2" SOURCE="FAST/solution1/fast.cpp:39" VARIABLE="icmp_ln39" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_30_fu_6163_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_30" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="36" OPTYPE="urem" PRAGMA="" RTLNAME="urem_33s_6ns_5_37_1_U38" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="urem_ln232_8" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_35ns_67_2_1_U46" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232" VARIABLE="mul_ln232_15" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_31_fu_7678_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541" VARIABLE="ret_31" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_15_fu_7683_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="sub_ln180_15" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_15_fu_7697_p3" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180" VARIABLE="select_ln180_15" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_7709_p2" SOURCE="FAST/solution1/fast.cpp:40" VARIABLE="icmp_ln40" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_7726_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_1_fu_7736_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223_1" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="cnt_V_fu_7746_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="cnt_V" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_3_fu_7779_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223_3" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_4_fu_7789_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223_4" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_5_fu_7799_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223_5" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_6_fu_7805_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223_6" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_7_fu_7815_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223_7" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_8_fu_7110_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223_8" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_9_fu_7116_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223_9" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_10_fu_7824_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223_10" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_11_fu_7834_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223_11" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_12_fu_7844_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223_12" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_13_fu_7850_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="add_ln223_13" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="cnt_V_1_fu_7868_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" VARIABLE="cnt_V_1" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_6179_p2" SOURCE="FAST/solution1/fast.cpp:50" VARIABLE="add_ln50" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_fu_7874_p2" SOURCE="FAST/solution1/fast.cpp:49" VARIABLE="icmp_ln49" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_1_fu_7856_p2" SOURCE="FAST/solution1/fast.cpp:49" VARIABLE="icmp_ln49_1" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_fu_7880_p2" SOURCE="FAST/solution1/fast.cpp:49" VARIABLE="and_ln49" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_7885_p3" SOURCE="FAST/solution1/fast.cpp:50" VARIABLE="select_ln50" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1064_fu_6191_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1064" VARIABLE="icmp_ln1064" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_V_fu_6197_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" VARIABLE="i_V" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="i_V_1_fu_6203_p3" SOURCE="FAST/solution1/fast.cpp:54" VARIABLE="i_V_1" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_V_2_fu_6211_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" VARIABLE="i_V_2" MODULE="fast_accel_Pipeline_VITIS_LOOP_19_2" LOOP="VITIS_LOOP_19_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_0_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_0" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_1_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_1" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_2_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_2" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_3_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_3" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_4_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_4" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_5_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_5" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_6_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_6" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_7_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_7" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_8_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_8" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_9_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_9" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_10_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_10" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_11_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_11" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_12_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_12" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_13_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_13" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_14_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_14" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_15_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_15" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_16_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_16" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_17_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_17" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_18_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_18" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_19_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_19" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_20_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_20" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_21_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_21" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_22_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_22" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_23_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_23" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_24_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_24" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_25_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_25" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="IMG_V_26_U" SOURCE="FAST/solution1/fast.cpp:11" VARIABLE="IMG_V_26" MODULE="fast_accel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="fast_accel" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="fast_accel" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="2" URAM="0"/>
</BindInfo>
