digraph G {
ranksep="1.3";
subgraph cluster_root {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="root \n: Root";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\full_system&#61;true&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000";
subgraph cluster_system {
color="#000000";
fillcolor="#e4e7eb";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="system \n: System";
shape=box;
style="rounded, filled";
tooltip="auto_unlink_shared_backstore&#61;false&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\m5ops_base&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;2147483648:2684354560&#10;\memories&#61;system.mem_ctrls.dram&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;&#10;\shadow_rom_ranges&#61;&#10;\shared_backstore&#61;&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;-1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;-1&#10;\workload&#61;system.workload";
system_system_port [color="#000000", fillcolor="#b6b8bc", fontcolor="#000000", fontname=Arial, fontsize=14, label=system_port, shape=box, style="rounded, filled"];
subgraph cluster_system_dvfs_handler {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dvfs_handler \n: DVFSHandler";
shape=box;
style="rounded, filled";
tooltip="domains&#61;&#10;\enable&#61;false&#10;\eventq_index&#61;0&#10;\sys_clk_domain&#61;system.clk_domain&#10;\transition_latency&#61;100000000";
}

subgraph cluster_system_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: RiscvLinux";
shape=box;
style="rounded, filled";
tooltip="addr_check&#61;true&#10;\command_line&#61;console=ttyS0 root=/dev/vda ro&#10;\dtb_addr&#61;2279604224&#10;\dtb_filename&#61;m5out/device.dtb&#10;\eventq_index&#61;0&#10;\exit_on_kernel_oops&#61;false&#10;\exit_on_kernel_panic&#61;false&#10;\extras&#61;&#10;\extras_addrs&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_addr_offset&#61;0&#10;\object_file&#61;/home/francio/Documents/gem5/tests/test-progs/binaries/riscv-bootloader-vmlinux-5.10&#10;\on_oops&#61;DumpDmesgAndExit&#10;\on_panic&#61;DumpDmesgAndExit&#10;\remote_gdb_port&#61;#7000&#10;\wait_for_remote_gdb&#61;false";
}

subgraph cluster_system_iobus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="iobus \n: IOXBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;1&#10;\frontend_latency&#61;2&#10;\header_latency&#61;1&#10;\power_model&#61;&#10;\power_state&#61;system.iobus.power_state&#10;\response_latency&#61;2&#10;\use_default_range&#61;false&#10;\width&#61;16";
system_iobus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_iobus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_system_iobus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_membus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membus \n: MemBus";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;system.membus.power_state&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16";
system_membus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
system_membus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
system_membus_default [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=default, shape=box, style="rounded, filled"];
subgraph cluster_system_membus_badaddr_responder {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="badaddr_responder \n: BadAddr";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;0&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;system.membus.badaddr_responder.power_state&#10;\ret_bad_addr&#61;true&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;system&#10;\update_data&#61;false&#10;\warn_access&#61;";
system_membus_badaddr_responder_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_system_membus_badaddr_responder_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_membus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;1&#10;\max_capacity&#61;8388608&#10;\system&#61;system";
}

subgraph cluster_system_membus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_platform {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="platform \n: HiFive";
shape=box;
style="rounded, filled";
tooltip="clint&#61;system.platform.clint&#10;\eventq_index&#61;0&#10;\plic&#61;system.platform.plic&#10;\system&#61;system&#10;\uart_int_id&#61;10";
subgraph cluster_system_platform_clint {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clint \n: Clint";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\num_threads&#61;1&#10;\pio_addr&#61;33554432&#10;\pio_latency&#61;100000&#10;\pio_size&#61;49152&#10;\power_model&#61;&#10;\power_state&#61;system.platform.clint.power_state&#10;\system&#61;system";
system_platform_clint_int_pin [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_pin, shape=box, style="rounded, filled"];
system_platform_clint_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_system_platform_clint_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_platform_plic {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="plic \n: Plic";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\n_contexts&#61;2&#10;\n_src&#61;21&#10;\pio_addr&#61;201326592&#10;\pio_latency&#61;100000&#10;\pio_size&#61;67108864&#10;\power_model&#61;&#10;\power_state&#61;system.platform.plic.power_state&#10;\system&#61;system";
system_platform_plic_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_system_platform_plic_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_platform_pci_host {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pci_host \n: GenericRiscvPciHost";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\conf_base&#61;805306368&#10;\conf_device_bits&#61;12&#10;\conf_size&#61;268435456&#10;\eventq_index&#61;0&#10;\int_base&#61;16&#10;\int_count&#61;4&#10;\pci_dma_base&#61;0&#10;\pci_mem_base&#61;1073741824&#10;\pci_pio_base&#61;788529152&#10;\platform&#61;system.platform&#10;\power_model&#61;&#10;\power_state&#61;system.platform.pci_host.power_state&#10;\system&#61;system";
system_platform_pci_host_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_system_platform_pci_host_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_platform_uart {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="uart \n: RiscvUart8250";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\device&#61;system.platform.terminal&#10;\eventq_index&#61;0&#10;\pio_addr&#61;268435456&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\platform&#61;system.platform&#10;\power_model&#61;&#10;\power_state&#61;system.platform.uart.power_state&#10;\system&#61;system";
system_platform_uart_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_system_platform_uart_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_platform_terminal {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="terminal \n: Terminal";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\number&#61;0&#10;\outfile&#61;file&#10;\port&#61;#3456";
}

subgraph cluster_system_platform_rtc {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="rtc \n: RiscvRTC";
shape=box;
style="rounded, filled";
tooltip="bcd&#61;false&#10;\eventq_index&#61;0&#10;\frequency&#61;10000&#10;\time&#61;Sun Jan  1 00:00:00 2012";
system_platform_rtc_int_pin [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_pin, shape=box, style="rounded, filled"];
}

subgraph cluster_system_platform_disk {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="disk \n: RiscvMmioVirtIO";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\eventq_index&#61;0&#10;\interrupt_id&#61;8&#10;\pio_addr&#61;268468224&#10;\pio_latency&#61;100000&#10;\pio_size&#61;4096&#10;\platform&#61;system.platform&#10;\power_model&#61;&#10;\power_state&#61;system.platform.disk.power_state&#10;\system&#61;system&#10;\vio&#61;system.platform.disk.vio";
system_platform_disk_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_system_platform_disk_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_platform_disk_vio {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="vio \n: VirtIOBlock";
shape=box;
style="rounded, filled";
tooltip="byte_order&#61;little&#10;\eventq_index&#61;0&#10;\image&#61;system.platform.disk.vio.image&#10;\queueSize&#61;128&#10;\subsystem&#61;0&#10;\system&#61;system";
subgraph cluster_system_platform_disk_vio_image {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="image \n: CowDiskImage";
shape=box;
style="rounded, filled";
tooltip="child&#61;system.platform.disk.vio.image.child&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\read_only&#61;false&#10;\table_size&#61;65536";
subgraph cluster_system_platform_disk_vio_image_child {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="child \n: RawDiskImage";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\image_file&#61;/home/francio/Documents/gem5/tests/test-progs/disks/riscv-disk-img&#10;\read_only&#61;true";
}

}

}

}

}

subgraph cluster_system_bridge {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="bridge \n: Bridge";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\delay&#61;50000&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.bridge.power_state&#10;\ranges&#61;268435456:268435464 268468224:268472320&#10;\req_size&#61;16&#10;\resp_size&#61;16";
system_bridge_mem_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_port, shape=box, style="rounded, filled"];
system_bridge_cpu_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_port, shape=box, style="rounded, filled"];
subgraph cluster_system_bridge_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_voltage_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

subgraph cluster_system_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;1000&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.voltage_domain";
}

subgraph cluster_system_cpu_voltage_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu_voltage_domain \n: VoltageDomain";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

subgraph cluster_system_cpu_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu_clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;500&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;system.cpu_voltage_domain";
}

subgraph cluster_system_cpu {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu \n: RiscvTimingSimpleCPU";
shape=box;
style="rounded, filled";
tooltip="branchPred&#61;Null&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\decoder&#61;system.cpu.decoder&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;0&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\mmu&#61;system.cpu.mmu&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.cpu.tracer&#10;\workload&#61;";
system_cpu_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=box, style="rounded, filled"];
system_cpu_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: RiscvMMU";
shape=box;
style="rounded, filled";
tooltip="dtb&#61;system.cpu.mmu.dtb&#10;\eventq_index&#61;0&#10;\itb&#61;system.cpu.mmu.itb&#10;\pma_checker&#61;system.cpu.mmu.pma_checker&#10;\pmp&#61;system.cpu.mmu.pmp";
subgraph cluster_system_cpu_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: RiscvTLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;instruction&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\pma_checker&#61;system.cpu.mmu.pma_checker&#10;\pmp&#61;system.cpu.mmu.pmp&#10;\size&#61;64&#10;\walker&#61;system.cpu.mmu.itb.walker";
subgraph cluster_system_cpu_mmu_itb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: RiscvPagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\pma_checker&#61;system.cpu.mmu.pma_checker&#10;\pmp&#61;system.cpu.mmu.pmp&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.mmu.itb.walker.power_state&#10;\system&#61;system";
system_cpu_mmu_itb_walker_port [color="#000000", fillcolor="#6a6863", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_cpu_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: RiscvTLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;data&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\pma_checker&#61;system.cpu.mmu.pma_checker&#10;\pmp&#61;system.cpu.mmu.pmp&#10;\size&#61;64&#10;\walker&#61;system.cpu.mmu.dtb.walker";
subgraph cluster_system_cpu_mmu_dtb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: RiscvPagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\pma_checker&#61;system.cpu.mmu.pma_checker&#10;\pmp&#61;system.cpu.mmu.pmp&#10;\power_model&#61;&#10;\power_state&#61;system.cpu.mmu.dtb.walker.power_state&#10;\system&#61;system";
system_cpu_mmu_dtb_walker_port [color="#000000", fillcolor="#6a6863", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_cpu_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_cpu_mmu_pmp {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pmp \n: PMP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\pmp_entries&#61;16";
}

subgraph cluster_system_cpu_mmu_pma_checker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pma_checker \n: PMAChecker";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\uncacheable&#61;33554432:33603584 201326592:268435456 268435456:268435464 268468224:268472320";
}

}

subgraph cluster_system_cpu_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=box;
style="rounded, filled";
tooltip="disassembler&#61;system.cpu.tracer.disassembler&#10;\eventq_index&#61;0";
subgraph cluster_system_cpu_tracer_disassembler {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="disassembler \n: InstDisassembler";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_cpu_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_system_cpu_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: RiscvISA";
shape=box;
style="rounded, filled";
tooltip="check_alignment&#61;true&#10;\elen&#61;64&#10;\enable_Zicbom_fs&#61;true&#10;\enable_Zicboz_fs&#61;true&#10;\enable_rvv&#61;true&#10;\eventq_index&#61;0&#10;\privilege_mode_set&#61;MSU&#10;\riscv_type&#61;RV64&#10;\vlen&#61;256";
}

subgraph cluster_system_cpu_decoder {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="decoder \n: RiscvDecoder";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\isa&#61;system.cpu.isa";
}

subgraph cluster_system_cpu_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: RiscvInterrupts";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_iobridge {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="iobridge \n: Bridge";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\delay&#61;50000&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;system.iobridge.power_state&#10;\ranges&#61;2147483648:2684354560&#10;\req_size&#61;16&#10;\resp_size&#61;16";
system_iobridge_mem_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_port, shape=box, style="rounded, filled"];
system_iobridge_cpu_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_port, shape=box, style="rounded, filled"];
subgraph cluster_system_iobridge_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_system_mem_ctrls {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;system.mem_ctrls.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;system&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
system_mem_ctrls_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_system_mem_ctrls_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_system_mem_ctrls_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR3_1600_8x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.055&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.032&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.032&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.038&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.038&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.157&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.125&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.23500000000000001&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.02&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.5&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\power_state&#61;system.mem_ctrls.dram.power_state&#10;\range&#61;2147483648:2684354560&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;1250&#10;\tBURST&#61;5000&#10;\tBURST_MAX&#61;5000&#10;\tBURST_MIN&#61;5000&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;1250&#10;\tCL&#61;13750&#10;\tCS&#61;2500&#10;\tCWL&#61;13750&#10;\tPPD&#61;0&#10;\tRAS&#61;35000&#10;\tRCD&#61;13750&#10;\tRCD_WR&#61;13750&#10;\tREFI&#61;7800000&#10;\tRFC&#61;260000&#10;\tRP&#61;13750&#10;\tRRD&#61;6000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;2500&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tWTR_L&#61;7500&#10;\tXAW&#61;30000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;270000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_system_mem_ctrls_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_switch_cpus {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="switch_cpus \n: RiscvAtomicSimpleCPU";
shape=box;
style="rounded, filled";
tooltip="branchPred&#61;Null&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\decoder&#61;system.switch_cpus.decoder&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;0&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;&#10;\isa&#61;system.cpu.isa&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\mmu&#61;system.switch_cpus.mmu&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\simulate_data_stalls&#61;false&#10;\simulate_inst_stalls&#61;false&#10;\socket_id&#61;0&#10;\switched_out&#61;true&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.switch_cpus.tracer&#10;\width&#61;1&#10;\workload&#61;";
subgraph cluster_system_switch_cpus_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: RiscvMMU";
shape=box;
style="rounded, filled";
tooltip="dtb&#61;system.switch_cpus.mmu.dtb&#10;\eventq_index&#61;0&#10;\itb&#61;system.switch_cpus.mmu.itb&#10;\pma_checker&#61;system.switch_cpus.mmu.pma_checker&#10;\pmp&#61;system.switch_cpus.mmu.pmp";
subgraph cluster_system_switch_cpus_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: RiscvTLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;instruction&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\pma_checker&#61;system.switch_cpus.mmu.pma_checker&#10;\pmp&#61;system.switch_cpus.mmu.pmp&#10;\size&#61;64&#10;\walker&#61;system.switch_cpus.mmu.itb.walker";
subgraph cluster_system_switch_cpus_mmu_itb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: RiscvPagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\pma_checker&#61;system.switch_cpus.mmu.pma_checker&#10;\pmp&#61;system.switch_cpus.mmu.pmp&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.mmu.itb.walker.power_state&#10;\system&#61;system";
subgraph cluster_system_switch_cpus_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_switch_cpus_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: RiscvTLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;data&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\pma_checker&#61;system.switch_cpus.mmu.pma_checker&#10;\pmp&#61;system.switch_cpus.mmu.pmp&#10;\size&#61;64&#10;\walker&#61;system.switch_cpus.mmu.dtb.walker";
subgraph cluster_system_switch_cpus_mmu_dtb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: RiscvPagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;system.cpu_clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\pma_checker&#61;system.switch_cpus.mmu.pma_checker&#10;\pmp&#61;system.switch_cpus.mmu.pmp&#10;\power_model&#61;&#10;\power_state&#61;system.switch_cpus.mmu.dtb.walker.power_state&#10;\system&#61;system";
subgraph cluster_system_switch_cpus_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_system_switch_cpus_mmu_pma_checker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pma_checker \n: PMAChecker";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\uncacheable&#61;";
}

subgraph cluster_system_switch_cpus_mmu_pmp {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pmp \n: PMP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\pmp_entries&#61;16";
}

}

subgraph cluster_system_switch_cpus_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=box;
style="rounded, filled";
tooltip="disassembler&#61;system.switch_cpus.tracer.disassembler&#10;\eventq_index&#61;0";
subgraph cluster_system_switch_cpus_tracer_disassembler {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="disassembler \n: InstDisassembler";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_system_switch_cpus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_system_switch_cpus_decoder {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="decoder \n: RiscvDecoder";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\isa&#61;system.cpu.isa";
}

}

}

}

system_system_port -> system_membus_cpu_side_ports  [dir=forward];
system_iobus_cpu_side_ports -> system_bridge_mem_side_port  [dir=back];
system_iobus_mem_side_ports -> system_iobridge_cpu_side_port  [dir=forward];
system_membus_cpu_side_ports -> system_iobridge_mem_side_port  [dir=back];
system_membus_cpu_side_ports -> system_cpu_icache_port  [dir=back];
system_membus_cpu_side_ports -> system_cpu_dcache_port  [dir=back];
system_membus_cpu_side_ports -> system_cpu_mmu_itb_walker_port  [dir=back];
system_membus_cpu_side_ports -> system_cpu_mmu_dtb_walker_port  [dir=back];
system_membus_mem_side_ports -> system_bridge_cpu_side_port  [dir=forward];
system_membus_mem_side_ports -> system_mem_ctrls_port  [dir=forward];
system_membus_default -> system_membus_badaddr_responder_pio  [dir=forward];
system_platform_clint_pio -> system_membus_mem_side_ports  [dir=back];
system_platform_plic_pio -> system_membus_mem_side_ports  [dir=back];
system_platform_pci_host_pio -> system_iobus_mem_side_ports  [dir=back];
system_platform_uart_pio -> system_iobus_mem_side_ports  [dir=back];
system_platform_rtc_int_pin -> system_platform_clint_int_pin  [dir=forward];
system_platform_disk_pio -> system_iobus_mem_side_ports  [dir=back];
}
