<profile>

<section name = "Vivado HLS Report for 'write_data'" level="0">
<item name = "Date">Fri Mar 13 22:15:21 2015
</item>
<item name = "Version">2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)</item>
<item name = "Project">DCT_HLS_Project</item>
<item name = "Solution">solution5</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">8.00, 6.28, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">67, 67, 67, 67, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WR_Loop_Row_WR_Loop_Col">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 52</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 19</column>
<column name="Register">-, -, 38, -</column>
<column name="ShiftMemory">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_1_fu_130_p2">+, 0, 0, 4, 4, 1</column>
<column name="indvar_flatten_next_fu_110_p2">+, 0, 0, 7, 7, 1</column>
<column name="p_addr1_fu_179_p2">+, 0, 0, 8, 8, 8</column>
<column name="r_s_fu_136_p2">+, 0, 0, 4, 4, 1</column>
<column name="tmp_5_fu_190_p2">+, 0, 0, 6, 6, 6</column>
<column name="c_mid2_fu_122_p3">Select, 0, 0, 4, 1, 1</column>
<column name="r_mid2_fu_142_p3">Select, 0, 0, 4, 1, 4</column>
<column name="exitcond4_fu_116_p2">icmp, 0, 0, 5, 4, 5</column>
<column name="exitcond_flatten_fu_104_p2">icmp, 0, 0, 8, 7, 8</column>
<column name="ap_sig_bdd_76">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="c_reg_92">4, 2, 4, 8</column>
<column name="indvar_flatten_reg_69">7, 2, 7, 14</column>
<column name="r_phi_fu_84_p4">4, 2, 4, 8</column>
<column name="r_reg_80">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 2, 0</column>
<column name="ap_done_reg">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 1, 0</column>
<column name="ap_reg_ppstg_exitcond_flatten_reg_200_pp0_it1">1, 1, 0</column>
<column name="c_mid2_reg_214">4, 4, 0</column>
<column name="c_reg_92">4, 4, 0</column>
<column name="exitcond4_reg_209">1, 1, 0</column>
<column name="exitcond_flatten_reg_200">1, 1, 0</column>
<column name="indvar_flatten_reg_69">7, 7, 0</column>
<column name="r_mid2_reg_225">4, 4, 0</column>
<column name="r_reg_80">4, 4, 0</column>
<column name="tmp_5_reg_235">6, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_data, return value</column>
<column name="buf_r_address0">out, 6, ap_memory, buf_r, array</column>
<column name="buf_r_ce0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_q0">in, 16, ap_memory, buf_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
