0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.srcs/sources_1/ip/fifo_32bit/sim/fifo_32bit.v,1657242171,verilog,,,,fifo_32bit,,,,,,,,
C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.srcs/sources_1/new/Decode8b10b.vhd,1656532261,vhdl,C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.srcs/sources_1/new/shiftregsynch_tb.vhd,,,decode8b10b,,,,,,,,
C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.srcs/sources_1/new/UtilityPkg.vhd,1655152639,vhdl,C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.srcs/sources_1/new/Decode8b10b.vhd,,,utilitypkg,,,,,,,,
C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.srcs/sources_1/new/clk_divider.vhd,1657247354,vhdl,,,,clock_divider,,,,,,,,
C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.srcs/sources_1/new/comma_synch.vhd,1657243735,vhdl,,,,sync_statemachine,,,,,,,,
C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.srcs/sources_1/new/counter.vhd,1656466802,vhdl,,,,counter,,,,,,,,
C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.srcs/sources_1/new/dff.vhd,1656460698,vhdl,,,,dff,,,,,,,,
C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.srcs/sources_1/new/fifo_statemachine.vhd,1657243039,vhdl,,,,fifo_statemachine,,,,,,,,
C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.srcs/sources_1/new/shiftregsynch_tb.vhd,1657247833,vhdl,,,,shiftregsynch_top,,,,,,,,
C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch/shiftRegSynch.srcs/sources_1/new/sipo.vhd,1656461060,vhdl,,,,sipo,,,,,,,,
