
<!doctype html>
<html class="no-js" lang="en" data-content_root="../../../../../../">
  <head><meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<meta property="og:title" content="SCI" />
<meta property="og:type" content="website" />
<meta property="og:url" content="https://bakeneko.shmdn.link/api/interface/phy/serdes/lattice/ecp5/sci.html" />
<meta property="og:site_name" content="Bakeneko" />
<meta property="og:description" content="Lattice Semiconductor ECP5/ECP5-5G devices have something called the SerDes Client Interface or SCI. It is an interface accessible from the FPGA fabric to allow for configuring and inspecting the s..." />
<meta property="og:image:width" content="1146" />
<meta property="og:image:height" content="600" />
<meta property="og:image" content="https://bakeneko.shmdn.link/_images/social_previews/summary_api_interface_phy_serdes_lattice_ecp5_sci_bdadd327.png" />
<meta property="og:image:alt" content="Lattice Semiconductor ECP5/ECP5-5G devices have something called the SerDes Client Interface or SCI. It is an interface accessible from the FPGA fabric to allow for configuring and inspecting the s..." />
<meta name="description" content="Lattice Semiconductor ECP5/ECP5-5G devices have something called the SerDes Client Interface or SCI. It is an interface accessible from the FPGA fabric to allow for configuring and inspecting the s..." />
<meta name="twitter:card" content="summary_large_image" />
<link rel="index" title="Index" href="../../../../../../genindex.html"><link rel="search" title="Search" href="../../../../../../search.html"><link rel="next" title="Xilinx SerDes" href="../../xilinx/index.html"><link rel="prev" title="PIPE" href="pipe.html">
        <link rel="canonical" href="https://bakeneko.shmdn.link/api/interface/phy/serdes/lattice/ecp5/sci.html">

    <!-- Generated with Sphinx 8.2.3 and Furo 2025.12.19 -->

<title>SCI - Bakeneko 0.1.dev33 Documentation</title>

<link rel="stylesheet" type="text/css" href="../../../../../../_static/pygments.css?v=b86133f3" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/styles/furo.css?v=7bdb33bb" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/graphviz.css?v=4ae1632d" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/sphinx-codeautolink.css?v=b2176991" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/copybutton.css?v=76b2166b" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/tabs.css?v=4c969af8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/styles/furo-extensions.css?v=8dab3a3b" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/css/styles.css?v=176f8baf" />
    
    


<style>
  body {
    --color-code-background: #f8f8f8;
  --color-code-foreground: black;
  --color-brand-primary: #2672a8;
  --color-brand-content: #2672a8;
  --color-announcement-background: #ffab87;
  --color-announcement-text: #494453;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #272822;
  --color-code-foreground: #f8f8f2;
  --color-brand-primary: #85C2FE;
  --color-brand-content: #85C2FE;
  --color-announcement-background: #ffab87;
  --color-announcement-text: #494453;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #272822;
  --color-code-foreground: #f8f8f2;
  --color-brand-primary: #85C2FE;
  --color-brand-content: #85C2FE;
  --color-announcement-background: #ffab87;
  --color-announcement-text: #494453;
  
      }
    }
  }
</style></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-with-moon" viewBox="0 0 24 24">
    <title>Auto light/dark, in light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path style="opacity: 50%" d="M 5.411 14.504 C 5.471 14.504 5.532 14.504 5.591 14.504 C 3.639 16.319 4.383 19.569 6.931 20.352 C 7.693 20.586 8.512 20.551 9.25 20.252 C 8.023 23.207 4.056 23.725 2.11 21.184 C 0.166 18.642 1.702 14.949 4.874 14.536 C 5.051 14.512 5.231 14.5 5.411 14.5 L 5.411 14.504 Z"/>
      <line x1="14.5" y1="3.25" x2="14.5" y2="1.25"/>
      <line x1="14.5" y1="15.85" x2="14.5" y2="17.85"/>
      <line x1="10.044" y1="5.094" x2="8.63" y2="3.68"/>
      <line x1="19" y1="14.05" x2="20.414" y2="15.464"/>
      <line x1="8.2" y1="9.55" x2="6.2" y2="9.55"/>
      <line x1="20.8" y1="9.55" x2="22.8" y2="9.55"/>
      <line x1="10.044" y1="14.006" x2="8.63" y2="15.42"/>
      <line x1="19" y1="5.05" x2="20.414" y2="3.636"/>
      <circle cx="14.5" cy="9.55" r="3.6"/>
    </svg>
  </symbol>
  <symbol id="svg-moon-with-sun" viewBox="0 0 24 24">
    <title>Auto light/dark, in dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path d="M 8.282 7.007 C 8.385 7.007 8.494 7.007 8.595 7.007 C 5.18 10.184 6.481 15.869 10.942 17.24 C 12.275 17.648 13.706 17.589 15 17.066 C 12.851 22.236 5.91 23.143 2.505 18.696 C -0.897 14.249 1.791 7.786 7.342 7.063 C 7.652 7.021 7.965 7 8.282 7 L 8.282 7.007 Z"/>
      <line style="opacity: 50%" x1="18" y1="3.705" x2="18" y2="2.5"/>
      <line style="opacity: 50%" x1="18" y1="11.295" x2="18" y2="12.5"/>
      <line style="opacity: 50%" x1="15.316" y1="4.816" x2="14.464" y2="3.964"/>
      <line style="opacity: 50%" x1="20.711" y1="10.212" x2="21.563" y2="11.063"/>
      <line style="opacity: 50%" x1="14.205" y1="7.5" x2="13.001" y2="7.5"/>
      <line style="opacity: 50%" x1="21.795" y1="7.5" x2="23" y2="7.5"/>
      <line style="opacity: 50%" x1="15.316" y1="10.184" x2="14.464" y2="11.036"/>
      <line style="opacity: 50%" x1="20.711" y1="4.789" x2="21.563" y2="3.937"/>
      <circle style="opacity: 50%" cx="18" cy="7.5" r="2.169"/>
    </svg>
  </symbol>
  <symbol id="svg-pencil" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-pencil-code">
      <path d="M4 20h4l10.5 -10.5a2.828 2.828 0 1 0 -4 -4l-10.5 10.5v4" />
      <path d="M13.5 6.5l4 4" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
  <symbol id="svg-eye" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-eye-code">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M10 12a2 2 0 1 0 4 0a2 2 0 0 0 -4 0" />
      <path
        d="M11.11 17.958c-3.209 -.307 -5.91 -2.293 -8.11 -5.958c2.4 -4 5.4 -6 9 -6c3.6 0 6.6 2 9 6c-.21 .352 -.427 .688 -.647 1.008" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>

<a class="skip-to-content muted-link" href="#furo-main-content">Skip to content</a>


<div class="announcement">
  <aside class="announcement-content">
     This documentation is a work in progress, and you can help us <a href="https://github.com/shrine-maiden-heavy-industries/bakeneko/blob/main/CONTRIBUTING.md">improve it!</a> 
  </aside>
</div>

<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../../../../../../index.html"><div class="brand">Bakeneko 0.1.dev33 documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
          <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky">
<a class="sidebar-brand" href="../../../../../../index.html">
	<span class="sidebar-brand-text">Bakeneko 0.1.dev33 Documentation</span>
	
  </a><form class="sidebar-search-container" method="get" action="../../../../../../search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../../../intro.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../install.html">Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../getting_started.html">Getting Started</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../../../../tutorials/index.html">Tutorials</a><input aria-label="Toggle navigation of Tutorials" class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="simple">
</ul>
</li>
<li class="toctree-l1 current has-children"><a class="reference internal" href="../../../../../index.html">API Reference</a><input aria-label="Toggle navigation of API Reference" checked="" class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="current">
<li class="toctree-l2 current has-children"><a class="reference internal" href="../../../../index.html">Interface</a><input aria-label="Toggle navigation of Interface" checked="" class="toctree-checkbox" id="toctree-checkbox-3" name="toctree-checkbox-3" role="switch" type="checkbox"/><label for="toctree-checkbox-3"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="current">
<li class="toctree-l3 current has-children"><a class="reference internal" href="../../../index.html">PHY</a><input aria-label="Toggle navigation of PHY" checked="" class="toctree-checkbox" id="toctree-checkbox-4" name="toctree-checkbox-4" role="switch" type="checkbox"/><label for="toctree-checkbox-4"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="current">
<li class="toctree-l4 has-children"><a class="reference internal" href="../../../gateware/index.html">Gateware PHY</a><input aria-label="Toggle navigation of Gateware PHY" class="toctree-checkbox" id="toctree-checkbox-5" name="toctree-checkbox-5" role="switch" type="checkbox"/><label for="toctree-checkbox-5"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l5"><a class="reference internal" href="../../../gateware/phy.html">PHY</a></li>
<li class="toctree-l5"><a class="reference internal" href="../../../gateware/receiver.html">Receiver</a></li>
<li class="toctree-l5"><a class="reference internal" href="../../../gateware/transmitter.html">Transmitter</a></li>
</ul>
</li>
<li class="toctree-l4 current has-children"><a class="reference internal" href="../../index.html">SerDes PHYs</a><input aria-label="Toggle navigation of SerDes PHYs" checked="" class="toctree-checkbox" id="toctree-checkbox-6" name="toctree-checkbox-6" role="switch" type="checkbox"/><label for="toctree-checkbox-6"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="current">
<li class="toctree-l5 current has-children"><a class="reference internal" href="../index.html">Lattice SerDes</a><input aria-label="Toggle navigation of Lattice SerDes" checked="" class="toctree-checkbox" id="toctree-checkbox-7" name="toctree-checkbox-7" role="switch" type="checkbox"/><label for="toctree-checkbox-7"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="current">
<li class="toctree-l6 current has-children"><a class="reference internal" href="index.html">ECP5 SerDes</a><input aria-label="Toggle navigation of ECP5 SerDes" checked="" class="toctree-checkbox" id="toctree-checkbox-8" name="toctree-checkbox-8" role="switch" type="checkbox"/><label for="toctree-checkbox-8"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="current">
<li class="toctree-l7"><a class="reference internal" href="dcu.html">DCU</a></li>
<li class="toctree-l7"><a class="reference internal" href="pipe.html">PIPE</a></li>
<li class="toctree-l7 current current-page"><a class="current reference internal" href="#">SCI</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l5 has-children"><a class="reference internal" href="../../xilinx/index.html">Xilinx SerDes</a><input aria-label="Toggle navigation of Xilinx SerDes" class="toctree-checkbox" id="toctree-checkbox-9" name="toctree-checkbox-9" role="switch" type="checkbox"/><label for="toctree-checkbox-9"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="simple">
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../../pipe.html">PIPE</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../link/index.html">Link</a><input aria-label="Toggle navigation of Link" class="toctree-checkbox" id="toctree-checkbox-10" name="toctree-checkbox-10" role="switch" type="checkbox"/><label for="toctree-checkbox-10"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="simple">
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../physical/index.html">Physical</a><input aria-label="Toggle navigation of Physical" class="toctree-checkbox" id="toctree-checkbox-11" name="toctree-checkbox-11" role="switch" type="checkbox"/><label for="toctree-checkbox-11"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../../../physical/coding.html">Line coding</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../protocol/index.html">Protocol</a><input aria-label="Toggle navigation of Protocol" class="toctree-checkbox" id="toctree-checkbox-12" name="toctree-checkbox-12" role="switch" type="checkbox"/><label for="toctree-checkbox-12"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="simple">
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../support/index.html">Support</a><input aria-label="Toggle navigation of Support" class="toctree-checkbox" id="toctree-checkbox-13" name="toctree-checkbox-13" role="switch" type="checkbox"/><label for="toctree-checkbox-13"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../../../support/resources.html">Platform Resources</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../../support/sys_dev.html">Device Abstraction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../../support/test.html">Testing Infrastructure</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../types/index.html">Types</a><input aria-label="Toggle navigation of Types" class="toctree-checkbox" id="toctree-checkbox-14" name="toctree-checkbox-14" role="switch" type="checkbox"/><label for="toctree-checkbox-14"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3 has-children"><a class="reference internal" href="../../../../../types/configuration/index.html">PCIe Configuration and Capability Structures</a><input aria-label="Toggle navigation of PCIe Configuration and Capability Structures" class="toctree-checkbox" id="toctree-checkbox-15" name="toctree-checkbox-15" role="switch" type="checkbox"/><label for="toctree-checkbox-15"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l4 has-children"><a class="reference internal" href="../../../../../types/configuration/registers/index.html">PCIe Registers</a><input aria-label="Toggle navigation of PCIe Registers" class="toctree-checkbox" id="toctree-checkbox-16" name="toctree-checkbox-16" role="switch" type="checkbox"/><label for="toctree-checkbox-16"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l5"><a class="reference internal" href="../../../../../types/configuration/registers/pci_compatible.html">PCI-Compatible Registers</a></li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../types/configuration/capability.html">Capability Structures</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../../../types/constants.html">Constants</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../../types/errors.html">Errors</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../devices/index.html">Devices</a><input aria-label="Toggle navigation of Devices" class="toctree-checkbox" id="toctree-checkbox-17" name="toctree-checkbox-17" role="switch" type="checkbox"/><label for="toctree-checkbox-17"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="simple">
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../projects.html">Projects Using Bakeneko</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Development</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://github.com/shrine-maiden-heavy-industries/bakeneko">Source Code</a></li>
<li class="toctree-l1"><a class="reference external" href="https://github.com/shrine-maiden-heavy-industries/bakeneko/blob/main/CONTRIBUTING.md">Contributing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../changelog.html">Changelog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../license.html">Bakeneko Licenses</a></li>
</ul>

</div>
<div class="sidebar-tree">
	<p class="caption" role="heading">
		<span class="caption-text">Versions</span>
	</p>
	<ul>
	</ul>
</div>
</div>
      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          <div class="view-this-page">
  <a class="muted-link" href="https://github.com/shrine-maiden-heavy-industries/bakeneko/blob/main/docs/api/interface/phy/serdes/lattice/ecp5/sci.md?plain=true" title="View this page">
    <svg><use href="#svg-eye"></use></svg>
    <span class="visually-hidden">View this page</span>
  </a>
</div><div class="edit-this-page">
  <a class="muted-link" href="https://github.com/shrine-maiden-heavy-industries/bakeneko/edit/main/docs/api/interface/phy/serdes/lattice/ecp5/sci.md" rel="edit" title="Edit this page">
    <svg><use href="#svg-pencil"></use></svg>
    <span class="visually-hidden">Edit this page</span>
  </a>
</div><div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
              <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main" id="furo-main-content">
          <section id="module-bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci">
<span id="sci"></span><h1>SCI<a class="headerlink" href="#module-bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci" title="Link to this heading">¶</a></h1>
<p>Lattice Semiconductor ECP5/ECP5-5G devices have something called the SerDes Client Interface
or SCI. It is an interface accessible from the FPGA fabric to allow for configuring and inspecting
the status of a <code class="xref py py-class docutils literal notranslate"><span class="pre">DCU</span></code>
and it’s channels.</p>
<dl class="py class">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.SCI">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.</span></span><span class="sig-name descname"><span class="pre">SCI</span></span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.14)"><span class="pre">None</span></a></span></span><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.SCI" title="Link to this definition">¶</a></dt>
<dd><p>Simple interface to interact with the ECP5/ECP5G’s SCI of a single DCU.</p>
</dd></dl>

<p id="module-bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers">Register definitions for the Lattice ECP5 SerDes Client Interface (SCI).</p>
<dl class="py class">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.</span></span><span class="sig-name descname"><span class="pre">DCURegister</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister" title="Link to this definition">¶</a></dt>
<dd><p>DCU Control/Status registers as defined in Lattice Technical Note
<a class="reference external" href="https://www.latticesemi.com/view_document?document_id=50463">FPGA-TN-02206</a>.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_00">
<span class="sig-name descname"><span class="pre">DL_00</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">0</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_00" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 1</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>3:0</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>xge_mode</p></td>
<td><p>1 - Select 10GbE (Different XAUI LSM and 8b10b)
0 - Depends on Channel Mode selection</p></td>
<td><p>R/W</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>char_mode</p></td>
<td><p>1 - Enable SerDes characterization mode
0 - Disable SerDes characterization mode</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>force_int</p></td>
<td><p>1 - Force generation of an interrupt
0 - Normal operation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>reg_sync_toggle</p></td>
<td><p>Trans - Reset TX Serializers to minimize lane skew
Level - Normal operation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_02">
<span class="sig-name descname"><span class="pre">DL_02</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">2</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_02" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 3</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>3:0</p></td>
<td><p>low_mark</p></td>
<td><p>Clock compensation FIFO low water mark, mean is 8</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0101</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7:4</p></td>
<td><p>high_mark</p></td>
<td><p>Clock compensation FIFO high water mark, mean is 8</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0101</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_03">
<span class="sig-name descname"><span class="pre">DL_03</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">3</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_03" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 4</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1:0</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>pfifo_clr_sel</p></td>
<td><p>1 - pfifo_clr signal/channel bit clears FIFO
0 - pfifo_error signal clears FIFO</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7:3</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_09">
<span class="sig-name descname"><span class="pre">DL_09</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">9</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_09" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Interrupt Control Register 10</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>ls_sync_statusn_0_int_ctrl</p></td>
<td><p>1 - Enable interrupt for ls_sync_statusn_0 on OoS
0 - Disable interrupt for ls_sync_statusn_0 on OoS</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>ls_sync_statusn_1_int_ctrl</p></td>
<td><p>1 - Enable interrupt for ls_sync_statusn_1 on OoS
0 - Disable interrupt for ls_sync_statusn_1 on OoS</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>2:3</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>ls_sync_status_0_int_ctrl</p></td>
<td><p>1 - Enable interrupt for ls_sync_status_0 on In Sync
0 - Disable interrupt for ls_sync_status_0 on In Sync</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>ls_sync_status_1_int_ctrl</p></td>
<td><p>1 - Enable interrupt for ls_sync_status_1 on In Sync
0 - Disable interrupt for ls_sync_status_1 on In Sync</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>6:7</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0A">
<span class="sig-name descname"><span class="pre">DL_0A</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">10</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0A" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 1</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>refck_out_sel[0]</p></td>
<td><p>1 - rx_refck_local output enabled
0 - rx_refck_local output disabled</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>refck_out_sel[1]</p></td>
<td><p>1 - refck_to_core output enabled
0 - refck_to_core output disabled</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>refck_rterm</p></td>
<td><p>1 - REFCLK Termination is 100Ω
0 - REFCLK Terminatino is high impedance</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>refck_dcbias_en</p></td>
<td><p>1 - Enable internal refclk DC bias
0 - Disable internal refclk DC bias</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>tx_refck_sel</p></td>
<td><p>1 - TxPLL is ck_core_tx
0 - TxPLL is rx_refck_local</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>Internal</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0B">
<span class="sig-name descname"><span class="pre">DL_0B</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">11</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0B" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 2</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1:0</p></td>
<td><p>refck_mode[1:0]</p></td>
<td><p>iff <code class="docutils literal notranslate"><span class="pre">refclk25x</span></code> is 0:
00 - Internal bitclock is 20x
01 - Internal bitclock is 10x
10 - Internal bitclock is 16x
11 - Internal bitclock is 8x
iff <code class="docutils literal notranslate"><span class="pre">refclk25x</span></code> is 1:
xx - Internal bitclock is 25x</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>refck_to_nd_en</p></td>
<td><p>1 - Enable REFCLK to neighbor DCU</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>refck_from_nd_sel[0]</p></td>
<td><p>1 - Select TX REFCLK from neighbor DCU</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>refck_from_nd_sel[1]</p></td>
<td><p>1 - Select RX REFCLK from neighbor DCU</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>bus8bit_sel</p></td>
<td><p>1 - Select 8-bit bus width
0 - Select 10-bit bus width</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>refclk25x</p></td>
<td><p>1 - Internal bitclock is 25x (for 100MHz REFCLK only)
0 - Use <code class="docutils literal notranslate"><span class="pre">refck_mode</span></code></p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0C">
<span class="sig-name descname"><span class="pre">DL_0C</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">12</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0C" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 4</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1:0</p></td>
<td><p>cdr_lol_set[1:0]</p></td>
<td><p>00 - ±1000ppm x2 (Lock) ±1500ppm x2 (Unlock)
01 - ±2000ppm    (Lock) ±2500ppm    (Unlock)
10 - ±4000ppm    (Lock) ±7000ppm    (Unlock)
11 -  ±300ppm    (Lock)  ±450ppm    (Unlock)</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7:2</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0D">
<span class="sig-name descname"><span class="pre">DL_0D</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">13</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0D" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 4</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>2:0</p></td>
<td><p>tx_vco_ck_div[2:0]</p></td>
<td><p>00x - Divide by 1
01x - Divide by 2
100 - Divide by 4
101 - Divide by 8
110 - Divide by 16
111 - Divide by 32</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b000</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>4:3</p></td>
<td><p>pll_lol_set[1:0]</p></td>
<td><p>00 -  ±300ppm x2 (Lock)  ±600ppm x2 (Unlock)
01 -  ±300ppm    (Lock) ±2000ppm    (Unlock)
10 - ±1500ppm    (Lock) ±2200ppm    (Unlock)
11 - ±4000ppm    (Lock) ±6000ppm    (Unlock)</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>7:6</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0F">
<span class="sig-name descname"><span class="pre">DL_0F</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">15</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0F" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Interrupt Control Register 6</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>5:0</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>~PLOL_INT_CTRL</p></td>
<td><p>1 - Interrupt enabled for lock obtained on PLOL
0 - Interrupt disabled for lock obtained on PLOL</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>PLOL_INT_CTRL</p></td>
<td><p>1 - Interrupt enabled for loss of lock on PLOL
0 - Interrupt disabled for loss of lock on PLOL</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_10">
<span class="sig-name descname"><span class="pre">DL_10</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">16</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_10" title="Link to this definition">¶</a></dt>
<dd><p>## Reset and Clock Control Register 1</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>trst</p></td>
<td><p>1 - Reset TxPLL Loss of Lock</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>dcu_rst</p></td>
<td><p>1 - Assert DCU Reset</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>macro_rst</p></td>
<td><p>1 - Assert macro Reset</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>macro_pdb</p></td>
<td><p>0 - Assert power down</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b1</span></code></p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>refclk_pdnb</p></td>
<td><p>0 - Power Down REFCLK
1 - Power Up REFCLK</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>txpll_pdnb</p></td>
<td><p>0 - Power Down TX PLL
1 - Power Up TX PLL</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_20">
<span class="sig-name descname"><span class="pre">DL_20</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">32</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_20" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Status Register 1</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1:0</p></td>
<td><p>int_cha_out[1:0]</p></td>
<td><p>Per Channel Interrupt Status</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-odd"><td><p>3:2</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>int_dua_out</p></td>
<td><p>Per DCU Interrupt Status</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>Spare</p></td>
<td><p>Delayed global rstn from tri_ion</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-even"><td><p>7:6</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_21">
<span class="sig-name descname"><span class="pre">DL_21</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">33</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_21" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Packet Interrupt Status Register 2</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>ls_sync_statusn_0</p></td>
<td><p>1 - Alarm generated on ls_sync_status_0 when OoS
0 - Alarm not generated on ls_sync_status_0 when OoS</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>ls_sync_statusn_1</p></td>
<td><p>1 - Alarm generated on ls_sync_status_1 when OoS
0 - Alarm not generated on ls_sync_status_1 when OoS</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>ls_sync_status_0</p></td>
<td><p>1 - Alarm generated on ls_sync_status_0 when In Sync
0 - Alarm not generated on ls_sync_status_0 when In Sync</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>ls_sync_status_1</p></td>
<td><p>1 - Alarm generated on ls_sync_status_1 when In Sync
0 - Alarm not generated on ls_sync_status_1 when In Sync</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>6:7</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_22">
<span class="sig-name descname"><span class="pre">DL_22</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">34</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_22" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Packet Interrupt Status Register 3</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>ls_sync_statusn_0_int</p></td>
<td><p>1 - Interrupt generated on ls_sync_status_0 when OoS
0 - Interrupt not generated on ls_sync_status_0 when OoS</p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>ls_sync_statusn_1_int</p></td>
<td><p>1 - Interrupt generated on ls_sync_status_1 when OoS
0 - Interrupt not generated on ls_sync_status_1 when OoS</p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>ls_sync_status_0_int</p></td>
<td><p>1 - Interrupt generated on ls_sync_status_0 when In Sync
0 - Interrupt not generated on ls_sync_status_0 when In Sync</p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>ls_sync_status_1_int</p></td>
<td><p>1 - Interrupt generated on ls_sync_status_1 when In Sync
0 - Interrupt not generated on ls_sync_status_1 when In Sync</p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>7:6</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_25">
<span class="sig-name descname"><span class="pre">DL_25</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">37</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_25" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Interrupt Status Register 1</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>5:0</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>~plol_sts</p></td>
<td><p>1 - PLL lock obtained</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>plol_sts</p></td>
<td><p>1 - PLL Loss of Lock</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_26">
<span class="sig-name descname"><span class="pre">DL_26</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">38</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_26" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Interrupt Status Register 2</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>5:0</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>~plol_int</p></td>
<td><p>1 - Interrupt generated on ~PLOL
0 - Interrupt not generated on ~PLOL</p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>plol_int</p></td>
<td><p>1 - Interrupt generated on PLOL
0 - Interrupt not generated on PLOL</p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister">
<em class="property"><span class="k"><span class="pre">class</span></span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.</span></span><span class="sig-name descname"><span class="pre">CHRegister</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister" title="Link to this definition">¶</a></dt>
<dd><p>Channel Control/Status registers as defined in Lattice Technical Note
<a class="reference external" href="https://www.latticesemi.com/view_document?document_id=50463">FPGA-TN-02206</a>.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_00">
<span class="sig-name descname"><span class="pre">CH_00</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">0</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_00" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 1</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head" colspan="2"><p>Name     |                                    Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>uc_mode</p></td>
<td><p>1 - Selects User Configured Mode
0 - Selects other Mode (PCIe, RapidIO, etc. )</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>pcie_mode</p></td>
<td><p>1 - PCIe Mode
0 - Selects other mode (RapidIO, 10GbE, 1GbE)</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>rio_mode</p></td>
<td><p>1 - Selects Rapid-IO Mode
0 - Selects other mode (10GbE, 1GbE)</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>wa_mode</p></td>
<td><p>1 - Bit-slip word alignment mode
0 - Barrel shift word alignment mode</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7:5</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_01">
<span class="sig-name descname"><span class="pre">CH_01</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">1</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_01" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 2</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>invert_rx</p></td>
<td><p>1 - Invert received data
0 - Do not invert received data</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>invert_tx</p></td>
<td><p>1 - Invert transmitted data
0 - Do not invert transmitted data</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>Internal</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>ge_an_enable</p></td>
<td><p>1 - Enable GigE Auto-Negotiation
0 - Disable GigE Auto-Negotiation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>Internal</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>Internal</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>enable_cg_align</p></td>
<td><p>Only valid when in <cite>uc_mode</cite>
1 - Enable continuous comma alignment
0 - Disable continuous comma alignment</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_02">
<span class="sig-name descname"><span class="pre">CH_02</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">2</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_02" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 3</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>tx_ch</p></td>
<td><p>1 - Transmit PCS inputs are sourced from
test characterization ports.</p>
<p>The test characterization mode should be
enabled.</p>
</td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1:0</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>tx_gear_mode</p></td>
<td><p>1 - Enable 2:1 gearing for transmit path
on selected channels.
0 - Disable 2:1 gearing for transmit path
on selected channels (no gearing)</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>rx_gear_mode</p></td>
<td><p>1 - Enable 2:1 gearing for receive path
on selected channels.
0 - Disable 2:1 gearing for receive path
on selected channels (no gearing)</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>5:4</p></td>
<td><p>pcs_det_time_sel[1:0]</p></td>
<td><p>PCS Connection detection time
11 - 16µs
10 - 04µs
01 - 02µs
00 - 08µs</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>pcie_ei_en</p></td>
<td><p>1 - PCI Express Electrical Idle
0 - Normal Operation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>pfifo_clr</p></td>
<td><p>1 - Clears PFIFO if DCU bit <code class="docutils literal notranslate"><span class="pre">pfifo_clr_sel</span></code>
is set to <code class="docutils literal notranslate"><span class="pre">1</span></code>. This signal is or-ed with
interface signal <code class="docutils literal notranslate"><span class="pre">pfifo_clr</span></code>.
0 - Normal Operation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_03">
<span class="sig-name descname"><span class="pre">CH_03</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">3</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_03" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 4</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>fb_loopback</p></td>
<td><p>1 - Enable loopback in the PCS just before
the FPGA bridge from RX to TX.
0 - Normal data operation.</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>tx_gear_bypass</p></td>
<td><p>1 - Bypass PCS Transmission Gearbox
0 - Normal Operation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>Internal</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>enc_bypass</p></td>
<td><p>1 - Bypass 8b10b encoder
0 - Normal Operation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>Internal</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>sb_pfifo_lp</p></td>
<td><p>1 - Enabled parallel loopback from rx to tx
through the parallel FIFO
0 - Normal data operation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>sb_bypass</p></td>
<td><p>1 - Invert TX data after SerDes Bridge
0 - Dont invert TX data after SerDes bridge
Note: Loopback data is also inverted</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_04">
<span class="sig-name descname"><span class="pre">CH_04</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">4</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_04" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 5</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>sb_loopback</p></td>
<td><p>1 - Enable loopback in the PCS from TX to RX in
the SerDes bridge.
0 - Normal data operation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>rx_sb_bypass</p></td>
<td><p>1 - Invert RX data after SerDes bridge
0 - Normal operation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>wa_bypass</p></td>
<td><p>1 - Bypass word alignment
0 - Dont invert RX data after SerDes bridge
Note: Loopack data is inverted</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>dec_bypass</p></td>
<td><p>1 - Bypass 8b10b decoder
0 - Normal operation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>ctc_bypass</p></td>
<td><p>1 - Bypass clock tolerance compensation
0 - Normal operation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>rx_gear_bypass</p></td>
<td><p>1 - Bypass PCS RX Gearbox
0 - Normal operation</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>signal_detect</p></td>
<td><p>1 - Force enable the RX link state machine
0 - RX link state machine is enabled depending
on the setting of <code class="docutils literal notranslate"><span class="pre">ffc_signal_detect</span></code></p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>lsm_disable</p></td>
<td><p>1 - Disable RX link state machine
0 - Enable RX link state machine</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_05">
<span class="sig-name descname"><span class="pre">CH_05</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">5</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_05" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 6</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>3:0</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>match_2_enable</p></td>
<td><p>1 - Enable two character skip matching (using match 4,3)</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b1</span></code></p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>match_4_enable</p></td>
<td><p>1 - Enable four character skip matching (using 4,3,2,1)</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7:6</p></td>
<td><p>min_ipg_cng[1:0]</p></td>
<td><p>Minimum IPG to enforce</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b11</span></code></p></td>
</tr>
</tbody>
</table>
</div>
<p><strong>NOTE</strong>: If neither match bit is enabled, signal character skip matching is performed using match 4</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_06">
<span class="sig-name descname"><span class="pre">CH_06</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">6</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_06" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 7 - CC Match 1 LO</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>7:0</p></td>
<td><p>cc_match_1[7:0]</p></td>
<td><p>Lower pattern of bits for user-defined clock compensator
skip pattern #1</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0x00</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_07">
<span class="sig-name descname"><span class="pre">CH_07</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">7</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_07" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 8 - CC Match 2 LO</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>7:0</p></td>
<td><p>cc_match_2[7:0]</p></td>
<td><p>Lower pattern of bits for user-defined clock compensator
skip pattern #2</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0x00</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_08">
<span class="sig-name descname"><span class="pre">CH_08</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">8</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_08" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 9 - CC Match 3 LO</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>7:0</p></td>
<td><p>cc_match_3[7:0]</p></td>
<td><p>Lower pattern of bits for user-defined clock compensator
skip pattern #3</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0x00</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_09">
<span class="sig-name descname"><span class="pre">CH_09</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">9</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_09" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 10 - CC Match 4 LO</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>7:0</p></td>
<td><p>cc_match_4[7:0]</p></td>
<td><p>Lower pattern of bits for user-defined clock compensator
skip pattern #4</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0x00</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0A">
<span class="sig-name descname"><span class="pre">CH_0A</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">10</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0A" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 11 - CC Match HI</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1:0</p></td>
<td><p>cc_match_1[9:8]</p></td>
<td><p>Upper pattern bits for user defined clock compensator
skip pattern #1</p>
<p>Bit 9 - Disparity Error
Bit 8 - K Control</p>
</td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>2:3</p></td>
<td><p>cc_match_2[9:8]</p></td>
<td><p>Upper pattern bits for user defined clock compensator
skip pattern #2</p>
<p>Bit 9 - Disparity Error
Bit 8 - K Control</p>
</td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-even"><td><p>4:5</p></td>
<td><p>cc_match_3[9:8]</p></td>
<td><p>Upper pattern bits for user defined clock compensator
skip pattern #3</p>
<p>Bit 9 - Disparity Error
Bit 8 - K Control</p>
</td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b01</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7:6</p></td>
<td><p>cc_match_4[9:8]</p></td>
<td><p>Upper pattern bits for user defined clock compensator
skip pattern #4</p>
<p>Bit 9 - Disparity Error
Bit 8 - K Control</p>
</td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b01</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0B">
<span class="sig-name descname"><span class="pre">CH_0B</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">11</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0B" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 12 - UDF Comma Mask LO</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>7:0</p></td>
<td><p>udf_comma_mask[7:0]</p></td>
<td><p>Lower bits of user-defined comma mask</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0xFF</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0C">
<span class="sig-name descname"><span class="pre">CH_0C</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">12</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0C" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 13 - UDF Comma A LO</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>7:0</p></td>
<td><p>udf_comma_a[7:0]</p></td>
<td><p>Lower bits of user-defined comma character <code class="docutils literal notranslate"><span class="pre">a</span></code></p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0x83</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0D">
<span class="sig-name descname"><span class="pre">CH_0D</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">13</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0D" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 14 - UDF Comma B LO</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>7:0</p></td>
<td><p>udf_comma_b[7:0]</p></td>
<td><p>Lower bits of user-defined comma character <code class="docutils literal notranslate"><span class="pre">b</span></code></p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0x7C</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0E">
<span class="sig-name descname"><span class="pre">CH_0E</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">14</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0E" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 15 - UDF Comma HI</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1:0</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>2:3</p></td>
<td><p>udf_comma_mask[9:8]</p></td>
<td><p>Upper pattern bits for user defined comma mask</p>
<p>Bit 9 - Disparity Error
Bit 8 - K Control</p>
</td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b11</span></code></p></td>
</tr>
<tr class="row-even"><td><p>4:5</p></td>
<td><p>udf_comma_a[9:8]</p></td>
<td><p>Upper pattern bits for user defined comma character <code class="docutils literal notranslate"><span class="pre">a</span></code></p>
<p>Bit 9 - Disparity Error
Bit 8 - K Control</p>
</td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b01</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7:6</p></td>
<td><p>udf_comma_b[9:8]</p></td>
<td><p>Upper pattern bits for user defined comma character <code class="docutils literal notranslate"><span class="pre">b</span></code></p>
<p>Bit 9 - Disparity Error
Bit 8 - K Control</p>
</td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b10</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0F">
<span class="sig-name descname"><span class="pre">CH_0F</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">15</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0F" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Control Register 16</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>fb_tx_fifo_error_int_ctl</p></td>
<td><p>1 - Enable interrupt on empty/full condition in the TX
FIFO on the FPGA bridge</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>fb_rx_fifo_error_int_ctl</p></td>
<td><p>1 - Enable interrupt on empty/full condition in the RX
FIFO on the FPGA bridge</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>cc_overrun_int_ctl</p></td>
<td><p>1 - Enable interrupt for cc_overrun
0 - Disable interrupt for cc_overrun</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>cc_underrun_int_ctl</p></td>
<td><p>1 - Enable interrupt for cc_underrun
0 - Disable interrupt for cc_underrun</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7:4</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_10">
<span class="sig-name descname"><span class="pre">CH_10</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">16</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_10" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 1</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>tpwdnb</p></td>
<td><p>1 - Power down transmit channel
0 - Power up transmit channel</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>rate_mode_tx</p></td>
<td><p>1 - Full rate selection for transmit
0 - Half rate selection for transmit</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>tx_div11_sel</p></td>
<td><p>1 - Full rate selection for transmit
0 - Divide by 11 selection for transmit</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>ldr_core2tx_sel</p></td>
<td><p>1 - Select low-speed serial data from FPGA Core</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>tdrv_pre_en</p></td>
<td><p>1 - TX Driver pre-emphasis enable
0 - TX Driver pre-emphasis disable</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>tdrv_post_en</p></td>
<td><p>1 - TX Driver post-emphasis enable
0 - TX Driver post-emphasis disable</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>tx_pre_sign</p></td>
<td><p>1 - TX pre-emphasis not inverted
0 - TX pre-emphasis inverted</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>tx_post_sign</p></td>
<td><p>1 - TX post-emphasis not inverted
0 - TX post-emphasis inverted</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_11">
<span class="sig-name descname"><span class="pre">CH_11</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">17</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_11" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 2</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>4:0</p></td>
<td><p>rterm_tx[4:0]</p></td>
<td><p>TX Resistor termination select. Disabled in PCIe Mode.
00000 - 5kΩ
00001 - 80Ω
00100 - 75Ω
00110 - 70Ω
01011 - 60Ω
10011 - 50Ω
11001 - 46Ω
<strong>NOTE</strong>: Other values reserved</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0000</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5:6</p></td>
<td><p>tx_cm_sel[1:0]</p></td>
<td><p>Select output common mode voltage.
00 - Power Down
01 - 0.60V
10 - 0.55V
11 - 0.50V</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>Internal</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_12">
<span class="sig-name descname"><span class="pre">CH_12</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">18</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_12" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 3</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1:0</p></td>
<td><p>tdrv_slice0_sel[1:0]</p></td>
<td><p>TX Drive slice enable for slice 0
00 - Power Down
01 - Select Main Data
10 - Select Pre Data
11 - Select Post Data</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>3:2</p></td>
<td><p>tdrv_slice1_sel[1:0]</p></td>
<td><p>TX Drive slice enable for slice 1
00 - Power Down
01 - Select Main Data
10 - Select Pre Data
11 - Select Post Data</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-even"><td><p>5:4</p></td>
<td><p>tdrv_slice2_sel[1:0]</p></td>
<td><p>TX Drive slice enable for slice 2
00 - Power Down
01 - Select Main Data
10 - Select Pre Data
11 - Select Post Data</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7:6</p></td>
<td><p>tdrv_slice3_sel[1:0]</p></td>
<td><p>TX Drive slice enable for slice 3
00 - Power Down
01 - Select Main Data
10 - Select Pre Data
11 - Select Post Data</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_13">
<span class="sig-name descname"><span class="pre">CH_13</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">19</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_13" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 4</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>3:0</p></td>
<td><p>Internal</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>5:4</p></td>
<td><p>tdrv_slice3_cur[1:0]</p></td>
<td><p>Controls the output current for slice 3. Every 100µA
increases the output amplitude by 100mV.
00 - 0800µA
01 - 1600µA
10 - 2400µA
11 - 3200µA</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7:6</p></td>
<td><p>tdrv_slice4_cur[1:0]</p></td>
<td><p>Controls the output current for slice 4. Every 100µA
increases the output amplitude by 100mV.
00 - 0800µA
01 - 1600µA
10 - 2400µA
11 - 3200µA</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_14">
<span class="sig-name descname"><span class="pre">CH_14</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">20</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_14" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 5</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>2:0</p></td>
<td><p>tdrv_slice0_cur[2:0]</p></td>
<td><p>Controls the output current for slice 0. Every 100µA
increases the output amplitude by 100mV.
000 - 100µA
001 - 200µA
010 - 300µA
011 - 400µA
100 - 500µA
101 - 600µA
110 - 700µA
111 - 800µA</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5:3</p></td>
<td><p>tdrv_slice1_cur[2:0]</p></td>
<td><p>Controls the output current for slice 1. Every 100µA
increases the output amplitude by 100mV.
000 - 100µA
001 - 200µA
010 - 300µA
011 - 400µA
100 - 500µA
101 - 600µA
110 - 700µA
111 - 800µA</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7:6</p></td>
<td><p>tdrv_slice2_cur[1:0]</p></td>
<td><p>Controls the output current for slice 2. Every 100µA
increases the output amplitude by 100mV.
00 - 0800µA
01 - 1600µA
10 - 2400µA
11 - 3200µA</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_15">
<span class="sig-name descname"><span class="pre">CH_15</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">21</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_15" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 6</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>3:0</p></td>
<td><p>lb_ctl[3:0]</p></td>
<td><p>Serial loopback control bitfield.
Bit 3 - slb_r2t_dat_en Serial RX to TX LB enable, CDR DAT
Bit 2 - slb_r2t_ck_en Serial RX to TX LB enable, CDR CLK
Bit 1 - slb_eq2t_en Serial loopback from equalizer to drv
Bit 0 - slb_t2r_en Serial TX to RX loopback enable</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0000</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5:4</p></td>
<td><p>tdrv_dat_sel[1:0]</p></td>
<td><p>Driver output selection
00 - Data from serializer is muxed to driver
01 - Data rate clock from serializer is muxed to driver
10 - Serial RX to TX LB (data) if slb_r2t_dat_en is <code class="docutils literal notranslate"><span class="pre">1</span></code>
10 - Serial RX to TX LB (clock) if slb_r2t_ck_en is <code class="docutils literal notranslate"><span class="pre">1</span></code>
11 - Serial LB from equalizer if slb_eq2t_en is <code class="docutils literal notranslate"><span class="pre">1</span></code></p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7:6</p></td>
<td><p>tdrv_slice5_cur[1:0]</p></td>
<td><p>Controls the output current for slice 2. Every 100µA
increases the output amplitude by 100mV.
00 - 0800µA
01 - 1600µA
10 - 2400µA
11 - 3200µA</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_16">
<span class="sig-name descname"><span class="pre">CH_16</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">22</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_16" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 7</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>rpwdnb</p></td>
<td><p>1 - Power down receiver channel
0 - Power up receiver channel</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>rate_mode_rx</p></td>
<td><p>1 - Full rate selection for receiver
0 - Half rate selection for receiver</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>rx_div11_sel</p></td>
<td><p>1 - Full rate selection for receiver
0 - Divide by 11 selection for receiver</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>ldr_rx2core_sel</p></td>
<td><p>Enables boundary scan input path for
routing the high-speed RX inputs to a
lower speed SerDes in the FPGA fabric</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>rx_refck_sel</p></td>
<td><p>RX CDR Reference Clock Select
1 - ck_core_rx
0 - rx_refck_local</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>rcv_dcc_en</p></td>
<td><p>1 - Receiver DC coupling
0 - Receiver AC coupling</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7:6</p></td>
<td><p>rxterm_cm[1:0]</p></td>
<td><p>Command mode volate for RX input term
00 - RX Input Supply
01 - Floating (AC Ground)
10 - GND
11 - RX Input Supply</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_17">
<span class="sig-name descname"><span class="pre">CH_17</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">23</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_17" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 8</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>4:0</p></td>
<td><p>rterm_rx[4:0]</p></td>
<td><p>RX Resistor termination select.
00000 - 5.0kΩ
00001 - 80.0Ω
00010 - 78.6Ω
00011 - 76.7Ω
00100 - 75.0Ω
00101 - 73.4Ω
00110 - 70.5Ω
00111 - 68.0Ω
01001 - 63.7Ω
01010 - 62.0Ω
01011 - 60.0Ω
01100 - 58.2Ω
01101 - 56.6Ω
01110 - 55.2Ω
01111 - 54.0Ω
10000 - 52.8Ω
10001 - 51.8Ω
10010 - 50.9Ω
10011 - 50.0Ω
10100 - 49.2Ω
10101 - 48.5Ω
10110 - 47.8Ω
10111 - 47.2Ω
11000 - 46.6Ω
11001 - 46.0Ω
<strong>NOTE</strong>: Other values reserved</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0000</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>7:6</p></td>
<td><p>rcin_cm[1:0]</p></td>
<td><p>Common mode voltage for equalizer input in AC-coupling
00 - 0.70V
01 - 0.65V
10 - 0.75V
11 - CMFB</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_18">
<span class="sig-name descname"><span class="pre">CH_18</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">24</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_18" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 9</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>5:0</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>fc2dco_floop</p></td>
<td><p>Force DCO to lock to the frequency loop</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>fc2dco_dloop</p></td>
<td><p>Force DCO to lock to the data loop</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_19">
<span class="sig-name descname"><span class="pre">CH_19</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">25</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_19" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 10</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>req_en</p></td>
<td><p>1 - Enable receiver equalization
0 - Disable receiver equalization</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>4:1</p></td>
<td><p>rx_rate_sel[3:0]</p></td>
<td><p>Equalizer pole position selection</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0x0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>6:5</p></td>
<td><p>req_lvl_set[1:0]</p></td>
<td><p>Equalization level setting
00 - 06dB
01 - 09dB
10 - 12dB
11 - Unused</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_1A">
<span class="sig-name descname"><span class="pre">CH_1A</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">26</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_1A" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 11</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>2:0</p></td>
<td><p>rx_dco_ck_div[2:0]</p></td>
<td><p>VCO Output frequency selector
000 - Divided by 1
001 - Divided by 1
010 - Divided by 2
011 - Divided by 2
100 - Divided by 4
101 - Divided by 8
110 - Divided by 16
111 - Divided by 32</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b000</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>pden_sel</p></td>
<td><p>1 - Disable phase detector if los is <code class="docutils literal notranslate"><span class="pre">0</span></code>
0 - Don’t disable phase detector if los is <code class="docutils literal notranslate"><span class="pre">0</span></code></p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>dco_facq_rst</p></td>
<td><p>Trigger DCO frequency acquistion reset when needed</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>dco_calib_rst</p></td>
<td><p>Trigger DCO calibration reset when needed</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>en_recalib</p></td>
<td><p>1 - Enable recalibration
0 - Disable recalibaration</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>band_calib_mode</p></td>
<td><p>1 - Enable
0 - Disable</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_1B">
<span class="sig-name descname"><span class="pre">CH_1B</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">27</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_1B" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Control Register 12</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>2:0</p></td>
<td><p>rx_los_lvl[2:0]</p></td>
<td><p>Sets the peak-to-peak threashold voltage for LoS detection</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b000</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>4:3</p></td>
<td><p>rx_los_ceq[1:0]</p></td>
<td><p>Sets the equalization value at the input stage of the LoS
detector.</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b00</span></code></p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>rx_los_hyst_en</p></td>
<td><p>1 - Enable hysteresis for LoS detection threshold
0 - Disalbe hysteresis for LoS detection threshold</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>rx_los_en</p></td>
<td><p>1 - Enable loss-of-signal (LoS) detector
0 - Disable loss-of-signal (LoS) detector</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>rlos_sel</p></td>
<td><p>1 - Enable LoS detetion before CDR phase detector
0 - Disable LoS detetion before CDR phase detector</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_1E">
<span class="sig-name descname"><span class="pre">CH_1E</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">30</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_1E" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Interrupt Control Register 1</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>~rlol_int_ctl</p></td>
<td><p>Enable interrupt when receiver is locked</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>rlol_int_ctl</p></td>
<td><p>Enable interrupt when reciever loses lock</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>~rlos_int_ctl</p></td>
<td><p>Enable interrupt for RX LoS when input level
meets or is above <code class="docutils literal notranslate"><span class="pre">rlos_set</span></code> low threashold.</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>rlos_int_ctl</p></td>
<td><p>Enable interrupt for RX LoS when input level
fall below <code class="docutils literal notranslate"><span class="pre">rlos_set</span></code> low threashold.</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>pcie_det_done_int_ctl</p></td>
<td><p>Enable interrupt for detection of a far end
PCIe receiver.</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_1F">
<span class="sig-name descname"><span class="pre">CH_1F</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">31</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_1F" title="Link to this definition">¶</a></dt>
<dd><p>## Reset and Clock Control Register 1</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>sel_sd_rx_clk</p></td>
<td><p>1 - FPGA Bridge write clock and elastic buffer
read clock driven by SerDes recovered clock.
0 - FPGA Bridge write clock and elastic buffer
read clock driven by <code class="docutils literal notranslate"><span class="pre">ff_ebrd_clk</span></code>.</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>ff_rx_h_clk_en</p></td>
<td><p>Enable <code class="docutils literal notranslate"><span class="pre">fx_rx_h_clk</span></code></p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>ff_rx_f_clk_dis</p></td>
<td><p>Disable <code class="docutils literal notranslate"><span class="pre">ff_rx_f_clk</span></code></p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>ff_tx_h_clk_en</p></td>
<td><p>Enable <code class="docutils literal notranslate"><span class="pre">ff_tx_h_clk</span></code></p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>ff_tx_f_clk_dis</p></td>
<td><p>Disable <code class="docutils literal notranslate"><span class="pre">ff_tx_f_clk</span></code></p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>lane_tx_rst</p></td>
<td><p>Reset transmit logic</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>lane_rx_rst</p></td>
<td><p>Reset receive logic</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>rrst</p></td>
<td><p>Reset receiver</p></td>
<td><p>R/W</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">0b0</span></code></p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_30">
<span class="sig-name descname"><span class="pre">CH_30</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">48</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_30" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Status Register 1</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>fb_tx_fifo_error</p></td>
<td><p>1 - FPGA Bridge TX FIFO overrun
0 - FPGA Bridge TX FIFO not overrun</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>fb_rx_fifo_error</p></td>
<td><p>1 - FPGA Bridge RX FIFO overrun
0 - FPGA Bridge RX FIFO not overrun</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>cc_overrun</p></td>
<td><p>1 - CC FIFO overrun
0 - CC FIFO not overrun</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>cc_underrun</p></td>
<td><p>1 - CC FIFO underrun
0 - CC FIFO not underrun</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>pfifo_error</p></td>
<td><p>1 - Parallel FIFO error
0 - No Parallel FIFO error</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>7:5</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_31">
<span class="sig-name descname"><span class="pre">CH_31</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">49</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_31" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Status Register 2</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>7:0</p></td>
<td><p>prbs_error_cnt[7:0]</p></td>
<td><p>Number of PRBS errors. Resets to <code class="docutils literal notranslate"><span class="pre">0</span></code> on read and
sticks at <code class="docutils literal notranslate"><span class="pre">0xFF</span></code>.</p></td>
<td><p>RO CR</p></td>
<td><p>No</p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_32">
<span class="sig-name descname"><span class="pre">CH_32</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">50</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_32" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Status Register 3</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>3:0</p></td>
<td><p>wa_offset[3:0]</p></td>
<td><p>Word aligner offset</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-odd"><td><p>7:4</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_33">
<span class="sig-name descname"><span class="pre">CH_33</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">51</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_33" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Status Register 4</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>fb_tx_fifo_error_int</p></td>
<td><p>1 - Interrupt generated on <code class="docutils literal notranslate"><span class="pre">fb_tx_fifo_error</span></code>
0 - Interrupt not generated on <code class="docutils literal notranslate"><span class="pre">fb_tx_fifo_error</span></code></p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>fb_rx_fifo_error_int</p></td>
<td><p>1 - Interrupt generated on <code class="docutils literal notranslate"><span class="pre">fb_rx_fifo_error</span></code>
0 - Interrupt not generated on <code class="docutils literal notranslate"><span class="pre">fb_rx_fifo_error</span></code></p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>cc_overrun_int</p></td>
<td><p>1 - Interrupt generated on <code class="docutils literal notranslate"><span class="pre">cc_overrun</span></code>
0 - Interrupt not generated on <code class="docutils literal notranslate"><span class="pre">cc_overrun</span></code></p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>cc_underrun_int</p></td>
<td><p>1 - Interrupt generated on <code class="docutils literal notranslate"><span class="pre">cc_underrun</span></code>
0 - Interrupt not generated on <code class="docutils literal notranslate"><span class="pre">cc_underrun</span></code></p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>7:4</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_34">
<span class="sig-name descname"><span class="pre">CH_34</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">52</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_34" title="Link to this definition">¶</a></dt>
<dd><p>## PCS Status Register 5</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>cc_we_o</p></td>
<td><p>1 - Elsatic FIFO write enabled
0 - Elsatic FIFO write disabled</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cc_re_o</p></td>
<td><p>1 - Elastic FIFO read enabled
0 - Elastic FIFO read disabled</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>fb_txrst_o</p></td>
<td><p>1 - FPGA Bridge TX Normal Operation
0 - FPGA Bridge TX Reset</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>fb_rxrst_o</p></td>
<td><p>1 - FPGA Bridge RX Normal Operation
0 - FPGA Bridge RX Reset</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>ffs_ls_sync_status</p></td>
<td><p>1 - Link State Machine not Synced
0 - Link State Machine Synced</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_36">
<span class="sig-name descname"><span class="pre">CH_36</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">54</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_36" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Status Register 1</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>~rlol</p></td>
<td><p>If CDR has locked to data</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>rlol</p></td>
<td><p>If CDR is not locked to data, but to refclock</p></td>
<td><p>RO</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>~rlos</p></td>
<td><p>If the input signal detected by the receiver is
equal to or greater than the set threshold for LOW</p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>rlos</p></td>
<td><p>If the input signal detected by the receiver is
below the set LOW threashold.</p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>pci_det_done</p></td>
<td><p>1 - Receiver detection process completed by TX
0 - Receiver detection process not completed by TX</p></td>
<td><p>RO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_37">
<span class="sig-name descname"><span class="pre">CH_37</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">55</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_37" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Status Register 2</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>pci_connect</p></td>
<td><p>1 - Receiver detected by transmitter (at transmitter device)
0 - Receiver not detected by transmitter (at transmitter device)</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-odd"><td><p>3:1</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>dco_facq_done</p></td>
<td><p>If DCO frequency acquisition done</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>dco_facq_err</p></td>
<td><p>If DCO frequency acquisition is more than 300ppm</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>dco_calib_done</p></td>
<td><p>If DCO calibration is completed</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>dco_calib_err</p></td>
<td><p>If DCO calibration might be incorrect</p></td>
<td><p>RO</p></td>
<td><p>No</p></td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_3A">
<span class="sig-name descname"><span class="pre">CH_3A</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">58</span></em><a class="headerlink" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_3A" title="Link to this definition">¶</a></dt>
<dd><p>## SerDes Status Register 5</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Interrupt</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>~rlol_int</p></td>
<td><p>Interrupt generated for <code class="docutils literal notranslate"><span class="pre">~rlol</span></code></p></td>
<td><p>CO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>rlol_int</p></td>
<td><p>Interrupt generated for <code class="docutils literal notranslate"><span class="pre">rlol</span></code></p></td>
<td><p>CO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>3:2</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>~rlos_int</p></td>
<td><p>Interrupt generated for <code class="docutils literal notranslate"><span class="pre">~rlos</span></code></p></td>
<td><p>CO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>rlos_int</p></td>
<td><p>Interrupt generated for <code class="docutils literal notranslate"><span class="pre">rlos</span></code></p></td>
<td><p>CO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>pci_det_done_int</p></td>
<td><p>Interrupt generated for <code class="docutils literal notranslate"><span class="pre">pci_det_done</span></code></p></td>
<td><p>CO CR</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>Reserved</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
</tbody>
</table>
</div>
</dd></dl>

</dd></dl>

</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>
        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="../../xilinx/index.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title">Xilinx SerDes</div>
              </div>
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="pipe.html">
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title">PIPE</div>
                
              </div>
            </a>
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; 2026, Shrine Maiden Heavy Industries
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">SCI</a><ul>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.SCI"><code class="docutils literal notranslate"><span class="pre">SCI</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister"><code class="docutils literal notranslate"><span class="pre">DCURegister</span></code></a><ul>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_00"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_00</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_02"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_02</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_03"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_03</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_09"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_09</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0A"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_0A</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0B"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_0B</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0C"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_0C</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0D"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_0D</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_0F"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_0F</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_10"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_10</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_20"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_20</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_21"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_21</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_22"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_22</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_25"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_25</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.DCURegister.DL_26"><code class="docutils literal notranslate"><span class="pre">DCURegister.DL_26</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister"><code class="docutils literal notranslate"><span class="pre">CHRegister</span></code></a><ul>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_00"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_00</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_01"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_01</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_02"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_02</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_03"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_03</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_04"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_04</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_05"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_05</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_06"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_06</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_07"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_07</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_08"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_08</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_09"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_09</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0A"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_0A</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0B"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_0B</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0C"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_0C</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0D"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_0D</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0E"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_0E</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_0F"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_0F</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_10"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_10</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_11"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_11</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_12"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_12</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_13"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_13</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_14"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_14</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_15"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_15</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_16"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_16</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_17"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_17</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_18"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_18</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_19"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_19</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_1A"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_1A</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_1B"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_1B</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_1E"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_1E</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_1F"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_1F</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_30"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_30</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_31"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_31</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_32"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_32</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_33"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_33</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_34"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_34</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_36"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_36</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_37"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_37</span></code></a></li>
<li><a class="reference internal" href="#bakeneko.interface.phy.serdes.vendor.lattice.ecp5.sci.registers.CHRegister.CH_3A"><code class="docutils literal notranslate"><span class="pre">CHRegister.CH_3A</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>

          </div>
        </div>
      </div>
      
      
    </aside>
  </div>
</div><script src="../../../../../../_static/documentation_options.js?v=60859ad8"></script>
    <script src="../../../../../../_static/doctools.js?v=9bcbadda"></script>
    <script src="../../../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../../../_static/scripts/furo.js?v=46bd48cc"></script>
    <script src="../../../../../../_static/clipboard.min.js?v=a7894cd8"></script>
    <script src="../../../../../../_static/copybutton.js?v=f281be69"></script>
    <script src="../../../../../../_static/tabs.js?v=3ee01567"></script>
    <script src="../../../../../../_static/wavedrom.skin.js"></script>
    <script src="../../../../../../_static/wavedrom.min.js"></script>
    <script src="../../../../../../_static/js/mermaid.min.js?v=be593db9"></script>
    <script src="../../../../../../_static/js/wavedrom.min.js?v=912bf3a3"></script>
    <script src="../../../../../../_static/js/wavedrom.skin.js?v=be5c2381"></script>
    </body>
</html>