<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>_structs.h source code [include/mach/i386/_structs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'include/mach/i386/_structs.h'; var root_path = '../../..'; var data_path = 'https://code.woboq.org/data';</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>include</a>/<a href='..'>mach</a>/<a href='./'>i386</a>/<a href='_structs.h.html'>_structs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2004-2006 Apple Computer, Inc. All rights reserved.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * @APPLE_OSREFERENCE_LICENSE_HEADER_START@</i></td></tr>
<tr><th id="5">5</th><td><i> * </i></td></tr>
<tr><th id="6">6</th><td><i> * This file contains Original Code and/or Modifications of Original Code</i></td></tr>
<tr><th id="7">7</th><td><i> * as defined in and that are subject to the Apple Public Source License</i></td></tr>
<tr><th id="8">8</th><td><i> * Version 2.0 (the 'License'). You may not use this file except in</i></td></tr>
<tr><th id="9">9</th><td><i> * compliance with the License. The rights granted to you under the License</i></td></tr>
<tr><th id="10">10</th><td><i> * may not be used to create, or enable the creation or redistribution of,</i></td></tr>
<tr><th id="11">11</th><td><i> * unlawful or unlicensed copies of an Apple operating system, or to</i></td></tr>
<tr><th id="12">12</th><td><i> * circumvent, violate, or enable the circumvention or violation of, any</i></td></tr>
<tr><th id="13">13</th><td><i> * terms of an Apple operating system software license agreement.</i></td></tr>
<tr><th id="14">14</th><td><i> * </i></td></tr>
<tr><th id="15">15</th><td><i> * Please obtain a copy of the License at</i></td></tr>
<tr><th id="16">16</th><td><i> * <a href="http://www.opensource.apple.com/apsl/">http://www.opensource.apple.com/apsl/</a> and read it before using this file.</i></td></tr>
<tr><th id="17">17</th><td><i> * </i></td></tr>
<tr><th id="18">18</th><td><i> * The Original Code and all software distributed under the License are</i></td></tr>
<tr><th id="19">19</th><td><i> * distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER</i></td></tr>
<tr><th id="20">20</th><td><i> * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES,</i></td></tr>
<tr><th id="21">21</th><td><i> * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="22">22</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR NON-INFRINGEMENT.</i></td></tr>
<tr><th id="23">23</th><td><i> * Please see the License for the specific language governing rights and</i></td></tr>
<tr><th id="24">24</th><td><i> * limitations under the License.</i></td></tr>
<tr><th id="25">25</th><td><i> * </i></td></tr>
<tr><th id="26">26</th><td><i> * @APPLE_OSREFERENCE_LICENSE_HEADER_END@</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * @OSF_COPYRIGHT@</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span>	<span class="macro" data-ref="_M/_MACH_I386__STRUCTS_H_">_MACH_I386__STRUCTS_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_MACH_I386__STRUCTS_H_" data-ref="_M/_MACH_I386__STRUCTS_H_">_MACH_I386__STRUCTS_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../sys/cdefs.h.html">&lt;sys/cdefs.h&gt;</a> /* __DARWIN_UNIX03 */</u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../machine/types.h.html">&lt;machine/types.h&gt;</a> /* __uint8_t */</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/*</i></td></tr>
<tr><th id="39">39</th><td><i> * i386 is the structure that is exported to user threads for </i></td></tr>
<tr><th id="40">40</th><td><i> * use in status/mutate calls.  This structure should never change.</i></td></tr>
<tr><th id="41">41</th><td><i> *</i></td></tr>
<tr><th id="42">42</th><td><i> */</i></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#<span data-ppcond="44">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/_STRUCT_X86_THREAD_STATE32" data-ref="_M/_STRUCT_X86_THREAD_STATE32">_STRUCT_X86_THREAD_STATE32</dfn>	struct <dfn class="type def" id="__darwin_i386_thread_state" title='__darwin_i386_thread_state' data-ref="__darwin_i386_thread_state">__darwin_i386_thread_state</dfn></u></td></tr>
<tr><th id="46">46</th><td><a class="macro" href="#45" title="struct __darwin_i386_thread_state" data-ref="_M/_STRUCT_X86_THREAD_STATE32">_STRUCT_X86_THREAD_STATE32</a></td></tr>
<tr><th id="47">47</th><td>{</td></tr>
<tr><th id="48">48</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__eax" title='__darwin_i386_thread_state::__eax' data-ref="__darwin_i386_thread_state::__eax">__eax</dfn>;</td></tr>
<tr><th id="49">49</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__ebx" title='__darwin_i386_thread_state::__ebx' data-ref="__darwin_i386_thread_state::__ebx">__ebx</dfn>;</td></tr>
<tr><th id="50">50</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__ecx" title='__darwin_i386_thread_state::__ecx' data-ref="__darwin_i386_thread_state::__ecx">__ecx</dfn>;</td></tr>
<tr><th id="51">51</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__edx" title='__darwin_i386_thread_state::__edx' data-ref="__darwin_i386_thread_state::__edx">__edx</dfn>;</td></tr>
<tr><th id="52">52</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__edi" title='__darwin_i386_thread_state::__edi' data-ref="__darwin_i386_thread_state::__edi">__edi</dfn>;</td></tr>
<tr><th id="53">53</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__esi" title='__darwin_i386_thread_state::__esi' data-ref="__darwin_i386_thread_state::__esi">__esi</dfn>;</td></tr>
<tr><th id="54">54</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__ebp" title='__darwin_i386_thread_state::__ebp' data-ref="__darwin_i386_thread_state::__ebp">__ebp</dfn>;</td></tr>
<tr><th id="55">55</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__esp" title='__darwin_i386_thread_state::__esp' data-ref="__darwin_i386_thread_state::__esp">__esp</dfn>;</td></tr>
<tr><th id="56">56</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__ss" title='__darwin_i386_thread_state::__ss' data-ref="__darwin_i386_thread_state::__ss">__ss</dfn>;</td></tr>
<tr><th id="57">57</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__eflags" title='__darwin_i386_thread_state::__eflags' data-ref="__darwin_i386_thread_state::__eflags">__eflags</dfn>;</td></tr>
<tr><th id="58">58</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__eip" title='__darwin_i386_thread_state::__eip' data-ref="__darwin_i386_thread_state::__eip">__eip</dfn>;</td></tr>
<tr><th id="59">59</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__cs" title='__darwin_i386_thread_state::__cs' data-ref="__darwin_i386_thread_state::__cs">__cs</dfn>;</td></tr>
<tr><th id="60">60</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__ds" title='__darwin_i386_thread_state::__ds' data-ref="__darwin_i386_thread_state::__ds">__ds</dfn>;</td></tr>
<tr><th id="61">61</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__es" title='__darwin_i386_thread_state::__es' data-ref="__darwin_i386_thread_state::__es">__es</dfn>;</td></tr>
<tr><th id="62">62</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__fs" title='__darwin_i386_thread_state::__fs' data-ref="__darwin_i386_thread_state::__fs">__fs</dfn>;</td></tr>
<tr><th id="63">63</th><td>    <em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_i386_thread_state::__gs" title='__darwin_i386_thread_state::__gs' data-ref="__darwin_i386_thread_state::__gs">__gs</dfn>;</td></tr>
<tr><th id="64">64</th><td>};</td></tr>
<tr><th id="65">65</th><td><u>#<span data-ppcond="44">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	_STRUCT_X86_THREAD_STATE32	struct i386_thread_state</u></td></tr>
<tr><th id="67">67</th><td>_STRUCT_X86_THREAD_STATE32</td></tr>
<tr><th id="68">68</th><td>{</td></tr>
<tr><th id="69">69</th><td>    <em>unsigned</em> <em>int</em>	eax;</td></tr>
<tr><th id="70">70</th><td>    <em>unsigned</em> <em>int</em>	ebx;</td></tr>
<tr><th id="71">71</th><td>    <em>unsigned</em> <em>int</em>	ecx;</td></tr>
<tr><th id="72">72</th><td>    <em>unsigned</em> <em>int</em>	edx;</td></tr>
<tr><th id="73">73</th><td>    <em>unsigned</em> <em>int</em>	edi;</td></tr>
<tr><th id="74">74</th><td>    <em>unsigned</em> <em>int</em>	esi;</td></tr>
<tr><th id="75">75</th><td>    <em>unsigned</em> <em>int</em>	ebp;</td></tr>
<tr><th id="76">76</th><td>    <em>unsigned</em> <em>int</em>	esp;</td></tr>
<tr><th id="77">77</th><td>    <em>unsigned</em> <em>int</em>	ss;</td></tr>
<tr><th id="78">78</th><td>    <em>unsigned</em> <em>int</em>	eflags;</td></tr>
<tr><th id="79">79</th><td>    <em>unsigned</em> <em>int</em>	eip;</td></tr>
<tr><th id="80">80</th><td>    <em>unsigned</em> <em>int</em>	cs;</td></tr>
<tr><th id="81">81</th><td>    <em>unsigned</em> <em>int</em>	ds;</td></tr>
<tr><th id="82">82</th><td>    <em>unsigned</em> <em>int</em>	es;</td></tr>
<tr><th id="83">83</th><td>    <em>unsigned</em> <em>int</em>	fs;</td></tr>
<tr><th id="84">84</th><td>    <em>unsigned</em> <em>int</em>	gs;</td></tr>
<tr><th id="85">85</th><td>};</td></tr>
<tr><th id="86">86</th><td><u>#<span data-ppcond="44">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>/* This structure should be double-word aligned for performance */</i></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#<span data-ppcond="90">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/_STRUCT_FP_CONTROL" data-ref="_M/_STRUCT_FP_CONTROL">_STRUCT_FP_CONTROL</dfn>	struct <dfn class="type def" id="__darwin_fp_control" title='__darwin_fp_control' data-ref="__darwin_fp_control"><a class="type" href="#92" title='__darwin_fp_control' data-ref="__darwin_fp_control"><a class="type" href="#92" title='__darwin_fp_control' data-ref="__darwin_fp_control"><a class="type" href="#92" title='__darwin_fp_control' data-ref="__darwin_fp_control"><a class="type" href="#92" title='__darwin_fp_control' data-ref="__darwin_fp_control"><a class="type" href="#92" title='__darwin_fp_control' data-ref="__darwin_fp_control"><a class="type" href="#92" title='__darwin_fp_control' data-ref="__darwin_fp_control"><a class="type" href="#92" title='__darwin_fp_control' data-ref="__darwin_fp_control">__darwin_fp_control</a></a></a></a></a></a></a></dfn></u></td></tr>
<tr><th id="92">92</th><td><a class="macro" href="#91" title="struct __darwin_fp_control" data-ref="_M/_STRUCT_FP_CONTROL">_STRUCT_FP_CONTROL</a></td></tr>
<tr><th id="93">93</th><td>{</td></tr>
<tr><th id="94">94</th><td>    <em>unsigned</em> <em>short</em>		<dfn class="decl" id="__darwin_fp_control::__invalid" title='__darwin_fp_control::__invalid' data-ref="__darwin_fp_control::__invalid">__invalid</dfn>	:<var>1</var>,</td></tr>
<tr><th id="95">95</th><td>    				<dfn class="decl" id="__darwin_fp_control::__denorm" title='__darwin_fp_control::__denorm' data-ref="__darwin_fp_control::__denorm">__denorm</dfn>	:<var>1</var>,</td></tr>
<tr><th id="96">96</th><td>				<dfn class="decl" id="__darwin_fp_control::__zdiv" title='__darwin_fp_control::__zdiv' data-ref="__darwin_fp_control::__zdiv">__zdiv</dfn>		:<var>1</var>,</td></tr>
<tr><th id="97">97</th><td>				<dfn class="decl" id="__darwin_fp_control::__ovrfl" title='__darwin_fp_control::__ovrfl' data-ref="__darwin_fp_control::__ovrfl">__ovrfl</dfn>		:<var>1</var>,</td></tr>
<tr><th id="98">98</th><td>				<dfn class="decl" id="__darwin_fp_control::__undfl" title='__darwin_fp_control::__undfl' data-ref="__darwin_fp_control::__undfl">__undfl</dfn>		:<var>1</var>,</td></tr>
<tr><th id="99">99</th><td>				<dfn class="decl" id="__darwin_fp_control::__precis" title='__darwin_fp_control::__precis' data-ref="__darwin_fp_control::__precis">__precis</dfn>	:<var>1</var>,</td></tr>
<tr><th id="100">100</th><td>						:<var>2</var>,</td></tr>
<tr><th id="101">101</th><td>				<dfn class="decl" id="__darwin_fp_control::__pc" title='__darwin_fp_control::__pc' data-ref="__darwin_fp_control::__pc">__pc</dfn>		:<var>2</var>,</td></tr>
<tr><th id="102">102</th><td><u>#<span data-ppcond="102">if</span> !defined(<span class="macro" data-ref="_M/_POSIX_C_SOURCE">_POSIX_C_SOURCE</span>) || defined(<span class="macro" data-ref="_M/_DARWIN_C_SOURCE">_DARWIN_C_SOURCE</span>)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/FP_PREC_24B" data-ref="_M/FP_PREC_24B">FP_PREC_24B</dfn>		0</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/FP_PREC_53B" data-ref="_M/FP_PREC_53B">FP_PREC_53B</dfn>		2</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/FP_PREC_64B" data-ref="_M/FP_PREC_64B">FP_PREC_64B</dfn>		3</u></td></tr>
<tr><th id="106">106</th><td><u>#<span data-ppcond="102">endif</span> /* !_POSIX_C_SOURCE || _DARWIN_C_SOURCE */</u></td></tr>
<tr><th id="107">107</th><td>				<dfn class="decl" id="__darwin_fp_control::__rc" title='__darwin_fp_control::__rc' data-ref="__darwin_fp_control::__rc">__rc</dfn>		:<var>2</var>,</td></tr>
<tr><th id="108">108</th><td><u>#<span data-ppcond="108">if</span> !defined(<span class="macro" data-ref="_M/_POSIX_C_SOURCE">_POSIX_C_SOURCE</span>) || defined(<span class="macro" data-ref="_M/_DARWIN_C_SOURCE">_DARWIN_C_SOURCE</span>)</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/FP_RND_NEAR" data-ref="_M/FP_RND_NEAR">FP_RND_NEAR</dfn>		0</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/FP_RND_DOWN" data-ref="_M/FP_RND_DOWN">FP_RND_DOWN</dfn>		1</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/FP_RND_UP" data-ref="_M/FP_RND_UP">FP_RND_UP</dfn>		2</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/FP_CHOP" data-ref="_M/FP_CHOP">FP_CHOP</dfn>			3</u></td></tr>
<tr><th id="113">113</th><td><u>#<span data-ppcond="108">endif</span> /* !_POSIX_C_SOURCE || _DARWIN_C_SOURCE */</u></td></tr>
<tr><th id="114">114</th><td>					<i>/*inf*/</i>	:<var>1</var>,</td></tr>
<tr><th id="115">115</th><td>						:<var>3</var>;</td></tr>
<tr><th id="116">116</th><td>};</td></tr>
<tr><th id="117">117</th><td><b>typedef</b> <a class="macro" href="#91" title="struct __darwin_fp_control" data-ref="_M/_STRUCT_FP_CONTROL">_STRUCT_FP_CONTROL</a>	<dfn class="typedef" id="__darwin_fp_control_t" title='__darwin_fp_control_t' data-type='struct __darwin_fp_control' data-ref="__darwin_fp_control_t">__darwin_fp_control_t</dfn>;</td></tr>
<tr><th id="118">118</th><td><u>#<span data-ppcond="90">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="119">119</th><td><u>#define _STRUCT_FP_CONTROL	struct fp_control</u></td></tr>
<tr><th id="120">120</th><td>_STRUCT_FP_CONTROL</td></tr>
<tr><th id="121">121</th><td>{</td></tr>
<tr><th id="122">122</th><td>    <em>unsigned</em> <em>short</em>		invalid	:<var>1</var>,</td></tr>
<tr><th id="123">123</th><td>    				denorm	:<var>1</var>,</td></tr>
<tr><th id="124">124</th><td>				zdiv	:<var>1</var>,</td></tr>
<tr><th id="125">125</th><td>				ovrfl	:<var>1</var>,</td></tr>
<tr><th id="126">126</th><td>				undfl	:<var>1</var>,</td></tr>
<tr><th id="127">127</th><td>				precis	:<var>1</var>,</td></tr>
<tr><th id="128">128</th><td>					:<var>2</var>,</td></tr>
<tr><th id="129">129</th><td>				pc	:<var>2</var>,</td></tr>
<tr><th id="130">130</th><td><u>#define FP_PREC_24B		0</u></td></tr>
<tr><th id="131">131</th><td><u>#define	FP_PREC_53B		2</u></td></tr>
<tr><th id="132">132</th><td><u>#define FP_PREC_64B		3</u></td></tr>
<tr><th id="133">133</th><td>				rc	:<var>2</var>,</td></tr>
<tr><th id="134">134</th><td><u>#define FP_RND_NEAR		0</u></td></tr>
<tr><th id="135">135</th><td><u>#define FP_RND_DOWN		1</u></td></tr>
<tr><th id="136">136</th><td><u>#define FP_RND_UP		2</u></td></tr>
<tr><th id="137">137</th><td><u>#define FP_CHOP			3</u></td></tr>
<tr><th id="138">138</th><td>				<i>/*inf*/</i>	:<var>1</var>,</td></tr>
<tr><th id="139">139</th><td>					:<var>3</var>;</td></tr>
<tr><th id="140">140</th><td>};</td></tr>
<tr><th id="141">141</th><td><b>typedef</b> _STRUCT_FP_CONTROL	fp_control_t;</td></tr>
<tr><th id="142">142</th><td><u>#<span data-ppcond="90">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i>/*</i></td></tr>
<tr><th id="145">145</th><td><i> * Status word.</i></td></tr>
<tr><th id="146">146</th><td><i> */</i></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#<span data-ppcond="148">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/_STRUCT_FP_STATUS" data-ref="_M/_STRUCT_FP_STATUS">_STRUCT_FP_STATUS</dfn>	struct <dfn class="type def" id="__darwin_fp_status" title='__darwin_fp_status' data-ref="__darwin_fp_status"><a class="type" href="#150" title='__darwin_fp_status' data-ref="__darwin_fp_status"><a class="type" href="#150" title='__darwin_fp_status' data-ref="__darwin_fp_status"><a class="type" href="#150" title='__darwin_fp_status' data-ref="__darwin_fp_status"><a class="type" href="#150" title='__darwin_fp_status' data-ref="__darwin_fp_status"><a class="type" href="#150" title='__darwin_fp_status' data-ref="__darwin_fp_status"><a class="type" href="#150" title='__darwin_fp_status' data-ref="__darwin_fp_status"><a class="type" href="#150" title='__darwin_fp_status' data-ref="__darwin_fp_status">__darwin_fp_status</a></a></a></a></a></a></a></dfn></u></td></tr>
<tr><th id="150">150</th><td><a class="macro" href="#149" title="struct __darwin_fp_status" data-ref="_M/_STRUCT_FP_STATUS">_STRUCT_FP_STATUS</a></td></tr>
<tr><th id="151">151</th><td>{</td></tr>
<tr><th id="152">152</th><td>    <em>unsigned</em> <em>short</em>		<dfn class="decl" id="__darwin_fp_status::__invalid" title='__darwin_fp_status::__invalid' data-ref="__darwin_fp_status::__invalid">__invalid</dfn>	:<var>1</var>,</td></tr>
<tr><th id="153">153</th><td>    				<dfn class="decl" id="__darwin_fp_status::__denorm" title='__darwin_fp_status::__denorm' data-ref="__darwin_fp_status::__denorm">__denorm</dfn>	:<var>1</var>,</td></tr>
<tr><th id="154">154</th><td>				<dfn class="decl" id="__darwin_fp_status::__zdiv" title='__darwin_fp_status::__zdiv' data-ref="__darwin_fp_status::__zdiv">__zdiv</dfn>		:<var>1</var>,</td></tr>
<tr><th id="155">155</th><td>				<dfn class="decl" id="__darwin_fp_status::__ovrfl" title='__darwin_fp_status::__ovrfl' data-ref="__darwin_fp_status::__ovrfl">__ovrfl</dfn>		:<var>1</var>,</td></tr>
<tr><th id="156">156</th><td>				<dfn class="decl" id="__darwin_fp_status::__undfl" title='__darwin_fp_status::__undfl' data-ref="__darwin_fp_status::__undfl">__undfl</dfn>		:<var>1</var>,</td></tr>
<tr><th id="157">157</th><td>				<dfn class="decl" id="__darwin_fp_status::__precis" title='__darwin_fp_status::__precis' data-ref="__darwin_fp_status::__precis">__precis</dfn>	:<var>1</var>,</td></tr>
<tr><th id="158">158</th><td>				<dfn class="decl" id="__darwin_fp_status::__stkflt" title='__darwin_fp_status::__stkflt' data-ref="__darwin_fp_status::__stkflt">__stkflt</dfn>	:<var>1</var>,</td></tr>
<tr><th id="159">159</th><td>				<dfn class="decl" id="__darwin_fp_status::__errsumm" title='__darwin_fp_status::__errsumm' data-ref="__darwin_fp_status::__errsumm">__errsumm</dfn>	:<var>1</var>,</td></tr>
<tr><th id="160">160</th><td>				<dfn class="decl" id="__darwin_fp_status::__c0" title='__darwin_fp_status::__c0' data-ref="__darwin_fp_status::__c0">__c0</dfn>		:<var>1</var>,</td></tr>
<tr><th id="161">161</th><td>				<dfn class="decl" id="__darwin_fp_status::__c1" title='__darwin_fp_status::__c1' data-ref="__darwin_fp_status::__c1">__c1</dfn>		:<var>1</var>,</td></tr>
<tr><th id="162">162</th><td>				<dfn class="decl" id="__darwin_fp_status::__c2" title='__darwin_fp_status::__c2' data-ref="__darwin_fp_status::__c2">__c2</dfn>		:<var>1</var>,</td></tr>
<tr><th id="163">163</th><td>				<dfn class="decl" id="__darwin_fp_status::__tos" title='__darwin_fp_status::__tos' data-ref="__darwin_fp_status::__tos">__tos</dfn>		:<var>3</var>,</td></tr>
<tr><th id="164">164</th><td>				<dfn class="decl" id="__darwin_fp_status::__c3" title='__darwin_fp_status::__c3' data-ref="__darwin_fp_status::__c3">__c3</dfn>		:<var>1</var>,</td></tr>
<tr><th id="165">165</th><td>				<dfn class="decl" id="__darwin_fp_status::__busy" title='__darwin_fp_status::__busy' data-ref="__darwin_fp_status::__busy">__busy</dfn>		:<var>1</var>;</td></tr>
<tr><th id="166">166</th><td>};</td></tr>
<tr><th id="167">167</th><td><b>typedef</b> <a class="macro" href="#149" title="struct __darwin_fp_status" data-ref="_M/_STRUCT_FP_STATUS">_STRUCT_FP_STATUS</a>	<dfn class="typedef" id="__darwin_fp_status_t" title='__darwin_fp_status_t' data-type='struct __darwin_fp_status' data-ref="__darwin_fp_status_t">__darwin_fp_status_t</dfn>;</td></tr>
<tr><th id="168">168</th><td><u>#<span data-ppcond="148">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="169">169</th><td><u>#define _STRUCT_FP_STATUS	struct fp_status</u></td></tr>
<tr><th id="170">170</th><td>_STRUCT_FP_STATUS</td></tr>
<tr><th id="171">171</th><td>{</td></tr>
<tr><th id="172">172</th><td>    <em>unsigned</em> <em>short</em>		invalid	:<var>1</var>,</td></tr>
<tr><th id="173">173</th><td>    				denorm	:<var>1</var>,</td></tr>
<tr><th id="174">174</th><td>				zdiv	:<var>1</var>,</td></tr>
<tr><th id="175">175</th><td>				ovrfl	:<var>1</var>,</td></tr>
<tr><th id="176">176</th><td>				undfl	:<var>1</var>,</td></tr>
<tr><th id="177">177</th><td>				precis	:<var>1</var>,</td></tr>
<tr><th id="178">178</th><td>				stkflt	:<var>1</var>,</td></tr>
<tr><th id="179">179</th><td>				errsumm	:<var>1</var>,</td></tr>
<tr><th id="180">180</th><td>				c0	:<var>1</var>,</td></tr>
<tr><th id="181">181</th><td>				c1	:<var>1</var>,</td></tr>
<tr><th id="182">182</th><td>				c2	:<var>1</var>,</td></tr>
<tr><th id="183">183</th><td>				tos	:<var>3</var>,</td></tr>
<tr><th id="184">184</th><td>				c3	:<var>1</var>,</td></tr>
<tr><th id="185">185</th><td>				busy	:<var>1</var>;</td></tr>
<tr><th id="186">186</th><td>};</td></tr>
<tr><th id="187">187</th><td><b>typedef</b> _STRUCT_FP_STATUS	fp_status_t;</td></tr>
<tr><th id="188">188</th><td><u>#<span data-ppcond="148">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="189">189</th><td>				</td></tr>
<tr><th id="190">190</th><td><i>/* defn of 80bit x87 FPU or MMX register  */</i></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><u>#<span data-ppcond="192">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/_STRUCT_MMST_REG" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</dfn>	struct <dfn class="type def" id="__darwin_mmst_reg" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg"><a class="type" href="#194" title='__darwin_mmst_reg' data-ref="__darwin_mmst_reg">__darwin_mmst_reg</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></dfn></u></td></tr>
<tr><th id="194">194</th><td><a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a></td></tr>
<tr><th id="195">195</th><td>{</td></tr>
<tr><th id="196">196</th><td>	<em>char</em>	<dfn class="decl" id="__darwin_mmst_reg::__mmst_reg" title='__darwin_mmst_reg::__mmst_reg' data-ref="__darwin_mmst_reg::__mmst_reg">__mmst_reg</dfn>[<var>10</var>];</td></tr>
<tr><th id="197">197</th><td>	<em>char</em>	<dfn class="decl" id="__darwin_mmst_reg::__mmst_rsrv" title='__darwin_mmst_reg::__mmst_rsrv' data-ref="__darwin_mmst_reg::__mmst_rsrv">__mmst_rsrv</dfn>[<var>6</var>];</td></tr>
<tr><th id="198">198</th><td>};</td></tr>
<tr><th id="199">199</th><td><u>#<span data-ppcond="192">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="200">200</th><td><u>#define _STRUCT_MMST_REG	struct mmst_reg</u></td></tr>
<tr><th id="201">201</th><td>_STRUCT_MMST_REG</td></tr>
<tr><th id="202">202</th><td>{</td></tr>
<tr><th id="203">203</th><td>	<em>char</em>	mmst_reg[<var>10</var>];</td></tr>
<tr><th id="204">204</th><td>	<em>char</em>	mmst_rsrv[<var>6</var>];</td></tr>
<tr><th id="205">205</th><td>};</td></tr>
<tr><th id="206">206</th><td><u>#<span data-ppcond="192">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><i>/* defn of 128 bit XMM regs */</i></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#<span data-ppcond="211">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/_STRUCT_XMM_REG" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</dfn>		struct <dfn class="type def" id="__darwin_xmm_reg" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg"><a class="type" href="#213" title='__darwin_xmm_reg' data-ref="__darwin_xmm_reg">__darwin_xmm_reg</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></dfn></u></td></tr>
<tr><th id="213">213</th><td><a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a></td></tr>
<tr><th id="214">214</th><td>{</td></tr>
<tr><th id="215">215</th><td>	<em>char</em>		<dfn class="decl" id="__darwin_xmm_reg::__xmm_reg" title='__darwin_xmm_reg::__xmm_reg' data-ref="__darwin_xmm_reg::__xmm_reg">__xmm_reg</dfn>[<var>16</var>];</td></tr>
<tr><th id="216">216</th><td>};</td></tr>
<tr><th id="217">217</th><td><u>#<span data-ppcond="211">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="218">218</th><td><u>#define _STRUCT_XMM_REG		struct xmm_reg</u></td></tr>
<tr><th id="219">219</th><td>_STRUCT_XMM_REG</td></tr>
<tr><th id="220">220</th><td>{</td></tr>
<tr><th id="221">221</th><td>	<em>char</em>		xmm_reg[<var>16</var>];</td></tr>
<tr><th id="222">222</th><td>};</td></tr>
<tr><th id="223">223</th><td><u>#<span data-ppcond="211">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i>/* defn of 256 bit YMM regs */</i></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><u>#<span data-ppcond="227">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/_STRUCT_YMM_REG" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</dfn>		struct <dfn class="type def" id="__darwin_ymm_reg" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg"><a class="type" href="#229" title='__darwin_ymm_reg' data-ref="__darwin_ymm_reg">__darwin_ymm_reg</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></dfn></u></td></tr>
<tr><th id="229">229</th><td><a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a></td></tr>
<tr><th id="230">230</th><td>{</td></tr>
<tr><th id="231">231</th><td>	<em>char</em>		<dfn class="decl" id="__darwin_ymm_reg::__ymm_reg" title='__darwin_ymm_reg::__ymm_reg' data-ref="__darwin_ymm_reg::__ymm_reg">__ymm_reg</dfn>[<var>32</var>];</td></tr>
<tr><th id="232">232</th><td>};</td></tr>
<tr><th id="233">233</th><td><u>#<span data-ppcond="227">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="234">234</th><td><u>#define _STRUCT_YMM_REG		struct ymm_reg</u></td></tr>
<tr><th id="235">235</th><td>_STRUCT_YMM_REG</td></tr>
<tr><th id="236">236</th><td>{</td></tr>
<tr><th id="237">237</th><td>	<em>char</em>		ymm_reg[<var>32</var>];</td></tr>
<tr><th id="238">238</th><td>};</td></tr>
<tr><th id="239">239</th><td><u>#<span data-ppcond="227">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><i>/* defn of 512 bit ZMM regs */</i></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><u>#<span data-ppcond="243">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/_STRUCT_ZMM_REG" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</dfn>		struct <dfn class="type def" id="__darwin_zmm_reg" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg"><a class="type" href="#245" title='__darwin_zmm_reg' data-ref="__darwin_zmm_reg">__darwin_zmm_reg</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></dfn></u></td></tr>
<tr><th id="245">245</th><td><a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a></td></tr>
<tr><th id="246">246</th><td>{</td></tr>
<tr><th id="247">247</th><td>	<em>char</em>		<dfn class="decl" id="__darwin_zmm_reg::__zmm_reg" title='__darwin_zmm_reg::__zmm_reg' data-ref="__darwin_zmm_reg::__zmm_reg">__zmm_reg</dfn>[<var>64</var>];</td></tr>
<tr><th id="248">248</th><td>};</td></tr>
<tr><th id="249">249</th><td><u>#<span data-ppcond="243">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="250">250</th><td><u>#define _STRUCT_ZMM_REG		struct zmm_reg</u></td></tr>
<tr><th id="251">251</th><td>_STRUCT_ZMM_REG</td></tr>
<tr><th id="252">252</th><td>{</td></tr>
<tr><th id="253">253</th><td>	<em>char</em>		zmm_reg[<var>64</var>];</td></tr>
<tr><th id="254">254</th><td>};</td></tr>
<tr><th id="255">255</th><td><u>#<span data-ppcond="243">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><u>#<span data-ppcond="257">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/_STRUCT_OPMASK_REG" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</dfn>	struct <dfn class="type def" id="__darwin_opmask_reg" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg"><a class="type" href="#259" title='__darwin_opmask_reg' data-ref="__darwin_opmask_reg">__darwin_opmask_reg</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></dfn></u></td></tr>
<tr><th id="259">259</th><td><a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a></td></tr>
<tr><th id="260">260</th><td>{</td></tr>
<tr><th id="261">261</th><td>	<em>char</em>		<dfn class="decl" id="__darwin_opmask_reg::__opmask_reg" title='__darwin_opmask_reg::__opmask_reg' data-ref="__darwin_opmask_reg::__opmask_reg">__opmask_reg</dfn>[<var>8</var>];</td></tr>
<tr><th id="262">262</th><td>};</td></tr>
<tr><th id="263">263</th><td><u>#<span data-ppcond="257">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="264">264</th><td><u>#define _STRUCT_OPMASK_REG	struct opmask_reg</u></td></tr>
<tr><th id="265">265</th><td>_STRUCT_OPMASK_REG</td></tr>
<tr><th id="266">266</th><td>{</td></tr>
<tr><th id="267">267</th><td>	<em>char</em>		opmask_reg[<var>8</var>];</td></tr>
<tr><th id="268">268</th><td>};</td></tr>
<tr><th id="269">269</th><td><u>#<span data-ppcond="257">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i>/* </i></td></tr>
<tr><th id="272">272</th><td><i> * Floating point state.</i></td></tr>
<tr><th id="273">273</th><td><i> */</i></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><u>#<span data-ppcond="275">if</span> !defined(<span class="macro" data-ref="_M/_POSIX_C_SOURCE">_POSIX_C_SOURCE</span>) || defined(<span class="macro" data-ref="_M/_DARWIN_C_SOURCE">_DARWIN_C_SOURCE</span>)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/FP_STATE_BYTES" data-ref="_M/FP_STATE_BYTES">FP_STATE_BYTES</dfn>		512	/* number of chars worth of data from fpu_fcw */</u></td></tr>
<tr><th id="277">277</th><td><u>#<span data-ppcond="275">endif</span> /* !_POSIX_C_SOURCE || _DARWIN_C_SOURCE */</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><u>#<span data-ppcond="279">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/_STRUCT_X86_FLOAT_STATE32" data-ref="_M/_STRUCT_X86_FLOAT_STATE32">_STRUCT_X86_FLOAT_STATE32</dfn>	struct <dfn class="type def" id="__darwin_i386_float_state" title='__darwin_i386_float_state' data-ref="__darwin_i386_float_state">__darwin_i386_float_state</dfn></u></td></tr>
<tr><th id="281">281</th><td><a class="macro" href="#280" title="struct __darwin_i386_float_state" data-ref="_M/_STRUCT_X86_FLOAT_STATE32">_STRUCT_X86_FLOAT_STATE32</a></td></tr>
<tr><th id="282">282</th><td>{</td></tr>
<tr><th id="283">283</th><td>	<em>int</em> 			<dfn class="decl" id="__darwin_i386_float_state::__fpu_reserved" title='__darwin_i386_float_state::__fpu_reserved' data-ref="__darwin_i386_float_state::__fpu_reserved">__fpu_reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="284">284</th><td>	<a class="macro" href="#91" title="struct __darwin_fp_control" data-ref="_M/_STRUCT_FP_CONTROL">_STRUCT_FP_CONTROL</a>	<dfn class="decl" id="__darwin_i386_float_state::__fpu_fcw" title='__darwin_i386_float_state::__fpu_fcw' data-ref="__darwin_i386_float_state::__fpu_fcw">__fpu_fcw</dfn>;		<i>/* x87 FPU control word */</i></td></tr>
<tr><th id="285">285</th><td>	<a class="macro" href="#149" title="struct __darwin_fp_status" data-ref="_M/_STRUCT_FP_STATUS">_STRUCT_FP_STATUS</a>	<dfn class="decl" id="__darwin_i386_float_state::__fpu_fsw" title='__darwin_i386_float_state::__fpu_fsw' data-ref="__darwin_i386_float_state::__fpu_fsw">__fpu_fsw</dfn>;		<i>/* x87 FPU status word */</i></td></tr>
<tr><th id="286">286</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint8_t" title='__uint8_t' data-type='unsigned char' data-ref="__uint8_t">__uint8_t</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_ftw" title='__darwin_i386_float_state::__fpu_ftw' data-ref="__darwin_i386_float_state::__fpu_ftw">__fpu_ftw</dfn>;		<i>/* x87 FPU tag word */</i></td></tr>
<tr><th id="287">287</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint8_t" title='__uint8_t' data-type='unsigned char' data-ref="__uint8_t">__uint8_t</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_rsrv1" title='__darwin_i386_float_state::__fpu_rsrv1' data-ref="__darwin_i386_float_state::__fpu_rsrv1">__fpu_rsrv1</dfn>;		<i>/* reserved */</i> </td></tr>
<tr><th id="288">288</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_fop" title='__darwin_i386_float_state::__fpu_fop' data-ref="__darwin_i386_float_state::__fpu_fop">__fpu_fop</dfn>;		<i>/* x87 FPU Opcode */</i></td></tr>
<tr><th id="289">289</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_ip" title='__darwin_i386_float_state::__fpu_ip' data-ref="__darwin_i386_float_state::__fpu_ip">__fpu_ip</dfn>;		<i>/* x87 FPU Instruction Pointer offset */</i></td></tr>
<tr><th id="290">290</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_cs" title='__darwin_i386_float_state::__fpu_cs' data-ref="__darwin_i386_float_state::__fpu_cs">__fpu_cs</dfn>;		<i>/* x87 FPU Instruction Pointer Selector */</i></td></tr>
<tr><th id="291">291</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_rsrv2" title='__darwin_i386_float_state::__fpu_rsrv2' data-ref="__darwin_i386_float_state::__fpu_rsrv2">__fpu_rsrv2</dfn>;		<i>/* reserved */</i></td></tr>
<tr><th id="292">292</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_dp" title='__darwin_i386_float_state::__fpu_dp' data-ref="__darwin_i386_float_state::__fpu_dp">__fpu_dp</dfn>;		<i>/* x87 FPU Instruction Operand(Data) Pointer offset */</i></td></tr>
<tr><th id="293">293</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_ds" title='__darwin_i386_float_state::__fpu_ds' data-ref="__darwin_i386_float_state::__fpu_ds">__fpu_ds</dfn>;		<i>/* x87 FPU Instruction Operand(Data) Pointer Selector */</i></td></tr>
<tr><th id="294">294</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_rsrv3" title='__darwin_i386_float_state::__fpu_rsrv3' data-ref="__darwin_i386_float_state::__fpu_rsrv3">__fpu_rsrv3</dfn>;		<i>/* reserved */</i></td></tr>
<tr><th id="295">295</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_mxcsr" title='__darwin_i386_float_state::__fpu_mxcsr' data-ref="__darwin_i386_float_state::__fpu_mxcsr">__fpu_mxcsr</dfn>;		<i>/* MXCSR Register state */</i></td></tr>
<tr><th id="296">296</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_mxcsrmask" title='__darwin_i386_float_state::__fpu_mxcsrmask' data-ref="__darwin_i386_float_state::__fpu_mxcsrmask">__fpu_mxcsrmask</dfn>;	<i>/* MXCSR mask */</i></td></tr>
<tr><th id="297">297</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_float_state::__fpu_stmm0" title='__darwin_i386_float_state::__fpu_stmm0' data-ref="__darwin_i386_float_state::__fpu_stmm0">__fpu_stmm0</dfn>;		<i>/* ST0/MM0   */</i></td></tr>
<tr><th id="298">298</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_float_state::__fpu_stmm1" title='__darwin_i386_float_state::__fpu_stmm1' data-ref="__darwin_i386_float_state::__fpu_stmm1">__fpu_stmm1</dfn>;		<i>/* ST1/MM1  */</i></td></tr>
<tr><th id="299">299</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_float_state::__fpu_stmm2" title='__darwin_i386_float_state::__fpu_stmm2' data-ref="__darwin_i386_float_state::__fpu_stmm2">__fpu_stmm2</dfn>;		<i>/* ST2/MM2  */</i></td></tr>
<tr><th id="300">300</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_float_state::__fpu_stmm3" title='__darwin_i386_float_state::__fpu_stmm3' data-ref="__darwin_i386_float_state::__fpu_stmm3">__fpu_stmm3</dfn>;		<i>/* ST3/MM3  */</i></td></tr>
<tr><th id="301">301</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_float_state::__fpu_stmm4" title='__darwin_i386_float_state::__fpu_stmm4' data-ref="__darwin_i386_float_state::__fpu_stmm4">__fpu_stmm4</dfn>;		<i>/* ST4/MM4  */</i></td></tr>
<tr><th id="302">302</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_float_state::__fpu_stmm5" title='__darwin_i386_float_state::__fpu_stmm5' data-ref="__darwin_i386_float_state::__fpu_stmm5">__fpu_stmm5</dfn>;		<i>/* ST5/MM5  */</i></td></tr>
<tr><th id="303">303</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_float_state::__fpu_stmm6" title='__darwin_i386_float_state::__fpu_stmm6' data-ref="__darwin_i386_float_state::__fpu_stmm6">__fpu_stmm6</dfn>;		<i>/* ST6/MM6  */</i></td></tr>
<tr><th id="304">304</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_float_state::__fpu_stmm7" title='__darwin_i386_float_state::__fpu_stmm7' data-ref="__darwin_i386_float_state::__fpu_stmm7">__fpu_stmm7</dfn>;		<i>/* ST7/MM7  */</i></td></tr>
<tr><th id="305">305</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_xmm0" title='__darwin_i386_float_state::__fpu_xmm0' data-ref="__darwin_i386_float_state::__fpu_xmm0">__fpu_xmm0</dfn>;		<i>/* XMM 0  */</i></td></tr>
<tr><th id="306">306</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_xmm1" title='__darwin_i386_float_state::__fpu_xmm1' data-ref="__darwin_i386_float_state::__fpu_xmm1">__fpu_xmm1</dfn>;		<i>/* XMM 1  */</i></td></tr>
<tr><th id="307">307</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_xmm2" title='__darwin_i386_float_state::__fpu_xmm2' data-ref="__darwin_i386_float_state::__fpu_xmm2">__fpu_xmm2</dfn>;		<i>/* XMM 2  */</i></td></tr>
<tr><th id="308">308</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_xmm3" title='__darwin_i386_float_state::__fpu_xmm3' data-ref="__darwin_i386_float_state::__fpu_xmm3">__fpu_xmm3</dfn>;		<i>/* XMM 3  */</i></td></tr>
<tr><th id="309">309</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_xmm4" title='__darwin_i386_float_state::__fpu_xmm4' data-ref="__darwin_i386_float_state::__fpu_xmm4">__fpu_xmm4</dfn>;		<i>/* XMM 4  */</i></td></tr>
<tr><th id="310">310</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_xmm5" title='__darwin_i386_float_state::__fpu_xmm5' data-ref="__darwin_i386_float_state::__fpu_xmm5">__fpu_xmm5</dfn>;		<i>/* XMM 5  */</i></td></tr>
<tr><th id="311">311</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_xmm6" title='__darwin_i386_float_state::__fpu_xmm6' data-ref="__darwin_i386_float_state::__fpu_xmm6">__fpu_xmm6</dfn>;		<i>/* XMM 6  */</i></td></tr>
<tr><th id="312">312</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_float_state::__fpu_xmm7" title='__darwin_i386_float_state::__fpu_xmm7' data-ref="__darwin_i386_float_state::__fpu_xmm7">__fpu_xmm7</dfn>;		<i>/* XMM 7  */</i></td></tr>
<tr><th id="313">313</th><td>	<em>char</em>			<dfn class="decl" id="__darwin_i386_float_state::__fpu_rsrv4" title='__darwin_i386_float_state::__fpu_rsrv4' data-ref="__darwin_i386_float_state::__fpu_rsrv4">__fpu_rsrv4</dfn>[<var>14</var>*<var>16</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="314">314</th><td>	<em>int</em> 			<dfn class="decl" id="__darwin_i386_float_state::__fpu_reserved1" title='__darwin_i386_float_state::__fpu_reserved1' data-ref="__darwin_i386_float_state::__fpu_reserved1">__fpu_reserved1</dfn>;</td></tr>
<tr><th id="315">315</th><td>};</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/_STRUCT_X86_AVX_STATE32" data-ref="_M/_STRUCT_X86_AVX_STATE32">_STRUCT_X86_AVX_STATE32</dfn>	struct <dfn class="type def" id="__darwin_i386_avx_state" title='__darwin_i386_avx_state' data-ref="__darwin_i386_avx_state">__darwin_i386_avx_state</dfn></u></td></tr>
<tr><th id="318">318</th><td><a class="macro" href="#317" title="struct __darwin_i386_avx_state" data-ref="_M/_STRUCT_X86_AVX_STATE32">_STRUCT_X86_AVX_STATE32</a></td></tr>
<tr><th id="319">319</th><td>{</td></tr>
<tr><th id="320">320</th><td>	<em>int</em> 			<dfn class="decl" id="__darwin_i386_avx_state::__fpu_reserved" title='__darwin_i386_avx_state::__fpu_reserved' data-ref="__darwin_i386_avx_state::__fpu_reserved">__fpu_reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="321">321</th><td>	<a class="macro" href="#91" title="struct __darwin_fp_control" data-ref="_M/_STRUCT_FP_CONTROL">_STRUCT_FP_CONTROL</a>	<dfn class="decl" id="__darwin_i386_avx_state::__fpu_fcw" title='__darwin_i386_avx_state::__fpu_fcw' data-ref="__darwin_i386_avx_state::__fpu_fcw">__fpu_fcw</dfn>;		<i>/* x87 FPU control word */</i></td></tr>
<tr><th id="322">322</th><td>	<a class="macro" href="#149" title="struct __darwin_fp_status" data-ref="_M/_STRUCT_FP_STATUS">_STRUCT_FP_STATUS</a>	<dfn class="decl" id="__darwin_i386_avx_state::__fpu_fsw" title='__darwin_i386_avx_state::__fpu_fsw' data-ref="__darwin_i386_avx_state::__fpu_fsw">__fpu_fsw</dfn>;		<i>/* x87 FPU status word */</i></td></tr>
<tr><th id="323">323</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint8_t" title='__uint8_t' data-type='unsigned char' data-ref="__uint8_t">__uint8_t</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_ftw" title='__darwin_i386_avx_state::__fpu_ftw' data-ref="__darwin_i386_avx_state::__fpu_ftw">__fpu_ftw</dfn>;		<i>/* x87 FPU tag word */</i></td></tr>
<tr><th id="324">324</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint8_t" title='__uint8_t' data-type='unsigned char' data-ref="__uint8_t">__uint8_t</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_rsrv1" title='__darwin_i386_avx_state::__fpu_rsrv1' data-ref="__darwin_i386_avx_state::__fpu_rsrv1">__fpu_rsrv1</dfn>;		<i>/* reserved */</i> </td></tr>
<tr><th id="325">325</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_fop" title='__darwin_i386_avx_state::__fpu_fop' data-ref="__darwin_i386_avx_state::__fpu_fop">__fpu_fop</dfn>;		<i>/* x87 FPU Opcode */</i></td></tr>
<tr><th id="326">326</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_ip" title='__darwin_i386_avx_state::__fpu_ip' data-ref="__darwin_i386_avx_state::__fpu_ip">__fpu_ip</dfn>;		<i>/* x87 FPU Instruction Pointer offset */</i></td></tr>
<tr><th id="327">327</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_cs" title='__darwin_i386_avx_state::__fpu_cs' data-ref="__darwin_i386_avx_state::__fpu_cs">__fpu_cs</dfn>;		<i>/* x87 FPU Instruction Pointer Selector */</i></td></tr>
<tr><th id="328">328</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_rsrv2" title='__darwin_i386_avx_state::__fpu_rsrv2' data-ref="__darwin_i386_avx_state::__fpu_rsrv2">__fpu_rsrv2</dfn>;		<i>/* reserved */</i></td></tr>
<tr><th id="329">329</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_dp" title='__darwin_i386_avx_state::__fpu_dp' data-ref="__darwin_i386_avx_state::__fpu_dp">__fpu_dp</dfn>;		<i>/* x87 FPU Instruction Operand(Data) Pointer offset */</i></td></tr>
<tr><th id="330">330</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_ds" title='__darwin_i386_avx_state::__fpu_ds' data-ref="__darwin_i386_avx_state::__fpu_ds">__fpu_ds</dfn>;		<i>/* x87 FPU Instruction Operand(Data) Pointer Selector */</i></td></tr>
<tr><th id="331">331</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_rsrv3" title='__darwin_i386_avx_state::__fpu_rsrv3' data-ref="__darwin_i386_avx_state::__fpu_rsrv3">__fpu_rsrv3</dfn>;		<i>/* reserved */</i></td></tr>
<tr><th id="332">332</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_mxcsr" title='__darwin_i386_avx_state::__fpu_mxcsr' data-ref="__darwin_i386_avx_state::__fpu_mxcsr">__fpu_mxcsr</dfn>;		<i>/* MXCSR Register state */</i></td></tr>
<tr><th id="333">333</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_mxcsrmask" title='__darwin_i386_avx_state::__fpu_mxcsrmask' data-ref="__darwin_i386_avx_state::__fpu_mxcsrmask">__fpu_mxcsrmask</dfn>;	<i>/* MXCSR mask */</i></td></tr>
<tr><th id="334">334</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx_state::__fpu_stmm0" title='__darwin_i386_avx_state::__fpu_stmm0' data-ref="__darwin_i386_avx_state::__fpu_stmm0">__fpu_stmm0</dfn>;		<i>/* ST0/MM0   */</i></td></tr>
<tr><th id="335">335</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx_state::__fpu_stmm1" title='__darwin_i386_avx_state::__fpu_stmm1' data-ref="__darwin_i386_avx_state::__fpu_stmm1">__fpu_stmm1</dfn>;		<i>/* ST1/MM1  */</i></td></tr>
<tr><th id="336">336</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx_state::__fpu_stmm2" title='__darwin_i386_avx_state::__fpu_stmm2' data-ref="__darwin_i386_avx_state::__fpu_stmm2">__fpu_stmm2</dfn>;		<i>/* ST2/MM2  */</i></td></tr>
<tr><th id="337">337</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx_state::__fpu_stmm3" title='__darwin_i386_avx_state::__fpu_stmm3' data-ref="__darwin_i386_avx_state::__fpu_stmm3">__fpu_stmm3</dfn>;		<i>/* ST3/MM3  */</i></td></tr>
<tr><th id="338">338</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx_state::__fpu_stmm4" title='__darwin_i386_avx_state::__fpu_stmm4' data-ref="__darwin_i386_avx_state::__fpu_stmm4">__fpu_stmm4</dfn>;		<i>/* ST4/MM4  */</i></td></tr>
<tr><th id="339">339</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx_state::__fpu_stmm5" title='__darwin_i386_avx_state::__fpu_stmm5' data-ref="__darwin_i386_avx_state::__fpu_stmm5">__fpu_stmm5</dfn>;		<i>/* ST5/MM5  */</i></td></tr>
<tr><th id="340">340</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx_state::__fpu_stmm6" title='__darwin_i386_avx_state::__fpu_stmm6' data-ref="__darwin_i386_avx_state::__fpu_stmm6">__fpu_stmm6</dfn>;		<i>/* ST6/MM6  */</i></td></tr>
<tr><th id="341">341</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx_state::__fpu_stmm7" title='__darwin_i386_avx_state::__fpu_stmm7' data-ref="__darwin_i386_avx_state::__fpu_stmm7">__fpu_stmm7</dfn>;		<i>/* ST7/MM7  */</i></td></tr>
<tr><th id="342">342</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_xmm0" title='__darwin_i386_avx_state::__fpu_xmm0' data-ref="__darwin_i386_avx_state::__fpu_xmm0">__fpu_xmm0</dfn>;		<i>/* XMM 0  */</i></td></tr>
<tr><th id="343">343</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_xmm1" title='__darwin_i386_avx_state::__fpu_xmm1' data-ref="__darwin_i386_avx_state::__fpu_xmm1">__fpu_xmm1</dfn>;		<i>/* XMM 1  */</i></td></tr>
<tr><th id="344">344</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_xmm2" title='__darwin_i386_avx_state::__fpu_xmm2' data-ref="__darwin_i386_avx_state::__fpu_xmm2">__fpu_xmm2</dfn>;		<i>/* XMM 2  */</i></td></tr>
<tr><th id="345">345</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_xmm3" title='__darwin_i386_avx_state::__fpu_xmm3' data-ref="__darwin_i386_avx_state::__fpu_xmm3">__fpu_xmm3</dfn>;		<i>/* XMM 3  */</i></td></tr>
<tr><th id="346">346</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_xmm4" title='__darwin_i386_avx_state::__fpu_xmm4' data-ref="__darwin_i386_avx_state::__fpu_xmm4">__fpu_xmm4</dfn>;		<i>/* XMM 4  */</i></td></tr>
<tr><th id="347">347</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_xmm5" title='__darwin_i386_avx_state::__fpu_xmm5' data-ref="__darwin_i386_avx_state::__fpu_xmm5">__fpu_xmm5</dfn>;		<i>/* XMM 5  */</i></td></tr>
<tr><th id="348">348</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_xmm6" title='__darwin_i386_avx_state::__fpu_xmm6' data-ref="__darwin_i386_avx_state::__fpu_xmm6">__fpu_xmm6</dfn>;		<i>/* XMM 6  */</i></td></tr>
<tr><th id="349">349</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_xmm7" title='__darwin_i386_avx_state::__fpu_xmm7' data-ref="__darwin_i386_avx_state::__fpu_xmm7">__fpu_xmm7</dfn>;		<i>/* XMM 7  */</i></td></tr>
<tr><th id="350">350</th><td>	<em>char</em>			<dfn class="decl" id="__darwin_i386_avx_state::__fpu_rsrv4" title='__darwin_i386_avx_state::__fpu_rsrv4' data-ref="__darwin_i386_avx_state::__fpu_rsrv4">__fpu_rsrv4</dfn>[<var>14</var>*<var>16</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="351">351</th><td>	<em>int</em> 			<dfn class="decl" id="__darwin_i386_avx_state::__fpu_reserved1" title='__darwin_i386_avx_state::__fpu_reserved1' data-ref="__darwin_i386_avx_state::__fpu_reserved1">__fpu_reserved1</dfn>;</td></tr>
<tr><th id="352">352</th><td>	<em>char</em>			<dfn class="decl" id="__darwin_i386_avx_state::__avx_reserved1" title='__darwin_i386_avx_state::__avx_reserved1' data-ref="__darwin_i386_avx_state::__avx_reserved1">__avx_reserved1</dfn>[<var>64</var>];</td></tr>
<tr><th id="353">353</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_ymmh0" title='__darwin_i386_avx_state::__fpu_ymmh0' data-ref="__darwin_i386_avx_state::__fpu_ymmh0">__fpu_ymmh0</dfn>;		<i>/* YMMH 0  */</i></td></tr>
<tr><th id="354">354</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_ymmh1" title='__darwin_i386_avx_state::__fpu_ymmh1' data-ref="__darwin_i386_avx_state::__fpu_ymmh1">__fpu_ymmh1</dfn>;		<i>/* YMMH 1  */</i></td></tr>
<tr><th id="355">355</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_ymmh2" title='__darwin_i386_avx_state::__fpu_ymmh2' data-ref="__darwin_i386_avx_state::__fpu_ymmh2">__fpu_ymmh2</dfn>;		<i>/* YMMH 2  */</i></td></tr>
<tr><th id="356">356</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_ymmh3" title='__darwin_i386_avx_state::__fpu_ymmh3' data-ref="__darwin_i386_avx_state::__fpu_ymmh3">__fpu_ymmh3</dfn>;		<i>/* YMMH 3  */</i></td></tr>
<tr><th id="357">357</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_ymmh4" title='__darwin_i386_avx_state::__fpu_ymmh4' data-ref="__darwin_i386_avx_state::__fpu_ymmh4">__fpu_ymmh4</dfn>;		<i>/* YMMH 4  */</i></td></tr>
<tr><th id="358">358</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_ymmh5" title='__darwin_i386_avx_state::__fpu_ymmh5' data-ref="__darwin_i386_avx_state::__fpu_ymmh5">__fpu_ymmh5</dfn>;		<i>/* YMMH 5  */</i></td></tr>
<tr><th id="359">359</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_ymmh6" title='__darwin_i386_avx_state::__fpu_ymmh6' data-ref="__darwin_i386_avx_state::__fpu_ymmh6">__fpu_ymmh6</dfn>;		<i>/* YMMH 6  */</i></td></tr>
<tr><th id="360">360</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx_state::__fpu_ymmh7" title='__darwin_i386_avx_state::__fpu_ymmh7' data-ref="__darwin_i386_avx_state::__fpu_ymmh7">__fpu_ymmh7</dfn>;		<i>/* YMMH 7  */</i></td></tr>
<tr><th id="361">361</th><td>};</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/_STRUCT_X86_AVX512_STATE32" data-ref="_M/_STRUCT_X86_AVX512_STATE32">_STRUCT_X86_AVX512_STATE32</dfn>	struct <dfn class="type def" id="__darwin_i386_avx512_state" title='__darwin_i386_avx512_state' data-ref="__darwin_i386_avx512_state">__darwin_i386_avx512_state</dfn></u></td></tr>
<tr><th id="364">364</th><td><a class="macro" href="#363" title="struct __darwin_i386_avx512_state" data-ref="_M/_STRUCT_X86_AVX512_STATE32">_STRUCT_X86_AVX512_STATE32</a></td></tr>
<tr><th id="365">365</th><td>{</td></tr>
<tr><th id="366">366</th><td>	<em>int</em> 			<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_reserved" title='__darwin_i386_avx512_state::__fpu_reserved' data-ref="__darwin_i386_avx512_state::__fpu_reserved">__fpu_reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="367">367</th><td>	<a class="macro" href="#91" title="struct __darwin_fp_control" data-ref="_M/_STRUCT_FP_CONTROL">_STRUCT_FP_CONTROL</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_fcw" title='__darwin_i386_avx512_state::__fpu_fcw' data-ref="__darwin_i386_avx512_state::__fpu_fcw">__fpu_fcw</dfn>;		<i>/* x87 FPU control word */</i></td></tr>
<tr><th id="368">368</th><td>	<a class="macro" href="#149" title="struct __darwin_fp_status" data-ref="_M/_STRUCT_FP_STATUS">_STRUCT_FP_STATUS</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_fsw" title='__darwin_i386_avx512_state::__fpu_fsw' data-ref="__darwin_i386_avx512_state::__fpu_fsw">__fpu_fsw</dfn>;		<i>/* x87 FPU status word */</i></td></tr>
<tr><th id="369">369</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint8_t" title='__uint8_t' data-type='unsigned char' data-ref="__uint8_t">__uint8_t</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_ftw" title='__darwin_i386_avx512_state::__fpu_ftw' data-ref="__darwin_i386_avx512_state::__fpu_ftw">__fpu_ftw</dfn>;		<i>/* x87 FPU tag word */</i></td></tr>
<tr><th id="370">370</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint8_t" title='__uint8_t' data-type='unsigned char' data-ref="__uint8_t">__uint8_t</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_rsrv1" title='__darwin_i386_avx512_state::__fpu_rsrv1' data-ref="__darwin_i386_avx512_state::__fpu_rsrv1">__fpu_rsrv1</dfn>;		<i>/* reserved */</i> </td></tr>
<tr><th id="371">371</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_fop" title='__darwin_i386_avx512_state::__fpu_fop' data-ref="__darwin_i386_avx512_state::__fpu_fop">__fpu_fop</dfn>;		<i>/* x87 FPU Opcode */</i></td></tr>
<tr><th id="372">372</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_ip" title='__darwin_i386_avx512_state::__fpu_ip' data-ref="__darwin_i386_avx512_state::__fpu_ip">__fpu_ip</dfn>;		<i>/* x87 FPU Instruction Pointer offset */</i></td></tr>
<tr><th id="373">373</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_cs" title='__darwin_i386_avx512_state::__fpu_cs' data-ref="__darwin_i386_avx512_state::__fpu_cs">__fpu_cs</dfn>;		<i>/* x87 FPU Instruction Pointer Selector */</i></td></tr>
<tr><th id="374">374</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_rsrv2" title='__darwin_i386_avx512_state::__fpu_rsrv2' data-ref="__darwin_i386_avx512_state::__fpu_rsrv2">__fpu_rsrv2</dfn>;		<i>/* reserved */</i></td></tr>
<tr><th id="375">375</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_dp" title='__darwin_i386_avx512_state::__fpu_dp' data-ref="__darwin_i386_avx512_state::__fpu_dp">__fpu_dp</dfn>;		<i>/* x87 FPU Instruction Operand(Data) Pointer offset */</i></td></tr>
<tr><th id="376">376</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_ds" title='__darwin_i386_avx512_state::__fpu_ds' data-ref="__darwin_i386_avx512_state::__fpu_ds">__fpu_ds</dfn>;		<i>/* x87 FPU Instruction Operand(Data) Pointer Selector */</i></td></tr>
<tr><th id="377">377</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_rsrv3" title='__darwin_i386_avx512_state::__fpu_rsrv3' data-ref="__darwin_i386_avx512_state::__fpu_rsrv3">__fpu_rsrv3</dfn>;		<i>/* reserved */</i></td></tr>
<tr><th id="378">378</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_mxcsr" title='__darwin_i386_avx512_state::__fpu_mxcsr' data-ref="__darwin_i386_avx512_state::__fpu_mxcsr">__fpu_mxcsr</dfn>;		<i>/* MXCSR Register state */</i></td></tr>
<tr><th id="379">379</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_mxcsrmask" title='__darwin_i386_avx512_state::__fpu_mxcsrmask' data-ref="__darwin_i386_avx512_state::__fpu_mxcsrmask">__fpu_mxcsrmask</dfn>;	<i>/* MXCSR mask */</i></td></tr>
<tr><th id="380">380</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_stmm0" title='__darwin_i386_avx512_state::__fpu_stmm0' data-ref="__darwin_i386_avx512_state::__fpu_stmm0">__fpu_stmm0</dfn>;		<i>/* ST0/MM0   */</i></td></tr>
<tr><th id="381">381</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_stmm1" title='__darwin_i386_avx512_state::__fpu_stmm1' data-ref="__darwin_i386_avx512_state::__fpu_stmm1">__fpu_stmm1</dfn>;		<i>/* ST1/MM1  */</i></td></tr>
<tr><th id="382">382</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_stmm2" title='__darwin_i386_avx512_state::__fpu_stmm2' data-ref="__darwin_i386_avx512_state::__fpu_stmm2">__fpu_stmm2</dfn>;		<i>/* ST2/MM2  */</i></td></tr>
<tr><th id="383">383</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_stmm3" title='__darwin_i386_avx512_state::__fpu_stmm3' data-ref="__darwin_i386_avx512_state::__fpu_stmm3">__fpu_stmm3</dfn>;		<i>/* ST3/MM3  */</i></td></tr>
<tr><th id="384">384</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_stmm4" title='__darwin_i386_avx512_state::__fpu_stmm4' data-ref="__darwin_i386_avx512_state::__fpu_stmm4">__fpu_stmm4</dfn>;		<i>/* ST4/MM4  */</i></td></tr>
<tr><th id="385">385</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_stmm5" title='__darwin_i386_avx512_state::__fpu_stmm5' data-ref="__darwin_i386_avx512_state::__fpu_stmm5">__fpu_stmm5</dfn>;		<i>/* ST5/MM5  */</i></td></tr>
<tr><th id="386">386</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_stmm6" title='__darwin_i386_avx512_state::__fpu_stmm6' data-ref="__darwin_i386_avx512_state::__fpu_stmm6">__fpu_stmm6</dfn>;		<i>/* ST6/MM6  */</i></td></tr>
<tr><th id="387">387</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_stmm7" title='__darwin_i386_avx512_state::__fpu_stmm7' data-ref="__darwin_i386_avx512_state::__fpu_stmm7">__fpu_stmm7</dfn>;		<i>/* ST7/MM7  */</i></td></tr>
<tr><th id="388">388</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_xmm0" title='__darwin_i386_avx512_state::__fpu_xmm0' data-ref="__darwin_i386_avx512_state::__fpu_xmm0">__fpu_xmm0</dfn>;		<i>/* XMM 0  */</i></td></tr>
<tr><th id="389">389</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_xmm1" title='__darwin_i386_avx512_state::__fpu_xmm1' data-ref="__darwin_i386_avx512_state::__fpu_xmm1">__fpu_xmm1</dfn>;		<i>/* XMM 1  */</i></td></tr>
<tr><th id="390">390</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_xmm2" title='__darwin_i386_avx512_state::__fpu_xmm2' data-ref="__darwin_i386_avx512_state::__fpu_xmm2">__fpu_xmm2</dfn>;		<i>/* XMM 2  */</i></td></tr>
<tr><th id="391">391</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_xmm3" title='__darwin_i386_avx512_state::__fpu_xmm3' data-ref="__darwin_i386_avx512_state::__fpu_xmm3">__fpu_xmm3</dfn>;		<i>/* XMM 3  */</i></td></tr>
<tr><th id="392">392</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_xmm4" title='__darwin_i386_avx512_state::__fpu_xmm4' data-ref="__darwin_i386_avx512_state::__fpu_xmm4">__fpu_xmm4</dfn>;		<i>/* XMM 4  */</i></td></tr>
<tr><th id="393">393</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_xmm5" title='__darwin_i386_avx512_state::__fpu_xmm5' data-ref="__darwin_i386_avx512_state::__fpu_xmm5">__fpu_xmm5</dfn>;		<i>/* XMM 5  */</i></td></tr>
<tr><th id="394">394</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_xmm6" title='__darwin_i386_avx512_state::__fpu_xmm6' data-ref="__darwin_i386_avx512_state::__fpu_xmm6">__fpu_xmm6</dfn>;		<i>/* XMM 6  */</i></td></tr>
<tr><th id="395">395</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_xmm7" title='__darwin_i386_avx512_state::__fpu_xmm7' data-ref="__darwin_i386_avx512_state::__fpu_xmm7">__fpu_xmm7</dfn>;		<i>/* XMM 7  */</i></td></tr>
<tr><th id="396">396</th><td>	<em>char</em>			<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_rsrv4" title='__darwin_i386_avx512_state::__fpu_rsrv4' data-ref="__darwin_i386_avx512_state::__fpu_rsrv4">__fpu_rsrv4</dfn>[<var>14</var>*<var>16</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="397">397</th><td>	<em>int</em> 			<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_reserved1" title='__darwin_i386_avx512_state::__fpu_reserved1' data-ref="__darwin_i386_avx512_state::__fpu_reserved1">__fpu_reserved1</dfn>;</td></tr>
<tr><th id="398">398</th><td>	<em>char</em>			<dfn class="decl" id="__darwin_i386_avx512_state::__avx_reserved1" title='__darwin_i386_avx512_state::__avx_reserved1' data-ref="__darwin_i386_avx512_state::__avx_reserved1">__avx_reserved1</dfn>[<var>64</var>];</td></tr>
<tr><th id="399">399</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_ymmh0" title='__darwin_i386_avx512_state::__fpu_ymmh0' data-ref="__darwin_i386_avx512_state::__fpu_ymmh0">__fpu_ymmh0</dfn>;		<i>/* YMMH 0  */</i></td></tr>
<tr><th id="400">400</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_ymmh1" title='__darwin_i386_avx512_state::__fpu_ymmh1' data-ref="__darwin_i386_avx512_state::__fpu_ymmh1">__fpu_ymmh1</dfn>;		<i>/* YMMH 1  */</i></td></tr>
<tr><th id="401">401</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_ymmh2" title='__darwin_i386_avx512_state::__fpu_ymmh2' data-ref="__darwin_i386_avx512_state::__fpu_ymmh2">__fpu_ymmh2</dfn>;		<i>/* YMMH 2  */</i></td></tr>
<tr><th id="402">402</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_ymmh3" title='__darwin_i386_avx512_state::__fpu_ymmh3' data-ref="__darwin_i386_avx512_state::__fpu_ymmh3">__fpu_ymmh3</dfn>;		<i>/* YMMH 3  */</i></td></tr>
<tr><th id="403">403</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_ymmh4" title='__darwin_i386_avx512_state::__fpu_ymmh4' data-ref="__darwin_i386_avx512_state::__fpu_ymmh4">__fpu_ymmh4</dfn>;		<i>/* YMMH 4  */</i></td></tr>
<tr><th id="404">404</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_ymmh5" title='__darwin_i386_avx512_state::__fpu_ymmh5' data-ref="__darwin_i386_avx512_state::__fpu_ymmh5">__fpu_ymmh5</dfn>;		<i>/* YMMH 5  */</i></td></tr>
<tr><th id="405">405</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_ymmh6" title='__darwin_i386_avx512_state::__fpu_ymmh6' data-ref="__darwin_i386_avx512_state::__fpu_ymmh6">__fpu_ymmh6</dfn>;		<i>/* YMMH 6  */</i></td></tr>
<tr><th id="406">406</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_ymmh7" title='__darwin_i386_avx512_state::__fpu_ymmh7' data-ref="__darwin_i386_avx512_state::__fpu_ymmh7">__fpu_ymmh7</dfn>;		<i>/* YMMH 7  */</i></td></tr>
<tr><th id="407">407</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_k0" title='__darwin_i386_avx512_state::__fpu_k0' data-ref="__darwin_i386_avx512_state::__fpu_k0">__fpu_k0</dfn>;		<i>/* K0 */</i></td></tr>
<tr><th id="408">408</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_k1" title='__darwin_i386_avx512_state::__fpu_k1' data-ref="__darwin_i386_avx512_state::__fpu_k1">__fpu_k1</dfn>;		<i>/* K1 */</i></td></tr>
<tr><th id="409">409</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_k2" title='__darwin_i386_avx512_state::__fpu_k2' data-ref="__darwin_i386_avx512_state::__fpu_k2">__fpu_k2</dfn>;		<i>/* K2 */</i></td></tr>
<tr><th id="410">410</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_k3" title='__darwin_i386_avx512_state::__fpu_k3' data-ref="__darwin_i386_avx512_state::__fpu_k3">__fpu_k3</dfn>;		<i>/* K3 */</i></td></tr>
<tr><th id="411">411</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_k4" title='__darwin_i386_avx512_state::__fpu_k4' data-ref="__darwin_i386_avx512_state::__fpu_k4">__fpu_k4</dfn>;		<i>/* K4 */</i></td></tr>
<tr><th id="412">412</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_k5" title='__darwin_i386_avx512_state::__fpu_k5' data-ref="__darwin_i386_avx512_state::__fpu_k5">__fpu_k5</dfn>;		<i>/* K5 */</i></td></tr>
<tr><th id="413">413</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_k6" title='__darwin_i386_avx512_state::__fpu_k6' data-ref="__darwin_i386_avx512_state::__fpu_k6">__fpu_k6</dfn>;		<i>/* K6 */</i></td></tr>
<tr><th id="414">414</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_k7" title='__darwin_i386_avx512_state::__fpu_k7' data-ref="__darwin_i386_avx512_state::__fpu_k7">__fpu_k7</dfn>;		<i>/* K7 */</i></td></tr>
<tr><th id="415">415</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_zmmh0" title='__darwin_i386_avx512_state::__fpu_zmmh0' data-ref="__darwin_i386_avx512_state::__fpu_zmmh0">__fpu_zmmh0</dfn>;		<i>/* ZMMH 0  */</i></td></tr>
<tr><th id="416">416</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_zmmh1" title='__darwin_i386_avx512_state::__fpu_zmmh1' data-ref="__darwin_i386_avx512_state::__fpu_zmmh1">__fpu_zmmh1</dfn>;		<i>/* ZMMH 1  */</i></td></tr>
<tr><th id="417">417</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_zmmh2" title='__darwin_i386_avx512_state::__fpu_zmmh2' data-ref="__darwin_i386_avx512_state::__fpu_zmmh2">__fpu_zmmh2</dfn>;		<i>/* ZMMH 2  */</i></td></tr>
<tr><th id="418">418</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_zmmh3" title='__darwin_i386_avx512_state::__fpu_zmmh3' data-ref="__darwin_i386_avx512_state::__fpu_zmmh3">__fpu_zmmh3</dfn>;		<i>/* ZMMH 3  */</i></td></tr>
<tr><th id="419">419</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_zmmh4" title='__darwin_i386_avx512_state::__fpu_zmmh4' data-ref="__darwin_i386_avx512_state::__fpu_zmmh4">__fpu_zmmh4</dfn>;		<i>/* ZMMH 4  */</i></td></tr>
<tr><th id="420">420</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_zmmh5" title='__darwin_i386_avx512_state::__fpu_zmmh5' data-ref="__darwin_i386_avx512_state::__fpu_zmmh5">__fpu_zmmh5</dfn>;		<i>/* ZMMH 5  */</i></td></tr>
<tr><th id="421">421</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_zmmh6" title='__darwin_i386_avx512_state::__fpu_zmmh6' data-ref="__darwin_i386_avx512_state::__fpu_zmmh6">__fpu_zmmh6</dfn>;		<i>/* ZMMH 6  */</i></td></tr>
<tr><th id="422">422</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_i386_avx512_state::__fpu_zmmh7" title='__darwin_i386_avx512_state::__fpu_zmmh7' data-ref="__darwin_i386_avx512_state::__fpu_zmmh7">__fpu_zmmh7</dfn>;		<i>/* ZMMH 7  */</i></td></tr>
<tr><th id="423">423</th><td>};</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><u>#<span data-ppcond="279">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="426">426</th><td><u>#define	_STRUCT_X86_FLOAT_STATE32	struct i386_float_state</u></td></tr>
<tr><th id="427">427</th><td>_STRUCT_X86_FLOAT_STATE32</td></tr>
<tr><th id="428">428</th><td>{</td></tr>
<tr><th id="429">429</th><td>	<em>int</em> 			fpu_reserved[<var>2</var>];</td></tr>
<tr><th id="430">430</th><td>	_STRUCT_FP_CONTROL	fpu_fcw;		<i>/* x87 FPU control word */</i></td></tr>
<tr><th id="431">431</th><td>	_STRUCT_FP_STATUS	fpu_fsw;		<i>/* x87 FPU status word */</i></td></tr>
<tr><th id="432">432</th><td>	__uint8_t		fpu_ftw;		<i>/* x87 FPU tag word */</i></td></tr>
<tr><th id="433">433</th><td>	__uint8_t		fpu_rsrv1;		<i>/* reserved */</i> </td></tr>
<tr><th id="434">434</th><td>	__uint16_t		fpu_fop;		<i>/* x87 FPU Opcode */</i></td></tr>
<tr><th id="435">435</th><td>	__uint32_t		fpu_ip;			<i>/* x87 FPU Instruction Pointer offset */</i></td></tr>
<tr><th id="436">436</th><td>	__uint16_t		fpu_cs;			<i>/* x87 FPU Instruction Pointer Selector */</i></td></tr>
<tr><th id="437">437</th><td>	__uint16_t		fpu_rsrv2;		<i>/* reserved */</i></td></tr>
<tr><th id="438">438</th><td>	__uint32_t		fpu_dp;			<i>/* x87 FPU Instruction Operand(Data) Pointer offset */</i></td></tr>
<tr><th id="439">439</th><td>	__uint16_t		fpu_ds;			<i>/* x87 FPU Instruction Operand(Data) Pointer Selector */</i></td></tr>
<tr><th id="440">440</th><td>	__uint16_t		fpu_rsrv3;		<i>/* reserved */</i></td></tr>
<tr><th id="441">441</th><td>	__uint32_t		fpu_mxcsr;		<i>/* MXCSR Register state */</i></td></tr>
<tr><th id="442">442</th><td>	__uint32_t		fpu_mxcsrmask;		<i>/* MXCSR mask */</i></td></tr>
<tr><th id="443">443</th><td>	_STRUCT_MMST_REG	fpu_stmm0;		<i>/* ST0/MM0   */</i></td></tr>
<tr><th id="444">444</th><td>	_STRUCT_MMST_REG	fpu_stmm1;		<i>/* ST1/MM1  */</i></td></tr>
<tr><th id="445">445</th><td>	_STRUCT_MMST_REG	fpu_stmm2;		<i>/* ST2/MM2  */</i></td></tr>
<tr><th id="446">446</th><td>	_STRUCT_MMST_REG	fpu_stmm3;		<i>/* ST3/MM3  */</i></td></tr>
<tr><th id="447">447</th><td>	_STRUCT_MMST_REG	fpu_stmm4;		<i>/* ST4/MM4  */</i></td></tr>
<tr><th id="448">448</th><td>	_STRUCT_MMST_REG	fpu_stmm5;		<i>/* ST5/MM5  */</i></td></tr>
<tr><th id="449">449</th><td>	_STRUCT_MMST_REG	fpu_stmm6;		<i>/* ST6/MM6  */</i></td></tr>
<tr><th id="450">450</th><td>	_STRUCT_MMST_REG	fpu_stmm7;		<i>/* ST7/MM7  */</i></td></tr>
<tr><th id="451">451</th><td>	_STRUCT_XMM_REG		fpu_xmm0;		<i>/* XMM 0  */</i></td></tr>
<tr><th id="452">452</th><td>	_STRUCT_XMM_REG		fpu_xmm1;		<i>/* XMM 1  */</i></td></tr>
<tr><th id="453">453</th><td>	_STRUCT_XMM_REG		fpu_xmm2;		<i>/* XMM 2  */</i></td></tr>
<tr><th id="454">454</th><td>	_STRUCT_XMM_REG		fpu_xmm3;		<i>/* XMM 3  */</i></td></tr>
<tr><th id="455">455</th><td>	_STRUCT_XMM_REG		fpu_xmm4;		<i>/* XMM 4  */</i></td></tr>
<tr><th id="456">456</th><td>	_STRUCT_XMM_REG		fpu_xmm5;		<i>/* XMM 5  */</i></td></tr>
<tr><th id="457">457</th><td>	_STRUCT_XMM_REG		fpu_xmm6;		<i>/* XMM 6  */</i></td></tr>
<tr><th id="458">458</th><td>	_STRUCT_XMM_REG		fpu_xmm7;		<i>/* XMM 7  */</i></td></tr>
<tr><th id="459">459</th><td>	<em>char</em>			fpu_rsrv4[<var>14</var>*<var>16</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="460">460</th><td>	<em>int</em> 			fpu_reserved1;</td></tr>
<tr><th id="461">461</th><td>};</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#define	_STRUCT_X86_AVX_STATE32	struct i386_avx_state</u></td></tr>
<tr><th id="464">464</th><td>_STRUCT_X86_AVX_STATE32</td></tr>
<tr><th id="465">465</th><td>{</td></tr>
<tr><th id="466">466</th><td>	<em>int</em> 			fpu_reserved[<var>2</var>];</td></tr>
<tr><th id="467">467</th><td>	_STRUCT_FP_CONTROL	fpu_fcw;		<i>/* x87 FPU control word */</i></td></tr>
<tr><th id="468">468</th><td>	_STRUCT_FP_STATUS	fpu_fsw;		<i>/* x87 FPU status word */</i></td></tr>
<tr><th id="469">469</th><td>	__uint8_t		fpu_ftw;		<i>/* x87 FPU tag word */</i></td></tr>
<tr><th id="470">470</th><td>	__uint8_t		fpu_rsrv1;		<i>/* reserved */</i> </td></tr>
<tr><th id="471">471</th><td>	__uint16_t		fpu_fop;		<i>/* x87 FPU Opcode */</i></td></tr>
<tr><th id="472">472</th><td>	__uint32_t		fpu_ip;			<i>/* x87 FPU Instruction Pointer offset */</i></td></tr>
<tr><th id="473">473</th><td>	__uint16_t		fpu_cs;			<i>/* x87 FPU Instruction Pointer Selector */</i></td></tr>
<tr><th id="474">474</th><td>	__uint16_t		fpu_rsrv2;		<i>/* reserved */</i></td></tr>
<tr><th id="475">475</th><td>	__uint32_t		fpu_dp;			<i>/* x87 FPU Instruction Operand(Data) Pointer offset */</i></td></tr>
<tr><th id="476">476</th><td>	__uint16_t		fpu_ds;			<i>/* x87 FPU Instruction Operand(Data) Pointer Selector */</i></td></tr>
<tr><th id="477">477</th><td>	__uint16_t		fpu_rsrv3;		<i>/* reserved */</i></td></tr>
<tr><th id="478">478</th><td>	__uint32_t		fpu_mxcsr;		<i>/* MXCSR Register state */</i></td></tr>
<tr><th id="479">479</th><td>	__uint32_t		fpu_mxcsrmask;		<i>/* MXCSR mask */</i></td></tr>
<tr><th id="480">480</th><td>	_STRUCT_MMST_REG	fpu_stmm0;		<i>/* ST0/MM0   */</i></td></tr>
<tr><th id="481">481</th><td>	_STRUCT_MMST_REG	fpu_stmm1;		<i>/* ST1/MM1  */</i></td></tr>
<tr><th id="482">482</th><td>	_STRUCT_MMST_REG	fpu_stmm2;		<i>/* ST2/MM2  */</i></td></tr>
<tr><th id="483">483</th><td>	_STRUCT_MMST_REG	fpu_stmm3;		<i>/* ST3/MM3  */</i></td></tr>
<tr><th id="484">484</th><td>	_STRUCT_MMST_REG	fpu_stmm4;		<i>/* ST4/MM4  */</i></td></tr>
<tr><th id="485">485</th><td>	_STRUCT_MMST_REG	fpu_stmm5;		<i>/* ST5/MM5  */</i></td></tr>
<tr><th id="486">486</th><td>	_STRUCT_MMST_REG	fpu_stmm6;		<i>/* ST6/MM6  */</i></td></tr>
<tr><th id="487">487</th><td>	_STRUCT_MMST_REG	fpu_stmm7;		<i>/* ST7/MM7  */</i></td></tr>
<tr><th id="488">488</th><td>	_STRUCT_XMM_REG		fpu_xmm0;		<i>/* XMM 0  */</i></td></tr>
<tr><th id="489">489</th><td>	_STRUCT_XMM_REG		fpu_xmm1;		<i>/* XMM 1  */</i></td></tr>
<tr><th id="490">490</th><td>	_STRUCT_XMM_REG		fpu_xmm2;		<i>/* XMM 2  */</i></td></tr>
<tr><th id="491">491</th><td>	_STRUCT_XMM_REG		fpu_xmm3;		<i>/* XMM 3  */</i></td></tr>
<tr><th id="492">492</th><td>	_STRUCT_XMM_REG		fpu_xmm4;		<i>/* XMM 4  */</i></td></tr>
<tr><th id="493">493</th><td>	_STRUCT_XMM_REG		fpu_xmm5;		<i>/* XMM 5  */</i></td></tr>
<tr><th id="494">494</th><td>	_STRUCT_XMM_REG		fpu_xmm6;		<i>/* XMM 6  */</i></td></tr>
<tr><th id="495">495</th><td>	_STRUCT_XMM_REG		fpu_xmm7;		<i>/* XMM 7  */</i></td></tr>
<tr><th id="496">496</th><td>	<em>char</em>			fpu_rsrv4[<var>14</var>*<var>16</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="497">497</th><td>	<em>int</em> 			fpu_reserved1;</td></tr>
<tr><th id="498">498</th><td>	<em>char</em>			avx_reserved1[<var>64</var>];</td></tr>
<tr><th id="499">499</th><td>	_STRUCT_XMM_REG		fpu_ymmh0;		<i>/* YMMH 0  */</i></td></tr>
<tr><th id="500">500</th><td>	_STRUCT_XMM_REG		fpu_ymmh1;		<i>/* YMMH 1  */</i></td></tr>
<tr><th id="501">501</th><td>	_STRUCT_XMM_REG		fpu_ymmh2;		<i>/* YMMH 2  */</i></td></tr>
<tr><th id="502">502</th><td>	_STRUCT_XMM_REG		fpu_ymmh3;		<i>/* YMMH 3  */</i></td></tr>
<tr><th id="503">503</th><td>	_STRUCT_XMM_REG		fpu_ymmh4;		<i>/* YMMH 4  */</i></td></tr>
<tr><th id="504">504</th><td>	_STRUCT_XMM_REG		fpu_ymmh5;		<i>/* YMMH 5  */</i></td></tr>
<tr><th id="505">505</th><td>	_STRUCT_XMM_REG		fpu_ymmh6;		<i>/* YMMH 6  */</i></td></tr>
<tr><th id="506">506</th><td>	_STRUCT_XMM_REG		fpu_ymmh7;		<i>/* YMMH 7  */</i></td></tr>
<tr><th id="507">507</th><td>};</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><u>#define	_STRUCT_X86_AVX512_STATE32	struct i386_avx512_state</u></td></tr>
<tr><th id="510">510</th><td>_STRUCT_X86_AVX512_STATE32</td></tr>
<tr><th id="511">511</th><td>{</td></tr>
<tr><th id="512">512</th><td>	<em>int</em> 			fpu_reserved[<var>2</var>];</td></tr>
<tr><th id="513">513</th><td>	_STRUCT_FP_CONTROL	fpu_fcw;		<i>/* x87 FPU control word */</i></td></tr>
<tr><th id="514">514</th><td>	_STRUCT_FP_STATUS	fpu_fsw;		<i>/* x87 FPU status word */</i></td></tr>
<tr><th id="515">515</th><td>	__uint8_t		fpu_ftw;		<i>/* x87 FPU tag word */</i></td></tr>
<tr><th id="516">516</th><td>	__uint8_t		fpu_rsrv1;		<i>/* reserved */</i> </td></tr>
<tr><th id="517">517</th><td>	__uint16_t		fpu_fop;		<i>/* x87 FPU Opcode */</i></td></tr>
<tr><th id="518">518</th><td>	__uint32_t		fpu_ip;			<i>/* x87 FPU Instruction Pointer offset */</i></td></tr>
<tr><th id="519">519</th><td>	__uint16_t		fpu_cs;			<i>/* x87 FPU Instruction Pointer Selector */</i></td></tr>
<tr><th id="520">520</th><td>	__uint16_t		fpu_rsrv2;		<i>/* reserved */</i></td></tr>
<tr><th id="521">521</th><td>	__uint32_t		fpu_dp;			<i>/* x87 FPU Instruction Operand(Data) Pointer offset */</i></td></tr>
<tr><th id="522">522</th><td>	__uint16_t		fpu_ds;			<i>/* x87 FPU Instruction Operand(Data) Pointer Selector */</i></td></tr>
<tr><th id="523">523</th><td>	__uint16_t		fpu_rsrv3;		<i>/* reserved */</i></td></tr>
<tr><th id="524">524</th><td>	__uint32_t		fpu_mxcsr;		<i>/* MXCSR Register state */</i></td></tr>
<tr><th id="525">525</th><td>	__uint32_t		fpu_mxcsrmask;		<i>/* MXCSR mask */</i></td></tr>
<tr><th id="526">526</th><td>	_STRUCT_MMST_REG	fpu_stmm0;		<i>/* ST0/MM0   */</i></td></tr>
<tr><th id="527">527</th><td>	_STRUCT_MMST_REG	fpu_stmm1;		<i>/* ST1/MM1  */</i></td></tr>
<tr><th id="528">528</th><td>	_STRUCT_MMST_REG	fpu_stmm2;		<i>/* ST2/MM2  */</i></td></tr>
<tr><th id="529">529</th><td>	_STRUCT_MMST_REG	fpu_stmm3;		<i>/* ST3/MM3  */</i></td></tr>
<tr><th id="530">530</th><td>	_STRUCT_MMST_REG	fpu_stmm4;		<i>/* ST4/MM4  */</i></td></tr>
<tr><th id="531">531</th><td>	_STRUCT_MMST_REG	fpu_stmm5;		<i>/* ST5/MM5  */</i></td></tr>
<tr><th id="532">532</th><td>	_STRUCT_MMST_REG	fpu_stmm6;		<i>/* ST6/MM6  */</i></td></tr>
<tr><th id="533">533</th><td>	_STRUCT_MMST_REG	fpu_stmm7;		<i>/* ST7/MM7  */</i></td></tr>
<tr><th id="534">534</th><td>	_STRUCT_XMM_REG		fpu_xmm0;		<i>/* XMM 0  */</i></td></tr>
<tr><th id="535">535</th><td>	_STRUCT_XMM_REG		fpu_xmm1;		<i>/* XMM 1  */</i></td></tr>
<tr><th id="536">536</th><td>	_STRUCT_XMM_REG		fpu_xmm2;		<i>/* XMM 2  */</i></td></tr>
<tr><th id="537">537</th><td>	_STRUCT_XMM_REG		fpu_xmm3;		<i>/* XMM 3  */</i></td></tr>
<tr><th id="538">538</th><td>	_STRUCT_XMM_REG		fpu_xmm4;		<i>/* XMM 4  */</i></td></tr>
<tr><th id="539">539</th><td>	_STRUCT_XMM_REG		fpu_xmm5;		<i>/* XMM 5  */</i></td></tr>
<tr><th id="540">540</th><td>	_STRUCT_XMM_REG		fpu_xmm6;		<i>/* XMM 6  */</i></td></tr>
<tr><th id="541">541</th><td>	_STRUCT_XMM_REG		fpu_xmm7;		<i>/* XMM 7  */</i></td></tr>
<tr><th id="542">542</th><td>	<em>char</em>			fpu_rsrv4[<var>14</var>*<var>16</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="543">543</th><td>	<em>int</em> 			fpu_reserved1;</td></tr>
<tr><th id="544">544</th><td>	<em>char</em>			avx_reserved1[<var>64</var>];</td></tr>
<tr><th id="545">545</th><td>	_STRUCT_XMM_REG		fpu_ymmh0;		<i>/* YMMH 0  */</i></td></tr>
<tr><th id="546">546</th><td>	_STRUCT_XMM_REG		fpu_ymmh1;		<i>/* YMMH 1  */</i></td></tr>
<tr><th id="547">547</th><td>	_STRUCT_XMM_REG		fpu_ymmh2;		<i>/* YMMH 2  */</i></td></tr>
<tr><th id="548">548</th><td>	_STRUCT_XMM_REG		fpu_ymmh3;		<i>/* YMMH 3  */</i></td></tr>
<tr><th id="549">549</th><td>	_STRUCT_XMM_REG		fpu_ymmh4;		<i>/* YMMH 4  */</i></td></tr>
<tr><th id="550">550</th><td>	_STRUCT_XMM_REG		fpu_ymmh5;		<i>/* YMMH 5  */</i></td></tr>
<tr><th id="551">551</th><td>	_STRUCT_XMM_REG		fpu_ymmh6;		<i>/* YMMH 6  */</i></td></tr>
<tr><th id="552">552</th><td>	_STRUCT_XMM_REG		fpu_ymmh7;		<i>/* YMMH 7  */</i></td></tr>
<tr><th id="553">553</th><td>	_STRUCT_OPMASK_REG	fpu_k0;			<i>/* K0 */</i></td></tr>
<tr><th id="554">554</th><td>	_STRUCT_OPMASK_REG	fpu_k1;			<i>/* K1 */</i></td></tr>
<tr><th id="555">555</th><td>	_STRUCT_OPMASK_REG	fpu_k2;			<i>/* K2 */</i></td></tr>
<tr><th id="556">556</th><td>	_STRUCT_OPMASK_REG	fpu_k3;			<i>/* K3 */</i></td></tr>
<tr><th id="557">557</th><td>	_STRUCT_OPMASK_REG	fpu_k4;			<i>/* K4 */</i></td></tr>
<tr><th id="558">558</th><td>	_STRUCT_OPMASK_REG	fpu_k5;			<i>/* K5 */</i></td></tr>
<tr><th id="559">559</th><td>	_STRUCT_OPMASK_REG	fpu_k6;			<i>/* K6 */</i></td></tr>
<tr><th id="560">560</th><td>	_STRUCT_OPMASK_REG	fpu_k7;			<i>/* K7 */</i></td></tr>
<tr><th id="561">561</th><td>	_STRUCT_YMM_REG		fpu_zmmh0;		<i>/* ZMMH 0  */</i></td></tr>
<tr><th id="562">562</th><td>	_STRUCT_YMM_REG		fpu_zmmh1;		<i>/* ZMMH 1  */</i></td></tr>
<tr><th id="563">563</th><td>	_STRUCT_YMM_REG		fpu_zmmh2;		<i>/* ZMMH 2  */</i></td></tr>
<tr><th id="564">564</th><td>	_STRUCT_YMM_REG		fpu_zmmh3;		<i>/* ZMMH 3  */</i></td></tr>
<tr><th id="565">565</th><td>	_STRUCT_YMM_REG		fpu_zmmh4;		<i>/* ZMMH 4  */</i></td></tr>
<tr><th id="566">566</th><td>	_STRUCT_YMM_REG		fpu_zmmh5;		<i>/* ZMMH 5  */</i></td></tr>
<tr><th id="567">567</th><td>	_STRUCT_YMM_REG		fpu_zmmh6;		<i>/* ZMMH 6  */</i></td></tr>
<tr><th id="568">568</th><td>	_STRUCT_YMM_REG		fpu_zmmh7;		<i>/* ZMMH 7  */</i></td></tr>
<tr><th id="569">569</th><td>};</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><u>#<span data-ppcond="279">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><u>#<span data-ppcond="573">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/_STRUCT_X86_EXCEPTION_STATE32" data-ref="_M/_STRUCT_X86_EXCEPTION_STATE32">_STRUCT_X86_EXCEPTION_STATE32</dfn>	struct <dfn class="type def" id="__darwin_i386_exception_state" title='__darwin_i386_exception_state' data-ref="__darwin_i386_exception_state">__darwin_i386_exception_state</dfn></u></td></tr>
<tr><th id="575">575</th><td><a class="macro" href="#574" title="struct __darwin_i386_exception_state" data-ref="_M/_STRUCT_X86_EXCEPTION_STATE32">_STRUCT_X86_EXCEPTION_STATE32</a></td></tr>
<tr><th id="576">576</th><td>{</td></tr>
<tr><th id="577">577</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>	<dfn class="decl" id="__darwin_i386_exception_state::__trapno" title='__darwin_i386_exception_state::__trapno' data-ref="__darwin_i386_exception_state::__trapno">__trapno</dfn>;</td></tr>
<tr><th id="578">578</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>	<dfn class="decl" id="__darwin_i386_exception_state::__cpu" title='__darwin_i386_exception_state::__cpu' data-ref="__darwin_i386_exception_state::__cpu">__cpu</dfn>;</td></tr>
<tr><th id="579">579</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>	<dfn class="decl" id="__darwin_i386_exception_state::__err" title='__darwin_i386_exception_state::__err' data-ref="__darwin_i386_exception_state::__err">__err</dfn>;</td></tr>
<tr><th id="580">580</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>	<dfn class="decl" id="__darwin_i386_exception_state::__faultvaddr" title='__darwin_i386_exception_state::__faultvaddr' data-ref="__darwin_i386_exception_state::__faultvaddr">__faultvaddr</dfn>;</td></tr>
<tr><th id="581">581</th><td>};</td></tr>
<tr><th id="582">582</th><td><u>#<span data-ppcond="573">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="583">583</th><td><u>#define _STRUCT_X86_EXCEPTION_STATE32	struct i386_exception_state</u></td></tr>
<tr><th id="584">584</th><td>_STRUCT_X86_EXCEPTION_STATE32</td></tr>
<tr><th id="585">585</th><td>{</td></tr>
<tr><th id="586">586</th><td>	__uint16_t	trapno;</td></tr>
<tr><th id="587">587</th><td>	__uint16_t	cpu;</td></tr>
<tr><th id="588">588</th><td>	__uint32_t	err;</td></tr>
<tr><th id="589">589</th><td>	__uint32_t	faultvaddr;</td></tr>
<tr><th id="590">590</th><td>};</td></tr>
<tr><th id="591">591</th><td><u>#<span data-ppcond="573">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><u>#<span data-ppcond="593">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/_STRUCT_X86_DEBUG_STATE32" data-ref="_M/_STRUCT_X86_DEBUG_STATE32">_STRUCT_X86_DEBUG_STATE32</dfn>	struct <dfn class="type def" id="__darwin_x86_debug_state32" title='__darwin_x86_debug_state32' data-ref="__darwin_x86_debug_state32">__darwin_x86_debug_state32</dfn></u></td></tr>
<tr><th id="595">595</th><td><a class="macro" href="#594" title="struct __darwin_x86_debug_state32" data-ref="_M/_STRUCT_X86_DEBUG_STATE32">_STRUCT_X86_DEBUG_STATE32</a></td></tr>
<tr><th id="596">596</th><td>{</td></tr>
<tr><th id="597">597</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_x86_debug_state32::__dr0" title='__darwin_x86_debug_state32::__dr0' data-ref="__darwin_x86_debug_state32::__dr0">__dr0</dfn>;</td></tr>
<tr><th id="598">598</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_x86_debug_state32::__dr1" title='__darwin_x86_debug_state32::__dr1' data-ref="__darwin_x86_debug_state32::__dr1">__dr1</dfn>;</td></tr>
<tr><th id="599">599</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_x86_debug_state32::__dr2" title='__darwin_x86_debug_state32::__dr2' data-ref="__darwin_x86_debug_state32::__dr2">__dr2</dfn>;</td></tr>
<tr><th id="600">600</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_x86_debug_state32::__dr3" title='__darwin_x86_debug_state32::__dr3' data-ref="__darwin_x86_debug_state32::__dr3">__dr3</dfn>;</td></tr>
<tr><th id="601">601</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_x86_debug_state32::__dr4" title='__darwin_x86_debug_state32::__dr4' data-ref="__darwin_x86_debug_state32::__dr4">__dr4</dfn>;</td></tr>
<tr><th id="602">602</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_x86_debug_state32::__dr5" title='__darwin_x86_debug_state32::__dr5' data-ref="__darwin_x86_debug_state32::__dr5">__dr5</dfn>;</td></tr>
<tr><th id="603">603</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_x86_debug_state32::__dr6" title='__darwin_x86_debug_state32::__dr6' data-ref="__darwin_x86_debug_state32::__dr6">__dr6</dfn>;</td></tr>
<tr><th id="604">604</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl" id="__darwin_x86_debug_state32::__dr7" title='__darwin_x86_debug_state32::__dr7' data-ref="__darwin_x86_debug_state32::__dr7">__dr7</dfn>;</td></tr>
<tr><th id="605">605</th><td>};</td></tr>
<tr><th id="606">606</th><td><u>#<span data-ppcond="593">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="607">607</th><td><u>#define _STRUCT_X86_DEBUG_STATE32	struct x86_debug_state32</u></td></tr>
<tr><th id="608">608</th><td>_STRUCT_X86_DEBUG_STATE32</td></tr>
<tr><th id="609">609</th><td>{</td></tr>
<tr><th id="610">610</th><td>	<em>unsigned</em> <em>int</em>	dr0;</td></tr>
<tr><th id="611">611</th><td>	<em>unsigned</em> <em>int</em>	dr1;</td></tr>
<tr><th id="612">612</th><td>	<em>unsigned</em> <em>int</em>	dr2;</td></tr>
<tr><th id="613">613</th><td>	<em>unsigned</em> <em>int</em>	dr3;</td></tr>
<tr><th id="614">614</th><td>	<em>unsigned</em> <em>int</em>	dr4;</td></tr>
<tr><th id="615">615</th><td>	<em>unsigned</em> <em>int</em>	dr5;</td></tr>
<tr><th id="616">616</th><td>	<em>unsigned</em> <em>int</em>	dr6;</td></tr>
<tr><th id="617">617</th><td>	<em>unsigned</em> <em>int</em>	dr7;</td></tr>
<tr><th id="618">618</th><td>};</td></tr>
<tr><th id="619">619</th><td><u>#<span data-ppcond="593">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td><i>/*</i></td></tr>
<tr><th id="622">622</th><td><i> * 64 bit versions of the above</i></td></tr>
<tr><th id="623">623</th><td><i> */</i></td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><u>#<span data-ppcond="625">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/_STRUCT_X86_THREAD_STATE64" data-ref="_M/_STRUCT_X86_THREAD_STATE64">_STRUCT_X86_THREAD_STATE64</dfn>	struct <dfn class="type def" id="__darwin_x86_thread_state64" title='__darwin_x86_thread_state64' data-ref="__darwin_x86_thread_state64"><a class="type" href="#627" title='__darwin_x86_thread_state64' data-ref="__darwin_x86_thread_state64">__darwin_x86_thread_state64</a></dfn></u></td></tr>
<tr><th id="627">627</th><td><a class="macro" href="#626" title="struct __darwin_x86_thread_state64" data-ref="_M/_STRUCT_X86_THREAD_STATE64">_STRUCT_X86_THREAD_STATE64</a></td></tr>
<tr><th id="628">628</th><td>{</td></tr>
<tr><th id="629">629</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__rax" title='__darwin_x86_thread_state64::__rax' data-ref="__darwin_x86_thread_state64::__rax">__rax</dfn>;</td></tr>
<tr><th id="630">630</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__rbx" title='__darwin_x86_thread_state64::__rbx' data-ref="__darwin_x86_thread_state64::__rbx">__rbx</dfn>;</td></tr>
<tr><th id="631">631</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__rcx" title='__darwin_x86_thread_state64::__rcx' data-ref="__darwin_x86_thread_state64::__rcx">__rcx</dfn>;</td></tr>
<tr><th id="632">632</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__rdx" title='__darwin_x86_thread_state64::__rdx' data-ref="__darwin_x86_thread_state64::__rdx">__rdx</dfn>;</td></tr>
<tr><th id="633">633</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__rdi" title='__darwin_x86_thread_state64::__rdi' data-ref="__darwin_x86_thread_state64::__rdi">__rdi</dfn>;</td></tr>
<tr><th id="634">634</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__rsi" title='__darwin_x86_thread_state64::__rsi' data-ref="__darwin_x86_thread_state64::__rsi">__rsi</dfn>;</td></tr>
<tr><th id="635">635</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__rbp" title='__darwin_x86_thread_state64::__rbp' data-ref="__darwin_x86_thread_state64::__rbp">__rbp</dfn>;</td></tr>
<tr><th id="636">636</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__rsp" title='__darwin_x86_thread_state64::__rsp' data-ref="__darwin_x86_thread_state64::__rsp">__rsp</dfn>;</td></tr>
<tr><th id="637">637</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__r8" title='__darwin_x86_thread_state64::__r8' data-ref="__darwin_x86_thread_state64::__r8">__r8</dfn>;</td></tr>
<tr><th id="638">638</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__r9" title='__darwin_x86_thread_state64::__r9' data-ref="__darwin_x86_thread_state64::__r9">__r9</dfn>;</td></tr>
<tr><th id="639">639</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__r10" title='__darwin_x86_thread_state64::__r10' data-ref="__darwin_x86_thread_state64::__r10">__r10</dfn>;</td></tr>
<tr><th id="640">640</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__r11" title='__darwin_x86_thread_state64::__r11' data-ref="__darwin_x86_thread_state64::__r11">__r11</dfn>;</td></tr>
<tr><th id="641">641</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__r12" title='__darwin_x86_thread_state64::__r12' data-ref="__darwin_x86_thread_state64::__r12">__r12</dfn>;</td></tr>
<tr><th id="642">642</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__r13" title='__darwin_x86_thread_state64::__r13' data-ref="__darwin_x86_thread_state64::__r13">__r13</dfn>;</td></tr>
<tr><th id="643">643</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__r14" title='__darwin_x86_thread_state64::__r14' data-ref="__darwin_x86_thread_state64::__r14">__r14</dfn>;</td></tr>
<tr><th id="644">644</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__r15" title='__darwin_x86_thread_state64::__r15' data-ref="__darwin_x86_thread_state64::__r15">__r15</dfn>;</td></tr>
<tr><th id="645">645</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__rip" title='__darwin_x86_thread_state64::__rip' data-ref="__darwin_x86_thread_state64::__rip">__rip</dfn>;</td></tr>
<tr><th id="646">646</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__rflags" title='__darwin_x86_thread_state64::__rflags' data-ref="__darwin_x86_thread_state64::__rflags">__rflags</dfn>;</td></tr>
<tr><th id="647">647</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__cs" title='__darwin_x86_thread_state64::__cs' data-ref="__darwin_x86_thread_state64::__cs">__cs</dfn>;</td></tr>
<tr><th id="648">648</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__fs" title='__darwin_x86_thread_state64::__fs' data-ref="__darwin_x86_thread_state64::__fs">__fs</dfn>;</td></tr>
<tr><th id="649">649</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_thread_state64::__gs" title='__darwin_x86_thread_state64::__gs' data-ref="__darwin_x86_thread_state64::__gs">__gs</dfn>;</td></tr>
<tr><th id="650">650</th><td>};</td></tr>
<tr><th id="651">651</th><td><u>#<span data-ppcond="625">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="652">652</th><td><u>#define	_STRUCT_X86_THREAD_STATE64	struct x86_thread_state64</u></td></tr>
<tr><th id="653">653</th><td>_STRUCT_X86_THREAD_STATE64</td></tr>
<tr><th id="654">654</th><td>{</td></tr>
<tr><th id="655">655</th><td>	__uint64_t	rax;</td></tr>
<tr><th id="656">656</th><td>	__uint64_t	rbx;</td></tr>
<tr><th id="657">657</th><td>	__uint64_t	rcx;</td></tr>
<tr><th id="658">658</th><td>	__uint64_t	rdx;</td></tr>
<tr><th id="659">659</th><td>	__uint64_t	rdi;</td></tr>
<tr><th id="660">660</th><td>	__uint64_t	rsi;</td></tr>
<tr><th id="661">661</th><td>	__uint64_t	rbp;</td></tr>
<tr><th id="662">662</th><td>	__uint64_t	rsp;</td></tr>
<tr><th id="663">663</th><td>	__uint64_t	r8;</td></tr>
<tr><th id="664">664</th><td>	__uint64_t	r9;</td></tr>
<tr><th id="665">665</th><td>	__uint64_t	r10;</td></tr>
<tr><th id="666">666</th><td>	__uint64_t	r11;</td></tr>
<tr><th id="667">667</th><td>	__uint64_t	r12;</td></tr>
<tr><th id="668">668</th><td>	__uint64_t	r13;</td></tr>
<tr><th id="669">669</th><td>	__uint64_t	r14;</td></tr>
<tr><th id="670">670</th><td>	__uint64_t	r15;</td></tr>
<tr><th id="671">671</th><td>	__uint64_t	rip;</td></tr>
<tr><th id="672">672</th><td>	__uint64_t	rflags;</td></tr>
<tr><th id="673">673</th><td>	__uint64_t	cs;</td></tr>
<tr><th id="674">674</th><td>	__uint64_t	fs;</td></tr>
<tr><th id="675">675</th><td>	__uint64_t	gs;</td></tr>
<tr><th id="676">676</th><td>};</td></tr>
<tr><th id="677">677</th><td><u>#<span data-ppcond="625">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><i>/*</i></td></tr>
<tr><th id="680">680</th><td><i> * 64 bit versions of the above (complete)</i></td></tr>
<tr><th id="681">681</th><td><i> */</i></td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><u>#<span data-ppcond="683">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="684">684</th><td><u>#define	<dfn class="macro" id="_M/_STRUCT_X86_THREAD_FULL_STATE64" data-ref="_M/_STRUCT_X86_THREAD_FULL_STATE64">_STRUCT_X86_THREAD_FULL_STATE64</dfn>	struct <dfn class="type def" id="__darwin_x86_thread_full_state64" title='__darwin_x86_thread_full_state64' data-ref="__darwin_x86_thread_full_state64">__darwin_x86_thread_full_state64</dfn></u></td></tr>
<tr><th id="685">685</th><td><a class="macro" href="#684" title="struct __darwin_x86_thread_full_state64" data-ref="_M/_STRUCT_X86_THREAD_FULL_STATE64">_STRUCT_X86_THREAD_FULL_STATE64</a></td></tr>
<tr><th id="686">686</th><td>{</td></tr>
<tr><th id="687">687</th><td>	<a class="macro" href="#626" title="struct __darwin_x86_thread_state64" data-ref="_M/_STRUCT_X86_THREAD_STATE64">_STRUCT_X86_THREAD_STATE64</a>	<dfn class="decl" id="__darwin_x86_thread_full_state64::ss64" title='__darwin_x86_thread_full_state64::ss64' data-ref="__darwin_x86_thread_full_state64::ss64">ss64</dfn>;</td></tr>
<tr><th id="688">688</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>			<dfn class="decl" id="__darwin_x86_thread_full_state64::__ds" title='__darwin_x86_thread_full_state64::__ds' data-ref="__darwin_x86_thread_full_state64::__ds">__ds</dfn>;</td></tr>
<tr><th id="689">689</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>			<dfn class="decl" id="__darwin_x86_thread_full_state64::__es" title='__darwin_x86_thread_full_state64::__es' data-ref="__darwin_x86_thread_full_state64::__es">__es</dfn>;</td></tr>
<tr><th id="690">690</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>			<dfn class="decl" id="__darwin_x86_thread_full_state64::__ss" title='__darwin_x86_thread_full_state64::__ss' data-ref="__darwin_x86_thread_full_state64::__ss">__ss</dfn>;</td></tr>
<tr><th id="691">691</th><td>};</td></tr>
<tr><th id="692">692</th><td><u>#<span data-ppcond="683">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="693">693</th><td><u>#define	_STRUCT_X86_THREAD_FULL_STATE64	struct x86_thread_full_state64</u></td></tr>
<tr><th id="694">694</th><td>_STRUCT_X86_THREAD_FULL_STATE64</td></tr>
<tr><th id="695">695</th><td>{</td></tr>
<tr><th id="696">696</th><td>	_STRUCT_X86_THREAD_STATE64	ss64;</td></tr>
<tr><th id="697">697</th><td>	__uint64_t			ds;</td></tr>
<tr><th id="698">698</th><td>	__uint64_t			es;</td></tr>
<tr><th id="699">699</th><td>	__uint64_t			ss;</td></tr>
<tr><th id="700">700</th><td>};</td></tr>
<tr><th id="701">701</th><td><u>#<span data-ppcond="683">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><u>#<span data-ppcond="704">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="705">705</th><td><u>#define	<dfn class="macro" id="_M/_STRUCT_X86_FLOAT_STATE64" data-ref="_M/_STRUCT_X86_FLOAT_STATE64">_STRUCT_X86_FLOAT_STATE64</dfn>	struct <dfn class="type def" id="__darwin_x86_float_state64" title='__darwin_x86_float_state64' data-ref="__darwin_x86_float_state64">__darwin_x86_float_state64</dfn></u></td></tr>
<tr><th id="706">706</th><td><a class="macro" href="#705" title="struct __darwin_x86_float_state64" data-ref="_M/_STRUCT_X86_FLOAT_STATE64">_STRUCT_X86_FLOAT_STATE64</a></td></tr>
<tr><th id="707">707</th><td>{</td></tr>
<tr><th id="708">708</th><td>	<em>int</em> 			<dfn class="decl" id="__darwin_x86_float_state64::__fpu_reserved" title='__darwin_x86_float_state64::__fpu_reserved' data-ref="__darwin_x86_float_state64::__fpu_reserved">__fpu_reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="709">709</th><td>	<a class="macro" href="#91" title="struct __darwin_fp_control" data-ref="_M/_STRUCT_FP_CONTROL">_STRUCT_FP_CONTROL</a>	<dfn class="decl" id="__darwin_x86_float_state64::__fpu_fcw" title='__darwin_x86_float_state64::__fpu_fcw' data-ref="__darwin_x86_float_state64::__fpu_fcw">__fpu_fcw</dfn>;		<i>/* x87 FPU control word */</i></td></tr>
<tr><th id="710">710</th><td>	<a class="macro" href="#149" title="struct __darwin_fp_status" data-ref="_M/_STRUCT_FP_STATUS">_STRUCT_FP_STATUS</a>	<dfn class="decl" id="__darwin_x86_float_state64::__fpu_fsw" title='__darwin_x86_float_state64::__fpu_fsw' data-ref="__darwin_x86_float_state64::__fpu_fsw">__fpu_fsw</dfn>;		<i>/* x87 FPU status word */</i></td></tr>
<tr><th id="711">711</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint8_t" title='__uint8_t' data-type='unsigned char' data-ref="__uint8_t">__uint8_t</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_ftw" title='__darwin_x86_float_state64::__fpu_ftw' data-ref="__darwin_x86_float_state64::__fpu_ftw">__fpu_ftw</dfn>;		<i>/* x87 FPU tag word */</i></td></tr>
<tr><th id="712">712</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint8_t" title='__uint8_t' data-type='unsigned char' data-ref="__uint8_t">__uint8_t</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_rsrv1" title='__darwin_x86_float_state64::__fpu_rsrv1' data-ref="__darwin_x86_float_state64::__fpu_rsrv1">__fpu_rsrv1</dfn>;		<i>/* reserved */</i> </td></tr>
<tr><th id="713">713</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_fop" title='__darwin_x86_float_state64::__fpu_fop' data-ref="__darwin_x86_float_state64::__fpu_fop">__fpu_fop</dfn>;		<i>/* x87 FPU Opcode */</i></td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>	<i>/* x87 FPU Instruction Pointer */</i></td></tr>
<tr><th id="716">716</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_ip" title='__darwin_x86_float_state64::__fpu_ip' data-ref="__darwin_x86_float_state64::__fpu_ip">__fpu_ip</dfn>;		<i>/* offset */</i></td></tr>
<tr><th id="717">717</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_cs" title='__darwin_x86_float_state64::__fpu_cs' data-ref="__darwin_x86_float_state64::__fpu_cs">__fpu_cs</dfn>;		<i>/* Selector */</i></td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_rsrv2" title='__darwin_x86_float_state64::__fpu_rsrv2' data-ref="__darwin_x86_float_state64::__fpu_rsrv2">__fpu_rsrv2</dfn>;		<i>/* reserved */</i></td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>	<i>/* x87 FPU Instruction Operand(Data) Pointer */</i></td></tr>
<tr><th id="722">722</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_dp" title='__darwin_x86_float_state64::__fpu_dp' data-ref="__darwin_x86_float_state64::__fpu_dp">__fpu_dp</dfn>;		<i>/* offset */</i></td></tr>
<tr><th id="723">723</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_ds" title='__darwin_x86_float_state64::__fpu_ds' data-ref="__darwin_x86_float_state64::__fpu_ds">__fpu_ds</dfn>;		<i>/* Selector */</i></td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_rsrv3" title='__darwin_x86_float_state64::__fpu_rsrv3' data-ref="__darwin_x86_float_state64::__fpu_rsrv3">__fpu_rsrv3</dfn>;		<i>/* reserved */</i></td></tr>
<tr><th id="726">726</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_mxcsr" title='__darwin_x86_float_state64::__fpu_mxcsr' data-ref="__darwin_x86_float_state64::__fpu_mxcsr">__fpu_mxcsr</dfn>;		<i>/* MXCSR Register state */</i></td></tr>
<tr><th id="727">727</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_mxcsrmask" title='__darwin_x86_float_state64::__fpu_mxcsrmask' data-ref="__darwin_x86_float_state64::__fpu_mxcsrmask">__fpu_mxcsrmask</dfn>;	<i>/* MXCSR mask */</i></td></tr>
<tr><th id="728">728</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_float_state64::__fpu_stmm0" title='__darwin_x86_float_state64::__fpu_stmm0' data-ref="__darwin_x86_float_state64::__fpu_stmm0">__fpu_stmm0</dfn>;		<i>/* ST0/MM0   */</i></td></tr>
<tr><th id="729">729</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_float_state64::__fpu_stmm1" title='__darwin_x86_float_state64::__fpu_stmm1' data-ref="__darwin_x86_float_state64::__fpu_stmm1">__fpu_stmm1</dfn>;		<i>/* ST1/MM1  */</i></td></tr>
<tr><th id="730">730</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_float_state64::__fpu_stmm2" title='__darwin_x86_float_state64::__fpu_stmm2' data-ref="__darwin_x86_float_state64::__fpu_stmm2">__fpu_stmm2</dfn>;		<i>/* ST2/MM2  */</i></td></tr>
<tr><th id="731">731</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_float_state64::__fpu_stmm3" title='__darwin_x86_float_state64::__fpu_stmm3' data-ref="__darwin_x86_float_state64::__fpu_stmm3">__fpu_stmm3</dfn>;		<i>/* ST3/MM3  */</i></td></tr>
<tr><th id="732">732</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_float_state64::__fpu_stmm4" title='__darwin_x86_float_state64::__fpu_stmm4' data-ref="__darwin_x86_float_state64::__fpu_stmm4">__fpu_stmm4</dfn>;		<i>/* ST4/MM4  */</i></td></tr>
<tr><th id="733">733</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_float_state64::__fpu_stmm5" title='__darwin_x86_float_state64::__fpu_stmm5' data-ref="__darwin_x86_float_state64::__fpu_stmm5">__fpu_stmm5</dfn>;		<i>/* ST5/MM5  */</i></td></tr>
<tr><th id="734">734</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_float_state64::__fpu_stmm6" title='__darwin_x86_float_state64::__fpu_stmm6' data-ref="__darwin_x86_float_state64::__fpu_stmm6">__fpu_stmm6</dfn>;		<i>/* ST6/MM6  */</i></td></tr>
<tr><th id="735">735</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_float_state64::__fpu_stmm7" title='__darwin_x86_float_state64::__fpu_stmm7' data-ref="__darwin_x86_float_state64::__fpu_stmm7">__fpu_stmm7</dfn>;		<i>/* ST7/MM7  */</i></td></tr>
<tr><th id="736">736</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm0" title='__darwin_x86_float_state64::__fpu_xmm0' data-ref="__darwin_x86_float_state64::__fpu_xmm0">__fpu_xmm0</dfn>;		<i>/* XMM 0  */</i></td></tr>
<tr><th id="737">737</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm1" title='__darwin_x86_float_state64::__fpu_xmm1' data-ref="__darwin_x86_float_state64::__fpu_xmm1">__fpu_xmm1</dfn>;		<i>/* XMM 1  */</i></td></tr>
<tr><th id="738">738</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm2" title='__darwin_x86_float_state64::__fpu_xmm2' data-ref="__darwin_x86_float_state64::__fpu_xmm2">__fpu_xmm2</dfn>;		<i>/* XMM 2  */</i></td></tr>
<tr><th id="739">739</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm3" title='__darwin_x86_float_state64::__fpu_xmm3' data-ref="__darwin_x86_float_state64::__fpu_xmm3">__fpu_xmm3</dfn>;		<i>/* XMM 3  */</i></td></tr>
<tr><th id="740">740</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm4" title='__darwin_x86_float_state64::__fpu_xmm4' data-ref="__darwin_x86_float_state64::__fpu_xmm4">__fpu_xmm4</dfn>;		<i>/* XMM 4  */</i></td></tr>
<tr><th id="741">741</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm5" title='__darwin_x86_float_state64::__fpu_xmm5' data-ref="__darwin_x86_float_state64::__fpu_xmm5">__fpu_xmm5</dfn>;		<i>/* XMM 5  */</i></td></tr>
<tr><th id="742">742</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm6" title='__darwin_x86_float_state64::__fpu_xmm6' data-ref="__darwin_x86_float_state64::__fpu_xmm6">__fpu_xmm6</dfn>;		<i>/* XMM 6  */</i></td></tr>
<tr><th id="743">743</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm7" title='__darwin_x86_float_state64::__fpu_xmm7' data-ref="__darwin_x86_float_state64::__fpu_xmm7">__fpu_xmm7</dfn>;		<i>/* XMM 7  */</i></td></tr>
<tr><th id="744">744</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm8" title='__darwin_x86_float_state64::__fpu_xmm8' data-ref="__darwin_x86_float_state64::__fpu_xmm8">__fpu_xmm8</dfn>;		<i>/* XMM 8  */</i></td></tr>
<tr><th id="745">745</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm9" title='__darwin_x86_float_state64::__fpu_xmm9' data-ref="__darwin_x86_float_state64::__fpu_xmm9">__fpu_xmm9</dfn>;		<i>/* XMM 9  */</i></td></tr>
<tr><th id="746">746</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm10" title='__darwin_x86_float_state64::__fpu_xmm10' data-ref="__darwin_x86_float_state64::__fpu_xmm10">__fpu_xmm10</dfn>;		<i>/* XMM 10  */</i></td></tr>
<tr><th id="747">747</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm11" title='__darwin_x86_float_state64::__fpu_xmm11' data-ref="__darwin_x86_float_state64::__fpu_xmm11">__fpu_xmm11</dfn>;		<i>/* XMM 11 */</i></td></tr>
<tr><th id="748">748</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm12" title='__darwin_x86_float_state64::__fpu_xmm12' data-ref="__darwin_x86_float_state64::__fpu_xmm12">__fpu_xmm12</dfn>;		<i>/* XMM 12  */</i></td></tr>
<tr><th id="749">749</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm13" title='__darwin_x86_float_state64::__fpu_xmm13' data-ref="__darwin_x86_float_state64::__fpu_xmm13">__fpu_xmm13</dfn>;		<i>/* XMM 13  */</i></td></tr>
<tr><th id="750">750</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm14" title='__darwin_x86_float_state64::__fpu_xmm14' data-ref="__darwin_x86_float_state64::__fpu_xmm14">__fpu_xmm14</dfn>;		<i>/* XMM 14  */</i></td></tr>
<tr><th id="751">751</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_float_state64::__fpu_xmm15" title='__darwin_x86_float_state64::__fpu_xmm15' data-ref="__darwin_x86_float_state64::__fpu_xmm15">__fpu_xmm15</dfn>;		<i>/* XMM 15  */</i></td></tr>
<tr><th id="752">752</th><td>	<em>char</em>			<dfn class="decl" id="__darwin_x86_float_state64::__fpu_rsrv4" title='__darwin_x86_float_state64::__fpu_rsrv4' data-ref="__darwin_x86_float_state64::__fpu_rsrv4">__fpu_rsrv4</dfn>[<var>6</var>*<var>16</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="753">753</th><td>	<em>int</em> 			<dfn class="decl" id="__darwin_x86_float_state64::__fpu_reserved1" title='__darwin_x86_float_state64::__fpu_reserved1' data-ref="__darwin_x86_float_state64::__fpu_reserved1">__fpu_reserved1</dfn>;</td></tr>
<tr><th id="754">754</th><td>};</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td><u>#define	<dfn class="macro" id="_M/_STRUCT_X86_AVX_STATE64" data-ref="_M/_STRUCT_X86_AVX_STATE64">_STRUCT_X86_AVX_STATE64</dfn>	struct <dfn class="type def" id="__darwin_x86_avx_state64" title='__darwin_x86_avx_state64' data-ref="__darwin_x86_avx_state64">__darwin_x86_avx_state64</dfn></u></td></tr>
<tr><th id="757">757</th><td><a class="macro" href="#756" title="struct __darwin_x86_avx_state64" data-ref="_M/_STRUCT_X86_AVX_STATE64">_STRUCT_X86_AVX_STATE64</a></td></tr>
<tr><th id="758">758</th><td>{</td></tr>
<tr><th id="759">759</th><td>	<em>int</em> 			<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_reserved" title='__darwin_x86_avx_state64::__fpu_reserved' data-ref="__darwin_x86_avx_state64::__fpu_reserved">__fpu_reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="760">760</th><td>	<a class="macro" href="#91" title="struct __darwin_fp_control" data-ref="_M/_STRUCT_FP_CONTROL">_STRUCT_FP_CONTROL</a>	<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_fcw" title='__darwin_x86_avx_state64::__fpu_fcw' data-ref="__darwin_x86_avx_state64::__fpu_fcw">__fpu_fcw</dfn>;		<i>/* x87 FPU control word */</i></td></tr>
<tr><th id="761">761</th><td>	<a class="macro" href="#149" title="struct __darwin_fp_status" data-ref="_M/_STRUCT_FP_STATUS">_STRUCT_FP_STATUS</a>	<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_fsw" title='__darwin_x86_avx_state64::__fpu_fsw' data-ref="__darwin_x86_avx_state64::__fpu_fsw">__fpu_fsw</dfn>;		<i>/* x87 FPU status word */</i></td></tr>
<tr><th id="762">762</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint8_t" title='__uint8_t' data-type='unsigned char' data-ref="__uint8_t">__uint8_t</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ftw" title='__darwin_x86_avx_state64::__fpu_ftw' data-ref="__darwin_x86_avx_state64::__fpu_ftw">__fpu_ftw</dfn>;		<i>/* x87 FPU tag word */</i></td></tr>
<tr><th id="763">763</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint8_t" title='__uint8_t' data-type='unsigned char' data-ref="__uint8_t">__uint8_t</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_rsrv1" title='__darwin_x86_avx_state64::__fpu_rsrv1' data-ref="__darwin_x86_avx_state64::__fpu_rsrv1">__fpu_rsrv1</dfn>;		<i>/* reserved */</i> </td></tr>
<tr><th id="764">764</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_fop" title='__darwin_x86_avx_state64::__fpu_fop' data-ref="__darwin_x86_avx_state64::__fpu_fop">__fpu_fop</dfn>;		<i>/* x87 FPU Opcode */</i></td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>	<i>/* x87 FPU Instruction Pointer */</i></td></tr>
<tr><th id="767">767</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ip" title='__darwin_x86_avx_state64::__fpu_ip' data-ref="__darwin_x86_avx_state64::__fpu_ip">__fpu_ip</dfn>;		<i>/* offset */</i></td></tr>
<tr><th id="768">768</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_cs" title='__darwin_x86_avx_state64::__fpu_cs' data-ref="__darwin_x86_avx_state64::__fpu_cs">__fpu_cs</dfn>;		<i>/* Selector */</i></td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_rsrv2" title='__darwin_x86_avx_state64::__fpu_rsrv2' data-ref="__darwin_x86_avx_state64::__fpu_rsrv2">__fpu_rsrv2</dfn>;		<i>/* reserved */</i></td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>	<i>/* x87 FPU Instruction Operand(Data) Pointer */</i></td></tr>
<tr><th id="773">773</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_dp" title='__darwin_x86_avx_state64::__fpu_dp' data-ref="__darwin_x86_avx_state64::__fpu_dp">__fpu_dp</dfn>;		<i>/* offset */</i></td></tr>
<tr><th id="774">774</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ds" title='__darwin_x86_avx_state64::__fpu_ds' data-ref="__darwin_x86_avx_state64::__fpu_ds">__fpu_ds</dfn>;		<i>/* Selector */</i></td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_rsrv3" title='__darwin_x86_avx_state64::__fpu_rsrv3' data-ref="__darwin_x86_avx_state64::__fpu_rsrv3">__fpu_rsrv3</dfn>;		<i>/* reserved */</i></td></tr>
<tr><th id="777">777</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_mxcsr" title='__darwin_x86_avx_state64::__fpu_mxcsr' data-ref="__darwin_x86_avx_state64::__fpu_mxcsr">__fpu_mxcsr</dfn>;		<i>/* MXCSR Register state */</i></td></tr>
<tr><th id="778">778</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_mxcsrmask" title='__darwin_x86_avx_state64::__fpu_mxcsrmask' data-ref="__darwin_x86_avx_state64::__fpu_mxcsrmask">__fpu_mxcsrmask</dfn>;	<i>/* MXCSR mask */</i></td></tr>
<tr><th id="779">779</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_stmm0" title='__darwin_x86_avx_state64::__fpu_stmm0' data-ref="__darwin_x86_avx_state64::__fpu_stmm0">__fpu_stmm0</dfn>;		<i>/* ST0/MM0   */</i></td></tr>
<tr><th id="780">780</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_stmm1" title='__darwin_x86_avx_state64::__fpu_stmm1' data-ref="__darwin_x86_avx_state64::__fpu_stmm1">__fpu_stmm1</dfn>;		<i>/* ST1/MM1  */</i></td></tr>
<tr><th id="781">781</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_stmm2" title='__darwin_x86_avx_state64::__fpu_stmm2' data-ref="__darwin_x86_avx_state64::__fpu_stmm2">__fpu_stmm2</dfn>;		<i>/* ST2/MM2  */</i></td></tr>
<tr><th id="782">782</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_stmm3" title='__darwin_x86_avx_state64::__fpu_stmm3' data-ref="__darwin_x86_avx_state64::__fpu_stmm3">__fpu_stmm3</dfn>;		<i>/* ST3/MM3  */</i></td></tr>
<tr><th id="783">783</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_stmm4" title='__darwin_x86_avx_state64::__fpu_stmm4' data-ref="__darwin_x86_avx_state64::__fpu_stmm4">__fpu_stmm4</dfn>;		<i>/* ST4/MM4  */</i></td></tr>
<tr><th id="784">784</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_stmm5" title='__darwin_x86_avx_state64::__fpu_stmm5' data-ref="__darwin_x86_avx_state64::__fpu_stmm5">__fpu_stmm5</dfn>;		<i>/* ST5/MM5  */</i></td></tr>
<tr><th id="785">785</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_stmm6" title='__darwin_x86_avx_state64::__fpu_stmm6' data-ref="__darwin_x86_avx_state64::__fpu_stmm6">__fpu_stmm6</dfn>;		<i>/* ST6/MM6  */</i></td></tr>
<tr><th id="786">786</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_stmm7" title='__darwin_x86_avx_state64::__fpu_stmm7' data-ref="__darwin_x86_avx_state64::__fpu_stmm7">__fpu_stmm7</dfn>;		<i>/* ST7/MM7  */</i></td></tr>
<tr><th id="787">787</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm0" title='__darwin_x86_avx_state64::__fpu_xmm0' data-ref="__darwin_x86_avx_state64::__fpu_xmm0">__fpu_xmm0</dfn>;		<i>/* XMM 0  */</i></td></tr>
<tr><th id="788">788</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm1" title='__darwin_x86_avx_state64::__fpu_xmm1' data-ref="__darwin_x86_avx_state64::__fpu_xmm1">__fpu_xmm1</dfn>;		<i>/* XMM 1  */</i></td></tr>
<tr><th id="789">789</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm2" title='__darwin_x86_avx_state64::__fpu_xmm2' data-ref="__darwin_x86_avx_state64::__fpu_xmm2">__fpu_xmm2</dfn>;		<i>/* XMM 2  */</i></td></tr>
<tr><th id="790">790</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm3" title='__darwin_x86_avx_state64::__fpu_xmm3' data-ref="__darwin_x86_avx_state64::__fpu_xmm3">__fpu_xmm3</dfn>;		<i>/* XMM 3  */</i></td></tr>
<tr><th id="791">791</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm4" title='__darwin_x86_avx_state64::__fpu_xmm4' data-ref="__darwin_x86_avx_state64::__fpu_xmm4">__fpu_xmm4</dfn>;		<i>/* XMM 4  */</i></td></tr>
<tr><th id="792">792</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm5" title='__darwin_x86_avx_state64::__fpu_xmm5' data-ref="__darwin_x86_avx_state64::__fpu_xmm5">__fpu_xmm5</dfn>;		<i>/* XMM 5  */</i></td></tr>
<tr><th id="793">793</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm6" title='__darwin_x86_avx_state64::__fpu_xmm6' data-ref="__darwin_x86_avx_state64::__fpu_xmm6">__fpu_xmm6</dfn>;		<i>/* XMM 6  */</i></td></tr>
<tr><th id="794">794</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm7" title='__darwin_x86_avx_state64::__fpu_xmm7' data-ref="__darwin_x86_avx_state64::__fpu_xmm7">__fpu_xmm7</dfn>;		<i>/* XMM 7  */</i></td></tr>
<tr><th id="795">795</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm8" title='__darwin_x86_avx_state64::__fpu_xmm8' data-ref="__darwin_x86_avx_state64::__fpu_xmm8">__fpu_xmm8</dfn>;		<i>/* XMM 8  */</i></td></tr>
<tr><th id="796">796</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm9" title='__darwin_x86_avx_state64::__fpu_xmm9' data-ref="__darwin_x86_avx_state64::__fpu_xmm9">__fpu_xmm9</dfn>;		<i>/* XMM 9  */</i></td></tr>
<tr><th id="797">797</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm10" title='__darwin_x86_avx_state64::__fpu_xmm10' data-ref="__darwin_x86_avx_state64::__fpu_xmm10">__fpu_xmm10</dfn>;		<i>/* XMM 10  */</i></td></tr>
<tr><th id="798">798</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm11" title='__darwin_x86_avx_state64::__fpu_xmm11' data-ref="__darwin_x86_avx_state64::__fpu_xmm11">__fpu_xmm11</dfn>;		<i>/* XMM 11 */</i></td></tr>
<tr><th id="799">799</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm12" title='__darwin_x86_avx_state64::__fpu_xmm12' data-ref="__darwin_x86_avx_state64::__fpu_xmm12">__fpu_xmm12</dfn>;		<i>/* XMM 12  */</i></td></tr>
<tr><th id="800">800</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm13" title='__darwin_x86_avx_state64::__fpu_xmm13' data-ref="__darwin_x86_avx_state64::__fpu_xmm13">__fpu_xmm13</dfn>;		<i>/* XMM 13  */</i></td></tr>
<tr><th id="801">801</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm14" title='__darwin_x86_avx_state64::__fpu_xmm14' data-ref="__darwin_x86_avx_state64::__fpu_xmm14">__fpu_xmm14</dfn>;		<i>/* XMM 14  */</i></td></tr>
<tr><th id="802">802</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_xmm15" title='__darwin_x86_avx_state64::__fpu_xmm15' data-ref="__darwin_x86_avx_state64::__fpu_xmm15">__fpu_xmm15</dfn>;		<i>/* XMM 15  */</i></td></tr>
<tr><th id="803">803</th><td>	<em>char</em>			<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_rsrv4" title='__darwin_x86_avx_state64::__fpu_rsrv4' data-ref="__darwin_x86_avx_state64::__fpu_rsrv4">__fpu_rsrv4</dfn>[<var>6</var>*<var>16</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="804">804</th><td>	<em>int</em> 			<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_reserved1" title='__darwin_x86_avx_state64::__fpu_reserved1' data-ref="__darwin_x86_avx_state64::__fpu_reserved1">__fpu_reserved1</dfn>;</td></tr>
<tr><th id="805">805</th><td>	<em>char</em>			<dfn class="decl" id="__darwin_x86_avx_state64::__avx_reserved1" title='__darwin_x86_avx_state64::__avx_reserved1' data-ref="__darwin_x86_avx_state64::__avx_reserved1">__avx_reserved1</dfn>[<var>64</var>];</td></tr>
<tr><th id="806">806</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh0" title='__darwin_x86_avx_state64::__fpu_ymmh0' data-ref="__darwin_x86_avx_state64::__fpu_ymmh0">__fpu_ymmh0</dfn>;		<i>/* YMMH 0  */</i></td></tr>
<tr><th id="807">807</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh1" title='__darwin_x86_avx_state64::__fpu_ymmh1' data-ref="__darwin_x86_avx_state64::__fpu_ymmh1">__fpu_ymmh1</dfn>;		<i>/* YMMH 1  */</i></td></tr>
<tr><th id="808">808</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh2" title='__darwin_x86_avx_state64::__fpu_ymmh2' data-ref="__darwin_x86_avx_state64::__fpu_ymmh2">__fpu_ymmh2</dfn>;		<i>/* YMMH 2  */</i></td></tr>
<tr><th id="809">809</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh3" title='__darwin_x86_avx_state64::__fpu_ymmh3' data-ref="__darwin_x86_avx_state64::__fpu_ymmh3">__fpu_ymmh3</dfn>;		<i>/* YMMH 3  */</i></td></tr>
<tr><th id="810">810</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh4" title='__darwin_x86_avx_state64::__fpu_ymmh4' data-ref="__darwin_x86_avx_state64::__fpu_ymmh4">__fpu_ymmh4</dfn>;		<i>/* YMMH 4  */</i></td></tr>
<tr><th id="811">811</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh5" title='__darwin_x86_avx_state64::__fpu_ymmh5' data-ref="__darwin_x86_avx_state64::__fpu_ymmh5">__fpu_ymmh5</dfn>;		<i>/* YMMH 5  */</i></td></tr>
<tr><th id="812">812</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh6" title='__darwin_x86_avx_state64::__fpu_ymmh6' data-ref="__darwin_x86_avx_state64::__fpu_ymmh6">__fpu_ymmh6</dfn>;		<i>/* YMMH 6  */</i></td></tr>
<tr><th id="813">813</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh7" title='__darwin_x86_avx_state64::__fpu_ymmh7' data-ref="__darwin_x86_avx_state64::__fpu_ymmh7">__fpu_ymmh7</dfn>;		<i>/* YMMH 7  */</i></td></tr>
<tr><th id="814">814</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh8" title='__darwin_x86_avx_state64::__fpu_ymmh8' data-ref="__darwin_x86_avx_state64::__fpu_ymmh8">__fpu_ymmh8</dfn>;		<i>/* YMMH 8  */</i></td></tr>
<tr><th id="815">815</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh9" title='__darwin_x86_avx_state64::__fpu_ymmh9' data-ref="__darwin_x86_avx_state64::__fpu_ymmh9">__fpu_ymmh9</dfn>;		<i>/* YMMH 9  */</i></td></tr>
<tr><th id="816">816</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh10" title='__darwin_x86_avx_state64::__fpu_ymmh10' data-ref="__darwin_x86_avx_state64::__fpu_ymmh10">__fpu_ymmh10</dfn>;		<i>/* YMMH 10  */</i></td></tr>
<tr><th id="817">817</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh11" title='__darwin_x86_avx_state64::__fpu_ymmh11' data-ref="__darwin_x86_avx_state64::__fpu_ymmh11">__fpu_ymmh11</dfn>;		<i>/* YMMH 11  */</i></td></tr>
<tr><th id="818">818</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh12" title='__darwin_x86_avx_state64::__fpu_ymmh12' data-ref="__darwin_x86_avx_state64::__fpu_ymmh12">__fpu_ymmh12</dfn>;		<i>/* YMMH 12  */</i></td></tr>
<tr><th id="819">819</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh13" title='__darwin_x86_avx_state64::__fpu_ymmh13' data-ref="__darwin_x86_avx_state64::__fpu_ymmh13">__fpu_ymmh13</dfn>;		<i>/* YMMH 13  */</i></td></tr>
<tr><th id="820">820</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh14" title='__darwin_x86_avx_state64::__fpu_ymmh14' data-ref="__darwin_x86_avx_state64::__fpu_ymmh14">__fpu_ymmh14</dfn>;		<i>/* YMMH 14  */</i></td></tr>
<tr><th id="821">821</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx_state64::__fpu_ymmh15" title='__darwin_x86_avx_state64::__fpu_ymmh15' data-ref="__darwin_x86_avx_state64::__fpu_ymmh15">__fpu_ymmh15</dfn>;		<i>/* YMMH 15  */</i></td></tr>
<tr><th id="822">822</th><td>};</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><u>#define	<dfn class="macro" id="_M/_STRUCT_X86_AVX512_STATE64" data-ref="_M/_STRUCT_X86_AVX512_STATE64">_STRUCT_X86_AVX512_STATE64</dfn>	struct <dfn class="type def" id="__darwin_x86_avx512_state64" title='__darwin_x86_avx512_state64' data-ref="__darwin_x86_avx512_state64">__darwin_x86_avx512_state64</dfn></u></td></tr>
<tr><th id="825">825</th><td><a class="macro" href="#824" title="struct __darwin_x86_avx512_state64" data-ref="_M/_STRUCT_X86_AVX512_STATE64">_STRUCT_X86_AVX512_STATE64</a></td></tr>
<tr><th id="826">826</th><td>{</td></tr>
<tr><th id="827">827</th><td>	<em>int</em> 			<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_reserved" title='__darwin_x86_avx512_state64::__fpu_reserved' data-ref="__darwin_x86_avx512_state64::__fpu_reserved">__fpu_reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="828">828</th><td>	<a class="macro" href="#91" title="struct __darwin_fp_control" data-ref="_M/_STRUCT_FP_CONTROL">_STRUCT_FP_CONTROL</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_fcw" title='__darwin_x86_avx512_state64::__fpu_fcw' data-ref="__darwin_x86_avx512_state64::__fpu_fcw">__fpu_fcw</dfn>;		<i>/* x87 FPU control word */</i></td></tr>
<tr><th id="829">829</th><td>	<a class="macro" href="#149" title="struct __darwin_fp_status" data-ref="_M/_STRUCT_FP_STATUS">_STRUCT_FP_STATUS</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_fsw" title='__darwin_x86_avx512_state64::__fpu_fsw' data-ref="__darwin_x86_avx512_state64::__fpu_fsw">__fpu_fsw</dfn>;		<i>/* x87 FPU status word */</i></td></tr>
<tr><th id="830">830</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint8_t" title='__uint8_t' data-type='unsigned char' data-ref="__uint8_t">__uint8_t</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ftw" title='__darwin_x86_avx512_state64::__fpu_ftw' data-ref="__darwin_x86_avx512_state64::__fpu_ftw">__fpu_ftw</dfn>;		<i>/* x87 FPU tag word */</i></td></tr>
<tr><th id="831">831</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint8_t" title='__uint8_t' data-type='unsigned char' data-ref="__uint8_t">__uint8_t</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_rsrv1" title='__darwin_x86_avx512_state64::__fpu_rsrv1' data-ref="__darwin_x86_avx512_state64::__fpu_rsrv1">__fpu_rsrv1</dfn>;		<i>/* reserved */</i> </td></tr>
<tr><th id="832">832</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_fop" title='__darwin_x86_avx512_state64::__fpu_fop' data-ref="__darwin_x86_avx512_state64::__fpu_fop">__fpu_fop</dfn>;		<i>/* x87 FPU Opcode */</i></td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>	<i>/* x87 FPU Instruction Pointer */</i></td></tr>
<tr><th id="835">835</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ip" title='__darwin_x86_avx512_state64::__fpu_ip' data-ref="__darwin_x86_avx512_state64::__fpu_ip">__fpu_ip</dfn>;		<i>/* offset */</i></td></tr>
<tr><th id="836">836</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_cs" title='__darwin_x86_avx512_state64::__fpu_cs' data-ref="__darwin_x86_avx512_state64::__fpu_cs">__fpu_cs</dfn>;		<i>/* Selector */</i></td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_rsrv2" title='__darwin_x86_avx512_state64::__fpu_rsrv2' data-ref="__darwin_x86_avx512_state64::__fpu_rsrv2">__fpu_rsrv2</dfn>;		<i>/* reserved */</i></td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>	<i>/* x87 FPU Instruction Operand(Data) Pointer */</i></td></tr>
<tr><th id="841">841</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_dp" title='__darwin_x86_avx512_state64::__fpu_dp' data-ref="__darwin_x86_avx512_state64::__fpu_dp">__fpu_dp</dfn>;		<i>/* offset */</i></td></tr>
<tr><th id="842">842</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ds" title='__darwin_x86_avx512_state64::__fpu_ds' data-ref="__darwin_x86_avx512_state64::__fpu_ds">__fpu_ds</dfn>;		<i>/* Selector */</i></td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_rsrv3" title='__darwin_x86_avx512_state64::__fpu_rsrv3' data-ref="__darwin_x86_avx512_state64::__fpu_rsrv3">__fpu_rsrv3</dfn>;		<i>/* reserved */</i></td></tr>
<tr><th id="845">845</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_mxcsr" title='__darwin_x86_avx512_state64::__fpu_mxcsr' data-ref="__darwin_x86_avx512_state64::__fpu_mxcsr">__fpu_mxcsr</dfn>;		<i>/* MXCSR Register state */</i></td></tr>
<tr><th id="846">846</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_mxcsrmask" title='__darwin_x86_avx512_state64::__fpu_mxcsrmask' data-ref="__darwin_x86_avx512_state64::__fpu_mxcsrmask">__fpu_mxcsrmask</dfn>;	<i>/* MXCSR mask */</i></td></tr>
<tr><th id="847">847</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_stmm0" title='__darwin_x86_avx512_state64::__fpu_stmm0' data-ref="__darwin_x86_avx512_state64::__fpu_stmm0">__fpu_stmm0</dfn>;		<i>/* ST0/MM0   */</i></td></tr>
<tr><th id="848">848</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_stmm1" title='__darwin_x86_avx512_state64::__fpu_stmm1' data-ref="__darwin_x86_avx512_state64::__fpu_stmm1">__fpu_stmm1</dfn>;		<i>/* ST1/MM1  */</i></td></tr>
<tr><th id="849">849</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_stmm2" title='__darwin_x86_avx512_state64::__fpu_stmm2' data-ref="__darwin_x86_avx512_state64::__fpu_stmm2">__fpu_stmm2</dfn>;		<i>/* ST2/MM2  */</i></td></tr>
<tr><th id="850">850</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_stmm3" title='__darwin_x86_avx512_state64::__fpu_stmm3' data-ref="__darwin_x86_avx512_state64::__fpu_stmm3">__fpu_stmm3</dfn>;		<i>/* ST3/MM3  */</i></td></tr>
<tr><th id="851">851</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_stmm4" title='__darwin_x86_avx512_state64::__fpu_stmm4' data-ref="__darwin_x86_avx512_state64::__fpu_stmm4">__fpu_stmm4</dfn>;		<i>/* ST4/MM4  */</i></td></tr>
<tr><th id="852">852</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_stmm5" title='__darwin_x86_avx512_state64::__fpu_stmm5' data-ref="__darwin_x86_avx512_state64::__fpu_stmm5">__fpu_stmm5</dfn>;		<i>/* ST5/MM5  */</i></td></tr>
<tr><th id="853">853</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_stmm6" title='__darwin_x86_avx512_state64::__fpu_stmm6' data-ref="__darwin_x86_avx512_state64::__fpu_stmm6">__fpu_stmm6</dfn>;		<i>/* ST6/MM6  */</i></td></tr>
<tr><th id="854">854</th><td>	<a class="macro" href="#193" title="struct __darwin_mmst_reg" data-ref="_M/_STRUCT_MMST_REG">_STRUCT_MMST_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_stmm7" title='__darwin_x86_avx512_state64::__fpu_stmm7' data-ref="__darwin_x86_avx512_state64::__fpu_stmm7">__fpu_stmm7</dfn>;		<i>/* ST7/MM7  */</i></td></tr>
<tr><th id="855">855</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm0" title='__darwin_x86_avx512_state64::__fpu_xmm0' data-ref="__darwin_x86_avx512_state64::__fpu_xmm0">__fpu_xmm0</dfn>;		<i>/* XMM 0  */</i></td></tr>
<tr><th id="856">856</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm1" title='__darwin_x86_avx512_state64::__fpu_xmm1' data-ref="__darwin_x86_avx512_state64::__fpu_xmm1">__fpu_xmm1</dfn>;		<i>/* XMM 1  */</i></td></tr>
<tr><th id="857">857</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm2" title='__darwin_x86_avx512_state64::__fpu_xmm2' data-ref="__darwin_x86_avx512_state64::__fpu_xmm2">__fpu_xmm2</dfn>;		<i>/* XMM 2  */</i></td></tr>
<tr><th id="858">858</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm3" title='__darwin_x86_avx512_state64::__fpu_xmm3' data-ref="__darwin_x86_avx512_state64::__fpu_xmm3">__fpu_xmm3</dfn>;		<i>/* XMM 3  */</i></td></tr>
<tr><th id="859">859</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm4" title='__darwin_x86_avx512_state64::__fpu_xmm4' data-ref="__darwin_x86_avx512_state64::__fpu_xmm4">__fpu_xmm4</dfn>;		<i>/* XMM 4  */</i></td></tr>
<tr><th id="860">860</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm5" title='__darwin_x86_avx512_state64::__fpu_xmm5' data-ref="__darwin_x86_avx512_state64::__fpu_xmm5">__fpu_xmm5</dfn>;		<i>/* XMM 5  */</i></td></tr>
<tr><th id="861">861</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm6" title='__darwin_x86_avx512_state64::__fpu_xmm6' data-ref="__darwin_x86_avx512_state64::__fpu_xmm6">__fpu_xmm6</dfn>;		<i>/* XMM 6  */</i></td></tr>
<tr><th id="862">862</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm7" title='__darwin_x86_avx512_state64::__fpu_xmm7' data-ref="__darwin_x86_avx512_state64::__fpu_xmm7">__fpu_xmm7</dfn>;		<i>/* XMM 7  */</i></td></tr>
<tr><th id="863">863</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm8" title='__darwin_x86_avx512_state64::__fpu_xmm8' data-ref="__darwin_x86_avx512_state64::__fpu_xmm8">__fpu_xmm8</dfn>;		<i>/* XMM 8  */</i></td></tr>
<tr><th id="864">864</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm9" title='__darwin_x86_avx512_state64::__fpu_xmm9' data-ref="__darwin_x86_avx512_state64::__fpu_xmm9">__fpu_xmm9</dfn>;		<i>/* XMM 9  */</i></td></tr>
<tr><th id="865">865</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm10" title='__darwin_x86_avx512_state64::__fpu_xmm10' data-ref="__darwin_x86_avx512_state64::__fpu_xmm10">__fpu_xmm10</dfn>;		<i>/* XMM 10  */</i></td></tr>
<tr><th id="866">866</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm11" title='__darwin_x86_avx512_state64::__fpu_xmm11' data-ref="__darwin_x86_avx512_state64::__fpu_xmm11">__fpu_xmm11</dfn>;		<i>/* XMM 11 */</i></td></tr>
<tr><th id="867">867</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm12" title='__darwin_x86_avx512_state64::__fpu_xmm12' data-ref="__darwin_x86_avx512_state64::__fpu_xmm12">__fpu_xmm12</dfn>;		<i>/* XMM 12  */</i></td></tr>
<tr><th id="868">868</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm13" title='__darwin_x86_avx512_state64::__fpu_xmm13' data-ref="__darwin_x86_avx512_state64::__fpu_xmm13">__fpu_xmm13</dfn>;		<i>/* XMM 13  */</i></td></tr>
<tr><th id="869">869</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm14" title='__darwin_x86_avx512_state64::__fpu_xmm14' data-ref="__darwin_x86_avx512_state64::__fpu_xmm14">__fpu_xmm14</dfn>;		<i>/* XMM 14  */</i></td></tr>
<tr><th id="870">870</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_xmm15" title='__darwin_x86_avx512_state64::__fpu_xmm15' data-ref="__darwin_x86_avx512_state64::__fpu_xmm15">__fpu_xmm15</dfn>;		<i>/* XMM 15  */</i></td></tr>
<tr><th id="871">871</th><td>	<em>char</em>			<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_rsrv4" title='__darwin_x86_avx512_state64::__fpu_rsrv4' data-ref="__darwin_x86_avx512_state64::__fpu_rsrv4">__fpu_rsrv4</dfn>[<var>6</var>*<var>16</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="872">872</th><td>	<em>int</em> 			<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_reserved1" title='__darwin_x86_avx512_state64::__fpu_reserved1' data-ref="__darwin_x86_avx512_state64::__fpu_reserved1">__fpu_reserved1</dfn>;</td></tr>
<tr><th id="873">873</th><td>	<em>char</em>			<dfn class="decl" id="__darwin_x86_avx512_state64::__avx_reserved1" title='__darwin_x86_avx512_state64::__avx_reserved1' data-ref="__darwin_x86_avx512_state64::__avx_reserved1">__avx_reserved1</dfn>[<var>64</var>];</td></tr>
<tr><th id="874">874</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh0" title='__darwin_x86_avx512_state64::__fpu_ymmh0' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh0">__fpu_ymmh0</dfn>;		<i>/* YMMH 0  */</i></td></tr>
<tr><th id="875">875</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh1" title='__darwin_x86_avx512_state64::__fpu_ymmh1' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh1">__fpu_ymmh1</dfn>;		<i>/* YMMH 1  */</i></td></tr>
<tr><th id="876">876</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh2" title='__darwin_x86_avx512_state64::__fpu_ymmh2' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh2">__fpu_ymmh2</dfn>;		<i>/* YMMH 2  */</i></td></tr>
<tr><th id="877">877</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh3" title='__darwin_x86_avx512_state64::__fpu_ymmh3' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh3">__fpu_ymmh3</dfn>;		<i>/* YMMH 3  */</i></td></tr>
<tr><th id="878">878</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh4" title='__darwin_x86_avx512_state64::__fpu_ymmh4' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh4">__fpu_ymmh4</dfn>;		<i>/* YMMH 4  */</i></td></tr>
<tr><th id="879">879</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh5" title='__darwin_x86_avx512_state64::__fpu_ymmh5' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh5">__fpu_ymmh5</dfn>;		<i>/* YMMH 5  */</i></td></tr>
<tr><th id="880">880</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh6" title='__darwin_x86_avx512_state64::__fpu_ymmh6' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh6">__fpu_ymmh6</dfn>;		<i>/* YMMH 6  */</i></td></tr>
<tr><th id="881">881</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh7" title='__darwin_x86_avx512_state64::__fpu_ymmh7' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh7">__fpu_ymmh7</dfn>;		<i>/* YMMH 7  */</i></td></tr>
<tr><th id="882">882</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh8" title='__darwin_x86_avx512_state64::__fpu_ymmh8' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh8">__fpu_ymmh8</dfn>;		<i>/* YMMH 8  */</i></td></tr>
<tr><th id="883">883</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh9" title='__darwin_x86_avx512_state64::__fpu_ymmh9' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh9">__fpu_ymmh9</dfn>;		<i>/* YMMH 9  */</i></td></tr>
<tr><th id="884">884</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh10" title='__darwin_x86_avx512_state64::__fpu_ymmh10' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh10">__fpu_ymmh10</dfn>;		<i>/* YMMH 10  */</i></td></tr>
<tr><th id="885">885</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh11" title='__darwin_x86_avx512_state64::__fpu_ymmh11' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh11">__fpu_ymmh11</dfn>;		<i>/* YMMH 11  */</i></td></tr>
<tr><th id="886">886</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh12" title='__darwin_x86_avx512_state64::__fpu_ymmh12' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh12">__fpu_ymmh12</dfn>;		<i>/* YMMH 12  */</i></td></tr>
<tr><th id="887">887</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh13" title='__darwin_x86_avx512_state64::__fpu_ymmh13' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh13">__fpu_ymmh13</dfn>;		<i>/* YMMH 13  */</i></td></tr>
<tr><th id="888">888</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh14" title='__darwin_x86_avx512_state64::__fpu_ymmh14' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh14">__fpu_ymmh14</dfn>;		<i>/* YMMH 14  */</i></td></tr>
<tr><th id="889">889</th><td>	<a class="macro" href="#212" title="struct __darwin_xmm_reg" data-ref="_M/_STRUCT_XMM_REG">_STRUCT_XMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_ymmh15" title='__darwin_x86_avx512_state64::__fpu_ymmh15' data-ref="__darwin_x86_avx512_state64::__fpu_ymmh15">__fpu_ymmh15</dfn>;		<i>/* YMMH 15  */</i></td></tr>
<tr><th id="890">890</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_k0" title='__darwin_x86_avx512_state64::__fpu_k0' data-ref="__darwin_x86_avx512_state64::__fpu_k0">__fpu_k0</dfn>;		<i>/* K0 */</i></td></tr>
<tr><th id="891">891</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_k1" title='__darwin_x86_avx512_state64::__fpu_k1' data-ref="__darwin_x86_avx512_state64::__fpu_k1">__fpu_k1</dfn>;		<i>/* K1 */</i></td></tr>
<tr><th id="892">892</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_k2" title='__darwin_x86_avx512_state64::__fpu_k2' data-ref="__darwin_x86_avx512_state64::__fpu_k2">__fpu_k2</dfn>;		<i>/* K2 */</i></td></tr>
<tr><th id="893">893</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_k3" title='__darwin_x86_avx512_state64::__fpu_k3' data-ref="__darwin_x86_avx512_state64::__fpu_k3">__fpu_k3</dfn>;		<i>/* K3 */</i></td></tr>
<tr><th id="894">894</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_k4" title='__darwin_x86_avx512_state64::__fpu_k4' data-ref="__darwin_x86_avx512_state64::__fpu_k4">__fpu_k4</dfn>;		<i>/* K4 */</i></td></tr>
<tr><th id="895">895</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_k5" title='__darwin_x86_avx512_state64::__fpu_k5' data-ref="__darwin_x86_avx512_state64::__fpu_k5">__fpu_k5</dfn>;		<i>/* K5 */</i></td></tr>
<tr><th id="896">896</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_k6" title='__darwin_x86_avx512_state64::__fpu_k6' data-ref="__darwin_x86_avx512_state64::__fpu_k6">__fpu_k6</dfn>;		<i>/* K6 */</i></td></tr>
<tr><th id="897">897</th><td>	<a class="macro" href="#258" title="struct __darwin_opmask_reg" data-ref="_M/_STRUCT_OPMASK_REG">_STRUCT_OPMASK_REG</a>	<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_k7" title='__darwin_x86_avx512_state64::__fpu_k7' data-ref="__darwin_x86_avx512_state64::__fpu_k7">__fpu_k7</dfn>;		<i>/* K7 */</i></td></tr>
<tr><th id="898">898</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh0" title='__darwin_x86_avx512_state64::__fpu_zmmh0' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh0">__fpu_zmmh0</dfn>;		<i>/* ZMMH 0  */</i></td></tr>
<tr><th id="899">899</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh1" title='__darwin_x86_avx512_state64::__fpu_zmmh1' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh1">__fpu_zmmh1</dfn>;		<i>/* ZMMH 1  */</i></td></tr>
<tr><th id="900">900</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh2" title='__darwin_x86_avx512_state64::__fpu_zmmh2' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh2">__fpu_zmmh2</dfn>;		<i>/* ZMMH 2  */</i></td></tr>
<tr><th id="901">901</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh3" title='__darwin_x86_avx512_state64::__fpu_zmmh3' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh3">__fpu_zmmh3</dfn>;		<i>/* ZMMH 3  */</i></td></tr>
<tr><th id="902">902</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh4" title='__darwin_x86_avx512_state64::__fpu_zmmh4' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh4">__fpu_zmmh4</dfn>;		<i>/* ZMMH 4  */</i></td></tr>
<tr><th id="903">903</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh5" title='__darwin_x86_avx512_state64::__fpu_zmmh5' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh5">__fpu_zmmh5</dfn>;		<i>/* ZMMH 5  */</i></td></tr>
<tr><th id="904">904</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh6" title='__darwin_x86_avx512_state64::__fpu_zmmh6' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh6">__fpu_zmmh6</dfn>;		<i>/* ZMMH 6  */</i></td></tr>
<tr><th id="905">905</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh7" title='__darwin_x86_avx512_state64::__fpu_zmmh7' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh7">__fpu_zmmh7</dfn>;		<i>/* ZMMH 7  */</i></td></tr>
<tr><th id="906">906</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh8" title='__darwin_x86_avx512_state64::__fpu_zmmh8' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh8">__fpu_zmmh8</dfn>;		<i>/* ZMMH 8  */</i></td></tr>
<tr><th id="907">907</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh9" title='__darwin_x86_avx512_state64::__fpu_zmmh9' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh9">__fpu_zmmh9</dfn>;		<i>/* ZMMH 9  */</i></td></tr>
<tr><th id="908">908</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh10" title='__darwin_x86_avx512_state64::__fpu_zmmh10' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh10">__fpu_zmmh10</dfn>;		<i>/* ZMMH 10  */</i></td></tr>
<tr><th id="909">909</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh11" title='__darwin_x86_avx512_state64::__fpu_zmmh11' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh11">__fpu_zmmh11</dfn>;		<i>/* ZMMH 11  */</i></td></tr>
<tr><th id="910">910</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh12" title='__darwin_x86_avx512_state64::__fpu_zmmh12' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh12">__fpu_zmmh12</dfn>;		<i>/* ZMMH 12  */</i></td></tr>
<tr><th id="911">911</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh13" title='__darwin_x86_avx512_state64::__fpu_zmmh13' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh13">__fpu_zmmh13</dfn>;		<i>/* ZMMH 13  */</i></td></tr>
<tr><th id="912">912</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh14" title='__darwin_x86_avx512_state64::__fpu_zmmh14' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh14">__fpu_zmmh14</dfn>;		<i>/* ZMMH 14  */</i></td></tr>
<tr><th id="913">913</th><td>	<a class="macro" href="#228" title="struct __darwin_ymm_reg" data-ref="_M/_STRUCT_YMM_REG">_STRUCT_YMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmmh15" title='__darwin_x86_avx512_state64::__fpu_zmmh15' data-ref="__darwin_x86_avx512_state64::__fpu_zmmh15">__fpu_zmmh15</dfn>;		<i>/* ZMMH 15  */</i></td></tr>
<tr><th id="914">914</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm16" title='__darwin_x86_avx512_state64::__fpu_zmm16' data-ref="__darwin_x86_avx512_state64::__fpu_zmm16">__fpu_zmm16</dfn>;		<i>/* ZMM 16  */</i></td></tr>
<tr><th id="915">915</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm17" title='__darwin_x86_avx512_state64::__fpu_zmm17' data-ref="__darwin_x86_avx512_state64::__fpu_zmm17">__fpu_zmm17</dfn>;		<i>/* ZMM 17  */</i></td></tr>
<tr><th id="916">916</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm18" title='__darwin_x86_avx512_state64::__fpu_zmm18' data-ref="__darwin_x86_avx512_state64::__fpu_zmm18">__fpu_zmm18</dfn>;		<i>/* ZMM 18  */</i></td></tr>
<tr><th id="917">917</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm19" title='__darwin_x86_avx512_state64::__fpu_zmm19' data-ref="__darwin_x86_avx512_state64::__fpu_zmm19">__fpu_zmm19</dfn>;		<i>/* ZMM 19  */</i></td></tr>
<tr><th id="918">918</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm20" title='__darwin_x86_avx512_state64::__fpu_zmm20' data-ref="__darwin_x86_avx512_state64::__fpu_zmm20">__fpu_zmm20</dfn>;		<i>/* ZMM 20  */</i></td></tr>
<tr><th id="919">919</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm21" title='__darwin_x86_avx512_state64::__fpu_zmm21' data-ref="__darwin_x86_avx512_state64::__fpu_zmm21">__fpu_zmm21</dfn>;		<i>/* ZMM 21  */</i></td></tr>
<tr><th id="920">920</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm22" title='__darwin_x86_avx512_state64::__fpu_zmm22' data-ref="__darwin_x86_avx512_state64::__fpu_zmm22">__fpu_zmm22</dfn>;		<i>/* ZMM 22  */</i></td></tr>
<tr><th id="921">921</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm23" title='__darwin_x86_avx512_state64::__fpu_zmm23' data-ref="__darwin_x86_avx512_state64::__fpu_zmm23">__fpu_zmm23</dfn>;		<i>/* ZMM 23  */</i></td></tr>
<tr><th id="922">922</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm24" title='__darwin_x86_avx512_state64::__fpu_zmm24' data-ref="__darwin_x86_avx512_state64::__fpu_zmm24">__fpu_zmm24</dfn>;		<i>/* ZMM 24  */</i></td></tr>
<tr><th id="923">923</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm25" title='__darwin_x86_avx512_state64::__fpu_zmm25' data-ref="__darwin_x86_avx512_state64::__fpu_zmm25">__fpu_zmm25</dfn>;		<i>/* ZMM 25  */</i></td></tr>
<tr><th id="924">924</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm26" title='__darwin_x86_avx512_state64::__fpu_zmm26' data-ref="__darwin_x86_avx512_state64::__fpu_zmm26">__fpu_zmm26</dfn>;		<i>/* ZMM 26  */</i></td></tr>
<tr><th id="925">925</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm27" title='__darwin_x86_avx512_state64::__fpu_zmm27' data-ref="__darwin_x86_avx512_state64::__fpu_zmm27">__fpu_zmm27</dfn>;		<i>/* ZMM 27  */</i></td></tr>
<tr><th id="926">926</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm28" title='__darwin_x86_avx512_state64::__fpu_zmm28' data-ref="__darwin_x86_avx512_state64::__fpu_zmm28">__fpu_zmm28</dfn>;		<i>/* ZMM 28  */</i></td></tr>
<tr><th id="927">927</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm29" title='__darwin_x86_avx512_state64::__fpu_zmm29' data-ref="__darwin_x86_avx512_state64::__fpu_zmm29">__fpu_zmm29</dfn>;		<i>/* ZMM 29  */</i></td></tr>
<tr><th id="928">928</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm30" title='__darwin_x86_avx512_state64::__fpu_zmm30' data-ref="__darwin_x86_avx512_state64::__fpu_zmm30">__fpu_zmm30</dfn>;		<i>/* ZMM 30  */</i></td></tr>
<tr><th id="929">929</th><td>	<a class="macro" href="#244" title="struct __darwin_zmm_reg" data-ref="_M/_STRUCT_ZMM_REG">_STRUCT_ZMM_REG</a>		<dfn class="decl" id="__darwin_x86_avx512_state64::__fpu_zmm31" title='__darwin_x86_avx512_state64::__fpu_zmm31' data-ref="__darwin_x86_avx512_state64::__fpu_zmm31">__fpu_zmm31</dfn>;		<i>/* ZMM 31  */</i></td></tr>
<tr><th id="930">930</th><td>};</td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td><u>#<span data-ppcond="704">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="933">933</th><td><u>#define	_STRUCT_X86_FLOAT_STATE64	struct x86_float_state64</u></td></tr>
<tr><th id="934">934</th><td>_STRUCT_X86_FLOAT_STATE64</td></tr>
<tr><th id="935">935</th><td>{</td></tr>
<tr><th id="936">936</th><td>	<em>int</em> 			fpu_reserved[<var>2</var>];</td></tr>
<tr><th id="937">937</th><td>	_STRUCT_FP_CONTROL	fpu_fcw;		<i>/* x87 FPU control word */</i></td></tr>
<tr><th id="938">938</th><td>	_STRUCT_FP_STATUS	fpu_fsw;		<i>/* x87 FPU status word */</i></td></tr>
<tr><th id="939">939</th><td>	__uint8_t		fpu_ftw;		<i>/* x87 FPU tag word */</i></td></tr>
<tr><th id="940">940</th><td>	__uint8_t		fpu_rsrv1;		<i>/* reserved */</i> </td></tr>
<tr><th id="941">941</th><td>	__uint16_t		fpu_fop;		<i>/* x87 FPU Opcode */</i></td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>	<i>/* x87 FPU Instruction Pointer */</i></td></tr>
<tr><th id="944">944</th><td>	__uint32_t		fpu_ip;			<i>/* offset */</i></td></tr>
<tr><th id="945">945</th><td>	__uint16_t		fpu_cs;			<i>/* Selector */</i></td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>	__uint16_t		fpu_rsrv2;		<i>/* reserved */</i></td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>	<i>/* x87 FPU Instruction Operand(Data) Pointer */</i></td></tr>
<tr><th id="950">950</th><td>	__uint32_t		fpu_dp;			<i>/* offset */</i></td></tr>
<tr><th id="951">951</th><td>	__uint16_t		fpu_ds;			<i>/* Selector */</i></td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>	__uint16_t		fpu_rsrv3;		<i>/* reserved */</i></td></tr>
<tr><th id="954">954</th><td>	__uint32_t		fpu_mxcsr;		<i>/* MXCSR Register state */</i></td></tr>
<tr><th id="955">955</th><td>	__uint32_t		fpu_mxcsrmask;		<i>/* MXCSR mask */</i></td></tr>
<tr><th id="956">956</th><td>	_STRUCT_MMST_REG	fpu_stmm0;		<i>/* ST0/MM0   */</i></td></tr>
<tr><th id="957">957</th><td>	_STRUCT_MMST_REG	fpu_stmm1;		<i>/* ST1/MM1  */</i></td></tr>
<tr><th id="958">958</th><td>	_STRUCT_MMST_REG	fpu_stmm2;		<i>/* ST2/MM2  */</i></td></tr>
<tr><th id="959">959</th><td>	_STRUCT_MMST_REG	fpu_stmm3;		<i>/* ST3/MM3  */</i></td></tr>
<tr><th id="960">960</th><td>	_STRUCT_MMST_REG	fpu_stmm4;		<i>/* ST4/MM4  */</i></td></tr>
<tr><th id="961">961</th><td>	_STRUCT_MMST_REG	fpu_stmm5;		<i>/* ST5/MM5  */</i></td></tr>
<tr><th id="962">962</th><td>	_STRUCT_MMST_REG	fpu_stmm6;		<i>/* ST6/MM6  */</i></td></tr>
<tr><th id="963">963</th><td>	_STRUCT_MMST_REG	fpu_stmm7;		<i>/* ST7/MM7  */</i></td></tr>
<tr><th id="964">964</th><td>	_STRUCT_XMM_REG		fpu_xmm0;		<i>/* XMM 0  */</i></td></tr>
<tr><th id="965">965</th><td>	_STRUCT_XMM_REG		fpu_xmm1;		<i>/* XMM 1  */</i></td></tr>
<tr><th id="966">966</th><td>	_STRUCT_XMM_REG		fpu_xmm2;		<i>/* XMM 2  */</i></td></tr>
<tr><th id="967">967</th><td>	_STRUCT_XMM_REG		fpu_xmm3;		<i>/* XMM 3  */</i></td></tr>
<tr><th id="968">968</th><td>	_STRUCT_XMM_REG		fpu_xmm4;		<i>/* XMM 4  */</i></td></tr>
<tr><th id="969">969</th><td>	_STRUCT_XMM_REG		fpu_xmm5;		<i>/* XMM 5  */</i></td></tr>
<tr><th id="970">970</th><td>	_STRUCT_XMM_REG		fpu_xmm6;		<i>/* XMM 6  */</i></td></tr>
<tr><th id="971">971</th><td>	_STRUCT_XMM_REG		fpu_xmm7;		<i>/* XMM 7  */</i></td></tr>
<tr><th id="972">972</th><td>	_STRUCT_XMM_REG		fpu_xmm8;		<i>/* XMM 8  */</i></td></tr>
<tr><th id="973">973</th><td>	_STRUCT_XMM_REG		fpu_xmm9;		<i>/* XMM 9  */</i></td></tr>
<tr><th id="974">974</th><td>	_STRUCT_XMM_REG		fpu_xmm10;		<i>/* XMM 10  */</i></td></tr>
<tr><th id="975">975</th><td>	_STRUCT_XMM_REG		fpu_xmm11;		<i>/* XMM 11 */</i></td></tr>
<tr><th id="976">976</th><td>	_STRUCT_XMM_REG		fpu_xmm12;		<i>/* XMM 12  */</i></td></tr>
<tr><th id="977">977</th><td>	_STRUCT_XMM_REG		fpu_xmm13;		<i>/* XMM 13  */</i></td></tr>
<tr><th id="978">978</th><td>	_STRUCT_XMM_REG		fpu_xmm14;		<i>/* XMM 14  */</i></td></tr>
<tr><th id="979">979</th><td>	_STRUCT_XMM_REG		fpu_xmm15;		<i>/* XMM 15  */</i></td></tr>
<tr><th id="980">980</th><td>	<em>char</em>			fpu_rsrv4[<var>6</var>*<var>16</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="981">981</th><td>	<em>int</em> 			fpu_reserved1;</td></tr>
<tr><th id="982">982</th><td>};</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td><u>#define	_STRUCT_X86_AVX_STATE64	struct x86_avx_state64</u></td></tr>
<tr><th id="985">985</th><td>_STRUCT_X86_AVX_STATE64</td></tr>
<tr><th id="986">986</th><td>{</td></tr>
<tr><th id="987">987</th><td>	<em>int</em> 			fpu_reserved[<var>2</var>];</td></tr>
<tr><th id="988">988</th><td>	_STRUCT_FP_CONTROL	fpu_fcw;		<i>/* x87 FPU control word */</i></td></tr>
<tr><th id="989">989</th><td>	_STRUCT_FP_STATUS	fpu_fsw;		<i>/* x87 FPU status word */</i></td></tr>
<tr><th id="990">990</th><td>	__uint8_t		fpu_ftw;		<i>/* x87 FPU tag word */</i></td></tr>
<tr><th id="991">991</th><td>	__uint8_t		fpu_rsrv1;		<i>/* reserved */</i> </td></tr>
<tr><th id="992">992</th><td>	__uint16_t		fpu_fop;		<i>/* x87 FPU Opcode */</i></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>	<i>/* x87 FPU Instruction Pointer */</i></td></tr>
<tr><th id="995">995</th><td>	__uint32_t		fpu_ip;			<i>/* offset */</i></td></tr>
<tr><th id="996">996</th><td>	__uint16_t		fpu_cs;			<i>/* Selector */</i></td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>	__uint16_t		fpu_rsrv2;		<i>/* reserved */</i></td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td>	<i>/* x87 FPU Instruction Operand(Data) Pointer */</i></td></tr>
<tr><th id="1001">1001</th><td>	__uint32_t		fpu_dp;			<i>/* offset */</i></td></tr>
<tr><th id="1002">1002</th><td>	__uint16_t		fpu_ds;			<i>/* Selector */</i></td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>	__uint16_t		fpu_rsrv3;		<i>/* reserved */</i></td></tr>
<tr><th id="1005">1005</th><td>	__uint32_t		fpu_mxcsr;		<i>/* MXCSR Register state */</i></td></tr>
<tr><th id="1006">1006</th><td>	__uint32_t		fpu_mxcsrmask;		<i>/* MXCSR mask */</i></td></tr>
<tr><th id="1007">1007</th><td>	_STRUCT_MMST_REG	fpu_stmm0;		<i>/* ST0/MM0   */</i></td></tr>
<tr><th id="1008">1008</th><td>	_STRUCT_MMST_REG	fpu_stmm1;		<i>/* ST1/MM1  */</i></td></tr>
<tr><th id="1009">1009</th><td>	_STRUCT_MMST_REG	fpu_stmm2;		<i>/* ST2/MM2  */</i></td></tr>
<tr><th id="1010">1010</th><td>	_STRUCT_MMST_REG	fpu_stmm3;		<i>/* ST3/MM3  */</i></td></tr>
<tr><th id="1011">1011</th><td>	_STRUCT_MMST_REG	fpu_stmm4;		<i>/* ST4/MM4  */</i></td></tr>
<tr><th id="1012">1012</th><td>	_STRUCT_MMST_REG	fpu_stmm5;		<i>/* ST5/MM5  */</i></td></tr>
<tr><th id="1013">1013</th><td>	_STRUCT_MMST_REG	fpu_stmm6;		<i>/* ST6/MM6  */</i></td></tr>
<tr><th id="1014">1014</th><td>	_STRUCT_MMST_REG	fpu_stmm7;		<i>/* ST7/MM7  */</i></td></tr>
<tr><th id="1015">1015</th><td>	_STRUCT_XMM_REG		fpu_xmm0;		<i>/* XMM 0  */</i></td></tr>
<tr><th id="1016">1016</th><td>	_STRUCT_XMM_REG		fpu_xmm1;		<i>/* XMM 1  */</i></td></tr>
<tr><th id="1017">1017</th><td>	_STRUCT_XMM_REG		fpu_xmm2;		<i>/* XMM 2  */</i></td></tr>
<tr><th id="1018">1018</th><td>	_STRUCT_XMM_REG		fpu_xmm3;		<i>/* XMM 3  */</i></td></tr>
<tr><th id="1019">1019</th><td>	_STRUCT_XMM_REG		fpu_xmm4;		<i>/* XMM 4  */</i></td></tr>
<tr><th id="1020">1020</th><td>	_STRUCT_XMM_REG		fpu_xmm5;		<i>/* XMM 5  */</i></td></tr>
<tr><th id="1021">1021</th><td>	_STRUCT_XMM_REG		fpu_xmm6;		<i>/* XMM 6  */</i></td></tr>
<tr><th id="1022">1022</th><td>	_STRUCT_XMM_REG		fpu_xmm7;		<i>/* XMM 7  */</i></td></tr>
<tr><th id="1023">1023</th><td>	_STRUCT_XMM_REG		fpu_xmm8;		<i>/* XMM 8  */</i></td></tr>
<tr><th id="1024">1024</th><td>	_STRUCT_XMM_REG		fpu_xmm9;		<i>/* XMM 9  */</i></td></tr>
<tr><th id="1025">1025</th><td>	_STRUCT_XMM_REG		fpu_xmm10;		<i>/* XMM 10  */</i></td></tr>
<tr><th id="1026">1026</th><td>	_STRUCT_XMM_REG		fpu_xmm11;		<i>/* XMM 11 */</i></td></tr>
<tr><th id="1027">1027</th><td>	_STRUCT_XMM_REG		fpu_xmm12;		<i>/* XMM 12  */</i></td></tr>
<tr><th id="1028">1028</th><td>	_STRUCT_XMM_REG		fpu_xmm13;		<i>/* XMM 13  */</i></td></tr>
<tr><th id="1029">1029</th><td>	_STRUCT_XMM_REG		fpu_xmm14;		<i>/* XMM 14  */</i></td></tr>
<tr><th id="1030">1030</th><td>	_STRUCT_XMM_REG		fpu_xmm15;		<i>/* XMM 15  */</i></td></tr>
<tr><th id="1031">1031</th><td>	<em>char</em>			fpu_rsrv4[<var>6</var>*<var>16</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="1032">1032</th><td>	<em>int</em> 			fpu_reserved1;</td></tr>
<tr><th id="1033">1033</th><td>	<em>char</em>			avx_reserved1[<var>64</var>];</td></tr>
<tr><th id="1034">1034</th><td>	_STRUCT_XMM_REG		fpu_ymmh0;		<i>/* YMMH 0  */</i></td></tr>
<tr><th id="1035">1035</th><td>	_STRUCT_XMM_REG		fpu_ymmh1;		<i>/* YMMH 1  */</i></td></tr>
<tr><th id="1036">1036</th><td>	_STRUCT_XMM_REG		fpu_ymmh2;		<i>/* YMMH 2  */</i></td></tr>
<tr><th id="1037">1037</th><td>	_STRUCT_XMM_REG		fpu_ymmh3;		<i>/* YMMH 3  */</i></td></tr>
<tr><th id="1038">1038</th><td>	_STRUCT_XMM_REG		fpu_ymmh4;		<i>/* YMMH 4  */</i></td></tr>
<tr><th id="1039">1039</th><td>	_STRUCT_XMM_REG		fpu_ymmh5;		<i>/* YMMH 5  */</i></td></tr>
<tr><th id="1040">1040</th><td>	_STRUCT_XMM_REG		fpu_ymmh6;		<i>/* YMMH 6  */</i></td></tr>
<tr><th id="1041">1041</th><td>	_STRUCT_XMM_REG		fpu_ymmh7;		<i>/* YMMH 7  */</i></td></tr>
<tr><th id="1042">1042</th><td>	_STRUCT_XMM_REG		fpu_ymmh8;		<i>/* YMMH 8  */</i></td></tr>
<tr><th id="1043">1043</th><td>	_STRUCT_XMM_REG		fpu_ymmh9;		<i>/* YMMH 9  */</i></td></tr>
<tr><th id="1044">1044</th><td>	_STRUCT_XMM_REG		fpu_ymmh10;		<i>/* YMMH 10  */</i></td></tr>
<tr><th id="1045">1045</th><td>	_STRUCT_XMM_REG		fpu_ymmh11;		<i>/* YMMH 11  */</i></td></tr>
<tr><th id="1046">1046</th><td>	_STRUCT_XMM_REG		fpu_ymmh12;		<i>/* YMMH 12  */</i></td></tr>
<tr><th id="1047">1047</th><td>	_STRUCT_XMM_REG		fpu_ymmh13;		<i>/* YMMH 13  */</i></td></tr>
<tr><th id="1048">1048</th><td>	_STRUCT_XMM_REG		fpu_ymmh14;		<i>/* YMMH 14  */</i></td></tr>
<tr><th id="1049">1049</th><td>	_STRUCT_XMM_REG		fpu_ymmh15;		<i>/* YMMH 15  */</i></td></tr>
<tr><th id="1050">1050</th><td>};</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td><u>#define	_STRUCT_X86_AVX512_STATE64	struct x86_avx512_state64</u></td></tr>
<tr><th id="1053">1053</th><td>_STRUCT_X86_AVX512_STATE64</td></tr>
<tr><th id="1054">1054</th><td>{</td></tr>
<tr><th id="1055">1055</th><td>	<em>int</em> 			fpu_reserved[<var>2</var>];</td></tr>
<tr><th id="1056">1056</th><td>	_STRUCT_FP_CONTROL	fpu_fcw;		<i>/* x87 FPU control word */</i></td></tr>
<tr><th id="1057">1057</th><td>	_STRUCT_FP_STATUS	fpu_fsw;		<i>/* x87 FPU status word */</i></td></tr>
<tr><th id="1058">1058</th><td>	__uint8_t		fpu_ftw;		<i>/* x87 FPU tag word */</i></td></tr>
<tr><th id="1059">1059</th><td>	__uint8_t		fpu_rsrv1;		<i>/* reserved */</i> </td></tr>
<tr><th id="1060">1060</th><td>	__uint16_t		fpu_fop;		<i>/* x87 FPU Opcode */</i></td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td>	<i>/* x87 FPU Instruction Pointer */</i></td></tr>
<tr><th id="1063">1063</th><td>	__uint32_t		fpu_ip;		<i>/* offset */</i></td></tr>
<tr><th id="1064">1064</th><td>	__uint16_t		fpu_cs;		<i>/* Selector */</i></td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td>	__uint16_t		fpu_rsrv2;		<i>/* reserved */</i></td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>	<i>/* x87 FPU Instruction Operand(Data) Pointer */</i></td></tr>
<tr><th id="1069">1069</th><td>	__uint32_t		fpu_dp;		<i>/* offset */</i></td></tr>
<tr><th id="1070">1070</th><td>	__uint16_t		fpu_ds;		<i>/* Selector */</i></td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>	__uint16_t		fpu_rsrv3;		<i>/* reserved */</i></td></tr>
<tr><th id="1073">1073</th><td>	__uint32_t		fpu_mxcsr;		<i>/* MXCSR Register state */</i></td></tr>
<tr><th id="1074">1074</th><td>	__uint32_t		fpu_mxcsrmask;	<i>/* MXCSR mask */</i></td></tr>
<tr><th id="1075">1075</th><td>	_STRUCT_MMST_REG	fpu_stmm0;		<i>/* ST0/MM0   */</i></td></tr>
<tr><th id="1076">1076</th><td>	_STRUCT_MMST_REG	fpu_stmm1;		<i>/* ST1/MM1  */</i></td></tr>
<tr><th id="1077">1077</th><td>	_STRUCT_MMST_REG	fpu_stmm2;		<i>/* ST2/MM2  */</i></td></tr>
<tr><th id="1078">1078</th><td>	_STRUCT_MMST_REG	fpu_stmm3;		<i>/* ST3/MM3  */</i></td></tr>
<tr><th id="1079">1079</th><td>	_STRUCT_MMST_REG	fpu_stmm4;		<i>/* ST4/MM4  */</i></td></tr>
<tr><th id="1080">1080</th><td>	_STRUCT_MMST_REG	fpu_stmm5;		<i>/* ST5/MM5  */</i></td></tr>
<tr><th id="1081">1081</th><td>	_STRUCT_MMST_REG	fpu_stmm6;		<i>/* ST6/MM6  */</i></td></tr>
<tr><th id="1082">1082</th><td>	_STRUCT_MMST_REG	fpu_stmm7;		<i>/* ST7/MM7  */</i></td></tr>
<tr><th id="1083">1083</th><td>	_STRUCT_XMM_REG		fpu_xmm0;		<i>/* XMM 0  */</i></td></tr>
<tr><th id="1084">1084</th><td>	_STRUCT_XMM_REG		fpu_xmm1;		<i>/* XMM 1  */</i></td></tr>
<tr><th id="1085">1085</th><td>	_STRUCT_XMM_REG		fpu_xmm2;		<i>/* XMM 2  */</i></td></tr>
<tr><th id="1086">1086</th><td>	_STRUCT_XMM_REG		fpu_xmm3;		<i>/* XMM 3  */</i></td></tr>
<tr><th id="1087">1087</th><td>	_STRUCT_XMM_REG		fpu_xmm4;		<i>/* XMM 4  */</i></td></tr>
<tr><th id="1088">1088</th><td>	_STRUCT_XMM_REG		fpu_xmm5;		<i>/* XMM 5  */</i></td></tr>
<tr><th id="1089">1089</th><td>	_STRUCT_XMM_REG		fpu_xmm6;		<i>/* XMM 6  */</i></td></tr>
<tr><th id="1090">1090</th><td>	_STRUCT_XMM_REG		fpu_xmm7;		<i>/* XMM 7  */</i></td></tr>
<tr><th id="1091">1091</th><td>	_STRUCT_XMM_REG		fpu_xmm8;		<i>/* XMM 8  */</i></td></tr>
<tr><th id="1092">1092</th><td>	_STRUCT_XMM_REG		fpu_xmm9;		<i>/* XMM 9  */</i></td></tr>
<tr><th id="1093">1093</th><td>	_STRUCT_XMM_REG		fpu_xmm10;		<i>/* XMM 10  */</i></td></tr>
<tr><th id="1094">1094</th><td>	_STRUCT_XMM_REG		fpu_xmm11;		<i>/* XMM 11 */</i></td></tr>
<tr><th id="1095">1095</th><td>	_STRUCT_XMM_REG		fpu_xmm12;		<i>/* XMM 12  */</i></td></tr>
<tr><th id="1096">1096</th><td>	_STRUCT_XMM_REG		fpu_xmm13;		<i>/* XMM 13  */</i></td></tr>
<tr><th id="1097">1097</th><td>	_STRUCT_XMM_REG		fpu_xmm14;		<i>/* XMM 14  */</i></td></tr>
<tr><th id="1098">1098</th><td>	_STRUCT_XMM_REG		fpu_xmm15;		<i>/* XMM 15  */</i></td></tr>
<tr><th id="1099">1099</th><td>	<em>char</em>			fpu_rsrv4[<var>6</var>*<var>16</var>];	<i>/* reserved */</i></td></tr>
<tr><th id="1100">1100</th><td>	<em>int</em> 			fpu_reserved1;</td></tr>
<tr><th id="1101">1101</th><td>	<em>char</em>			avx_reserved1[<var>64</var>];</td></tr>
<tr><th id="1102">1102</th><td>	_STRUCT_XMM_REG		fpu_ymmh0;		<i>/* YMMH 0  */</i></td></tr>
<tr><th id="1103">1103</th><td>	_STRUCT_XMM_REG		fpu_ymmh1;		<i>/* YMMH 1  */</i></td></tr>
<tr><th id="1104">1104</th><td>	_STRUCT_XMM_REG		fpu_ymmh2;		<i>/* YMMH 2  */</i></td></tr>
<tr><th id="1105">1105</th><td>	_STRUCT_XMM_REG		fpu_ymmh3;		<i>/* YMMH 3  */</i></td></tr>
<tr><th id="1106">1106</th><td>	_STRUCT_XMM_REG		fpu_ymmh4;		<i>/* YMMH 4  */</i></td></tr>
<tr><th id="1107">1107</th><td>	_STRUCT_XMM_REG		fpu_ymmh5;		<i>/* YMMH 5  */</i></td></tr>
<tr><th id="1108">1108</th><td>	_STRUCT_XMM_REG		fpu_ymmh6;		<i>/* YMMH 6  */</i></td></tr>
<tr><th id="1109">1109</th><td>	_STRUCT_XMM_REG		fpu_ymmh7;		<i>/* YMMH 7  */</i></td></tr>
<tr><th id="1110">1110</th><td>	_STRUCT_XMM_REG		fpu_ymmh8;		<i>/* YMMH 8  */</i></td></tr>
<tr><th id="1111">1111</th><td>	_STRUCT_XMM_REG		fpu_ymmh9;		<i>/* YMMH 9  */</i></td></tr>
<tr><th id="1112">1112</th><td>	_STRUCT_XMM_REG		fpu_ymmh10;		<i>/* YMMH 10  */</i></td></tr>
<tr><th id="1113">1113</th><td>	_STRUCT_XMM_REG		fpu_ymmh11;		<i>/* YMMH 11  */</i></td></tr>
<tr><th id="1114">1114</th><td>	_STRUCT_XMM_REG		fpu_ymmh12;		<i>/* YMMH 12  */</i></td></tr>
<tr><th id="1115">1115</th><td>	_STRUCT_XMM_REG		fpu_ymmh13;		<i>/* YMMH 13  */</i></td></tr>
<tr><th id="1116">1116</th><td>	_STRUCT_XMM_REG		fpu_ymmh14;		<i>/* YMMH 14  */</i></td></tr>
<tr><th id="1117">1117</th><td>	_STRUCT_XMM_REG		fpu_ymmh15;		<i>/* YMMH 15  */</i></td></tr>
<tr><th id="1118">1118</th><td>	_STRUCT_OPMASK_REG	fpu_k0;			<i>/* K0 */</i></td></tr>
<tr><th id="1119">1119</th><td>	_STRUCT_OPMASK_REG	fpu_k1;			<i>/* K1 */</i></td></tr>
<tr><th id="1120">1120</th><td>	_STRUCT_OPMASK_REG	fpu_k2;			<i>/* K2 */</i></td></tr>
<tr><th id="1121">1121</th><td>	_STRUCT_OPMASK_REG	fpu_k3;			<i>/* K3 */</i></td></tr>
<tr><th id="1122">1122</th><td>	_STRUCT_OPMASK_REG	fpu_k4;			<i>/* K4 */</i></td></tr>
<tr><th id="1123">1123</th><td>	_STRUCT_OPMASK_REG	fpu_k5;			<i>/* K5 */</i></td></tr>
<tr><th id="1124">1124</th><td>	_STRUCT_OPMASK_REG	fpu_k6;			<i>/* K6 */</i></td></tr>
<tr><th id="1125">1125</th><td>	_STRUCT_OPMASK_REG	fpu_k7;			<i>/* K7 */</i></td></tr>
<tr><th id="1126">1126</th><td>	_STRUCT_YMM_REG		fpu_zmmh0;		<i>/* ZMMH 0  */</i></td></tr>
<tr><th id="1127">1127</th><td>	_STRUCT_YMM_REG		fpu_zmmh1;		<i>/* ZMMH 1  */</i></td></tr>
<tr><th id="1128">1128</th><td>	_STRUCT_YMM_REG		fpu_zmmh2;		<i>/* ZMMH 2  */</i></td></tr>
<tr><th id="1129">1129</th><td>	_STRUCT_YMM_REG		fpu_zmmh3;		<i>/* ZMMH 3  */</i></td></tr>
<tr><th id="1130">1130</th><td>	_STRUCT_YMM_REG		fpu_zmmh4;		<i>/* ZMMH 4  */</i></td></tr>
<tr><th id="1131">1131</th><td>	_STRUCT_YMM_REG		fpu_zmmh5;		<i>/* ZMMH 5  */</i></td></tr>
<tr><th id="1132">1132</th><td>	_STRUCT_YMM_REG		fpu_zmmh6;		<i>/* ZMMH 6  */</i></td></tr>
<tr><th id="1133">1133</th><td>	_STRUCT_YMM_REG		fpu_zmmh7;		<i>/* ZMMH 7  */</i></td></tr>
<tr><th id="1134">1134</th><td>	_STRUCT_YMM_REG		fpu_zmmh8;		<i>/* ZMMH 8  */</i></td></tr>
<tr><th id="1135">1135</th><td>	_STRUCT_YMM_REG		fpu_zmmh9;		<i>/* ZMMH 9  */</i></td></tr>
<tr><th id="1136">1136</th><td>	_STRUCT_YMM_REG		fpu_zmmh10;		<i>/* ZMMH 10  */</i></td></tr>
<tr><th id="1137">1137</th><td>	_STRUCT_YMM_REG		fpu_zmmh11;		<i>/* ZMMH 11  */</i></td></tr>
<tr><th id="1138">1138</th><td>	_STRUCT_YMM_REG		fpu_zmmh12;		<i>/* ZMMH 12  */</i></td></tr>
<tr><th id="1139">1139</th><td>	_STRUCT_YMM_REG		fpu_zmmh13;		<i>/* ZMMH 13  */</i></td></tr>
<tr><th id="1140">1140</th><td>	_STRUCT_YMM_REG		fpu_zmmh14;		<i>/* ZMMH 14  */</i></td></tr>
<tr><th id="1141">1141</th><td>	_STRUCT_YMM_REG		fpu_zmmh15;		<i>/* ZMMH 15  */</i></td></tr>
<tr><th id="1142">1142</th><td>	_STRUCT_ZMM_REG		fpu_zmm16;		<i>/* ZMM 16  */</i></td></tr>
<tr><th id="1143">1143</th><td>	_STRUCT_ZMM_REG		fpu_zmm17;		<i>/* ZMM 17  */</i></td></tr>
<tr><th id="1144">1144</th><td>	_STRUCT_ZMM_REG		fpu_zmm18;		<i>/* ZMM 18  */</i></td></tr>
<tr><th id="1145">1145</th><td>	_STRUCT_ZMM_REG		fpu_zmm19;		<i>/* ZMM 19  */</i></td></tr>
<tr><th id="1146">1146</th><td>	_STRUCT_ZMM_REG		fpu_zmm20;		<i>/* ZMM 20  */</i></td></tr>
<tr><th id="1147">1147</th><td>	_STRUCT_ZMM_REG		fpu_zmm21;		<i>/* ZMM 21  */</i></td></tr>
<tr><th id="1148">1148</th><td>	_STRUCT_ZMM_REG		fpu_zmm22;		<i>/* ZMM 22  */</i></td></tr>
<tr><th id="1149">1149</th><td>	_STRUCT_ZMM_REG		fpu_zmm23;		<i>/* ZMM 23  */</i></td></tr>
<tr><th id="1150">1150</th><td>	_STRUCT_ZMM_REG		fpu_zmm24;		<i>/* ZMM 24  */</i></td></tr>
<tr><th id="1151">1151</th><td>	_STRUCT_ZMM_REG		fpu_zmm25;		<i>/* ZMM 25  */</i></td></tr>
<tr><th id="1152">1152</th><td>	_STRUCT_ZMM_REG		fpu_zmm26;		<i>/* ZMM 26  */</i></td></tr>
<tr><th id="1153">1153</th><td>	_STRUCT_ZMM_REG		fpu_zmm27;		<i>/* ZMM 27  */</i></td></tr>
<tr><th id="1154">1154</th><td>	_STRUCT_ZMM_REG		fpu_zmm28;		<i>/* ZMM 28  */</i></td></tr>
<tr><th id="1155">1155</th><td>	_STRUCT_ZMM_REG		fpu_zmm29;		<i>/* ZMM 29  */</i></td></tr>
<tr><th id="1156">1156</th><td>	_STRUCT_ZMM_REG		fpu_zmm30;		<i>/* ZMM 30  */</i></td></tr>
<tr><th id="1157">1157</th><td>	_STRUCT_ZMM_REG		fpu_zmm31;		<i>/* ZMM 31  */</i></td></tr>
<tr><th id="1158">1158</th><td>};</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td><u>#<span data-ppcond="704">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td><u>#<span data-ppcond="1162">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/_STRUCT_X86_EXCEPTION_STATE64" data-ref="_M/_STRUCT_X86_EXCEPTION_STATE64">_STRUCT_X86_EXCEPTION_STATE64</dfn>	struct <dfn class="type def" id="__darwin_x86_exception_state64" title='__darwin_x86_exception_state64' data-ref="__darwin_x86_exception_state64">__darwin_x86_exception_state64</dfn></u></td></tr>
<tr><th id="1164">1164</th><td><a class="macro" href="#1163" title="struct __darwin_x86_exception_state64" data-ref="_M/_STRUCT_X86_EXCEPTION_STATE64">_STRUCT_X86_EXCEPTION_STATE64</a></td></tr>
<tr><th id="1165">1165</th><td>{</td></tr>
<tr><th id="1166">1166</th><td>    <a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>	<dfn class="decl" id="__darwin_x86_exception_state64::__trapno" title='__darwin_x86_exception_state64::__trapno' data-ref="__darwin_x86_exception_state64::__trapno">__trapno</dfn>;</td></tr>
<tr><th id="1167">1167</th><td>    <a class="typedef" href="../../i386/_types.h.html#__uint16_t" title='__uint16_t' data-type='unsigned short' data-ref="__uint16_t">__uint16_t</a>	<dfn class="decl" id="__darwin_x86_exception_state64::__cpu" title='__darwin_x86_exception_state64::__cpu' data-ref="__darwin_x86_exception_state64::__cpu">__cpu</dfn>;</td></tr>
<tr><th id="1168">1168</th><td>    <a class="typedef" href="../../i386/_types.h.html#__uint32_t" title='__uint32_t' data-type='unsigned int' data-ref="__uint32_t">__uint32_t</a>	<dfn class="decl" id="__darwin_x86_exception_state64::__err" title='__darwin_x86_exception_state64::__err' data-ref="__darwin_x86_exception_state64::__err">__err</dfn>;</td></tr>
<tr><th id="1169">1169</th><td>    <a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_exception_state64::__faultvaddr" title='__darwin_x86_exception_state64::__faultvaddr' data-ref="__darwin_x86_exception_state64::__faultvaddr">__faultvaddr</dfn>;</td></tr>
<tr><th id="1170">1170</th><td>};</td></tr>
<tr><th id="1171">1171</th><td><u>#<span data-ppcond="1162">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define _STRUCT_X86_EXCEPTION_STATE64	struct x86_exception_state64</u></td></tr>
<tr><th id="1173">1173</th><td>_STRUCT_X86_EXCEPTION_STATE64</td></tr>
<tr><th id="1174">1174</th><td>{</td></tr>
<tr><th id="1175">1175</th><td>    __uint16_t	trapno;</td></tr>
<tr><th id="1176">1176</th><td>    __uint16_t	cpu;</td></tr>
<tr><th id="1177">1177</th><td>    __uint32_t	err;</td></tr>
<tr><th id="1178">1178</th><td>    __uint64_t	faultvaddr;</td></tr>
<tr><th id="1179">1179</th><td>};</td></tr>
<tr><th id="1180">1180</th><td><u>#<span data-ppcond="1162">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td><u>#<span data-ppcond="1182">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/_STRUCT_X86_DEBUG_STATE64" data-ref="_M/_STRUCT_X86_DEBUG_STATE64">_STRUCT_X86_DEBUG_STATE64</dfn>	struct <dfn class="type def" id="__darwin_x86_debug_state64" title='__darwin_x86_debug_state64' data-ref="__darwin_x86_debug_state64">__darwin_x86_debug_state64</dfn></u></td></tr>
<tr><th id="1184">1184</th><td><a class="macro" href="#1183" title="struct __darwin_x86_debug_state64" data-ref="_M/_STRUCT_X86_DEBUG_STATE64">_STRUCT_X86_DEBUG_STATE64</a></td></tr>
<tr><th id="1185">1185</th><td>{</td></tr>
<tr><th id="1186">1186</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_debug_state64::__dr0" title='__darwin_x86_debug_state64::__dr0' data-ref="__darwin_x86_debug_state64::__dr0">__dr0</dfn>;</td></tr>
<tr><th id="1187">1187</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_debug_state64::__dr1" title='__darwin_x86_debug_state64::__dr1' data-ref="__darwin_x86_debug_state64::__dr1">__dr1</dfn>;</td></tr>
<tr><th id="1188">1188</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_debug_state64::__dr2" title='__darwin_x86_debug_state64::__dr2' data-ref="__darwin_x86_debug_state64::__dr2">__dr2</dfn>;</td></tr>
<tr><th id="1189">1189</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_debug_state64::__dr3" title='__darwin_x86_debug_state64::__dr3' data-ref="__darwin_x86_debug_state64::__dr3">__dr3</dfn>;</td></tr>
<tr><th id="1190">1190</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_debug_state64::__dr4" title='__darwin_x86_debug_state64::__dr4' data-ref="__darwin_x86_debug_state64::__dr4">__dr4</dfn>;</td></tr>
<tr><th id="1191">1191</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_debug_state64::__dr5" title='__darwin_x86_debug_state64::__dr5' data-ref="__darwin_x86_debug_state64::__dr5">__dr5</dfn>;</td></tr>
<tr><th id="1192">1192</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_debug_state64::__dr6" title='__darwin_x86_debug_state64::__dr6' data-ref="__darwin_x86_debug_state64::__dr6">__dr6</dfn>;</td></tr>
<tr><th id="1193">1193</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a>	<dfn class="decl" id="__darwin_x86_debug_state64::__dr7" title='__darwin_x86_debug_state64::__dr7' data-ref="__darwin_x86_debug_state64::__dr7">__dr7</dfn>;</td></tr>
<tr><th id="1194">1194</th><td>};</td></tr>
<tr><th id="1195">1195</th><td><u>#<span data-ppcond="1182">else</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define _STRUCT_X86_DEBUG_STATE64	struct x86_debug_state64</u></td></tr>
<tr><th id="1197">1197</th><td>_STRUCT_X86_DEBUG_STATE64</td></tr>
<tr><th id="1198">1198</th><td>{</td></tr>
<tr><th id="1199">1199</th><td>	__uint64_t	dr0;</td></tr>
<tr><th id="1200">1200</th><td>	__uint64_t	dr1;</td></tr>
<tr><th id="1201">1201</th><td>	__uint64_t	dr2;</td></tr>
<tr><th id="1202">1202</th><td>	__uint64_t	dr3;</td></tr>
<tr><th id="1203">1203</th><td>	__uint64_t	dr4;</td></tr>
<tr><th id="1204">1204</th><td>	__uint64_t	dr5;</td></tr>
<tr><th id="1205">1205</th><td>	__uint64_t	dr6;</td></tr>
<tr><th id="1206">1206</th><td>	__uint64_t	dr7;</td></tr>
<tr><th id="1207">1207</th><td>};</td></tr>
<tr><th id="1208">1208</th><td><u>#<span data-ppcond="1182">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td><u>#<span data-ppcond="1210">if</span> <a class="macro" href="../../sys/cdefs.h.html#487" title="1" data-ref="_M/__DARWIN_UNIX03">__DARWIN_UNIX03</a></u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/_STRUCT_X86_CPMU_STATE64" data-ref="_M/_STRUCT_X86_CPMU_STATE64">_STRUCT_X86_CPMU_STATE64</dfn>	struct <dfn class="type def" id="__darwin_x86_cpmu_state64" title='__darwin_x86_cpmu_state64' data-ref="__darwin_x86_cpmu_state64">__darwin_x86_cpmu_state64</dfn></u></td></tr>
<tr><th id="1212">1212</th><td><a class="macro" href="#1211" title="struct __darwin_x86_cpmu_state64" data-ref="_M/_STRUCT_X86_CPMU_STATE64">_STRUCT_X86_CPMU_STATE64</a></td></tr>
<tr><th id="1213">1213</th><td>{</td></tr>
<tr><th id="1214">1214</th><td>	<a class="typedef" href="../../i386/_types.h.html#__uint64_t" title='__uint64_t' data-type='unsigned long long' data-ref="__uint64_t">__uint64_t</a> <dfn class="decl" id="__darwin_x86_cpmu_state64::__ctrs" title='__darwin_x86_cpmu_state64::__ctrs' data-ref="__darwin_x86_cpmu_state64::__ctrs">__ctrs</dfn>[<var>16</var>];</td></tr>
<tr><th id="1215">1215</th><td>};</td></tr>
<tr><th id="1216">1216</th><td><u>#<span data-ppcond="1210">else</span> /* __DARWIN_UNIX03 */</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define _STRUCT_X86_CPMU_STATE64	struct x86_cpmu_state64</u></td></tr>
<tr><th id="1218">1218</th><td>_STRUCT_X86_CPMU_STATE64</td></tr>
<tr><th id="1219">1219</th><td>{</td></tr>
<tr><th id="1220">1220</th><td>	__uint64_t ctrs[<var>16</var>];</td></tr>
<tr><th id="1221">1221</th><td>};</td></tr>
<tr><th id="1222">1222</th><td><u>#<span data-ppcond="1210">endif</span> /* !__DARWIN_UNIX03 */</u></td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td><u>#<span data-ppcond="32">endif</span> /* _MACH_I386__STRUCTS_H_ */</u></td></tr>
<tr><th id="1225">1225</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../xv6/mkfs.c.html'>xv6/mkfs.c</a><br/>Generated on <em>2019-Jul-19</em> from project include<br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
