
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.057924                       # Number of seconds simulated
sim_ticks                                 57923855500                       # Number of ticks simulated
final_tick                               15571419444500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85124                       # Simulator instruction rate (inst/s)
host_op_rate                                   111078                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49307373                       # Simulator tick rate (ticks/s)
host_mem_usage                                2432400                       # Number of bytes of host memory used
host_seconds                                  1174.75                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     130488355                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              2688                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          99692416                       # Number of bytes read from this memory
system.physmem.bytes_read::total             99695104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     34566016                       # Number of bytes written to this memory
system.physmem.bytes_written::total          34566016                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 42                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1557694                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1557736                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          540094                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               540094                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                46406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1721094273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1721140679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           46406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              46406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         596749227                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              596749227                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         596749227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               46406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1721094273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2317889906                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        1553641                       # number of replacements
system.l2.tagsinuse                       4019.417433                       # Cycle average of tags in use
system.l2.total_refs                           304694                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1557737                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.195600                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   15560064209500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2491.665355                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.339645                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1527.412433                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.608317                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000083                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.372903                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.981303                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                  378                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     378                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           542391                       # number of Writeback hits
system.l2.Writeback_hits::total                542391                       # number of Writeback hits
system.l2.demand_hits::cpu.data                   378                       # number of demand (read+write) hits
system.l2.demand_hits::total                      378                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                  378                       # number of overall hits
system.l2.overall_hits::total                     378                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 42                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1319620                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1319662                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           238074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              238074                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1557694                       # number of demand (read+write) misses
system.l2.demand_misses::total                1557736                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 42                       # number of overall misses
system.l2.overall_misses::cpu.data            1557694                       # number of overall misses
system.l2.overall_misses::total               1557736                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      2274000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  72958682000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     72960956000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  12771214500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12771214500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       2274000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   85729896500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      85732170500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      2274000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  85729896500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     85732170500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1319998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1320040                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       542391                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            542391                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         238074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            238074                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                42                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1558072                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1558114                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               42                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1558072                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1558114                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.999714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.999714                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999757                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999757                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999757                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999757                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54142.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55287.644928                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55287.608494                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53643.885935                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53643.885935                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54142.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 55036.416973                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55036.392880                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54142.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 55036.416973                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55036.392880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               540095                       # number of writebacks
system.l2.writebacks::total                    540095                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1319620                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1319662                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       238074                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         238074                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1557694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1557736                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1557694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1557736                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      1763000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  56844255000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  56846018000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9890078000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9890078000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      1763000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  66734333000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  66736096000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      1763000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  66734333000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  66736096000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.999714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.999714                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999757                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999757                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41976.190476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43076.230278                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 43076.195268                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41542.033149                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41542.033149                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41976.190476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42841.747481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42841.724143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41976.190476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42841.747481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42841.724143                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 3671621                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3671621                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               211                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2738712                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2738575                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.994998                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        115847711                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9523821                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      104256497                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3671621                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2738575                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      22369421                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  748261                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               82195668                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   9411625                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    66                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          114689621                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.184729                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.708760                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 94432685     82.34%     82.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   420696      0.37%     82.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1789012      1.56%     84.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   510167      0.44%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   920266      0.80%     85.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   673942      0.59%     86.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1057685      0.92%     87.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2131377      1.86%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12753791     11.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            114689621                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.031694                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.899944                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 18381468                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              75495131                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  15645946                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4566361                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 600711                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              135672869                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 600711                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 22244695                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                48543892                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  16066606                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              27233713                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              135295037                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 43452                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11714539                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              13968760                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           153234660                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             342250544                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         73774707                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         268475837                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             148157075                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  5077413                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  54934885                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             27279036                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6033492                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            975563                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           818070                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  134882644                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 131183274                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            811878                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4394169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11205029                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     114689621                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.143811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.247295                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            40263478     35.11%     35.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            43750247     38.15%     73.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15802742     13.78%     87.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6771316      5.90%     92.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6075189      5.30%     98.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1361312      1.19%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              251278      0.22%     99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              413861      0.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 198      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       114689621                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3173863      6.74%      6.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              43870260     93.23%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12127      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                36      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              38612706     29.43%     29.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     29.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     29.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            60315821     45.98%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26480624     20.19%     95.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5774087      4.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              131183274                       # Type of FU issued
system.cpu.iq.rate                           1.132377                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    47056250                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.358706                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          199125367                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          41207385                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     40551389                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           225798927                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           98069449                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     90278597                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               43771404                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               134468084                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                7                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1112124                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       261346                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        220854                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 600711                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                31618098                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                567322                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           134882644                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             40694                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              27279036                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              6033492                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 159115                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 17712                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             19                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          206                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  225                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             131062690                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              26406160                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            120581                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32180230                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3592287                       # Number of branches executed
system.cpu.iew.exec_stores                    5774070                       # Number of stores executed
system.cpu.iew.exec_rate                     1.131336                       # Inst execution rate
system.cpu.iew.wb_sent                      130830019                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     130829986                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 103640356                       # num instructions producing a value
system.cpu.iew.wb_consumers                 172312279                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.129327                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.601468                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         4394173                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               211                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    114088910                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.143743                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.142252                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     72135711     63.23%     63.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16385336     14.36%     77.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8127191      7.12%     84.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4095742      3.59%     88.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3475257      3.05%     91.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       840503      0.74%     92.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2110008      1.85%     93.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       555476      0.49%     94.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6363686      5.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    114088910                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              130488355                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       31939032                       # Number of memory references committed
system.cpu.commit.loads                      26166894                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3570673                       # Number of branches committed
system.cpu.commit.fp_insts                   90269429                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  70176440                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               6363686                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    242607752                       # The number of ROB reads
system.cpu.rob.rob_writes                   270365890                       # The number of ROB writes
system.cpu.timesIdled                          184360                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1158090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     130488355                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.158477                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.158477                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.863202                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.863202                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                123865714                       # number of integer regfile reads
system.cpu.int_regfile_writes                63715127                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 167075354                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 84960567                       # number of floating regfile writes
system.cpu.misc_regfile_reads                39740086                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 28.471285                       # Cycle average of tags in use
system.cpu.icache.total_refs                  9411569                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     42                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               224084.976190                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      28.471285                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.055608                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.055608                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      9411569                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9411569                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9411569                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9411569                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9411569                       # number of overall hits
system.cpu.icache.overall_hits::total         9411569                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            56                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             56                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total            56                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      2840500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2840500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      2840500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2840500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      2840500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2840500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9411625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9411625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9411625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9411625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9411625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9411625                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50723.214286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50723.214286                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50723.214286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50723.214286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50723.214286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50723.214286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      2316000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2316000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      2316000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2316000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      2316000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2316000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55142.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55142.857143                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55142.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55142.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55142.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55142.857143                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1557559                       # number of replacements
system.cpu.dcache.tagsinuse                511.634810                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 26302216                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1558071                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  16.881269                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           15513602669000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.634810                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999287                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999287                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20768155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20768155                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5534061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5534061                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26302216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26302216                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26302216                       # number of overall hits
system.cpu.dcache.overall_hits::total        26302216                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5417348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5417348                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       238074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       238074                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5655422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5655422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5655422                       # number of overall misses
system.cpu.dcache.overall_misses::total       5655422                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 243390552500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 243390552500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13485437000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13485437000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 256875989500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 256875989500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 256875989500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 256875989500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26185503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26185503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5772135                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5772135                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31957638                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31957638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31957638                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31957638                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.206883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.206883                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.041245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041245                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.176966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.176966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.176966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.176966                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44927.989212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44927.989212                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56643.888035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56643.888035                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45421.188640                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45421.188640                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45421.188640                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45421.188640                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1756219                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            102065                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.206868                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       542391                       # number of writebacks
system.cpu.dcache.writebacks::total            542391                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      4097350                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4097350                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      4097350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4097350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      4097350                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4097350                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1319998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1319998                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       238074                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       238074                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1558072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1558072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1558072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1558072                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  74353090500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  74353090500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  13009289000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13009289000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  87362379500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  87362379500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  87362379500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  87362379500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.050409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.041245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.048754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048754                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.048754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048754                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56328.184209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56328.184209                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54643.888035                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54643.888035                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56070.823107                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56070.823107                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56070.823107                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56070.823107                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
