--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf io.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 190 paths analyzed, 61 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point u5/status_17 (SLICE_X12Y31.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/status_0 (FF)
  Destination:          u5/status_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.049ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/status_0 to u5/status_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   u5/status<3>
                                                       u5/status_0
    SLICE_X12Y27.A5      net (fanout=1)        0.456   u5/status<0>
    SLICE_X12Y27.COUT    Topcya                0.474   u5/status<3>
                                                       u5/Mcount_status_lut<0>_INV_0
                                                       u5/Mcount_status_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.093   u5/status<7>
                                                       u5/Mcount_status_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.093   u5/status<11>
                                                       u5/Mcount_status_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<11>
    SLICE_X12Y30.COUT    Tbyp                  0.093   u5/status<15>
                                                       u5/Mcount_status_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<15>
    SLICE_X12Y31.CLK     Tcinck                0.303   u5/status<18>
                                                       u5/Mcount_status_xor<18>
                                                       u5/status_17
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (1.581ns logic, 0.468ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/status_4 (FF)
  Destination:          u5/status_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.197 - 0.204)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/status_4 to u5/status_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   u5/status<7>
                                                       u5/status_4
    SLICE_X12Y28.A5      net (fanout=1)        0.456   u5/status<4>
    SLICE_X12Y28.COUT    Topcya                0.474   u5/status<7>
                                                       u5/status<4>_rt
                                                       u5/Mcount_status_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.093   u5/status<11>
                                                       u5/Mcount_status_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<11>
    SLICE_X12Y30.COUT    Tbyp                  0.093   u5/status<15>
                                                       u5/Mcount_status_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<15>
    SLICE_X12Y31.CLK     Tcinck                0.303   u5/status<18>
                                                       u5/Mcount_status_xor<18>
                                                       u5/status_17
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (1.488ns logic, 0.465ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/status_3 (FF)
  Destination:          u5/status_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/status_3 to u5/status_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.DQ      Tcko                  0.525   u5/status<3>
                                                       u5/status_3
    SLICE_X12Y27.D5      net (fanout=1)        0.448   u5/status<3>
    SLICE_X12Y27.COUT    Topcyd                0.312   u5/status<3>
                                                       u5/status<3>_rt
                                                       u5/Mcount_status_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.093   u5/status<7>
                                                       u5/Mcount_status_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.093   u5/status<11>
                                                       u5/Mcount_status_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<11>
    SLICE_X12Y30.COUT    Tbyp                  0.093   u5/status<15>
                                                       u5/Mcount_status_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<15>
    SLICE_X12Y31.CLK     Tcinck                0.303   u5/status<18>
                                                       u5/Mcount_status_xor<18>
                                                       u5/status_17
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (1.419ns logic, 0.460ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point u5/status_18 (SLICE_X12Y31.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/status_0 (FF)
  Destination:          u5/status_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/status_0 to u5/status_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   u5/status<3>
                                                       u5/status_0
    SLICE_X12Y27.A5      net (fanout=1)        0.456   u5/status<0>
    SLICE_X12Y27.COUT    Topcya                0.474   u5/status<3>
                                                       u5/Mcount_status_lut<0>_INV_0
                                                       u5/Mcount_status_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.093   u5/status<7>
                                                       u5/Mcount_status_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.093   u5/status<11>
                                                       u5/Mcount_status_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<11>
    SLICE_X12Y30.COUT    Tbyp                  0.093   u5/status<15>
                                                       u5/Mcount_status_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<15>
    SLICE_X12Y31.CLK     Tcinck                0.272   u5/status<18>
                                                       u5/Mcount_status_xor<18>
                                                       u5/status_18
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (1.550ns logic, 0.468ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/status_4 (FF)
  Destination:          u5/status_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.197 - 0.204)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/status_4 to u5/status_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   u5/status<7>
                                                       u5/status_4
    SLICE_X12Y28.A5      net (fanout=1)        0.456   u5/status<4>
    SLICE_X12Y28.COUT    Topcya                0.474   u5/status<7>
                                                       u5/status<4>_rt
                                                       u5/Mcount_status_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.093   u5/status<11>
                                                       u5/Mcount_status_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<11>
    SLICE_X12Y30.COUT    Tbyp                  0.093   u5/status<15>
                                                       u5/Mcount_status_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<15>
    SLICE_X12Y31.CLK     Tcinck                0.272   u5/status<18>
                                                       u5/Mcount_status_xor<18>
                                                       u5/status_18
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (1.457ns logic, 0.465ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/status_3 (FF)
  Destination:          u5/status_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.848ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/status_3 to u5/status_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.DQ      Tcko                  0.525   u5/status<3>
                                                       u5/status_3
    SLICE_X12Y27.D5      net (fanout=1)        0.448   u5/status<3>
    SLICE_X12Y27.COUT    Topcyd                0.312   u5/status<3>
                                                       u5/status<3>_rt
                                                       u5/Mcount_status_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.093   u5/status<7>
                                                       u5/Mcount_status_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.093   u5/status<11>
                                                       u5/Mcount_status_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<11>
    SLICE_X12Y30.COUT    Tbyp                  0.093   u5/status<15>
                                                       u5/Mcount_status_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<15>
    SLICE_X12Y31.CLK     Tcinck                0.272   u5/status<18>
                                                       u5/Mcount_status_xor<18>
                                                       u5/status_18
    -------------------------------------------------  ---------------------------
    Total                                      1.848ns (1.388ns logic, 0.460ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point u5/status_15 (SLICE_X12Y30.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/status_0 (FF)
  Destination:          u5/status_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.963ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/status_0 to u5/status_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   u5/status<3>
                                                       u5/status_0
    SLICE_X12Y27.A5      net (fanout=1)        0.456   u5/status<0>
    SLICE_X12Y27.COUT    Topcya                0.474   u5/status<3>
                                                       u5/Mcount_status_lut<0>_INV_0
                                                       u5/Mcount_status_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.093   u5/status<7>
                                                       u5/Mcount_status_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.093   u5/status<11>
                                                       u5/Mcount_status_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<11>
    SLICE_X12Y30.CLK     Tcinck                0.313   u5/status<15>
                                                       u5/Mcount_status_cy<15>
                                                       u5/status_15
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (1.498ns logic, 0.465ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/status_4 (FF)
  Destination:          u5/status_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/status_4 to u5/status_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   u5/status<7>
                                                       u5/status_4
    SLICE_X12Y28.A5      net (fanout=1)        0.456   u5/status<4>
    SLICE_X12Y28.COUT    Topcya                0.474   u5/status<7>
                                                       u5/status<4>_rt
                                                       u5/Mcount_status_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.093   u5/status<11>
                                                       u5/Mcount_status_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<11>
    SLICE_X12Y30.CLK     Tcinck                0.313   u5/status<15>
                                                       u5/Mcount_status_cy<15>
                                                       u5/status_15
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (1.405ns logic, 0.462ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/status_3 (FF)
  Destination:          u5/status_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.793ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/status_3 to u5/status_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.DQ      Tcko                  0.525   u5/status<3>
                                                       u5/status_3
    SLICE_X12Y27.D5      net (fanout=1)        0.448   u5/status<3>
    SLICE_X12Y27.COUT    Topcyd                0.312   u5/status<3>
                                                       u5/status<3>_rt
                                                       u5/Mcount_status_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<3>
    SLICE_X12Y28.COUT    Tbyp                  0.093   u5/status<7>
                                                       u5/Mcount_status_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<7>
    SLICE_X12Y29.COUT    Tbyp                  0.093   u5/status<11>
                                                       u5/Mcount_status_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   u5/Mcount_status_cy<11>
    SLICE_X12Y30.CLK     Tcinck                0.313   u5/status<15>
                                                       u5/Mcount_status_cy<15>
                                                       u5/status_15
    -------------------------------------------------  ---------------------------
    Total                                      1.793ns (1.336ns logic, 0.457ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u5/status_1 (SLICE_X12Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u5/status_1 (FF)
  Destination:          u5/status_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP falling at 15.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u5/status_1 to u5/status_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BQ      Tcko                  0.234   u5/status<3>
                                                       u5/status_1
    SLICE_X12Y27.B5      net (fanout=1)        0.059   u5/status<1>
    SLICE_X12Y27.CLK     Tah         (-Th)    -0.237   u5/status<3>
                                                       u5/status<1>_rt
                                                       u5/Mcount_status_cy<3>
                                                       u5/status_1
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Paths for end point u5/status_5 (SLICE_X12Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u5/status_5 (FF)
  Destination:          u5/status_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP falling at 15.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u5/status_5 to u5/status_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.BQ      Tcko                  0.234   u5/status<7>
                                                       u5/status_5
    SLICE_X12Y28.B5      net (fanout=1)        0.059   u5/status<5>
    SLICE_X12Y28.CLK     Tah         (-Th)    -0.237   u5/status<7>
                                                       u5/status<5>_rt
                                                       u5/Mcount_status_cy<7>
                                                       u5/status_5
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Paths for end point u5/status_9 (SLICE_X12Y29.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u5/status_9 (FF)
  Destination:          u5/status_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP falling at 15.000ns
  Destination Clock:    clk_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u5/status_9 to u5/status_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.234   u5/status<11>
                                                       u5/status_9
    SLICE_X12Y29.B5      net (fanout=1)        0.059   u5/status<9>
    SLICE_X12Y29.CLK     Tah         (-Th)    -0.237   u5/status<11>
                                                       u5/status<9>_rt
                                                       u5/Mcount_status_cy<11>
                                                       u5/status_9
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u5/status<3>/CLK
  Logical resource: u5/status_0/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u5/status<3>/CLK
  Logical resource: u5/status_1/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    2.089|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 190 paths, 0 nets, and 29 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 27 23:22:38 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4600 MB



