==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 9.955 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.177 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.696 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:69:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:68:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:63:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:60:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:57:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:54:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:50:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:47:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:44:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:37:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:24:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:57:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:54:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:47:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:44:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:38:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:31:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:28:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:25:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:21:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base<18, true>(ap_int_base<18, true> const&)' into 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<19, true>(ap_int_base<19, true> const&)' into 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<20, true>(ap_int_base<20, true> const&)' into 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, true>::ap_int_base<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:79)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:78)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:40)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [640][3], ap_int<8>*)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<8>*, ap_int<8> (*) [40][3])' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.09 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (../src/tomatrix.cpp:31) in function 'img_interleave_manual_seq' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (../src/tomatrix.cpp:43) in function 'img_interleave_manual_seq' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/./read_mem_seq.hpp:65:3) in function 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq' into 'img_interleave_manual_seq' (../src/interleave_manual_seq.cpp:36) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (../src/tomatrix.cpp:31:5) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (../src/tomatrix.cpp:32:29) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_2' (../src/tomatrix.cpp:43:5) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../src/tomatrix.cpp:44:29) in function 'img_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../src/tomatrix.cpp:35:22)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../src/tomatrix.cpp:47:26)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'img_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x1_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x2_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x3_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x4_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x5_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x6_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x7_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x9_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x10_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x11_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x12_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x13_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x14_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x15_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x1_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x2_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x3_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x4_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x5_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x6_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x7_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x8_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x9_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x10_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x11_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x12_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x13_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x14_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20): 'x_x15_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20) on 'x_idx_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.846 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'img_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_8_40_3_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for img_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for img_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 178.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 30.622 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 32.763 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.357 seconds; current allocated memory: 2.516 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.422 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 21.923 seconds; current allocated memory: 2.312 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 23.859 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.232 seconds; current allocated memory: 338.211 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 7.752 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/tomatrix.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/interleave.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.135 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>& ap_int_base<4, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>& ap_int_base<21, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:69:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:68:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:63:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:63:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:60:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:57:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:54:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:50:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:47:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:44:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:37:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:24:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:57:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:54:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:47:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:44:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:38:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:31:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:28:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:25:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:21:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base<18, true>(ap_int_base<18, true> const&)' into 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<19, true>(ap_int_base<19, true> const&)' into 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<20, true>(ap_int_base<20, true> const&)' into 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, true>::ap_int_base<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:79)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:78)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:40)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [640][3], ap_int<8>*)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<8>*, ap_int<8> (*) [40][3])' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<8> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.848 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (../src/tomatrix.cpp:31) in function 'img_interleave_manual_seq' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (../src/tomatrix.cpp:43) in function 'img_interleave_manual_seq' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'img_interleave_manual_seq' (../src/tomatrix.cpp:13:54)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (../src/tomatrix.cpp:31:5) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (../src/tomatrix.cpp:32:29) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_2' (../src/tomatrix.cpp:43:5) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../src/tomatrix.cpp:44:29) in function 'img_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../src/tomatrix.cpp:35:22)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../src/./write_mem_seq.hpp:24:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../src/./write_mem_seq.hpp:34:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../src/./write_mem_seq.hpp:37:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x8.V' (../src/./write_mem_seq.hpp:41:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x9.V' (../src/./write_mem_seq.hpp:44:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x10.V' (../src/./write_mem_seq.hpp:47:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x11.V' (../src/./write_mem_seq.hpp:50:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x12.V' (../src/./write_mem_seq.hpp:54:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x13.V' (../src/./write_mem_seq.hpp:57:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x14.V' (../src/./write_mem_seq.hpp:60:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x15.V' (../src/./write_mem_seq.hpp:63:18)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../src/tomatrix.cpp:47:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'img_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_seq'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 2, function 'read_seq'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('op2_V', ../src/interleave_manual_seq.cpp:36) to 'read_seq' and 'call' operation ('op_V', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('op2_V', ../src/interleave_manual_seq.cpp:36) to 'read_seq' and 'call' operation ('op_V', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('op2_V', ../src/interleave_manual_seq.cpp:36) to 'read_seq' and 'call' operation ('op_V', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('op2_V_1', ../src/interleave_manual_seq.cpp:36) to 'read_seq' and 'call' operation ('op_V', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('op2_V_8', ../src/interleave_manual_seq.cpp:38) to 'read_seq' and 'call' operation ('op_V', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('op2_V_11', ../src/interleave_manual_seq.cpp:39) to 'read_seq' and 'call' operation ('op_V', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('op2_V_13', ../src/interleave_manual_seq.cpp:39) to 'read_seq' and 'call' operation ('op_V', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_seq' pipeline 'read_seq' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'img_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_8_40_3_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for img_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for img_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 30.212 seconds; current allocated memory: 0.004 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 32.415 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.944 seconds; current allocated memory: 1.848 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.783 seconds; peak allocated memory: 1.175 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.33 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.706 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/tomatrix.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.739 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>& ap_int_base<4, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>& ap_int_base<21, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:69:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:68:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:63:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:63:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:60:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:57:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:54:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:50:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:47:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:44:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:37:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:24:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:57:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:54:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:47:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:44:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:38:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:31:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:28:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:25:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:21:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base<18, true>(ap_int_base<18, true> const&)' into 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<19, true>(ap_int_base<19, true> const&)' into 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<20, true>(ap_int_base<20, true> const&)' into 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, true>::ap_int_base<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:79)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:78)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:40)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [640][3], ap_int<8>*)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<23>*, ap_int<24> (*) [40][3])' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.302 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (../src/tomatrix.cpp:31) in function 'img_interleave_manual_seq' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (../src/tomatrix.cpp:43) in function 'img_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.173 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (../src/tomatrix.cpp:31:5) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (../src/tomatrix.cpp:32:29) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_2' (../src/tomatrix.cpp:43:5) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../src/tomatrix.cpp:44:29) in function 'img_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../src/tomatrix.cpp:35:22)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../src/./write_mem_seq.hpp:24:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../src/./write_mem_seq.hpp:34:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../src/./write_mem_seq.hpp:37:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x8.V' (../src/./write_mem_seq.hpp:41:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x9.V' (../src/./write_mem_seq.hpp:44:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x10.V' (../src/./write_mem_seq.hpp:47:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x11.V' (../src/./write_mem_seq.hpp:50:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x12.V' (../src/./write_mem_seq.hpp:54:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x13.V' (../src/./write_mem_seq.hpp:57:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x14.V' (../src/./write_mem_seq.hpp:60:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x15.V' (../src/./write_mem_seq.hpp:63:18)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../src/tomatrix.cpp:47:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'img_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_seq'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 2, function 'read_seq'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('rhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq' and 'call' operation ('lhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('rhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq' and 'call' operation ('lhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('rhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq' and 'call' operation ('lhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('rhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq' and 'call' operation ('lhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('rhs', ../src/interleave_manual_seq.cpp:38) to 'read_seq' and 'call' operation ('lhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('rhs', ../src/interleave_manual_seq.cpp:39) to 'read_seq' and 'call' operation ('lhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
WARNING: [HLS 200-880] The II Violation in module 'img_interleave_manual_seq_Pipeline_WRITE' (loop 'WRITE'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('rhs', ../src/interleave_manual_seq.cpp:39) to 'read_seq' and 'call' operation ('lhs', ../src/interleave_manual_seq.cpp:36) to 'read_seq'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_seq' pipeline 'read_seq' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'img_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for img_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for img_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.39 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 31.717 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 33.727 seconds; peak allocated memory: 1.173 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 20.247 seconds; current allocated memory: 1.656 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.119 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.803 seconds; current allocated memory: 2.430 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.645 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.567 seconds; current allocated memory: 1.348 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.435 seconds; peak allocated memory: 1.175 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/interleave.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/interleave_manual_rnd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/interleave_manual_seq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/tomatrix.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.239 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>& ap_int_base<4, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>& ap_int_base<21, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:69:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:68:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:63:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:63:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:60:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:57:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:54:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:50:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:47:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:44:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:37:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:24:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:57:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:54:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:47:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:44:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:38:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:31:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:28:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:25:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:21:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base<18, true>(ap_int_base<18, true> const&)' into 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<19, true>(ap_int_base<19, true> const&)' into 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<20, true>(ap_int_base<20, true> const&)' into 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, true>::ap_int_base<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:79)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:78)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:40)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [640][3], ap_int<8>*)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<23>*, ap_int<24> (*) [40][3])' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.05 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (../src/tomatrix.cpp:31) in function 'img_interleave_manual_seq' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (../src/tomatrix.cpp:43) in function 'img_interleave_manual_seq' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.174 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (../src/tomatrix.cpp:31:5) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (../src/tomatrix.cpp:32:29) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_2' (../src/tomatrix.cpp:43:5) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../src/tomatrix.cpp:44:29) in function 'img_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../src/tomatrix.cpp:35:22)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../src/./write_mem_seq.hpp:24:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../src/./write_mem_seq.hpp:34:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../src/./write_mem_seq.hpp:37:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x8.V' (../src/./write_mem_seq.hpp:41:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x9.V' (../src/./write_mem_seq.hpp:44:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x10.V' (../src/./write_mem_seq.hpp:47:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x11.V' (../src/./write_mem_seq.hpp:50:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x12.V' (../src/./write_mem_seq.hpp:54:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x13.V' (../src/./write_mem_seq.hpp:57:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x14.V' (../src/./write_mem_seq.hpp:60:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x15.V' (../src/./write_mem_seq.hpp:63:18)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../src/tomatrix.cpp:47:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'img_interleave_manual_seq' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'img_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.174 GB.
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.956 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for img_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for img_interleave_manual_seq.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 178.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 29.796 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.753 seconds; peak allocated memory: 1.174 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.14 seconds; current allocated memory: 2.023 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.06 seconds; peak allocated memory: 1.177 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.797 seconds; current allocated memory: 2.340 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.711 seconds; peak allocated memory: 1.176 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: cosim_design -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.126 seconds; current allocated memory: 1.328 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.083 seconds; peak allocated memory: 1.176 GB.
