
-- =======================================================================
-- Coriolis Structural VHDL Driver
-- Generated on Mar 20, 2019, 16:04
-- 
-- To be interoperable with Alliance, it uses it's special VHDL subset.
-- ("man vhdl" under Alliance for more informations)
-- =======================================================================

entity shifter is
  port ( cin     : in bit
       ; cmd_asr : in bit
       ; cmd_lsl : in bit
       ; cmd_lsr : in bit
       ; cmd_ror : in bit
       ; cmd_rrx : in bit
       ; shift   : in bit_vector(4 downto 0)
       ; op2     : in bit_vector(31 downto 0)
       ; cout    : out bit
       ; res     : out bit_vector(31 downto 0)
       ; vdd     : in bit
       ; vss     : in bit
       );
end shifter;

architecture structural of shifter is

  component ao22_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component no3_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nao22_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component o4_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component on12_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component a2_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component o3_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component a3_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component no4_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component inv_x2
    port ( i   : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component na3_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component na2_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component oa22_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component an12_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component no2_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component ao2o22_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component o2_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component noa2ao222_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; i4  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component a4_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component noa2a22_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nmx2_x1
    port ( cmd : in bit
         ; i0  : in bit
         ; i1  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component oa2a22_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component mx2_x2
    port ( cmd : in bit
         ; i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component oa2a2a23_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; i4  : in bit
         ; i5  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nao2o22_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component noa22_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component oa2ao222_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; i4  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component mx3_x2
    port ( cmd0 : in bit
         ; cmd1 : in bit
         ; i0   : in bit
         ; i1   : in bit
         ; i2   : in bit
         ; q    : out bit
         ; vdd  : in bit
         ; vss  : in bit
         );
  end component;

  signal a2_x2_10_sig       :  bit;
  signal a2_x2_11_sig       :  bit;
  signal a2_x2_12_sig       :  bit;
  signal a2_x2_2_sig        :  bit;
  signal a2_x2_3_sig        :  bit;
  signal a2_x2_4_sig        :  bit;
  signal a2_x2_5_sig        :  bit;
  signal a2_x2_6_sig        :  bit;
  signal a2_x2_7_sig        :  bit;
  signal a2_x2_8_sig        :  bit;
  signal a2_x2_9_sig        :  bit;
  signal a2_x2_sig          :  bit;
  signal a3_x2_sig          :  bit;
  signal a4_x2_sig          :  bit;
  signal an12_x1_2_sig      :  bit;
  signal an12_x1_3_sig      :  bit;
  signal an12_x1_4_sig      :  bit;
  signal an12_x1_5_sig      :  bit;
  signal an12_x1_6_sig      :  bit;
  signal an12_x1_7_sig      :  bit;
  signal an12_x1_8_sig      :  bit;
  signal an12_x1_9_sig      :  bit;
  signal an12_x1_sig        :  bit;
  signal ao22_x2_10_sig     :  bit;
  signal ao22_x2_11_sig     :  bit;
  signal ao22_x2_12_sig     :  bit;
  signal ao22_x2_2_sig      :  bit;
  signal ao22_x2_3_sig      :  bit;
  signal ao22_x2_4_sig      :  bit;
  signal ao22_x2_5_sig      :  bit;
  signal ao22_x2_6_sig      :  bit;
  signal ao22_x2_7_sig      :  bit;
  signal ao22_x2_8_sig      :  bit;
  signal ao22_x2_9_sig      :  bit;
  signal ao22_x2_sig        :  bit;
  signal ao2o22_x2_10_sig   :  bit;
  signal ao2o22_x2_11_sig   :  bit;
  signal ao2o22_x2_12_sig   :  bit;
  signal ao2o22_x2_13_sig   :  bit;
  signal ao2o22_x2_2_sig    :  bit;
  signal ao2o22_x2_3_sig    :  bit;
  signal ao2o22_x2_4_sig    :  bit;
  signal ao2o22_x2_5_sig    :  bit;
  signal ao2o22_x2_6_sig    :  bit;
  signal ao2o22_x2_7_sig    :  bit;
  signal ao2o22_x2_8_sig    :  bit;
  signal ao2o22_x2_9_sig    :  bit;
  signal ao2o22_x2_sig      :  bit;
  signal aux100             :  bit;
  signal aux101             :  bit;
  signal aux104             :  bit;
  signal aux107             :  bit;
  signal aux108             :  bit;
  signal aux113             :  bit;
  signal aux115             :  bit;
  signal aux117             :  bit;
  signal aux13              :  bit;
  signal aux131             :  bit;
  signal aux133             :  bit;
  signal aux134             :  bit;
  signal aux138             :  bit;
  signal aux144             :  bit;
  signal aux147             :  bit;
  signal aux148             :  bit;
  signal aux152             :  bit;
  signal aux156             :  bit;
  signal aux160             :  bit;
  signal aux166             :  bit;
  signal aux170             :  bit;
  signal aux172             :  bit;
  signal aux174             :  bit;
  signal aux176             :  bit;
  signal aux178             :  bit;
  signal aux193             :  bit;
  signal aux210             :  bit;
  signal aux212             :  bit;
  signal aux232             :  bit;
  signal aux251             :  bit;
  signal aux253             :  bit;
  signal aux256             :  bit;
  signal aux257             :  bit;
  signal aux258             :  bit;
  signal aux259             :  bit;
  signal aux261             :  bit;
  signal aux262             :  bit;
  signal aux264             :  bit;
  signal aux265             :  bit;
  signal aux278             :  bit;
  signal aux290             :  bit;
  signal aux292             :  bit;
  signal aux300             :  bit;
  signal aux314             :  bit;
  signal aux329             :  bit;
  signal aux335             :  bit;
  signal aux336             :  bit;
  signal aux337             :  bit;
  signal aux338             :  bit;
  signal aux339             :  bit;
  signal aux350             :  bit;
  signal aux362             :  bit;
  signal aux364             :  bit;
  signal aux382             :  bit;
  signal aux392             :  bit;
  signal aux395             :  bit;
  signal aux396             :  bit;
  signal aux399             :  bit;
  signal aux401             :  bit;
  signal aux405             :  bit;
  signal aux409             :  bit;
  signal aux41              :  bit;
  signal aux411             :  bit;
  signal aux419             :  bit;
  signal aux425             :  bit;
  signal aux429             :  bit;
  signal aux431             :  bit;
  signal aux437             :  bit;
  signal aux438             :  bit;
  signal aux442             :  bit;
  signal aux443             :  bit;
  signal aux446             :  bit;
  signal aux450             :  bit;
  signal aux452             :  bit;
  signal aux455             :  bit;
  signal aux460             :  bit;
  signal aux462             :  bit;
  signal aux467             :  bit;
  signal aux468             :  bit;
  signal aux470             :  bit;
  signal aux473             :  bit;
  signal aux48              :  bit;
  signal aux480             :  bit;
  signal aux484             :  bit;
  signal aux486             :  bit;
  signal aux490             :  bit;
  signal aux495             :  bit;
  signal aux497             :  bit;
  signal aux5               :  bit;
  signal aux502             :  bit;
  signal aux503             :  bit;
  signal aux506             :  bit;
  signal aux512             :  bit;
  signal aux515             :  bit;
  signal aux519             :  bit;
  signal aux521             :  bit;
  signal aux528             :  bit;
  signal aux530             :  bit;
  signal aux533             :  bit;
  signal aux541             :  bit;
  signal aux542             :  bit;
  signal aux543             :  bit;
  signal aux546             :  bit;
  signal aux557             :  bit;
  signal aux559             :  bit;
  signal aux565             :  bit;
  signal aux566             :  bit;
  signal aux569             :  bit;
  signal aux576             :  bit;
  signal aux586             :  bit;
  signal aux588             :  bit;
  signal aux59              :  bit;
  signal aux599             :  bit;
  signal aux607             :  bit;
  signal aux613             :  bit;
  signal aux618             :  bit;
  signal aux624             :  bit;
  signal aux630             :  bit;
  signal aux632             :  bit;
  signal aux641             :  bit;
  signal aux642             :  bit;
  signal aux648             :  bit;
  signal aux65              :  bit;
  signal aux654             :  bit;
  signal aux663             :  bit;
  signal aux670             :  bit;
  signal aux684             :  bit;
  signal aux685             :  bit;
  signal aux691             :  bit;
  signal aux7               :  bit;
  signal aux702             :  bit;
  signal aux708             :  bit;
  signal aux71              :  bit;
  signal aux728             :  bit;
  signal aux729             :  bit;
  signal aux735             :  bit;
  signal aux738             :  bit;
  signal aux742             :  bit;
  signal aux746             :  bit;
  signal aux749             :  bit;
  signal aux755             :  bit;
  signal aux763             :  bit;
  signal aux769             :  bit;
  signal aux773             :  bit;
  signal aux781             :  bit;
  signal aux784             :  bit;
  signal aux787             :  bit;
  signal aux791             :  bit;
  signal aux799             :  bit;
  signal aux804             :  bit;
  signal aux810             :  bit;
  signal aux813             :  bit;
  signal aux821             :  bit;
  signal aux824             :  bit;
  signal aux827             :  bit;
  signal aux835             :  bit;
  signal aux841             :  bit;
  signal aux849             :  bit;
  signal aux852             :  bit;
  signal aux857             :  bit;
  signal aux862             :  bit;
  signal aux89              :  bit;
  signal aux94              :  bit;
  signal aux97              :  bit;
  signal inv_x2_100_sig     :  bit;
  signal inv_x2_101_sig     :  bit;
  signal inv_x2_102_sig     :  bit;
  signal inv_x2_103_sig     :  bit;
  signal inv_x2_104_sig     :  bit;
  signal inv_x2_105_sig     :  bit;
  signal inv_x2_106_sig     :  bit;
  signal inv_x2_107_sig     :  bit;
  signal inv_x2_108_sig     :  bit;
  signal inv_x2_109_sig     :  bit;
  signal inv_x2_10_sig      :  bit;
  signal inv_x2_110_sig     :  bit;
  signal inv_x2_111_sig     :  bit;
  signal inv_x2_112_sig     :  bit;
  signal inv_x2_113_sig     :  bit;
  signal inv_x2_114_sig     :  bit;
  signal inv_x2_115_sig     :  bit;
  signal inv_x2_116_sig     :  bit;
  signal inv_x2_11_sig      :  bit;
  signal inv_x2_12_sig      :  bit;
  signal inv_x2_13_sig      :  bit;
  signal inv_x2_14_sig      :  bit;
  signal inv_x2_15_sig      :  bit;
  signal inv_x2_16_sig      :  bit;
  signal inv_x2_17_sig      :  bit;
  signal inv_x2_18_sig      :  bit;
  signal inv_x2_19_sig      :  bit;
  signal inv_x2_20_sig      :  bit;
  signal inv_x2_21_sig      :  bit;
  signal inv_x2_22_sig      :  bit;
  signal inv_x2_23_sig      :  bit;
  signal inv_x2_24_sig      :  bit;
  signal inv_x2_25_sig      :  bit;
  signal inv_x2_26_sig      :  bit;
  signal inv_x2_27_sig      :  bit;
  signal inv_x2_28_sig      :  bit;
  signal inv_x2_29_sig      :  bit;
  signal inv_x2_2_sig       :  bit;
  signal inv_x2_30_sig      :  bit;
  signal inv_x2_31_sig      :  bit;
  signal inv_x2_32_sig      :  bit;
  signal inv_x2_33_sig      :  bit;
  signal inv_x2_34_sig      :  bit;
  signal inv_x2_35_sig      :  bit;
  signal inv_x2_36_sig      :  bit;
  signal inv_x2_37_sig      :  bit;
  signal inv_x2_38_sig      :  bit;
  signal inv_x2_39_sig      :  bit;
  signal inv_x2_3_sig       :  bit;
  signal inv_x2_40_sig      :  bit;
  signal inv_x2_41_sig      :  bit;
  signal inv_x2_42_sig      :  bit;
  signal inv_x2_43_sig      :  bit;
  signal inv_x2_44_sig      :  bit;
  signal inv_x2_45_sig      :  bit;
  signal inv_x2_46_sig      :  bit;
  signal inv_x2_47_sig      :  bit;
  signal inv_x2_48_sig      :  bit;
  signal inv_x2_49_sig      :  bit;
  signal inv_x2_4_sig       :  bit;
  signal inv_x2_50_sig      :  bit;
  signal inv_x2_51_sig      :  bit;
  signal inv_x2_52_sig      :  bit;
  signal inv_x2_53_sig      :  bit;
  signal inv_x2_54_sig      :  bit;
  signal inv_x2_55_sig      :  bit;
  signal inv_x2_56_sig      :  bit;
  signal inv_x2_57_sig      :  bit;
  signal inv_x2_58_sig      :  bit;
  signal inv_x2_59_sig      :  bit;
  signal inv_x2_5_sig       :  bit;
  signal inv_x2_60_sig      :  bit;
  signal inv_x2_61_sig      :  bit;
  signal inv_x2_62_sig      :  bit;
  signal inv_x2_63_sig      :  bit;
  signal inv_x2_64_sig      :  bit;
  signal inv_x2_65_sig      :  bit;
  signal inv_x2_66_sig      :  bit;
  signal inv_x2_67_sig      :  bit;
  signal inv_x2_68_sig      :  bit;
  signal inv_x2_69_sig      :  bit;
  signal inv_x2_6_sig       :  bit;
  signal inv_x2_70_sig      :  bit;
  signal inv_x2_71_sig      :  bit;
  signal inv_x2_72_sig      :  bit;
  signal inv_x2_73_sig      :  bit;
  signal inv_x2_74_sig      :  bit;
  signal inv_x2_75_sig      :  bit;
  signal inv_x2_76_sig      :  bit;
  signal inv_x2_77_sig      :  bit;
  signal inv_x2_78_sig      :  bit;
  signal inv_x2_79_sig      :  bit;
  signal inv_x2_7_sig       :  bit;
  signal inv_x2_80_sig      :  bit;
  signal inv_x2_81_sig      :  bit;
  signal inv_x2_82_sig      :  bit;
  signal inv_x2_83_sig      :  bit;
  signal inv_x2_84_sig      :  bit;
  signal inv_x2_85_sig      :  bit;
  signal inv_x2_86_sig      :  bit;
  signal inv_x2_87_sig      :  bit;
  signal inv_x2_88_sig      :  bit;
  signal inv_x2_89_sig      :  bit;
  signal inv_x2_8_sig       :  bit;
  signal inv_x2_90_sig      :  bit;
  signal inv_x2_91_sig      :  bit;
  signal inv_x2_92_sig      :  bit;
  signal inv_x2_93_sig      :  bit;
  signal inv_x2_94_sig      :  bit;
  signal inv_x2_95_sig      :  bit;
  signal inv_x2_96_sig      :  bit;
  signal inv_x2_97_sig      :  bit;
  signal inv_x2_98_sig      :  bit;
  signal inv_x2_99_sig      :  bit;
  signal inv_x2_9_sig       :  bit;
  signal inv_x2_sig         :  bit;
  signal mx2_x2_2_sig       :  bit;
  signal mx2_x2_3_sig       :  bit;
  signal mx2_x2_4_sig       :  bit;
  signal mx2_x2_5_sig       :  bit;
  signal mx2_x2_6_sig       :  bit;
  signal mx2_x2_7_sig       :  bit;
  signal mx2_x2_8_sig       :  bit;
  signal mx2_x2_sig         :  bit;
  signal mx3_x2_2_sig       :  bit;
  signal mx3_x2_3_sig       :  bit;
  signal mx3_x2_4_sig       :  bit;
  signal mx3_x2_5_sig       :  bit;
  signal mx3_x2_6_sig       :  bit;
  signal mx3_x2_7_sig       :  bit;
  signal mx3_x2_sig         :  bit;
  signal na2_x1_10_sig      :  bit;
  signal na2_x1_11_sig      :  bit;
  signal na2_x1_12_sig      :  bit;
  signal na2_x1_13_sig      :  bit;
  signal na2_x1_14_sig      :  bit;
  signal na2_x1_15_sig      :  bit;
  signal na2_x1_16_sig      :  bit;
  signal na2_x1_17_sig      :  bit;
  signal na2_x1_18_sig      :  bit;
  signal na2_x1_19_sig      :  bit;
  signal na2_x1_20_sig      :  bit;
  signal na2_x1_21_sig      :  bit;
  signal na2_x1_22_sig      :  bit;
  signal na2_x1_23_sig      :  bit;
  signal na2_x1_24_sig      :  bit;
  signal na2_x1_25_sig      :  bit;
  signal na2_x1_26_sig      :  bit;
  signal na2_x1_27_sig      :  bit;
  signal na2_x1_28_sig      :  bit;
  signal na2_x1_29_sig      :  bit;
  signal na2_x1_2_sig       :  bit;
  signal na2_x1_3_sig       :  bit;
  signal na2_x1_4_sig       :  bit;
  signal na2_x1_5_sig       :  bit;
  signal na2_x1_6_sig       :  bit;
  signal na2_x1_7_sig       :  bit;
  signal na2_x1_8_sig       :  bit;
  signal na2_x1_9_sig       :  bit;
  signal na2_x1_sig         :  bit;
  signal na3_x1_10_sig      :  bit;
  signal na3_x1_11_sig      :  bit;
  signal na3_x1_12_sig      :  bit;
  signal na3_x1_13_sig      :  bit;
  signal na3_x1_14_sig      :  bit;
  signal na3_x1_15_sig      :  bit;
  signal na3_x1_16_sig      :  bit;
  signal na3_x1_17_sig      :  bit;
  signal na3_x1_18_sig      :  bit;
  signal na3_x1_19_sig      :  bit;
  signal na3_x1_20_sig      :  bit;
  signal na3_x1_21_sig      :  bit;
  signal na3_x1_22_sig      :  bit;
  signal na3_x1_23_sig      :  bit;
  signal na3_x1_24_sig      :  bit;
  signal na3_x1_25_sig      :  bit;
  signal na3_x1_26_sig      :  bit;
  signal na3_x1_27_sig      :  bit;
  signal na3_x1_28_sig      :  bit;
  signal na3_x1_29_sig      :  bit;
  signal na3_x1_2_sig       :  bit;
  signal na3_x1_30_sig      :  bit;
  signal na3_x1_31_sig      :  bit;
  signal na3_x1_32_sig      :  bit;
  signal na3_x1_3_sig       :  bit;
  signal na3_x1_4_sig       :  bit;
  signal na3_x1_5_sig       :  bit;
  signal na3_x1_6_sig       :  bit;
  signal na3_x1_7_sig       :  bit;
  signal na3_x1_8_sig       :  bit;
  signal na3_x1_9_sig       :  bit;
  signal na3_x1_sig         :  bit;
  signal nao22_x1_10_sig    :  bit;
  signal nao22_x1_11_sig    :  bit;
  signal nao22_x1_12_sig    :  bit;
  signal nao22_x1_13_sig    :  bit;
  signal nao22_x1_14_sig    :  bit;
  signal nao22_x1_15_sig    :  bit;
  signal nao22_x1_16_sig    :  bit;
  signal nao22_x1_17_sig    :  bit;
  signal nao22_x1_18_sig    :  bit;
  signal nao22_x1_19_sig    :  bit;
  signal nao22_x1_20_sig    :  bit;
  signal nao22_x1_21_sig    :  bit;
  signal nao22_x1_22_sig    :  bit;
  signal nao22_x1_23_sig    :  bit;
  signal nao22_x1_24_sig    :  bit;
  signal nao22_x1_25_sig    :  bit;
  signal nao22_x1_26_sig    :  bit;
  signal nao22_x1_2_sig     :  bit;
  signal nao22_x1_3_sig     :  bit;
  signal nao22_x1_4_sig     :  bit;
  signal nao22_x1_5_sig     :  bit;
  signal nao22_x1_6_sig     :  bit;
  signal nao22_x1_7_sig     :  bit;
  signal nao22_x1_8_sig     :  bit;
  signal nao22_x1_9_sig     :  bit;
  signal nao22_x1_sig       :  bit;
  signal nao2o22_x1_10_sig  :  bit;
  signal nao2o22_x1_2_sig   :  bit;
  signal nao2o22_x1_3_sig   :  bit;
  signal nao2o22_x1_4_sig   :  bit;
  signal nao2o22_x1_5_sig   :  bit;
  signal nao2o22_x1_6_sig   :  bit;
  signal nao2o22_x1_7_sig   :  bit;
  signal nao2o22_x1_8_sig   :  bit;
  signal nao2o22_x1_9_sig   :  bit;
  signal nao2o22_x1_sig     :  bit;
  signal no2_x1_10_sig      :  bit;
  signal no2_x1_11_sig      :  bit;
  signal no2_x1_12_sig      :  bit;
  signal no2_x1_13_sig      :  bit;
  signal no2_x1_14_sig      :  bit;
  signal no2_x1_15_sig      :  bit;
  signal no2_x1_16_sig      :  bit;
  signal no2_x1_17_sig      :  bit;
  signal no2_x1_18_sig      :  bit;
  signal no2_x1_19_sig      :  bit;
  signal no2_x1_20_sig      :  bit;
  signal no2_x1_21_sig      :  bit;
  signal no2_x1_22_sig      :  bit;
  signal no2_x1_23_sig      :  bit;
  signal no2_x1_24_sig      :  bit;
  signal no2_x1_2_sig       :  bit;
  signal no2_x1_3_sig       :  bit;
  signal no2_x1_4_sig       :  bit;
  signal no2_x1_5_sig       :  bit;
  signal no2_x1_6_sig       :  bit;
  signal no2_x1_7_sig       :  bit;
  signal no2_x1_8_sig       :  bit;
  signal no2_x1_9_sig       :  bit;
  signal no2_x1_sig         :  bit;
  signal no3_x1_10_sig      :  bit;
  signal no3_x1_11_sig      :  bit;
  signal no3_x1_2_sig       :  bit;
  signal no3_x1_3_sig       :  bit;
  signal no3_x1_4_sig       :  bit;
  signal no3_x1_5_sig       :  bit;
  signal no3_x1_6_sig       :  bit;
  signal no3_x1_7_sig       :  bit;
  signal no3_x1_8_sig       :  bit;
  signal no3_x1_9_sig       :  bit;
  signal no3_x1_sig         :  bit;
  signal noa22_x1_10_sig    :  bit;
  signal noa22_x1_11_sig    :  bit;
  signal noa22_x1_12_sig    :  bit;
  signal noa22_x1_2_sig     :  bit;
  signal noa22_x1_3_sig     :  bit;
  signal noa22_x1_4_sig     :  bit;
  signal noa22_x1_5_sig     :  bit;
  signal noa22_x1_6_sig     :  bit;
  signal noa22_x1_7_sig     :  bit;
  signal noa22_x1_8_sig     :  bit;
  signal noa22_x1_9_sig     :  bit;
  signal noa22_x1_sig       :  bit;
  signal not_aux0           :  bit;
  signal not_aux1           :  bit;
  signal not_aux10          :  bit;
  signal not_aux106         :  bit;
  signal not_aux110         :  bit;
  signal not_aux116         :  bit;
  signal not_aux119         :  bit;
  signal not_aux12          :  bit;
  signal not_aux123         :  bit;
  signal not_aux126         :  bit;
  signal not_aux127         :  bit;
  signal not_aux129         :  bit;
  signal not_aux136         :  bit;
  signal not_aux137         :  bit;
  signal not_aux14          :  bit;
  signal not_aux140         :  bit;
  signal not_aux142         :  bit;
  signal not_aux143         :  bit;
  signal not_aux146         :  bit;
  signal not_aux150         :  bit;
  signal not_aux158         :  bit;
  signal not_aux159         :  bit;
  signal not_aux162         :  bit;
  signal not_aux164         :  bit;
  signal not_aux165         :  bit;
  signal not_aux168         :  bit;
  signal not_aux169         :  bit;
  signal not_aux17          :  bit;
  signal not_aux177         :  bit;
  signal not_aux18          :  bit;
  signal not_aux180         :  bit;
  signal not_aux183         :  bit;
  signal not_aux185         :  bit;
  signal not_aux188         :  bit;
  signal not_aux191         :  bit;
  signal not_aux196         :  bit;
  signal not_aux198         :  bit;
  signal not_aux2           :  bit;
  signal not_aux201         :  bit;
  signal not_aux203         :  bit;
  signal not_aux205         :  bit;
  signal not_aux208         :  bit;
  signal not_aux21          :  bit;
  signal not_aux215         :  bit;
  signal not_aux218         :  bit;
  signal not_aux221         :  bit;
  signal not_aux224         :  bit;
  signal not_aux227         :  bit;
  signal not_aux23          :  bit;
  signal not_aux230         :  bit;
  signal not_aux235         :  bit;
  signal not_aux238         :  bit;
  signal not_aux24          :  bit;
  signal not_aux241         :  bit;
  signal not_aux244         :  bit;
  signal not_aux246         :  bit;
  signal not_aux249         :  bit;
  signal not_aux25          :  bit;
  signal not_aux260         :  bit;
  signal not_aux261         :  bit;
  signal not_aux262         :  bit;
  signal not_aux263         :  bit;
  signal not_aux267         :  bit;
  signal not_aux271         :  bit;
  signal not_aux276         :  bit;
  signal not_aux28          :  bit;
  signal not_aux283         :  bit;
  signal not_aux288         :  bit;
  signal not_aux293         :  bit;
  signal not_aux294         :  bit;
  signal not_aux297         :  bit;
  signal not_aux299         :  bit;
  signal not_aux3           :  bit;
  signal not_aux30          :  bit;
  signal not_aux307         :  bit;
  signal not_aux31          :  bit;
  signal not_aux312         :  bit;
  signal not_aux319         :  bit;
  signal not_aux32          :  bit;
  signal not_aux324         :  bit;
  signal not_aux327         :  bit;
  signal not_aux332         :  bit;
  signal not_aux34          :  bit;
  signal not_aux343         :  bit;
  signal not_aux348         :  bit;
  signal not_aux35          :  bit;
  signal not_aux355         :  bit;
  signal not_aux36          :  bit;
  signal not_aux360         :  bit;
  signal not_aux366         :  bit;
  signal not_aux367         :  bit;
  signal not_aux368         :  bit;
  signal not_aux370         :  bit;
  signal not_aux371         :  bit;
  signal not_aux375         :  bit;
  signal not_aux380         :  bit;
  signal not_aux387         :  bit;
  signal not_aux39          :  bit;
  signal not_aux390         :  bit;
  signal not_aux398         :  bit;
  signal not_aux4           :  bit;
  signal not_aux400         :  bit;
  signal not_aux401         :  bit;
  signal not_aux402         :  bit;
  signal not_aux412         :  bit;
  signal not_aux413         :  bit;
  signal not_aux418         :  bit;
  signal not_aux42          :  bit;
  signal not_aux434         :  bit;
  signal not_aux44          :  bit;
  signal not_aux441         :  bit;
  signal not_aux45          :  bit;
  signal not_aux453         :  bit;
  signal not_aux454         :  bit;
  signal not_aux468         :  bit;
  signal not_aux472         :  bit;
  signal not_aux476         :  bit;
  signal not_aux477         :  bit;
  signal not_aux487         :  bit;
  signal not_aux49          :  bit;
  signal not_aux509         :  bit;
  signal not_aux510         :  bit;
  signal not_aux52          :  bit;
  signal not_aux522         :  bit;
  signal not_aux525         :  bit;
  signal not_aux536         :  bit;
  signal not_aux537         :  bit;
  signal not_aux540         :  bit;
  signal not_aux541         :  bit;
  signal not_aux56          :  bit;
  signal not_aux562         :  bit;
  signal not_aux570         :  bit;
  signal not_aux577         :  bit;
  signal not_aux58          :  bit;
  signal not_aux580         :  bit;
  signal not_aux583         :  bit;
  signal not_aux587         :  bit;
  signal not_aux589         :  bit;
  signal not_aux590         :  bit;
  signal not_aux591         :  bit;
  signal not_aux60          :  bit;
  signal not_aux601         :  bit;
  signal not_aux604         :  bit;
  signal not_aux610         :  bit;
  signal not_aux614         :  bit;
  signal not_aux621         :  bit;
  signal not_aux627         :  bit;
  signal not_aux63          :  bit;
  signal not_aux631         :  bit;
  signal not_aux632         :  bit;
  signal not_aux633         :  bit;
  signal not_aux645         :  bit;
  signal not_aux651         :  bit;
  signal not_aux655         :  bit;
  signal not_aux667         :  bit;
  signal not_aux673         :  bit;
  signal not_aux676         :  bit;
  signal not_aux688         :  bit;
  signal not_aux69          :  bit;
  signal not_aux694         :  bit;
  signal not_aux697         :  bit;
  signal not_aux698         :  bit;
  signal not_aux7           :  bit;
  signal not_aux705         :  bit;
  signal not_aux709         :  bit;
  signal not_aux711         :  bit;
  signal not_aux715         :  bit;
  signal not_aux716         :  bit;
  signal not_aux72          :  bit;
  signal not_aux725         :  bit;
  signal not_aux73          :  bit;
  signal not_aux732         :  bit;
  signal not_aux739         :  bit;
  signal not_aux743         :  bit;
  signal not_aux752         :  bit;
  signal not_aux76          :  bit;
  signal not_aux766         :  bit;
  signal not_aux770         :  bit;
  signal not_aux775         :  bit;
  signal not_aux778         :  bit;
  signal not_aux788         :  bit;
  signal not_aux793         :  bit;
  signal not_aux796         :  bit;
  signal not_aux8           :  bit;
  signal not_aux80          :  bit;
  signal not_aux807         :  bit;
  signal not_aux815         :  bit;
  signal not_aux818         :  bit;
  signal not_aux82          :  bit;
  signal not_aux829         :  bit;
  signal not_aux83          :  bit;
  signal not_aux832         :  bit;
  signal not_aux838         :  bit;
  signal not_aux84          :  bit;
  signal not_aux843         :  bit;
  signal not_aux846         :  bit;
  signal not_aux854         :  bit;
  signal not_aux858         :  bit;
  signal not_aux859         :  bit;
  signal not_aux860         :  bit;
  signal not_aux861         :  bit;
  signal not_aux863         :  bit;
  signal not_aux864         :  bit;
  signal not_aux865         :  bit;
  signal not_aux866         :  bit;
  signal not_aux867         :  bit;
  signal not_aux868         :  bit;
  signal not_aux869         :  bit;
  signal not_aux87          :  bit;
  signal not_aux870         :  bit;
  signal not_aux871         :  bit;
  signal not_aux872         :  bit;
  signal not_aux873         :  bit;
  signal not_aux874         :  bit;
  signal not_aux875         :  bit;
  signal not_aux876         :  bit;
  signal not_aux877         :  bit;
  signal not_aux878         :  bit;
  signal not_aux879         :  bit;
  signal not_aux880         :  bit;
  signal not_aux9           :  bit;
  signal not_aux91          :  bit;
  signal not_aux98          :  bit;
  signal not_aux99          :  bit;
  signal not_cmd_asr        :  bit;
  signal not_cmd_lsl        :  bit;
  signal o2_x2_10_sig       :  bit;
  signal o2_x2_11_sig       :  bit;
  signal o2_x2_12_sig       :  bit;
  signal o2_x2_13_sig       :  bit;
  signal o2_x2_14_sig       :  bit;
  signal o2_x2_15_sig       :  bit;
  signal o2_x2_16_sig       :  bit;
  signal o2_x2_17_sig       :  bit;
  signal o2_x2_18_sig       :  bit;
  signal o2_x2_19_sig       :  bit;
  signal o2_x2_20_sig       :  bit;
  signal o2_x2_21_sig       :  bit;
  signal o2_x2_22_sig       :  bit;
  signal o2_x2_23_sig       :  bit;
  signal o2_x2_24_sig       :  bit;
  signal o2_x2_25_sig       :  bit;
  signal o2_x2_26_sig       :  bit;
  signal o2_x2_27_sig       :  bit;
  signal o2_x2_28_sig       :  bit;
  signal o2_x2_29_sig       :  bit;
  signal o2_x2_2_sig        :  bit;
  signal o2_x2_30_sig       :  bit;
  signal o2_x2_31_sig       :  bit;
  signal o2_x2_32_sig       :  bit;
  signal o2_x2_33_sig       :  bit;
  signal o2_x2_34_sig       :  bit;
  signal o2_x2_35_sig       :  bit;
  signal o2_x2_36_sig       :  bit;
  signal o2_x2_37_sig       :  bit;
  signal o2_x2_38_sig       :  bit;
  signal o2_x2_39_sig       :  bit;
  signal o2_x2_3_sig        :  bit;
  signal o2_x2_40_sig       :  bit;
  signal o2_x2_41_sig       :  bit;
  signal o2_x2_42_sig       :  bit;
  signal o2_x2_43_sig       :  bit;
  signal o2_x2_44_sig       :  bit;
  signal o2_x2_45_sig       :  bit;
  signal o2_x2_46_sig       :  bit;
  signal o2_x2_47_sig       :  bit;
  signal o2_x2_48_sig       :  bit;
  signal o2_x2_49_sig       :  bit;
  signal o2_x2_4_sig        :  bit;
  signal o2_x2_50_sig       :  bit;
  signal o2_x2_51_sig       :  bit;
  signal o2_x2_52_sig       :  bit;
  signal o2_x2_53_sig       :  bit;
  signal o2_x2_54_sig       :  bit;
  signal o2_x2_55_sig       :  bit;
  signal o2_x2_56_sig       :  bit;
  signal o2_x2_57_sig       :  bit;
  signal o2_x2_58_sig       :  bit;
  signal o2_x2_59_sig       :  bit;
  signal o2_x2_5_sig        :  bit;
  signal o2_x2_60_sig       :  bit;
  signal o2_x2_61_sig       :  bit;
  signal o2_x2_62_sig       :  bit;
  signal o2_x2_63_sig       :  bit;
  signal o2_x2_64_sig       :  bit;
  signal o2_x2_65_sig       :  bit;
  signal o2_x2_66_sig       :  bit;
  signal o2_x2_67_sig       :  bit;
  signal o2_x2_68_sig       :  bit;
  signal o2_x2_69_sig       :  bit;
  signal o2_x2_6_sig        :  bit;
  signal o2_x2_7_sig        :  bit;
  signal o2_x2_8_sig        :  bit;
  signal o2_x2_9_sig        :  bit;
  signal o2_x2_sig          :  bit;
  signal o3_x2_2_sig        :  bit;
  signal o3_x2_3_sig        :  bit;
  signal o3_x2_4_sig        :  bit;
  signal o3_x2_5_sig        :  bit;
  signal o3_x2_6_sig        :  bit;
  signal o3_x2_7_sig        :  bit;
  signal o3_x2_8_sig        :  bit;
  signal o3_x2_sig          :  bit;
  signal oa22_x2_10_sig     :  bit;
  signal oa22_x2_11_sig     :  bit;
  signal oa22_x2_12_sig     :  bit;
  signal oa22_x2_13_sig     :  bit;
  signal oa22_x2_14_sig     :  bit;
  signal oa22_x2_15_sig     :  bit;
  signal oa22_x2_16_sig     :  bit;
  signal oa22_x2_17_sig     :  bit;
  signal oa22_x2_18_sig     :  bit;
  signal oa22_x2_19_sig     :  bit;
  signal oa22_x2_20_sig     :  bit;
  signal oa22_x2_21_sig     :  bit;
  signal oa22_x2_22_sig     :  bit;
  signal oa22_x2_23_sig     :  bit;
  signal oa22_x2_24_sig     :  bit;
  signal oa22_x2_25_sig     :  bit;
  signal oa22_x2_26_sig     :  bit;
  signal oa22_x2_27_sig     :  bit;
  signal oa22_x2_28_sig     :  bit;
  signal oa22_x2_29_sig     :  bit;
  signal oa22_x2_2_sig      :  bit;
  signal oa22_x2_30_sig     :  bit;
  signal oa22_x2_31_sig     :  bit;
  signal oa22_x2_32_sig     :  bit;
  signal oa22_x2_33_sig     :  bit;
  signal oa22_x2_34_sig     :  bit;
  signal oa22_x2_35_sig     :  bit;
  signal oa22_x2_36_sig     :  bit;
  signal oa22_x2_37_sig     :  bit;
  signal oa22_x2_3_sig      :  bit;
  signal oa22_x2_4_sig      :  bit;
  signal oa22_x2_5_sig      :  bit;
  signal oa22_x2_6_sig      :  bit;
  signal oa22_x2_7_sig      :  bit;
  signal oa22_x2_8_sig      :  bit;
  signal oa22_x2_9_sig      :  bit;
  signal oa22_x2_sig        :  bit;
  signal oa2a2a23_x2_10_sig :  bit;
  signal oa2a2a23_x2_11_sig :  bit;
  signal oa2a2a23_x2_12_sig :  bit;
  signal oa2a2a23_x2_13_sig :  bit;
  signal oa2a2a23_x2_14_sig :  bit;
  signal oa2a2a23_x2_15_sig :  bit;
  signal oa2a2a23_x2_16_sig :  bit;
  signal oa2a2a23_x2_17_sig :  bit;
  signal oa2a2a23_x2_18_sig :  bit;
  signal oa2a2a23_x2_2_sig  :  bit;
  signal oa2a2a23_x2_3_sig  :  bit;
  signal oa2a2a23_x2_4_sig  :  bit;
  signal oa2a2a23_x2_5_sig  :  bit;
  signal oa2a2a23_x2_6_sig  :  bit;
  signal oa2a2a23_x2_7_sig  :  bit;
  signal oa2a2a23_x2_8_sig  :  bit;
  signal oa2a2a23_x2_9_sig  :  bit;
  signal oa2a2a23_x2_sig    :  bit;
  signal on12_x1_10_sig     :  bit;
  signal on12_x1_11_sig     :  bit;
  signal on12_x1_12_sig     :  bit;
  signal on12_x1_13_sig     :  bit;
  signal on12_x1_14_sig     :  bit;
  signal on12_x1_15_sig     :  bit;
  signal on12_x1_16_sig     :  bit;
  signal on12_x1_17_sig     :  bit;
  signal on12_x1_2_sig      :  bit;
  signal on12_x1_3_sig      :  bit;
  signal on12_x1_4_sig      :  bit;
  signal on12_x1_5_sig      :  bit;
  signal on12_x1_6_sig      :  bit;
  signal on12_x1_7_sig      :  bit;
  signal on12_x1_8_sig      :  bit;
  signal on12_x1_9_sig      :  bit;
  signal on12_x1_sig        :  bit;
  signal not_shift          :  bit_vector(4 downto 0);
  signal not_op2            :  bit_vector(31 downto 0);


begin

  not_aux3_ins : no2_x1
  port map ( i0  => op2(1)
           , i1  => shift(0)
           , nq  => not_aux3
           , vdd => vdd
           , vss => vss
           );

  inv_x2_ins : inv_x2
  port map ( i   => aux117
           , nq  => inv_x2_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_3_ins : no2_x1
  port map ( i0  => shift(3)
           , i1  => not_aux371
           , nq  => no2_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_ins : no2_x1
  port map ( i0  => no3_x1_sig
           , i1  => aux5
           , nq  => no2_x1_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_ins : o3_x2
  port map ( i0  => shift(2)
           , i1  => not_aux7
           , i2  => no2_x1_sig
           , q   => o3_x2_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_2_ins : no2_x1
  port map ( i0  => shift(3)
           , i1  => not_aux525
           , nq  => no2_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_ins : on12_x1
  port map ( i0  => aux89
           , i1  => shift(3)
           , q   => on12_x1_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_ins : na3_x1
  port map ( i0  => shift(3)
           , i1  => cmd_rrx
           , i2  => nao22_x1_sig
           , nq  => na3_x1_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_ins : na2_x1
  port map ( i0  => shift(3)
           , i1  => aux497
           , nq  => na2_x1_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_6_ins : o3_x2
  port map ( i0  => not_aux412
           , i1  => shift(2)
           , i2  => not_aux863
           , q   => o3_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_18_ins : no2_x1
  port map ( i0  => cmd_rrx
           , i1  => not_aux655
           , nq  => no2_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_5_ins : o3_x2
  port map ( i0  => not_op2(12)
           , i1  => not_aux866
           , i2  => inv_x2_54_sig
           , q   => o3_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_17_ins : no2_x1
  port map ( i0  => cmd_rrx
           , i1  => not_aux614
           , nq  => no2_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_16_ins : no2_x1
  port map ( i0  => not_aux858
           , i1  => not_op2(10)
           , nq  => no2_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_15_ins : no2_x1
  port map ( i0  => cmd_rrx
           , i1  => not_aux570
           , nq  => no2_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_6_ins : na2_x1
  port map ( i0  => cmd_asr
           , i1  => op2(0)
           , nq  => na2_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_3_ins : o3_x2
  port map ( i0  => not_aux294
           , i1  => cmd_rrx
           , i2  => not_shift(3)
           , q   => o3_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_5_ins : on12_x1
  port map ( i0  => aux314
           , i1  => shift(3)
           , q   => on12_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_5_ins : na2_x1
  port map ( i0  => shift(3)
           , i1  => aux329
           , nq  => na2_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_2_ins : na2_x1
  port map ( i0  => shift(3)
           , i1  => aux462
           , nq  => na2_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_5_ins : na3_x1
  port map ( i0  => shift(3)
           , i1  => cmd_rrx
           , i2  => aux419
           , nq  => na3_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_3_ins : na2_x1
  port map ( i0  => shift(3)
           , i1  => aux431
           , nq  => na2_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_4_ins : on12_x1
  port map ( i0  => aux425
           , i1  => shift(3)
           , q   => on12_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_2_ins : o3_x2
  port map ( i0  => not_aux413
           , i1  => cmd_rrx
           , i2  => not_shift(3)
           , q   => o3_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_4_ins : no2_x1
  port map ( i0  => shift(1)
           , i1  => not_aux297
           , nq  => no2_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_4_ins : na2_x1
  port map ( i0  => shift(1)
           , i1  => aux178
           , nq  => na2_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_5_ins : no2_x1
  port map ( i0  => no3_x1_4_sig
           , i1  => aux5
           , nq  => no2_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_2_ins : nao22_x1
  port map ( i0  => shift(3)
           , i1  => an12_x1_5_sig
           , i2  => not_aux42
           , nq  => nao22_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_4_ins : o3_x2
  port map ( i0  => shift(4)
           , i1  => cmd_rrx
           , i2  => not_aux260
           , q   => o3_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_13_ins : no2_x1
  port map ( i0  => cmd_rrx
           , i1  => not_aux522
           , nq  => no2_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_14_ins : no2_x1
  port map ( i0  => not_aux858
           , i1  => not_op2(7)
           , nq  => no2_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_3_ins : inv_x2
  port map ( i   => aux134
           , nq  => inv_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_2_ins : inv_x2
  port map ( i   => aux749
           , nq  => inv_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_cmd_asr
           , q   => a2_x2_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_4_ins : inv_x2
  port map ( i   => not_aux42
           , nq  => inv_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_ins : no3_x1
  port map ( i0  => not_aux716
           , i1  => not_aux0
           , i2  => shift(1)
           , nq  => no3_x1_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_2_ins : a2_x2
  port map ( i0  => shift(3)
           , i1  => aux515
           , q   => a2_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_ins : nao22_x1
  port map ( i0  => shift(2)
           , i1  => not_aux418
           , i2  => not_aux18
           , nq  => nao22_x1_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_2_ins : na3_x1
  port map ( i0  => not_shift(2)
           , i1  => shift(3)
           , i2  => aux429
           , nq  => na3_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_3_ins : na3_x1
  port map ( i0  => shift(3)
           , i1  => cmd_rrx
           , i2  => aux490
           , nq  => na3_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_2_ins : on12_x1
  port map ( i0  => aux495
           , i1  => shift(3)
           , q   => on12_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_4_ins : na3_x1
  port map ( i0  => shift(3)
           , i1  => cmd_rrx
           , i2  => aux455
           , nq  => na3_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_3_ins : on12_x1
  port map ( i0  => aux460
           , i1  => shift(3)
           , q   => on12_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_3_ins : a2_x2
  port map ( i0  => shift(3)
           , i1  => aux480
           , q   => a2_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_5_ins : inv_x2
  port map ( i   => aux691
           , nq  => inv_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_4_ins : a2_x2
  port map ( i0  => shift(3)
           , i1  => aux446
           , q   => a2_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_6_ins : inv_x2
  port map ( i   => aux670
           , nq  => inv_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_5_ins : a2_x2
  port map ( i0  => shift(3)
           , i1  => aux405
           , q   => a2_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_6_ins : a2_x2
  port map ( i0  => shift(3)
           , i1  => aux350
           , q   => a2_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_7_ins : a2_x2
  port map ( i0  => shift(3)
           , i1  => aux278
           , q   => a2_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_6_ins : na3_x1
  port map ( i0  => shift(3)
           , i1  => cmd_rrx
           , i2  => aux300
           , nq  => na3_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_7_ins : o3_x2
  port map ( i0  => not_aux468
           , i1  => not_aux866
           , i2  => not_op2(28)
           , q   => o3_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  o3_x2_8_ins : o3_x2
  port map ( i0  => not_aux716
           , i1  => shift(1)
           , i2  => not_aux82
           , q   => o3_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_6_ins : no2_x1
  port map ( i0  => not_aux332
           , i1  => not_shift(4)
           , nq  => no2_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_ins : ao22_x2
  port map ( i0  => not_aux859
           , i1  => not_op2(1)
           , i2  => inv_x2_23_sig
           , q   => ao22_x2_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_7_ins : no2_x1
  port map ( i0  => not_aux858
           , i1  => not_op2(2)
           , nq  => no2_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_8_ins : no2_x1
  port map ( i0  => cmd_rrx
           , i1  => not_aux368
           , nq  => no2_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_3_ins : nao22_x1
  port map ( i0  => inv_x2_26_sig
           , i1  => no2_x1_8_sig
           , i2  => shift(4)
           , nq  => nao22_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_9_ins : no2_x1
  port map ( i0  => not_aux434
           , i1  => not_shift(4)
           , nq  => no2_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_2_ins : ao22_x2
  port map ( i0  => not_aux861
           , i1  => not_op2(3)
           , i2  => inv_x2_28_sig
           , q   => ao22_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_10_ins : no2_x1
  port map ( i0  => cmd_rrx
           , i1  => not_aux454
           , nq  => no2_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_11_ins : no2_x1
  port map ( i0  => not_aux858
           , i1  => not_op2(5)
           , nq  => no2_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_12_ins : no2_x1
  port map ( i0  => not_aux858
           , i1  => not_op2(6)
           , nq  => no2_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_9_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux395
           , nq  => na2_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_8_ins : na3_x1
  port map ( i0  => op2(2)
           , i1  => cmd_rrx
           , i2  => na2_x1_8_sig
           , nq  => na3_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_8_ins : na2_x1
  port map ( i0  => not_aux401
           , i1  => not_aux402
           , nq  => na2_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_7_ins : na3_x1
  port map ( i0  => noa22_x1_2_sig
           , i1  => o3_x2_4_sig
           , i2  => na2_x1_7_sig
           , nq  => na3_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_7_ins : na2_x1
  port map ( i0  => shift(4)
           , i1  => aux262
           , nq  => na2_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_ins : oa22_x2
  port map ( i0  => aux101
           , i1  => shift(1)
           , i2  => no3_x1_2_sig
           , q   => oa22_x2_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_7_ins : inv_x2
  port map ( i   => aux642
           , nq  => inv_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_19_ins : no2_x1
  port map ( i0  => not_aux858
           , i1  => not_op2(13)
           , nq  => no2_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_20_ins : no2_x1
  port map ( i0  => shift(0)
           , i1  => not_aux401
           , nq  => no2_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_16_ins : inv_x2
  port map ( i   => cin
           , nq  => inv_x2_16_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_15_ins : inv_x2
  port map ( i   => aux172
           , nq  => inv_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_14_ins : inv_x2
  port map ( i   => aux429
           , nq  => inv_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_13_ins : inv_x2
  port map ( i   => aux506
           , nq  => inv_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_11_ins : inv_x2
  port map ( i   => aux382
           , nq  => inv_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_10_ins : inv_x2
  port map ( i   => aux470
           , nq  => inv_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_9_ins : inv_x2
  port map ( i   => aux528
           , nq  => inv_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_8_ins : inv_x2
  port map ( i   => aux559
           , nq  => inv_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_12_ins : inv_x2
  port map ( i   => aux265
           , nq  => inv_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_17_ins : inv_x2
  port map ( i   => not_aux110
           , nq  => inv_x2_17_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_18_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_18_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_19_ins : inv_x2
  port map ( i   => not_aux91
           , nq  => inv_x2_19_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_20_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_20_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_21_ins : inv_x2
  port map ( i   => not_aux267
           , nq  => inv_x2_21_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_22_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_22_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_23_ins : inv_x2
  port map ( i   => aux339
           , nq  => inv_x2_23_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_24_ins : inv_x2
  port map ( i   => aux335
           , nq  => inv_x2_24_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_25_ins : inv_x2
  port map ( i   => aux364
           , nq  => inv_x2_25_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_ins : o2_x2
  port map ( i0  => not_aux398
           , i1  => not_shift(2)
           , q   => o2_x2_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_26_ins : inv_x2
  port map ( i   => not_aux869
           , nq  => inv_x2_26_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_27_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_27_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_28_ins : inv_x2
  port map ( i   => aux443
           , nq  => inv_x2_28_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_29_ins : inv_x2
  port map ( i   => aux437
           , nq  => inv_x2_29_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_30_ins : inv_x2
  port map ( i   => aux452
           , nq  => inv_x2_30_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_31_ins : inv_x2
  port map ( i   => not_aux870
           , nq  => inv_x2_31_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_32_ins : inv_x2
  port map ( i   => aux467
           , nq  => inv_x2_32_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_33_ins : inv_x2
  port map ( i   => aux486
           , nq  => inv_x2_33_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_9_ins : ao22_x2
  port map ( i0  => no3_x1_10_sig
           , i1  => aux396
           , i2  => shift(2)
           , q   => ao22_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_8_ins : ao22_x2
  port map ( i0  => inv_x2_62_sig
           , i1  => no3_x1_9_sig
           , i2  => shift(4)
           , q   => ao22_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_7_ins : ao22_x2
  port map ( i0  => no3_x1_8_sig
           , i1  => aux396
           , i2  => shift(2)
           , q   => ao22_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_6_ins : ao22_x2
  port map ( i0  => not_op2(11)
           , i1  => not_aux866
           , i2  => not_aux651
           , q   => ao22_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_5_ins : ao22_x2
  port map ( i0  => inv_x2_51_sig
           , i1  => noa22_x1_9_sig
           , i2  => shift(4)
           , q   => ao22_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_4_ins : ao22_x2
  port map ( i0  => not_op2(9)
           , i1  => not_aux865
           , i2  => not_aux610
           , q   => ao22_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_3_ins : ao22_x2
  port map ( i0  => inv_x2_45_sig
           , i1  => noa22_x1_7_sig
           , i2  => shift(4)
           , q   => ao22_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux1_ins : no2_x1
  port map ( i0  => cin
           , i1  => shift(0)
           , nq  => not_aux1
           , vdd => vdd
           , vss => vss
           );

  not_aux0_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(0)
           , q   => not_aux0
           , vdd => vdd
           , vss => vss
           );

  o2_x2_2_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux180
           , q   => o2_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_9_ins : na3_x1
  port map ( i0  => na2_x1_9_sig
           , i1  => nao22_x1_3_sig
           , i2  => ao2o22_x2_sig
           , nq  => na3_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_10_ins : na3_x1
  port map ( i0  => na2_x1_11_sig
           , i1  => nao22_x1_4_sig
           , i2  => ao2o22_x2_2_sig
           , nq  => na3_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_10_ins : ao22_x2
  port map ( i0  => ao22_x2_11_sig
           , i1  => a2_x2_12_sig
           , i2  => not_shift(4)
           , q   => ao22_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_11_ins : ao22_x2
  port map ( i0  => ao22_x2_12_sig
           , i1  => no2_x1_24_sig
           , i2  => not_shift(3)
           , q   => ao22_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  ao22_x2_12_ins : ao22_x2
  port map ( i0  => an12_x1_8_sig
           , i1  => an12_x1_7_sig
           , i2  => not_shift(2)
           , q   => ao22_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_26_ins : na3_x1
  port map ( i0  => op2(21)
           , i1  => cmd_rrx
           , i2  => aux512
           , nq  => na3_x1_26_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_25_ins : na3_x1
  port map ( i0  => op2(20)
           , i1  => cmd_rrx
           , i2  => aux470
           , nq  => na3_x1_25_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_24_ins : na3_x1
  port map ( i0  => op2(18)
           , i1  => cmd_rrx
           , i2  => na2_x1_22_sig
           , nq  => na3_x1_24_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_23_ins : na3_x1
  port map ( i0  => op2(16)
           , i1  => cmd_rrx
           , i2  => aux265
           , nq  => na3_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_22_ins : na3_x1
  port map ( i0  => ao2o22_x2_10_sig
           , i1  => na2_x1_19_sig
           , i2  => oa22_x2_10_sig
           , nq  => na3_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_21_ins : na3_x1
  port map ( i0  => na2_x1_18_sig
           , i1  => nao22_x1_11_sig
           , i2  => ao2o22_x2_9_sig
           , nq  => na3_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_20_ins : na3_x1
  port map ( i0  => na2_x1_17_sig
           , i1  => nao22_x1_10_sig
           , i2  => ao2o22_x2_8_sig
           , nq  => na3_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_19_ins : na3_x1
  port map ( i0  => not_aux673
           , i1  => not_aux667
           , i2  => o3_x2_5_sig
           , nq  => na3_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_18_ins : na3_x1
  port map ( i0  => na2_x1_16_sig
           , i1  => nao22_x1_9_sig
           , i2  => ao2o22_x2_7_sig
           , nq  => na3_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_48_ins : inv_x2
  port map ( i   => aux599
           , nq  => inv_x2_48_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_47_ins : inv_x2
  port map ( i   => aux576
           , nq  => inv_x2_47_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_46_ins : inv_x2
  port map ( i   => aux586
           , nq  => inv_x2_46_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_45_ins : inv_x2
  port map ( i   => not_aux875
           , nq  => inv_x2_45_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_17_ins : na3_x1
  port map ( i0  => na2_x1_15_sig
           , i1  => nao22_x1_8_sig
           , i2  => ao2o22_x2_6_sig
           , nq  => na3_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_44_ins : inv_x2
  port map ( i   => not_aux874
           , nq  => inv_x2_44_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_43_ins : inv_x2
  port map ( i   => aux569
           , nq  => inv_x2_43_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_42_ins : inv_x2
  port map ( i   => aux557
           , nq  => inv_x2_42_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_16_ins : na3_x1
  port map ( i0  => not_aux580
           , i1  => not_aux583
           , i2  => o2_x2_63_sig
           , nq  => na3_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_15_ins : na3_x1
  port map ( i0  => na2_x1_14_sig
           , i1  => nao22_x1_7_sig
           , i2  => ao2o22_x2_5_sig
           , nq  => na3_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_41_ins : inv_x2
  port map ( i   => not_aux873
           , nq  => inv_x2_41_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_3_ins : o2_x2
  port map ( i0  => not_aux185
           , i1  => not_shift(1)
           , q   => o2_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_4_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux188
           , q   => o2_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_4_ins : nao22_x1
  port map ( i0  => inv_x2_31_sig
           , i1  => no2_x1_10_sig
           , i2  => shift(4)
           , nq  => nao22_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_11_ins : na3_x1
  port map ( i0  => op2(5)
           , i1  => cmd_rrx
           , i2  => aux512
           , nq  => na3_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_34_ins : inv_x2
  port map ( i   => not_aux871
           , nq  => inv_x2_34_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_12_ins : na3_x1
  port map ( i0  => na2_x1_12_sig
           , i1  => nao22_x1_5_sig
           , i2  => ao2o22_x2_3_sig
           , nq  => na3_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_13_ins : na3_x1
  port map ( i0  => op2(6)
           , i1  => cmd_rrx
           , i2  => aux543
           , nq  => na3_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_35_ins : inv_x2
  port map ( i   => aux502
           , nq  => inv_x2_35_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_36_ins : inv_x2
  port map ( i   => aux521
           , nq  => inv_x2_36_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_37_ins : inv_x2
  port map ( i   => not_aux872
           , nq  => inv_x2_37_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_14_ins : na3_x1
  port map ( i0  => na2_x1_13_sig
           , i1  => nao22_x1_6_sig
           , i2  => ao2o22_x2_4_sig
           , nq  => na3_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_38_ins : inv_x2
  port map ( i   => aux566
           , nq  => inv_x2_38_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_39_ins : inv_x2
  port map ( i   => aux533
           , nq  => inv_x2_39_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_40_ins : inv_x2
  port map ( i   => aux546
           , nq  => inv_x2_40_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_59_ins : inv_x2
  port map ( i   => not_aux879
           , nq  => inv_x2_59_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_58_ins : inv_x2
  port map ( i   => aux663
           , nq  => inv_x2_58_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_57_ins : inv_x2
  port map ( i   => not_aux878
           , nq  => inv_x2_57_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_56_ins : inv_x2
  port map ( i   => aux654
           , nq  => inv_x2_56_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_55_ins : inv_x2
  port map ( i   => aux641
           , nq  => inv_x2_55_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_54_ins : inv_x2
  port map ( i   => aux473
           , nq  => inv_x2_54_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_53_ins : inv_x2
  port map ( i   => aux618
           , nq  => inv_x2_53_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_52_ins : inv_x2
  port map ( i   => aux630
           , nq  => inv_x2_52_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_51_ins : inv_x2
  port map ( i   => not_aux877
           , nq  => inv_x2_51_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_50_ins : inv_x2
  port map ( i   => not_aux876
           , nq  => inv_x2_50_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_49_ins : inv_x2
  port map ( i   => aux613
           , nq  => inv_x2_49_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_5_ins : o2_x2
  port map ( i0  => not_aux196
           , i1  => not_shift(1)
           , q   => o2_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_5_ins : nao22_x1
  port map ( i0  => inv_x2_34_sig
           , i1  => no3_x1_5_sig
           , i2  => shift(4)
           , nq  => nao22_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_60_ins : inv_x2
  port map ( i   => not_aux537
           , nq  => inv_x2_60_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_61_ins : inv_x2
  port map ( i   => aux684
           , nq  => inv_x2_61_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_62_ins : inv_x2
  port map ( i   => not_aux725
           , nq  => inv_x2_62_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_63_ins : inv_x2
  port map ( i   => not_aux91
           , nq  => inv_x2_63_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_64_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_64_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_65_ins : inv_x2
  port map ( i   => aux738
           , nq  => inv_x2_65_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_66_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_66_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_67_ins : inv_x2
  port map ( i   => not_aux739
           , nq  => inv_x2_67_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_68_ins : inv_x2
  port map ( i   => aux339
           , nq  => inv_x2_68_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_69_ins : inv_x2
  port map ( i   => not_aux332
           , nq  => inv_x2_69_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_70_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_70_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_71_ins : inv_x2
  port map ( i   => not_aux743
           , nq  => inv_x2_71_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_27_ins : na3_x1
  port map ( i0  => op2(22)
           , i1  => cmd_rrx
           , i2  => aux543
           , nq  => na3_x1_27_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_28_ins : na3_x1
  port map ( i0  => not_aux580
           , i1  => not_aux583
           , i2  => o2_x2_67_sig
           , nq  => na3_x1_28_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_29_ins : na3_x1
  port map ( i0  => not_aux673
           , i1  => not_aux667
           , i2  => o3_x2_7_sig
           , nq  => na3_x1_29_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_30_ins : na3_x1
  port map ( i0  => na2_x1_27_sig
           , i1  => nao22_x1_23_sig
           , i2  => ao2o22_x2_11_sig
           , nq  => na3_x1_30_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_31_ins : na3_x1
  port map ( i0  => ao2o22_x2_12_sig
           , i1  => na2_x1_28_sig
           , i2  => oa22_x2_37_sig
           , nq  => na3_x1_31_sig
           , vdd => vdd
           , vss => vss
           );

  na3_x1_32_ins : na3_x1
  port map ( i0  => na2_x1_29_sig
           , i1  => nao22_x1_26_sig
           , i2  => ao2o22_x2_13_sig
           , nq  => na3_x1_32_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_6_ins : nao22_x1
  port map ( i0  => inv_x2_37_sig
           , i1  => no2_x1_13_sig
           , i2  => shift(4)
           , nq  => nao22_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_7_ins : on12_x1
  port map ( i0  => not_aux262
           , i1  => aux862
           , q   => on12_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_7_ins : o2_x2
  port map ( i0  => not_aux203
           , i1  => not_shift(1)
           , q   => o2_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_6_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux198
           , q   => o2_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_6_ins : on12_x1
  port map ( i0  => aux178
           , i1  => shift(1)
           , q   => on12_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_72_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_72_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_73_ins : inv_x2
  port map ( i   => not_aux869
           , nq  => inv_x2_73_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_74_ins : inv_x2
  port map ( i   => not_aux698
           , nq  => inv_x2_74_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_75_ins : inv_x2
  port map ( i   => aux443
           , nq  => inv_x2_75_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_76_ins : inv_x2
  port map ( i   => not_aux434
           , nq  => inv_x2_76_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_77_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_77_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_78_ins : inv_x2
  port map ( i   => not_aux770
           , nq  => inv_x2_78_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_79_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_79_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_80_ins : inv_x2
  port map ( i   => not_aux870
           , nq  => inv_x2_80_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_81_ins : inv_x2
  port map ( i   => not_aux739
           , nq  => inv_x2_81_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_82_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_82_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_83_ins : inv_x2
  port map ( i   => not_aux743
           , nq  => inv_x2_83_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_84_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_84_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_85_ins : inv_x2
  port map ( i   => not_aux872
           , nq  => inv_x2_85_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_86_ins : inv_x2
  port map ( i   => not_aux698
           , nq  => inv_x2_86_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_87_ins : inv_x2
  port map ( i   => aux566
           , nq  => inv_x2_87_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_88_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_88_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_89_ins : inv_x2
  port map ( i   => not_aux770
           , nq  => inv_x2_89_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_90_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_90_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_91_ins : inv_x2
  port map ( i   => not_aux874
           , nq  => inv_x2_91_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_92_ins : inv_x2
  port map ( i   => not_aux739
           , nq  => inv_x2_92_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_8_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux205
           , q   => o2_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_7_ins : nao22_x1
  port map ( i0  => inv_x2_41_sig
           , i1  => no3_x1_6_sig
           , i2  => shift(4)
           , nq  => nao22_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_8_ins : nao22_x1
  port map ( i0  => inv_x2_44_sig
           , i1  => no2_x1_15_sig
           , i2  => shift(4)
           , nq  => nao22_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_8_ins : on12_x1
  port map ( i0  => not_aux368
           , i1  => aux746
           , q   => on12_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_93_ins : inv_x2
  port map ( i   => not_aux796
           , nq  => inv_x2_93_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_94_ins : inv_x2
  port map ( i   => not_aux832
           , nq  => inv_x2_94_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_95_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_95_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_96_ins : inv_x2
  port map ( i   => not_aux743
           , nq  => inv_x2_96_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_97_ins : inv_x2
  port map ( i   => not_aux807
           , nq  => inv_x2_97_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_98_ins : inv_x2
  port map ( i   => not_aux838
           , nq  => inv_x2_98_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_99_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_99_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_100_ins : inv_x2
  port map ( i   => not_aux876
           , nq  => inv_x2_100_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_101_ins : inv_x2
  port map ( i   => not_aux698
           , nq  => inv_x2_101_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_102_ins : inv_x2
  port map ( i   => not_aux818
           , nq  => inv_x2_102_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux604_ins : ao2o22_x2
  port map ( i0  => not_shift(1)
           , i1  => inv_x2_8_sig
           , i2  => not_aux601
           , i3  => shift(1)
           , q   => not_aux604
           , vdd => vdd
           , vss => vss
           );

  not_aux711_ins : no3_x1
  port map ( i0  => aux542
           , i1  => cmd_rrx
           , i2  => not_shift(3)
           , nq  => not_aux711
           , vdd => vdd
           , vss => vss
           );

  not_aux705_ins : nmx2_x1
  port map ( cmd => shift(1)
           , i0  => aux138
           , i1  => aux144
           , nq  => not_aux705
           , vdd => vdd
           , vss => vss
           );

  not_aux709_ins : on12_x1
  port map ( i0  => aux708
           , i1  => shift(3)
           , q   => not_aux709
           , vdd => vdd
           , vss => vss
           );

  not_aux880_ins : noa2ao222_x1
  port map ( i0  => not_shift(3)
           , i1  => aux530
           , i2  => a2_x2_2_sig
           , i3  => no2_x1_2_sig
           , i4  => cmd_rrx
           , nq  => not_aux880
           , vdd => vdd
           , vss => vss
           );

  not_aux698_ins : o2_x2
  port map ( i0  => cmd_rrx
           , i1  => not_aux367
           , q   => not_aux698
           , vdd => vdd
           , vss => vss
           );

  not_aux697_ins : nmx2_x1
  port map ( cmd => shift(3)
           , i0  => aux519
           , i1  => aux528
           , nq  => not_aux697
           , vdd => vdd
           , vss => vss
           );

  not_aux732_ins : nmx2_x1
  port map ( cmd => shift(1)
           , i0  => aux729
           , i1  => aux685
           , nq  => not_aux732
           , vdd => vdd
           , vss => vss
           );

  not_aux716_ins : no2_x1
  port map ( i0  => op2(31)
           , i1  => shift(0)
           , nq  => not_aux716
           , vdd => vdd
           , vss => vss
           );

  not_aux725_ins : nao22_x1
  port map ( i0  => noa22_x1_sig
           , i1  => inv_x2_4_sig
           , i2  => cmd_rrx
           , nq  => not_aux725
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_ins : noa22_x1
  port map ( i0  => o3_x2_sig
           , i1  => not_aux18
           , i2  => shift(3)
           , nq  => noa22_x1_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux715_ins : o4_x2
  port map ( i0  => shift(1)
           , i1  => not_op2(31)
           , i2  => not_aux7
           , i3  => a2_x2_sig
           , q   => not_aux715
           , vdd => vdd
           , vss => vss
           );

  not_aux739_ins : o2_x2
  port map ( i0  => cmd_rrx
           , i1  => not_aux453
           , q   => not_aux739
           , vdd => vdd
           , vss => vss
           );

  not_aux752_ins : nmx2_x1
  port map ( cmd => shift(1)
           , i0  => aux749
           , i1  => aux729
           , nq  => not_aux752
           , vdd => vdd
           , vss => vss
           );

  not_aux807_ins : ao2o22_x2
  port map ( i0  => shift(1)
           , i1  => inv_x2_sig
           , i2  => not_aux123
           , i3  => not_shift(1)
           , q   => not_aux807
           , vdd => vdd
           , vss => vss
           );

  not_aux815_ins : nao22_x1
  port map ( i0  => shift(0)
           , i1  => op2(23)
           , i2  => aux59
           , nq  => not_aux815
           , vdd => vdd
           , vss => vss
           );

  not_aux818_ins : ao2o22_x2
  port map ( i0  => shift(1)
           , i1  => not_aux815
           , i2  => not_aux793
           , i3  => not_shift(1)
           , q   => not_aux818
           , vdd => vdd
           , vss => vss
           );

  not_aux829_ins : oa22_x2
  port map ( i0  => not_op2(24)
           , i1  => shift(0)
           , i2  => not_aux72
           , q   => not_aux829
           , vdd => vdd
           , vss => vss
           );

  not_aux832_ins : ao2o22_x2
  port map ( i0  => shift(1)
           , i1  => not_aux829
           , i2  => not_aux815
           , i3  => not_shift(1)
           , q   => not_aux832
           , vdd => vdd
           , vss => vss
           );

  not_aux838_ins : nmx2_x1
  port map ( cmd => not_shift(1)
           , i0  => aux113
           , i1  => aux108
           , nq  => not_aux838
           , vdd => vdd
           , vss => vss
           );

  not_aux843_ins : nao22_x1
  port map ( i0  => shift(0)
           , i1  => op2(27)
           , i2  => aux71
           , nq  => not_aux843
           , vdd => vdd
           , vss => vss
           );

  not_aux846_ins : ao2o22_x2
  port map ( i0  => shift(1)
           , i1  => not_aux843
           , i2  => not_aux829
           , i3  => not_shift(1)
           , q   => not_aux846
           , vdd => vdd
           , vss => vss
           );

  not_aux854_ins : oa22_x2
  port map ( i0  => not_op2(28)
           , i1  => shift(0)
           , i2  => not_aux83
           , q   => not_aux854
           , vdd => vdd
           , vss => vss
           );

  not_aux868_ins : o2_x2
  port map ( i0  => shift(3)
           , i1  => cmd_rrx
           , q   => not_aux868
           , vdd => vdd
           , vss => vss
           );

  not_aux788_ins : o2_x2
  port map ( i0  => shift(2)
           , i1  => not_aux293
           , q   => not_aux788
           , vdd => vdd
           , vss => vss
           );

  not_aux796_ins : ao2o22_x2
  port map ( i0  => shift(1)
           , i1  => not_aux793
           , i2  => not_aux775
           , i3  => not_shift(1)
           , q   => not_aux796
           , vdd => vdd
           , vss => vss
           );

  not_aux793_ins : oa22_x2
  port map ( i0  => not_op2(20)
           , i1  => shift(0)
           , i2  => not_aux58
           , q   => not_aux793
           , vdd => vdd
           , vss => vss
           );

  not_aux770_ins : o2_x2
  port map ( i0  => cmd_rrx
           , i1  => not_aux632
           , q   => not_aux770
           , vdd => vdd
           , vss => vss
           );

  not_aux778_ins : ao2o22_x2
  port map ( i0  => not_shift(1)
           , i1  => inv_x2_2_sig
           , i2  => not_aux775
           , i3  => shift(1)
           , q   => not_aux778
           , vdd => vdd
           , vss => vss
           );

  not_aux775_ins : nao22_x1
  port map ( i0  => shift(0)
           , i1  => op2(19)
           , i2  => aux48
           , nq  => not_aux775
           , vdd => vdd
           , vss => vss
           );

  not_aux766_ins : ao2o22_x2
  port map ( i0  => not_shift(1)
           , i1  => inv_x2_3_sig
           , i2  => not_aux127
           , i3  => shift(1)
           , q   => not_aux766
           , vdd => vdd
           , vss => vss
           );

  not_aux743_ins : o2_x2
  port map ( i0  => cmd_rrx
           , i1  => not_aux590
           , q   => not_aux743
           , vdd => vdd
           , vss => vss
           );

  not_aux676_ins : nmx2_x1
  port map ( cmd => shift(3)
           , i0  => aux484
           , i1  => aux495
           , nq  => not_aux676
           , vdd => vdd
           , vss => vss
           );

  an12_x1_ins : an12_x1
  port map ( i0  => shift(3)
           , i1  => aux490
           , q   => an12_x1_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux879_ins : noa2ao222_x1
  port map ( i0  => not_shift(3)
           , i1  => aux497
           , i2  => an12_x1_sig
           , i3  => a2_x2_3_sig
           , i4  => cmd_rrx
           , nq  => not_aux879
           , vdd => vdd
           , vss => vss
           );

  not_aux694_ins : ao2o22_x2
  port map ( i0  => shift(3)
           , i1  => inv_x2_5_sig
           , i2  => not_aux509
           , i3  => not_shift(3)
           , q   => not_aux694
           , vdd => vdd
           , vss => vss
           );

  not_aux688_ins : nmx2_x1
  port map ( cmd => shift(1)
           , i0  => aux685
           , i1  => aux642
           , nq  => not_aux688
           , vdd => vdd
           , vss => vss
           );

  not_aux867_ins : o2_x2
  port map ( i0  => not_aux866
           , i1  => not_shift(1)
           , q   => not_aux867
           , vdd => vdd
           , vss => vss
           );

  not_aux655_ins : o2_x2
  port map ( i0  => not_aux453
           , i1  => not_aux401
           , q   => not_aux655
           , vdd => vdd
           , vss => vss
           );

  an12_x1_2_ins : an12_x1
  port map ( i0  => shift(3)
           , i1  => aux455
           , q   => an12_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux878_ins : noa2ao222_x1
  port map ( i0  => not_shift(3)
           , i1  => aux462
           , i2  => a2_x2_4_sig
           , i3  => an12_x1_2_sig
           , i4  => cmd_rrx
           , nq  => not_aux878
           , vdd => vdd
           , vss => vss
           );

  a4_x2_ins : a4_x2
  port map ( i0  => aux468
           , i1  => shift(2)
           , i2  => aux261
           , i3  => shift(3)
           , q   => a4_x2_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux667_ins : on12_x1
  port map ( i0  => a4_x2_sig
           , i1  => cmd_rrx
           , q   => not_aux667
           , vdd => vdd
           , vss => vss
           );

  not_aux673_ins : ao2o22_x2
  port map ( i0  => shift(3)
           , i1  => inv_x2_6_sig
           , i2  => not_aux476
           , i3  => not_shift(3)
           , q   => not_aux673
           , vdd => vdd
           , vss => vss
           );

  not_aux631_ins : o2_x2
  port map ( i0  => shift(3)
           , i1  => not_aux413
           , q   => not_aux631
           , vdd => vdd
           , vss => vss
           );

  not_aux633_ins : na2_x1
  port map ( i0  => shift(3)
           , i1  => aux632
           , nq  => not_aux633
           , vdd => vdd
           , vss => vss
           );

  not_aux632_ins : inv_x2
  port map ( i   => aux632
           , nq  => not_aux632
           , vdd => vdd
           , vss => vss
           );

  an12_x1_3_ins : an12_x1
  port map ( i0  => shift(3)
           , i1  => aux419
           , q   => an12_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux877_ins : noa2ao222_x1
  port map ( i0  => aux431
           , i1  => not_shift(3)
           , i2  => a2_x2_5_sig
           , i3  => an12_x1_3_sig
           , i4  => cmd_rrx
           , nq  => not_aux877
           , vdd => vdd
           , vss => vss
           );

  not_aux651_ins : nmx2_x1
  port map ( cmd => shift(3)
           , i0  => aux648
           , i1  => aux442
           , nq  => not_aux651
           , vdd => vdd
           , vss => vss
           );

  not_aux645_ins : ao2o22_x2
  port map ( i0  => shift(1)
           , i1  => inv_x2_7_sig
           , i2  => not_aux601
           , i3  => not_shift(1)
           , q   => not_aux645
           , vdd => vdd
           , vss => vss
           );

  not_aux866_ins : o2_x2
  port map ( i0  => not_aux860
           , i1  => not_shift(2)
           , q   => not_aux866
           , vdd => vdd
           , vss => vss
           );

  not_aux614_ins : o2_x2
  port map ( i0  => not_aux401
           , i1  => not_aux367
           , q   => not_aux614
           , vdd => vdd
           , vss => vss
           );

  not_aux876_ins : noa2ao222_x1
  port map ( i0  => aux392
           , i1  => not_shift(3)
           , i2  => a2_x2_6_sig
           , i3  => no2_x1_3_sig
           , i4  => cmd_rrx
           , nq  => not_aux876
           , vdd => vdd
           , vss => vss
           );

  not_aux627_ins : nmx2_x1
  port map ( cmd => shift(3)
           , i0  => aux624
           , i1  => aux399
           , nq  => not_aux627
           , vdd => vdd
           , vss => vss
           );

  not_aux621_ins : nmx2_x1
  port map ( cmd => not_shift(1)
           , i0  => aux156
           , i1  => aux148
           , nq  => not_aux621
           , vdd => vdd
           , vss => vss
           );

  not_aux587_ins : o2_x2
  port map ( i0  => shift(3)
           , i1  => not_aux294
           , q   => not_aux587
           , vdd => vdd
           , vss => vss
           );

  not_aux591_ins : o2_x2
  port map ( i0  => not_aux590
           , i1  => not_shift(3)
           , q   => not_aux591
           , vdd => vdd
           , vss => vss
           );

  not_aux590_ins : o2_x2
  port map ( i0  => not_aux589
           , i1  => not_shift(1)
           , q   => not_aux590
           , vdd => vdd
           , vss => vss
           );

  not_aux589_ins : on12_x1
  port map ( i0  => aux588
           , i1  => not_cmd_asr
           , q   => not_aux589
           , vdd => vdd
           , vss => vss
           );

  an12_x1_4_ins : an12_x1
  port map ( i0  => shift(3)
           , i1  => aux300
           , q   => an12_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux875_ins : noa2ao222_x1
  port map ( i0  => aux329
           , i1  => not_shift(3)
           , i2  => a2_x2_7_sig
           , i3  => an12_x1_4_sig
           , i4  => cmd_rrx
           , nq  => not_aux875
           , vdd => vdd
           , vss => vss
           );

  not_aux610_ins : nmx2_x1
  port map ( cmd => shift(3)
           , i0  => aux607
           , i1  => aux338
           , nq  => not_aux610
           , vdd => vdd
           , vss => vss
           );

  not_aux453_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux366
           , q   => not_aux453
           , vdd => vdd
           , vss => vss
           );

  not_aux454_ins : o3_x2
  port map ( i0  => not_shift(2)
           , i1  => not_aux453
           , i2  => not_shift(3)
           , q   => not_aux454
           , vdd => vdd
           , vss => vss
           );

  not_aux509_ins : nmx2_x1
  port map ( cmd => shift(2)
           , i0  => aux506
           , i1  => aux337
           , nq  => not_aux509
           , vdd => vdd
           , vss => vss
           );

  not_aux510_ins : o2_x2
  port map ( i0  => shift(3)
           , i1  => not_aux509
           , q   => not_aux510
           , vdd => vdd
           , vss => vss
           );

  not_aux871_ins : a3_x2
  port map ( i0  => on12_x1_2_sig
           , i1  => na2_x1_sig
           , i2  => na3_x1_3_sig
           , q   => not_aux871
           , vdd => vdd
           , vss => vss
           );

  not_aux487_ins : a2_x2
  port map ( i0  => shift(2)
           , i1  => not_shift(0)
           , q   => not_aux487
           , vdd => vdd
           , vss => vss
           );

  not_aux863_ins : o2_x2
  port map ( i0  => cmd_rrx
           , i1  => not_shift(3)
           , q   => not_aux863
           , vdd => vdd
           , vss => vss
           );

  not_aux541_ins : inv_x2
  port map ( i   => aux541
           , nq  => not_aux541
           , vdd => vdd
           , vss => vss
           );

  not_aux536_ins : nmx2_x1
  port map ( cmd => shift(1)
           , i0  => aux160
           , i1  => aux166
           , nq  => not_aux536
           , vdd => vdd
           , vss => vss
           );

  not_aux537_ins : o2_x2
  port map ( i0  => shift(2)
           , i1  => not_aux536
           , q   => not_aux537
           , vdd => vdd
           , vss => vss
           );

  not_aux540_ins : oa22_x2
  port map ( i0  => o2_x2_sig
           , i1  => not_aux537
           , i2  => shift(3)
           , q   => not_aux540
           , vdd => vdd
           , vss => vss
           );

  not_aux525_ins : ao2o22_x2
  port map ( i0  => shift(2)
           , i1  => not_aux370
           , i2  => not_aux343
           , i3  => not_shift(2)
           , q   => not_aux525
           , vdd => vdd
           , vss => vss
           );

  not_aux872_ins : noa22_x1
  port map ( i0  => shift(3)
           , i1  => aux530
           , i2  => nao2o22_x1_sig
           , nq  => not_aux872
           , vdd => vdd
           , vss => vss
           );

  nao2o22_x1_ins : nao2o22_x1
  port map ( i0  => shift(3)
           , i1  => inv_x2_9_sig
           , i2  => not_aux525
           , i3  => not_aux860
           , nq  => nao2o22_x1_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux522_ins : o2_x2
  port map ( i0  => not_aux367
           , i1  => not_shift(3)
           , q   => not_aux522
           , vdd => vdd
           , vss => vss
           );

  not_aux562_ins : nmx2_x1
  port map ( cmd => shift(1)
           , i0  => aux559
           , i1  => aux503
           , nq  => not_aux562
           , vdd => vdd
           , vss => vss
           );

  not_aux873_ins : a3_x2
  port map ( i0  => na3_x1_2_sig
           , i1  => na3_x1_sig
           , i2  => on12_x1_sig
           , q   => not_aux873
           , vdd => vdd
           , vss => vss
           );

  not_aux583_ins : nmx2_x1
  port map ( cmd => shift(3)
           , i0  => aux174
           , i1  => aux259
           , nq  => not_aux583
           , vdd => vdd
           , vss => vss
           );

  not_aux577_ins : a2_x2
  port map ( i0  => not_aux263
           , i1  => not_aux177
           , q   => not_aux577
           , vdd => vdd
           , vss => vss
           );

  not_aux864_ins : o2_x2
  port map ( i0  => not_aux577
           , i1  => not_aux860
           , q   => not_aux864
           , vdd => vdd
           , vss => vss
           );

  not_aux580_ins : o4_x2
  port map ( i0  => not_aux261
           , i1  => not_aux577
           , i2  => cmd_rrx
           , i3  => not_shift(3)
           , q   => not_aux580
           , vdd => vdd
           , vss => vss
           );

  not_aux874_ins : noa22_x1
  port map ( i0  => aux251
           , i1  => not_shift(3)
           , i2  => a3_x2_sig
           , nq  => not_aux874
           , vdd => vdd
           , vss => vss
           );

  a3_x2_ins : a3_x2
  port map ( i0  => shift(3)
           , i1  => cmd_rrx
           , i2  => aux193
           , q   => a3_x2_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux570_ins : o2_x2
  port map ( i0  => not_aux453
           , i1  => not_shift(3)
           , q   => not_aux570
           , vdd => vdd
           , vss => vss
           );

  not_aux865_ins : o2_x2
  port map ( i0  => not_aux263
           , i1  => not_aux860
           , q   => not_aux865
           , vdd => vdd
           , vss => vss
           );

  not_aux601_ins : oa22_x2
  port map ( i0  => not_op2(8)
           , i1  => shift(0)
           , i2  => not_aux24
           , q   => not_aux601
           , vdd => vdd
           , vss => vss
           );

  o2_x2_11_ins : o2_x2
  port map ( i0  => not_aux224
           , i1  => not_shift(1)
           , q   => o2_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux375_ins : oa22_x2
  port map ( i0  => o2_x2_11_sig
           , i1  => o2_x2_10_sig
           , i2  => not_aux7
           , q   => not_aux375
           , vdd => vdd
           , vss => vss
           );

  o2_x2_12_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux227
           , q   => o2_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_13_ins : o2_x2
  port map ( i0  => not_aux235
           , i1  => not_shift(1)
           , q   => o2_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux380_ins : oa22_x2
  port map ( i0  => o2_x2_13_sig
           , i1  => o2_x2_12_sig
           , i2  => not_aux7
           , q   => not_aux380
           , vdd => vdd
           , vss => vss
           );

  o2_x2_14_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux238
           , q   => o2_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_15_ins : o2_x2
  port map ( i0  => not_aux244
           , i1  => not_shift(1)
           , q   => o2_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux387_ins : oa22_x2
  port map ( i0  => o2_x2_15_sig
           , i1  => o2_x2_14_sig
           , i2  => not_aux7
           , q   => not_aux387
           , vdd => vdd
           , vss => vss
           );

  o2_x2_16_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux246
           , q   => o2_x2_16_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux390_ins : o2_x2
  port map ( i0  => not_aux7
           , i1  => o2_x2_16_sig
           , q   => not_aux390
           , vdd => vdd
           , vss => vss
           );

  not_aux400_ins : on12_x1
  port map ( i0  => aux399
           , i1  => shift(3)
           , q   => not_aux400
           , vdd => vdd
           , vss => vss
           );

  not_aux398_ins : noa22_x1
  port map ( i0  => aux257
           , i1  => shift(1)
           , i2  => aux396
           , nq  => not_aux398
           , vdd => vdd
           , vss => vss
           );

  not_aux401_ins : inv_x2
  port map ( i   => aux401
           , nq  => not_aux401
           , vdd => vdd
           , vss => vss
           );

  not_aux870_ins : a3_x2
  port map ( i0  => na2_x1_2_sig
           , i1  => na3_x1_4_sig
           , i2  => on12_x1_3_sig
           , q   => not_aux870
           , vdd => vdd
           , vss => vss
           );

  not_aux472_ins : o3_x2
  port map ( i0  => not_aux261
           , i1  => cmd_rrx
           , i2  => inv_x2_10_sig
           , q   => not_aux472
           , vdd => vdd
           , vss => vss
           );

  not_aux468_ins : inv_x2
  port map ( i   => aux468
           , nq  => not_aux468
           , vdd => vdd
           , vss => vss
           );

  not_aux477_ins : o2_x2
  port map ( i0  => shift(3)
           , i1  => not_aux476
           , q   => not_aux477
           , vdd => vdd
           , vss => vss
           );

  not_aux476_ins : nmx2_x1
  port map ( cmd => shift(2)
           , i0  => aux172
           , i1  => aux258
           , nq  => not_aux476
           , vdd => vdd
           , vss => vss
           );

  not_aux434_ins : a4_x2
  port map ( i0  => o3_x2_2_sig
           , i1  => on12_x1_4_sig
           , i2  => na2_x1_3_sig
           , i3  => na3_x1_5_sig
           , q   => not_aux434
           , vdd => vdd
           , vss => vss
           );

  not_aux413_ins : o2_x2
  port map ( i0  => not_aux412
           , i1  => not_shift(2)
           , q   => not_aux413
           , vdd => vdd
           , vss => vss
           );

  not_aux412_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux261
           , q   => not_aux412
           , vdd => vdd
           , vss => vss
           );

  not_aux418_ins : nao22_x1
  port map ( i0  => no2_x1_4_sig
           , i1  => aux5
           , i2  => aux7
           , nq  => not_aux418
           , vdd => vdd
           , vss => vss
           );

  not_aux441_ins : nmx2_x1
  port map ( cmd => shift(1)
           , i0  => aux438
           , i1  => aux336
           , nq  => not_aux441
           , vdd => vdd
           , vss => vss
           );

  not_aux861_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux401
           , nq  => not_aux861
           , vdd => vdd
           , vss => vss
           );

  not_aux343_ins : oa22_x2
  port map ( i0  => o2_x2_3_sig
           , i1  => o2_x2_2_sig
           , i2  => not_aux7
           , q   => not_aux343
           , vdd => vdd
           , vss => vss
           );

  not_aux348_ins : oa22_x2
  port map ( i0  => o2_x2_5_sig
           , i1  => o2_x2_4_sig
           , i2  => not_aux7
           , q   => not_aux348
           , vdd => vdd
           , vss => vss
           );

  not_aux355_ins : oa22_x2
  port map ( i0  => o2_x2_7_sig
           , i1  => o2_x2_6_sig
           , i2  => not_aux7
           , q   => not_aux355
           , vdd => vdd
           , vss => vss
           );

  o2_x2_9_ins : o2_x2
  port map ( i0  => not_aux215
           , i1  => not_shift(1)
           , q   => o2_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux360_ins : oa22_x2
  port map ( i0  => o2_x2_9_sig
           , i1  => o2_x2_8_sig
           , i2  => not_aux7
           , q   => not_aux360
           , vdd => vdd
           , vss => vss
           );

  not_aux368_ins : o3_x2
  port map ( i0  => not_shift(2)
           , i1  => not_aux367
           , i2  => not_shift(3)
           , q   => not_aux368
           , vdd => vdd
           , vss => vss
           );

  not_aux367_ins : o2_x2
  port map ( i0  => not_aux366
           , i1  => not_shift(1)
           , q   => not_aux367
           , vdd => vdd
           , vss => vss
           );

  not_aux366_ins : o3_x2
  port map ( i0  => not_cmd_asr
           , i1  => shift(0)
           , i2  => not_op2(31)
           , q   => not_aux366
           , vdd => vdd
           , vss => vss
           );

  nao2o22_x1_2_ins : nao2o22_x1
  port map ( i0  => shift(3)
           , i1  => inv_x2_11_sig
           , i2  => not_aux371
           , i3  => not_aux860
           , nq  => nao2o22_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux869_ins : noa22_x1
  port map ( i0  => aux392
           , i1  => shift(3)
           , i2  => nao2o22_x1_2_sig
           , nq  => not_aux869
           , vdd => vdd
           , vss => vss
           );

  not_aux860_ins : na2_x1
  port map ( i0  => shift(3)
           , i1  => cmd_rrx
           , nq  => not_aux860
           , vdd => vdd
           , vss => vss
           );

  not_aux371_ins : o2_x2
  port map ( i0  => not_aux370
           , i1  => not_shift(2)
           , q   => not_aux371
           , vdd => vdd
           , vss => vss
           );

  not_aux370_ins : o2_x2
  port map ( i0  => not_aux7
           , i1  => na2_x1_4_sig
           , q   => not_aux370
           , vdd => vdd
           , vss => vss
           );

  o2_x2_10_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux218
           , q   => o2_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux241_ins : oa22_x2
  port map ( i0  => o2_x2_45_sig
           , i1  => o2_x2_44_sig
           , i2  => not_aux7
           , q   => not_aux241
           , vdd => vdd
           , vss => vss
           );

  o2_x2_45_ins : o2_x2
  port map ( i0  => not_aux238
           , i1  => not_shift(1)
           , q   => o2_x2_45_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_44_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux235
           , q   => o2_x2_44_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux227_ins : oa22_x2
  port map ( i0  => not_op2(23)
           , i1  => shift(0)
           , i2  => not_aux116
           , q   => not_aux227
           , vdd => vdd
           , vss => vss
           );

  not_aux224_ins : nao22_x1
  port map ( i0  => shift(0)
           , i1  => op2(20)
           , i2  => aux115
           , nq  => not_aux224
           , vdd => vdd
           , vss => vss
           );

  not_aux230_ins : oa22_x2
  port map ( i0  => o2_x2_43_sig
           , i1  => o2_x2_42_sig
           , i2  => not_aux7
           , q   => not_aux230
           , vdd => vdd
           , vss => vss
           );

  o2_x2_43_ins : o2_x2
  port map ( i0  => not_aux227
           , i1  => not_shift(1)
           , q   => o2_x2_43_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_42_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux224
           , q   => o2_x2_42_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux218_ins : oa22_x2
  port map ( i0  => not_op2(19)
           , i1  => shift(0)
           , i2  => not_aux126
           , q   => not_aux218
           , vdd => vdd
           , vss => vss
           );

  not_aux215_ins : noa2a22_x1
  port map ( i0  => op2(16)
           , i1  => not_shift(0)
           , i2  => shift(0)
           , i3  => op2(17)
           , nq  => not_aux215
           , vdd => vdd
           , vss => vss
           );

  not_aux221_ins : oa22_x2
  port map ( i0  => o2_x2_41_sig
           , i1  => o2_x2_40_sig
           , i2  => not_aux7
           , q   => not_aux221
           , vdd => vdd
           , vss => vss
           );

  o2_x2_41_ins : o2_x2
  port map ( i0  => not_aux218
           , i1  => not_shift(1)
           , q   => o2_x2_41_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_40_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux215
           , q   => o2_x2_40_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux205_ins : on12_x1
  port map ( i0  => aux133
           , i1  => not_aux136
           , q   => not_aux205
           , vdd => vdd
           , vss => vss
           );

  not_aux203_ins : o2_x2
  port map ( i0  => not_aux137
           , i1  => not_aux143
           , q   => not_aux203
           , vdd => vdd
           , vss => vss
           );

  not_aux208_ins : oa22_x2
  port map ( i0  => o2_x2_39_sig
           , i1  => o2_x2_38_sig
           , i2  => not_aux7
           , q   => not_aux208
           , vdd => vdd
           , vss => vss
           );

  o2_x2_39_ins : o2_x2
  port map ( i0  => not_aux205
           , i1  => not_shift(1)
           , q   => o2_x2_39_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_38_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux203
           , q   => o2_x2_38_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux198_ins : o2_x2
  port map ( i0  => not_aux142
           , i1  => not_aux146
           , q   => not_aux198
           , vdd => vdd
           , vss => vss
           );

  not_aux196_ins : nao22_x1
  port map ( i0  => shift(0)
           , i1  => op2(8)
           , i2  => aux147
           , nq  => not_aux196
           , vdd => vdd
           , vss => vss
           );

  not_aux201_ins : oa22_x2
  port map ( i0  => o2_x2_37_sig
           , i1  => o2_x2_36_sig
           , i2  => not_aux7
           , q   => not_aux201
           , vdd => vdd
           , vss => vss
           );

  o2_x2_37_ins : o2_x2
  port map ( i0  => not_aux198
           , i1  => not_shift(1)
           , q   => o2_x2_37_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_36_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux196
           , q   => o2_x2_36_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux188_ins : oa22_x2
  port map ( i0  => not_op2(7)
           , i1  => shift(0)
           , i2  => not_aux159
           , q   => not_aux188
           , vdd => vdd
           , vss => vss
           );

  not_aux185_ins : o2_x2
  port map ( i0  => not_aux158
           , i1  => not_aux165
           , q   => not_aux185
           , vdd => vdd
           , vss => vss
           );

  not_aux191_ins : oa22_x2
  port map ( i0  => o2_x2_35_sig
           , i1  => o2_x2_34_sig
           , i2  => not_aux7
           , q   => not_aux191
           , vdd => vdd
           , vss => vss
           );

  o2_x2_35_ins : o2_x2
  port map ( i0  => not_aux188
           , i1  => not_shift(1)
           , q   => o2_x2_35_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_34_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux185
           , q   => o2_x2_34_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux180_ins : o2_x2
  port map ( i0  => not_aux164
           , i1  => not_aux168
           , q   => not_aux180
           , vdd => vdd
           , vss => vss
           );

  not_aux183_ins : oa22_x2
  port map ( i0  => o2_x2_33_sig
           , i1  => on12_x1_6_sig
           , i2  => not_aux7
           , q   => not_aux183
           , vdd => vdd
           , vss => vss
           );

  o2_x2_33_ins : o2_x2
  port map ( i0  => not_aux180
           , i1  => not_shift(1)
           , q   => o2_x2_33_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux858_ins : na2_x1
  port map ( i0  => shift(4)
           , i1  => cmd_rrx
           , nq  => not_aux858
           , vdd => vdd
           , vss => vss
           );

  not_aux859_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux264
           , nq  => not_aux859
           , vdd => vdd
           , vss => vss
           );

  not_aux297_ins : na2_x1
  port map ( i0  => op2(0)
           , i1  => shift(0)
           , nq  => not_aux297
           , vdd => vdd
           , vss => vss
           );

  not_aux299_ins : o3_x2
  port map ( i0  => not_aux297
           , i1  => not_aux7
           , i2  => not_shift(1)
           , q   => not_aux299
           , vdd => vdd
           , vss => vss
           );

  not_aux293_ins : o2_x2
  port map ( i0  => not_aux261
           , i1  => not_shift(1)
           , q   => not_aux293
           , vdd => vdd
           , vss => vss
           );

  not_aux294_ins : o2_x2
  port map ( i0  => not_aux293
           , i1  => not_shift(2)
           , q   => not_aux294
           , vdd => vdd
           , vss => vss
           );

  not_aux324_ins : oa22_x2
  port map ( i0  => na2_x1_6_sig
           , i1  => shift(0)
           , i2  => not_op2(31)
           , q   => not_aux324
           , vdd => vdd
           , vss => vss
           );

  not_aux327_ins : oa22_x2
  port map ( i0  => o2_x2_32_sig
           , i1  => o2_x2_31_sig
           , i2  => not_aux7
           , q   => not_aux327
           , vdd => vdd
           , vss => vss
           );

  o2_x2_32_ins : o2_x2
  port map ( i0  => not_aux324
           , i1  => not_shift(1)
           , q   => o2_x2_32_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_31_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux84
           , q   => o2_x2_31_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux319_ins : oa22_x2
  port map ( i0  => o2_x2_30_sig
           , i1  => o2_x2_29_sig
           , i2  => not_aux7
           , q   => not_aux319
           , vdd => vdd
           , vss => vss
           );

  o2_x2_30_ins : o2_x2
  port map ( i0  => not_aux80
           , i1  => not_shift(1)
           , q   => o2_x2_30_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_29_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux73
           , q   => o2_x2_29_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux312_ins : oa22_x2
  port map ( i0  => o2_x2_28_sig
           , i1  => o2_x2_27_sig
           , i2  => not_aux7
           , q   => not_aux312
           , vdd => vdd
           , vss => vss
           );

  o2_x2_28_ins : o2_x2
  port map ( i0  => not_aux69
           , i1  => not_shift(1)
           , q   => o2_x2_28_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_27_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux60
           , q   => o2_x2_27_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux307_ins : oa22_x2
  port map ( i0  => o2_x2_26_sig
           , i1  => o2_x2_25_sig
           , i2  => not_aux7
           , q   => not_aux307
           , vdd => vdd
           , vss => vss
           );

  o2_x2_26_ins : o2_x2
  port map ( i0  => not_aux56
           , i1  => not_shift(1)
           , q   => o2_x2_26_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_25_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux49
           , q   => o2_x2_25_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux332_ins : a4_x2
  port map ( i0  => o3_x2_3_sig
           , i1  => on12_x1_5_sig
           , i2  => na2_x1_5_sig
           , i3  => na3_x1_6_sig
           , q   => not_aux332
           , vdd => vdd
           , vss => vss
           );

  not_aux288_ins : oa22_x2
  port map ( i0  => o2_x2_24_sig
           , i1  => o2_x2_23_sig
           , i2  => not_aux7
           , q   => not_aux288
           , vdd => vdd
           , vss => vss
           );

  o2_x2_24_ins : o2_x2
  port map ( i0  => not_aux45
           , i1  => not_shift(1)
           , q   => o2_x2_24_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_23_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux36
           , q   => o2_x2_23_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux283_ins : oa22_x2
  port map ( i0  => o2_x2_22_sig
           , i1  => o2_x2_21_sig
           , i2  => not_aux7
           , q   => not_aux283
           , vdd => vdd
           , vss => vss
           );

  o2_x2_22_ins : o2_x2
  port map ( i0  => not_aux32
           , i1  => not_shift(1)
           , q   => o2_x2_22_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_21_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux25
           , q   => o2_x2_21_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux276_ins : oa22_x2
  port map ( i0  => o2_x2_20_sig
           , i1  => o2_x2_19_sig
           , i2  => not_aux7
           , q   => not_aux276
           , vdd => vdd
           , vss => vss
           );

  o2_x2_20_ins : o2_x2
  port map ( i0  => not_aux21
           , i1  => not_shift(1)
           , q   => o2_x2_20_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_19_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux14
           , q   => o2_x2_19_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux271_ins : oa22_x2
  port map ( i0  => o2_x2_18_sig
           , i1  => o2_x2_17_sig
           , i2  => not_aux7
           , q   => not_aux271
           , vdd => vdd
           , vss => vss
           );

  o2_x2_18_ins : o2_x2
  port map ( i0  => not_aux10
           , i1  => not_shift(1)
           , q   => o2_x2_18_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_17_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux4
           , q   => o2_x2_17_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux402_ins : o2_x2
  port map ( i0  => not_aux177
           , i1  => not_shift(1)
           , q   => not_aux402
           , vdd => vdd
           , vss => vss
           );

  not_aux80_ins : noa2a22_x1
  port map ( i0  => op2(27)
           , i1  => not_shift(0)
           , i2  => shift(0)
           , i3  => op2(28)
           , nq  => not_aux80
           , vdd => vdd
           , vss => vss
           );

  not_aux87_ins : oa22_x2
  port map ( i0  => o2_x2_61_sig
           , i1  => o2_x2_60_sig
           , i2  => not_aux7
           , q   => not_aux87
           , vdd => vdd
           , vss => vss
           );

  o2_x2_61_ins : o2_x2
  port map ( i0  => not_aux84
           , i1  => not_shift(1)
           , q   => o2_x2_61_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_60_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux80
           , q   => o2_x2_60_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux72_ins : no2_x1
  port map ( i0  => op2(25)
           , i1  => shift(0)
           , nq  => not_aux72
           , vdd => vdd
           , vss => vss
           );

  not_aux73_ins : on12_x1
  port map ( i0  => aux71
           , i1  => not_aux72
           , q   => not_aux73
           , vdd => vdd
           , vss => vss
           );

  not_aux69_ins : noa2a22_x1
  port map ( i0  => op2(23)
           , i1  => not_shift(0)
           , i2  => shift(0)
           , i3  => op2(24)
           , nq  => not_aux69
           , vdd => vdd
           , vss => vss
           );

  not_aux76_ins : oa22_x2
  port map ( i0  => o2_x2_59_sig
           , i1  => o2_x2_58_sig
           , i2  => not_aux7
           , q   => not_aux76
           , vdd => vdd
           , vss => vss
           );

  o2_x2_59_ins : o2_x2
  port map ( i0  => not_aux73
           , i1  => not_shift(1)
           , q   => o2_x2_59_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_58_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux69
           , q   => o2_x2_58_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux58_ins : no2_x1
  port map ( i0  => op2(21)
           , i1  => shift(0)
           , nq  => not_aux58
           , vdd => vdd
           , vss => vss
           );

  not_aux60_ins : on12_x1
  port map ( i0  => aux59
           , i1  => not_aux58
           , q   => not_aux60
           , vdd => vdd
           , vss => vss
           );

  not_aux56_ins : noa2a22_x1
  port map ( i0  => op2(19)
           , i1  => not_shift(0)
           , i2  => shift(0)
           , i3  => op2(20)
           , nq  => not_aux56
           , vdd => vdd
           , vss => vss
           );

  not_aux63_ins : oa22_x2
  port map ( i0  => o2_x2_57_sig
           , i1  => o2_x2_56_sig
           , i2  => not_aux7
           , q   => not_aux63
           , vdd => vdd
           , vss => vss
           );

  o2_x2_57_ins : o2_x2
  port map ( i0  => not_aux60
           , i1  => not_shift(1)
           , q   => o2_x2_57_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_56_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux56
           , q   => o2_x2_56_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux49_ins : nao22_x1
  port map ( i0  => shift(0)
           , i1  => op2(17)
           , i2  => aux48
           , nq  => not_aux49
           , vdd => vdd
           , vss => vss
           );

  not_aux44_ins : no2_x1
  port map ( i0  => op2(15)
           , i1  => shift(0)
           , nq  => not_aux44
           , vdd => vdd
           , vss => vss
           );

  not_aux45_ins : oa22_x2
  port map ( i0  => not_op2(16)
           , i1  => shift(0)
           , i2  => not_aux44
           , q   => not_aux45
           , vdd => vdd
           , vss => vss
           );

  not_aux52_ins : oa22_x2
  port map ( i0  => o2_x2_55_sig
           , i1  => o2_x2_54_sig
           , i2  => not_aux7
           , q   => not_aux52
           , vdd => vdd
           , vss => vss
           );

  o2_x2_55_ins : o2_x2
  port map ( i0  => not_aux49
           , i1  => not_shift(1)
           , q   => o2_x2_55_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_54_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux45
           , q   => o2_x2_54_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux91_ins : nmx2_x1
  port map ( cmd => shift(3)
           , i0  => aux65
           , i1  => aux89
           , nq  => not_aux91
           , vdd => vdd
           , vss => vss
           );

  not_aux35_ins : no2_x1
  port map ( i0  => op2(13)
           , i1  => shift(0)
           , nq  => not_aux35
           , vdd => vdd
           , vss => vss
           );

  not_aux34_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(14)
           , q   => not_aux34
           , vdd => vdd
           , vss => vss
           );

  not_aux36_ins : o2_x2
  port map ( i0  => not_aux35
           , i1  => not_aux34
           , q   => not_aux36
           , vdd => vdd
           , vss => vss
           );

  not_aux31_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(12)
           , q   => not_aux31
           , vdd => vdd
           , vss => vss
           );

  not_aux30_ins : no2_x1
  port map ( i0  => op2(11)
           , i1  => shift(0)
           , nq  => not_aux30
           , vdd => vdd
           , vss => vss
           );

  not_aux32_ins : o2_x2
  port map ( i0  => not_aux31
           , i1  => not_aux30
           , q   => not_aux32
           , vdd => vdd
           , vss => vss
           );

  not_aux39_ins : oa22_x2
  port map ( i0  => o2_x2_53_sig
           , i1  => o2_x2_52_sig
           , i2  => not_aux7
           , q   => not_aux39
           , vdd => vdd
           , vss => vss
           );

  o2_x2_53_ins : o2_x2
  port map ( i0  => not_aux36
           , i1  => not_shift(1)
           , q   => o2_x2_53_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_52_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux32
           , q   => o2_x2_52_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux24_ins : no2_x1
  port map ( i0  => op2(9)
           , i1  => shift(0)
           , nq  => not_aux24
           , vdd => vdd
           , vss => vss
           );

  not_aux23_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(10)
           , q   => not_aux23
           , vdd => vdd
           , vss => vss
           );

  not_aux25_ins : o2_x2
  port map ( i0  => not_aux23
           , i1  => not_aux24
           , q   => not_aux25
           , vdd => vdd
           , vss => vss
           );

  not_aux21_ins : noa2a22_x1
  port map ( i0  => op2(7)
           , i1  => not_shift(0)
           , i2  => shift(0)
           , i3  => op2(8)
           , nq  => not_aux21
           , vdd => vdd
           , vss => vss
           );

  not_aux28_ins : oa22_x2
  port map ( i0  => o2_x2_51_sig
           , i1  => o2_x2_50_sig
           , i2  => not_aux7
           , q   => not_aux28
           , vdd => vdd
           , vss => vss
           );

  o2_x2_51_ins : o2_x2
  port map ( i0  => not_aux25
           , i1  => not_shift(1)
           , q   => o2_x2_51_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_50_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux21
           , q   => o2_x2_50_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux42_ins : on12_x1
  port map ( i0  => aux41
           , i1  => not_shift(3)
           , q   => not_aux42
           , vdd => vdd
           , vss => vss
           );

  not_aux12_ins : no2_x1
  port map ( i0  => op2(5)
           , i1  => shift(0)
           , nq  => not_aux12
           , vdd => vdd
           , vss => vss
           );

  not_aux14_ins : on12_x1
  port map ( i0  => aux13
           , i1  => not_aux12
           , q   => not_aux14
           , vdd => vdd
           , vss => vss
           );

  not_aux9_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(4)
           , q   => not_aux9
           , vdd => vdd
           , vss => vss
           );

  not_aux8_ins : no2_x1
  port map ( i0  => op2(3)
           , i1  => shift(0)
           , nq  => not_aux8
           , vdd => vdd
           , vss => vss
           );

  not_aux10_ins : o2_x2
  port map ( i0  => not_aux9
           , i1  => not_aux8
           , q   => not_aux10
           , vdd => vdd
           , vss => vss
           );

  not_aux17_ins : oa22_x2
  port map ( i0  => o2_x2_49_sig
           , i1  => o2_x2_48_sig
           , i2  => not_aux7
           , q   => not_aux17
           , vdd => vdd
           , vss => vss
           );

  o2_x2_49_ins : o2_x2
  port map ( i0  => not_aux14
           , i1  => not_shift(1)
           , q   => o2_x2_49_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_48_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux10
           , q   => o2_x2_48_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux18_ins : o2_x2
  port map ( i0  => not_aux17
           , i1  => not_shift(2)
           , q   => not_aux18
           , vdd => vdd
           , vss => vss
           );

  not_aux2_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(2)
           , q   => not_aux2
           , vdd => vdd
           , vss => vss
           );

  not_aux4_ins : o2_x2
  port map ( i0  => not_aux2
           , i1  => not_aux3
           , q   => not_aux4
           , vdd => vdd
           , vss => vss
           );

  not_aux177_ins : no2_x1
  port map ( i0  => op2(0)
           , i1  => shift(0)
           , nq  => not_aux177
           , vdd => vdd
           , vss => vss
           );

  not_aux263_ins : no2_x1
  port map ( i0  => shift(1)
           , i1  => shift(2)
           , nq  => not_aux263
           , vdd => vdd
           , vss => vss
           );

  not_aux261_ins : inv_x2
  port map ( i   => aux261
           , nq  => not_aux261
           , vdd => vdd
           , vss => vss
           );

  not_aux267_ins : o3_x2
  port map ( i0  => not_aux261
           , i1  => cmd_rrx
           , i2  => inv_x2_12_sig
           , q   => not_aux267
           , vdd => vdd
           , vss => vss
           );

  not_aux262_ins : inv_x2
  port map ( i   => aux262
           , nq  => not_aux262
           , vdd => vdd
           , vss => vss
           );

  not_aux260_ins : on12_x1
  port map ( i0  => aux259
           , i1  => shift(3)
           , q   => not_aux260
           , vdd => vdd
           , vss => vss
           );

  not_aux246_ins : o2_x2
  port map ( i0  => not_aux99
           , i1  => not_aux98
           , q   => not_aux246
           , vdd => vdd
           , vss => vss
           );

  not_aux244_ins : nao22_x1
  port map ( i0  => shift(0)
           , i1  => op2(28)
           , i2  => aux100
           , nq  => not_aux244
           , vdd => vdd
           , vss => vss
           );

  not_aux249_ins : oa22_x2
  port map ( i0  => o2_x2_47_sig
           , i1  => o2_x2_46_sig
           , i2  => not_aux7
           , q   => not_aux249
           , vdd => vdd
           , vss => vss
           );

  o2_x2_47_ins : o2_x2
  port map ( i0  => not_aux246
           , i1  => not_shift(1)
           , q   => o2_x2_47_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_46_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => not_aux244
           , q   => o2_x2_46_sig
           , vdd => vdd
           , vss => vss
           );

  not_aux238_ins : oa22_x2
  port map ( i0  => not_op2(27)
           , i1  => shift(0)
           , i2  => not_aux106
           , q   => not_aux238
           , vdd => vdd
           , vss => vss
           );

  not_aux235_ins : nao22_x1
  port map ( i0  => shift(0)
           , i1  => op2(24)
           , i2  => aux107
           , nq  => not_aux235
           , vdd => vdd
           , vss => vss
           );

  not_aux119_ins : nmx2_x1
  port map ( cmd => shift(1)
           , i0  => aux113
           , i1  => aux117
           , nq  => not_aux119
           , vdd => vdd
           , vss => vss
           );

  not_aux106_ins : no2_x1
  port map ( i0  => op2(26)
           , i1  => shift(0)
           , nq  => not_aux106
           , vdd => vdd
           , vss => vss
           );

  not_aux110_ins : nmx2_x1
  port map ( cmd => shift(1)
           , i0  => aux104
           , i1  => aux108
           , nq  => not_aux110
           , vdd => vdd
           , vss => vss
           );

  not_aux99_ins : no2_x1
  port map ( i0  => op2(30)
           , i1  => shift(0)
           , nq  => not_aux99
           , vdd => vdd
           , vss => vss
           );

  not_aux98_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(31)
           , q   => not_aux98
           , vdd => vdd
           , vss => vss
           );

  not_aux7_ins : inv_x2
  port map ( i   => aux7
           , nq  => not_aux7
           , vdd => vdd
           , vss => vss
           );

  not_aux83_ins : no2_x1
  port map ( i0  => op2(29)
           , i1  => shift(0)
           , nq  => not_aux83
           , vdd => vdd
           , vss => vss
           );

  not_aux82_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(30)
           , q   => not_aux82
           , vdd => vdd
           , vss => vss
           );

  not_aux84_ins : o2_x2
  port map ( i0  => not_aux83
           , i1  => not_aux82
           , q   => not_aux84
           , vdd => vdd
           , vss => vss
           );

  not_aux116_ins : no2_x1
  port map ( i0  => op2(22)
           , i1  => shift(0)
           , nq  => not_aux116
           , vdd => vdd
           , vss => vss
           );

  not_aux129_ins : ao2o22_x2
  port map ( i0  => shift(1)
           , i1  => not_aux123
           , i2  => not_aux127
           , i3  => not_shift(1)
           , q   => not_aux129
           , vdd => vdd
           , vss => vss
           );

  not_aux123_ins : noa2a22_x1
  port map ( i0  => op2(20)
           , i1  => not_shift(0)
           , i2  => shift(0)
           , i3  => op2(19)
           , nq  => not_aux123
           , vdd => vdd
           , vss => vss
           );

  not_aux127_ins : oa22_x2
  port map ( i0  => not_op2(17)
           , i1  => shift(0)
           , i2  => not_aux126
           , q   => not_aux127
           , vdd => vdd
           , vss => vss
           );

  not_aux126_ins : no2_x1
  port map ( i0  => op2(18)
           , i1  => shift(0)
           , nq  => not_aux126
           , vdd => vdd
           , vss => vss
           );

  not_aux140_ins : nmx2_x1
  port map ( cmd => shift(1)
           , i0  => aux134
           , i1  => aux138
           , nq  => not_aux140
           , vdd => vdd
           , vss => vss
           );

  not_aux136_ins : no2_x1
  port map ( i0  => op2(14)
           , i1  => shift(0)
           , nq  => not_aux136
           , vdd => vdd
           , vss => vss
           );

  not_aux137_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(13)
           , q   => not_aux137
           , vdd => vdd
           , vss => vss
           );

  not_aux150_ins : nmx2_x1
  port map ( cmd => shift(1)
           , i0  => aux144
           , i1  => aux148
           , nq  => not_aux150
           , vdd => vdd
           , vss => vss
           );

  not_aux142_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(11)
           , q   => not_aux142
           , vdd => vdd
           , vss => vss
           );

  not_aux143_ins : no2_x1
  port map ( i0  => op2(12)
           , i1  => shift(0)
           , nq  => not_aux143
           , vdd => vdd
           , vss => vss
           );

  not_aux146_ins : no2_x1
  port map ( i0  => op2(10)
           , i1  => shift(0)
           , nq  => not_aux146
           , vdd => vdd
           , vss => vss
           );

  not_aux162_ins : nmx2_x1
  port map ( cmd => shift(1)
           , i0  => aux156
           , i1  => aux160
           , nq  => not_aux162
           , vdd => vdd
           , vss => vss
           );

  not_aux158_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(5)
           , q   => not_aux158
           , vdd => vdd
           , vss => vss
           );

  not_aux159_ins : no2_x1
  port map ( i0  => op2(6)
           , i1  => shift(0)
           , nq  => not_aux159
           , vdd => vdd
           , vss => vss
           );

  not_aux164_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(3)
           , q   => not_aux164
           , vdd => vdd
           , vss => vss
           );

  not_aux165_ins : no2_x1
  port map ( i0  => op2(4)
           , i1  => shift(0)
           , nq  => not_aux165
           , vdd => vdd
           , vss => vss
           );

  not_aux168_ins : no2_x1
  port map ( i0  => op2(2)
           , i1  => shift(0)
           , nq  => not_aux168
           , vdd => vdd
           , vss => vss
           );

  not_aux169_ins : a2_x2
  port map ( i0  => shift(0)
           , i1  => not_op2(1)
           , q   => not_aux169
           , vdd => vdd
           , vss => vss
           );

  not_op2_31_ins : inv_x2
  port map ( i   => op2(31)
           , nq  => not_op2(31)
           , vdd => vdd
           , vss => vss
           );

  not_op2_30_ins : inv_x2
  port map ( i   => op2(30)
           , nq  => not_op2(30)
           , vdd => vdd
           , vss => vss
           );

  not_op2_29_ins : inv_x2
  port map ( i   => op2(29)
           , nq  => not_op2(29)
           , vdd => vdd
           , vss => vss
           );

  not_op2_28_ins : inv_x2
  port map ( i   => op2(28)
           , nq  => not_op2(28)
           , vdd => vdd
           , vss => vss
           );

  not_op2_27_ins : inv_x2
  port map ( i   => op2(27)
           , nq  => not_op2(27)
           , vdd => vdd
           , vss => vss
           );

  not_op2_26_ins : inv_x2
  port map ( i   => op2(26)
           , nq  => not_op2(26)
           , vdd => vdd
           , vss => vss
           );

  not_op2_25_ins : inv_x2
  port map ( i   => op2(25)
           , nq  => not_op2(25)
           , vdd => vdd
           , vss => vss
           );

  not_op2_24_ins : inv_x2
  port map ( i   => op2(24)
           , nq  => not_op2(24)
           , vdd => vdd
           , vss => vss
           );

  not_op2_23_ins : inv_x2
  port map ( i   => op2(23)
           , nq  => not_op2(23)
           , vdd => vdd
           , vss => vss
           );

  not_op2_22_ins : inv_x2
  port map ( i   => op2(22)
           , nq  => not_op2(22)
           , vdd => vdd
           , vss => vss
           );

  not_op2_21_ins : inv_x2
  port map ( i   => op2(21)
           , nq  => not_op2(21)
           , vdd => vdd
           , vss => vss
           );

  not_op2_20_ins : inv_x2
  port map ( i   => op2(20)
           , nq  => not_op2(20)
           , vdd => vdd
           , vss => vss
           );

  not_op2_19_ins : inv_x2
  port map ( i   => op2(19)
           , nq  => not_op2(19)
           , vdd => vdd
           , vss => vss
           );

  not_op2_18_ins : inv_x2
  port map ( i   => op2(18)
           , nq  => not_op2(18)
           , vdd => vdd
           , vss => vss
           );

  not_op2_17_ins : inv_x2
  port map ( i   => op2(17)
           , nq  => not_op2(17)
           , vdd => vdd
           , vss => vss
           );

  not_op2_16_ins : inv_x2
  port map ( i   => op2(16)
           , nq  => not_op2(16)
           , vdd => vdd
           , vss => vss
           );

  not_op2_15_ins : inv_x2
  port map ( i   => op2(15)
           , nq  => not_op2(15)
           , vdd => vdd
           , vss => vss
           );

  not_op2_14_ins : inv_x2
  port map ( i   => op2(14)
           , nq  => not_op2(14)
           , vdd => vdd
           , vss => vss
           );

  not_op2_13_ins : inv_x2
  port map ( i   => op2(13)
           , nq  => not_op2(13)
           , vdd => vdd
           , vss => vss
           );

  not_op2_12_ins : inv_x2
  port map ( i   => op2(12)
           , nq  => not_op2(12)
           , vdd => vdd
           , vss => vss
           );

  not_op2_11_ins : inv_x2
  port map ( i   => op2(11)
           , nq  => not_op2(11)
           , vdd => vdd
           , vss => vss
           );

  not_op2_10_ins : inv_x2
  port map ( i   => op2(10)
           , nq  => not_op2(10)
           , vdd => vdd
           , vss => vss
           );

  not_op2_9_ins : inv_x2
  port map ( i   => op2(9)
           , nq  => not_op2(9)
           , vdd => vdd
           , vss => vss
           );

  not_op2_8_ins : inv_x2
  port map ( i   => op2(8)
           , nq  => not_op2(8)
           , vdd => vdd
           , vss => vss
           );

  not_op2_7_ins : inv_x2
  port map ( i   => op2(7)
           , nq  => not_op2(7)
           , vdd => vdd
           , vss => vss
           );

  not_op2_6_ins : inv_x2
  port map ( i   => op2(6)
           , nq  => not_op2(6)
           , vdd => vdd
           , vss => vss
           );

  not_op2_5_ins : inv_x2
  port map ( i   => op2(5)
           , nq  => not_op2(5)
           , vdd => vdd
           , vss => vss
           );

  not_op2_4_ins : inv_x2
  port map ( i   => op2(4)
           , nq  => not_op2(4)
           , vdd => vdd
           , vss => vss
           );

  not_op2_3_ins : inv_x2
  port map ( i   => op2(3)
           , nq  => not_op2(3)
           , vdd => vdd
           , vss => vss
           );

  not_op2_2_ins : inv_x2
  port map ( i   => op2(2)
           , nq  => not_op2(2)
           , vdd => vdd
           , vss => vss
           );

  not_op2_1_ins : inv_x2
  port map ( i   => op2(1)
           , nq  => not_op2(1)
           , vdd => vdd
           , vss => vss
           );

  not_op2_0_ins : inv_x2
  port map ( i   => op2(0)
           , nq  => not_op2(0)
           , vdd => vdd
           , vss => vss
           );

  not_shift_4_ins : inv_x2
  port map ( i   => shift(4)
           , nq  => not_shift(4)
           , vdd => vdd
           , vss => vss
           );

  not_shift_3_ins : inv_x2
  port map ( i   => shift(3)
           , nq  => not_shift(3)
           , vdd => vdd
           , vss => vss
           );

  not_shift_2_ins : inv_x2
  port map ( i   => shift(2)
           , nq  => not_shift(2)
           , vdd => vdd
           , vss => vss
           );

  not_shift_1_ins : inv_x2
  port map ( i   => shift(1)
           , nq  => not_shift(1)
           , vdd => vdd
           , vss => vss
           );

  not_shift_0_ins : inv_x2
  port map ( i   => shift(0)
           , nq  => not_shift(0)
           , vdd => vdd
           , vss => vss
           );

  not_cmd_lsl_ins : inv_x2
  port map ( i   => cmd_lsl
           , nq  => not_cmd_lsl
           , vdd => vdd
           , vss => vss
           );

  not_cmd_asr_ins : inv_x2
  port map ( i   => cmd_asr
           , nq  => not_cmd_asr
           , vdd => vdd
           , vss => vss
           );

  aux862_ins : a2_x2
  port map ( i0  => op2(4)
           , i1  => cmd_rrx
           , q   => aux862
           , vdd => vdd
           , vss => vss
           );

  aux857_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(31)
           , i3  => cmd_ror
           , nq  => aux857
           , vdd => vdd
           , vss => vss
           );

  aux852_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(30)
           , i3  => cmd_ror
           , nq  => aux852
           , vdd => vdd
           , vss => vss
           );

  aux849_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(29)
           , i3  => cmd_ror
           , nq  => aux849
           , vdd => vdd
           , vss => vss
           );

  aux841_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(28)
           , i3  => cmd_ror
           , nq  => aux841
           , vdd => vdd
           , vss => vss
           );

  aux835_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(27)
           , i3  => cmd_ror
           , nq  => aux835
           , vdd => vdd
           , vss => vss
           );

  aux827_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(26)
           , i3  => cmd_ror
           , nq  => aux827
           , vdd => vdd
           , vss => vss
           );

  aux824_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(25)
           , i3  => cmd_ror
           , nq  => aux824
           , vdd => vdd
           , vss => vss
           );

  aux821_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux778
           , i2  => not_aux818
           , i3  => shift(2)
           , nq  => aux821
           , vdd => vdd
           , vss => vss
           );

  aux813_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(24)
           , i3  => cmd_ror
           , nq  => aux813
           , vdd => vdd
           , vss => vss
           );

  aux810_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux766
           , i2  => not_aux807
           , i3  => shift(2)
           , nq  => aux810
           , vdd => vdd
           , vss => vss
           );

  aux804_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(23)
           , i3  => cmd_ror
           , nq  => aux804
           , vdd => vdd
           , vss => vss
           );

  aux799_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux752
           , i2  => not_aux796
           , i3  => shift(2)
           , nq  => aux799
           , vdd => vdd
           , vss => vss
           );

  aux791_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(22)
           , i3  => cmd_ror
           , nq  => aux791
           , vdd => vdd
           , vss => vss
           );

  aux787_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux140
           , i2  => not_aux129
           , i3  => shift(2)
           , nq  => aux787
           , vdd => vdd
           , vss => vss
           );

  aux784_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(21)
           , i3  => cmd_ror
           , nq  => aux784
           , vdd => vdd
           , vss => vss
           );

  aux781_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux732
           , i2  => not_aux778
           , i3  => shift(2)
           , nq  => aux781
           , vdd => vdd
           , vss => vss
           );

  aux773_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(20)
           , i3  => cmd_ror
           , nq  => aux773
           , vdd => vdd
           , vss => vss
           );

  aux769_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux705
           , i2  => not_aux766
           , i3  => shift(2)
           , nq  => aux769
           , vdd => vdd
           , vss => vss
           );

  aux763_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(19)
           , i3  => cmd_ror
           , nq  => aux763
           , vdd => vdd
           , vss => vss
           );

  aux755_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux688
           , i2  => not_aux752
           , i3  => shift(2)
           , nq  => aux755
           , vdd => vdd
           , vss => vss
           );

  aux749_ins : oa2a22_x2
  port map ( i0  => op2(17)
           , i1  => not_shift(0)
           , i2  => shift(0)
           , i3  => op2(16)
           , q   => aux749
           , vdd => vdd
           , vss => vss
           );

  aux746_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(18)
           , i3  => cmd_ror
           , nq  => aux746
           , vdd => vdd
           , vss => vss
           );

  aux742_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(17)
           , i3  => cmd_ror
           , nq  => aux742
           , vdd => vdd
           , vss => vss
           );

  aux738_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux735
           , i1  => aux565
           , q   => aux738
           , vdd => vdd
           , vss => vss
           );

  aux735_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux645
           , i2  => not_aux732
           , i3  => shift(2)
           , nq  => aux735
           , vdd => vdd
           , vss => vss
           );

  aux729_ins : no2_x1
  port map ( i0  => not_aux44
           , i1  => not_aux34
           , nq  => aux729
           , vdd => vdd
           , vss => vss
           );

  aux728_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(16)
           , i3  => cmd_ror
           , nq  => aux728
           , vdd => vdd
           , vss => vss
           );

  aux708_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux621
           , i2  => not_aux705
           , i3  => shift(2)
           , nq  => aux708
           , vdd => vdd
           , vss => vss
           );

  aux702_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(15)
           , i3  => cmd_ror
           , nq  => aux702
           , vdd => vdd
           , vss => vss
           );

  aux691_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux604
           , i2  => not_aux688
           , i3  => shift(2)
           , nq  => aux691
           , vdd => vdd
           , vss => vss
           );

  aux685_ins : no2_x1
  port map ( i0  => not_aux31
           , i1  => not_aux35
           , nq  => aux685
           , vdd => vdd
           , vss => vss
           );

  aux684_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(14)
           , i3  => cmd_ror
           , nq  => aux684
           , vdd => vdd
           , vss => vss
           );

  aux670_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux162
           , i2  => not_aux150
           , i3  => shift(2)
           , nq  => aux670
           , vdd => vdd
           , vss => vss
           );

  aux663_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(13)
           , i3  => cmd_ror
           , nq  => aux663
           , vdd => vdd
           , vss => vss
           );

  aux654_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux450
           , i1  => aux460
           , q   => aux654
           , vdd => vdd
           , vss => vss
           );

  aux648_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux562
           , i2  => not_aux645
           , i3  => shift(2)
           , nq  => aux648
           , vdd => vdd
           , vss => vss
           );

  aux642_ins : no2_x1
  port map ( i0  => not_aux23
           , i1  => not_aux30
           , nq  => aux642
           , vdd => vdd
           , vss => vss
           );

  aux641_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(12)
           , i3  => cmd_ror
           , nq  => aux641
           , vdd => vdd
           , vss => vss
           );

  aux632_ins : no2_x1
  port map ( i0  => shift(1)
           , i1  => not_aux589
           , nq  => aux632
           , vdd => vdd
           , vss => vss
           );

  aux630_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux409
           , i1  => aux425
           , q   => aux630
           , vdd => vdd
           , vss => vss
           );

  aux624_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux536
           , i2  => not_aux621
           , i3  => shift(2)
           , nq  => aux624
           , vdd => vdd
           , vss => vss
           );

  aux618_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(11)
           , i3  => cmd_ror
           , nq  => aux618
           , vdd => vdd
           , vss => vss
           );

  aux613_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux362
           , i1  => aux382
           , q   => aux613
           , vdd => vdd
           , vss => vss
           );

  aux607_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => inv_x2_13_sig
           , i2  => not_aux604
           , i3  => shift(2)
           , nq  => aux607
           , vdd => vdd
           , vss => vss
           );

  aux599_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(10)
           , i3  => cmd_ror
           , nq  => aux599
           , vdd => vdd
           , vss => vss
           );

  aux588_ins : a2_x2
  port map ( i0  => op2(31)
           , i1  => shift(0)
           , q   => aux588
           , vdd => vdd
           , vss => vss
           );

  aux586_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux290
           , i1  => aux314
           , q   => aux586
           , vdd => vdd
           , vss => vss
           );

  aux576_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(9)
           , i3  => cmd_ror
           , nq  => aux576
           , vdd => vdd
           , vss => vss
           );

  aux569_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux210
           , i1  => aux232
           , q   => aux569
           , vdd => vdd
           , vss => vss
           );

  aux566_ins : an12_x1
  port map ( i0  => shift(3)
           , i1  => aux565
           , q   => aux566
           , vdd => vdd
           , vss => vss
           );

  aux565_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux441
           , i2  => not_aux562
           , i3  => shift(2)
           , nq  => aux565
           , vdd => vdd
           , vss => vss
           );

  aux559_ins : ao22_x2
  port map ( i0  => shift(0)
           , i1  => op2(7)
           , i2  => aux13
           , q   => aux559
           , vdd => vdd
           , vss => vss
           );

  aux557_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(8)
           , i3  => cmd_ror
           , nq  => aux557
           , vdd => vdd
           , vss => vss
           );

  aux546_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux41
           , i1  => aux65
           , q   => aux546
           , vdd => vdd
           , vss => vss
           );

  aux543_ins : on12_x1
  port map ( i0  => aux542
           , i1  => shift(3)
           , q   => aux543
           , vdd => vdd
           , vss => vss
           );

  aux542_ins : na2_x1
  port map ( i0  => shift(2)
           , i1  => aux541
           , nq  => aux542
           , vdd => vdd
           , vss => vss
           );

  aux541_ins : a2_x2
  port map ( i0  => shift(1)
           , i1  => shift(0)
           , q   => aux541
           , vdd => vdd
           , vss => vss
           );

  aux533_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(7)
           , i3  => cmd_ror
           , nq  => aux533
           , vdd => vdd
           , vss => vss
           );

  aux530_ins : no2_x1
  port map ( i0  => shift(2)
           , i1  => not_aux390
           , nq  => aux530
           , vdd => vdd
           , vss => vss
           );

  aux528_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux387
           , i2  => not_aux380
           , i3  => shift(2)
           , nq  => aux528
           , vdd => vdd
           , vss => vss
           );

  aux473_ins : o2_x2
  port map ( i0  => shift(1)
           , i1  => shift(0)
           , q   => aux473
           , vdd => vdd
           , vss => vss
           );

  aux480_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux283
           , i2  => not_aux276
           , i3  => shift(2)
           , nq  => aux480
           , vdd => vdd
           , vss => vss
           );

  aux484_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux307
           , i2  => not_aux288
           , i3  => shift(2)
           , nq  => aux484
           , vdd => vdd
           , vss => vss
           );

  aux486_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux480
           , i1  => aux484
           , q   => aux486
           , vdd => vdd
           , vss => vss
           );

  aux490_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux271
           , i2  => not_aux299
           , i3  => shift(2)
           , nq  => aux490
           , vdd => vdd
           , vss => vss
           );

  aux495_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux319
           , i2  => not_aux312
           , i3  => shift(2)
           , nq  => aux495
           , vdd => vdd
           , vss => vss
           );

  aux497_ins : no2_x1
  port map ( i0  => shift(2)
           , i1  => not_aux327
           , nq  => aux497
           , vdd => vdd
           , vss => vss
           );

  aux502_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(6)
           , i3  => cmd_ror
           , nq  => aux502
           , vdd => vdd
           , vss => vss
           );

  aux503_ins : no2_x1
  port map ( i0  => not_aux9
           , i1  => not_aux12
           , nq  => aux503
           , vdd => vdd
           , vss => vss
           );

  aux506_ins : mx2_x2
  port map ( cmd => shift(1)
           , i0  => aux503
           , i1  => aux438
           , q   => aux506
           , vdd => vdd
           , vss => vss
           );

  aux512_ins : oa22_x2
  port map ( i0  => shift(2)
           , i1  => shift(1)
           , i2  => shift(3)
           , q   => aux512
           , vdd => vdd
           , vss => vss
           );

  aux515_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux355
           , i2  => not_aux348
           , i3  => shift(2)
           , nq  => aux515
           , vdd => vdd
           , vss => vss
           );

  aux519_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux375
           , i2  => not_aux360
           , i3  => shift(2)
           , nq  => aux519
           , vdd => vdd
           , vss => vss
           );

  aux521_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux515
           , i1  => aux519
           , q   => aux521
           , vdd => vdd
           , vss => vss
           );

  aux382_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux380
           , i2  => not_aux375
           , i3  => shift(2)
           , nq  => aux382
           , vdd => vdd
           , vss => vss
           );

  aux364_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux350
           , i1  => aux362
           , q   => aux364
           , vdd => vdd
           , vss => vss
           );

  aux362_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux360
           , i2  => not_aux355
           , i3  => shift(2)
           , nq  => aux362
           , vdd => vdd
           , vss => vss
           );

  aux350_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux348
           , i2  => not_aux343
           , i3  => shift(2)
           , nq  => aux350
           , vdd => vdd
           , vss => vss
           );

  aux339_ins : an12_x1
  port map ( i0  => shift(3)
           , i1  => aux338
           , q   => aux339
           , vdd => vdd
           , vss => vss
           );

  aux338_ins : an12_x1
  port map ( i0  => shift(2)
           , i1  => aux337
           , q   => aux338
           , vdd => vdd
           , vss => vss
           );

  aux337_ins : an12_x1
  port map ( i0  => shift(1)
           , i1  => aux336
           , q   => aux337
           , vdd => vdd
           , vss => vss
           );

  aux336_ins : no2_x1
  port map ( i0  => not_aux3
           , i1  => not_aux0
           , nq  => aux336
           , vdd => vdd
           , vss => vss
           );

  aux335_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(2)
           , i3  => cmd_ror
           , nq  => aux335
           , vdd => vdd
           , vss => vss
           );

  aux329_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux327
           , i2  => not_aux319
           , i3  => shift(2)
           , nq  => aux329
           , vdd => vdd
           , vss => vss
           );

  aux314_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux312
           , i2  => not_aux307
           , i3  => shift(2)
           , nq  => aux314
           , vdd => vdd
           , vss => vss
           );

  aux392_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux390
           , i2  => not_aux387
           , i3  => shift(2)
           , nq  => aux392
           , vdd => vdd
           , vss => vss
           );

  aux395_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(3)
           , i3  => cmd_ror
           , nq  => aux395
           , vdd => vdd
           , vss => vss
           );

  aux396_ins : an12_x1
  port map ( i0  => shift(1)
           , i1  => aux170
           , q   => aux396
           , vdd => vdd
           , vss => vss
           );

  aux399_ins : no2_x1
  port map ( i0  => shift(2)
           , i1  => not_aux398
           , nq  => aux399
           , vdd => vdd
           , vss => vss
           );

  aux401_ins : o2_x2
  port map ( i0  => shift(2)
           , i1  => shift(3)
           , q   => aux401
           , vdd => vdd
           , vss => vss
           );

  aux405_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux28
           , i2  => not_aux17
           , i3  => shift(2)
           , nq  => aux405
           , vdd => vdd
           , vss => vss
           );

  aux409_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux52
           , i2  => not_aux39
           , i3  => shift(2)
           , nq  => aux409
           , vdd => vdd
           , vss => vss
           );

  aux411_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux405
           , i1  => aux409
           , q   => aux411
           , vdd => vdd
           , vss => vss
           );

  aux419_ins : no2_x1
  port map ( i0  => not_aux418
           , i1  => not_shift(2)
           , nq  => aux419
           , vdd => vdd
           , vss => vss
           );

  aux425_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux76
           , i2  => not_aux63
           , i3  => shift(2)
           , nq  => aux425
           , vdd => vdd
           , vss => vss
           );

  aux429_ins : no3_x1
  port map ( i0  => not_aux324
           , i1  => not_aux7
           , i2  => shift(1)
           , nq  => aux429
           , vdd => vdd
           , vss => vss
           );

  aux431_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => inv_x2_14_sig
           , i2  => not_aux87
           , i3  => shift(2)
           , nq  => aux431
           , vdd => vdd
           , vss => vss
           );

  aux437_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(4)
           , i3  => cmd_ror
           , nq  => aux437
           , vdd => vdd
           , vss => vss
           );

  aux438_ins : no2_x1
  port map ( i0  => not_aux2
           , i1  => not_aux8
           , nq  => aux438
           , vdd => vdd
           , vss => vss
           );

  aux442_ins : no2_x1
  port map ( i0  => shift(2)
           , i1  => not_aux441
           , nq  => aux442
           , vdd => vdd
           , vss => vss
           );

  aux443_ins : an12_x1
  port map ( i0  => shift(3)
           , i1  => aux442
           , q   => aux443
           , vdd => vdd
           , vss => vss
           );

  aux446_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux201
           , i2  => not_aux191
           , i3  => shift(2)
           , nq  => aux446
           , vdd => vdd
           , vss => vss
           );

  aux450_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux221
           , i2  => not_aux208
           , i3  => shift(2)
           , nq  => aux450
           , vdd => vdd
           , vss => vss
           );

  aux452_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux446
           , i1  => aux450
           , q   => aux452
           , vdd => vdd
           , vss => vss
           );

  aux455_ins : no2_x1
  port map ( i0  => not_aux183
           , i1  => not_shift(2)
           , nq  => aux455
           , vdd => vdd
           , vss => vss
           );

  aux460_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux241
           , i2  => not_aux230
           , i3  => shift(2)
           , nq  => aux460
           , vdd => vdd
           , vss => vss
           );

  aux462_ins : no2_x1
  port map ( i0  => shift(2)
           , i1  => not_aux249
           , nq  => aux462
           , vdd => vdd
           , vss => vss
           );

  aux467_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(5)
           , i3  => cmd_ror
           , nq  => aux467
           , vdd => vdd
           , vss => vss
           );

  aux468_ins : na2_x1
  port map ( i0  => not_aux177
           , i1  => not_shift(1)
           , nq  => aux468
           , vdd => vdd
           , vss => vss
           );

  aux470_ins : nao22_x1
  port map ( i0  => not_aux468
           , i1  => not_shift(2)
           , i2  => not_shift(3)
           , nq  => aux470
           , vdd => vdd
           , vss => vss
           );

  aux251_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux249
           , i2  => not_aux241
           , i3  => shift(2)
           , nq  => aux251
           , vdd => vdd
           , vss => vss
           );

  aux253_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux232
           , i1  => aux251
           , q   => aux253
           , vdd => vdd
           , vss => vss
           );

  aux256_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(1)
           , i3  => cmd_ror
           , nq  => aux256
           , vdd => vdd
           , vss => vss
           );

  aux257_ins : no2_x1
  port map ( i0  => shift(0)
           , i1  => not_op2(0)
           , nq  => aux257
           , vdd => vdd
           , vss => vss
           );

  aux258_ins : an12_x1
  port map ( i0  => shift(1)
           , i1  => aux257
           , q   => aux258
           , vdd => vdd
           , vss => vss
           );

  aux259_ins : an12_x1
  port map ( i0  => shift(2)
           , i1  => aux258
           , q   => aux259
           , vdd => vdd
           , vss => vss
           );

  aux261_ins : a2_x2
  port map ( i0  => cmd_asr
           , i1  => op2(31)
           , q   => aux261
           , vdd => vdd
           , vss => vss
           );

  aux262_ins : no2_x1
  port map ( i0  => cmd_rrx
           , i1  => not_aux261
           , nq  => aux262
           , vdd => vdd
           , vss => vss
           );

  aux264_ins : na2_x1
  port map ( i0  => not_aux263
           , i1  => not_shift(3)
           , nq  => aux264
           , vdd => vdd
           , vss => vss
           );

  aux265_ins : on12_x1
  port map ( i0  => not_aux177
           , i1  => aux264
           , q   => aux265
           , vdd => vdd
           , vss => vss
           );

  aux278_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux276
           , i2  => not_aux271
           , i3  => shift(2)
           , nq  => aux278
           , vdd => vdd
           , vss => vss
           );

  aux290_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux288
           , i2  => not_aux283
           , i3  => shift(2)
           , nq  => aux290
           , vdd => vdd
           , vss => vss
           );

  aux292_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux278
           , i1  => aux290
           , q   => aux292
           , vdd => vdd
           , vss => vss
           );

  aux300_ins : no2_x1
  port map ( i0  => not_aux299
           , i1  => not_shift(2)
           , nq  => aux300
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_2_ins : ao2o22_x2
  port map ( i0  => shift(4)
           , i1  => inv_x2_30_sig
           , i2  => cmd_rrx
           , i3  => inv_x2_29_sig
           , q   => ao2o22_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_3_ins : oa22_x2
  port map ( i0  => oa22_x2_4_sig
           , i1  => aux862
           , i2  => na2_x1_10_sig
           , q   => oa22_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_4_ins : oa22_x2
  port map ( i0  => aux473
           , i1  => shift(2)
           , i2  => shift(3)
           , q   => oa22_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_10_ins : na2_x1
  port map ( i0  => not_aux477
           , i1  => not_aux472
           , nq  => na2_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  res_3_ins : oa2ao222_x2
  port map ( i0  => nao2o22_x1_4_sig
           , i1  => cmd_lsl
           , i2  => oa2a2a23_x2_4_sig
           , i3  => no2_x1_9_sig
           , i4  => not_cmd_lsl
           , q   => res(3)
           , vdd => vdd
           , vss => vss
           );

  nao2o22_x1_4_ins : nao2o22_x1
  port map ( i0  => shift(4)
           , i1  => ao22_x2_2_sig
           , i2  => not_aux858
           , i3  => not_op2(3)
           , nq  => nao2o22_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_4_ins : oa2a2a23_x2
  port map ( i0  => inv_x2_27_sig
           , i1  => aux395
           , i2  => aux437
           , i3  => cmd_rrx
           , i4  => aux411
           , i5  => not_shift(4)
           , q   => oa2a2a23_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  res_2_ins : oa2ao222_x2
  port map ( i0  => na3_x1_9_sig
           , i1  => not_cmd_lsl
           , i2  => noa22_x1_3_sig
           , i3  => no2_x1_7_sig
           , i4  => cmd_lsl
           , q   => res(2)
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_ins : ao2o22_x2
  port map ( i0  => shift(4)
           , i1  => inv_x2_25_sig
           , i2  => cmd_rrx
           , i3  => inv_x2_24_sig
           , q   => ao2o22_x2_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_3_ins : noa22_x1
  port map ( i0  => na3_x1_8_sig
           , i1  => not_aux400
           , i2  => shift(4)
           , nq  => noa22_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  res_1_ins : oa2ao222_x2
  port map ( i0  => nao2o22_x1_3_sig
           , i1  => cmd_lsl
           , i2  => oa2a2a23_x2_3_sig
           , i3  => no2_x1_6_sig
           , i4  => not_cmd_lsl
           , q   => res(1)
           , vdd => vdd
           , vss => vss
           );

  nao2o22_x1_3_ins : nao2o22_x1
  port map ( i0  => shift(4)
           , i1  => ao22_x2_sig
           , i2  => not_aux858
           , i3  => not_op2(1)
           , nq  => nao2o22_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_3_ins : oa2a2a23_x2
  port map ( i0  => inv_x2_22_sig
           , i1  => aux256
           , i2  => aux335
           , i3  => cmd_rrx
           , i4  => aux292
           , i5  => not_shift(4)
           , q   => oa2a2a23_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  res_0_ins : oa2ao222_x2
  port map ( i0  => na3_x1_7_sig
           , i1  => cmd_lsl
           , i2  => oa2a2a23_x2_2_sig
           , i3  => a2_x2_8_sig
           , i4  => not_cmd_lsl
           , q   => res(0)
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_2_ins : noa22_x1
  port map ( i0  => cmd_rrx
           , i1  => op2(0)
           , i2  => inv_x2_21_sig
           , nq  => noa22_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_2_ins : oa2a2a23_x2
  port map ( i0  => inv_x2_20_sig
           , i1  => aux97
           , i2  => aux256
           , i3  => cmd_rrx
           , i4  => aux212
           , i5  => not_shift(4)
           , q   => oa2a2a23_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_8_ins : a2_x2
  port map ( i0  => shift(4)
           , i1  => aux253
           , q   => a2_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  cout_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => oa22_x2_2_sig
           , i1   => mx3_x2_sig
           , i2   => aux176
           , q    => cout
           , vdd  => vdd
           , vss  => vss
           );

  oa22_x2_2_ins : oa22_x2
  port map ( i0  => nao22_x1_2_sig
           , i1  => not_shift(4)
           , i2  => oa2a2a23_x2_sig
           , q   => oa22_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  an12_x1_5_ins : an12_x1
  port map ( i0  => no3_x1_3_sig
           , i1  => not_aux18
           , q   => an12_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_3_ins : no3_x1
  port map ( i0  => no2_x1_5_sig
           , i1  => not_aux7
           , i2  => shift(2)
           , nq  => no3_x1_3_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_4_ins : no3_x1
  port map ( i0  => not_aux1
           , i1  => not_aux0
           , i2  => shift(1)
           , nq  => no3_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_ins : oa2a2a23_x2
  port map ( i0  => inv_x2_19_sig
           , i1  => shift(4)
           , i2  => aux94
           , i3  => inv_x2_18_sig
           , i4  => cmd_rrx
           , i5  => aux97
           , q   => oa2a2a23_x2_sig
           , vdd => vdd
           , vss => vss
           );

  mx3_x2_ins : mx3_x2
  port map ( cmd0 => not_shift(3)
           , cmd1 => not_shift(2)
           , i0   => aux131
           , i1   => oa22_x2_sig
           , i2   => inv_x2_17_sig
           , q    => mx3_x2_sig
           , vdd  => vdd
           , vss  => vss
           );

  no3_x1_2_ins : no3_x1
  port map ( i0  => not_aux1
           , i1  => not_aux98
           , i2  => shift(1)
           , nq  => no3_x1_2_sig
           , vdd => vdd
           , vss => vss
           );

  aux5_ins : no2_x1
  port map ( i0  => not_aux4
           , i1  => not_shift(1)
           , nq  => aux5
           , vdd => vdd
           , vss => vss
           );

  aux7_ins : o3_x2
  port map ( i0  => cmd_lsr
           , i1  => cmd_ror
           , i2  => cmd_asr
           , q   => aux7
           , vdd => vdd
           , vss => vss
           );

  aux13_ins : na2_x1
  port map ( i0  => shift(0)
           , i1  => not_op2(6)
           , nq  => aux13
           , vdd => vdd
           , vss => vss
           );

  aux41_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux39
           , i2  => not_aux28
           , i3  => shift(2)
           , nq  => aux41
           , vdd => vdd
           , vss => vss
           );

  aux48_ins : na2_x1
  port map ( i0  => shift(0)
           , i1  => not_op2(18)
           , nq  => aux48
           , vdd => vdd
           , vss => vss
           );

  aux59_ins : na2_x1
  port map ( i0  => shift(0)
           , i1  => not_op2(22)
           , nq  => aux59
           , vdd => vdd
           , vss => vss
           );

  aux65_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux63
           , i2  => not_aux52
           , i3  => shift(2)
           , nq  => aux65
           , vdd => vdd
           , vss => vss
           );

  aux71_ins : na2_x1
  port map ( i0  => shift(0)
           , i1  => not_op2(26)
           , nq  => aux71
           , vdd => vdd
           , vss => vss
           );

  aux89_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux87
           , i2  => not_aux76
           , i3  => shift(2)
           , nq  => aux89
           , vdd => vdd
           , vss => vss
           );

  aux94_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => inv_x2_16_sig
           , i3  => cmd_ror
           , nq  => aux94
           , vdd => vdd
           , vss => vss
           );

  aux97_ins : no4_x1
  port map ( i0  => cmd_asr
           , i1  => cmd_lsr
           , i2  => not_op2(0)
           , i3  => cmd_ror
           , nq  => aux97
           , vdd => vdd
           , vss => vss
           );

  aux100_ins : na2_x1
  port map ( i0  => shift(0)
           , i1  => not_op2(29)
           , nq  => aux100
           , vdd => vdd
           , vss => vss
           );

  aux101_ins : an12_x1
  port map ( i0  => not_aux99
           , i1  => aux100
           , q   => aux101
           , vdd => vdd
           , vss => vss
           );

  aux104_ins : oa2a22_x2
  port map ( i0  => op2(28)
           , i1  => not_shift(0)
           , i2  => shift(0)
           , i3  => op2(27)
           , q   => aux104
           , vdd => vdd
           , vss => vss
           );

  aux107_ins : na2_x1
  port map ( i0  => shift(0)
           , i1  => not_op2(25)
           , nq  => aux107
           , vdd => vdd
           , vss => vss
           );

  aux108_ins : an12_x1
  port map ( i0  => not_aux106
           , i1  => aux107
           , q   => aux108
           , vdd => vdd
           , vss => vss
           );

  aux113_ins : oa2a22_x2
  port map ( i0  => op2(24)
           , i1  => not_shift(0)
           , i2  => shift(0)
           , i3  => op2(23)
           , q   => aux113
           , vdd => vdd
           , vss => vss
           );

  aux115_ins : na2_x1
  port map ( i0  => shift(0)
           , i1  => not_op2(21)
           , nq  => aux115
           , vdd => vdd
           , vss => vss
           );

  aux117_ins : an12_x1
  port map ( i0  => not_aux116
           , i1  => aux115
           , q   => aux117
           , vdd => vdd
           , vss => vss
           );

  aux131_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux129
           , i2  => not_aux119
           , i3  => shift(2)
           , nq  => aux131
           , vdd => vdd
           , vss => vss
           );

  aux133_ins : na2_x1
  port map ( i0  => shift(0)
           , i1  => not_op2(15)
           , nq  => aux133
           , vdd => vdd
           , vss => vss
           );

  aux134_ins : ao22_x2
  port map ( i0  => shift(0)
           , i1  => op2(16)
           , i2  => aux133
           , q   => aux134
           , vdd => vdd
           , vss => vss
           );

  aux138_ins : no2_x1
  port map ( i0  => not_aux137
           , i1  => not_aux136
           , nq  => aux138
           , vdd => vdd
           , vss => vss
           );

  aux144_ins : no2_x1
  port map ( i0  => not_aux142
           , i1  => not_aux143
           , nq  => aux144
           , vdd => vdd
           , vss => vss
           );

  aux147_ins : na2_x1
  port map ( i0  => shift(0)
           , i1  => not_op2(9)
           , nq  => aux147
           , vdd => vdd
           , vss => vss
           );

  aux148_ins : an12_x1
  port map ( i0  => not_aux146
           , i1  => aux147
           , q   => aux148
           , vdd => vdd
           , vss => vss
           );

  aux152_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux150
           , i2  => not_aux140
           , i3  => shift(2)
           , nq  => aux152
           , vdd => vdd
           , vss => vss
           );

  aux156_ins : oa2a22_x2
  port map ( i0  => op2(8)
           , i1  => not_shift(0)
           , i2  => shift(0)
           , i3  => op2(7)
           , q   => aux156
           , vdd => vdd
           , vss => vss
           );

  aux160_ins : no2_x1
  port map ( i0  => not_aux158
           , i1  => not_aux159
           , nq  => aux160
           , vdd => vdd
           , vss => vss
           );

  aux166_ins : no2_x1
  port map ( i0  => not_aux164
           , i1  => not_aux165
           , nq  => aux166
           , vdd => vdd
           , vss => vss
           );

  aux170_ins : no2_x1
  port map ( i0  => not_aux169
           , i1  => not_aux168
           , nq  => aux170
           , vdd => vdd
           , vss => vss
           );

  aux172_ins : mx2_x2
  port map ( cmd => shift(1)
           , i0  => aux166
           , i1  => aux170
           , q   => aux172
           , vdd => vdd
           , vss => vss
           );

  aux174_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => inv_x2_15_sig
           , i2  => not_aux162
           , i3  => shift(2)
           , nq  => aux174
           , vdd => vdd
           , vss => vss
           );

  aux176_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux152
           , i1  => aux174
           , q   => aux176
           , vdd => vdd
           , vss => vss
           );

  aux178_ins : no2_x1
  port map ( i0  => not_aux169
           , i1  => not_aux177
           , nq  => aux178
           , vdd => vdd
           , vss => vss
           );

  aux193_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux191
           , i2  => not_aux183
           , i3  => shift(2)
           , nq  => aux193
           , vdd => vdd
           , vss => vss
           );

  aux210_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux208
           , i2  => not_aux201
           , i3  => shift(2)
           , nq  => aux210
           , vdd => vdd
           , vss => vss
           );

  aux212_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux193
           , i1  => aux210
           , q   => aux212
           , vdd => vdd
           , vss => vss
           );

  aux232_ins : nao2o22_x1
  port map ( i0  => not_shift(2)
           , i1  => not_aux230
           , i2  => not_aux221
           , i3  => shift(2)
           , nq  => aux232
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_5_ins : ao2o22_x2
  port map ( i0  => shift(4)
           , i1  => inv_x2_40_sig
           , i2  => cmd_rrx
           , i3  => inv_x2_39_sig
           , q   => ao2o22_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_6_ins : noa22_x1
  port map ( i0  => o2_x2_62_sig
           , i1  => inv_x2_38_sig
           , i2  => shift(4)
           , nq  => noa22_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_62_ins : o2_x2
  port map ( i0  => not_aux860
           , i1  => not_op2(7)
           , q   => o2_x2_62_sig
           , vdd => vdd
           , vss => vss
           );

  res_6_ins : oa2ao222_x2
  port map ( i0  => na3_x1_14_sig
           , i1  => not_cmd_lsl
           , i2  => noa22_x1_5_sig
           , i3  => no2_x1_12_sig
           , i4  => cmd_lsl
           , q   => res(6)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_13_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux533
           , nq  => na2_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_4_ins : ao2o22_x2
  port map ( i0  => shift(4)
           , i1  => inv_x2_36_sig
           , i2  => cmd_rrx
           , i3  => inv_x2_35_sig
           , q   => ao2o22_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_5_ins : noa22_x1
  port map ( i0  => na3_x1_13_sig
           , i1  => not_aux540
           , i2  => shift(4)
           , nq  => noa22_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  res_5_ins : oa2ao222_x2
  port map ( i0  => na3_x1_12_sig
           , i1  => not_cmd_lsl
           , i2  => noa22_x1_4_sig
           , i3  => no2_x1_11_sig
           , i4  => cmd_lsl
           , q   => res(5)
           , vdd => vdd
           , vss => vss
           );

  na2_x1_12_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux502
           , nq  => na2_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_5_ins : no3_x1
  port map ( i0  => not_aux293
           , i1  => not_aux487
           , i2  => not_aux863
           , nq  => no3_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_3_ins : ao2o22_x2
  port map ( i0  => shift(4)
           , i1  => inv_x2_33_sig
           , i2  => cmd_rrx
           , i3  => inv_x2_32_sig
           , q   => ao2o22_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_4_ins : noa22_x1
  port map ( i0  => na3_x1_11_sig
           , i1  => not_aux510
           , i2  => shift(4)
           , nq  => noa22_x1_4_sig
           , vdd => vdd
           , vss => vss
           );

  res_4_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => na3_x1_10_sig
           , i1   => oa22_x2_3_sig
           , i2   => on12_x1_7_sig
           , q    => res(4)
           , vdd  => vdd
           , vss  => vss
           );

  na2_x1_11_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux467
           , nq  => na2_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_6_ins : no3_x1
  port map ( i0  => not_aux487
           , i1  => not_aux412
           , i2  => not_aux863
           , nq  => no3_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_14_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux557
           , nq  => na2_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  res_7_ins : oa2ao222_x2
  port map ( i0  => na3_x1_15_sig
           , i1  => not_cmd_lsl
           , i2  => noa22_x1_6_sig
           , i3  => no2_x1_14_sig
           , i4  => cmd_lsl
           , q   => res(7)
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_5_ins : oa22_x2
  port map ( i0  => cmd_rrx
           , i1  => op2(8)
           , i2  => aux262
           , q   => oa22_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_63_ins : o2_x2
  port map ( i0  => not_aux864
           , i1  => not_op2(8)
           , q   => o2_x2_63_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_6_ins : ao2o22_x2
  port map ( i0  => shift(4)
           , i1  => inv_x2_43_sig
           , i2  => cmd_rrx
           , i3  => inv_x2_42_sig
           , q   => ao2o22_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_15_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux576
           , nq  => na2_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  res_8_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => na3_x1_17_sig
           , i1   => na3_x1_16_sig
           , i2   => oa22_x2_5_sig
           , q    => res(8)
           , vdd  => vdd
           , vss  => vss
           );

  noa22_x1_7_ins : noa22_x1
  port map ( i0  => not_aux591
           , i1  => not_aux587
           , i2  => cmd_rrx
           , nq  => noa22_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  nao2o22_x1_5_ins : nao2o22_x1
  port map ( i0  => inv_x2_47_sig
           , i1  => cmd_rrx
           , i2  => inv_x2_46_sig
           , i3  => shift(4)
           , nq  => nao2o22_x1_5_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_6_ins : oa22_x2
  port map ( i0  => cmd_rrx
           , i1  => aux599
           , i2  => nao2o22_x1_5_sig
           , q   => oa22_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  nao2o22_x1_6_ins : nao2o22_x1
  port map ( i0  => shift(4)
           , i1  => ao22_x2_4_sig
           , i2  => not_aux858
           , i3  => not_op2(9)
           , nq  => nao2o22_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  res_9_ins : oa2ao222_x2
  port map ( i0  => nao2o22_x1_6_sig
           , i1  => cmd_lsl
           , i2  => oa22_x2_6_sig
           , i3  => ao22_x2_3_sig
           , i4  => not_cmd_lsl
           , q   => res(9)
           , vdd => vdd
           , vss => vss
           );

  o2_x2_64_ins : o2_x2
  port map ( i0  => not_aux860
           , i1  => not_op2(10)
           , q   => o2_x2_64_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_7_ins : oa22_x2
  port map ( i0  => not_aux541
           , i1  => not_shift(2)
           , i2  => o2_x2_64_sig
           , q   => oa22_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_8_ins : noa22_x1
  port map ( i0  => oa22_x2_7_sig
           , i1  => not_aux627
           , i2  => shift(4)
           , nq  => noa22_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_7_ins : ao2o22_x2
  port map ( i0  => shift(4)
           , i1  => inv_x2_49_sig
           , i2  => cmd_rrx
           , i3  => inv_x2_48_sig
           , q   => ao2o22_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_9_ins : nao22_x1
  port map ( i0  => inv_x2_50_sig
           , i1  => no2_x1_17_sig
           , i2  => shift(4)
           , nq  => nao22_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_16_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux618
           , nq  => na2_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  res_10_ins : oa2ao222_x2
  port map ( i0  => na3_x1_18_sig
           , i1  => not_cmd_lsl
           , i2  => noa22_x1_8_sig
           , i3  => no2_x1_16_sig
           , i4  => cmd_lsl
           , q   => res(10)
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_9_ins : noa22_x1
  port map ( i0  => not_aux633
           , i1  => not_aux631
           , i2  => cmd_rrx
           , nq  => noa22_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  nao2o22_x1_7_ins : nao2o22_x1
  port map ( i0  => inv_x2_53_sig
           , i1  => cmd_rrx
           , i2  => inv_x2_52_sig
           , i3  => shift(4)
           , nq  => nao2o22_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_8_ins : oa22_x2
  port map ( i0  => cmd_rrx
           , i1  => aux641
           , i2  => nao2o22_x1_7_sig
           , q   => oa22_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  nao2o22_x1_8_ins : nao2o22_x1
  port map ( i0  => shift(4)
           , i1  => ao22_x2_6_sig
           , i2  => not_aux858
           , i3  => not_op2(11)
           , nq  => nao2o22_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  res_11_ins : oa2ao222_x2
  port map ( i0  => nao2o22_x1_8_sig
           , i1  => cmd_lsl
           , i2  => oa22_x2_8_sig
           , i3  => ao22_x2_5_sig
           , i4  => not_cmd_lsl
           , q   => res(11)
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_9_ins : oa22_x2
  port map ( i0  => cmd_rrx
           , i1  => op2(12)
           , i2  => aux262
           , q   => oa22_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_8_ins : ao2o22_x2
  port map ( i0  => shift(4)
           , i1  => inv_x2_56_sig
           , i2  => cmd_rrx
           , i3  => inv_x2_55_sig
           , q   => ao2o22_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_10_ins : nao22_x1
  port map ( i0  => inv_x2_57_sig
           , i1  => no2_x1_18_sig
           , i2  => shift(4)
           , nq  => nao22_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_17_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux663
           , nq  => na2_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  res_12_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => na3_x1_20_sig
           , i1   => na3_x1_19_sig
           , i2   => oa22_x2_9_sig
           , q    => res(12)
           , vdd  => vdd
           , vss  => vss
           );

  o2_x2_65_ins : o2_x2
  port map ( i0  => not_aux867
           , i1  => not_op2(13)
           , q   => o2_x2_65_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_10_ins : noa22_x1
  port map ( i0  => not_aux694
           , i1  => o2_x2_65_sig
           , i2  => shift(4)
           , nq  => noa22_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_9_ins : ao2o22_x2
  port map ( i0  => shift(4)
           , i1  => not_aux676
           , i2  => cmd_rrx
           , i3  => inv_x2_58_sig
           , q   => ao2o22_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_7_ins : no3_x1
  port map ( i0  => no2_x1_20_sig
           , i1  => cmd_rrx
           , i2  => not_aux293
           , nq  => no3_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_11_ins : nao22_x1
  port map ( i0  => inv_x2_59_sig
           , i1  => no3_x1_7_sig
           , i2  => shift(4)
           , nq  => nao22_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_18_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux684
           , nq  => na2_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  res_13_ins : oa2ao222_x2
  port map ( i0  => na3_x1_21_sig
           , i1  => not_cmd_lsl
           , i2  => noa22_x1_10_sig
           , i3  => no2_x1_19_sig
           , i4  => cmd_lsl
           , q   => res(13)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_21_ins : no2_x1
  port map ( i0  => not_aux858
           , i1  => not_op2(14)
           , nq  => no2_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_66_ins : o2_x2
  port map ( i0  => shift(4)
           , i1  => not_aux711
           , q   => o2_x2_66_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_8_ins : no3_x1
  port map ( i0  => not_shift(1)
           , i1  => not_aux34
           , i2  => not_aux177
           , nq  => no3_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_12_ins : nao22_x1
  port map ( i0  => inv_x2_60_sig
           , i1  => ao22_x2_7_sig
           , i2  => shift(3)
           , nq  => nao22_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_11_ins : noa22_x1
  port map ( i0  => nao22_x1_12_sig
           , i1  => not_aux709
           , i2  => o2_x2_66_sig
           , nq  => noa22_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_10_ins : oa22_x2
  port map ( i0  => not_aux880
           , i1  => not_aux698
           , i2  => not_shift(4)
           , q   => oa22_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_19_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux702
           , nq  => na2_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_10_ins : ao2o22_x2
  port map ( i0  => shift(4)
           , i1  => not_aux697
           , i2  => cmd_rrx
           , i3  => inv_x2_61_sig
           , q   => ao2o22_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  res_14_ins : oa2ao222_x2
  port map ( i0  => na3_x1_22_sig
           , i1  => not_cmd_lsl
           , i2  => noa22_x1_11_sig
           , i3  => no2_x1_21_sig
           , i4  => cmd_lsl
           , q   => res(14)
           , vdd => vdd
           , vss => vss
           );

  no2_x1_22_ins : no2_x1
  port map ( i0  => not_aux401
           , i1  => aux588
           , nq  => no2_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_9_ins : no3_x1
  port map ( i0  => no2_x1_22_sig
           , i1  => cmd_rrx
           , i2  => not_aux715
           , nq  => no3_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_5_ins : oa2a2a23_x2
  port map ( i0  => inv_x2_64_sig
           , i1  => aux702
           , i2  => aux728
           , i3  => cmd_rrx
           , i4  => inv_x2_63_sig
           , i5  => not_shift(4)
           , q   => oa2a2a23_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  nao2o22_x1_9_ins : nao2o22_x1
  port map ( i0  => shift(4)
           , i1  => inv_x2_65_sig
           , i2  => not_aux858
           , i3  => not_op2(15)
           , nq  => nao2o22_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  res_15_ins : oa2ao222_x2
  port map ( i0  => nao2o22_x1_9_sig
           , i1  => cmd_lsl
           , i2  => oa2a2a23_x2_5_sig
           , i3  => ao22_x2_8_sig
           , i4  => not_cmd_lsl
           , q   => res(15)
           , vdd => vdd
           , vss => vss
           );

  a2_x2_9_ins : a2_x2
  port map ( i0  => not_aux267
           , i1  => not_aux260
           , q   => a2_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_20_ins : na2_x1
  port map ( i0  => a2_x2_9_sig
           , i1  => na3_x1_23_sig
           , nq  => na2_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_6_ins : oa2a2a23_x2
  port map ( i0  => inv_x2_66_sig
           , i1  => aux728
           , i2  => aux742
           , i3  => cmd_rrx
           , i4  => aux253
           , i5  => not_shift(4)
           , q   => oa2a2a23_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_12_ins : oa22_x2
  port map ( i0  => aux212
           , i1  => cmd_rrx
           , i2  => inv_x2_67_sig
           , q   => oa22_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_11_ins : oa22_x2
  port map ( i0  => oa22_x2_12_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_6_sig
           , q   => oa22_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  res_16_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => shift(4)
           , i0   => oa22_x2_11_sig
           , i1   => na2_x1_20_sig
           , i2   => aux176
           , q    => res(16)
           , vdd  => vdd
           , vss  => vss
           );

  nao22_x1_13_ins : nao22_x1
  port map ( i0  => not_aux859
           , i1  => not_op2(17)
           , i2  => inv_x2_68_sig
           , nq  => nao22_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  mx2_x2_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux755
           , i1  => aux607
           , q   => mx2_x2_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_7_ins : oa2a2a23_x2
  port map ( i0  => inv_x2_70_sig
           , i1  => aux742
           , i2  => aux746
           , i3  => cmd_rrx
           , i4  => inv_x2_69_sig
           , i5  => not_shift(4)
           , q   => oa2a2a23_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_14_ins : oa22_x2
  port map ( i0  => aux292
           , i1  => cmd_rrx
           , i2  => inv_x2_71_sig
           , q   => oa22_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_13_ins : oa22_x2
  port map ( i0  => oa22_x2_14_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_7_sig
           , q   => oa22_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  res_17_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => oa22_x2_13_sig
           , i1   => mx2_x2_sig
           , i2   => nao22_x1_13_sig
           , q    => res(17)
           , vdd  => vdd
           , vss  => vss
           );

  na2_x1_22_ins : na2_x1
  port map ( i0  => not_aux541
           , i1  => not_aux401
           , nq  => na2_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_21_ins : na2_x1
  port map ( i0  => not_aux400
           , i1  => na3_x1_24_sig
           , nq  => na2_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  mx2_x2_2_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux769
           , i1  => aux624
           , q   => mx2_x2_2_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_8_ins : oa2a2a23_x2
  port map ( i0  => cmd_rrx
           , i1  => aux763
           , i2  => not_shift(4)
           , i3  => inv_x2_73_sig
           , i4  => inv_x2_72_sig
           , i5  => on12_x1_8_sig
           , q   => oa2a2a23_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_16_ins : oa22_x2
  port map ( i0  => aux364
           , i1  => cmd_rrx
           , i2  => inv_x2_74_sig
           , q   => oa22_x2_16_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_15_ins : oa22_x2
  port map ( i0  => oa22_x2_16_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_8_sig
           , q   => oa22_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  res_18_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => oa22_x2_15_sig
           , i1   => mx2_x2_2_sig
           , i2   => na2_x1_21_sig
           , q    => res(18)
           , vdd  => vdd
           , vss  => vss
           );

  nao22_x1_14_ins : nao22_x1
  port map ( i0  => not_aux861
           , i1  => not_op2(19)
           , i2  => inv_x2_75_sig
           , nq  => nao22_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  mx2_x2_3_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux781
           , i1  => aux648
           , q   => mx2_x2_3_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_9_ins : oa2a2a23_x2
  port map ( i0  => inv_x2_77_sig
           , i1  => aux763
           , i2  => aux773
           , i3  => cmd_rrx
           , i4  => inv_x2_76_sig
           , i5  => not_shift(4)
           , q   => oa2a2a23_x2_9_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_18_ins : oa22_x2
  port map ( i0  => aux411
           , i1  => cmd_rrx
           , i2  => inv_x2_78_sig
           , q   => oa22_x2_18_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_17_ins : oa22_x2
  port map ( i0  => oa22_x2_18_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_9_sig
           , q   => oa22_x2_17_sig
           , vdd => vdd
           , vss => vss
           );

  res_19_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => oa22_x2_17_sig
           , i1   => mx2_x2_3_sig
           , i2   => nao22_x1_14_sig
           , q    => res(19)
           , vdd  => vdd
           , vss  => vss
           );

  mx2_x2_4_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux787
           , i1  => aux670
           , q   => mx2_x2_4_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_10_ins : a2_x2
  port map ( i0  => not_aux477
           , i1  => not_aux472
           , q   => a2_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_23_ins : na2_x1
  port map ( i0  => a2_x2_10_sig
           , i1  => na3_x1_25_sig
           , nq  => na2_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_9_ins : on12_x1
  port map ( i0  => not_aux454
           , i1  => aux773
           , q   => on12_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_10_ins : oa2a2a23_x2
  port map ( i0  => cmd_rrx
           , i1  => aux784
           , i2  => not_shift(4)
           , i3  => inv_x2_80_sig
           , i4  => inv_x2_79_sig
           , i5  => on12_x1_9_sig
           , q   => oa2a2a23_x2_10_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_20_ins : oa22_x2
  port map ( i0  => aux452
           , i1  => cmd_rrx
           , i2  => inv_x2_81_sig
           , q   => oa22_x2_20_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_19_ins : oa22_x2
  port map ( i0  => oa22_x2_20_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_10_sig
           , q   => oa22_x2_19_sig
           , vdd => vdd
           , vss => vss
           );

  res_20_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => shift(4)
           , i0   => oa22_x2_19_sig
           , i1   => na2_x1_23_sig
           , i2   => mx2_x2_4_sig
           , q    => res(20)
           , vdd  => vdd
           , vss  => vss
           );

  mx2_x2_5_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux799
           , i1  => aux691
           , q   => mx2_x2_5_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_24_ins : na2_x1
  port map ( i0  => not_aux510
           , i1  => na3_x1_26_sig
           , nq  => na2_x1_24_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_10_ins : on12_x1
  port map ( i0  => not_aux591
           , i1  => aux784
           , q   => on12_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_15_ins : nao22_x1
  port map ( i0  => not_aux863
           , i1  => not_aux788
           , i2  => not_aux871
           , nq  => nao22_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_11_ins : oa2a2a23_x2
  port map ( i0  => cmd_rrx
           , i1  => aux791
           , i2  => not_shift(4)
           , i3  => nao22_x1_15_sig
           , i4  => inv_x2_82_sig
           , i5  => on12_x1_10_sig
           , q   => oa2a2a23_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_22_ins : oa22_x2
  port map ( i0  => aux486
           , i1  => cmd_rrx
           , i2  => inv_x2_83_sig
           , q   => oa22_x2_22_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_21_ins : oa22_x2
  port map ( i0  => oa22_x2_22_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_11_sig
           , q   => oa22_x2_21_sig
           , vdd => vdd
           , vss => vss
           );

  res_21_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => shift(4)
           , i0   => oa22_x2_21_sig
           , i1   => na2_x1_24_sig
           , i2   => mx2_x2_5_sig
           , q    => res(21)
           , vdd  => vdd
           , vss  => vss
           );

  mx2_x2_6_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux810
           , i1  => aux708
           , q   => mx2_x2_6_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_25_ins : na2_x1
  port map ( i0  => not_aux540
           , i1  => na3_x1_27_sig
           , nq  => na2_x1_25_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_11_ins : on12_x1
  port map ( i0  => not_aux522
           , i1  => aux791
           , q   => on12_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_12_ins : oa2a2a23_x2
  port map ( i0  => cmd_rrx
           , i1  => aux804
           , i2  => not_shift(4)
           , i3  => inv_x2_85_sig
           , i4  => inv_x2_84_sig
           , i5  => on12_x1_11_sig
           , q   => oa2a2a23_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_24_ins : oa22_x2
  port map ( i0  => aux521
           , i1  => cmd_rrx
           , i2  => inv_x2_86_sig
           , q   => oa22_x2_24_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_23_ins : oa22_x2
  port map ( i0  => oa22_x2_24_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_12_sig
           , q   => oa22_x2_23_sig
           , vdd => vdd
           , vss => vss
           );

  res_22_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => shift(4)
           , i0   => oa22_x2_23_sig
           , i1   => na2_x1_25_sig
           , i2   => mx2_x2_6_sig
           , q    => res(22)
           , vdd  => vdd
           , vss  => vss
           );

  nao22_x1_16_ins : nao22_x1
  port map ( i0  => not_aux860
           , i1  => not_op2(23)
           , i2  => inv_x2_87_sig
           , nq  => nao22_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  mx2_x2_7_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux821
           , i1  => aux735
           , q   => mx2_x2_7_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_12_ins : on12_x1
  port map ( i0  => not_aux633
           , i1  => aux804
           , q   => on12_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_26_ins : na2_x1
  port map ( i0  => not_aux873
           , i1  => o3_x2_6_sig
           , nq  => na2_x1_26_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_13_ins : oa2a2a23_x2
  port map ( i0  => cmd_rrx
           , i1  => aux813
           , i2  => not_shift(4)
           , i3  => na2_x1_26_sig
           , i4  => inv_x2_88_sig
           , i5  => on12_x1_12_sig
           , q   => oa2a2a23_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_26_ins : oa22_x2
  port map ( i0  => aux546
           , i1  => cmd_rrx
           , i2  => inv_x2_89_sig
           , q   => oa22_x2_26_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_25_ins : oa22_x2
  port map ( i0  => oa22_x2_26_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_13_sig
           , q   => oa22_x2_25_sig
           , vdd => vdd
           , vss => vss
           );

  res_23_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => oa22_x2_25_sig
           , i1   => mx2_x2_7_sig
           , i2   => nao22_x1_16_sig
           , q    => res(23)
           , vdd  => vdd
           , vss  => vss
           );

  o2_x2_67_ins : o2_x2
  port map ( i0  => not_aux864
           , i1  => not_op2(24)
           , q   => o2_x2_67_sig
           , vdd => vdd
           , vss => vss
           );

  mx2_x2_8_ins : mx2_x2
  port map ( cmd => shift(3)
           , i0  => aux131
           , i1  => aux152
           , q   => mx2_x2_8_sig
           , vdd => vdd
           , vss => vss
           );

  on12_x1_13_ins : on12_x1
  port map ( i0  => not_aux570
           , i1  => aux813
           , q   => on12_x1_13_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_14_ins : oa2a2a23_x2
  port map ( i0  => cmd_rrx
           , i1  => aux824
           , i2  => not_shift(4)
           , i3  => inv_x2_91_sig
           , i4  => inv_x2_90_sig
           , i5  => on12_x1_13_sig
           , q   => oa2a2a23_x2_14_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_28_ins : oa22_x2
  port map ( i0  => aux569
           , i1  => cmd_rrx
           , i2  => inv_x2_92_sig
           , q   => oa22_x2_28_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_27_ins : oa22_x2
  port map ( i0  => oa22_x2_28_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_14_sig
           , q   => oa22_x2_27_sig
           , vdd => vdd
           , vss => vss
           );

  res_24_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => oa22_x2_27_sig
           , i1   => mx2_x2_8_sig
           , i2   => na3_x1_28_sig
           , q    => res(24)
           , vdd  => vdd
           , vss  => vss
           );

  nao22_x1_17_ins : nao22_x1
  port map ( i0  => not_aux865
           , i1  => not_op2(25)
           , i2  => not_aux610
           , nq  => nao22_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  mx3_x2_2_ins : mx3_x2
  port map ( cmd0 => not_shift(3)
           , cmd1 => not_shift(2)
           , i0   => aux755
           , i1   => inv_x2_94_sig
           , i2   => inv_x2_93_sig
           , q    => mx3_x2_2_sig
           , vdd  => vdd
           , vss  => vss
           );

  on12_x1_14_ins : on12_x1
  port map ( i0  => not_aux591
           , i1  => aux824
           , q   => on12_x1_14_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_18_ins : nao22_x1
  port map ( i0  => cmd_rrx
           , i1  => not_aux587
           , i2  => not_aux875
           , nq  => nao22_x1_18_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_15_ins : oa2a2a23_x2
  port map ( i0  => cmd_rrx
           , i1  => aux827
           , i2  => not_shift(4)
           , i3  => nao22_x1_18_sig
           , i4  => inv_x2_95_sig
           , i5  => on12_x1_14_sig
           , q   => oa2a2a23_x2_15_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_30_ins : oa22_x2
  port map ( i0  => aux586
           , i1  => cmd_rrx
           , i2  => inv_x2_96_sig
           , q   => oa22_x2_30_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_29_ins : oa22_x2
  port map ( i0  => oa22_x2_30_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_15_sig
           , q   => oa22_x2_29_sig
           , vdd => vdd
           , vss => vss
           );

  res_25_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => oa22_x2_29_sig
           , i1   => mx3_x2_2_sig
           , i2   => nao22_x1_17_sig
           , q    => res(25)
           , vdd  => vdd
           , vss  => vss
           );

  a2_x2_11_ins : a2_x2
  port map ( i0  => not_aux402
           , i1  => not_shift(2)
           , q   => a2_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  o2_x2_68_ins : o2_x2
  port map ( i0  => not_aux860
           , i1  => not_op2(26)
           , q   => o2_x2_68_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_19_ins : nao22_x1
  port map ( i0  => o2_x2_68_sig
           , i1  => a2_x2_11_sig
           , i2  => not_aux627
           , nq  => nao22_x1_19_sig
           , vdd => vdd
           , vss => vss
           );

  mx3_x2_3_ins : mx3_x2
  port map ( cmd0 => not_shift(3)
           , cmd1 => not_shift(2)
           , i0   => aux769
           , i1   => inv_x2_98_sig
           , i2   => inv_x2_97_sig
           , q    => mx3_x2_3_sig
           , vdd  => vdd
           , vss  => vss
           );

  on12_x1_15_ins : on12_x1
  port map ( i0  => not_aux614
           , i1  => aux827
           , q   => on12_x1_15_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_16_ins : oa2a2a23_x2
  port map ( i0  => cmd_rrx
           , i1  => aux835
           , i2  => not_shift(4)
           , i3  => inv_x2_100_sig
           , i4  => inv_x2_99_sig
           , i5  => on12_x1_15_sig
           , q   => oa2a2a23_x2_16_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_32_ins : oa22_x2
  port map ( i0  => aux613
           , i1  => cmd_rrx
           , i2  => inv_x2_101_sig
           , q   => oa22_x2_32_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_31_ins : oa22_x2
  port map ( i0  => oa22_x2_32_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_16_sig
           , q   => oa22_x2_31_sig
           , vdd => vdd
           , vss => vss
           );

  res_26_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => oa22_x2_31_sig
           , i1   => mx3_x2_3_sig
           , i2   => nao22_x1_19_sig
           , q    => res(26)
           , vdd  => vdd
           , vss  => vss
           );

  nao22_x1_20_ins : nao22_x1
  port map ( i0  => not_aux866
           , i1  => not_op2(27)
           , i2  => not_aux651
           , nq  => nao22_x1_20_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_103_ins : inv_x2
  port map ( i   => not_aux846
           , nq  => inv_x2_103_sig
           , vdd => vdd
           , vss => vss
           );

  mx3_x2_4_ins : mx3_x2
  port map ( cmd0 => not_shift(3)
           , cmd1 => not_shift(2)
           , i0   => aux781
           , i1   => inv_x2_103_sig
           , i2   => inv_x2_102_sig
           , q    => mx3_x2_4_sig
           , vdd  => vdd
           , vss  => vss
           );

  on12_x1_16_ins : on12_x1
  port map ( i0  => not_aux633
           , i1  => aux835
           , q   => on12_x1_16_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_104_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_104_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_21_ins : nao22_x1
  port map ( i0  => cmd_rrx
           , i1  => not_aux631
           , i2  => not_aux877
           , nq  => nao22_x1_21_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_17_ins : oa2a2a23_x2
  port map ( i0  => cmd_rrx
           , i1  => aux841
           , i2  => not_shift(4)
           , i3  => nao22_x1_21_sig
           , i4  => inv_x2_104_sig
           , i5  => on12_x1_16_sig
           , q   => oa2a2a23_x2_17_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_105_ins : inv_x2
  port map ( i   => not_aux770
           , nq  => inv_x2_105_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_34_ins : oa22_x2
  port map ( i0  => aux630
           , i1  => cmd_rrx
           , i2  => inv_x2_105_sig
           , q   => oa22_x2_34_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_33_ins : oa22_x2
  port map ( i0  => oa22_x2_34_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_17_sig
           , q   => oa22_x2_33_sig
           , vdd => vdd
           , vss => vss
           );

  res_27_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => oa22_x2_33_sig
           , i1   => mx3_x2_4_sig
           , i2   => nao22_x1_20_sig
           , q    => res(27)
           , vdd  => vdd
           , vss  => vss
           );

  inv_x2_106_ins : inv_x2
  port map ( i   => not_aux119
           , nq  => inv_x2_106_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_107_ins : inv_x2
  port map ( i   => not_aux110
           , nq  => inv_x2_107_sig
           , vdd => vdd
           , vss => vss
           );

  mx3_x2_5_ins : mx3_x2
  port map ( cmd0 => not_shift(3)
           , cmd1 => not_shift(2)
           , i0   => aux787
           , i1   => inv_x2_107_sig
           , i2   => inv_x2_106_sig
           , q    => mx3_x2_5_sig
           , vdd  => vdd
           , vss  => vss
           );

  on12_x1_17_ins : on12_x1
  port map ( i0  => not_aux655
           , i1  => aux841
           , q   => on12_x1_17_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_108_ins : inv_x2
  port map ( i   => cmd_rrx
           , nq  => inv_x2_108_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_109_ins : inv_x2
  port map ( i   => not_aux878
           , nq  => inv_x2_109_sig
           , vdd => vdd
           , vss => vss
           );

  oa2a2a23_x2_18_ins : oa2a2a23_x2
  port map ( i0  => cmd_rrx
           , i1  => aux849
           , i2  => not_shift(4)
           , i3  => inv_x2_109_sig
           , i4  => inv_x2_108_sig
           , i5  => on12_x1_17_sig
           , q   => oa2a2a23_x2_18_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_110_ins : inv_x2
  port map ( i   => not_aux739
           , nq  => inv_x2_110_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_36_ins : oa22_x2
  port map ( i0  => aux654
           , i1  => cmd_rrx
           , i2  => inv_x2_110_sig
           , q   => oa22_x2_36_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_35_ins : oa22_x2
  port map ( i0  => oa22_x2_36_sig
           , i1  => shift(4)
           , i2  => oa2a2a23_x2_18_sig
           , q   => oa22_x2_35_sig
           , vdd => vdd
           , vss => vss
           );

  res_28_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => oa22_x2_35_sig
           , i1   => mx3_x2_5_sig
           , i2   => na3_x1_29_sig
           , q    => res(28)
           , vdd  => vdd
           , vss  => vss
           );

  nao22_x1_22_ins : nao22_x1
  port map ( i0  => not_aux867
           , i1  => not_op2(29)
           , i2  => not_aux694
           , nq  => nao22_x1_22_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_111_ins : inv_x2
  port map ( i   => not_aux832
           , nq  => inv_x2_111_sig
           , vdd => vdd
           , vss => vss
           );

  nao2o22_x1_10_ins : nao2o22_x1
  port map ( i0  => not_shift(1)
           , i1  => not_aux843
           , i2  => not_aux854
           , i3  => shift(1)
           , nq  => nao2o22_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  mx3_x2_6_ins : mx3_x2
  port map ( cmd0 => not_shift(3)
           , cmd1 => not_shift(2)
           , i0   => aux799
           , i1   => nao2o22_x1_10_sig
           , i2   => inv_x2_111_sig
           , q    => mx3_x2_6_sig
           , vdd  => vdd
           , vss  => vss
           );

  an12_x1_6_ins : an12_x1
  port map ( i0  => aux849
           , i1  => not_aux590
           , q   => an12_x1_6_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_11_ins : ao2o22_x2
  port map ( i0  => not_aux858
           , i1  => not_aux676
           , i2  => cmd_rrx
           , i3  => an12_x1_6_sig
           , q   => ao2o22_x2_11_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_23_ins : no2_x1
  port map ( i0  => not_aux868
           , i1  => not_aux788
           , nq  => no2_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_112_ins : inv_x2
  port map ( i   => not_aux879
           , nq  => inv_x2_112_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_23_ins : nao22_x1
  port map ( i0  => inv_x2_112_sig
           , i1  => no2_x1_23_sig
           , i2  => not_shift(4)
           , nq  => nao22_x1_23_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_27_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux852
           , nq  => na2_x1_27_sig
           , vdd => vdd
           , vss => vss
           );

  res_29_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => na3_x1_30_sig
           , i1   => mx3_x2_6_sig
           , i2   => nao22_x1_22_sig
           , q    => res(29)
           , vdd  => vdd
           , vss  => vss
           );

  o2_x2_69_ins : o2_x2
  port map ( i0  => not_aux711
           , i1  => not_shift(4)
           , q   => o2_x2_69_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_10_ins : no3_x1
  port map ( i0  => not_shift(1)
           , i1  => not_aux82
           , i2  => not_aux177
           , nq  => no3_x1_10_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_113_ins : inv_x2
  port map ( i   => not_aux537
           , nq  => inv_x2_113_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_24_ins : nao22_x1
  port map ( i0  => inv_x2_113_sig
           , i1  => ao22_x2_9_sig
           , i2  => shift(3)
           , nq  => nao22_x1_24_sig
           , vdd => vdd
           , vss => vss
           );

  noa22_x1_12_ins : noa22_x1
  port map ( i0  => nao22_x1_24_sig
           , i1  => not_aux709
           , i2  => o2_x2_69_sig
           , nq  => noa22_x1_12_sig
           , vdd => vdd
           , vss => vss
           );

  a2_x2_12_ins : a2_x2
  port map ( i0  => shift(3)
           , i1  => aux810
           , q   => a2_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  no2_x1_24_ins : no2_x1
  port map ( i0  => not_aux838
           , i1  => not_shift(2)
           , nq  => no2_x1_24_sig
           , vdd => vdd
           , vss => vss
           );

  an12_x1_7_ins : an12_x1
  port map ( i0  => shift(1)
           , i1  => aux101
           , q   => an12_x1_7_sig
           , vdd => vdd
           , vss => vss
           );

  an12_x1_8_ins : an12_x1
  port map ( i0  => not_shift(1)
           , i1  => aux104
           , q   => an12_x1_8_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_114_ins : inv_x2
  port map ( i   => aux852
           , nq  => inv_x2_114_sig
           , vdd => vdd
           , vss => vss
           );

  oa22_x2_37_ins : oa22_x2
  port map ( i0  => inv_x2_114_sig
           , i1  => not_aux367
           , i2  => cmd_rrx
           , q   => oa22_x2_37_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_28_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux857
           , nq  => na2_x1_28_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_12_ins : ao2o22_x2
  port map ( i0  => not_aux858
           , i1  => not_aux697
           , i2  => shift(4)
           , i3  => not_aux880
           , q   => ao2o22_x2_12_sig
           , vdd => vdd
           , vss => vss
           );

  res_30_ins : oa2ao222_x2
  port map ( i0  => na3_x1_31_sig
           , i1  => not_cmd_lsl
           , i2  => ao22_x2_10_sig
           , i3  => noa22_x1_12_sig
           , i4  => cmd_lsl
           , q   => res(30)
           , vdd => vdd
           , vss => vss
           );

  inv_x2_115_ins : inv_x2
  port map ( i   => not_aux846
           , nq  => inv_x2_115_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_25_ins : nao22_x1
  port map ( i0  => not_aux854
           , i1  => not_shift(1)
           , i2  => o3_x2_8_sig
           , nq  => nao22_x1_25_sig
           , vdd => vdd
           , vss => vss
           );

  mx3_x2_7_ins : mx3_x2
  port map ( cmd0 => not_shift(3)
           , cmd1 => not_shift(2)
           , i0   => aux821
           , i1   => nao22_x1_25_sig
           , i2   => inv_x2_115_sig
           , q    => mx3_x2_7_sig
           , vdd  => vdd
           , vss  => vss
           );

  an12_x1_9_ins : an12_x1
  port map ( i0  => aux857
           , i1  => not_aux632
           , q   => an12_x1_9_sig
           , vdd => vdd
           , vss => vss
           );

  ao2o22_x2_13_ins : ao2o22_x2
  port map ( i0  => not_aux858
           , i1  => not_aux91
           , i2  => cmd_rrx
           , i3  => an12_x1_9_sig
           , q   => ao2o22_x2_13_sig
           , vdd => vdd
           , vss => vss
           );

  no3_x1_11_ins : no3_x1
  port map ( i0  => not_aux868
           , i1  => not_aux715
           , i2  => shift(2)
           , nq  => no3_x1_11_sig
           , vdd => vdd
           , vss => vss
           );

  inv_x2_116_ins : inv_x2
  port map ( i   => not_aux725
           , nq  => inv_x2_116_sig
           , vdd => vdd
           , vss => vss
           );

  nao22_x1_26_ins : nao22_x1
  port map ( i0  => inv_x2_116_sig
           , i1  => no3_x1_11_sig
           , i2  => not_shift(4)
           , nq  => nao22_x1_26_sig
           , vdd => vdd
           , vss => vss
           );

  na2_x1_29_ins : na2_x1
  port map ( i0  => cmd_rrx
           , i1  => aux94
           , nq  => na2_x1_29_sig
           , vdd => vdd
           , vss => vss
           );

  res_31_ins : mx3_x2
  port map ( cmd0 => cmd_lsl
           , cmd1 => not_shift(4)
           , i0   => na3_x1_32_sig
           , i1   => mx3_x2_7_sig
           , i2   => aux738
           , q    => res(31)
           , vdd  => vdd
           , vss  => vss
           );

end structural;

