//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29069683
// Cuda compilation tools, release 11.1, V11.1.74
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_61
.address_size 64

	// .globl	_Z11flushKernelPjiS_i

.visible .entry _Z11flushKernelPjiS_i(
	.param .u64 _Z11flushKernelPjiS_i_param_0,
	.param .u32 _Z11flushKernelPjiS_i_param_1,
	.param .u64 _Z11flushKernelPjiS_i_param_2,
	.param .u32 _Z11flushKernelPjiS_i_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd4, [_Z11flushKernelPjiS_i_param_0];
	ld.param.u64 	%rd5, [_Z11flushKernelPjiS_i_param_2];
	ld.param.u32 	%r11, [_Z11flushKernelPjiS_i_param_3];
	ld.param.s32 	%rd6, [_Z11flushKernelPjiS_i_param_1];
	shr.u64 	%rd7, %rd6, 2;
	cvt.u32.u64	%r1, %rd7;
	setp.lt.s32	%p1, %r1, 1;
	@%p1 bra 	BB0_10;

	and.b32  	%r16, %r1, 3;
	mov.u32 	%r28, 1;
	mov.u32 	%r33, 0;
	setp.eq.s32	%p2, %r16, 0;
	mov.u32 	%r31, %r33;
	@%p2 bra 	BB0_7;

	setp.eq.s32	%p3, %r16, 1;
	mov.u32 	%r29, %r33;
	@%p3 bra 	BB0_6;

	setp.eq.s32	%p4, %r16, 2;
	@%p4 bra 	BB0_5;

	mov.u32 	%r28, 2;

BB0_5:
	mov.u32 	%r29, %r28;

BB0_6:
	add.s32 	%r31, %r29, 1;

BB0_7:
	setp.lt.u32	%p5, %r1, 4;
	@%p5 bra 	BB0_10;

	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.s32 	%rd9, %r31, 4;
	add.s64 	%rd11, %rd8, %rd9;

BB0_9:
	ld.global.u32 	%r20, [%rd11];
	add.s32 	%r21, %r20, %r33;
	ld.global.u32 	%r22, [%rd11+4];
	add.s32 	%r23, %r22, %r21;
	ld.global.u32 	%r24, [%rd11+8];
	add.s32 	%r25, %r24, %r23;
	ld.global.u32 	%r26, [%rd11+12];
	add.s32 	%r33, %r26, %r25;
	add.s64 	%rd11, %rd11, 16;
	add.s32 	%r31, %r31, 4;
	setp.lt.s32	%p6, %r31, %r1;
	@%p6 bra 	BB0_9;

BB0_10:
	mul.lo.s32 	%r27, %r33, %r11;
	cvta.to.global.u64 	%rd10, %rd4;
	st.global.u32 	[%rd10], %r27;
	ret;
}

	// .globl	_Z15appMemoryKernelPPjS_iiiS_i
.visible .entry _Z15appMemoryKernelPPjS_iiiS_i(
	.param .u64 _Z15appMemoryKernelPPjS_iiiS_i_param_0,
	.param .u64 _Z15appMemoryKernelPPjS_iiiS_i_param_1,
	.param .u32 _Z15appMemoryKernelPPjS_iiiS_i_param_2,
	.param .u32 _Z15appMemoryKernelPPjS_iiiS_i_param_3,
	.param .u32 _Z15appMemoryKernelPPjS_iiiS_i_param_4,
	.param .u64 _Z15appMemoryKernelPPjS_iiiS_i_param_5,
	.param .u32 _Z15appMemoryKernelPPjS_iiiS_i_param_6
)
{
	.reg .pred 	%p<9>;
	.reg .b32 	%r<110>;
	.reg .b64 	%rd<18>;


	ld.param.u64 	%rd3, [_Z15appMemoryKernelPPjS_iiiS_i_param_0];
	ld.param.u32 	%r40, [_Z15appMemoryKernelPPjS_iiiS_i_param_2];
	ld.param.u32 	%r41, [_Z15appMemoryKernelPPjS_iiiS_i_param_3];
	ld.param.u32 	%r42, [_Z15appMemoryKernelPPjS_iiiS_i_param_4];
	cvta.to.global.u64 	%rd1, %rd3;
	shr.s32 	%r43, %r40, 31;
	shr.u32 	%r44, %r43, 22;
	add.s32 	%r45, %r40, %r44;
	shr.s32 	%r1, %r45, 10;
	bar.sync 	0;
	ld.global.u64 	%rd2, [%rd1];
	mov.u32 	%r105, 0;
	setp.lt.s32	%p1, %r41, 1;
	mov.u32 	%r106, %r105;
	@%p1 bra 	BB1_15;

	mov.u32 	%r52, %tid.x;
	mov.u32 	%r53, %tid.y;
	mov.u32 	%r54, %ntid.x;
	mad.lo.s32 	%r55, %r54, %r53, %r52;
	shr.s32 	%r56, %r55, 31;
	shr.u32 	%r57, %r56, 27;
	add.s32 	%r58, %r55, %r57;
	shr.u32 	%r59, %r58, 5;
	mov.u32 	%r60, %ctaid.x;
	mov.u32 	%r61, %ctaid.y;
	mov.u32 	%r62, %nctaid.x;
	mad.lo.s32 	%r63, %r62, %r61, %r60;
	shl.b32 	%r64, %r63, 1;
	mov.u32 	%r65, 1;
	add.s32 	%r66, %r59, %r64;
	mul.lo.s32 	%r67, %r1, %r66;
	shl.b32 	%r2, %r67, 5;
	max.s32 	%r3, %r1, %r65;
	and.b32  	%r4, %r3, 3;
	mov.u32 	%r51, 0;
	mov.u32 	%r105, %r51;
	mov.u32 	%r106, %r51;
	mov.u32 	%r90, %r51;

BB1_2:
	mul.lo.s32 	%r69, %r107, %r42;
	mad.lo.s32 	%r9, %r69, %r106, %r2;
	setp.lt.s32	%p2, %r40, 1024;
	@%p2 bra 	BB1_3;

	mov.u32 	%r107, 0;
	setp.eq.s32	%p3, %r4, 0;
	@%p3 bra 	BB1_5;

	setp.eq.s32	%p4, %r4, 1;
	@%p4 bra 	BB1_11;

	setp.eq.s32	%p5, %r4, 2;
	@%p5 bra 	BB1_8;
	bra.uni 	BB1_9;

BB1_8:
	mov.u32 	%r107, %r65;
	bra.uni 	BB1_10;

BB1_3:
	mov.u32 	%r106, %r9;
	mov.u32 	%r107, %r51;
	bra.uni 	BB1_14;

BB1_5:
	mov.u32 	%r102, %r105;
	mov.u32 	%r105, %r107;
	mov.u32 	%r106, %r107;
	bra.uni 	BB1_12;

BB1_9:
	mul.wide.s32 	%rd5, %r9, 4;
	add.s64 	%rd4, %rd2, %rd5;
	// inline asm
	ld.global.cv.u32 %r9, [%rd4];
	// inline asm
	add.s32 	%r105, %r9, %r105;
	mov.u32 	%r107, 2;

BB1_10:
	mul.wide.s32 	%rd7, %r9, 4;
	add.s64 	%rd6, %rd2, %rd7;
	// inline asm
	ld.global.cv.u32 %r9, [%rd6];
	// inline asm
	add.s32 	%r105, %r9, %r105;

BB1_11:
	mul.wide.s32 	%rd9, %r9, 4;
	add.s64 	%rd8, %rd2, %rd9;
	// inline asm
	ld.global.cv.u32 %r9, [%rd8];
	// inline asm
	add.s32 	%r102, %r9, %r105;
	add.s32 	%r107, %r107, 1;
	mov.u32 	%r105, %r102;
	mov.u32 	%r106, %r9;

BB1_12:
	setp.lt.u32	%p6, %r3, 4;
	@%p6 bra 	BB1_14;

BB1_13:
	mul.wide.s32 	%rd14, %r9, 4;
	add.s64 	%rd10, %rd2, %rd14;
	// inline asm
	ld.global.cv.u32 %r79, [%rd10];
	// inline asm
	add.s32 	%r83, %r79, %r102;
	mul.wide.s32 	%rd15, %r79, 4;
	add.s64 	%rd11, %rd2, %rd15;
	// inline asm
	ld.global.cv.u32 %r80, [%rd11];
	// inline asm
	add.s32 	%r84, %r80, %r83;
	mul.wide.s32 	%rd16, %r80, 4;
	add.s64 	%rd12, %rd2, %rd16;
	// inline asm
	ld.global.cv.u32 %r81, [%rd12];
	// inline asm
	add.s32 	%r85, %r81, %r84;
	mul.wide.s32 	%rd17, %r81, 4;
	add.s64 	%rd13, %rd2, %rd17;
	// inline asm
	ld.global.cv.u32 %r9, [%rd13];
	// inline asm
	add.s32 	%r102, %r9, %r85;
	add.s32 	%r107, %r107, 4;
	setp.lt.s32	%p7, %r107, %r1;
	mov.u32 	%r105, %r102;
	mov.u32 	%r106, %r9;
	@%p7 bra 	BB1_13;

BB1_14:
	add.s32 	%r90, %r90, 1;
	setp.lt.s32	%p8, %r90, %r41;
	@%p8 bra 	BB1_2;

BB1_15:
	bar.sync 	0;
	add.s32 	%r86, %r105, %r106;
	st.u32 	[%rd2+4], %r86;
	st.u32 	[%rd2+8], %r105;
	ret;
}


