Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\ssd4d09b.vf" into library work
Parsing module <M4_1E_HXILINX_ssd4d09b>.
Parsing module <D2_4E_HXILINX_ssd4d09b>.
Parsing module <CB2CE_HXILINX_ssd4d09b>.
Parsing module <ssd4d09b>.
Analyzing Verilog file "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\clkdiv7.vf" into library work
Parsing module <FJKC_HXILINX_clkdiv7>.
Parsing module <clkdiv7>.
Analyzing Verilog file "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\clkdiv64.vf" into library work
Parsing module <clkdiv64>.
Analyzing Verilog file "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\clkdiv20M.vf" into library work
Parsing module <CD4CE_HXILINX_clkdiv20M>.
Parsing module <clkdiv20M>.
Analyzing Verilog file "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\clkdiv1024.vf" into library work
Parsing module <clkdiv1024>.
Analyzing Verilog file "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" into library work
Parsing module <CD4CE_HXILINX_main>.
Parsing module <M4_1E_HXILINX_main>.
Parsing module <FJKC_HXILINX_main>.
Parsing module <D2_4E_HXILINX_main>.
Parsing module <CB2CE_HXILINX_main>.
Parsing module <clkdiv7_MUSER_main>.
Parsing module <clkdiv20M_MUSER_main>.
Parsing module <clkdiv64_MUSER_main>.
Parsing module <clkdiv1024_MUSER_main>.
Parsing module <ssd4d09b_MUSER_main>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <CD4CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" Line 60: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <ssd4d09b_MUSER_main>.

Elaborating module <AND2>.

Elaborating module <INV>.

Elaborating module <OR2>.

Elaborating module <NOR2>.

Elaborating module <NAND2>.

Elaborating module <NAND3>.

Elaborating module <CB2CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" Line 196: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <M4_1E_HXILINX_main>.

Elaborating module <D2_4E_HXILINX_main>.

Elaborating module <BUF>.

Elaborating module <clkdiv1024_MUSER_main>.

Elaborating module <FD_1(INIT=1'b0)>.

Elaborating module <clkdiv64_MUSER_main>.

Elaborating module <clkdiv20M_MUSER_main>.

Elaborating module <clkdiv7_MUSER_main>.

Elaborating module <FJKC_HXILINX_main>.

Elaborating module <OR2B1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf".
    Set property "HU_SET = XLXI_4_39" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_40" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_41" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_42" for instance <XLXI_7>.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 708: Output port <TC> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 718: Output port <TC> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 728: Output port <TC> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 738: Output port <CEO> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 738: Output port <TC> of the instance <XLXI_7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <CD4CE_HXILINX_main>.
    Related source file is "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_2_o_add_4_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4CE_HXILINX_main> synthesized.

Synthesizing Unit <ssd4d09b_MUSER_main>.
    Related source file is "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf".
    Set property "HU_SET = XLXI_162_37" for instance <XLXI_162>.
    Set property "HU_SET = XLXI_183_33" for instance <XLXI_183>.
    Set property "HU_SET = XLXI_184_34" for instance <XLXI_184>.
    Set property "HU_SET = XLXI_185_35" for instance <XLXI_185>.
    Set property "HU_SET = XLXI_186_36" for instance <XLXI_186>.
    Set property "HU_SET = XLXI_210_38" for instance <XLXI_210>.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 599: Output port <CEO> of the instance <XLXI_162> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 599: Output port <TC> of the instance <XLXI_162> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ssd4d09b_MUSER_main> synthesized.

Synthesizing Unit <CB2CE_HXILINX_main>.
    Related source file is "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_12_o_add_0_OUT> created at line 196.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_main> synthesized.

Synthesizing Unit <M4_1E_HXILINX_main>.
    Related source file is "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 91.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_main> synthesized.

Synthesizing Unit <D2_4E_HXILINX_main>.
    Related source file is "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_main> synthesized.

Synthesizing Unit <clkdiv1024_MUSER_main>.
    Related source file is "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf".
    Summary:
	no macro.
Unit <clkdiv1024_MUSER_main> synthesized.

Synthesizing Unit <clkdiv64_MUSER_main>.
    Related source file is "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf".
    Summary:
	no macro.
Unit <clkdiv64_MUSER_main> synthesized.

Synthesizing Unit <clkdiv20M_MUSER_main>.
    Related source file is "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf".
    Set property "HU_SET = XLXI_1_26" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_14_27" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_17_28" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_22_29" for instance <XLXI_22>.
    Set property "HU_SET = XLXI_25_30" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_28_31" for instance <XLXI_28>.
    Set property "HU_SET = XLXI_31_32" for instance <XLXI_31>.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 276: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 276: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 276: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 276: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 276: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 293: Output port <Q0> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 293: Output port <Q1> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 293: Output port <Q2> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 293: Output port <Q3> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 293: Output port <TC> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 303: Output port <Q0> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 303: Output port <Q1> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 303: Output port <Q2> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 303: Output port <Q3> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 303: Output port <TC> of the instance <XLXI_17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 313: Output port <Q0> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 313: Output port <Q1> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 313: Output port <Q2> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 313: Output port <Q3> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 313: Output port <TC> of the instance <XLXI_22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 323: Output port <Q0> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 323: Output port <Q1> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 323: Output port <Q2> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 323: Output port <Q3> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 323: Output port <TC> of the instance <XLXI_25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 333: Output port <Q0> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 333: Output port <Q1> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 333: Output port <Q2> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 333: Output port <Q3> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 333: Output port <TC> of the instance <XLXI_28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 343: Output port <CEO> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 343: Output port <Q0> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 343: Output port <Q1> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 343: Output port <Q2> of the instance <XLXI_31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf" line 343: Output port <Q3> of the instance <XLXI_31> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <clkdiv20M_MUSER_main> synthesized.

Synthesizing Unit <clkdiv7_MUSER_main>.
    Related source file is "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf".
    Set property "HU_SET = XLXI_1_25" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_23" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_24" for instance <XLXI_3>.
    Summary:
	no macro.
Unit <clkdiv7_MUSER_main> synthesized.

Synthesizing Unit <FJKC_HXILINX_main>.
    Related source file is "D:\Personal\Projects\Digital Labs\Tests-project\CLK-calibration\main.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 2-bit adder                                           : 1
 4-bit adder                                           : 11
# Registers                                            : 49
 1-bit register                                        : 49
# Multiplexers                                         : 95
 1-bit 2-to-1 multiplexer                              : 91
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 2-bit adder                                           : 1
 4-bit adder                                           : 11
# Registers                                            : 67
 Flip-Flops                                            : 67
# Multiplexers                                         : 95
 1-bit 2-to-1 multiplexer                              : 91
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <clkdiv1024_MUSER_main> ...

Optimizing unit <clkdiv20M_MUSER_main> ...

Optimizing unit <clkdiv64_MUSER_main> ...

Optimizing unit <ssd4d09b_MUSER_main> ...

Optimizing unit <CD4CE_HXILINX_main> ...

Optimizing unit <FJKC_HXILINX_main> ...

Optimizing unit <CB2CE_HXILINX_main> ...

Optimizing unit <M4_1E_HXILINX_main> ...

Optimizing unit <D2_4E_HXILINX_main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 121
#      AND2                        : 4
#      BUF                         : 11
#      GND                         : 1
#      INV                         : 38
#      LUT2                        : 8
#      LUT3                        : 24
#      LUT4                        : 14
#      LUT5                        : 7
#      LUT6                        : 4
#      OR2                         : 8
#      OR2B1                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 67
#      FD_1                        : 18
#      FDC                         : 1
#      FDCE                        : 48
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11
# Logical                          : 8
#      NAND2                       : 2
#      NAND3                       : 2
#      NOR2                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  11440     0%  
 Number of Slice LUTs:                   95  out of   5720     1%  
    Number used as Logic:                95  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    162
   Number with an unused Flip Flop:      95  out of    162    58%  
   Number with an unused LUT:            67  out of    162    41%  
   Number of fully used LUT-FF pairs:     0  out of    162     0%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+--------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)    | Load  |
-----------------------------------------------+--------------------------+-------+
XLXN_28                                        | NONE(XLXI_29/XLXI_24)    | 4     |
XLXI_22/XLXN_10025                             | NONE(XLXI_22/XLXI_45)    | 1     |
XLXI_22/XLXN_10023                             | NONE(XLXI_22/XLXI_42)    | 1     |
XLXI_22/XLXN_10021                             | NONE(XLXI_22/XLXI_40)    | 1     |
XLXI_22/XLXN_10019                             | NONE(XLXI_22/XLXI_38)    | 1     |
XLXI_22/XLXN_10017                             | NONE(XLXI_22/XLXI_36)    | 1     |
XLXI_22/XLXN_10013                             | NONE(XLXI_22/XLXI_34)    | 1     |
XLXI_22/XLXN_10000                             | NONE(XLXI_22/XLXI_31)    | 1     |
XLXI_22/XLXN_17                                | NONE(XLXI_22/XLXI_17)    | 1     |
XLXI_22/XLXN_9999                              | NONE(XLXI_22/XLXI_15)    | 1     |
OSC                                            | BUFGP                    | 29    |
XLXI_28/XLXI_31/TC(XLXI_28/XLXI_31/Mmux_TC11:O)| NONE(*)(XLXI_28/XLXI_9)  | 1     |
XLXN_29(XLXI_29/XLXI_25:O)                     | NONE(*)(XLXI_7/Q3)       | 16    |
XLXI_23/XLXN_10017                             | NONE(XLXI_23/XLXI_36)    | 1     |
XLXI_23/XLXN_10013                             | NONE(XLXI_23/XLXI_34)    | 1     |
XLXI_23/XLXN_10000                             | NONE(XLXI_23/XLXI_31)    | 1     |
XLXI_23/XLXN_28                                | NONE(XLXI_23/XLXI_21)    | 1     |
XLXI_23/XLXN_9999                              | NONE(XLXI_23/XLXI_19)    | 1     |
XLXN_23                                        | NONE(XLXI_23/XLXI_17)    | 1     |
XLXN_15                                        | NONE(XLXI_10/XLXI_162/Q0)| 2     |
-----------------------------------------------+--------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.153ns (Maximum Frequency: 139.805MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 16.913ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_28'
  Clock period: 3.584ns (frequency: 279.030MHz)
  Total number of paths / destination ports: 16 / 6
-------------------------------------------------------------------------
Delay:               3.584ns (Levels of Logic = 3)
  Source:            XLXI_29/XLXI_3/Q (FF)
  Destination:       XLXI_29/XLXI_2/Q (FF)
  Source Clock:      XLXN_28 rising
  Destination Clock: XLXN_28 rising

  Data Path: XLXI_29/XLXI_3/Q to XLXI_29/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   1.089  Q (Q)
     end scope: 'XLXI_29/XLXI_3:Q'
     AND2:I1->O            2   0.223   0.721  XLXI_29/XLXI_28 (XLXI_29/XLXN_49)
     begin scope: 'XLXI_29/XLXI_2:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      3.584ns (1.195ns logic, 2.389ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXN_10025'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_45 (FF)
  Destination:       XLXI_22/XLXI_45 (FF)
  Source Clock:      XLXI_22/XLXN_10025 falling
  Destination Clock: XLXI_22/XLXN_10025 falling

  Data Path: XLXI_22/XLXI_45 to XLXI_22/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_22/XLXI_45 (XLXN_23)
     INV:I->O              1   0.568   0.579  XLXI_22/XLXI_46 (XLXI_22/XLXN_10028)
     FD_1:D                    0.102          XLXI_22/XLXI_45
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXN_10023'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_42 (FF)
  Destination:       XLXI_22/XLXI_42 (FF)
  Source Clock:      XLXI_22/XLXN_10023 falling
  Destination Clock: XLXI_22/XLXN_10023 falling

  Data Path: XLXI_22/XLXI_42 to XLXI_22/XLXI_42
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_22/XLXI_42 (XLXI_22/XLXN_10025)
     INV:I->O              1   0.568   0.579  XLXI_22/XLXI_43 (XLXI_22/XLXN_10024)
     FD_1:D                    0.102          XLXI_22/XLXI_42
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXN_10021'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_40 (FF)
  Destination:       XLXI_22/XLXI_40 (FF)
  Source Clock:      XLXI_22/XLXN_10021 falling
  Destination Clock: XLXI_22/XLXN_10021 falling

  Data Path: XLXI_22/XLXI_40 to XLXI_22/XLXI_40
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_22/XLXI_40 (XLXI_22/XLXN_10023)
     INV:I->O              1   0.568   0.579  XLXI_22/XLXI_41 (XLXI_22/XLXN_10022)
     FD_1:D                    0.102          XLXI_22/XLXI_40
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXN_10019'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_38 (FF)
  Destination:       XLXI_22/XLXI_38 (FF)
  Source Clock:      XLXI_22/XLXN_10019 falling
  Destination Clock: XLXI_22/XLXN_10019 falling

  Data Path: XLXI_22/XLXI_38 to XLXI_22/XLXI_38
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_22/XLXI_38 (XLXI_22/XLXN_10021)
     INV:I->O              1   0.568   0.579  XLXI_22/XLXI_39 (XLXI_22/XLXN_10020)
     FD_1:D                    0.102          XLXI_22/XLXI_38
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXN_10017'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_36 (FF)
  Destination:       XLXI_22/XLXI_36 (FF)
  Source Clock:      XLXI_22/XLXN_10017 falling
  Destination Clock: XLXI_22/XLXN_10017 falling

  Data Path: XLXI_22/XLXI_36 to XLXI_22/XLXI_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_22/XLXI_36 (XLXI_22/XLXN_10019)
     INV:I->O              1   0.568   0.579  XLXI_22/XLXI_37 (XLXI_22/XLXN_10018)
     FD_1:D                    0.102          XLXI_22/XLXI_36
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXN_10013'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_34 (FF)
  Destination:       XLXI_22/XLXI_34 (FF)
  Source Clock:      XLXI_22/XLXN_10013 falling
  Destination Clock: XLXI_22/XLXN_10013 falling

  Data Path: XLXI_22/XLXI_34 to XLXI_22/XLXI_34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_22/XLXI_34 (XLXI_22/XLXN_10017)
     INV:I->O              1   0.568   0.579  XLXI_22/XLXI_35 (XLXI_22/XLXN_10016)
     FD_1:D                    0.102          XLXI_22/XLXI_34
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXN_10000'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_31 (FF)
  Destination:       XLXI_22/XLXI_31 (FF)
  Source Clock:      XLXI_22/XLXN_10000 falling
  Destination Clock: XLXI_22/XLXN_10000 falling

  Data Path: XLXI_22/XLXI_31 to XLXI_22/XLXI_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_22/XLXI_31 (XLXI_22/XLXN_10013)
     INV:I->O              1   0.568   0.579  XLXI_22/XLXI_32 (XLXI_22/XLXN_10012)
     FD_1:D                    0.102          XLXI_22/XLXI_31
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXN_17'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_17 (FF)
  Destination:       XLXI_22/XLXI_17 (FF)
  Source Clock:      XLXI_22/XLXN_17 falling
  Destination Clock: XLXI_22/XLXN_17 falling

  Data Path: XLXI_22/XLXI_17 to XLXI_22/XLXI_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_22/XLXI_17 (XLXI_22/XLXN_10000)
     INV:I->O              1   0.568   0.579  XLXI_22/XLXI_18 (XLXI_22/XLXN_10001)
     FD_1:D                    0.102          XLXI_22/XLXI_17
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXN_9999'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_15 (FF)
  Destination:       XLXI_22/XLXI_15 (FF)
  Source Clock:      XLXI_22/XLXN_9999 falling
  Destination Clock: XLXI_22/XLXN_9999 falling

  Data Path: XLXI_22/XLXI_15 to XLXI_22/XLXI_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_22/XLXI_15 (XLXI_22/XLXN_17)
     INV:I->O              1   0.568   0.579  XLXI_22/XLXI_16 (XLXI_22/XLXN_18)
     FD_1:D                    0.102          XLXI_22/XLXI_15
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 7.153ns (frequency: 139.805MHz)
  Total number of paths / destination ports: 414 / 53
-------------------------------------------------------------------------
Delay:               7.153ns (Levels of Logic = 12)
  Source:            XLXI_28/XLXI_1/Q3 (FF)
  Destination:       XLXI_28/XLXI_31/Q3 (FF)
  Source Clock:      OSC falling
  Destination Clock: OSC falling

  Data Path: XLXI_28/XLXI_1/Q3 to XLXI_28/XLXI_31/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  Q3 (Q3)
     LUT4:I0->O            5   0.203   0.715  Mmux_TC11 (TC)
     end scope: 'XLXI_28/XLXI_1:CEO'
     begin scope: 'XLXI_28/XLXI_14:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_28/XLXI_14:CEO'
     begin scope: 'XLXI_28/XLXI_17:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_28/XLXI_17:CEO'
     begin scope: 'XLXI_28/XLXI_22:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_28/XLXI_22:CEO'
     begin scope: 'XLXI_28/XLXI_25:CE'
     LUT5:I4->O            5   0.205   0.715  CEO1 (CEO)
     end scope: 'XLXI_28/XLXI_25:CEO'
     begin scope: 'XLXI_28/XLXI_28:CE'
     LUT5:I4->O            4   0.205   0.683  CEO1 (CEO)
     end scope: 'XLXI_28/XLXI_28:CEO'
     begin scope: 'XLXI_28/XLXI_31:CE'
     FDCE:CE                   0.322          Q3
    ----------------------------------------
    Total                      7.153ns (1.997ns logic, 5.156ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_28/XLXI_31/TC'
  Clock period: 2.410ns (frequency: 414.964MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.410ns (Levels of Logic = 1)
  Source:            XLXI_28/XLXI_9 (FF)
  Destination:       XLXI_28/XLXI_9 (FF)
  Source Clock:      XLXI_28/XLXI_31/TC falling
  Destination Clock: XLXI_28/XLXI_31/TC falling

  Data Path: XLXI_28/XLXI_9 to XLXI_28/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.447   0.714  XLXI_28/XLXI_9 (XLXN_28)
     INV:I->O              1   0.568   0.579  XLXI_28/XLXI_11 (XLXI_28/XLXN_9)
     FD_1:D                    0.102          XLXI_28/XLXI_9
    ----------------------------------------
    Total                      2.410ns (1.117ns logic, 1.293ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_29'
  Clock period: 5.153ns (frequency: 194.050MHz)
  Total number of paths / destination ports: 140 / 28
-------------------------------------------------------------------------
Delay:               5.153ns (Levels of Logic = 6)
  Source:            XLXI_4/Q0 (FF)
  Destination:       XLXI_7/Q3 (FF)
  Source Clock:      XLXN_29 falling
  Destination Clock: XLXN_29 falling

  Data Path: XLXI_4/Q0 to XLXI_7/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.973  Q0 (Q0)
     LUT4:I1->O            5   0.205   1.059  Mmux_TC11 (TC)
     end scope: 'XLXI_4:CEO'
     begin scope: 'XLXI_5:CE'
     LUT5:I0->O            5   0.203   1.059  CEO1 (CEO)
     end scope: 'XLXI_5:CEO'
     begin scope: 'XLXI_6:CE'
     LUT5:I0->O            4   0.203   0.683  CEO1 (CEO)
     end scope: 'XLXI_6:CEO'
     begin scope: 'XLXI_7:CE'
     FDCE:CE                   0.322          Q3
    ----------------------------------------
    Total                      5.153ns (1.380ns logic, 3.773ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_23/XLXN_10017'
  Clock period: 2.346ns (frequency: 426.239MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.346ns (Levels of Logic = 1)
  Source:            XLXI_23/XLXI_36 (FF)
  Destination:       XLXI_23/XLXI_36 (FF)
  Source Clock:      XLXI_23/XLXN_10017 falling
  Destination Clock: XLXI_23/XLXN_10017 falling

  Data Path: XLXI_23/XLXI_36 to XLXI_23/XLXI_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             3   0.447   0.650  XLXI_23/XLXI_36 (XLXN_15)
     INV:I->O              1   0.568   0.579  XLXI_23/XLXI_37 (XLXI_23/XLXN_10018)
     FD_1:D                    0.102          XLXI_23/XLXI_36
    ----------------------------------------
    Total                      2.346ns (1.117ns logic, 1.229ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_23/XLXN_10013'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_23/XLXI_34 (FF)
  Destination:       XLXI_23/XLXI_34 (FF)
  Source Clock:      XLXI_23/XLXN_10013 falling
  Destination Clock: XLXI_23/XLXN_10013 falling

  Data Path: XLXI_23/XLXI_34 to XLXI_23/XLXI_34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_23/XLXI_34 (XLXI_23/XLXN_10017)
     INV:I->O              1   0.568   0.579  XLXI_23/XLXI_35 (XLXI_23/XLXN_10016)
     FD_1:D                    0.102          XLXI_23/XLXI_34
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_23/XLXN_10000'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_23/XLXI_31 (FF)
  Destination:       XLXI_23/XLXI_31 (FF)
  Source Clock:      XLXI_23/XLXN_10000 falling
  Destination Clock: XLXI_23/XLXN_10000 falling

  Data Path: XLXI_23/XLXI_31 to XLXI_23/XLXI_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_23/XLXI_31 (XLXI_23/XLXN_10013)
     INV:I->O              1   0.568   0.579  XLXI_23/XLXI_32 (XLXI_23/XLXN_10012)
     FD_1:D                    0.102          XLXI_23/XLXI_31
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_23/XLXN_28'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_23/XLXI_21 (FF)
  Destination:       XLXI_23/XLXI_21 (FF)
  Source Clock:      XLXI_23/XLXN_28 falling
  Destination Clock: XLXI_23/XLXN_28 falling

  Data Path: XLXI_23/XLXI_21 to XLXI_23/XLXI_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_23/XLXI_21 (XLXI_23/XLXN_10000)
     INV:I->O              1   0.568   0.579  XLXI_23/XLXI_22 (XLXI_23/XLXN_10001)
     FD_1:D                    0.102          XLXI_23/XLXI_21
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_23/XLXN_9999'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_23/XLXI_19 (FF)
  Destination:       XLXI_23/XLXI_19 (FF)
  Source Clock:      XLXI_23/XLXN_9999 falling
  Destination Clock: XLXI_23/XLXN_9999 falling

  Data Path: XLXI_23/XLXI_19 to XLXI_23/XLXI_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_23/XLXI_19 (XLXI_23/XLXN_28)
     INV:I->O              1   0.568   0.579  XLXI_23/XLXI_20 (XLXI_23/XLXN_29)
     FD_1:D                    0.102          XLXI_23/XLXI_19
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_23'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_23/XLXI_17 (FF)
  Destination:       XLXI_23/XLXI_17 (FF)
  Source Clock:      XLXN_23 falling
  Destination Clock: XLXN_23 falling

  Data Path: XLXI_23/XLXI_17 to XLXI_23/XLXI_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_23/XLXI_17 (XLXI_23/XLXN_9999)
     INV:I->O              1   0.568   0.579  XLXI_23/XLXI_18 (XLXI_23/XLXN_27)
     FD_1:D                    0.102          XLXI_23/XLXI_17
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_15'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            XLXI_10/XLXI_162/Q0 (FF)
  Destination:       XLXI_10/XLXI_162/Q0 (FF)
  Source Clock:      XLXN_15 rising
  Destination Clock: XLXN_15 rising

  Data Path: XLXI_10/XLXI_162/Q0 to XLXI_10/XLXI_162/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   0.856  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q1_GND_12_o_add_0_OUT_xor<0>11_INV_0 (Q1_GND_12_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_29'
  Total number of paths / destination ports: 296 / 7
-------------------------------------------------------------------------
Offset:              16.720ns (Levels of Logic = 14)
  Source:            XLXI_7/Q1 (FF)
  Destination:       SSD_d (PAD)
  Source Clock:      XLXN_29 falling

  Data Path: XLXI_7/Q1 to SSD_d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.028  Q1 (Q1)
     end scope: 'XLXI_7:Q1'
     begin scope: 'XLXI_10/XLXI_184:D3'
     LUT6:I1->O            5   0.203   0.714  Mmux_O11 (O)
     end scope: 'XLXI_10/XLXI_184:O'
     INV:I->O              2   0.568   0.981  XLXI_10/XLXI_93 (XLXI_10/XLXN_109)
     AND2:I0->O            1   0.203   0.924  XLXI_10/XLXI_97 (XLXI_10/XLXN_114)
     OR2:I1->O             3   0.223   1.015  XLXI_10/XLXI_100 (XLXI_10/XLXN_117)
     NAND2:I0->O           1   0.203   0.924  XLXI_10/XLXI_102 (XLXI_10/XLXN_119)
     NAND3:I1->O           3   0.223   0.995  XLXI_10/XLXI_103 (SSD_GA<1>)
     NOR2:I1->O            1   0.223   0.944  XLXI_10/XLXI_105 (XLXI_10/XLXN_125)
     OR2:I0->O             3   0.203   0.995  XLXI_10/XLXI_106 (XLXI_10/XLXN_130)
     OR2:I1->O             2   0.223   0.961  XLXI_10/XLXI_107 (XLXI_10/XLXN_134)
     OR2:I1->O             1   0.223   0.579  XLXI_10/XLXI_109 (SSD_GA<6>)
     BUF:I->O              1   0.568   0.579  XLXI_16 (SSD_g_OBUF)
     OBUF:I->O                 2.571          SSD_g_OBUF (SSD_g)
    ----------------------------------------
    Total                     16.720ns (6.081ns logic, 10.639ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_15'
  Total number of paths / destination ports: 156 / 11
-------------------------------------------------------------------------
Offset:              16.913ns (Levels of Logic = 14)
  Source:            XLXI_10/XLXI_162/Q0 (FF)
  Destination:       SSD_d (PAD)
  Source Clock:      XLXN_15 rising

  Data Path: XLXI_10/XLXI_162/Q0 to SSD_d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.221  Q0 (Q0)
     end scope: 'XLXI_10/XLXI_162:Q0'
     begin scope: 'XLXI_10/XLXI_184:S0'
     LUT6:I0->O            5   0.203   0.714  Mmux_O11 (O)
     end scope: 'XLXI_10/XLXI_184:O'
     INV:I->O              2   0.568   0.981  XLXI_10/XLXI_93 (XLXI_10/XLXN_109)
     AND2:I0->O            1   0.203   0.924  XLXI_10/XLXI_97 (XLXI_10/XLXN_114)
     OR2:I1->O             3   0.223   1.015  XLXI_10/XLXI_100 (XLXI_10/XLXN_117)
     NAND2:I0->O           1   0.203   0.924  XLXI_10/XLXI_102 (XLXI_10/XLXN_119)
     NAND3:I1->O           3   0.223   0.995  XLXI_10/XLXI_103 (SSD_GA<1>)
     NOR2:I1->O            1   0.223   0.944  XLXI_10/XLXI_105 (XLXI_10/XLXN_125)
     OR2:I0->O             3   0.203   0.995  XLXI_10/XLXI_106 (XLXI_10/XLXN_130)
     OR2:I1->O             2   0.223   0.961  XLXI_10/XLXI_107 (XLXI_10/XLXN_134)
     OR2:I1->O             1   0.223   0.579  XLXI_10/XLXI_109 (SSD_GA<6>)
     BUF:I->O              1   0.568   0.579  XLXI_16 (SSD_g_OBUF)
     OBUF:I->O                 2.571          SSD_g_OBUF (SSD_g)
    ----------------------------------------
    Total                     16.913ns (6.081ns logic, 10.832ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |         |         |    7.153|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/XLXN_10000
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_22/XLXN_10000|         |         |    2.312|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/XLXN_10013
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_22/XLXN_10013|         |         |    2.312|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/XLXN_10017
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_22/XLXN_10017|         |         |    2.312|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/XLXN_10019
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_22/XLXN_10019|         |         |    2.312|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/XLXN_10021
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_22/XLXN_10021|         |         |    2.312|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/XLXN_10023
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_22/XLXN_10023|         |         |    2.312|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/XLXN_10025
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_22/XLXN_10025|         |         |    2.312|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/XLXN_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_22/XLXN_17|         |         |    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/XLXN_9999
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_22/XLXN_9999|         |         |    2.312|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_23/XLXN_10000
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_23/XLXN_10000|         |         |    2.312|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_23/XLXN_10013
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_23/XLXN_10013|         |         |    2.312|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_23/XLXN_10017
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_23/XLXN_10017|         |         |    2.346|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_23/XLXN_28
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_23/XLXN_28|         |         |    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_23/XLXN_9999
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_23/XLXN_9999|         |         |    2.312|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_28/XLXI_31/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_28/XLXI_31/TC|         |         |    2.410|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_15        |    2.190|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_23
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_23        |         |         |    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_28
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_28        |    3.584|         |    1.232|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_29
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_29        |         |         |    5.153|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.59 secs
 
--> 

Total memory usage is 4503440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :   43 (   0 filtered)

