# Digital-Clock-Using-FPGA-Board
Designed a Digital Clock using Verilog HDL and implemented it on an FPGA board. The design includes clock divider, counters for hours, minutes, and seconds, and a 7-segment display decoder. Verified functionality through simulation and hardware testing. This project improved my RTL design and FPGA implementation skills.
Digital Clock â€“ FPGA Implementation

ğŸ“Œ Project Overview

This project is a Digital Clock designed using Verilog HDL and implemented on an FPGA board. The clock displays hours, minutes, and seconds using a 7-segment display.

The goal of this project is to understand real-time clock design, clock division, counters, and FPGA implementation.

âš™ï¸ Features

24-hour digital clock format

Displays Hours : Minutes : Seconds

Clock divider to generate 1Hz signal

BCD counters for time calculation

7-segment display interface

RTL simulation and hardware verification

ğŸ§© Modules Used

Clock Divider

Seconds Counter

Minutes Counter

Hours Counter

7-Segment Decoder

Top Module Integration

ğŸ› ï¸ Tools & Technologies

Verilog HDL

ModelSim / Vivado (Simulation)

FPGA Board (Hardware Implementation)

ğŸ§ª Verification

Functional simulation using testbench

Waveform analysis for timing verification

Successfully tested on FPGA hardware

ğŸ“š Learning Outcomes

RTL design and modular coding

Clock domain and frequency division concepts

Counter design in digital systems

FPGA synthesis and implementation

Debugging using waveform viewer

ğŸš€ Future Improvements

Add alarm feature

Add reset and manual time setting

Add AM/PM display mode
