Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Thu Oct 29 08:55:31 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DCT_timing_summary_routed.rpt -rpx DCT_timing_summary_routed.rpx
| Design       : DCT
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.857        0.000                      0                   69        0.161        0.000                      0                   69        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.857        0.000                      0                   69        0.161        0.000                      0                   69        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.897ns (35.477%)  route 1.631ns (64.523%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.637     1.637    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X50Y89         FDRE                                         r  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.478     2.115 f  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=4, routed)           0.687     2.802    DCT_Loop_1_proc_U0/ap_sig_bdd_55
    SLICE_X51Y88         LUT6 (Prop_lut6_I4_O)        0.295     3.097 f  DCT_Loop_1_proc_U0/Y_write_INST_0/O
                         net (fo=12, routed)          0.470     3.567    DCT_Loop_1_proc_U0/Y_write
    SLICE_X50Y88         LUT6 (Prop_lut6_I5_O)        0.124     3.691 r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58[3]_i_1/O
                         net (fo=4, routed)           0.474     4.165    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58[3]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.473    11.473    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/C
                         clock pessimism              0.014    11.487    
                         clock uncertainty           -0.035    11.452    
    SLICE_X49Y88         FDRE (Setup_fdre_C_R)       -0.429    11.023    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]
  -------------------------------------------------------------------
                         required time                         11.023    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.897ns (35.477%)  route 1.631ns (64.523%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.637     1.637    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X50Y89         FDRE                                         r  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.478     2.115 f  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=4, routed)           0.687     2.802    DCT_Loop_1_proc_U0/ap_sig_bdd_55
    SLICE_X51Y88         LUT6 (Prop_lut6_I4_O)        0.295     3.097 f  DCT_Loop_1_proc_U0/Y_write_INST_0/O
                         net (fo=12, routed)          0.470     3.567    DCT_Loop_1_proc_U0/Y_write
    SLICE_X50Y88         LUT6 (Prop_lut6_I5_O)        0.124     3.691 r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58[3]_i_1/O
                         net (fo=4, routed)           0.474     4.165    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58[3]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.473    11.473    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[1]/C
                         clock pessimism              0.014    11.487    
                         clock uncertainty           -0.035    11.452    
    SLICE_X49Y88         FDRE (Setup_fdre_C_R)       -0.429    11.023    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[1]
  -------------------------------------------------------------------
                         required time                         11.023    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.897ns (35.477%)  route 1.631ns (64.523%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.637     1.637    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X50Y89         FDRE                                         r  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.478     2.115 f  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=4, routed)           0.687     2.802    DCT_Loop_1_proc_U0/ap_sig_bdd_55
    SLICE_X51Y88         LUT6 (Prop_lut6_I4_O)        0.295     3.097 f  DCT_Loop_1_proc_U0/Y_write_INST_0/O
                         net (fo=12, routed)          0.470     3.567    DCT_Loop_1_proc_U0/Y_write
    SLICE_X50Y88         LUT6 (Prop_lut6_I5_O)        0.124     3.691 r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58[3]_i_1/O
                         net (fo=4, routed)           0.474     4.165    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58[3]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.473    11.473    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/C
                         clock pessimism              0.014    11.487    
                         clock uncertainty           -0.035    11.452    
    SLICE_X49Y88         FDRE (Setup_fdre_C_R)       -0.429    11.023    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]
  -------------------------------------------------------------------
                         required time                         11.023    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.897ns (35.477%)  route 1.631ns (64.523%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.637     1.637    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X50Y89         FDRE                                         r  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.478     2.115 f  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=4, routed)           0.687     2.802    DCT_Loop_1_proc_U0/ap_sig_bdd_55
    SLICE_X51Y88         LUT6 (Prop_lut6_I4_O)        0.295     3.097 f  DCT_Loop_1_proc_U0/Y_write_INST_0/O
                         net (fo=12, routed)          0.470     3.567    DCT_Loop_1_proc_U0/Y_write
    SLICE_X50Y88         LUT6 (Prop_lut6_I5_O)        0.124     3.691 r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58[3]_i_1/O
                         net (fo=4, routed)           0.474     4.165    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58[3]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.473    11.473    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[3]/C
                         clock pessimism              0.014    11.487    
                         clock uncertainty           -0.035    11.452    
    SLICE_X49Y88         FDRE (Setup_fdre_C_R)       -0.429    11.023    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[3]
  -------------------------------------------------------------------
                         required time                         11.023    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.940ns (31.394%)  route 2.054ns (68.606%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.646     1.646    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/Q
                         net (fo=8, routed)           0.891     2.993    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg__0[0]
    SLICE_X49Y88         LUT4 (Prop_lut4_I3_O)        0.152     3.145 r  DCT_Loop_1_proc_U0/ap_CS_fsm[2]_i_2/O
                         net (fo=3, routed)           0.832     3.977    DCT_Loop_1_proc_U0/ap_CS_fsm[2]_i_2_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.332     4.309 r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69[1]_i_1/O
                         net (fo=1, routed)           0.331     4.640    DCT_Loop_1_proc_U0/p_0_in[1]
    SLICE_X46Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.473    11.473    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X46Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[1]/C
                         clock pessimism              0.115    11.588    
                         clock uncertainty           -0.035    11.553    
    SLICE_X46Y87         FDRE (Setup_fdre_C_D)       -0.030    11.523    DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[1]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.842ns (30.422%)  route 1.926ns (69.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.646     1.646    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     2.065 r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/Q
                         net (fo=6, routed)           0.839     2.904    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg__0[2]
    SLICE_X51Y88         LUT6 (Prop_lut6_I2_O)        0.299     3.203 r  DCT_Loop_1_proc_U0/Y_write_INST_0/O
                         net (fo=12, routed)          0.459     3.662    DCT_Loop_1_proc_U0/Y_write
    SLICE_X50Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.786 r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69[6]_i_1/O
                         net (fo=7, routed)           0.628     4.414    DCT_Loop_1_proc_U0/count_1_i_i_reg_69[6]_i_1_n_0
    SLICE_X47Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.473    11.473    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X47Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[2]/C
                         clock pessimism              0.115    11.588    
                         clock uncertainty           -0.035    11.553    
    SLICE_X47Y87         FDRE (Setup_fdre_C_CE)      -0.205    11.348    DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[2]
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.842ns (30.422%)  route 1.926ns (69.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.646     1.646    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     2.065 r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/Q
                         net (fo=6, routed)           0.839     2.904    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg__0[2]
    SLICE_X51Y88         LUT6 (Prop_lut6_I2_O)        0.299     3.203 r  DCT_Loop_1_proc_U0/Y_write_INST_0/O
                         net (fo=12, routed)          0.459     3.662    DCT_Loop_1_proc_U0/Y_write
    SLICE_X50Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.786 r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69[6]_i_1/O
                         net (fo=7, routed)           0.628     4.414    DCT_Loop_1_proc_U0/count_1_i_i_reg_69[6]_i_1_n_0
    SLICE_X47Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.473    11.473    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X47Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[3]/C
                         clock pessimism              0.115    11.588    
                         clock uncertainty           -0.035    11.553    
    SLICE_X47Y87         FDRE (Setup_fdre_C_CE)      -0.205    11.348    DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[3]
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.842ns (30.422%)  route 1.926ns (69.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.646     1.646    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     2.065 r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/Q
                         net (fo=6, routed)           0.839     2.904    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg__0[2]
    SLICE_X51Y88         LUT6 (Prop_lut6_I2_O)        0.299     3.203 r  DCT_Loop_1_proc_U0/Y_write_INST_0/O
                         net (fo=12, routed)          0.459     3.662    DCT_Loop_1_proc_U0/Y_write
    SLICE_X50Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.786 r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69[6]_i_1/O
                         net (fo=7, routed)           0.628     4.414    DCT_Loop_1_proc_U0/count_1_i_i_reg_69[6]_i_1_n_0
    SLICE_X47Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.473    11.473    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X47Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[5]/C
                         clock pessimism              0.115    11.588    
                         clock uncertainty           -0.035    11.553    
    SLICE_X47Y87         FDRE (Setup_fdre_C_CE)      -0.205    11.348    DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[5]
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.842ns (30.422%)  route 1.926ns (69.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.646     1.646    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     2.065 r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/Q
                         net (fo=6, routed)           0.839     2.904    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg__0[2]
    SLICE_X51Y88         LUT6 (Prop_lut6_I2_O)        0.299     3.203 r  DCT_Loop_1_proc_U0/Y_write_INST_0/O
                         net (fo=12, routed)          0.459     3.662    DCT_Loop_1_proc_U0/Y_write
    SLICE_X50Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.786 r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69[6]_i_1/O
                         net (fo=7, routed)           0.628     4.414    DCT_Loop_1_proc_U0/count_1_i_i_reg_69[6]_i_1_n_0
    SLICE_X46Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.473    11.473    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X46Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[0]/C
                         clock pessimism              0.115    11.588    
                         clock uncertainty           -0.035    11.553    
    SLICE_X46Y87         FDRE (Setup_fdre_C_CE)      -0.169    11.384    DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[0]
  -------------------------------------------------------------------
                         required time                         11.384    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.842ns (30.422%)  route 1.926ns (69.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.646     1.646    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X49Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     2.065 r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[2]/Q
                         net (fo=6, routed)           0.839     2.904    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg__0[2]
    SLICE_X51Y88         LUT6 (Prop_lut6_I2_O)        0.299     3.203 r  DCT_Loop_1_proc_U0/Y_write_INST_0/O
                         net (fo=12, routed)          0.459     3.662    DCT_Loop_1_proc_U0/Y_write
    SLICE_X50Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.786 r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69[6]_i_1/O
                         net (fo=7, routed)           0.628     4.414    DCT_Loop_1_proc_U0/count_1_i_i_reg_69[6]_i_1_n_0
    SLICE_X46Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.473    11.473    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X46Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[1]/C
                         clock pessimism              0.115    11.588    
                         clock uncertainty           -0.035    11.553    
    SLICE_X46Y87         FDRE (Setup_fdre_C_CE)      -0.169    11.384    DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[1]
  -------------------------------------------------------------------
                         required time                         11.384    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  6.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/rowrcv_reg_124_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_35_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.549     0.549    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X51Y88         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_reg_124_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  DCT_Loop_1_proc_U0/rowrcv_reg_124_reg[3]/Q
                         net (fo=1, routed)           0.059     0.736    DCT_Loop_1_proc_U0/rowrcv_reg_124[3]
    SLICE_X50Y88         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_35_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.818     0.818    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X50Y88         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_35_reg[3]/C
                         clock pessimism             -0.253     0.565    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.010     0.575    DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_35_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/rowrcv_reg_124_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_35_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.549     0.549    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X51Y88         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_reg_124_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  DCT_Loop_1_proc_U0/rowrcv_reg_124_reg[2]/Q
                         net (fo=1, routed)           0.059     0.736    DCT_Loop_1_proc_U0/rowrcv_reg_124[2]
    SLICE_X50Y88         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_35_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.818     0.818    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X50Y88         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_35_reg[2]/C
                         clock pessimism             -0.253     0.565    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.009     0.574    DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_35_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.552     0.552    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X47Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[2]/Q
                         net (fo=9, routed)           0.114     0.807    DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg__0[2]
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.045     0.852 r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69[4]_i_1/O
                         net (fo=1, routed)           0.000     0.852    DCT_Loop_1_proc_U0/p_0_in[4]
    SLICE_X46Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.820     0.820    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X46Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[4]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.121     0.688    DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/count_reg_129_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.471%)  route 0.134ns (41.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.553     0.553    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X47Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[5]/Q
                         net (fo=3, routed)           0.134     0.828    DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46[5]
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.048     0.876 r  DCT_Loop_1_proc_U0/count_reg_129[6]_i_2/O
                         net (fo=1, routed)           0.000     0.876    DCT_Loop_1_proc_U0/count_fu_92_p2[6]
    SLICE_X46Y88         FDRE                                         r  DCT_Loop_1_proc_U0/count_reg_129_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.822     0.822    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X46Y88         FDRE                                         r  DCT_Loop_1_proc_U0/count_reg_129_reg[6]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.131     0.700    DCT_Loop_1_proc_U0/count_reg_129_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/count_reg_129_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.082%)  route 0.134ns (41.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.553     0.553    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X47Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[5]/Q
                         net (fo=3, routed)           0.134     0.828    DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46[5]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.045     0.873 r  DCT_Loop_1_proc_U0/count_reg_129[5]_i_1/O
                         net (fo=1, routed)           0.000     0.873    DCT_Loop_1_proc_U0/count_fu_92_p2[5]
    SLICE_X46Y88         FDRE                                         r  DCT_Loop_1_proc_U0/count_reg_129_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.822     0.822    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X46Y88         FDRE                                         r  DCT_Loop_1_proc_U0/count_reg_129_reg[5]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.121     0.690    DCT_Loop_1_proc_U0/count_reg_129_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/count_reg_129_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.553     0.553    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X46Y88         FDRE                                         r  DCT_Loop_1_proc_U0/count_reg_129_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  DCT_Loop_1_proc_U0/count_reg_129_reg[3]/Q
                         net (fo=1, routed)           0.113     0.830    DCT_Loop_1_proc_U0/count_reg_129[3]
    SLICE_X47Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.822     0.822    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X47Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[3]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.070     0.639    DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/count_reg_129_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.553     0.553    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X46Y88         FDRE                                         r  DCT_Loop_1_proc_U0/count_reg_129_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  DCT_Loop_1_proc_U0/count_reg_129_reg[5]/Q
                         net (fo=1, routed)           0.116     0.833    DCT_Loop_1_proc_U0/count_reg_129[5]
    SLICE_X47Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.822     0.822    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X47Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[5]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.070     0.639    DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.575%)  route 0.157ns (45.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.553     0.553    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X47Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[6]/Q
                         net (fo=2, routed)           0.157     0.851    DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46[6]
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.048     0.899 r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69[6]_i_2/O
                         net (fo=1, routed)           0.000     0.899    DCT_Loop_1_proc_U0/p_0_in[6]
    SLICE_X46Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.820     0.820    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X46Y87         FDRE                                         r  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[6]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.131     0.698    DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/count_reg_129_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.190ns (53.611%)  route 0.164ns (46.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.553     0.553    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X47Y88         FDRE                                         r  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[4]/Q
                         net (fo=4, routed)           0.164     0.858    DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46[4]
    SLICE_X46Y88         LUT2 (Prop_lut2_I1_O)        0.049     0.907 r  DCT_Loop_1_proc_U0/count_reg_129[4]_i_1/O
                         net (fo=1, routed)           0.000     0.907    DCT_Loop_1_proc_U0/count_fu_92_p2[4]
    SLICE_X46Y88         FDRE                                         r  DCT_Loop_1_proc_U0/count_reg_129_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.822     0.822    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X46Y88         FDRE                                         r  DCT_Loop_1_proc_U0/count_reg_129_reg[4]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.131     0.700    DCT_Loop_1_proc_U0/count_reg_129_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_35_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/rowrcv_reg_124_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.235%)  route 0.129ns (37.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.549     0.549    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X50Y88         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_35_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     0.713 r  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_35_reg[0]/Q
                         net (fo=8, routed)           0.129     0.842    DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_35[0]
    SLICE_X51Y88         LUT3 (Prop_lut3_I2_O)        0.048     0.890 r  DCT_Loop_1_proc_U0/rowrcv_reg_124[2]_i_1/O
                         net (fo=1, routed)           0.000     0.890    DCT_Loop_1_proc_U0/rowrcv_fu_86_p2[2]
    SLICE_X51Y88         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_reg_124_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           0.818     0.818    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X51Y88         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_reg_124_reg[2]/C
                         clock pessimism             -0.253     0.565    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.107     0.672    DCT_Loop_1_proc_U0/rowrcv_reg_124_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y89  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y89  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y89  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y87  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y87  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y87  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y87  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y87  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y87  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y87  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y87  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y87  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y87  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y87  DCT_Loop_1_proc_U0/count_1_i_i_reg_69_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y88  DCT_Loop_1_proc_U0/count_reg_129_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y88  DCT_Loop_1_proc_U0/count_reg_129_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y88  DCT_Loop_1_proc_U0/count_reg_129_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y88  DCT_Loop_1_proc_U0/count_reg_129_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88  DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y88  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y88  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[1]/C



