{
  "module_name": "zynqmp_disp.h",
  "hash_id": "b9ee80e41e9eecf36e63b5d321528cf73588124d60f3bca11b7ba2bf8f0275b8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/xlnx/zynqmp_disp.h",
  "human_readable_source": " \n \n\n#ifndef _ZYNQMP_DISP_H_\n#define _ZYNQMP_DISP_H_\n\n#include <linux/types.h>\n\n \n#define ZYNQMP_DISP_MAX_WIDTH\t\t\t\t4096\n#define ZYNQMP_DISP_MAX_HEIGHT\t\t\t\t4096\n\n \n#define ZYNQMP_DISP_MAX_DMA_BIT\t\t\t\t44\n\nstruct device;\nstruct drm_format_info;\nstruct drm_plane_state;\nstruct platform_device;\nstruct zynqmp_disp;\nstruct zynqmp_disp_layer;\nstruct zynqmp_dpsub;\n\n \nenum zynqmp_dpsub_layer_id {\n\tZYNQMP_DPSUB_LAYER_VID,\n\tZYNQMP_DPSUB_LAYER_GFX,\n};\n\n \nenum zynqmp_dpsub_layer_mode {\n\tZYNQMP_DPSUB_LAYER_NONLIVE,\n\tZYNQMP_DPSUB_LAYER_LIVE,\n};\n\nvoid zynqmp_disp_enable(struct zynqmp_disp *disp);\nvoid zynqmp_disp_disable(struct zynqmp_disp *disp);\nint zynqmp_disp_setup_clock(struct zynqmp_disp *disp,\n\t\t\t    unsigned long mode_clock);\n\nvoid zynqmp_disp_blend_set_global_alpha(struct zynqmp_disp *disp,\n\t\t\t\t\tbool enable, u32 alpha);\n\nu32 *zynqmp_disp_layer_drm_formats(struct zynqmp_disp_layer *layer,\n\t\t\t\t   unsigned int *num_formats);\nvoid zynqmp_disp_layer_enable(struct zynqmp_disp_layer *layer,\n\t\t\t      enum zynqmp_dpsub_layer_mode mode);\nvoid zynqmp_disp_layer_disable(struct zynqmp_disp_layer *layer);\nvoid zynqmp_disp_layer_set_format(struct zynqmp_disp_layer *layer,\n\t\t\t\t  const struct drm_format_info *info);\nint zynqmp_disp_layer_update(struct zynqmp_disp_layer *layer,\n\t\t\t     struct drm_plane_state *state);\n\nint zynqmp_disp_probe(struct zynqmp_dpsub *dpsub);\nvoid zynqmp_disp_remove(struct zynqmp_dpsub *dpsub);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}