Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/407-426/J1/testbench_isim_beh.exe -prj D:/407-426/J1/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/407-426/J1/xor.vhd" into library work
Parsing VHDL file "D:/407-426/J1/and.vhd" into library work
Parsing VHDL file "D:/407-426/J1/or.vhd" into library work
Parsing VHDL file "D:/407-426/J1/half_adder.vhd" into library work
Parsing VHDL file "D:/407-426/J1/full_adder.vhd" into library work
Parsing VHDL file "D:/407-426/J1/testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity xor_gate [xor_gate_default]
Compiling architecture behavioral of entity and_gate [and_gate_default]
Compiling architecture structure of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity or_gate [or_gate_default]
Compiling architecture structure of entity full_adder [full_adder_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable D:/407-426/J1/testbench_isim_beh.exe
Fuse Memory Usage: 30364 KB
Fuse CPU Usage: 327 ms
