{"Source Block": ["verilog-ethernet/rtl/eth_axis_rx_64.v@107:117@HdlIdDef", "reg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\nreg [63:0] save_axis_tdata_reg = 0;\nreg [7:0] save_axis_tkeep_reg = 0;\nreg save_axis_tlast_reg = 0;\nreg save_axis_tuser_reg = 0;\n\nreg [63:0] shift_axis_tdata;\nreg [7:0] shift_axis_tkeep;\nreg shift_axis_tvalid;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_rx_64.v@106:116", "\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\nreg [63:0] save_axis_tdata_reg = 0;\nreg [7:0] save_axis_tkeep_reg = 0;\nreg save_axis_tlast_reg = 0;\nreg save_axis_tuser_reg = 0;\n\nreg [63:0] shift_axis_tdata;\nreg [7:0] shift_axis_tkeep;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@103:113", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\nreg [63:0] save_axis_tdata_reg = 0;\nreg [7:0] save_axis_tkeep_reg = 0;\nreg save_axis_tlast_reg = 0;\nreg save_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@110:120", "reg [63:0] save_axis_tdata_reg = 0;\nreg [7:0] save_axis_tkeep_reg = 0;\nreg save_axis_tlast_reg = 0;\nreg save_axis_tuser_reg = 0;\n\nreg [63:0] shift_axis_tdata;\nreg [7:0] shift_axis_tkeep;\nreg shift_axis_tvalid;\nreg shift_axis_tlast;\nreg shift_axis_tuser;\nreg shift_axis_input_tready;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@105:115", "reg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\nreg [63:0] save_axis_tdata_reg = 0;\nreg [7:0] save_axis_tkeep_reg = 0;\nreg save_axis_tlast_reg = 0;\nreg save_axis_tuser_reg = 0;\n\nreg [63:0] shift_axis_tdata;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@108:118", "reg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\nreg [63:0] save_axis_tdata_reg = 0;\nreg [7:0] save_axis_tkeep_reg = 0;\nreg save_axis_tlast_reg = 0;\nreg save_axis_tuser_reg = 0;\n\nreg [63:0] shift_axis_tdata;\nreg [7:0] shift_axis_tkeep;\nreg shift_axis_tvalid;\nreg shift_axis_tlast;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@103:113", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\nreg [63:0] save_axis_tdata_reg = 0;\nreg [7:0] save_axis_tkeep_reg = 0;\nreg save_axis_tlast_reg = 0;\nreg save_axis_tuser_reg = 0;\n"]], "Diff Content": {"Delete": [[112, "reg save_axis_tlast_reg = 0;\n"]], "Add": []}}