// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_51 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        empty,
        i_1,
        A_17_address0,
        A_17_ce0,
        A_17_q0,
        A_18_address0,
        A_18_ce0,
        A_18_q0,
        A_19_address0,
        A_19_ce0,
        A_19_q0,
        A_20_address0,
        A_20_ce0,
        A_20_q0,
        A_21_address0,
        A_21_ce0,
        A_21_q0,
        A_22_address0,
        A_22_ce0,
        A_22_q0,
        A_23_address0,
        A_23_ce0,
        A_23_q0,
        A_24_address0,
        A_24_ce0,
        A_24_q0,
        A_25_address0,
        A_25_ce0,
        A_25_q0,
        A_26_address0,
        A_26_ce0,
        A_26_q0,
        A_27_address0,
        A_27_ce0,
        A_27_q0,
        A_28_address0,
        A_28_ce0,
        A_28_q0,
        A_29_address0,
        A_29_ce0,
        A_29_q0,
        A_30_address0,
        A_30_ce0,
        A_30_q0,
        A_31_address0,
        A_31_ce0,
        A_31_q0,
        A_32_address0,
        A_32_ce0,
        A_32_q0,
        A_49_address0,
        A_49_ce0,
        A_49_q0,
        A_50_address0,
        A_50_ce0,
        A_50_q0,
        A_51_address0,
        A_51_ce0,
        A_51_q0,
        A_52_address0,
        A_52_ce0,
        A_52_q0,
        A_53_address0,
        A_53_ce0,
        A_53_q0,
        A_54_address0,
        A_54_ce0,
        A_54_q0,
        A_55_address0,
        A_55_ce0,
        A_55_q0,
        A_56_address0,
        A_56_ce0,
        A_56_q0,
        A_57_address0,
        A_57_ce0,
        A_57_q0,
        A_58_address0,
        A_58_ce0,
        A_58_q0,
        A_59_address0,
        A_59_ce0,
        A_59_q0,
        A_60_address0,
        A_60_ce0,
        A_60_q0,
        A_61_address0,
        A_61_ce0,
        A_61_q0,
        A_62_address0,
        A_62_ce0,
        A_62_q0,
        A_63_address0,
        A_63_ce0,
        A_63_q0,
        A_64_address0,
        A_64_ce0,
        A_64_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] empty;
input  [7:0] i_1;
output  [7:0] A_17_address0;
output   A_17_ce0;
input  [23:0] A_17_q0;
output  [7:0] A_18_address0;
output   A_18_ce0;
input  [23:0] A_18_q0;
output  [7:0] A_19_address0;
output   A_19_ce0;
input  [23:0] A_19_q0;
output  [7:0] A_20_address0;
output   A_20_ce0;
input  [23:0] A_20_q0;
output  [7:0] A_21_address0;
output   A_21_ce0;
input  [23:0] A_21_q0;
output  [7:0] A_22_address0;
output   A_22_ce0;
input  [23:0] A_22_q0;
output  [7:0] A_23_address0;
output   A_23_ce0;
input  [23:0] A_23_q0;
output  [7:0] A_24_address0;
output   A_24_ce0;
input  [23:0] A_24_q0;
output  [7:0] A_25_address0;
output   A_25_ce0;
input  [23:0] A_25_q0;
output  [7:0] A_26_address0;
output   A_26_ce0;
input  [23:0] A_26_q0;
output  [7:0] A_27_address0;
output   A_27_ce0;
input  [23:0] A_27_q0;
output  [7:0] A_28_address0;
output   A_28_ce0;
input  [23:0] A_28_q0;
output  [7:0] A_29_address0;
output   A_29_ce0;
input  [23:0] A_29_q0;
output  [7:0] A_30_address0;
output   A_30_ce0;
input  [23:0] A_30_q0;
output  [7:0] A_31_address0;
output   A_31_ce0;
input  [23:0] A_31_q0;
output  [7:0] A_32_address0;
output   A_32_ce0;
input  [23:0] A_32_q0;
output  [7:0] A_49_address0;
output   A_49_ce0;
input  [23:0] A_49_q0;
output  [7:0] A_50_address0;
output   A_50_ce0;
input  [23:0] A_50_q0;
output  [7:0] A_51_address0;
output   A_51_ce0;
input  [23:0] A_51_q0;
output  [7:0] A_52_address0;
output   A_52_ce0;
input  [23:0] A_52_q0;
output  [7:0] A_53_address0;
output   A_53_ce0;
input  [23:0] A_53_q0;
output  [7:0] A_54_address0;
output   A_54_ce0;
input  [23:0] A_54_q0;
output  [7:0] A_55_address0;
output   A_55_ce0;
input  [23:0] A_55_q0;
output  [7:0] A_56_address0;
output   A_56_ce0;
input  [23:0] A_56_q0;
output  [7:0] A_57_address0;
output   A_57_ce0;
input  [23:0] A_57_q0;
output  [7:0] A_58_address0;
output   A_58_ce0;
input  [23:0] A_58_q0;
output  [7:0] A_59_address0;
output   A_59_ce0;
input  [23:0] A_59_q0;
output  [7:0] A_60_address0;
output   A_60_ce0;
input  [23:0] A_60_q0;
output  [7:0] A_61_address0;
output   A_61_ce0;
input  [23:0] A_61_q0;
output  [7:0] A_62_address0;
output   A_62_ce0;
input  [23:0] A_62_q0;
output  [7:0] A_63_address0;
output   A_63_ce0;
input  [23:0] A_63_q0;
output  [7:0] A_64_address0;
output   A_64_ce0;
input  [23:0] A_64_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_627_fu_596_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln124_fu_577_p2;
reg   [0:0] icmp_ln124_reg_1906;
reg   [0:0] tmp_627_reg_1926;
wire   [63:0] zext_ln124_fu_632_p1;
reg   [63:0] zext_ln124_reg_1930;
wire  signed [23:0] select_ln124_fu_651_p3;
reg  signed [23:0] select_ln124_reg_2122;
wire  signed [23:0] select_ln124_3_fu_658_p3;
reg  signed [23:0] select_ln124_3_reg_2128;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_34_fu_134;
wire   [23:0] select_ln124_47_fu_1874_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [6:0] j_fu_138;
wire   [6:0] add_ln121_fu_640_p2;
reg   [6:0] ap_sig_allocacmp_j_3;
wire    ap_block_pp0_stage0_01001;
reg    A_17_ce0_local;
reg    A_49_ce0_local;
reg    A_18_ce0_local;
reg    A_50_ce0_local;
reg    A_19_ce0_local;
reg    A_51_ce0_local;
reg    A_20_ce0_local;
reg    A_52_ce0_local;
reg    A_21_ce0_local;
reg    A_53_ce0_local;
reg    A_22_ce0_local;
reg    A_54_ce0_local;
reg    A_23_ce0_local;
reg    A_55_ce0_local;
reg    A_24_ce0_local;
reg    A_56_ce0_local;
reg    A_25_ce0_local;
reg    A_57_ce0_local;
reg    A_26_ce0_local;
reg    A_58_ce0_local;
reg    A_27_ce0_local;
reg    A_59_ce0_local;
reg    A_28_ce0_local;
reg    A_60_ce0_local;
reg    A_29_ce0_local;
reg    A_61_ce0_local;
reg    A_30_ce0_local;
reg    A_62_ce0_local;
reg    A_31_ce0_local;
reg    A_63_ce0_local;
reg    A_32_ce0_local;
reg    A_64_ce0_local;
wire   [5:0] tmp_628_fu_614_p4;
wire   [1:0] lshr_ln121_1_fu_604_p4;
wire   [7:0] tmp_s_fu_624_p3;
wire  signed [23:0] sext_ln124_fu_668_p0;
wire  signed [23:0] add_ln124_fu_675_p1;
wire  signed [24:0] sext_ln124_1_fu_672_p1;
wire  signed [24:0] sext_ln124_fu_668_p1;
wire   [24:0] add_ln124_1_fu_680_p2;
wire   [23:0] add_ln124_fu_675_p2;
wire   [0:0] tmp_629_fu_686_p3;
wire   [0:0] tmp_630_fu_694_p3;
wire   [0:0] xor_ln124_fu_702_p2;
wire   [0:0] and_ln124_fu_708_p2;
wire   [0:0] xor_ln124_1_fu_714_p2;
wire   [23:0] select_ln124_1_fu_720_p3;
wire  signed [23:0] select_ln124_2_fu_728_p3;
wire  signed [24:0] sext_ln124_2_fu_736_p1;
wire  signed [24:0] sext_ln124_3_fu_740_p1;
wire   [24:0] add_ln124_3_fu_748_p2;
wire   [23:0] add_ln124_2_fu_743_p2;
wire   [0:0] tmp_631_fu_754_p3;
wire   [0:0] tmp_632_fu_762_p3;
wire   [0:0] xor_ln124_2_fu_770_p2;
wire   [0:0] and_ln124_1_fu_776_p2;
wire   [0:0] xor_ln124_3_fu_782_p2;
wire   [23:0] select_ln124_4_fu_788_p3;
wire  signed [23:0] select_ln124_5_fu_796_p3;
wire  signed [23:0] select_ln124_6_fu_808_p3;
wire  signed [24:0] sext_ln124_4_fu_804_p1;
wire  signed [24:0] sext_ln124_5_fu_815_p1;
wire   [24:0] add_ln124_5_fu_825_p2;
wire   [23:0] add_ln124_4_fu_819_p2;
wire   [0:0] tmp_633_fu_831_p3;
wire   [0:0] tmp_634_fu_839_p3;
wire   [0:0] xor_ln124_4_fu_847_p2;
wire   [0:0] and_ln124_2_fu_853_p2;
wire   [0:0] xor_ln124_5_fu_859_p2;
wire   [23:0] select_ln124_7_fu_865_p3;
wire  signed [23:0] select_ln124_8_fu_873_p3;
wire  signed [23:0] select_ln124_9_fu_885_p3;
wire  signed [24:0] sext_ln124_6_fu_881_p1;
wire  signed [24:0] sext_ln124_7_fu_892_p1;
wire   [24:0] add_ln124_7_fu_902_p2;
wire   [23:0] add_ln124_6_fu_896_p2;
wire   [0:0] tmp_635_fu_908_p3;
wire   [0:0] tmp_636_fu_916_p3;
wire   [0:0] xor_ln124_6_fu_924_p2;
wire   [0:0] and_ln124_3_fu_930_p2;
wire   [0:0] xor_ln124_7_fu_936_p2;
wire   [23:0] select_ln124_10_fu_942_p3;
wire  signed [23:0] select_ln124_11_fu_950_p3;
wire  signed [23:0] select_ln124_12_fu_962_p3;
wire  signed [24:0] sext_ln124_8_fu_958_p1;
wire  signed [24:0] sext_ln124_9_fu_969_p1;
wire   [24:0] add_ln124_9_fu_979_p2;
wire   [23:0] add_ln124_8_fu_973_p2;
wire   [0:0] tmp_637_fu_985_p3;
wire   [0:0] tmp_638_fu_993_p3;
wire   [0:0] xor_ln124_8_fu_1001_p2;
wire   [0:0] and_ln124_4_fu_1007_p2;
wire   [0:0] xor_ln124_9_fu_1013_p2;
wire   [23:0] select_ln124_13_fu_1019_p3;
wire  signed [23:0] select_ln124_14_fu_1027_p3;
wire  signed [23:0] select_ln124_15_fu_1039_p3;
wire  signed [24:0] sext_ln124_10_fu_1035_p1;
wire  signed [24:0] sext_ln124_11_fu_1046_p1;
wire   [24:0] add_ln124_11_fu_1056_p2;
wire   [23:0] add_ln124_10_fu_1050_p2;
wire   [0:0] tmp_639_fu_1062_p3;
wire   [0:0] tmp_640_fu_1070_p3;
wire   [0:0] xor_ln124_10_fu_1078_p2;
wire   [0:0] and_ln124_5_fu_1084_p2;
wire   [0:0] xor_ln124_11_fu_1090_p2;
wire   [23:0] select_ln124_16_fu_1096_p3;
wire  signed [23:0] select_ln124_17_fu_1104_p3;
wire  signed [23:0] select_ln124_18_fu_1116_p3;
wire  signed [24:0] sext_ln124_12_fu_1112_p1;
wire  signed [24:0] sext_ln124_13_fu_1123_p1;
wire   [24:0] add_ln124_13_fu_1133_p2;
wire   [23:0] add_ln124_12_fu_1127_p2;
wire   [0:0] tmp_641_fu_1139_p3;
wire   [0:0] tmp_642_fu_1147_p3;
wire   [0:0] xor_ln124_12_fu_1155_p2;
wire   [0:0] and_ln124_6_fu_1161_p2;
wire   [0:0] xor_ln124_13_fu_1167_p2;
wire   [23:0] select_ln124_19_fu_1173_p3;
wire  signed [23:0] select_ln124_20_fu_1181_p3;
wire  signed [23:0] select_ln124_21_fu_1193_p3;
wire  signed [24:0] sext_ln124_14_fu_1189_p1;
wire  signed [24:0] sext_ln124_15_fu_1200_p1;
wire   [24:0] add_ln124_15_fu_1210_p2;
wire   [23:0] add_ln124_14_fu_1204_p2;
wire   [0:0] tmp_643_fu_1216_p3;
wire   [0:0] tmp_644_fu_1224_p3;
wire   [0:0] xor_ln124_14_fu_1232_p2;
wire   [0:0] and_ln124_7_fu_1238_p2;
wire   [0:0] xor_ln124_15_fu_1244_p2;
wire   [23:0] select_ln124_22_fu_1250_p3;
wire  signed [23:0] select_ln124_23_fu_1258_p3;
wire  signed [23:0] select_ln124_24_fu_1270_p3;
wire  signed [24:0] sext_ln124_16_fu_1266_p1;
wire  signed [24:0] sext_ln124_17_fu_1277_p1;
wire   [24:0] add_ln124_17_fu_1287_p2;
wire   [23:0] add_ln124_16_fu_1281_p2;
wire   [0:0] tmp_645_fu_1293_p3;
wire   [0:0] tmp_646_fu_1301_p3;
wire   [0:0] xor_ln124_16_fu_1309_p2;
wire   [0:0] and_ln124_8_fu_1315_p2;
wire   [0:0] xor_ln124_17_fu_1321_p2;
wire   [23:0] select_ln124_25_fu_1327_p3;
wire  signed [23:0] select_ln124_26_fu_1335_p3;
wire  signed [23:0] select_ln124_27_fu_1347_p3;
wire  signed [24:0] sext_ln124_18_fu_1343_p1;
wire  signed [24:0] sext_ln124_19_fu_1354_p1;
wire   [24:0] add_ln124_19_fu_1364_p2;
wire   [23:0] add_ln124_18_fu_1358_p2;
wire   [0:0] tmp_647_fu_1370_p3;
wire   [0:0] tmp_648_fu_1378_p3;
wire   [0:0] xor_ln124_18_fu_1386_p2;
wire   [0:0] and_ln124_9_fu_1392_p2;
wire   [0:0] xor_ln124_19_fu_1398_p2;
wire   [23:0] select_ln124_28_fu_1404_p3;
wire  signed [23:0] select_ln124_29_fu_1412_p3;
wire  signed [23:0] select_ln124_30_fu_1424_p3;
wire  signed [24:0] sext_ln124_20_fu_1420_p1;
wire  signed [24:0] sext_ln124_21_fu_1431_p1;
wire   [24:0] add_ln124_21_fu_1441_p2;
wire   [23:0] add_ln124_20_fu_1435_p2;
wire   [0:0] tmp_649_fu_1447_p3;
wire   [0:0] tmp_650_fu_1455_p3;
wire   [0:0] xor_ln124_20_fu_1463_p2;
wire   [0:0] and_ln124_10_fu_1469_p2;
wire   [0:0] xor_ln124_21_fu_1475_p2;
wire   [23:0] select_ln124_31_fu_1481_p3;
wire  signed [23:0] select_ln124_32_fu_1489_p3;
wire  signed [23:0] select_ln124_33_fu_1501_p3;
wire  signed [24:0] sext_ln124_22_fu_1497_p1;
wire  signed [24:0] sext_ln124_23_fu_1508_p1;
wire   [24:0] add_ln124_23_fu_1518_p2;
wire   [23:0] add_ln124_22_fu_1512_p2;
wire   [0:0] tmp_651_fu_1524_p3;
wire   [0:0] tmp_652_fu_1532_p3;
wire   [0:0] xor_ln124_22_fu_1540_p2;
wire   [0:0] and_ln124_11_fu_1546_p2;
wire   [0:0] xor_ln124_23_fu_1552_p2;
wire   [23:0] select_ln124_34_fu_1558_p3;
wire  signed [23:0] select_ln124_35_fu_1566_p3;
wire  signed [23:0] select_ln124_36_fu_1578_p3;
wire  signed [24:0] sext_ln124_24_fu_1574_p1;
wire  signed [24:0] sext_ln124_25_fu_1585_p1;
wire   [24:0] add_ln124_25_fu_1595_p2;
wire   [23:0] add_ln124_24_fu_1589_p2;
wire   [0:0] tmp_653_fu_1601_p3;
wire   [0:0] tmp_654_fu_1609_p3;
wire   [0:0] xor_ln124_24_fu_1617_p2;
wire   [0:0] and_ln124_12_fu_1623_p2;
wire   [0:0] xor_ln124_25_fu_1629_p2;
wire   [23:0] select_ln124_37_fu_1635_p3;
wire  signed [23:0] select_ln124_38_fu_1643_p3;
wire  signed [23:0] select_ln124_39_fu_1655_p3;
wire  signed [24:0] sext_ln124_26_fu_1651_p1;
wire  signed [24:0] sext_ln124_27_fu_1662_p1;
wire   [24:0] add_ln124_27_fu_1672_p2;
wire   [23:0] add_ln124_26_fu_1666_p2;
wire   [0:0] tmp_655_fu_1678_p3;
wire   [0:0] tmp_656_fu_1686_p3;
wire   [0:0] xor_ln124_26_fu_1694_p2;
wire   [0:0] and_ln124_13_fu_1700_p2;
wire   [0:0] xor_ln124_27_fu_1706_p2;
wire   [23:0] select_ln124_40_fu_1712_p3;
wire  signed [23:0] select_ln124_41_fu_1720_p3;
wire  signed [23:0] select_ln124_42_fu_1732_p3;
wire  signed [24:0] sext_ln124_28_fu_1728_p1;
wire  signed [24:0] sext_ln124_29_fu_1739_p1;
wire   [24:0] add_ln124_29_fu_1749_p2;
wire   [23:0] add_ln124_28_fu_1743_p2;
wire   [0:0] tmp_657_fu_1755_p3;
wire   [0:0] tmp_658_fu_1763_p3;
wire   [0:0] xor_ln124_28_fu_1771_p2;
wire   [0:0] and_ln124_14_fu_1777_p2;
wire   [0:0] xor_ln124_29_fu_1783_p2;
wire   [23:0] select_ln124_43_fu_1789_p3;
wire  signed [23:0] select_ln124_44_fu_1797_p3;
wire  signed [23:0] select_ln124_45_fu_1809_p3;
wire  signed [24:0] sext_ln124_30_fu_1805_p1;
wire  signed [24:0] sext_ln124_31_fu_1816_p1;
wire   [24:0] add_ln124_31_fu_1826_p2;
wire   [23:0] add_ln124_30_fu_1820_p2;
wire   [0:0] tmp_659_fu_1832_p3;
wire   [0:0] tmp_660_fu_1840_p3;
wire   [0:0] xor_ln124_30_fu_1848_p2;
wire   [0:0] and_ln124_15_fu_1854_p2;
wire   [0:0] xor_ln124_31_fu_1860_p2;
wire   [23:0] select_ln124_46_fu_1866_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 empty_34_fu_134 = 24'd0;
#0 j_fu_138 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_34_fu_134 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_34_fu_134 <= select_ln124_47_fu_1874_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_627_fu_596_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_138 <= add_ln121_fu_640_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_138 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln124_reg_1906 <= icmp_ln124_fu_577_p2;
        select_ln124_3_reg_2128 <= select_ln124_3_fu_658_p3;
        select_ln124_reg_2122 <= select_ln124_fu_651_p3;
        tmp_627_reg_1926 <= ap_sig_allocacmp_j_3[32'd6];
        zext_ln124_reg_1930[7 : 0] <= zext_ln124_fu_632_p1[7 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_17_ce0_local = 1'b1;
    end else begin
        A_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_18_ce0_local = 1'b1;
    end else begin
        A_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_19_ce0_local = 1'b1;
    end else begin
        A_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_20_ce0_local = 1'b1;
    end else begin
        A_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_21_ce0_local = 1'b1;
    end else begin
        A_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_22_ce0_local = 1'b1;
    end else begin
        A_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_23_ce0_local = 1'b1;
    end else begin
        A_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_24_ce0_local = 1'b1;
    end else begin
        A_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_25_ce0_local = 1'b1;
    end else begin
        A_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_26_ce0_local = 1'b1;
    end else begin
        A_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_27_ce0_local = 1'b1;
    end else begin
        A_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_28_ce0_local = 1'b1;
    end else begin
        A_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_29_ce0_local = 1'b1;
    end else begin
        A_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_30_ce0_local = 1'b1;
    end else begin
        A_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_31_ce0_local = 1'b1;
    end else begin
        A_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_32_ce0_local = 1'b1;
    end else begin
        A_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_49_ce0_local = 1'b1;
    end else begin
        A_49_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_50_ce0_local = 1'b1;
    end else begin
        A_50_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_51_ce0_local = 1'b1;
    end else begin
        A_51_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_52_ce0_local = 1'b1;
    end else begin
        A_52_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_53_ce0_local = 1'b1;
    end else begin
        A_53_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_54_ce0_local = 1'b1;
    end else begin
        A_54_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_55_ce0_local = 1'b1;
    end else begin
        A_55_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_56_ce0_local = 1'b1;
    end else begin
        A_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_57_ce0_local = 1'b1;
    end else begin
        A_57_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_58_ce0_local = 1'b1;
    end else begin
        A_58_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_59_ce0_local = 1'b1;
    end else begin
        A_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_60_ce0_local = 1'b1;
    end else begin
        A_60_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_61_ce0_local = 1'b1;
    end else begin
        A_61_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_62_ce0_local = 1'b1;
    end else begin
        A_62_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_63_ce0_local = 1'b1;
    end else begin
        A_63_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_64_ce0_local = 1'b1;
    end else begin
        A_64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_627_fu_596_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_3 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_3 = j_fu_138;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_627_reg_1926 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_17_address0 = zext_ln124_fu_632_p1;

assign A_17_ce0 = A_17_ce0_local;

assign A_18_address0 = zext_ln124_fu_632_p1;

assign A_18_ce0 = A_18_ce0_local;

assign A_19_address0 = zext_ln124_reg_1930;

assign A_19_ce0 = A_19_ce0_local;

assign A_20_address0 = zext_ln124_reg_1930;

assign A_20_ce0 = A_20_ce0_local;

assign A_21_address0 = zext_ln124_reg_1930;

assign A_21_ce0 = A_21_ce0_local;

assign A_22_address0 = zext_ln124_reg_1930;

assign A_22_ce0 = A_22_ce0_local;

assign A_23_address0 = zext_ln124_reg_1930;

assign A_23_ce0 = A_23_ce0_local;

assign A_24_address0 = zext_ln124_reg_1930;

assign A_24_ce0 = A_24_ce0_local;

assign A_25_address0 = zext_ln124_reg_1930;

assign A_25_ce0 = A_25_ce0_local;

assign A_26_address0 = zext_ln124_reg_1930;

assign A_26_ce0 = A_26_ce0_local;

assign A_27_address0 = zext_ln124_reg_1930;

assign A_27_ce0 = A_27_ce0_local;

assign A_28_address0 = zext_ln124_reg_1930;

assign A_28_ce0 = A_28_ce0_local;

assign A_29_address0 = zext_ln124_reg_1930;

assign A_29_ce0 = A_29_ce0_local;

assign A_30_address0 = zext_ln124_reg_1930;

assign A_30_ce0 = A_30_ce0_local;

assign A_31_address0 = zext_ln124_reg_1930;

assign A_31_ce0 = A_31_ce0_local;

assign A_32_address0 = zext_ln124_reg_1930;

assign A_32_ce0 = A_32_ce0_local;

assign A_49_address0 = zext_ln124_fu_632_p1;

assign A_49_ce0 = A_49_ce0_local;

assign A_50_address0 = zext_ln124_fu_632_p1;

assign A_50_ce0 = A_50_ce0_local;

assign A_51_address0 = zext_ln124_reg_1930;

assign A_51_ce0 = A_51_ce0_local;

assign A_52_address0 = zext_ln124_reg_1930;

assign A_52_ce0 = A_52_ce0_local;

assign A_53_address0 = zext_ln124_reg_1930;

assign A_53_ce0 = A_53_ce0_local;

assign A_54_address0 = zext_ln124_reg_1930;

assign A_54_ce0 = A_54_ce0_local;

assign A_55_address0 = zext_ln124_reg_1930;

assign A_55_ce0 = A_55_ce0_local;

assign A_56_address0 = zext_ln124_reg_1930;

assign A_56_ce0 = A_56_ce0_local;

assign A_57_address0 = zext_ln124_reg_1930;

assign A_57_ce0 = A_57_ce0_local;

assign A_58_address0 = zext_ln124_reg_1930;

assign A_58_ce0 = A_58_ce0_local;

assign A_59_address0 = zext_ln124_reg_1930;

assign A_59_ce0 = A_59_ce0_local;

assign A_60_address0 = zext_ln124_reg_1930;

assign A_60_ce0 = A_60_ce0_local;

assign A_61_address0 = zext_ln124_reg_1930;

assign A_61_ce0 = A_61_ce0_local;

assign A_62_address0 = zext_ln124_reg_1930;

assign A_62_ce0 = A_62_ce0_local;

assign A_63_address0 = zext_ln124_reg_1930;

assign A_63_ce0 = A_63_ce0_local;

assign A_64_address0 = zext_ln124_reg_1930;

assign A_64_ce0 = A_64_ce0_local;

assign add_ln121_fu_640_p2 = (ap_sig_allocacmp_j_3 + 7'd16);

assign add_ln124_10_fu_1050_p2 = ($signed(select_ln124_14_fu_1027_p3) + $signed(select_ln124_15_fu_1039_p3));

assign add_ln124_11_fu_1056_p2 = ($signed(sext_ln124_10_fu_1035_p1) + $signed(sext_ln124_11_fu_1046_p1));

assign add_ln124_12_fu_1127_p2 = ($signed(select_ln124_17_fu_1104_p3) + $signed(select_ln124_18_fu_1116_p3));

assign add_ln124_13_fu_1133_p2 = ($signed(sext_ln124_12_fu_1112_p1) + $signed(sext_ln124_13_fu_1123_p1));

assign add_ln124_14_fu_1204_p2 = ($signed(select_ln124_20_fu_1181_p3) + $signed(select_ln124_21_fu_1193_p3));

assign add_ln124_15_fu_1210_p2 = ($signed(sext_ln124_14_fu_1189_p1) + $signed(sext_ln124_15_fu_1200_p1));

assign add_ln124_16_fu_1281_p2 = ($signed(select_ln124_23_fu_1258_p3) + $signed(select_ln124_24_fu_1270_p3));

assign add_ln124_17_fu_1287_p2 = ($signed(sext_ln124_16_fu_1266_p1) + $signed(sext_ln124_17_fu_1277_p1));

assign add_ln124_18_fu_1358_p2 = ($signed(select_ln124_26_fu_1335_p3) + $signed(select_ln124_27_fu_1347_p3));

assign add_ln124_19_fu_1364_p2 = ($signed(sext_ln124_18_fu_1343_p1) + $signed(sext_ln124_19_fu_1354_p1));

assign add_ln124_1_fu_680_p2 = ($signed(sext_ln124_1_fu_672_p1) + $signed(sext_ln124_fu_668_p1));

assign add_ln124_20_fu_1435_p2 = ($signed(select_ln124_29_fu_1412_p3) + $signed(select_ln124_30_fu_1424_p3));

assign add_ln124_21_fu_1441_p2 = ($signed(sext_ln124_20_fu_1420_p1) + $signed(sext_ln124_21_fu_1431_p1));

assign add_ln124_22_fu_1512_p2 = ($signed(select_ln124_32_fu_1489_p3) + $signed(select_ln124_33_fu_1501_p3));

assign add_ln124_23_fu_1518_p2 = ($signed(sext_ln124_22_fu_1497_p1) + $signed(sext_ln124_23_fu_1508_p1));

assign add_ln124_24_fu_1589_p2 = ($signed(select_ln124_35_fu_1566_p3) + $signed(select_ln124_36_fu_1578_p3));

assign add_ln124_25_fu_1595_p2 = ($signed(sext_ln124_24_fu_1574_p1) + $signed(sext_ln124_25_fu_1585_p1));

assign add_ln124_26_fu_1666_p2 = ($signed(select_ln124_38_fu_1643_p3) + $signed(select_ln124_39_fu_1655_p3));

assign add_ln124_27_fu_1672_p2 = ($signed(sext_ln124_26_fu_1651_p1) + $signed(sext_ln124_27_fu_1662_p1));

assign add_ln124_28_fu_1743_p2 = ($signed(select_ln124_41_fu_1720_p3) + $signed(select_ln124_42_fu_1732_p3));

assign add_ln124_29_fu_1749_p2 = ($signed(sext_ln124_28_fu_1728_p1) + $signed(sext_ln124_29_fu_1739_p1));

assign add_ln124_2_fu_743_p2 = ($signed(select_ln124_2_fu_728_p3) + $signed(select_ln124_3_reg_2128));

assign add_ln124_30_fu_1820_p2 = ($signed(select_ln124_44_fu_1797_p3) + $signed(select_ln124_45_fu_1809_p3));

assign add_ln124_31_fu_1826_p2 = ($signed(sext_ln124_30_fu_1805_p1) + $signed(sext_ln124_31_fu_1816_p1));

assign add_ln124_3_fu_748_p2 = ($signed(sext_ln124_2_fu_736_p1) + $signed(sext_ln124_3_fu_740_p1));

assign add_ln124_4_fu_819_p2 = ($signed(select_ln124_5_fu_796_p3) + $signed(select_ln124_6_fu_808_p3));

assign add_ln124_5_fu_825_p2 = ($signed(sext_ln124_4_fu_804_p1) + $signed(sext_ln124_5_fu_815_p1));

assign add_ln124_6_fu_896_p2 = ($signed(select_ln124_8_fu_873_p3) + $signed(select_ln124_9_fu_885_p3));

assign add_ln124_7_fu_902_p2 = ($signed(sext_ln124_6_fu_881_p1) + $signed(sext_ln124_7_fu_892_p1));

assign add_ln124_8_fu_973_p2 = ($signed(select_ln124_11_fu_950_p3) + $signed(select_ln124_12_fu_962_p3));

assign add_ln124_9_fu_979_p2 = ($signed(sext_ln124_8_fu_958_p1) + $signed(sext_ln124_9_fu_969_p1));

assign add_ln124_fu_675_p1 = empty_34_fu_134;

assign add_ln124_fu_675_p2 = ($signed(select_ln124_reg_2122) + $signed(add_ln124_fu_675_p1));

assign and_ln124_10_fu_1469_p2 = (xor_ln124_20_fu_1463_p2 & tmp_650_fu_1455_p3);

assign and_ln124_11_fu_1546_p2 = (xor_ln124_22_fu_1540_p2 & tmp_652_fu_1532_p3);

assign and_ln124_12_fu_1623_p2 = (xor_ln124_24_fu_1617_p2 & tmp_654_fu_1609_p3);

assign and_ln124_13_fu_1700_p2 = (xor_ln124_26_fu_1694_p2 & tmp_656_fu_1686_p3);

assign and_ln124_14_fu_1777_p2 = (xor_ln124_28_fu_1771_p2 & tmp_658_fu_1763_p3);

assign and_ln124_15_fu_1854_p2 = (xor_ln124_30_fu_1848_p2 & tmp_660_fu_1840_p3);

assign and_ln124_1_fu_776_p2 = (xor_ln124_2_fu_770_p2 & tmp_632_fu_762_p3);

assign and_ln124_2_fu_853_p2 = (xor_ln124_4_fu_847_p2 & tmp_634_fu_839_p3);

assign and_ln124_3_fu_930_p2 = (xor_ln124_6_fu_924_p2 & tmp_636_fu_916_p3);

assign and_ln124_4_fu_1007_p2 = (xor_ln124_8_fu_1001_p2 & tmp_638_fu_993_p3);

assign and_ln124_5_fu_1084_p2 = (xor_ln124_10_fu_1078_p2 & tmp_640_fu_1070_p3);

assign and_ln124_6_fu_1161_p2 = (xor_ln124_12_fu_1155_p2 & tmp_642_fu_1147_p3);

assign and_ln124_7_fu_1238_p2 = (xor_ln124_14_fu_1232_p2 & tmp_644_fu_1224_p3);

assign and_ln124_8_fu_1315_p2 = (xor_ln124_16_fu_1309_p2 & tmp_646_fu_1301_p3);

assign and_ln124_9_fu_1392_p2 = (xor_ln124_18_fu_1386_p2 & tmp_648_fu_1378_p3);

assign and_ln124_fu_708_p2 = (xor_ln124_fu_702_p2 & tmp_630_fu_694_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln124_fu_577_p2 = ((empty != 2'd0) ? 1'b1 : 1'b0);

assign lshr_ln121_1_fu_604_p4 = {{ap_sig_allocacmp_j_3[5:4]}};

assign p_out = empty_34_fu_134;

assign select_ln124_10_fu_942_p3 = ((and_ln124_3_fu_930_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_11_fu_950_p3 = ((xor_ln124_7_fu_936_p2[0:0] == 1'b1) ? select_ln124_10_fu_942_p3 : add_ln124_6_fu_896_p2);

assign select_ln124_12_fu_962_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_53_q0 : A_21_q0);

assign select_ln124_13_fu_1019_p3 = ((and_ln124_4_fu_1007_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_14_fu_1027_p3 = ((xor_ln124_9_fu_1013_p2[0:0] == 1'b1) ? select_ln124_13_fu_1019_p3 : add_ln124_8_fu_973_p2);

assign select_ln124_15_fu_1039_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_54_q0 : A_22_q0);

assign select_ln124_16_fu_1096_p3 = ((and_ln124_5_fu_1084_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_17_fu_1104_p3 = ((xor_ln124_11_fu_1090_p2[0:0] == 1'b1) ? select_ln124_16_fu_1096_p3 : add_ln124_10_fu_1050_p2);

assign select_ln124_18_fu_1116_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_55_q0 : A_23_q0);

assign select_ln124_19_fu_1173_p3 = ((and_ln124_6_fu_1161_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_1_fu_720_p3 = ((and_ln124_fu_708_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_20_fu_1181_p3 = ((xor_ln124_13_fu_1167_p2[0:0] == 1'b1) ? select_ln124_19_fu_1173_p3 : add_ln124_12_fu_1127_p2);

assign select_ln124_21_fu_1193_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_56_q0 : A_24_q0);

assign select_ln124_22_fu_1250_p3 = ((and_ln124_7_fu_1238_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_23_fu_1258_p3 = ((xor_ln124_15_fu_1244_p2[0:0] == 1'b1) ? select_ln124_22_fu_1250_p3 : add_ln124_14_fu_1204_p2);

assign select_ln124_24_fu_1270_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_57_q0 : A_25_q0);

assign select_ln124_25_fu_1327_p3 = ((and_ln124_8_fu_1315_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_26_fu_1335_p3 = ((xor_ln124_17_fu_1321_p2[0:0] == 1'b1) ? select_ln124_25_fu_1327_p3 : add_ln124_16_fu_1281_p2);

assign select_ln124_27_fu_1347_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_58_q0 : A_26_q0);

assign select_ln124_28_fu_1404_p3 = ((and_ln124_9_fu_1392_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_29_fu_1412_p3 = ((xor_ln124_19_fu_1398_p2[0:0] == 1'b1) ? select_ln124_28_fu_1404_p3 : add_ln124_18_fu_1358_p2);

assign select_ln124_2_fu_728_p3 = ((xor_ln124_1_fu_714_p2[0:0] == 1'b1) ? select_ln124_1_fu_720_p3 : add_ln124_fu_675_p2);

assign select_ln124_30_fu_1424_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_59_q0 : A_27_q0);

assign select_ln124_31_fu_1481_p3 = ((and_ln124_10_fu_1469_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_32_fu_1489_p3 = ((xor_ln124_21_fu_1475_p2[0:0] == 1'b1) ? select_ln124_31_fu_1481_p3 : add_ln124_20_fu_1435_p2);

assign select_ln124_33_fu_1501_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_60_q0 : A_28_q0);

assign select_ln124_34_fu_1558_p3 = ((and_ln124_11_fu_1546_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_35_fu_1566_p3 = ((xor_ln124_23_fu_1552_p2[0:0] == 1'b1) ? select_ln124_34_fu_1558_p3 : add_ln124_22_fu_1512_p2);

assign select_ln124_36_fu_1578_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_61_q0 : A_29_q0);

assign select_ln124_37_fu_1635_p3 = ((and_ln124_12_fu_1623_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_38_fu_1643_p3 = ((xor_ln124_25_fu_1629_p2[0:0] == 1'b1) ? select_ln124_37_fu_1635_p3 : add_ln124_24_fu_1589_p2);

assign select_ln124_39_fu_1655_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_62_q0 : A_30_q0);

assign select_ln124_3_fu_658_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_50_q0 : A_18_q0);

assign select_ln124_40_fu_1712_p3 = ((and_ln124_13_fu_1700_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_41_fu_1720_p3 = ((xor_ln124_27_fu_1706_p2[0:0] == 1'b1) ? select_ln124_40_fu_1712_p3 : add_ln124_26_fu_1666_p2);

assign select_ln124_42_fu_1732_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_63_q0 : A_31_q0);

assign select_ln124_43_fu_1789_p3 = ((and_ln124_14_fu_1777_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_44_fu_1797_p3 = ((xor_ln124_29_fu_1783_p2[0:0] == 1'b1) ? select_ln124_43_fu_1789_p3 : add_ln124_28_fu_1743_p2);

assign select_ln124_45_fu_1809_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_64_q0 : A_32_q0);

assign select_ln124_46_fu_1866_p3 = ((and_ln124_15_fu_1854_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_47_fu_1874_p3 = ((xor_ln124_31_fu_1860_p2[0:0] == 1'b1) ? select_ln124_46_fu_1866_p3 : add_ln124_30_fu_1820_p2);

assign select_ln124_4_fu_788_p3 = ((and_ln124_1_fu_776_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_5_fu_796_p3 = ((xor_ln124_3_fu_782_p2[0:0] == 1'b1) ? select_ln124_4_fu_788_p3 : add_ln124_2_fu_743_p2);

assign select_ln124_6_fu_808_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_51_q0 : A_19_q0);

assign select_ln124_7_fu_865_p3 = ((and_ln124_2_fu_853_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_8_fu_873_p3 = ((xor_ln124_5_fu_859_p2[0:0] == 1'b1) ? select_ln124_7_fu_865_p3 : add_ln124_4_fu_819_p2);

assign select_ln124_9_fu_885_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_52_q0 : A_20_q0);

assign select_ln124_fu_651_p3 = ((icmp_ln124_reg_1906[0:0] == 1'b1) ? A_49_q0 : A_17_q0);

assign sext_ln124_10_fu_1035_p1 = select_ln124_14_fu_1027_p3;

assign sext_ln124_11_fu_1046_p1 = select_ln124_15_fu_1039_p3;

assign sext_ln124_12_fu_1112_p1 = select_ln124_17_fu_1104_p3;

assign sext_ln124_13_fu_1123_p1 = select_ln124_18_fu_1116_p3;

assign sext_ln124_14_fu_1189_p1 = select_ln124_20_fu_1181_p3;

assign sext_ln124_15_fu_1200_p1 = select_ln124_21_fu_1193_p3;

assign sext_ln124_16_fu_1266_p1 = select_ln124_23_fu_1258_p3;

assign sext_ln124_17_fu_1277_p1 = select_ln124_24_fu_1270_p3;

assign sext_ln124_18_fu_1343_p1 = select_ln124_26_fu_1335_p3;

assign sext_ln124_19_fu_1354_p1 = select_ln124_27_fu_1347_p3;

assign sext_ln124_1_fu_672_p1 = select_ln124_reg_2122;

assign sext_ln124_20_fu_1420_p1 = select_ln124_29_fu_1412_p3;

assign sext_ln124_21_fu_1431_p1 = select_ln124_30_fu_1424_p3;

assign sext_ln124_22_fu_1497_p1 = select_ln124_32_fu_1489_p3;

assign sext_ln124_23_fu_1508_p1 = select_ln124_33_fu_1501_p3;

assign sext_ln124_24_fu_1574_p1 = select_ln124_35_fu_1566_p3;

assign sext_ln124_25_fu_1585_p1 = select_ln124_36_fu_1578_p3;

assign sext_ln124_26_fu_1651_p1 = select_ln124_38_fu_1643_p3;

assign sext_ln124_27_fu_1662_p1 = select_ln124_39_fu_1655_p3;

assign sext_ln124_28_fu_1728_p1 = select_ln124_41_fu_1720_p3;

assign sext_ln124_29_fu_1739_p1 = select_ln124_42_fu_1732_p3;

assign sext_ln124_2_fu_736_p1 = select_ln124_2_fu_728_p3;

assign sext_ln124_30_fu_1805_p1 = select_ln124_44_fu_1797_p3;

assign sext_ln124_31_fu_1816_p1 = select_ln124_45_fu_1809_p3;

assign sext_ln124_3_fu_740_p1 = select_ln124_3_reg_2128;

assign sext_ln124_4_fu_804_p1 = select_ln124_5_fu_796_p3;

assign sext_ln124_5_fu_815_p1 = select_ln124_6_fu_808_p3;

assign sext_ln124_6_fu_881_p1 = select_ln124_8_fu_873_p3;

assign sext_ln124_7_fu_892_p1 = select_ln124_9_fu_885_p3;

assign sext_ln124_8_fu_958_p1 = select_ln124_11_fu_950_p3;

assign sext_ln124_9_fu_969_p1 = select_ln124_12_fu_962_p3;

assign sext_ln124_fu_668_p0 = empty_34_fu_134;

assign sext_ln124_fu_668_p1 = sext_ln124_fu_668_p0;

assign tmp_627_fu_596_p3 = ap_sig_allocacmp_j_3[32'd6];

assign tmp_628_fu_614_p4 = {{i_1[7:2]}};

assign tmp_629_fu_686_p3 = add_ln124_1_fu_680_p2[32'd24];

assign tmp_630_fu_694_p3 = add_ln124_fu_675_p2[32'd23];

assign tmp_631_fu_754_p3 = add_ln124_3_fu_748_p2[32'd24];

assign tmp_632_fu_762_p3 = add_ln124_2_fu_743_p2[32'd23];

assign tmp_633_fu_831_p3 = add_ln124_5_fu_825_p2[32'd24];

assign tmp_634_fu_839_p3 = add_ln124_4_fu_819_p2[32'd23];

assign tmp_635_fu_908_p3 = add_ln124_7_fu_902_p2[32'd24];

assign tmp_636_fu_916_p3 = add_ln124_6_fu_896_p2[32'd23];

assign tmp_637_fu_985_p3 = add_ln124_9_fu_979_p2[32'd24];

assign tmp_638_fu_993_p3 = add_ln124_8_fu_973_p2[32'd23];

assign tmp_639_fu_1062_p3 = add_ln124_11_fu_1056_p2[32'd24];

assign tmp_640_fu_1070_p3 = add_ln124_10_fu_1050_p2[32'd23];

assign tmp_641_fu_1139_p3 = add_ln124_13_fu_1133_p2[32'd24];

assign tmp_642_fu_1147_p3 = add_ln124_12_fu_1127_p2[32'd23];

assign tmp_643_fu_1216_p3 = add_ln124_15_fu_1210_p2[32'd24];

assign tmp_644_fu_1224_p3 = add_ln124_14_fu_1204_p2[32'd23];

assign tmp_645_fu_1293_p3 = add_ln124_17_fu_1287_p2[32'd24];

assign tmp_646_fu_1301_p3 = add_ln124_16_fu_1281_p2[32'd23];

assign tmp_647_fu_1370_p3 = add_ln124_19_fu_1364_p2[32'd24];

assign tmp_648_fu_1378_p3 = add_ln124_18_fu_1358_p2[32'd23];

assign tmp_649_fu_1447_p3 = add_ln124_21_fu_1441_p2[32'd24];

assign tmp_650_fu_1455_p3 = add_ln124_20_fu_1435_p2[32'd23];

assign tmp_651_fu_1524_p3 = add_ln124_23_fu_1518_p2[32'd24];

assign tmp_652_fu_1532_p3 = add_ln124_22_fu_1512_p2[32'd23];

assign tmp_653_fu_1601_p3 = add_ln124_25_fu_1595_p2[32'd24];

assign tmp_654_fu_1609_p3 = add_ln124_24_fu_1589_p2[32'd23];

assign tmp_655_fu_1678_p3 = add_ln124_27_fu_1672_p2[32'd24];

assign tmp_656_fu_1686_p3 = add_ln124_26_fu_1666_p2[32'd23];

assign tmp_657_fu_1755_p3 = add_ln124_29_fu_1749_p2[32'd24];

assign tmp_658_fu_1763_p3 = add_ln124_28_fu_1743_p2[32'd23];

assign tmp_659_fu_1832_p3 = add_ln124_31_fu_1826_p2[32'd24];

assign tmp_660_fu_1840_p3 = add_ln124_30_fu_1820_p2[32'd23];

assign tmp_s_fu_624_p3 = {{tmp_628_fu_614_p4}, {lshr_ln121_1_fu_604_p4}};

assign xor_ln124_10_fu_1078_p2 = (tmp_639_fu_1062_p3 ^ 1'd1);

assign xor_ln124_11_fu_1090_p2 = (tmp_640_fu_1070_p3 ^ tmp_639_fu_1062_p3);

assign xor_ln124_12_fu_1155_p2 = (tmp_641_fu_1139_p3 ^ 1'd1);

assign xor_ln124_13_fu_1167_p2 = (tmp_642_fu_1147_p3 ^ tmp_641_fu_1139_p3);

assign xor_ln124_14_fu_1232_p2 = (tmp_643_fu_1216_p3 ^ 1'd1);

assign xor_ln124_15_fu_1244_p2 = (tmp_644_fu_1224_p3 ^ tmp_643_fu_1216_p3);

assign xor_ln124_16_fu_1309_p2 = (tmp_645_fu_1293_p3 ^ 1'd1);

assign xor_ln124_17_fu_1321_p2 = (tmp_646_fu_1301_p3 ^ tmp_645_fu_1293_p3);

assign xor_ln124_18_fu_1386_p2 = (tmp_647_fu_1370_p3 ^ 1'd1);

assign xor_ln124_19_fu_1398_p2 = (tmp_648_fu_1378_p3 ^ tmp_647_fu_1370_p3);

assign xor_ln124_1_fu_714_p2 = (tmp_630_fu_694_p3 ^ tmp_629_fu_686_p3);

assign xor_ln124_20_fu_1463_p2 = (tmp_649_fu_1447_p3 ^ 1'd1);

assign xor_ln124_21_fu_1475_p2 = (tmp_650_fu_1455_p3 ^ tmp_649_fu_1447_p3);

assign xor_ln124_22_fu_1540_p2 = (tmp_651_fu_1524_p3 ^ 1'd1);

assign xor_ln124_23_fu_1552_p2 = (tmp_652_fu_1532_p3 ^ tmp_651_fu_1524_p3);

assign xor_ln124_24_fu_1617_p2 = (tmp_653_fu_1601_p3 ^ 1'd1);

assign xor_ln124_25_fu_1629_p2 = (tmp_654_fu_1609_p3 ^ tmp_653_fu_1601_p3);

assign xor_ln124_26_fu_1694_p2 = (tmp_655_fu_1678_p3 ^ 1'd1);

assign xor_ln124_27_fu_1706_p2 = (tmp_656_fu_1686_p3 ^ tmp_655_fu_1678_p3);

assign xor_ln124_28_fu_1771_p2 = (tmp_657_fu_1755_p3 ^ 1'd1);

assign xor_ln124_29_fu_1783_p2 = (tmp_658_fu_1763_p3 ^ tmp_657_fu_1755_p3);

assign xor_ln124_2_fu_770_p2 = (tmp_631_fu_754_p3 ^ 1'd1);

assign xor_ln124_30_fu_1848_p2 = (tmp_659_fu_1832_p3 ^ 1'd1);

assign xor_ln124_31_fu_1860_p2 = (tmp_660_fu_1840_p3 ^ tmp_659_fu_1832_p3);

assign xor_ln124_3_fu_782_p2 = (tmp_632_fu_762_p3 ^ tmp_631_fu_754_p3);

assign xor_ln124_4_fu_847_p2 = (tmp_633_fu_831_p3 ^ 1'd1);

assign xor_ln124_5_fu_859_p2 = (tmp_634_fu_839_p3 ^ tmp_633_fu_831_p3);

assign xor_ln124_6_fu_924_p2 = (tmp_635_fu_908_p3 ^ 1'd1);

assign xor_ln124_7_fu_936_p2 = (tmp_636_fu_916_p3 ^ tmp_635_fu_908_p3);

assign xor_ln124_8_fu_1001_p2 = (tmp_637_fu_985_p3 ^ 1'd1);

assign xor_ln124_9_fu_1013_p2 = (tmp_638_fu_993_p3 ^ tmp_637_fu_985_p3);

assign xor_ln124_fu_702_p2 = (tmp_629_fu_686_p3 ^ 1'd1);

assign zext_ln124_fu_632_p1 = tmp_s_fu_624_p3;

always @ (posedge ap_clk) begin
    zext_ln124_reg_1930[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_51
