INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab7_1_2/lab7_1_2.srcs/sources_1/new/Intra_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_example
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab7_1_2/lab7_1_2.srcs/sim_1/new/intra_example_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intra_example_tb
