Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/pll_90_phase.ip --block-symbol-file --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/pll_90_phase --family="Agilex 7" --part=AGFB014R24B2E2V
Info: pll_90_phase.iopll_0: Able to implement PLL with user settings
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/pll_90_phase.ip --synthesis=VERILOG --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/pll_90_phase --family="Agilex 7" --part=AGFB014R24B2E2V
Info: pll_90_phase.iopll_0: Able to implement PLL with user settings
Info: pll_90_phase: "Transforming system: pll_90_phase"
Info: pll_90_phase: "Naming system components in system: pll_90_phase"
Info: pll_90_phase: "Processing generation queue"
Info: pll_90_phase: "Generating: pll_90_phase"
Info: pll_90_phase: "Generating: pll_90_phase_altera_iopll_1931_jnkqa4y"
Info: pll_90_phase: Done "pll_90_phase" with 2 modules, 7 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in pll_90_phase. No files generated.
Info: Finished: Generate IP Core Documentation
