;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -71, <-51
	MOV -71, <-51
	SUB #112, @0
	ADD 210, 730
	SUB -7, <-420
	SUB 12, @-10
	SUB 300, 90
	SPL @300, 90
	SUB <0, @2
	SUB @127, 100
	SUB @121, 106
	MOV -1, <-20
	SUB #0, -40
	SPL -7, @-420
	SUB @127, 100
	SUB @121, 106
	SPL 0, -40
	SPL 0, -40
	SUB 12, @-10
	SPL 0, -40
	SPL <127, 6
	SPL <127, 6
	ADD 30, 9
	SLT #121, @706
	SUB 300, 90
	SUB @0, @2
	SUB <0, @2
	SUB @121, 106
	SUB 210, 730
	ADD 30, 9
	MOV 7, <-20
	SUB #112, @0
	ADD 210, 30
	SPL 0, <402
	SPL @300, 90
	SPL @300, 90
	SUB @127, 6
	SPL @300, 90
	ADD 30, 9
	SUB 30, 9
	SUB @451, @103
	CMP -7, <-420
	SUB 300, 90
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
