use super::inst::*;
use crate::codegen::common::machine::{builder::*, function::*, module::*};
use crate::traits::pass::ModulePassTrait;
use std::mem;

pub struct TwoAddressConverter {}

impl ModulePassTrait for TwoAddressConverter {
    type M = MachineModule;

    fn name(&self) -> &'static str {
        "TwoAddressConverter"
    }

    fn run_on_module(&mut self, module: &mut Self::M) {
        self.run_on_module(module)
    }
}

impl TwoAddressConverter {
    pub fn new() -> Self {
        Self {}
    }

    pub fn run_on_module(&mut self, module: &mut MachineModule) {
        for (_, f) in &mut module.functions {
            if f.is_internal {
                continue;
            }
            self.run_on_function(f);
        }
    }

    pub fn run_on_function(&mut self, f: &mut MachineFunction) {
        if f.is_internal {
            return;
        }

        let mut tied = vec![];

        for (_, bb) in f.body.basic_blocks.id_and_block() {
            for inst_id in &*bb.iseq_ref() {
                let inst = &mut f.body.inst_arena[*inst_id];

                // No tied values then skip
                if inst.tie.len() == 0 {
                    continue;
                }

                for (def, use_) in inst.tie.clone() {
                    tied.push((*inst_id, def, use_));

                    // Tied virtual registers are assigned to one physical register (def register).
                    // e.g.
                    //   before: v1 = add v2, 1 (tied: v1 and v2)
                    //   after:  v1 = add v1, 1
                    // *inst
                    //     .operand
                    //     .iter_mut()
                    //     .find(|op| op.is_register() && *op.as_register() == use_)
                    //     .unwrap() = MachineOperand::Register(def);
                    // inst.replace_operand_register(&f.regs_info, use_, def);
                }

                for (d, u) in &inst.opcode.inst_def().unwrap().tie {
                    let u_ = *inst.operand[u.as_use()].as_register();
                    let d_ = inst.def[d.as_def()];
                    f.regs_info.arena_ref_mut()[u_].remove_use(*inst_id);
                    inst.operand[u.as_use()] = MachineOperand::Register(d_);
                    f.regs_info.arena_ref_mut()[d_].add_use(*inst_id);
                }

                // Delete the map of all the tied registers because they are assigned to one
                // register so that no registers tied.
                inst.tie.clear();
            }
        }

        for (inst_id, def, use_) in tied {
            let inst_bb = f.body.inst_arena[inst_id].parent;

            // before: v1 = add v1, 1
            // after:  v1 = copy v2
            //         v1 = add v1, 1

            let copy = MachineInst::new_simple(
                MachineOpcode::Copy,
                vec![MachineOperand::Register(use_)],
                inst_bb,
            )
            .with_def(vec![def]);

            let mut builder = Builder::new(f);
            builder.set_insert_point_before_inst(inst_id).unwrap();
            builder.insert(copy);

            // TODO: hard to understand what's going on
            // let old_inst = mem::replace(
            //     &mut f.body.inst_arena[inst_id],
            //     MachineInst::new_simple(
            //         MachineOpcode::Copy,
            //         vec![MachineOperand::Register(use_)],
            //         inst_bb,
            //     )
            //     .with_def(vec![def]),
            // );
            //
            // let inst = f.alloc_inst(old_inst);
            // f.body.inst_arena[inst_id].set_id(&f.regs_info, inst_id);
            //
            // let mut builder = Builder::new(f);
            // builder.set_insert_point_after_inst(inst_id).unwrap();
            // builder.insert(inst);
        }
    }
}
