$date
	Sun Oct 23 00:42:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#613077
b11101 !
1"
#613078
b11101 &
b11101 %
1$
#613079
0"
#613082
b1011000 &
b1011000 %
#613086
b101100 &
b101100 %
#613090
b10110 &
b10110 %
#613094
b1011 &
b1011 %
#613098
b100010 &
b100010 %
#613102
b10001 &
b10001 %
#613106
b110100 &
b110100 %
#613110
b11010 &
b11010 %
#613114
b1101 &
b1101 %
#613118
b101000 &
b101000 %
#613122
b10100 &
b10100 %
#613126
b1010 &
b1010 %
#613130
b101 &
b101 %
#613134
b10000 &
b10000 %
#613138
b1000 &
b1000 %
#613142
b100 &
b100 %
#613146
b10 &
b10 %
#613150
b1 &
1#
b1 %
#613154
b0 &
b0 %
0#
0$
#1603876
b1011 !
1"
#1603878
b1011 &
b1011 %
1$
#1603879
0"
#1603882
b100010 &
b100010 %
#1603886
b10001 &
b10001 %
#1603890
b110100 &
b110100 %
#1603894
b11010 &
b11010 %
#1603898
b1101 &
b1101 %
#1603902
b101000 &
b101000 %
#1603906
b10100 &
b10100 %
#1603910
b1010 &
b1010 %
#1603914
b101 &
b101 %
#1603918
b10000 &
b10000 %
#1603922
b1000 &
b1000 %
#1603926
b100 &
b100 %
#1603930
b10 &
b10 %
#1603934
b1 &
1#
b1 %
#1603938
b0 &
b0 %
0#
0$
#2595972
b1000 !
1"
#2595974
b1000 &
b1000 %
1$
#2595975
0"
#2595978
b100 &
b100 %
#2595982
b10 &
b10 %
#2595986
b1 &
b1 %
1#
#2595990
b0 &
0#
b0 %
0$
#4500012
