<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: CLK_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CLK_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html">STM8AF_STM8S</a> &#124; <a class="el" href="group___s_t_m8_a_l.html">STM8AL</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct for configuring/monitoring clock module (CLK)  
 <a href="struct_c_l_k__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac554453148675cdd28b481b760b38e4d"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4474c2d9bb35a79ff2524a2e840b0dec"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a4474c2d9bb35a79ff2524a2e840b0dec">HSIEN</a>: 1</td></tr>
<tr class="memdesc:a4474c2d9bb35a79ff2524a2e840b0dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable.  <a href="#a4474c2d9bb35a79ff2524a2e840b0dec">More...</a><br /></td></tr>
<tr class="separator:a4474c2d9bb35a79ff2524a2e840b0dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ebdd34b21bc36a0581b47742730ac2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a18ebdd34b21bc36a0581b47742730ac2">HSIRDY</a>: 1</td></tr>
<tr class="memdesc:a18ebdd34b21bc36a0581b47742730ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal oscillator ready flag.  <a href="#a18ebdd34b21bc36a0581b47742730ac2">More...</a><br /></td></tr>
<tr class="separator:a18ebdd34b21bc36a0581b47742730ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9730dae0e3f8558554b184a0d2a26b24"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a9730dae0e3f8558554b184a0d2a26b24">FHWU</a>: 1</td></tr>
<tr class="memdesc:a9730dae0e3f8558554b184a0d2a26b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast wakeup from Halt/Active-halt modes enable.  <a href="#a9730dae0e3f8558554b184a0d2a26b24">More...</a><br /></td></tr>
<tr class="separator:a9730dae0e3f8558554b184a0d2a26b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0325f538925596255970818018be728"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ad0325f538925596255970818018be728">LSIEN</a>: 1</td></tr>
<tr class="memdesc:ad0325f538925596255970818018be728"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal RC oscillator enable.  <a href="#ad0325f538925596255970818018be728">More...</a><br /></td></tr>
<tr class="separator:ad0325f538925596255970818018be728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66146c53f4bf754e91e6c43d11fa981"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ae66146c53f4bf754e91e6c43d11fa981">LSIRDY</a>: 1</td></tr>
<tr class="memdesc:ae66146c53f4bf754e91e6c43d11fa981"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal oscillator ready flag.  <a href="#ae66146c53f4bf754e91e6c43d11fa981">More...</a><br /></td></tr>
<tr class="separator:ae66146c53f4bf754e91e6c43d11fa981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbcc764cfa83634b82c0c60c09657162"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#adbcc764cfa83634b82c0c60c09657162">REGAH</a>: 1</td></tr>
<tr class="memdesc:adbcc764cfa83634b82c0c60c09657162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator power off in Active-halt mode enable.  <a href="#adbcc764cfa83634b82c0c60c09657162">More...</a><br /></td></tr>
<tr class="separator:adbcc764cfa83634b82c0c60c09657162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 2</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac554453148675cdd28b481b760b38e4d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#ac554453148675cdd28b481b760b38e4d">ICKR</a></td></tr>
<tr class="memdesc:ac554453148675cdd28b481b760b38e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register (CLK_ICKR)  <a href="#ac554453148675cdd28b481b760b38e4d">More...</a><br /></td></tr>
<tr class="separator:ac554453148675cdd28b481b760b38e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56dfdb25b235957f17f627e4d1e6fc5"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a200b4206845fe18bd11387bb534dc76c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a200b4206845fe18bd11387bb534dc76c">HSEEN</a>: 1</td></tr>
<tr class="memdesc:a200b4206845fe18bd11387bb534dc76c"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator enable.  <a href="#a200b4206845fe18bd11387bb534dc76c">More...</a><br /></td></tr>
<tr class="separator:a200b4206845fe18bd11387bb534dc76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9ade7ed5b600a784d0403a64251228"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#acf9ade7ed5b600a784d0403a64251228">HSERDY</a>: 1</td></tr>
<tr class="memdesc:acf9ade7ed5b600a784d0403a64251228"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator ready.  <a href="#acf9ade7ed5b600a784d0403a64251228">More...</a><br /></td></tr>
<tr class="separator:acf9ade7ed5b600a784d0403a64251228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 6</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56dfdb25b235957f17f627e4d1e6fc5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#ac56dfdb25b235957f17f627e4d1e6fc5">ECKR</a></td></tr>
<tr class="memdesc:ac56dfdb25b235957f17f627e4d1e6fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register (CLK_ECKR)  <a href="#ac56dfdb25b235957f17f627e4d1e6fc5">More...</a><br /></td></tr>
<tr class="separator:ac56dfdb25b235957f17f627e4d1e6fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6d4f4123a113fbe2d966831810a93f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#a5a6d4f4123a113fbe2d966831810a93f">res</a> [1]</td></tr>
<tr class="memdesc:a5a6d4f4123a113fbe2d966831810a93f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (1B)  <a href="#a5a6d4f4123a113fbe2d966831810a93f">More...</a><br /></td></tr>
<tr class="separator:a5a6d4f4123a113fbe2d966831810a93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4c76131b8f4f9f36a2de6d8247b995"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3e30ecedfee310ecab155bd4b7acd4ce"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a3e30ecedfee310ecab155bd4b7acd4ce">CKM</a>: 8</td></tr>
<tr class="memdesc:a3e30ecedfee310ecab155bd4b7acd4ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status bits.  <a href="#a3e30ecedfee310ecab155bd4b7acd4ce">More...</a><br /></td></tr>
<tr class="separator:a3e30ecedfee310ecab155bd4b7acd4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4c76131b8f4f9f36a2de6d8247b995"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#a9f4c76131b8f4f9f36a2de6d8247b995">CMSR</a></td></tr>
<tr class="memdesc:a9f4c76131b8f4f9f36a2de6d8247b995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status register (CLK_CMSR)  <a href="#a9f4c76131b8f4f9f36a2de6d8247b995">More...</a><br /></td></tr>
<tr class="separator:a9f4c76131b8f4f9f36a2de6d8247b995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406138c234c9eb9d4a7ac16e0e09e099"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac40311e23bebd9f506edcc66ace96fc8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ac40311e23bebd9f506edcc66ace96fc8">SWI</a>: 8</td></tr>
<tr class="memdesc:ac40311e23bebd9f506edcc66ace96fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master selection bits.  <a href="#ac40311e23bebd9f506edcc66ace96fc8">More...</a><br /></td></tr>
<tr class="separator:ac40311e23bebd9f506edcc66ace96fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406138c234c9eb9d4a7ac16e0e09e099"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#a406138c234c9eb9d4a7ac16e0e09e099">SWR</a></td></tr>
<tr class="memdesc:a406138c234c9eb9d4a7ac16e0e09e099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch register (CLK_SWR)  <a href="#a406138c234c9eb9d4a7ac16e0e09e099">More...</a><br /></td></tr>
<tr class="separator:a406138c234c9eb9d4a7ac16e0e09e099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a5453ed0b29bc422b3784314c652f4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3bd6e7e638e960902b1d5d412b899ded"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a3bd6e7e638e960902b1d5d412b899ded">SWBSY</a>: 1</td></tr>
<tr class="memdesc:a3bd6e7e638e960902b1d5d412b899ded"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch busy flag.  <a href="#a3bd6e7e638e960902b1d5d412b899ded">More...</a><br /></td></tr>
<tr class="separator:a3bd6e7e638e960902b1d5d412b899ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d18d3711fbcec36d05b0a8d12def41"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a23d18d3711fbcec36d05b0a8d12def41">SWEN</a>: 1</td></tr>
<tr class="memdesc:a23d18d3711fbcec36d05b0a8d12def41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch start/stop enable.  <a href="#a23d18d3711fbcec36d05b0a8d12def41">More...</a><br /></td></tr>
<tr class="separator:a23d18d3711fbcec36d05b0a8d12def41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d34c649799eddc20e5d8f0152deb6cc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a9d34c649799eddc20e5d8f0152deb6cc">SWIEN</a>: 1</td></tr>
<tr class="memdesc:a9d34c649799eddc20e5d8f0152deb6cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt enable.  <a href="#a9d34c649799eddc20e5d8f0152deb6cc">More...</a><br /></td></tr>
<tr class="separator:a9d34c649799eddc20e5d8f0152deb6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b1dadf33103fe3102783062d0e46e9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a85b1dadf33103fe3102783062d0e46e9">SWIF</a>: 1</td></tr>
<tr class="memdesc:a85b1dadf33103fe3102783062d0e46e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt flag.  <a href="#a85b1dadf33103fe3102783062d0e46e9">More...</a><br /></td></tr>
<tr class="separator:a85b1dadf33103fe3102783062d0e46e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a5453ed0b29bc422b3784314c652f4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#af9a5453ed0b29bc422b3784314c652f4">SWCR</a></td></tr>
<tr class="memdesc:af9a5453ed0b29bc422b3784314c652f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch control register (CLK_SWCR)  <a href="#af9a5453ed0b29bc422b3784314c652f4">More...</a><br /></td></tr>
<tr class="separator:af9a5453ed0b29bc422b3784314c652f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa742341c22af871898d198c05b8b224b"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aaaaf8f456a780273f0822e5120b4eeeb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#aaaaf8f456a780273f0822e5120b4eeeb">CPUDIV</a>: 3</td></tr>
<tr class="memdesc:aaaaf8f456a780273f0822e5120b4eeeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler.  <a href="#aaaaf8f456a780273f0822e5120b4eeeb">More...</a><br /></td></tr>
<tr class="separator:aaaaf8f456a780273f0822e5120b4eeeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad74667b90ae2be69b8f25c0f0fcbd88e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ad74667b90ae2be69b8f25c0f0fcbd88e">HSIDIV</a>: 2</td></tr>
<tr class="memdesc:ad74667b90ae2be69b8f25c0f0fcbd88e"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler.  <a href="#ad74667b90ae2be69b8f25c0f0fcbd88e">More...</a><br /></td></tr>
<tr class="separator:ad74667b90ae2be69b8f25c0f0fcbd88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 3</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa742341c22af871898d198c05b8b224b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#aa742341c22af871898d198c05b8b224b">CKDIVR</a></td></tr>
<tr class="memdesc:aa742341c22af871898d198c05b8b224b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register (CLK_CKDIVR)  <a href="#aa742341c22af871898d198c05b8b224b">More...</a><br /></td></tr>
<tr class="separator:aa742341c22af871898d198c05b8b224b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5c5ce2bd09bc7b83a4e45932b2d974"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aac2ae87bde6e3189bd5f858c08b84337"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#aac2ae87bde6e3189bd5f858c08b84337">PCKEN_I2C</a>: 1</td></tr>
<tr class="memdesc:aac2ae87bde6e3189bd5f858c08b84337"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable I2C  <a href="#aac2ae87bde6e3189bd5f858c08b84337">More...</a><br /></td></tr>
<tr class="separator:aac2ae87bde6e3189bd5f858c08b84337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c496ea6165380c9dfef79d569e6f5e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a45c496ea6165380c9dfef79d569e6f5e">PCKEN_SPI</a>: 1</td></tr>
<tr class="memdesc:a45c496ea6165380c9dfef79d569e6f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SPI  <a href="#a45c496ea6165380c9dfef79d569e6f5e">More...</a><br /></td></tr>
<tr class="separator:a45c496ea6165380c9dfef79d569e6f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae933f250d0c361e7c7ce4d949403ef"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a2ae933f250d0c361e7c7ce4d949403ef">PCKEN_UART1</a>: 1</td></tr>
<tr class="memdesc:a2ae933f250d0c361e7c7ce4d949403ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable UART1  <a href="#a2ae933f250d0c361e7c7ce4d949403ef">More...</a><br /></td></tr>
<tr class="separator:a2ae933f250d0c361e7c7ce4d949403ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca251cad6e7b3b1336d63abe8972295"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a7ca251cad6e7b3b1336d63abe8972295">PCKEN_UART2</a>: 1</td></tr>
<tr class="memdesc:a7ca251cad6e7b3b1336d63abe8972295"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable UART2  <a href="#a7ca251cad6e7b3b1336d63abe8972295">More...</a><br /></td></tr>
<tr class="separator:a7ca251cad6e7b3b1336d63abe8972295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86d80118290d062d37e83b118301555"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#aa86d80118290d062d37e83b118301555">PCKEN_TIM4_TIM6</a>: 1</td></tr>
<tr class="memdesc:aa86d80118290d062d37e83b118301555"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM4/TIM6  <a href="#aa86d80118290d062d37e83b118301555">More...</a><br /></td></tr>
<tr class="separator:aa86d80118290d062d37e83b118301555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33dfe14bb24aa759f52c7e4226308801"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a33dfe14bb24aa759f52c7e4226308801">PCKEN_TIM2_TIM5</a>: 1</td></tr>
<tr class="memdesc:a33dfe14bb24aa759f52c7e4226308801"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM4/TIM6  <a href="#a33dfe14bb24aa759f52c7e4226308801">More...</a><br /></td></tr>
<tr class="separator:a33dfe14bb24aa759f52c7e4226308801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca448544a7e49899a1c19390dcb5121"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#abca448544a7e49899a1c19390dcb5121">PCKEN_TIM3</a>: 1</td></tr>
<tr class="memdesc:abca448544a7e49899a1c19390dcb5121"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM3  <a href="#abca448544a7e49899a1c19390dcb5121">More...</a><br /></td></tr>
<tr class="separator:abca448544a7e49899a1c19390dcb5121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10e66d4b726d01e803ba6574a6f6207"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ab10e66d4b726d01e803ba6574a6f6207">PCKEN_TIM1</a>: 1</td></tr>
<tr class="memdesc:ab10e66d4b726d01e803ba6574a6f6207"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM1  <a href="#ab10e66d4b726d01e803ba6574a6f6207">More...</a><br /></td></tr>
<tr class="separator:ab10e66d4b726d01e803ba6574a6f6207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5c5ce2bd09bc7b83a4e45932b2d974"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#a6c5c5ce2bd09bc7b83a4e45932b2d974">PCKENR1</a></td></tr>
<tr class="memdesc:a6c5c5ce2bd09bc7b83a4e45932b2d974"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 (CLK_PCKENR1)  <a href="#a6c5c5ce2bd09bc7b83a4e45932b2d974">More...</a><br /></td></tr>
<tr class="separator:a6c5c5ce2bd09bc7b83a4e45932b2d974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc96e22136d96512829c14ddd626bc76"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac0279eddc303421e2cd1c8c74cc7abdd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ac0279eddc303421e2cd1c8c74cc7abdd">CSSEN</a>: 1</td></tr>
<tr class="memdesc:ac0279eddc303421e2cd1c8c74cc7abdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system enable.  <a href="#ac0279eddc303421e2cd1c8c74cc7abdd">More...</a><br /></td></tr>
<tr class="separator:ac0279eddc303421e2cd1c8c74cc7abdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876e43fb03d2100df58ab993463a930f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a876e43fb03d2100df58ab993463a930f">AUX</a>: 1</td></tr>
<tr class="memdesc:a876e43fb03d2100df58ab993463a930f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary oscillator connected to master clock.  <a href="#a876e43fb03d2100df58ab993463a930f">More...</a><br /></td></tr>
<tr class="separator:a876e43fb03d2100df58ab993463a930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae2d49bed69c9154f41879b8a09be9b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a6ae2d49bed69c9154f41879b8a09be9b">CSSDIE</a>: 1</td></tr>
<tr class="memdesc:a6ae2d49bed69c9154f41879b8a09be9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection interrupt enable.  <a href="#a6ae2d49bed69c9154f41879b8a09be9b">More...</a><br /></td></tr>
<tr class="separator:a6ae2d49bed69c9154f41879b8a09be9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e2c9fad84709886fe242134a131543"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a66e2c9fad84709886fe242134a131543">CSSD</a>: 1</td></tr>
<tr class="memdesc:a66e2c9fad84709886fe242134a131543"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection.  <a href="#a66e2c9fad84709886fe242134a131543">More...</a><br /></td></tr>
<tr class="separator:a66e2c9fad84709886fe242134a131543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc96e22136d96512829c14ddd626bc76"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#abc96e22136d96512829c14ddd626bc76">CSSR</a></td></tr>
<tr class="memdesc:abc96e22136d96512829c14ddd626bc76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register (CLK_CSSR)  <a href="#abc96e22136d96512829c14ddd626bc76">More...</a><br /></td></tr>
<tr class="separator:abc96e22136d96512829c14ddd626bc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ede6443acca6907423aff8cad30930f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a53a12bdc09e38512769a4471cd5183e9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a53a12bdc09e38512769a4471cd5183e9">CCOEN</a>: 1</td></tr>
<tr class="memdesc:a53a12bdc09e38512769a4471cd5183e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output enable.  <a href="#a53a12bdc09e38512769a4471cd5183e9">More...</a><br /></td></tr>
<tr class="separator:a53a12bdc09e38512769a4471cd5183e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730bf15ecc0fb3afff849b8805ace99d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a730bf15ecc0fb3afff849b8805ace99d">CCOSEL</a>: 4</td></tr>
<tr class="memdesc:a730bf15ecc0fb3afff849b8805ace99d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection.  <a href="#a730bf15ecc0fb3afff849b8805ace99d">More...</a><br /></td></tr>
<tr class="separator:a730bf15ecc0fb3afff849b8805ace99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ffd06f5daf5b1118521651eb815390"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a93ffd06f5daf5b1118521651eb815390">CCORDY</a>: 1</td></tr>
<tr class="memdesc:a93ffd06f5daf5b1118521651eb815390"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output ready.  <a href="#a93ffd06f5daf5b1118521651eb815390">More...</a><br /></td></tr>
<tr class="separator:a93ffd06f5daf5b1118521651eb815390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14438bf08921c20fd1af50e31e50d979"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a14438bf08921c20fd1af50e31e50d979">CCOBSY</a>: 1</td></tr>
<tr class="memdesc:a14438bf08921c20fd1af50e31e50d979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output busy.  <a href="#a14438bf08921c20fd1af50e31e50d979">More...</a><br /></td></tr>
<tr class="separator:a14438bf08921c20fd1af50e31e50d979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ede6443acca6907423aff8cad30930f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#a0ede6443acca6907423aff8cad30930f">CCOR</a></td></tr>
<tr class="memdesc:a0ede6443acca6907423aff8cad30930f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register (CLK_CCOR)  <a href="#a0ede6443acca6907423aff8cad30930f">More...</a><br /></td></tr>
<tr class="separator:a0ede6443acca6907423aff8cad30930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd32b3eb83616d994d34ac706ba34458"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 2</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acada6aff508a91ea4fe8afb367f53891"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#acada6aff508a91ea4fe8afb367f53891">PCKEN_AWU</a>: 1</td></tr>
<tr class="memdesc:acada6aff508a91ea4fe8afb367f53891"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable AWU  <a href="#acada6aff508a91ea4fe8afb367f53891">More...</a><br /></td></tr>
<tr class="separator:acada6aff508a91ea4fe8afb367f53891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024ea83f338af167b3acfd63184829fc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a024ea83f338af167b3acfd63184829fc">PCKEN_ADC</a>: 1</td></tr>
<tr class="memdesc:a024ea83f338af167b3acfd63184829fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable ADC  <a href="#a024ea83f338af167b3acfd63184829fc">More...</a><br /></td></tr>
<tr class="separator:a024ea83f338af167b3acfd63184829fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ac1cfe56aaf6ec50a16af32c4812ade73">res2</a>: 3</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e5d1184e4235b2517790c72a6a4a95"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a60e5d1184e4235b2517790c72a6a4a95">PCKEN_CAN</a>: 1</td></tr>
<tr class="memdesc:a60e5d1184e4235b2517790c72a6a4a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable CAN  <a href="#a60e5d1184e4235b2517790c72a6a4a95">More...</a><br /></td></tr>
<tr class="separator:a60e5d1184e4235b2517790c72a6a4a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd32b3eb83616d994d34ac706ba34458"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#acd32b3eb83616d994d34ac706ba34458">PCKENR2</a></td></tr>
<tr class="memdesc:acd32b3eb83616d994d34ac706ba34458"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 (CLK_PCKENR2)  <a href="#acd32b3eb83616d994d34ac706ba34458">More...</a><br /></td></tr>
<tr class="separator:acd32b3eb83616d994d34ac706ba34458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26a47e55f2b44c0cac2e87d01a14509"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#ad26a47e55f2b44c0cac2e87d01a14509">res2</a> [1]</td></tr>
<tr class="memdesc:ad26a47e55f2b44c0cac2e87d01a14509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register (1B). Was CAN clock control (obsolete as of STM8 UM rev 7)  <a href="#ad26a47e55f2b44c0cac2e87d01a14509">More...</a><br /></td></tr>
<tr class="separator:ad26a47e55f2b44c0cac2e87d01a14509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b99c7f12c1ea4895cf9d8a650072e1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a013304418fd21a183f36e32d3be0b163"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a013304418fd21a183f36e32d3be0b163">HSITRIM</a>: 4</td></tr>
<tr class="memdesc:a013304418fd21a183f36e32d3be0b163"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value (some devices only support 3 bits, see DS!)  <a href="#a013304418fd21a183f36e32d3be0b163">More...</a><br /></td></tr>
<tr class="separator:a013304418fd21a183f36e32d3be0b163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b99c7f12c1ea4895cf9d8a650072e1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#ab4b99c7f12c1ea4895cf9d8a650072e1">HSITRIMR</a></td></tr>
<tr class="memdesc:ab4b99c7f12c1ea4895cf9d8a650072e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register (CLK_HSITRIMR)  <a href="#ab4b99c7f12c1ea4895cf9d8a650072e1">More...</a><br /></td></tr>
<tr class="separator:ab4b99c7f12c1ea4895cf9d8a650072e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed8a51a08efe436ae032c2fed21d4a4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4a34764cb3da61e2c91a57c91eca81a1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a4a34764cb3da61e2c91a57c91eca81a1">SWIMCLK</a>: 1</td></tr>
<tr class="memdesc:a4a34764cb3da61e2c91a57c91eca81a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock divider.  <a href="#a4a34764cb3da61e2c91a57c91eca81a1">More...</a><br /></td></tr>
<tr class="separator:a4a34764cb3da61e2c91a57c91eca81a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 7</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed8a51a08efe436ae032c2fed21d4a4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#a1ed8a51a08efe436ae032c2fed21d4a4">SWIMCCR</a></td></tr>
<tr class="memdesc:a1ed8a51a08efe436ae032c2fed21d4a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register (CLK_SWIMCCR)  <a href="#a1ed8a51a08efe436ae032c2fed21d4a4">More...</a><br /></td></tr>
<tr class="separator:a1ed8a51a08efe436ae032c2fed21d4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5affb51efbb56458b3ec616ff0bb07e2"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4474c2d9bb35a79ff2524a2e840b0dec"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a4474c2d9bb35a79ff2524a2e840b0dec">HSIEN</a>: 1</td></tr>
<tr class="memdesc:a4474c2d9bb35a79ff2524a2e840b0dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable.  <a href="#a4474c2d9bb35a79ff2524a2e840b0dec">More...</a><br /></td></tr>
<tr class="separator:a4474c2d9bb35a79ff2524a2e840b0dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ebdd34b21bc36a0581b47742730ac2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a18ebdd34b21bc36a0581b47742730ac2">HSIRDY</a>: 1</td></tr>
<tr class="memdesc:a18ebdd34b21bc36a0581b47742730ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal oscillator ready flag.  <a href="#a18ebdd34b21bc36a0581b47742730ac2">More...</a><br /></td></tr>
<tr class="separator:a18ebdd34b21bc36a0581b47742730ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9730dae0e3f8558554b184a0d2a26b24"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a9730dae0e3f8558554b184a0d2a26b24">FHWU</a>: 1</td></tr>
<tr class="memdesc:a9730dae0e3f8558554b184a0d2a26b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast wakeup from Halt/Active-halt modes enable.  <a href="#a9730dae0e3f8558554b184a0d2a26b24">More...</a><br /></td></tr>
<tr class="separator:a9730dae0e3f8558554b184a0d2a26b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0325f538925596255970818018be728"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ad0325f538925596255970818018be728">LSIEN</a>: 1</td></tr>
<tr class="memdesc:ad0325f538925596255970818018be728"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal RC oscillator enable.  <a href="#ad0325f538925596255970818018be728">More...</a><br /></td></tr>
<tr class="separator:ad0325f538925596255970818018be728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66146c53f4bf754e91e6c43d11fa981"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ae66146c53f4bf754e91e6c43d11fa981">LSIRDY</a>: 1</td></tr>
<tr class="memdesc:ae66146c53f4bf754e91e6c43d11fa981"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal oscillator ready flag.  <a href="#ae66146c53f4bf754e91e6c43d11fa981">More...</a><br /></td></tr>
<tr class="separator:ae66146c53f4bf754e91e6c43d11fa981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbcc764cfa83634b82c0c60c09657162"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#adbcc764cfa83634b82c0c60c09657162">REGAH</a>: 1</td></tr>
<tr class="memdesc:adbcc764cfa83634b82c0c60c09657162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator power off in Active-halt mode enable.  <a href="#adbcc764cfa83634b82c0c60c09657162">More...</a><br /></td></tr>
<tr class="separator:adbcc764cfa83634b82c0c60c09657162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 2</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5affb51efbb56458b3ec616ff0bb07e2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#a5affb51efbb56458b3ec616ff0bb07e2">ICKR</a></td></tr>
<tr class="memdesc:a5affb51efbb56458b3ec616ff0bb07e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register (CLK_ICKR)  <a href="#a5affb51efbb56458b3ec616ff0bb07e2">More...</a><br /></td></tr>
<tr class="separator:a5affb51efbb56458b3ec616ff0bb07e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecfb4c38fd3e1029834d2bd9a483732a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a200b4206845fe18bd11387bb534dc76c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a200b4206845fe18bd11387bb534dc76c">HSEEN</a>: 1</td></tr>
<tr class="memdesc:a200b4206845fe18bd11387bb534dc76c"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator enable.  <a href="#a200b4206845fe18bd11387bb534dc76c">More...</a><br /></td></tr>
<tr class="separator:a200b4206845fe18bd11387bb534dc76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9ade7ed5b600a784d0403a64251228"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#acf9ade7ed5b600a784d0403a64251228">HSERDY</a>: 1</td></tr>
<tr class="memdesc:acf9ade7ed5b600a784d0403a64251228"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator ready.  <a href="#acf9ade7ed5b600a784d0403a64251228">More...</a><br /></td></tr>
<tr class="separator:acf9ade7ed5b600a784d0403a64251228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 6</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecfb4c38fd3e1029834d2bd9a483732a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#aecfb4c38fd3e1029834d2bd9a483732a">ECKR</a></td></tr>
<tr class="memdesc:aecfb4c38fd3e1029834d2bd9a483732a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register (CLK_ECKR)  <a href="#aecfb4c38fd3e1029834d2bd9a483732a">More...</a><br /></td></tr>
<tr class="separator:aecfb4c38fd3e1029834d2bd9a483732a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9cf7dbe6a7f54db85e323f7a23faab"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3e30ecedfee310ecab155bd4b7acd4ce"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a3e30ecedfee310ecab155bd4b7acd4ce">CKM</a>: 8</td></tr>
<tr class="memdesc:a3e30ecedfee310ecab155bd4b7acd4ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status bits.  <a href="#a3e30ecedfee310ecab155bd4b7acd4ce">More...</a><br /></td></tr>
<tr class="separator:a3e30ecedfee310ecab155bd4b7acd4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9cf7dbe6a7f54db85e323f7a23faab"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#a0d9cf7dbe6a7f54db85e323f7a23faab">CMSR</a></td></tr>
<tr class="memdesc:a0d9cf7dbe6a7f54db85e323f7a23faab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status register (CLK_CMSR)  <a href="#a0d9cf7dbe6a7f54db85e323f7a23faab">More...</a><br /></td></tr>
<tr class="separator:a0d9cf7dbe6a7f54db85e323f7a23faab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70534775b073f677c662966e28001ffd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac40311e23bebd9f506edcc66ace96fc8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ac40311e23bebd9f506edcc66ace96fc8">SWI</a>: 8</td></tr>
<tr class="memdesc:ac40311e23bebd9f506edcc66ace96fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master selection bits.  <a href="#ac40311e23bebd9f506edcc66ace96fc8">More...</a><br /></td></tr>
<tr class="separator:ac40311e23bebd9f506edcc66ace96fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70534775b073f677c662966e28001ffd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#a70534775b073f677c662966e28001ffd">SWR</a></td></tr>
<tr class="memdesc:a70534775b073f677c662966e28001ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch register (CLK_SWR)  <a href="#a70534775b073f677c662966e28001ffd">More...</a><br /></td></tr>
<tr class="separator:a70534775b073f677c662966e28001ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab901427b0f63cad3e3713b6bf60e90c6"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3bd6e7e638e960902b1d5d412b899ded"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a3bd6e7e638e960902b1d5d412b899ded">SWBSY</a>: 1</td></tr>
<tr class="memdesc:a3bd6e7e638e960902b1d5d412b899ded"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch busy flag.  <a href="#a3bd6e7e638e960902b1d5d412b899ded">More...</a><br /></td></tr>
<tr class="separator:a3bd6e7e638e960902b1d5d412b899ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d18d3711fbcec36d05b0a8d12def41"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a23d18d3711fbcec36d05b0a8d12def41">SWEN</a>: 1</td></tr>
<tr class="memdesc:a23d18d3711fbcec36d05b0a8d12def41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch start/stop enable.  <a href="#a23d18d3711fbcec36d05b0a8d12def41">More...</a><br /></td></tr>
<tr class="separator:a23d18d3711fbcec36d05b0a8d12def41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d34c649799eddc20e5d8f0152deb6cc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a9d34c649799eddc20e5d8f0152deb6cc">SWIEN</a>: 1</td></tr>
<tr class="memdesc:a9d34c649799eddc20e5d8f0152deb6cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt enable.  <a href="#a9d34c649799eddc20e5d8f0152deb6cc">More...</a><br /></td></tr>
<tr class="separator:a9d34c649799eddc20e5d8f0152deb6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b1dadf33103fe3102783062d0e46e9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a85b1dadf33103fe3102783062d0e46e9">SWIF</a>: 1</td></tr>
<tr class="memdesc:a85b1dadf33103fe3102783062d0e46e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt flag.  <a href="#a85b1dadf33103fe3102783062d0e46e9">More...</a><br /></td></tr>
<tr class="separator:a85b1dadf33103fe3102783062d0e46e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab901427b0f63cad3e3713b6bf60e90c6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#ab901427b0f63cad3e3713b6bf60e90c6">SWCR</a></td></tr>
<tr class="memdesc:ab901427b0f63cad3e3713b6bf60e90c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch control register (CLK_SWCR)  <a href="#ab901427b0f63cad3e3713b6bf60e90c6">More...</a><br /></td></tr>
<tr class="separator:ab901427b0f63cad3e3713b6bf60e90c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6278be6dc151ce117052d4d3e2409c8f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aaaaf8f456a780273f0822e5120b4eeeb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#aaaaf8f456a780273f0822e5120b4eeeb">CPUDIV</a>: 3</td></tr>
<tr class="memdesc:aaaaf8f456a780273f0822e5120b4eeeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler.  <a href="#aaaaf8f456a780273f0822e5120b4eeeb">More...</a><br /></td></tr>
<tr class="separator:aaaaf8f456a780273f0822e5120b4eeeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad74667b90ae2be69b8f25c0f0fcbd88e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ad74667b90ae2be69b8f25c0f0fcbd88e">HSIDIV</a>: 2</td></tr>
<tr class="memdesc:ad74667b90ae2be69b8f25c0f0fcbd88e"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler.  <a href="#ad74667b90ae2be69b8f25c0f0fcbd88e">More...</a><br /></td></tr>
<tr class="separator:ad74667b90ae2be69b8f25c0f0fcbd88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 3</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6278be6dc151ce117052d4d3e2409c8f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#a6278be6dc151ce117052d4d3e2409c8f">CKDIVR</a></td></tr>
<tr class="memdesc:a6278be6dc151ce117052d4d3e2409c8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register (CLK_CKDIVR)  <a href="#a6278be6dc151ce117052d4d3e2409c8f">More...</a><br /></td></tr>
<tr class="separator:a6278be6dc151ce117052d4d3e2409c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03ea17b2169a96a437d11974e6ed0b1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aac2ae87bde6e3189bd5f858c08b84337"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#aac2ae87bde6e3189bd5f858c08b84337">PCKEN_I2C</a>: 1</td></tr>
<tr class="memdesc:aac2ae87bde6e3189bd5f858c08b84337"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable I2C  <a href="#aac2ae87bde6e3189bd5f858c08b84337">More...</a><br /></td></tr>
<tr class="separator:aac2ae87bde6e3189bd5f858c08b84337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c496ea6165380c9dfef79d569e6f5e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a45c496ea6165380c9dfef79d569e6f5e">PCKEN_SPI</a>: 1</td></tr>
<tr class="memdesc:a45c496ea6165380c9dfef79d569e6f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SPI  <a href="#a45c496ea6165380c9dfef79d569e6f5e">More...</a><br /></td></tr>
<tr class="separator:a45c496ea6165380c9dfef79d569e6f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae933f250d0c361e7c7ce4d949403ef"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a2ae933f250d0c361e7c7ce4d949403ef">PCKEN_UART1</a>: 1</td></tr>
<tr class="memdesc:a2ae933f250d0c361e7c7ce4d949403ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable UART1  <a href="#a2ae933f250d0c361e7c7ce4d949403ef">More...</a><br /></td></tr>
<tr class="separator:a2ae933f250d0c361e7c7ce4d949403ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca251cad6e7b3b1336d63abe8972295"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a7ca251cad6e7b3b1336d63abe8972295">PCKEN_UART2</a>: 1</td></tr>
<tr class="memdesc:a7ca251cad6e7b3b1336d63abe8972295"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable UART2  <a href="#a7ca251cad6e7b3b1336d63abe8972295">More...</a><br /></td></tr>
<tr class="separator:a7ca251cad6e7b3b1336d63abe8972295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86d80118290d062d37e83b118301555"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#aa86d80118290d062d37e83b118301555">PCKEN_TIM4_TIM6</a>: 1</td></tr>
<tr class="memdesc:aa86d80118290d062d37e83b118301555"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM4/TIM6  <a href="#aa86d80118290d062d37e83b118301555">More...</a><br /></td></tr>
<tr class="separator:aa86d80118290d062d37e83b118301555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33dfe14bb24aa759f52c7e4226308801"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a33dfe14bb24aa759f52c7e4226308801">PCKEN_TIM2_TIM5</a>: 1</td></tr>
<tr class="memdesc:a33dfe14bb24aa759f52c7e4226308801"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM4/TIM6  <a href="#a33dfe14bb24aa759f52c7e4226308801">More...</a><br /></td></tr>
<tr class="separator:a33dfe14bb24aa759f52c7e4226308801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca448544a7e49899a1c19390dcb5121"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#abca448544a7e49899a1c19390dcb5121">PCKEN_TIM3</a>: 1</td></tr>
<tr class="memdesc:abca448544a7e49899a1c19390dcb5121"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM3  <a href="#abca448544a7e49899a1c19390dcb5121">More...</a><br /></td></tr>
<tr class="separator:abca448544a7e49899a1c19390dcb5121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10e66d4b726d01e803ba6574a6f6207"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ab10e66d4b726d01e803ba6574a6f6207">PCKEN_TIM1</a>: 1</td></tr>
<tr class="memdesc:ab10e66d4b726d01e803ba6574a6f6207"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM1  <a href="#ab10e66d4b726d01e803ba6574a6f6207">More...</a><br /></td></tr>
<tr class="separator:ab10e66d4b726d01e803ba6574a6f6207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03ea17b2169a96a437d11974e6ed0b1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#ae03ea17b2169a96a437d11974e6ed0b1">PCKENR1</a></td></tr>
<tr class="memdesc:ae03ea17b2169a96a437d11974e6ed0b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 (CLK_PCKENR1)  <a href="#ae03ea17b2169a96a437d11974e6ed0b1">More...</a><br /></td></tr>
<tr class="separator:ae03ea17b2169a96a437d11974e6ed0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780392237043d362b9ad0b7c033c765d"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac0279eddc303421e2cd1c8c74cc7abdd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ac0279eddc303421e2cd1c8c74cc7abdd">CSSEN</a>: 1</td></tr>
<tr class="memdesc:ac0279eddc303421e2cd1c8c74cc7abdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system enable.  <a href="#ac0279eddc303421e2cd1c8c74cc7abdd">More...</a><br /></td></tr>
<tr class="separator:ac0279eddc303421e2cd1c8c74cc7abdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876e43fb03d2100df58ab993463a930f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a876e43fb03d2100df58ab993463a930f">AUX</a>: 1</td></tr>
<tr class="memdesc:a876e43fb03d2100df58ab993463a930f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary oscillator connected to master clock.  <a href="#a876e43fb03d2100df58ab993463a930f">More...</a><br /></td></tr>
<tr class="separator:a876e43fb03d2100df58ab993463a930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae2d49bed69c9154f41879b8a09be9b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a6ae2d49bed69c9154f41879b8a09be9b">CSSDIE</a>: 1</td></tr>
<tr class="memdesc:a6ae2d49bed69c9154f41879b8a09be9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection interrupt enable.  <a href="#a6ae2d49bed69c9154f41879b8a09be9b">More...</a><br /></td></tr>
<tr class="separator:a6ae2d49bed69c9154f41879b8a09be9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e2c9fad84709886fe242134a131543"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a66e2c9fad84709886fe242134a131543">CSSD</a>: 1</td></tr>
<tr class="memdesc:a66e2c9fad84709886fe242134a131543"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection.  <a href="#a66e2c9fad84709886fe242134a131543">More...</a><br /></td></tr>
<tr class="separator:a66e2c9fad84709886fe242134a131543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780392237043d362b9ad0b7c033c765d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#a780392237043d362b9ad0b7c033c765d">CSSR</a></td></tr>
<tr class="memdesc:a780392237043d362b9ad0b7c033c765d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register (CLK_CSSR)  <a href="#a780392237043d362b9ad0b7c033c765d">More...</a><br /></td></tr>
<tr class="separator:a780392237043d362b9ad0b7c033c765d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1178cb23ba92bc3f6d8ba3dbe0d5da"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a53a12bdc09e38512769a4471cd5183e9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a53a12bdc09e38512769a4471cd5183e9">CCOEN</a>: 1</td></tr>
<tr class="memdesc:a53a12bdc09e38512769a4471cd5183e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output enable.  <a href="#a53a12bdc09e38512769a4471cd5183e9">More...</a><br /></td></tr>
<tr class="separator:a53a12bdc09e38512769a4471cd5183e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730bf15ecc0fb3afff849b8805ace99d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a730bf15ecc0fb3afff849b8805ace99d">CCOSEL</a>: 4</td></tr>
<tr class="memdesc:a730bf15ecc0fb3afff849b8805ace99d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection.  <a href="#a730bf15ecc0fb3afff849b8805ace99d">More...</a><br /></td></tr>
<tr class="separator:a730bf15ecc0fb3afff849b8805ace99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ffd06f5daf5b1118521651eb815390"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a93ffd06f5daf5b1118521651eb815390">CCORDY</a>: 1</td></tr>
<tr class="memdesc:a93ffd06f5daf5b1118521651eb815390"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output ready.  <a href="#a93ffd06f5daf5b1118521651eb815390">More...</a><br /></td></tr>
<tr class="separator:a93ffd06f5daf5b1118521651eb815390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14438bf08921c20fd1af50e31e50d979"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a14438bf08921c20fd1af50e31e50d979">CCOBSY</a>: 1</td></tr>
<tr class="memdesc:a14438bf08921c20fd1af50e31e50d979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output busy.  <a href="#a14438bf08921c20fd1af50e31e50d979">More...</a><br /></td></tr>
<tr class="separator:a14438bf08921c20fd1af50e31e50d979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1178cb23ba92bc3f6d8ba3dbe0d5da"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#ada1178cb23ba92bc3f6d8ba3dbe0d5da">CCOR</a></td></tr>
<tr class="memdesc:ada1178cb23ba92bc3f6d8ba3dbe0d5da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register (CLK_CCOR)  <a href="#ada1178cb23ba92bc3f6d8ba3dbe0d5da">More...</a><br /></td></tr>
<tr class="separator:ada1178cb23ba92bc3f6d8ba3dbe0d5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6090f6881c8ce7c4febc180c65206847"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 2</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acada6aff508a91ea4fe8afb367f53891"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#acada6aff508a91ea4fe8afb367f53891">PCKEN_AWU</a>: 1</td></tr>
<tr class="memdesc:acada6aff508a91ea4fe8afb367f53891"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable AWU  <a href="#acada6aff508a91ea4fe8afb367f53891">More...</a><br /></td></tr>
<tr class="separator:acada6aff508a91ea4fe8afb367f53891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024ea83f338af167b3acfd63184829fc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a024ea83f338af167b3acfd63184829fc">PCKEN_ADC</a>: 1</td></tr>
<tr class="memdesc:a024ea83f338af167b3acfd63184829fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable ADC  <a href="#a024ea83f338af167b3acfd63184829fc">More...</a><br /></td></tr>
<tr class="separator:a024ea83f338af167b3acfd63184829fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#ac1cfe56aaf6ec50a16af32c4812ade73">res2</a>: 3</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e5d1184e4235b2517790c72a6a4a95"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a60e5d1184e4235b2517790c72a6a4a95">PCKEN_CAN</a>: 1</td></tr>
<tr class="memdesc:a60e5d1184e4235b2517790c72a6a4a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable CAN  <a href="#a60e5d1184e4235b2517790c72a6a4a95">More...</a><br /></td></tr>
<tr class="separator:a60e5d1184e4235b2517790c72a6a4a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6090f6881c8ce7c4febc180c65206847"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#a6090f6881c8ce7c4febc180c65206847">PCKENR2</a></td></tr>
<tr class="memdesc:a6090f6881c8ce7c4febc180c65206847"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 (CLK_PCKENR2)  <a href="#a6090f6881c8ce7c4febc180c65206847">More...</a><br /></td></tr>
<tr class="separator:a6090f6881c8ce7c4febc180c65206847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9dd55b60f723f3260c9b3ce615af37"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a013304418fd21a183f36e32d3be0b163"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a013304418fd21a183f36e32d3be0b163">HSITRIM</a>: 4</td></tr>
<tr class="memdesc:a013304418fd21a183f36e32d3be0b163"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value (some devices only support 3 bits, see DS!)  <a href="#a013304418fd21a183f36e32d3be0b163">More...</a><br /></td></tr>
<tr class="separator:a013304418fd21a183f36e32d3be0b163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9dd55b60f723f3260c9b3ce615af37"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#aca9dd55b60f723f3260c9b3ce615af37">HSITRIMR</a></td></tr>
<tr class="memdesc:aca9dd55b60f723f3260c9b3ce615af37"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register (CLK_HSITRIMR)  <a href="#aca9dd55b60f723f3260c9b3ce615af37">More...</a><br /></td></tr>
<tr class="separator:aca9dd55b60f723f3260c9b3ce615af37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63bb4b3c7fc480419df5262526c6e60"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4a34764cb3da61e2c91a57c91eca81a1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a4a34764cb3da61e2c91a57c91eca81a1">SWIMCLK</a>: 1</td></tr>
<tr class="memdesc:a4a34764cb3da61e2c91a57c91eca81a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock divider.  <a href="#a4a34764cb3da61e2c91a57c91eca81a1">More...</a><br /></td></tr>
<tr class="separator:a4a34764cb3da61e2c91a57c91eca81a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_c_l_k__t.html#a29850f3918435f089b2e206b9da59936">res</a>: 7</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63bb4b3c7fc480419df5262526c6e60"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html#af63bb4b3c7fc480419df5262526c6e60">SWIMCCR</a></td></tr>
<tr class="memdesc:af63bb4b3c7fc480419df5262526c6e60"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register (CLK_SWIMCCR)  <a href="#af63bb4b3c7fc480419df5262526c6e60">More...</a><br /></td></tr>
<tr class="separator:af63bb4b3c7fc480419df5262526c6e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct for configuring/monitoring clock module (CLK) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00746">746</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a876e43fb03d2100df58ab993463a930f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876e43fb03d2100df58ab993463a930f">&#9670;&nbsp;</a></span>AUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> AUX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auxiliary oscillator connected to master clock. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00818">818</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a14438bf08921c20fd1af50e31e50d979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14438bf08921c20fd1af50e31e50d979">&#9670;&nbsp;</a></span>CCOBSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CCOBSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output busy. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00830">830</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a53a12bdc09e38512769a4471cd5183e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a12bdc09e38512769a4471cd5183e9">&#9670;&nbsp;</a></span>CCOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CCOEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00827">827</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a0ede6443acca6907423aff8cad30930f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ede6443acca6907423aff8cad30930f">&#9670;&nbsp;</a></span>CCOR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output register (CLK_CCOR) </p>

</div>
</div>
<a id="ada1178cb23ba92bc3f6d8ba3dbe0d5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1178cb23ba92bc3f6d8ba3dbe0d5da">&#9670;&nbsp;</a></span>CCOR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output register (CLK_CCOR) </p>

</div>
</div>
<a id="a93ffd06f5daf5b1118521651eb815390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93ffd06f5daf5b1118521651eb815390">&#9670;&nbsp;</a></span>CCORDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CCORDY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output ready. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00829">829</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a730bf15ecc0fb3afff849b8805ace99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730bf15ecc0fb3afff849b8805ace99d">&#9670;&nbsp;</a></span>CCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CCOSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00828">828</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa742341c22af871898d198c05b8b224b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa742341c22af871898d198c05b8b224b">&#9670;&nbsp;</a></span>CKDIVR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CKDIVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock divider register (CLK_CKDIVR) </p>

</div>
</div>
<a id="a6278be6dc151ce117052d4d3e2409c8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6278be6dc151ce117052d4d3e2409c8f">&#9670;&nbsp;</a></span>CKDIVR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CKDIVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock divider register (CLK_CKDIVR) </p>

</div>
</div>
<a id="a3e30ecedfee310ecab155bd4b7acd4ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e30ecedfee310ecab155bd4b7acd4ce">&#9670;&nbsp;</a></span>CKM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CKM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock master status bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00774">774</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a9f4c76131b8f4f9f36a2de6d8247b995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4c76131b8f4f9f36a2de6d8247b995">&#9670;&nbsp;</a></span>CMSR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CMSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock master status register (CLK_CMSR) </p>

</div>
</div>
<a id="a0d9cf7dbe6a7f54db85e323f7a23faab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9cf7dbe6a7f54db85e323f7a23faab">&#9670;&nbsp;</a></span>CMSR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CMSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock master status register (CLK_CMSR) </p>

</div>
</div>
<a id="aaaaf8f456a780273f0822e5120b4eeeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaaf8f456a780273f0822e5120b4eeeb">&#9670;&nbsp;</a></span>CPUDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CPUDIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU clock prescaler. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00796">796</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a66e2c9fad84709886fe242134a131543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66e2c9fad84709886fe242134a131543">&#9670;&nbsp;</a></span>CSSD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CSSD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock security system detection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00820">820</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a6ae2d49bed69c9154f41879b8a09be9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae2d49bed69c9154f41879b8a09be9b">&#9670;&nbsp;</a></span>CSSDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CSSDIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock security system detection interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00819">819</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ac0279eddc303421e2cd1c8c74cc7abdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0279eddc303421e2cd1c8c74cc7abdd">&#9670;&nbsp;</a></span>CSSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CSSEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock security system enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00817">817</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="abc96e22136d96512829c14ddd626bc76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc96e22136d96512829c14ddd626bc76">&#9670;&nbsp;</a></span>CSSR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CSSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock security system register (CLK_CSSR) </p>

</div>
</div>
<a id="a780392237043d362b9ad0b7c033c765d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780392237043d362b9ad0b7c033c765d">&#9670;&nbsp;</a></span>CSSR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CSSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock security system register (CLK_CSSR) </p>

</div>
</div>
<a id="aecfb4c38fd3e1029834d2bd9a483732a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecfb4c38fd3e1029834d2bd9a483732a">&#9670;&nbsp;</a></span>ECKR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ECKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External clock register (CLK_ECKR) </p>

</div>
</div>
<a id="ac56dfdb25b235957f17f627e4d1e6fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56dfdb25b235957f17f627e4d1e6fc5">&#9670;&nbsp;</a></span>ECKR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ECKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External clock register (CLK_ECKR) </p>

</div>
</div>
<a id="a9730dae0e3f8558554b184a0d2a26b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9730dae0e3f8558554b184a0d2a26b24">&#9670;&nbsp;</a></span>FHWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> FHWU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast wakeup from Halt/Active-halt modes enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00752">752</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a200b4206845fe18bd11387bb534dc76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a200b4206845fe18bd11387bb534dc76c">&#9670;&nbsp;</a></span>HSEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> HSEEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed external crystal oscillator enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00762">762</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="acf9ade7ed5b600a784d0403a64251228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9ade7ed5b600a784d0403a64251228">&#9670;&nbsp;</a></span>HSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> HSERDY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed external crystal oscillator ready. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00763">763</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ad74667b90ae2be69b8f25c0f0fcbd88e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad74667b90ae2be69b8f25c0f0fcbd88e">&#9670;&nbsp;</a></span>HSIDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> HSIDIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed internal clock prescaler. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00797">797</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a4474c2d9bb35a79ff2524a2e840b0dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4474c2d9bb35a79ff2524a2e840b0dec">&#9670;&nbsp;</a></span>HSIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> HSIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed internal RC oscillator enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00750">750</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a18ebdd34b21bc36a0581b47742730ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18ebdd34b21bc36a0581b47742730ac2">&#9670;&nbsp;</a></span>HSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> HSIRDY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed internal oscillator ready flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00751">751</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a013304418fd21a183f36e32d3be0b163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013304418fd21a183f36e32d3be0b163">&#9670;&nbsp;</a></span>HSITRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> HSITRIM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI trimming value (some devices only support 3 bits, see DS!) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00851">851</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab4b99c7f12c1ea4895cf9d8a650072e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4b99c7f12c1ea4895cf9d8a650072e1">&#9670;&nbsp;</a></span>HSITRIMR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   HSITRIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI clock calibration trimming register (CLK_HSITRIMR) </p>

</div>
</div>
<a id="aca9dd55b60f723f3260c9b3ce615af37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9dd55b60f723f3260c9b3ce615af37">&#9670;&nbsp;</a></span>HSITRIMR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   HSITRIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI clock calibration trimming register (CLK_HSITRIMR) </p>

</div>
</div>
<a id="ac554453148675cdd28b481b760b38e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac554453148675cdd28b481b760b38e4d">&#9670;&nbsp;</a></span>ICKR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ICKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal clock register (CLK_ICKR) </p>

</div>
</div>
<a id="a5affb51efbb56458b3ec616ff0bb07e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5affb51efbb56458b3ec616ff0bb07e2">&#9670;&nbsp;</a></span>ICKR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ICKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal clock register (CLK_ICKR) </p>

</div>
</div>
<a id="ad0325f538925596255970818018be728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0325f538925596255970818018be728">&#9670;&nbsp;</a></span>LSIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LSIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low speed internal RC oscillator enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00753">753</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ae66146c53f4bf754e91e6c43d11fa981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66146c53f4bf754e91e6c43d11fa981">&#9670;&nbsp;</a></span>LSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> LSIRDY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low speed internal oscillator ready flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00754">754</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a024ea83f338af167b3acfd63184829fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024ea83f338af167b3acfd63184829fc">&#9670;&nbsp;</a></span>PCKEN_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCKEN_ADC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable ADC </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00839">839</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="acada6aff508a91ea4fe8afb367f53891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acada6aff508a91ea4fe8afb367f53891">&#9670;&nbsp;</a></span>PCKEN_AWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCKEN_AWU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable AWU </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00838">838</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a60e5d1184e4235b2517790c72a6a4a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e5d1184e4235b2517790c72a6a4a95">&#9670;&nbsp;</a></span>PCKEN_CAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCKEN_CAN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable CAN </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00841">841</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aac2ae87bde6e3189bd5f858c08b84337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac2ae87bde6e3189bd5f858c08b84337">&#9670;&nbsp;</a></span>PCKEN_I2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCKEN_I2C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable I2C </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00804">804</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a45c496ea6165380c9dfef79d569e6f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c496ea6165380c9dfef79d569e6f5e">&#9670;&nbsp;</a></span>PCKEN_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCKEN_SPI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable SPI </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00805">805</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab10e66d4b726d01e803ba6574a6f6207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab10e66d4b726d01e803ba6574a6f6207">&#9670;&nbsp;</a></span>PCKEN_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCKEN_TIM1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable TIM1 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00811">811</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a33dfe14bb24aa759f52c7e4226308801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33dfe14bb24aa759f52c7e4226308801">&#9670;&nbsp;</a></span>PCKEN_TIM2_TIM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCKEN_TIM2_TIM5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable TIM4/TIM6 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00809">809</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="abca448544a7e49899a1c19390dcb5121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca448544a7e49899a1c19390dcb5121">&#9670;&nbsp;</a></span>PCKEN_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCKEN_TIM3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable TIM3 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00810">810</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa86d80118290d062d37e83b118301555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa86d80118290d062d37e83b118301555">&#9670;&nbsp;</a></span>PCKEN_TIM4_TIM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCKEN_TIM4_TIM6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable TIM4/TIM6 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00808">808</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2ae933f250d0c361e7c7ce4d949403ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ae933f250d0c361e7c7ce4d949403ef">&#9670;&nbsp;</a></span>PCKEN_UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCKEN_UART1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable UART1 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00806">806</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a7ca251cad6e7b3b1336d63abe8972295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca251cad6e7b3b1336d63abe8972295">&#9670;&nbsp;</a></span>PCKEN_UART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCKEN_UART2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable UART2 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00807">807</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a6c5c5ce2bd09bc7b83a4e45932b2d974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c5c5ce2bd09bc7b83a4e45932b2d974">&#9670;&nbsp;</a></span>PCKENR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PCKENR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock gating register 1 (CLK_PCKENR1) </p>

</div>
</div>
<a id="ae03ea17b2169a96a437d11974e6ed0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae03ea17b2169a96a437d11974e6ed0b1">&#9670;&nbsp;</a></span>PCKENR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PCKENR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock gating register 1 (CLK_PCKENR1) </p>

</div>
</div>
<a id="a6090f6881c8ce7c4febc180c65206847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6090f6881c8ce7c4febc180c65206847">&#9670;&nbsp;</a></span>PCKENR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PCKENR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock gating register 2 (CLK_PCKENR2) </p>

</div>
</div>
<a id="acd32b3eb83616d994d34ac706ba34458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd32b3eb83616d994d34ac706ba34458">&#9670;&nbsp;</a></span>PCKENR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PCKENR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock gating register 2 (CLK_PCKENR2) </p>

</div>
</div>
<a id="adbcc764cfa83634b82c0c60c09657162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbcc764cfa83634b82c0c60c09657162">&#9670;&nbsp;</a></span>REGAH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> REGAH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Regulator power off in Active-halt mode enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00755">755</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a29850f3918435f089b2e206b9da59936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29850f3918435f089b2e206b9da59936">&#9670;&nbsp;</a></span>res <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved, must be kept cleared. </p>
<p>Reserved register (1B)</p>
<p>Reserved. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00756">756</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a5a6d4f4123a113fbe2d966831810a93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a6d4f4123a113fbe2d966831810a93f">&#9670;&nbsp;</a></span>res <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (1B) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00769">769</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ac1cfe56aaf6ec50a16af32c4812ade73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1cfe56aaf6ec50a16af32c4812ade73">&#9670;&nbsp;</a></span>res2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>
<p>Reserved register (1B). Was CAN clock control (obsolete as of STM8 UM rev 7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00840">840</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ad26a47e55f2b44c0cac2e87d01a14509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad26a47e55f2b44c0cac2e87d01a14509">&#9670;&nbsp;</a></span>res2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t res2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register (1B). Was CAN clock control (obsolete as of STM8 UM rev 7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00846">846</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a3bd6e7e638e960902b1d5d412b899ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bd6e7e638e960902b1d5d412b899ded">&#9670;&nbsp;</a></span>SWBSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SWBSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch busy flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00786">786</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af9a5453ed0b29bc422b3784314c652f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9a5453ed0b29bc422b3784314c652f4">&#9670;&nbsp;</a></span>SWCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SWCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch control register (CLK_SWCR) </p>

</div>
</div>
<a id="ab901427b0f63cad3e3713b6bf60e90c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab901427b0f63cad3e3713b6bf60e90c6">&#9670;&nbsp;</a></span>SWCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SWCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch control register (CLK_SWCR) </p>

</div>
</div>
<a id="a23d18d3711fbcec36d05b0a8d12def41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d18d3711fbcec36d05b0a8d12def41">&#9670;&nbsp;</a></span>SWEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SWEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch start/stop enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00787">787</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ac40311e23bebd9f506edcc66ace96fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac40311e23bebd9f506edcc66ace96fc8">&#9670;&nbsp;</a></span>SWI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SWI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock master selection bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00780">780</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a9d34c649799eddc20e5d8f0152deb6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d34c649799eddc20e5d8f0152deb6cc">&#9670;&nbsp;</a></span>SWIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SWIEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock switch interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00788">788</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a85b1dadf33103fe3102783062d0e46e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b1dadf33103fe3102783062d0e46e9">&#9670;&nbsp;</a></span>SWIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SWIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock switch interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00789">789</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af63bb4b3c7fc480419df5262526c6e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af63bb4b3c7fc480419df5262526c6e60">&#9670;&nbsp;</a></span>SWIMCCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SWIMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SWIM clock control register (CLK_SWIMCCR) </p>

</div>
</div>
<a id="a1ed8a51a08efe436ae032c2fed21d4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ed8a51a08efe436ae032c2fed21d4a4">&#9670;&nbsp;</a></span>SWIMCCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SWIMCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SWIM clock control register (CLK_SWIMCCR) </p>

</div>
</div>
<a id="a4a34764cb3da61e2c91a57c91eca81a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a34764cb3da61e2c91a57c91eca81a1">&#9670;&nbsp;</a></span>SWIMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SWIMCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SWIM clock divider. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00858">858</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a70534775b073f677c662966e28001ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70534775b073f677c662966e28001ffd">&#9670;&nbsp;</a></span>SWR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock master switch register (CLK_SWR) </p>

</div>
</div>
<a id="a406138c234c9eb9d4a7ac16e0e09e099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a406138c234c9eb9d4a7ac16e0e09e099">&#9670;&nbsp;</a></span>SWR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock master switch register (CLK_SWR) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a></li>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8al/<a class="el" href="_s_t_m8_a_l_8h_source.html">STM8AL.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
