#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_00000263aac6ed20 .scope module, "DCT_Component" "DCT_Component" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "address";
    .port_info 3 /INPUT 32 "writedata";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "chipselect";
    .port_info 7 /OUTPUT 32 "readdata";
P_00000263aac6eeb0 .param/l "c1" 0 2 13, +C4<00000000000000000000010110001100>;
P_00000263aac6eee8 .param/l "c2" 0 2 14, +C4<00000000000000000000010100111010>;
P_00000263aac6ef20 .param/l "c3" 0 2 15, +C4<00000000000000000000010010110100>;
P_00000263aac6ef58 .param/l "c5" 0 2 16, +C4<00000000000000000000001100100101>;
P_00000263aac6ef90 .param/l "c6" 0 2 17, +C4<00000000000000000000001000101010>;
P_00000263aac6efc8 .param/l "c7" 0 2 18, +C4<00000000000000000000000100011011>;
P_00000263aac6f000 .param/l "s1" 0 2 19, +C4<00000000000000000000000000000011>;
P_00000263aac6f038 .param/l "s2" 0 2 20, +C4<00000000000000000000000000001010>;
P_00000263aac6f070 .param/l "s3" 0 2 21, +C4<00000000000000000000000000001101>;
o00000263aac83288 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000263aacddcc0_0 .net "address", 3 0, o00000263aac83288;  0 drivers
o00000263aac832b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000263aacddf40_0 .net "chipselect", 0 0, o00000263aac832b8;  0 drivers
o00000263aac832e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000263aacdd9a0_0 .net "clk", 0 0, o00000263aac832e8;  0 drivers
v00000263aacdc820_0 .var/s "data1", 31 0;
v00000263aacdc6e0_0 .var/s "data2", 31 0;
v00000263aacdc1e0_0 .var/s "data3", 31 0;
v00000263aacdc3c0_0 .var/s "data4", 31 0;
v00000263aacdc320_0 .var/s "data5", 31 0;
v00000263aacdc460_0 .var/s "data6", 31 0;
v00000263aacdc500_0 .var/s "data7", 31 0;
v00000263aacdc5a0_0 .var/s "data8", 31 0;
o00000263aac83318 .functor BUFZ 1, C4<z>; HiZ drive
v00000263aacdcdc0_0 .net "read", 0 0, o00000263aac83318;  0 drivers
v00000263aacdcf00_0 .var/s "readdata", 31 0;
o00000263aac83378 .functor BUFZ 1, C4<z>; HiZ drive
v00000263aacdc8c0_0 .net "reset", 0 0, o00000263aac83378;  0 drivers
v00000263aacdd720_0 .net/s "result1", 31 0, v00000263aacd9da0_0;  1 drivers
v00000263aacdca00_0 .net/s "result1_", 31 0, v00000263aacd9260_0;  1 drivers
v00000263aacdd7c0_0 .net/s "result2", 31 0, v00000263aacd93a0_0;  1 drivers
v00000263aacddd60_0 .net/s "result2_", 31 0, v00000263aacdd900_0;  1 drivers
v00000263aacdce60_0 .net/s "result3", 31 0, v00000263aacd9440_0;  1 drivers
v00000263aacdcfa0_0 .net/s "result3_", 31 0, v00000263aacdd360_0;  1 drivers
v00000263aacdd040_0 .net/s "result4", 31 0, v00000263aacd9620_0;  1 drivers
v00000263aacdcaa0_0 .net/s "result4_", 31 0, v00000263aacdc960_0;  1 drivers
v00000263aacdde00_0 .net/s "result5", 31 0, v00000263aacd9080_0;  1 drivers
v00000263aacdc640_0 .net/s "result5_", 31 0, v00000263aacd9300_0;  1 drivers
v00000263aacdd860_0 .net/s "result6", 31 0, v00000263aacdc140_0;  1 drivers
v00000263aacdcb40_0 .net/s "result6_", 31 0, v00000263aacddc20_0;  1 drivers
v00000263aacdc780_0 .net/s "result7", 31 0, v00000263aacdc0a0_0;  1 drivers
v00000263aacdcbe0_0 .net/s "result7_", 31 0, v00000263aacdd5e0_0;  1 drivers
v00000263aacdd180_0 .net/s "result8", 31 0, v00000263aacddae0_0;  1 drivers
v00000263aacdfa80_0 .net/s "result8_", 31 0, v00000263aacdd0e0_0;  1 drivers
o00000263aac833a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000263aacdfe40_0 .net "write", 0 0, o00000263aac833a8;  0 drivers
o00000263aac833d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000263aace08e0_0 .net/s "writedata", 31 0, o00000263aac833d8;  0 drivers
v00000263aace1100_0 .net/s "x0", 31 0, v00000263aac64e30_0;  1 drivers
v00000263aace0b60_0 .net/s "x1", 31 0, v00000263aac64ed0_0;  1 drivers
v00000263aace11a0_0 .net/s "x2", 31 0, v00000263aacd9800_0;  1 drivers
v00000263aace05c0_0 .net/s "x3", 31 0, v00000263aacd94e0_0;  1 drivers
v00000263aace0020_0 .net/s "x4", 31 0, v00000263aacd9940_0;  1 drivers
v00000263aace0e80_0 .net/s "x5", 31 0, v00000263aacd9f80_0;  1 drivers
v00000263aace0200_0 .net/s "x5_out", 31 0, v00000263aacd9ee0_0;  1 drivers
v00000263aace0520_0 .net/s "x6", 31 0, v00000263aacd9b20_0;  1 drivers
v00000263aace07a0_0 .net/s "x7", 31 0, v00000263aacd9d00_0;  1 drivers
v00000263aace0980_0 .net/s "x7_out", 31 0, v00000263aacd9c60_0;  1 drivers
v00000263aace00c0_0 .net/s "x8", 31 0, v00000263aacd98a0_0;  1 drivers
v00000263aace1380_0 .net/s "x8_out", 31 0, v00000263aacd9e40_0;  1 drivers
E_00000263aad2b5d0 .event posedge, v00000263aacdc8c0_0, v00000263aacdd9a0_0;
S_00000263aac66ce0 .scope module, "stage1" "DCT_Stage1" 2 31, 2 174 0, S_00000263aac6ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /INPUT 32 "data4";
    .port_info 4 /INPUT 32 "data5";
    .port_info 5 /INPUT 32 "data6";
    .port_info 6 /INPUT 32 "data7";
    .port_info 7 /INPUT 32 "data8";
    .port_info 8 /OUTPUT 32 "x0";
    .port_info 9 /OUTPUT 32 "x1";
    .port_info 10 /OUTPUT 32 "x2";
    .port_info 11 /OUTPUT 32 "x3";
    .port_info 12 /OUTPUT 32 "x5";
    .port_info 13 /OUTPUT 32 "x6";
    .port_info 14 /OUTPUT 32 "x7";
    .port_info 15 /OUTPUT 32 "x8";
v00000263aac13340_0 .net/s "data1", 31 0, v00000263aacdc820_0;  1 drivers
v00000263aac7b530_0 .net/s "data2", 31 0, v00000263aacdc6e0_0;  1 drivers
v00000263aac6f0b0_0 .net/s "data3", 31 0, v00000263aacdc1e0_0;  1 drivers
v00000263aac66f80_0 .net/s "data4", 31 0, v00000263aacdc3c0_0;  1 drivers
v00000263aac67020_0 .net/s "data5", 31 0, v00000263aacdc320_0;  1 drivers
v00000263aac670c0_0 .net/s "data6", 31 0, v00000263aacdc460_0;  1 drivers
v00000263aac64cf0_0 .net/s "data7", 31 0, v00000263aacdc500_0;  1 drivers
v00000263aac64d90_0 .net/s "data8", 31 0, v00000263aacdc5a0_0;  1 drivers
v00000263aac64e30_0 .var/s "x0", 31 0;
v00000263aac64ed0_0 .var/s "x1", 31 0;
v00000263aacd9800_0 .var/s "x2", 31 0;
v00000263aacd94e0_0 .var/s "x3", 31 0;
v00000263aacd9f80_0 .var/s "x5", 31 0;
v00000263aacd9b20_0 .var/s "x6", 31 0;
v00000263aacd9d00_0 .var/s "x7", 31 0;
v00000263aacd98a0_0 .var/s "x8", 31 0;
E_00000263aad2ba90/0 .event anyedge, v00000263aac13340_0, v00000263aac64d90_0, v00000263aac7b530_0, v00000263aac64cf0_0;
E_00000263aad2ba90/1 .event anyedge, v00000263aac6f0b0_0, v00000263aac670c0_0, v00000263aac66f80_0, v00000263aac67020_0;
E_00000263aad2ba90 .event/or E_00000263aad2ba90/0, E_00000263aad2ba90/1;
S_00000263aac64f70 .scope module, "stage2" "DCT_Stage2" 2 37, 2 193 0, S_00000263aac6ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x8";
    .port_info 1 /INPUT 32 "x5";
    .port_info 2 /INPUT 32 "x7";
    .port_info 3 /INPUT 32 "x6";
    .port_info 4 /OUTPUT 32 "x4";
    .port_info 5 /OUTPUT 32 "x5_out";
    .port_info 6 /OUTPUT 32 "x8_out";
    .port_info 7 /OUTPUT 32 "x7_out";
v00000263aacd9940_0 .var/s "x4", 31 0;
v00000263aacd99e0_0 .net/s "x5", 31 0, v00000263aacd9f80_0;  alias, 1 drivers
v00000263aacd9ee0_0 .var/s "x5_out", 31 0;
v00000263aacd9580_0 .net/s "x6", 31 0, v00000263aacd9b20_0;  alias, 1 drivers
v00000263aacd9bc0_0 .net/s "x7", 31 0, v00000263aacd9d00_0;  alias, 1 drivers
v00000263aacd9c60_0 .var/s "x7_out", 31 0;
v00000263aacd9a80_0 .net/s "x8", 31 0, v00000263aacd98a0_0;  alias, 1 drivers
v00000263aacd9e40_0 .var/s "x8_out", 31 0;
E_00000263aad2afd0 .event anyedge, v00000263aacd98a0_0, v00000263aacd9f80_0, v00000263aacd9d00_0, v00000263aacd9b20_0;
S_00000263aac62510 .scope module, "stage3" "DCT_Stage3" 2 42, 2 207 0, S_00000263aac6ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x4";
    .port_info 1 /INPUT 32 "x5_out";
    .port_info 2 /OUTPUT 32 "result1";
    .port_info 3 /OUTPUT 32 "result5";
v00000263aacd9da0_0 .var/s "result1", 31 0;
v00000263aacd9080_0 .var/s "result5", 31 0;
v00000263aacd9120_0 .net/s "x4", 31 0, v00000263aacd9940_0;  alias, 1 drivers
v00000263aacd91c0_0 .net/s "x5_out", 31 0, v00000263aacd9ee0_0;  alias, 1 drivers
E_00000263aad2b6d0 .event anyedge, v00000263aacd9940_0, v00000263aacd9ee0_0;
S_00000263aac626a0 .scope module, "stage3col" "DCT_Stage3Col" 2 47, 2 218 0, S_00000263aac6ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x4";
    .port_info 1 /INPUT 32 "x5_out";
    .port_info 2 /OUTPUT 32 "result1_";
    .port_info 3 /OUTPUT 32 "result5_";
P_00000263aac62830 .param/l "s1" 0 2 222, +C4<00000000000000000000000000000011>;
P_00000263aac62868 .param/l "s2" 0 2 223, +C4<00000000000000000000000000001010>;
P_00000263aac628a0 .param/l "s3" 0 2 224, +C4<00000000000000000000000000001101>;
v00000263aacd9260_0 .var/s "result1_", 31 0;
v00000263aacd9300_0 .var/s "result5_", 31 0;
v00000263aacd9760_0 .net/s "x4", 31 0, v00000263aacd9940_0;  alias, 1 drivers
v00000263aacd96c0_0 .net/s "x5_out", 31 0, v00000263aacd9ee0_0;  alias, 1 drivers
E_00000263aad2b2d0 .event anyedge, v00000263aacd9940_0, v00000263aacd9ee0_0, v00000263aacd9260_0, v00000263aacd9300_0;
S_00000263aac5e510 .scope module, "stage4" "DCT_Stage4" 2 52, 2 239 0, S_00000263aac6ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x0";
    .port_info 1 /INPUT 32 "x1";
    .port_info 2 /INPUT 32 "x2";
    .port_info 3 /INPUT 32 "x3";
    .port_info 4 /INPUT 32 "x8_out";
    .port_info 5 /INPUT 32 "x7_out";
    .port_info 6 /OUTPUT 32 "result3";
    .port_info 7 /OUTPUT 32 "result7";
    .port_info 8 /OUTPUT 32 "result8";
    .port_info 9 /OUTPUT 32 "result6";
    .port_info 10 /OUTPUT 32 "result4";
    .port_info 11 /OUTPUT 32 "result2";
P_00000263aac5e6a0 .param/l "c1" 0 2 244, +C4<00000000000000000000010110001100>;
P_00000263aac5e6d8 .param/l "c2" 0 2 245, +C4<00000000000000000000010100111010>;
P_00000263aac5e710 .param/l "c3" 0 2 246, +C4<00000000000000000000010010110100>;
P_00000263aac5e748 .param/l "c5" 0 2 247, +C4<00000000000000000000001100100101>;
P_00000263aac5e780 .param/l "c6" 0 2 248, +C4<00000000000000000000001000101010>;
P_00000263aac5e7b8 .param/l "c7" 0 2 249, +C4<00000000000000000000000100011011>;
P_00000263aac5e7f0 .param/l "s1" 0 2 250, +C4<00000000000000000000000000000011>;
P_00000263aac5e828 .param/l "s2" 0 2 251, +C4<00000000000000000000000000001010>;
P_00000263aac5e860 .param/l "s3" 0 2 252, +C4<00000000000000000000000000001101>;
v00000263aacd93a0_0 .var/s "result2", 31 0;
v00000263aacd9440_0 .var/s "result3", 31 0;
v00000263aacd9620_0 .var/s "result4", 31 0;
v00000263aacdc140_0 .var/s "result6", 31 0;
v00000263aacdc0a0_0 .var/s "result7", 31 0;
v00000263aacddae0_0 .var/s "result8", 31 0;
v00000263aacdd4a0_0 .net/s "x0", 31 0, v00000263aac64e30_0;  alias, 1 drivers
v00000263aacdd220_0 .net/s "x1", 31 0, v00000263aac64ed0_0;  alias, 1 drivers
v00000263aacdd540_0 .net/s "x2", 31 0, v00000263aacd9800_0;  alias, 1 drivers
v00000263aacdd2c0_0 .net/s "x3", 31 0, v00000263aacd94e0_0;  alias, 1 drivers
v00000263aacdc280_0 .net/s "x7_out", 31 0, v00000263aacd9c60_0;  alias, 1 drivers
v00000263aacddb80_0 .net/s "x8_out", 31 0, v00000263aacd9e40_0;  alias, 1 drivers
E_00000263aad2b310/0 .event anyedge, v00000263aacd9e40_0, v00000263aacd9c60_0, v00000263aac64e30_0, v00000263aac64ed0_0;
E_00000263aad2b310/1 .event anyedge, v00000263aacd9800_0, v00000263aacd94e0_0;
E_00000263aad2b310 .event/or E_00000263aad2b310/0, E_00000263aad2b310/1;
S_00000263aac12ce0 .scope module, "stage4col" "DCT_Stage4Col" 2 57, 2 266 0, S_00000263aac6ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x0";
    .port_info 1 /INPUT 32 "x1";
    .port_info 2 /INPUT 32 "x2";
    .port_info 3 /INPUT 32 "x3";
    .port_info 4 /INPUT 32 "x8_out";
    .port_info 5 /INPUT 32 "x7_out";
    .port_info 6 /OUTPUT 32 "result3_";
    .port_info 7 /OUTPUT 32 "result7_";
    .port_info 8 /OUTPUT 32 "result8_";
    .port_info 9 /OUTPUT 32 "result6_";
    .port_info 10 /OUTPUT 32 "result4_";
    .port_info 11 /OUTPUT 32 "result2_";
P_00000263aac12e70 .param/l "c1" 0 2 271, +C4<00000000000000000000010110001100>;
P_00000263aac12ea8 .param/l "c2" 0 2 272, +C4<00000000000000000000010100111010>;
P_00000263aac12ee0 .param/l "c3" 0 2 273, +C4<00000000000000000000010010110100>;
P_00000263aac12f18 .param/l "c5" 0 2 274, +C4<00000000000000000000001100100101>;
P_00000263aac12f50 .param/l "c6" 0 2 275, +C4<00000000000000000000001000101010>;
P_00000263aac12f88 .param/l "c7" 0 2 276, +C4<00000000000000000000000100011011>;
P_00000263aac12fc0 .param/l "s1" 0 2 277, +C4<00000000000000000000000000000011>;
P_00000263aac12ff8 .param/l "s2" 0 2 278, +C4<00000000000000000000000000001010>;
P_00000263aac13030 .param/l "s3" 0 2 279, +C4<00000000000000000000000000001101>;
v00000263aacdd900_0 .var/s "result2_", 31 0;
v00000263aacdd360_0 .var/s "result3_", 31 0;
v00000263aacdc960_0 .var/s "result4_", 31 0;
v00000263aacddc20_0 .var/s "result6_", 31 0;
v00000263aacdd5e0_0 .var/s "result7_", 31 0;
v00000263aacdd0e0_0 .var/s "result8_", 31 0;
v00000263aacdcd20_0 .net/s "x0", 31 0, v00000263aac64e30_0;  alias, 1 drivers
v00000263aacdcc80_0 .net/s "x1", 31 0, v00000263aac64ed0_0;  alias, 1 drivers
v00000263aacdd400_0 .net/s "x2", 31 0, v00000263aacd9800_0;  alias, 1 drivers
v00000263aacddea0_0 .net/s "x3", 31 0, v00000263aacd94e0_0;  alias, 1 drivers
v00000263aacdd680_0 .net/s "x7_out", 31 0, v00000263aacd9c60_0;  alias, 1 drivers
v00000263aacdda40_0 .net/s "x8_out", 31 0, v00000263aacd9e40_0;  alias, 1 drivers
    .scope S_00000263aac66ce0;
T_0 ;
    %wait E_00000263aad2ba90;
    %load/vec4 v00000263aac13340_0;
    %load/vec4 v00000263aac64d90_0;
    %add;
    %store/vec4 v00000263aacd98a0_0, 0, 32;
    %load/vec4 v00000263aac13340_0;
    %load/vec4 v00000263aac64d90_0;
    %sub;
    %store/vec4 v00000263aac64e30_0, 0, 32;
    %load/vec4 v00000263aac7b530_0;
    %load/vec4 v00000263aac64cf0_0;
    %add;
    %store/vec4 v00000263aacd9d00_0, 0, 32;
    %load/vec4 v00000263aac7b530_0;
    %load/vec4 v00000263aac64cf0_0;
    %sub;
    %store/vec4 v00000263aac64ed0_0, 0, 32;
    %load/vec4 v00000263aac6f0b0_0;
    %load/vec4 v00000263aac670c0_0;
    %add;
    %store/vec4 v00000263aacd9b20_0, 0, 32;
    %load/vec4 v00000263aac6f0b0_0;
    %load/vec4 v00000263aac670c0_0;
    %sub;
    %store/vec4 v00000263aacd9800_0, 0, 32;
    %load/vec4 v00000263aac66f80_0;
    %load/vec4 v00000263aac67020_0;
    %add;
    %store/vec4 v00000263aacd9f80_0, 0, 32;
    %load/vec4 v00000263aac66f80_0;
    %load/vec4 v00000263aac67020_0;
    %sub;
    %store/vec4 v00000263aacd94e0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000263aac64f70;
T_1 ;
    %wait E_00000263aad2afd0;
    %load/vec4 v00000263aacd9a80_0;
    %load/vec4 v00000263aacd99e0_0;
    %add;
    %store/vec4 v00000263aacd9940_0, 0, 32;
    %load/vec4 v00000263aacd9a80_0;
    %load/vec4 v00000263aacd99e0_0;
    %sub;
    %store/vec4 v00000263aacd9e40_0, 0, 32;
    %load/vec4 v00000263aacd9bc0_0;
    %load/vec4 v00000263aacd9580_0;
    %add;
    %store/vec4 v00000263aacd9ee0_0, 0, 32;
    %load/vec4 v00000263aacd9bc0_0;
    %load/vec4 v00000263aacd9580_0;
    %sub;
    %store/vec4 v00000263aacd9c60_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000263aac62510;
T_2 ;
    %wait E_00000263aad2b6d0;
    %load/vec4 v00000263aacd9120_0;
    %load/vec4 v00000263aacd91c0_0;
    %add;
    %store/vec4 v00000263aacd9da0_0, 0, 32;
    %load/vec4 v00000263aacd9120_0;
    %load/vec4 v00000263aacd91c0_0;
    %sub;
    %store/vec4 v00000263aacd9080_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000263aac626a0;
T_3 ;
    %wait E_00000263aad2b2d0;
    %load/vec4 v00000263aacd9760_0;
    %load/vec4 v00000263aacd96c0_0;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000263aacd9260_0, 0, 32;
    %load/vec4 v00000263aacd9760_0;
    %load/vec4 v00000263aacd96c0_0;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000263aacd9300_0, 0, 32;
    %vpi_call 2 231 "$display", "x4 = %d, x5_out = %d\012", v00000263aacd9760_0, v00000263aacd96c0_0 {0 0 0};
    %load/vec4 v00000263aacd9760_0;
    %load/vec4 v00000263aacd96c0_0;
    %add;
    %vpi_call 2 232 "$display", "%d\012", S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000263aacd9760_0;
    %load/vec4 v00000263aacd96c0_0;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call 2 233 "$display", "%d\012", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 234 "$display", "result1_ = %d, result5_ = %d", v00000263aacd9260_0, v00000263aacd9300_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000263aac5e510;
T_4 ;
    %wait E_00000263aad2b310;
    %load/vec4 v00000263aacddb80_0;
    %muli 1338, 0, 32;
    %load/vec4 v00000263aacdc280_0;
    %muli 554, 0, 32;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000263aacd9440_0, 0, 32;
    %load/vec4 v00000263aacddb80_0;
    %muli 554, 0, 32;
    %load/vec4 v00000263aacdc280_0;
    %muli 1338, 0, 32;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000263aacdc0a0_0, 0, 32;
    %load/vec4 v00000263aacdd4a0_0;
    %muli 283, 0, 32;
    %load/vec4 v00000263aacdd220_0;
    %muli 805, 0, 32;
    %sub;
    %load/vec4 v00000263aacdd540_0;
    %muli 1204, 0, 32;
    %add;
    %load/vec4 v00000263aacdd2c0_0;
    %muli 1420, 0, 32;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000263aacddae0_0, 0, 32;
    %load/vec4 v00000263aacdd4a0_0;
    %muli 805, 0, 32;
    %load/vec4 v00000263aacdd220_0;
    %muli 1420, 0, 32;
    %sub;
    %load/vec4 v00000263aacdd540_0;
    %muli 283, 0, 32;
    %add;
    %load/vec4 v00000263aacdd2c0_0;
    %muli 1204, 0, 32;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000263aacdc140_0, 0, 32;
    %load/vec4 v00000263aacdd4a0_0;
    %muli 1204, 0, 32;
    %load/vec4 v00000263aacdd220_0;
    %muli 283, 0, 32;
    %sub;
    %load/vec4 v00000263aacdd540_0;
    %muli 1420, 0, 32;
    %sub;
    %load/vec4 v00000263aacdd2c0_0;
    %muli 805, 0, 32;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000263aacd9620_0, 0, 32;
    %load/vec4 v00000263aacdd4a0_0;
    %muli 1420, 0, 32;
    %load/vec4 v00000263aacdd220_0;
    %muli 1204, 0, 32;
    %add;
    %load/vec4 v00000263aacdd540_0;
    %muli 805, 0, 32;
    %add;
    %load/vec4 v00000263aacdd2c0_0;
    %muli 283, 0, 32;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000263aacd93a0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000263aac12ce0;
T_5 ;
    %wait E_00000263aad2b310;
    %load/vec4 v00000263aacdda40_0;
    %muli 1338, 0, 32;
    %load/vec4 v00000263aacdd680_0;
    %muli 554, 0, 32;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000263aacdd360_0, 0, 32;
    %load/vec4 v00000263aacdda40_0;
    %muli 554, 0, 32;
    %load/vec4 v00000263aacdd680_0;
    %muli 1338, 0, 32;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000263aacdd5e0_0, 0, 32;
    %load/vec4 v00000263aacdcd20_0;
    %muli 283, 0, 32;
    %load/vec4 v00000263aacdcc80_0;
    %muli 805, 0, 32;
    %sub;
    %load/vec4 v00000263aacdd400_0;
    %muli 1204, 0, 32;
    %add;
    %load/vec4 v00000263aacddea0_0;
    %muli 1420, 0, 32;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000263aacdd0e0_0, 0, 32;
    %load/vec4 v00000263aacdcd20_0;
    %muli 805, 0, 32;
    %load/vec4 v00000263aacdcc80_0;
    %muli 1420, 0, 32;
    %sub;
    %load/vec4 v00000263aacdd400_0;
    %muli 283, 0, 32;
    %add;
    %load/vec4 v00000263aacddea0_0;
    %muli 1204, 0, 32;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000263aacddc20_0, 0, 32;
    %load/vec4 v00000263aacdcd20_0;
    %muli 1204, 0, 32;
    %load/vec4 v00000263aacdcc80_0;
    %muli 283, 0, 32;
    %sub;
    %load/vec4 v00000263aacdd400_0;
    %muli 1420, 0, 32;
    %sub;
    %load/vec4 v00000263aacddea0_0;
    %muli 805, 0, 32;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000263aacdc960_0, 0, 32;
    %load/vec4 v00000263aacdcd20_0;
    %muli 1420, 0, 32;
    %load/vec4 v00000263aacdcc80_0;
    %muli 1204, 0, 32;
    %add;
    %load/vec4 v00000263aacdd400_0;
    %muli 805, 0, 32;
    %add;
    %load/vec4 v00000263aacddea0_0;
    %muli 283, 0, 32;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000263aacdd900_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000263aac6ed20;
T_6 ;
    %wait E_00000263aad2b5d0;
    %load/vec4 v00000263aacdc8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000263aacdc820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000263aacdc6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000263aacdc1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000263aacdc3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000263aacdc320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000263aacdc460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000263aacdc500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000263aacdc5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000263aacdfe40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v00000263aacddf40_0;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000263aacddcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.5 ;
    %load/vec4 v00000263aace08e0_0;
    %assign/vec4 v00000263aacdc820_0, 0;
    %jmp T_6.13;
T_6.6 ;
    %load/vec4 v00000263aace08e0_0;
    %assign/vec4 v00000263aacdc6e0_0, 0;
    %jmp T_6.13;
T_6.7 ;
    %load/vec4 v00000263aace08e0_0;
    %assign/vec4 v00000263aacdc1e0_0, 0;
    %jmp T_6.13;
T_6.8 ;
    %load/vec4 v00000263aace08e0_0;
    %assign/vec4 v00000263aacdc3c0_0, 0;
    %jmp T_6.13;
T_6.9 ;
    %load/vec4 v00000263aace08e0_0;
    %assign/vec4 v00000263aacdc320_0, 0;
    %jmp T_6.13;
T_6.10 ;
    %load/vec4 v00000263aace08e0_0;
    %assign/vec4 v00000263aacdc460_0, 0;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v00000263aace08e0_0;
    %assign/vec4 v00000263aacdc500_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v00000263aace08e0_0;
    %assign/vec4 v00000263aacdc5a0_0, 0;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.2 ;
    %load/vec4 v00000263aacdcdc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.16, 9;
    %load/vec4 v00000263aacddf40_0;
    %and;
T_6.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v00000263aacddcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %jmp T_6.33;
T_6.17 ;
    %load/vec4 v00000263aacdd720_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.18 ;
    %load/vec4 v00000263aacdd7c0_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.19 ;
    %load/vec4 v00000263aacdce60_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.20 ;
    %load/vec4 v00000263aacdd040_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.21 ;
    %load/vec4 v00000263aacdde00_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.22 ;
    %load/vec4 v00000263aacdd860_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.23 ;
    %load/vec4 v00000263aacdc780_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.24 ;
    %load/vec4 v00000263aacdd180_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.25 ;
    %load/vec4 v00000263aacdca00_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.26 ;
    %load/vec4 v00000263aacddd60_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.27 ;
    %load/vec4 v00000263aacdcfa0_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.28 ;
    %load/vec4 v00000263aacdcaa0_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.29 ;
    %load/vec4 v00000263aacdc640_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.30 ;
    %load/vec4 v00000263aacdcb40_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.31 ;
    %load/vec4 v00000263aacdcbe0_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.32 ;
    %load/vec4 v00000263aacdfa80_0;
    %assign/vec4 v00000263aacdcf00_0, 0;
    %jmp T_6.33;
T_6.33 ;
    %pop/vec4 1;
T_6.14 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "DCT_COMPONENT.v";
