work > default
default : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/./work
std : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../std
ieee : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../ieee
vital2000 : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../vital2000
verilog : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../verilog
std_developerskit : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../std_developerskit
synopsys : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../synopsys
modelsim_lib : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../modelsim_lib
sv_std : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../sv_std
mtiAvm : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../avm
mtiRnm : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../rnm
mtiOvm : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../ovm-2.1.2
mtiUvm : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../uvm-1.1d
mtiUPF : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../upf_lib
mtiPA : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../pa_lib
floatfixlib : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../floatfixlib
mc2_lib : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../mc2_lib
flps_lib : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../flps_lib
osvvm : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../osvvm
mgc_ams : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../mgc_ams
ieee_env : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../ieee_env
infact : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../infact
vhdlopt_lib : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../vhdlopt_lib
vh_ux01v_lib : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/C:/QFT_2021.1/QFT_2021.1/QFT/V2021.1/win64/share/modeltech/win64/../vh_ux01v_lib
z0in_work_ctrl : D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/Simple_DSP/.//qcache/AN/zin_vopt_work
