// Seed: 1083729572
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    output supply0 id_0,
    output uwire id_1,
    output supply0 _id_2,
    input tri1 id_3,
    input tri0 id_4
);
  wire id_6 = id_3;
  wire id_7 = -1'b0;
  wire id_8 = id_7;
  logic [1 : (  -1  )] id_9;
  logic [1 : id_2] id_10;
  assign id_6 = id_6;
  module_0 modCall_1 (
      id_8,
      id_9
  );
  supply0 id_11 = -1 ? -1 : id_9;
  tri id_12 = -1'd0;
endmodule
