# Ignore all outputs
dataOutput/

# Ignore simulation inputs
InputFilesSim/
