/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [22:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [28:0] celloutsig_0_24z;
  wire [18:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire [15:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_37z;
  wire [23:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  reg [8:0] celloutsig_0_54z;
  wire [7:0] celloutsig_0_55z;
  wire [26:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [35:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_0z ? in_data[7] : celloutsig_0_1z[3]);
  assign celloutsig_0_50z = !(celloutsig_0_1z[5] ? celloutsig_0_0z : celloutsig_0_47z);
  assign celloutsig_1_14z = celloutsig_1_7z | ~(celloutsig_1_3z);
  assign celloutsig_0_8z = celloutsig_0_5z[0] | ~(celloutsig_0_2z);
  assign celloutsig_0_42z = celloutsig_0_5z[26] | celloutsig_0_12z[1];
  assign celloutsig_1_8z = celloutsig_1_2z | celloutsig_1_7z;
  assign celloutsig_1_12z = celloutsig_1_8z | celloutsig_1_6z[23];
  assign celloutsig_0_16z = celloutsig_0_12z[5] | celloutsig_0_11z;
  assign celloutsig_0_18z = celloutsig_0_9z[5] | in_data[74];
  assign celloutsig_0_41z = celloutsig_0_6z ^ celloutsig_0_11z;
  assign celloutsig_0_46z = celloutsig_0_16z ^ celloutsig_0_41z;
  assign celloutsig_0_6z = celloutsig_0_1z[2] ^ celloutsig_0_3z;
  assign celloutsig_0_13z = celloutsig_0_7z[0] ^ celloutsig_0_8z;
  assign celloutsig_0_17z = celloutsig_0_9z[6] ^ celloutsig_0_16z;
  assign celloutsig_0_20z = in_data[32] ^ celloutsig_0_17z;
  assign celloutsig_0_37z = { celloutsig_0_24z[4:3], celloutsig_0_21z } + { celloutsig_0_12z[3:2], celloutsig_0_17z };
  assign celloutsig_1_10z = { in_data[116:100], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z } >= { celloutsig_1_6z[29:9], celloutsig_1_8z };
  assign celloutsig_1_13z = { in_data[114:103], celloutsig_1_12z, celloutsig_1_9z } >= { in_data[186:178], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_17z[8:1], celloutsig_1_17z[2], celloutsig_1_13z, celloutsig_1_9z } >= { celloutsig_1_6z[22:13], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[18:14] > in_data[91:87];
  assign celloutsig_1_9z = { celloutsig_1_6z[10:9], celloutsig_1_4z } > celloutsig_1_6z[29:27];
  assign celloutsig_0_14z = { celloutsig_0_7z[6], celloutsig_0_6z, celloutsig_0_8z } > celloutsig_0_1z[2:0];
  assign celloutsig_0_22z = { in_data[47:15], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_18z } > { in_data[58:37], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_1_1z = celloutsig_1_0z[5:1] || celloutsig_1_0z[5:1];
  assign celloutsig_1_7z = { in_data[128:115], celloutsig_1_0z } || { in_data[132:114], celloutsig_1_4z };
  assign celloutsig_0_5z = { in_data[78:54], celloutsig_0_3z, celloutsig_0_2z } % { 1'h1, in_data[64:40], in_data[0] };
  assign celloutsig_0_7z = { in_data[84:82], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, in_data[67:65], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_9z[8:4], celloutsig_0_10z } % { 1'h1, celloutsig_0_1z[5:2], celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_24z[18:8], celloutsig_0_4z } % { 1'h1, celloutsig_0_25z[9:0], celloutsig_0_2z };
  assign celloutsig_0_55z = { celloutsig_0_30z[5], celloutsig_0_16z, celloutsig_0_50z, celloutsig_0_26z } % { 1'h1, celloutsig_0_35z[11:5] };
  assign celloutsig_0_1z = { in_data[23:20], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[28:22] };
  assign celloutsig_0_23z = { celloutsig_0_15z[1], celloutsig_0_13z, celloutsig_0_10z } % { 1'h1, in_data[24:23] };
  assign celloutsig_0_26z = { celloutsig_0_9z[5:2], celloutsig_0_3z } % { 1'h1, celloutsig_0_23z, celloutsig_0_6z };
  assign celloutsig_0_30z = { celloutsig_0_24z[13:8], celloutsig_0_13z } % { 1'h1, celloutsig_0_25z[6:3], celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_39z = celloutsig_0_5z[16] ? { celloutsig_0_1z[7:1], celloutsig_0_29z, in_data[6], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_20z } : { celloutsig_0_5z[21:17], 1'h0, celloutsig_0_5z[15:10], celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_29z };
  assign celloutsig_0_43z = celloutsig_0_24z[9] ? { celloutsig_0_31z[5:2], celloutsig_0_18z } : { celloutsig_0_31z[6:4], celloutsig_0_42z, celloutsig_0_20z };
  assign celloutsig_1_6z = celloutsig_1_3z ? { in_data[138:112], celloutsig_1_0z, 2'h3, celloutsig_1_1z } : in_data[183:148];
  assign celloutsig_0_29z = in_data[30] ? celloutsig_0_1z[7:4] : in_data[66:63];
  assign celloutsig_1_3z = in_data[174:171] != { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_11z = { in_data[78:77], celloutsig_0_8z } != { celloutsig_0_7z[0], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_47z = { celloutsig_0_46z, celloutsig_0_19z, celloutsig_0_29z } !== { celloutsig_0_37z[0], celloutsig_0_43z };
  assign celloutsig_1_2z = { in_data[179:177], celloutsig_1_0z, celloutsig_1_1z } !== in_data[189:180];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } !== { celloutsig_1_0z[2], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[90:61] !== { in_data[63:42], celloutsig_0_1z };
  assign celloutsig_1_0z = ~ in_data[102:97];
  assign celloutsig_0_9z = ~ in_data[57:49];
  assign celloutsig_0_19z = celloutsig_0_11z & celloutsig_0_0z;
  assign celloutsig_0_4z = ~^ { celloutsig_0_1z[7], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_35z = celloutsig_0_25z[18:3] ~^ in_data[19:4];
  assign celloutsig_0_24z = { celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_21z } ~^ { in_data[10:6], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_25z = celloutsig_0_24z[22:4] ~^ { celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_1_18z = ~((celloutsig_1_6z[30] & in_data[174]) | celloutsig_1_17z[9]);
  assign celloutsig_0_10z = ~((celloutsig_0_0z & celloutsig_0_1z[4]) | celloutsig_0_3z);
  assign celloutsig_0_21z = ~((celloutsig_0_5z[21] & celloutsig_0_4z) | celloutsig_0_16z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_54z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_54z = celloutsig_0_39z[9:1];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_15z = 23'h000000;
    else if (!clkin_data[0]) celloutsig_0_15z = { celloutsig_0_5z[25:4], celloutsig_0_14z };
  assign { celloutsig_1_17z[2:1], celloutsig_1_17z[9:3] } = ~ { celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_6z[21:15] };
  assign celloutsig_1_17z[0] = celloutsig_1_17z[2];
  assign { out_data[128], out_data[96], out_data[40:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
