/*
  This is a multi-line comment in verilog.
  It will not be included in the code snippet since it is outside of the backticks.
*/
// This is a single-line comment in verilog.

// This module represents a 4-bit Adder/Subtractor circuit
module adder_subtractor(
  input [3:0] A,
  input [3:0] B,
  input subtract, // subtract flag - 0 for add, 1 for subtract
  output [3:0] result,
  output carry // output carry bit 
);

  // This always block represents the main logic of the circuit
  always @(*) begin
    if (subtract) begin // if subtract flag is 1, perform subtraction
      result = A - B;
    end else begin // if subtract flag is 0, perform addition
      result = A + B;
    end
    carry = (result[3] ^ A[3] ^ B[3]) & (A[3] | B[3]); // calculate carry bit
  end
  
endmodule