-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_image : IN STD_LOGIC_VECTOR (63 downto 0);
    layer1_out_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    layer1_out_ce0 : OUT STD_LOGIC;
    layer1_out_we0 : OUT STD_LOGIC;
    layer1_out_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    grp_fu_179_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_179_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_179_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_179_p_ce : OUT STD_LOGIC;
    grp_fu_183_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_183_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_183_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_183_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_183_p_ce : OUT STD_LOGIC );
end;


architecture behav of dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3 is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_42FE0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000010111111100000000000000000";
    constant ap_const_lv32_3BA06E2D : STD_LOGIC_VECTOR (31 downto 0) := "00111011101000000110111000101101";
    constant ap_const_lv13_1880 : STD_LOGIC_VECTOR (12 downto 0) := "1100010000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv10_1C : STD_LOGIC_VECTOR (9 downto 0) := "0000011100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal icmp_ln36_reg_3010 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_3_reg_3088 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op198_readreq_state9 : BOOLEAN;
    signal ap_block_state9_io_grp6 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp6_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp6 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp16_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp16 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln36_reg_3010_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_2_reg_3096 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_2_reg_3096_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op362_read_state18 : BOOLEAN;
    signal ap_block_state18_pp0_stage8_iter1_grp16 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage8 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal conv1_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv1_b_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal conv1_w_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage0_grp7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp7_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage8_grp16 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7_grp5 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp5_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp5 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_grp14 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp14_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp14 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_grp4 : BOOLEAN;
    signal icmp_ln51_2_reg_3068 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage6_subdone_grp4_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_grp13 : BOOLEAN;
    signal icmp_ln51_2_reg_3068_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage5_subdone_grp13_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp13 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_grp1 : BOOLEAN;
    signal and_ln51_reg_3072 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage3_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_grp2 : BOOLEAN;
    signal icmp_ln51_reg_3058 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage4_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp2 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_grp11 : BOOLEAN;
    signal icmp_ln51_reg_3058_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage3_subdone_grp11_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp11 : BOOLEAN;
    signal ap_block_pp0_stage5_grp3 : BOOLEAN;
    signal and_ln51_1_reg_3092 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage5_subdone_grp3_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp3 : BOOLEAN;
    signal ap_block_pp0_stage4_grp12 : BOOLEAN;
    signal and_ln51_1_reg_3092_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage4_subdone_grp12_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp12 : BOOLEAN;
    signal ap_block_pp0_stage8_grp6 : BOOLEAN;
    signal ap_block_pp0_stage7_grp15 : BOOLEAN;
    signal icmp_ln51_3_reg_3088_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage7_subdone_grp15_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp15 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp8 : BOOLEAN;
    signal icmp_ln51_1_reg_3046 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_subdone_grp8_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp8 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_grp17 : BOOLEAN;
    signal icmp_ln51_1_reg_3046_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone_grp17_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp17 : BOOLEAN;
    signal and_ln51_3_reg_3100 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_grp18 : BOOLEAN;
    signal icmp_ln36_reg_3010_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_3_reg_3100_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_subdone_grp18_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp18 : BOOLEAN;
    signal reg_431 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op235_read_state12 : BOOLEAN;
    signal ap_block_state12_pp0_stage2_iter1_grp9 : BOOLEAN;
    signal ap_predicate_op243_readreq_state12 : BOOLEAN;
    signal ap_block_state12_io_grp9 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp9 : BOOLEAN;
    signal ap_predicate_op257_read_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage3_iter1_grp11 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp11 : BOOLEAN;
    signal ap_predicate_op273_read_state14 : BOOLEAN;
    signal ap_block_state14_pp0_stage4_iter1_grp12 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp12 : BOOLEAN;
    signal ap_predicate_op288_read_state15 : BOOLEAN;
    signal ap_block_state15_pp0_stage5_iter1_grp13 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp13 : BOOLEAN;
    signal ap_block_state16_pp0_stage6_iter1_grp14 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp14 : BOOLEAN;
    signal ap_predicate_op329_read_state17 : BOOLEAN;
    signal ap_block_state17_pp0_stage7_iter1_grp15 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp15 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_grp16 : BOOLEAN;
    signal ap_predicate_op396_read_state19 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter2_grp17 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp17 : BOOLEAN;
    signal ap_predicate_op433_read_state20 : BOOLEAN;
    signal ap_block_state20_pp0_stage1_iter2_grp18 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp18 : BOOLEAN;
    signal reg_435 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage6_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp0 : BOOLEAN;
    signal icmp_ln36_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op211_readreq_state10 : BOOLEAN;
    signal ap_block_state10_io_grp7 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln37_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_reg_3014 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_reg_3014_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_mid2_fu_566_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_mid2_reg_3023 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_predicate_op225_readreq_state11 : BOOLEAN;
    signal ap_block_state11_io_grp8 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp8 : BOOLEAN;
    signal x_mid2_reg_3023_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal x_mid2_reg_3023_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln37_fu_588_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln37_reg_3032 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln37_reg_3032_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln37_reg_3032_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_fu_600_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln46_reg_3039 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln51_1_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_1_reg_3046_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln51_fu_635_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln51_reg_3052 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln51_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln47_fu_649_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln47_reg_3062 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln51_2_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_2_reg_3068_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_reg_3072_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_reg_3076 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln47_1_fu_714_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln47_1_reg_3082 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln51_3_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_3_reg_3088_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_1_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_2_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_2_reg_3096_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_3_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln51_3_reg_3100_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_1_reg_3104 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_2_reg_3110 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln54_fu_854_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln54_reg_3116 : STD_LOGIC_VECTOR (9 downto 0);
    signal gmem_addr_3_reg_3123 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_fu_906_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln38_reg_3129 : STD_LOGIC_VECTOR (9 downto 0);
    signal gmem_addr_4_reg_3134 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_5_reg_3140 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_13_fu_1004_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln54_13_reg_3146 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln54_15_fu_1010_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln54_15_reg_3151 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln54_17_fu_1015_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln54_17_reg_3156 : STD_LOGIC_VECTOR (9 downto 0);
    signal gmem_addr_6_reg_3161 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_7_reg_3167 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_8_reg_3173 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln36_2_fu_1138_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln36_2_reg_3179 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln36_2_reg_3179_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln59_8_fu_1164_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln59_8_reg_3188 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln60_1_fu_1174_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln60_1_reg_3193 : STD_LOGIC_VECTOR (6 downto 0);
    signal bitcast_ln54_fu_1189_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_w_load_2_reg_3214 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln54_1_fu_1204_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_w_load_3_reg_3234 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln54_2_fu_1213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_w_load_reg_3244 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln54_3_fu_1228_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_w_load_1_reg_3259 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_sign_reg_3269 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln342_fu_1263_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_reg_3274 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_43_fu_1277_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_3279 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_fu_1295_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_reg_3284 : STD_LOGIC_VECTOR (8 downto 0);
    signal bitcast_ln54_4_fu_1303_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_w_load_4_reg_3294 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_6_fu_1370_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_6_reg_3304 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_sign_1_reg_3310 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln342_1_fu_1397_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_1_reg_3315 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_45_fu_1411_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_reg_3320 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_2_fu_1429_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_2_reg_3325 : STD_LOGIC_VECTOR (8 downto 0);
    signal bitcast_ln54_5_fu_1437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_w_load_5_reg_3335 : STD_LOGIC_VECTOR (7 downto 0);
    signal result_22_fu_1457_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_7_fu_1515_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_7_reg_3350 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_sign_2_reg_3356 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln342_2_fu_1542_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_2_reg_3361 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_47_fu_1556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_3366 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_4_fu_1574_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_4_reg_3371 : STD_LOGIC_VECTOR (8 downto 0);
    signal bitcast_ln54_6_fu_1582_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_w_load_6_reg_3381 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln60_fu_1604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln60_reg_3391 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_23_fu_1615_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_8_fu_1673_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_8_reg_3401 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_sign_3_reg_3407 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln342_3_fu_1700_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_3_reg_3412 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_49_fu_1714_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_3417 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_6_fu_1732_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_6_reg_3422 : STD_LOGIC_VECTOR (8 downto 0);
    signal bitcast_ln54_7_fu_1740_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_w_load_8_reg_3437 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln60_1_fu_1762_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln60_1_reg_3442 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_24_fu_1773_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_5_fu_1831_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_5_reg_3452 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_sign_4_reg_3458 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln342_4_fu_1858_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_4_reg_3463 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_51_fu_1872_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_3468 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_8_fu_1890_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_8_reg_3473 : STD_LOGIC_VECTOR (8 downto 0);
    signal bitcast_ln54_8_fu_1898_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_w_load_7_reg_3483 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln60_2_fu_1910_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln60_2_reg_3488 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_21_fu_1921_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_4_fu_1979_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_4_reg_3498 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_sign_5_reg_3504 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln342_5_fu_2006_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_5_reg_3509 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_53_fu_2020_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_3514 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_11_fu_2038_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_11_reg_3519 : STD_LOGIC_VECTOR (8 downto 0);
    signal result_fu_2064_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal result_reg_3524 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_9_fu_2122_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_9_reg_3529 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_sign_6_reg_3535 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln342_6_fu_2149_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_6_reg_3540 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_55_fu_2163_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3545 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_13_fu_2181_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_13_reg_3550 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln60_1_fu_2189_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln60_1_reg_3555 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln60_4_fu_2203_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln60_4_reg_3560 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_25_fu_2214_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_3_fu_2272_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_3_reg_3570 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_sign_7_reg_3576 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln342_7_fu_2299_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_7_reg_3581 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_57_fu_2313_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_reg_3586 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_15_fu_2331_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_15_reg_3591 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln60_2_fu_2342_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln60_2_reg_3596 : STD_LOGIC_VECTOR (16 downto 0);
    signal result_20_fu_2366_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_10_fu_2424_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_10_reg_3606 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_sign_8_reg_3612 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln342_8_fu_2451_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln342_8_reg_3617 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_59_fu_2465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_3622 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_17_fu_2483_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_17_reg_3627 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln60_4_fu_2491_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln60_4_reg_3632 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln60_6_fu_2503_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln60_6_reg_3637 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_26_fu_2514_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_11_fu_2572_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_11_reg_3647 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln60_7_fu_2589_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln60_7_reg_3658 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln64_fu_2642_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln64_reg_3673 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln64_fu_2648_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln64_reg_3678 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer1_out_addr_reg_3683 : STD_LOGIC_VECTOR (12 downto 0);
    signal layer1_out_addr_reg_3683_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln60_3_fu_2706_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln60_3_reg_3688 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln60_7_fu_2731_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln60_7_reg_3693 : STD_LOGIC_VECTOR (17 downto 0);
    signal sum_4_fu_2743_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sum_4_reg_3698 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_422_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_reg_3708 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_417_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_reg_3713 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_9_fu_2753_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_9_reg_3719 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln17_fu_2766_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln17_reg_3724 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln17_fu_2770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_3730 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_2794_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_3735 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_19_fu_2812_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln18_19_reg_3740 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln17_fu_2825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln17_reg_3745 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_3751 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln15_9_fu_2839_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln15_9_reg_3756 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_9_fu_2846_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_9_reg_3761 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_38_reg_3766 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_3771 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_2_fu_2880_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_2_reg_3776 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pixel_val_1_reg_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pixel_val_1_reg_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pixel_val_3_reg_335 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pixel_val_3_reg_335 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pixel_val_5_reg_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pixel_val_5_reg_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pixel_val_7_reg_357 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pixel_val_7_reg_357 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pixel_val_10_reg_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pixel_val_10_reg_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pixel_val_12_reg_379 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pixel_val_12_reg_379 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pixel_val_14_reg_390 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pixel_val_14_reg_390 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pixel_val_16_phi_fu_405_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal result_27_fu_2600_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln60_3_fu_1184_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3_grp0 : BOOLEAN;
    signal zext_ln60_4_fu_1199_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4_grp0 : BOOLEAN;
    signal zext_ln60_fu_1209_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5_grp0 : BOOLEAN;
    signal zext_ln60_2_fu_1223_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6_grp0 : BOOLEAN;
    signal zext_ln60_5_fu_1238_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7_grp0 : BOOLEAN;
    signal zext_ln60_6_fu_1313_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8_grp0 : BOOLEAN;
    signal zext_ln60_7_fu_1447_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal zext_ln60_9_fu_1595_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal zext_ln60_8_fu_1753_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal zext_ln36_fu_2611_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln64_4_fu_2689_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_fu_704_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_1_fu_781_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_2_fu_826_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_3_fu_896_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_4_fu_941_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_5_fu_991_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_6_fu_1047_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_7_fu_1083_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln54_8_fu_1119_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_op126_readreq_state4 : BOOLEAN;
    signal ap_block_state4_io_grp1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp1 : BOOLEAN;
    signal ap_predicate_op136_readreq_state5 : BOOLEAN;
    signal ap_block_state5_io_grp2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp2 : BOOLEAN;
    signal ap_predicate_op153_readreq_state6 : BOOLEAN;
    signal ap_block_state6_io_grp3 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp3 : BOOLEAN;
    signal ap_predicate_op166_readreq_state7 : BOOLEAN;
    signal ap_block_state7_io_grp4 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp4 : BOOLEAN;
    signal ap_block_state8_io_grp5 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp5 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_grp6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp7 : BOOLEAN;
    signal x_fu_184 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_loop_init : STD_LOGIC;
    signal y_fu_188 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten_fu_192 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal select_ln37_1_fu_494_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal oc_fu_196 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal indvar_flatten35_fu_200 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln36_1_fu_476_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten35_load : STD_LOGIC_VECTOR (12 downto 0);
    signal conv1_w_ce0_local : STD_LOGIC;
    signal conv1_w_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal conv1_b_ce0_local : STD_LOGIC;
    signal layer1_out_we0_local : STD_LOGIC;
    signal retval_0_i_fu_2933_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer1_out_ce0_local : STD_LOGIC;
    signal grp_fu_412_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_422_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_425_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln37_fu_488_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln46_1_fu_525_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln38_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln36_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln36_fu_518_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln36_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_3_fu_574_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln36_1_fu_531_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln46_2_fu_555_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln37_fu_596_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln46_1_mid2_fu_580_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_26_fu_624_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl6_fu_617_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln51_fu_631_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln38_2_fu_646_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln51_1_fu_655_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln54_1_fu_671_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_677_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln54_9_fu_685_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_2_fu_689_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_fu_694_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln38_1_fu_746_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln54_3_fu_749_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_18_fu_754_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln54_10_fu_762_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_4_fu_766_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_1_fu_771_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln51_1_fu_791_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln54_5_fu_794_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_21_fu_799_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln54_11_fu_807_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_6_fu_811_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_2_fu_816_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_41_fu_843_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_fu_836_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln54_7_fu_850_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln51_2_fu_860_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln54_7_fu_863_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln54_3_fu_869_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_fu_877_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_8_fu_881_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_3_fu_886_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln54_9_fu_909_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln54_4_fu_914_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_1_fu_922_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_10_fu_926_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_4_fu_931_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln51_fu_956_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln54_11_fu_959_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln54_5_fu_964_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_2_fu_972_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_12_fu_976_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_5_fu_981_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln54_3_fu_1001_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln54_fu_951_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln54_6_fu_1021_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_4_fu_1028_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_14_fu_1032_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_6_fu_1037_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln54_7_fu_1057_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_5_fu_1064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_16_fu_1068_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_7_fu_1073_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln54_8_fu_1093_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln54_6_fu_1100_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_18_fu_1104_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln54_8_fu_1109_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln36_fu_1132_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_1153_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln59_fu_1160_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln36_1_fu_1150_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln60_fu_1170_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln59_1_fu_1178_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln59_2_fu_1194_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln59_fu_1218_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln59_3_fu_1233_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_fu_1243_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_fu_1255_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_fu_1267_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_fu_1271_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_fu_1285_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_fu_1291_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln59_4_fu_1308_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mantissa_fu_1318_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_3_fu_1331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_fu_1327_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_fu_1334_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln18_fu_1338_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal shl_ln18_fu_1344_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_12_fu_1350_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_1360_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_1_fu_1377_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_1_fu_1389_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_1_fu_1401_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_1_fu_1405_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_1_fu_1419_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_2_fu_1425_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln59_5_fu_1442_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln59_fu_1452_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mantissa_1_fu_1463_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_5_fu_1476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_1_fu_1472_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_1_fu_1479_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln18_1_fu_1483_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal shl_ln18_1_fu_1489_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_19_fu_1495_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_1505_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_2_fu_1522_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_2_fu_1534_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_2_fu_1546_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_2_fu_1550_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_2_fu_1564_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_4_fu_1570_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln59_7_fu_1590_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln59_1_fu_1610_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mantissa_2_fu_1621_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_6_fu_1634_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_2_fu_1630_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_2_fu_1637_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln18_2_fu_1641_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal shl_ln18_2_fu_1647_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_22_fu_1653_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_1663_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_3_fu_1680_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_3_fu_1692_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_3_fu_1704_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_3_fu_1708_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_3_fu_1722_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_7_fu_1728_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln59_6_fu_1748_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln59_2_fu_1768_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mantissa_3_fu_1779_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_8_fu_1792_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_3_fu_1788_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_3_fu_1795_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln18_3_fu_1799_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal shl_ln18_3_fu_1805_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_24_fu_1811_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_1821_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_4_fu_1838_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_4_fu_1850_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_4_fu_1862_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_4_fu_1866_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_4_fu_1880_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_9_fu_1886_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln59_3_fu_1916_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mantissa_4_fu_1927_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_10_fu_1940_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_4_fu_1936_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_4_fu_1943_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln18_4_fu_1947_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal shl_ln18_4_fu_1953_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_28_fu_1959_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1969_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_5_fu_1986_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_5_fu_1998_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_5_fu_2010_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_5_fu_2014_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_5_fu_2028_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_11_fu_2034_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln59_4_fu_2059_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mantissa_5_fu_2070_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_12_fu_2083_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_5_fu_2079_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_5_fu_2086_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln18_5_fu_2090_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal shl_ln18_5_fu_2096_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_30_fu_2102_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_2112_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_6_fu_2129_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_6_fu_2141_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_6_fu_2153_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_6_fu_2157_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_6_fu_2171_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_13_fu_2177_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln60_3_fu_2053_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln59_5_fu_2209_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mantissa_6_fu_2220_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_14_fu_2233_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_6_fu_2229_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_6_fu_2236_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln18_6_fu_2240_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal shl_ln18_6_fu_2246_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_32_fu_2252_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_2262_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_7_fu_2279_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_7_fu_2291_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_7_fu_2303_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_7_fu_2307_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_7_fu_2321_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_15_fu_2327_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln60_10_fu_2339_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln47_fu_2197_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln59_6_fu_2361_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mantissa_7_fu_2372_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_16_fu_2385_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_7_fu_2381_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_7_fu_2388_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln18_7_fu_2392_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal shl_ln18_7_fu_2398_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_34_fu_2404_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_2414_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_8_fu_2431_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_8_fu_2443_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_8_fu_2455_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_8_fu_2459_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_8_fu_2473_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_17_fu_2479_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln60_5_fu_2355_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln59_7_fu_2509_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mantissa_8_fu_2520_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_18_fu_2533_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_8_fu_2529_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln18_8_fu_2536_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln18_8_fu_2540_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal shl_ln18_8_fu_2546_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_36_fu_2552_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_2562_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln59_8_fu_2595_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_2622_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl5_fu_2615_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln64_fu_2629_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln64_fu_2633_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln64_1_fu_2639_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_fu_2656_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_25_fu_2663_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln64_2_fu_2670_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln37_fu_2674_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln64_3_fu_2680_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln64_1_fu_2683_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln59_fu_2652_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln60_fu_2694_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln60_11_fu_2703_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln60_9_fu_2699_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2954_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln60_14_fu_2718_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln51_3_fu_2712_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln60_6_fu_2721_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln60_15_fu_2727_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln60_13_fu_2715_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln60_16_fu_2740_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln60_12_fu_2737_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_14_fu_2756_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_exp_9_fu_2776_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln317_9_fu_2784_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln317_9_fu_2788_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln18_9_fu_2802_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln18_19_fu_2808_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln17_2_fu_2820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mantissa_9_fu_2830_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln18_20_fu_2843_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln18_9_fu_2850_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal shl_ln18_9_fu_2866_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_39_fu_2870_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xs_sign_9_fu_2894_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln59_9_fu_2901_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln17_fu_2886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_2890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln17_fu_2913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_2_fu_2919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal retval_0_i_fu_2933_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_0_i_fu_2933_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_0_i_fu_2933_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_412_ce : STD_LOGIC;
    signal grp_fu_417_ce : STD_LOGIC;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal grp_fu_422_ce : STD_LOGIC;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal grp_fu_425_ce : STD_LOGIC;
    signal grp_fu_425_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage5_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_00001_grp0 : BOOLEAN;
    signal grp_fu_2954_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_3377 : BOOLEAN;
    signal ap_condition_3380 : BOOLEAN;
    signal retval_0_i_fu_2933_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal retval_0_i_fu_2933_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal retval_0_i_fu_2933_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component dense_int8_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dense_int8_sitofp_32s_32_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dense_int8_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dense_int8_mul_8s_8s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_int8_sparsemux_7_2_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dense_int8_mac_muladd_8s_8s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_b_Rbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_w_Rcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component dense_int8_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    conv1_b_U : component dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_b_Rbkb
    generic map (
        DataWidth => 15,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_b_address0,
        ce0 => conv1_b_ce0_local,
        q0 => conv1_b_q0);

    conv1_w_U : component dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_w_Rcud
    generic map (
        DataWidth => 8,
        AddressRange => 72,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_w_address0_local,
        ce0 => conv1_w_ce0_local,
        q0 => conv1_w_q0);

    fmul_32ns_32ns_32_4_max_dsp_1_U2 : component dense_int8_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_reg_3708,
        din1 => ap_const_lv32_3BA06E2D,
        ce => grp_fu_417_ce,
        dout => grp_fu_417_p2);

    sitofp_32s_32_6_no_dsp_1_U3 : component dense_int8_sitofp_32s_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_422_p0,
        ce => grp_fu_422_ce,
        dout => grp_fu_422_p1);

    mul_8s_8s_16_1_1_U5 : component dense_int8_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_reg_pp0_iter2_pixel_val_1_reg_324,
        din1 => conv1_w_load_reg_3244,
        dout => mul_ln60_fu_1604_p2);

    mul_8s_8s_16_1_1_U6 : component dense_int8_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_reg_pp0_iter2_pixel_val_3_reg_335,
        din1 => conv1_w_load_1_reg_3259,
        dout => mul_ln60_1_fu_1762_p2);

    mul_8s_8s_16_1_1_U7 : component dense_int8_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_reg_pp0_iter2_pixel_val_5_reg_346,
        din1 => conv1_w_load_2_reg_3214,
        dout => mul_ln60_2_fu_1910_p2);

    mul_8s_8s_16_1_1_U8 : component dense_int8_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_reg_pp0_iter2_pixel_val_7_reg_357,
        din1 => conv1_w_load_3_reg_3234,
        dout => mul_ln60_3_fu_2053_p2);

    mul_8s_8s_16_1_1_U9 : component dense_int8_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => result_reg_3524,
        din1 => conv1_w_load_4_reg_3294,
        dout => mul_ln60_4_fu_2203_p2);

    mul_8s_8s_16_1_1_U10 : component dense_int8_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_reg_pp0_iter2_pixel_val_10_reg_368,
        din1 => conv1_w_load_5_reg_3335,
        dout => mul_ln60_5_fu_2355_p2);

    mul_8s_8s_16_1_1_U11 : component dense_int8_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_reg_pp0_iter2_pixel_val_12_reg_379,
        din1 => conv1_w_load_6_reg_3381,
        dout => mul_ln60_6_fu_2503_p2);

    mul_8s_8s_16_1_1_U12 : component dense_int8_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_reg_pp0_iter2_pixel_val_14_reg_390,
        din1 => conv1_w_load_7_reg_3483,
        dout => mul_ln60_7_fu_2589_p2);

    sparsemux_7_2_8_1_1_U13 : component dense_int8_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_7F,
        din2 => retval_0_i_fu_2933_p6,
        def => retval_0_i_fu_2933_p7,
        sel => retval_0_i_fu_2933_p8,
        dout => retval_0_i_fu_2933_p9);

    mac_muladd_8s_8s_16s_16_4_1_U14 : component dense_int8_mac_muladd_8s_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_phi_mux_pixel_val_16_phi_fu_405_p4,
        din1 => conv1_w_load_8_reg_3437,
        din2 => mul_ln60_7_reg_3658,
        ce => grp_fu_2954_ce,
        dout => grp_fu_2954_p3);

    flow_control_loop_pipe_sequential_init_U : component dense_int8_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage8,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp17_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp17_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp17_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17)) then 
                        ap_block_pp0_stage0_subdone_grp17_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp7_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp7_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp7_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7)) then 
                        ap_block_pp0_stage0_subdone_grp7_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp18_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp18_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp18_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp18)) then 
                        ap_block_pp0_stage1_subdone_grp18_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp8_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp8_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp8_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp8)) then 
                        ap_block_pp0_stage1_subdone_grp8_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp11_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp11_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp11_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp11)) then 
                        ap_block_pp0_stage3_subdone_grp11_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp1_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp1)) then 
                        ap_block_pp0_stage3_subdone_grp1_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp12_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp12_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp12_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp12)) then 
                        ap_block_pp0_stage4_subdone_grp12_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp2_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2)) then 
                        ap_block_pp0_stage4_subdone_grp2_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp13_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp13_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp13_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp13)) then 
                        ap_block_pp0_stage5_subdone_grp13_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp3_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp3_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp3_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3)) then 
                        ap_block_pp0_stage5_subdone_grp3_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp14_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp14_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp14_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp14)) then 
                        ap_block_pp0_stage6_subdone_grp14_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp4_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp4_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp4_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4)) then 
                        ap_block_pp0_stage6_subdone_grp4_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp15_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp15_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp15_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp15)) then 
                        ap_block_pp0_stage7_subdone_grp15_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp5_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp5_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp5_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5)) then 
                        ap_block_pp0_stage7_subdone_grp5_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0)) then 
                        ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp16_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp16_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp16_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp16)) then 
                        ap_block_pp0_stage8_subdone_grp16_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp6_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp6_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp6_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6)) then 
                        ap_block_pp0_stage8_subdone_grp6_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage8)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_pixel_val_10_reg_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln51_3_reg_3088_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln36_reg_3010_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_pixel_val_10_reg_368 <= result_25_fu_2214_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_pixel_val_10_reg_368 <= ap_phi_reg_pp0_iter1_pixel_val_10_reg_368;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixel_val_12_reg_379_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln36_reg_3010_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_lv1_1 = and_ln51_2_reg_3096_pp0_iter2_reg))) then 
                ap_phi_reg_pp0_iter2_pixel_val_12_reg_379 <= result_20_fu_2366_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_pixel_val_12_reg_379 <= ap_phi_reg_pp0_iter1_pixel_val_12_reg_379;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixel_val_14_reg_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln51_1_reg_3046_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln36_reg_3010_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_pixel_val_14_reg_390 <= result_26_fu_2514_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_pixel_val_14_reg_390 <= ap_phi_reg_pp0_iter1_pixel_val_14_reg_390;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixel_val_1_reg_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln51_reg_3072_pp0_iter1_reg))) then 
                ap_phi_reg_pp0_iter2_pixel_val_1_reg_324 <= result_22_fu_1457_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_pixel_val_1_reg_324 <= ap_phi_reg_pp0_iter1_pixel_val_1_reg_324;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixel_val_3_reg_335_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln36_reg_3010_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln51_reg_3058_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_pixel_val_3_reg_335 <= result_23_fu_1615_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_pixel_val_3_reg_335 <= ap_phi_reg_pp0_iter1_pixel_val_3_reg_335;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixel_val_5_reg_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln36_reg_3010_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp9) and (ap_const_lv1_1 = and_ln51_1_reg_3092_pp0_iter1_reg))) then 
                ap_phi_reg_pp0_iter2_pixel_val_5_reg_346 <= result_24_fu_1773_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_pixel_val_5_reg_346 <= ap_phi_reg_pp0_iter1_pixel_val_5_reg_346;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pixel_val_7_reg_357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln51_2_reg_3068_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln36_reg_3010_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_pixel_val_7_reg_357 <= result_21_fu_1921_p3;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_pixel_val_7_reg_357 <= ap_phi_reg_pp0_iter1_pixel_val_7_reg_357;
            end if; 
        end if;
    end process;

    indvar_flatten35_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln36_fu_470_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten35_fu_200 <= add_ln36_1_fu_476_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten35_fu_200 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln36_fu_470_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_192 <= select_ln37_1_fu_494_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_192 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    oc_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
                oc_fu_196 <= ap_const_lv4_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then 
                oc_fu_196 <= select_ln36_2_fu_1138_p3;
            end if; 
        end if;
    end process;

    x_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
                x_fu_184 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp9) and (icmp_ln36_reg_3010 = ap_const_lv1_0))) then 
                x_fu_184 <= add_ln47_1_fu_714_p2;
            end if; 
        end if;
    end process;

    y_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
                y_fu_188 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp8_done_reg) and (icmp_ln36_reg_3010 = ap_const_lv1_0))) then 
                y_fu_188 <= select_ln37_fu_588_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp8_done_reg))) then
                add_ln46_reg_3039 <= add_ln46_fu_600_p2;
                icmp_ln51_1_reg_3046 <= icmp_ln51_1_fu_606_p2;
                icmp_ln51_1_reg_3046_pp0_iter1_reg <= icmp_ln51_1_reg_3046;
                icmp_ln51_1_reg_3046_pp0_iter2_reg <= icmp_ln51_1_reg_3046_pp0_iter1_reg;
                select_ln37_reg_3032 <= select_ln37_fu_588_p3;
                select_ln37_reg_3032_pp0_iter1_reg <= select_ln37_reg_3032;
                select_ln37_reg_3032_pp0_iter2_reg <= select_ln37_reg_3032_pp0_iter1_reg;
                x_mid2_reg_3023 <= x_mid2_fu_566_p3;
                x_mid2_reg_3023_pp0_iter1_reg <= x_mid2_reg_3023;
                x_mid2_reg_3023_pp0_iter2_reg <= x_mid2_reg_3023_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp9))) then
                add_ln47_1_reg_3082 <= add_ln47_1_fu_714_p2;
                add_ln47_reg_3062 <= add_ln47_fu_649_p2;
                and_ln51_1_reg_3092 <= and_ln51_1_fu_725_p2;
                and_ln51_1_reg_3092_pp0_iter1_reg <= and_ln51_1_reg_3092;
                and_ln51_2_reg_3096 <= and_ln51_2_fu_731_p2;
                and_ln51_2_reg_3096_pp0_iter1_reg <= and_ln51_2_reg_3096;
                and_ln51_2_reg_3096_pp0_iter2_reg <= and_ln51_2_reg_3096_pp0_iter1_reg;
                and_ln51_3_reg_3100 <= and_ln51_3_fu_736_p2;
                and_ln51_3_reg_3100_pp0_iter1_reg <= and_ln51_3_reg_3100;
                and_ln51_3_reg_3100_pp0_iter2_reg <= and_ln51_3_reg_3100_pp0_iter1_reg;
                and_ln51_reg_3072 <= and_ln51_fu_665_p2;
                and_ln51_reg_3072_pp0_iter1_reg <= and_ln51_reg_3072;
                gmem_addr_reg_3076 <= sext_ln54_fu_704_p1;
                icmp_ln51_2_reg_3068 <= icmp_ln51_2_fu_659_p2;
                icmp_ln51_2_reg_3068_pp0_iter1_reg <= icmp_ln51_2_reg_3068;
                icmp_ln51_2_reg_3068_pp0_iter2_reg <= icmp_ln51_2_reg_3068_pp0_iter1_reg;
                icmp_ln51_3_reg_3088 <= icmp_ln51_3_fu_719_p2;
                icmp_ln51_3_reg_3088_pp0_iter1_reg <= icmp_ln51_3_reg_3088;
                icmp_ln51_3_reg_3088_pp0_iter2_reg <= icmp_ln51_3_reg_3088_pp0_iter1_reg;
                icmp_ln51_reg_3058 <= icmp_ln51_fu_641_p2;
                icmp_ln51_reg_3058_pp0_iter1_reg <= icmp_ln51_reg_3058;
                    sub_ln51_reg_3052(10 downto 2) <= sub_ln51_fu_635_p2(10 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp15_done_reg))) then
                add_ln54_13_reg_3146 <= add_ln54_13_fu_1004_p2;
                add_ln54_15_reg_3151 <= add_ln54_15_fu_1010_p2;
                add_ln54_17_reg_3156 <= add_ln54_17_fu_1015_p2;
                gmem_addr_5_reg_3140 <= sext_ln54_5_fu_991_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                add_ln59_8_reg_3188 <= add_ln59_8_fu_1164_p2;
                mul_ln60_2_reg_3488 <= mul_ln60_2_fu_1910_p2;
                select_ln18_11_reg_3519 <= select_ln18_11_fu_2038_p3;
                sum_4_reg_3698 <= sum_4_fu_2743_p2;
                tmp_53_reg_3514 <= add_ln317_5_fu_2014_p2(8 downto 8);
                trunc_ln342_5_reg_3509 <= trunc_ln342_5_fu_2006_p1;
                val_4_reg_3498 <= val_4_fu_1979_p3;
                xs_sign_5_reg_3504 <= data_5_fu_1986_p1(31 downto 31);
                    zext_ln60_1_reg_3193(5 downto 0) <= zext_ln60_1_fu_1174_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                add_ln60_1_reg_3555 <= add_ln60_1_fu_2189_p2;
                result_reg_3524 <= result_fu_2064_p3;
                select_ln18_13_reg_3550 <= select_ln18_13_fu_2181_p3;
                tmp_55_reg_3545 <= add_ln317_6_fu_2157_p2(8 downto 8);
                trunc_ln342_6_reg_3540 <= trunc_ln342_6_fu_2149_p1;
                val_9_reg_3529 <= val_9_fu_2122_p3;
                val_reg_3713 <= grp_fu_417_p2;
                xs_sign_6_reg_3535 <= data_6_fu_2129_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                add_ln60_2_reg_3596 <= add_ln60_2_fu_2342_p2;
                data_9_reg_3719 <= data_9_fu_2753_p1;
                icmp_ln17_reg_3730 <= icmp_ln17_fu_2770_p2;
                mul_ln60_4_reg_3560 <= mul_ln60_4_fu_2203_p2;
                select_ln18_15_reg_3591 <= select_ln18_15_fu_2331_p3;
                select_ln18_19_reg_3740 <= select_ln18_19_fu_2812_p3;
                tmp_57_reg_3586 <= add_ln317_7_fu_2307_p2(8 downto 8);
                tmp_61_reg_3735 <= add_ln317_9_fu_2788_p2(8 downto 8);
                trunc_ln17_reg_3724 <= trunc_ln17_fu_2766_p1;
                trunc_ln342_7_reg_3581 <= trunc_ln342_7_fu_2299_p1;
                val_3_reg_3570 <= val_3_fu_2272_p3;
                xs_sign_7_reg_3576 <= data_7_fu_2279_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                add_ln60_3_reg_3688 <= add_ln60_3_fu_2706_p2;
                layer1_out_addr_reg_3683 <= zext_ln64_4_fu_2689_p1(13 - 1 downto 0);
                layer1_out_addr_reg_3683_pp0_iter4_reg <= layer1_out_addr_reg_3683;
                mul_ln60_reg_3391 <= mul_ln60_fu_1604_p2;
                select_ln18_6_reg_3422 <= select_ln18_6_fu_1732_p3;
                tmp_49_reg_3417 <= add_ln317_3_fu_1708_p2(8 downto 8);
                trunc_ln342_3_reg_3412 <= trunc_ln342_3_fu_1700_p1;
                val_8_reg_3401 <= val_8_fu_1673_p3;
                xs_sign_3_reg_3407 <= data_3_fu_1680_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))) then
                add_ln60_4_reg_3632 <= add_ln60_4_fu_2491_p2;
                or_ln17_reg_3745 <= or_ln17_fu_2825_p2;
                select_ln18_17_reg_3627 <= select_ln18_17_fu_2483_p3;
                tmp_38_reg_3766 <= lshr_ln18_9_fu_2850_p2(31 downto 24);
                tmp_59_reg_3622 <= add_ln317_8_fu_2459_p2(8 downto 8);
                trunc_ln342_8_reg_3617 <= trunc_ln342_8_fu_2451_p1;
                val_10_reg_3606 <= val_10_fu_2424_p3;
                xs_sign_8_reg_3612 <= data_8_fu_2431_p1(31 downto 31);
                    zext_ln15_9_reg_3756(23 downto 1) <= zext_ln15_9_fu_2839_p1(23 downto 1);
                    zext_ln18_9_reg_3761(31 downto 0) <= zext_ln18_9_fu_2846_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                add_ln60_7_reg_3693 <= add_ln60_7_fu_2731_p2;
                mul_ln60_1_reg_3442 <= mul_ln60_1_fu_1762_p2;
                select_ln18_8_reg_3473 <= select_ln18_8_fu_1890_p3;
                select_ln36_2_reg_3179 <= select_ln36_2_fu_1138_p3;
                select_ln36_2_reg_3179_pp0_iter2_reg <= select_ln36_2_reg_3179;
                tmp_51_reg_3468 <= add_ln317_4_fu_1866_p2(8 downto 8);
                trunc_ln342_4_reg_3463 <= trunc_ln342_4_fu_1858_p1;
                val_5_reg_3452 <= val_5_fu_1831_p3;
                xs_sign_4_reg_3458 <= data_4_fu_1838_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                add_ln64_reg_3673 <= add_ln64_fu_2642_p2;
                conv_i_reg_3708 <= grp_fu_422_p1;
                select_ln18_4_reg_3371 <= select_ln18_4_fu_1574_p3;
                tmp_47_reg_3366 <= add_ln317_2_fu_1550_p2(8 downto 8);
                trunc_ln342_2_reg_3361 <= trunc_ln342_2_fu_1542_p1;
                trunc_ln64_reg_3678 <= trunc_ln64_fu_2648_p1;
                val_7_reg_3350 <= val_7_fu_1515_p3;
                xs_sign_2_reg_3356 <= data_2_fu_1522_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then
                conv1_w_load_1_reg_3259 <= conv1_w_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                conv1_w_load_2_reg_3214 <= conv1_w_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                conv1_w_load_3_reg_3234 <= conv1_w_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then
                conv1_w_load_4_reg_3294 <= conv1_w_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                conv1_w_load_5_reg_3335 <= conv1_w_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                conv1_w_load_6_reg_3381 <= conv1_w_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                conv1_w_load_7_reg_3483 <= conv1_w_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                conv1_w_load_8_reg_3437 <= conv1_w_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))) then
                conv1_w_load_reg_3244 <= conv1_w_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp11_done_reg))) then
                gmem_addr_1_reg_3104 <= sext_ln54_1_fu_781_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp12_done_reg))) then
                gmem_addr_2_reg_3110 <= sext_ln54_2_fu_826_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp13_done_reg))) then
                gmem_addr_3_reg_3123 <= sext_ln54_3_fu_896_p1;
                    sub_ln54_reg_3116(9 downto 2) <= sub_ln54_fu_854_p2(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp14_done_reg))) then
                gmem_addr_4_reg_3134 <= sext_ln54_4_fu_941_p1;
                    zext_ln38_reg_3129(4 downto 0) <= zext_ln38_fu_906_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp16_done_reg))) then
                gmem_addr_6_reg_3161 <= sext_ln54_6_fu_1047_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg))) then
                gmem_addr_7_reg_3167 <= sext_ln54_7_fu_1083_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp18_done_reg))) then
                gmem_addr_8_reg_3173 <= sext_ln54_8_fu_1119_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln36_reg_3010 <= icmp_ln36_fu_470_p2;
                icmp_ln36_reg_3010_pp0_iter1_reg <= icmp_ln36_reg_3010;
                icmp_ln36_reg_3010_pp0_iter2_reg <= icmp_ln36_reg_3010_pp0_iter1_reg;
                icmp_ln37_reg_3014 <= icmp_ln37_fu_482_p2;
                icmp_ln37_reg_3014_pp0_iter1_reg <= icmp_ln37_reg_3014;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then
                mul_ln60_6_reg_3637 <= mul_ln60_6_fu_2503_p2;
                select_ln18_reg_3284 <= select_ln18_fu_1295_p3;
                tmp_43_reg_3279 <= add_ln317_fu_1271_p2(8 downto 8);
                trunc_ln342_reg_3274 <= trunc_ln342_fu_1263_p1;
                val_11_reg_3647 <= val_11_fu_2572_p3;
                val_2_reg_3776 <= val_2_fu_2880_p3;
                xs_sign_reg_3269 <= data_fu_1243_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then
                mul_ln60_7_reg_3658 <= mul_ln60_7_fu_2589_p2;
                select_ln18_2_reg_3325 <= select_ln18_2_fu_1429_p3;
                tmp_45_reg_3320 <= add_ln317_1_fu_1405_p2(8 downto 8);
                trunc_ln342_1_reg_3315 <= trunc_ln342_1_fu_1397_p1;
                val_6_reg_3304 <= val_6_fu_1370_p3;
                xs_sign_1_reg_3310 <= data_1_fu_1377_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp18_done_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp16_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp12_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp9)) 
    or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp11_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp13_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp14_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp15_done_reg)))) then
                reg_431 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)))) then
                reg_435 <= grp_fu_179_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))) then
                tmp_15_reg_3751 <= grp_fu_183_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then
                tmp_17_reg_3771 <= grp_fu_183_p_dout0;
            end if;
        end if;
    end process;
    sub_ln51_reg_3052(1 downto 0) <= "00";
    sub_ln54_reg_3116(1 downto 0) <= "00";
    zext_ln38_reg_3129(9 downto 5) <= "00000";
    zext_ln60_1_reg_3193(6) <= '0';
    zext_ln15_9_reg_3756(0) <= '0';
    zext_ln15_9_reg_3756(54 downto 24) <= "0000000000000000000000000000001";
    zext_ln18_9_reg_3761(54 downto 32) <= "00000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_idle_pp0, ap_block_pp0_stage8_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln317_1_fu_1405_p2 <= std_logic_vector(unsigned(zext_ln317_1_fu_1401_p1) + unsigned(ap_const_lv9_181));
    add_ln317_2_fu_1550_p2 <= std_logic_vector(unsigned(zext_ln317_2_fu_1546_p1) + unsigned(ap_const_lv9_181));
    add_ln317_3_fu_1708_p2 <= std_logic_vector(unsigned(zext_ln317_3_fu_1704_p1) + unsigned(ap_const_lv9_181));
    add_ln317_4_fu_1866_p2 <= std_logic_vector(unsigned(zext_ln317_4_fu_1862_p1) + unsigned(ap_const_lv9_181));
    add_ln317_5_fu_2014_p2 <= std_logic_vector(unsigned(zext_ln317_5_fu_2010_p1) + unsigned(ap_const_lv9_181));
    add_ln317_6_fu_2157_p2 <= std_logic_vector(unsigned(zext_ln317_6_fu_2153_p1) + unsigned(ap_const_lv9_181));
    add_ln317_7_fu_2307_p2 <= std_logic_vector(unsigned(zext_ln317_7_fu_2303_p1) + unsigned(ap_const_lv9_181));
    add_ln317_8_fu_2459_p2 <= std_logic_vector(unsigned(zext_ln317_8_fu_2455_p1) + unsigned(ap_const_lv9_181));
    add_ln317_9_fu_2788_p2 <= std_logic_vector(unsigned(zext_ln317_9_fu_2784_p1) + unsigned(ap_const_lv9_181));
    add_ln317_fu_1271_p2 <= std_logic_vector(unsigned(zext_ln317_fu_1267_p1) + unsigned(ap_const_lv9_181));
    add_ln36_1_fu_476_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten35_load) + unsigned(ap_const_lv13_1));
    add_ln36_fu_1132_p2 <= std_logic_vector(unsigned(oc_fu_196) + unsigned(ap_const_lv4_1));
    add_ln37_fu_488_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv10_1));
    add_ln46_1_fu_525_p2 <= std_logic_vector(unsigned(y_fu_188) + unsigned(ap_const_lv5_1));
    add_ln46_1_mid2_fu_580_p3 <= 
        add_ln46_3_fu_574_p2 when (and_ln36_fu_549_p2(0) = '1') else 
        select_ln36_1_fu_531_p3;
    add_ln46_2_fu_555_p2 <= std_logic_vector(unsigned(select_ln36_fu_518_p3) + unsigned(ap_const_lv5_1));
    add_ln46_3_fu_574_p2 <= std_logic_vector(unsigned(select_ln36_fu_518_p3) + unsigned(ap_const_lv5_2));
    add_ln46_fu_600_p2 <= std_logic_vector(unsigned(zext_ln37_fu_596_p1) + unsigned(ap_const_lv6_3F));
    add_ln47_1_fu_714_p2 <= std_logic_vector(unsigned(x_mid2_reg_3023) + unsigned(ap_const_lv5_1));
    add_ln47_fu_649_p2 <= std_logic_vector(unsigned(zext_ln38_2_fu_646_p1) + unsigned(ap_const_lv6_3F));
    add_ln54_10_fu_926_p2 <= std_logic_vector(unsigned(zext_ln54_1_fu_922_p1) + unsigned(input_image));
    add_ln54_11_fu_959_p2 <= std_logic_vector(unsigned(zext_ln51_fu_956_p1) + unsigned(sub_ln54_reg_3116));
    add_ln54_12_fu_976_p2 <= std_logic_vector(unsigned(zext_ln54_2_fu_972_p1) + unsigned(input_image));
    add_ln54_13_fu_1004_p2 <= std_logic_vector(unsigned(zext_ln54_3_fu_1001_p1) + unsigned(add_ln54_fu_951_p2));
    add_ln54_14_fu_1032_p2 <= std_logic_vector(unsigned(zext_ln54_4_fu_1028_p1) + unsigned(input_image));
    add_ln54_15_fu_1010_p2 <= std_logic_vector(unsigned(zext_ln38_reg_3129) + unsigned(add_ln54_fu_951_p2));
    add_ln54_16_fu_1068_p2 <= std_logic_vector(unsigned(zext_ln54_5_fu_1064_p1) + unsigned(input_image));
    add_ln54_17_fu_1015_p2 <= std_logic_vector(unsigned(zext_ln51_fu_956_p1) + unsigned(add_ln54_fu_951_p2));
    add_ln54_18_fu_1104_p2 <= std_logic_vector(unsigned(zext_ln54_6_fu_1100_p1) + unsigned(input_image));
    add_ln54_1_fu_671_p2 <= std_logic_vector(signed(sext_ln51_1_fu_655_p1) + signed(sub_ln51_fu_635_p2));
    add_ln54_2_fu_689_p2 <= std_logic_vector(signed(sext_ln54_9_fu_685_p1) + signed(input_image));
    add_ln54_3_fu_749_p2 <= std_logic_vector(unsigned(zext_ln38_1_fu_746_p1) + unsigned(sub_ln51_reg_3052));
    add_ln54_4_fu_766_p2 <= std_logic_vector(signed(sext_ln54_10_fu_762_p1) + signed(input_image));
    add_ln54_5_fu_794_p2 <= std_logic_vector(unsigned(zext_ln51_1_fu_791_p1) + unsigned(sub_ln51_reg_3052));
    add_ln54_6_fu_811_p2 <= std_logic_vector(signed(sext_ln54_11_fu_807_p1) + signed(input_image));
    add_ln54_7_fu_863_p2 <= std_logic_vector(signed(sext_ln51_2_fu_860_p1) + signed(sub_ln54_fu_854_p2));
    add_ln54_8_fu_881_p2 <= std_logic_vector(unsigned(zext_ln54_fu_877_p1) + unsigned(input_image));
    add_ln54_9_fu_909_p2 <= std_logic_vector(unsigned(zext_ln38_fu_906_p1) + unsigned(sub_ln54_reg_3116));
    add_ln54_fu_951_p2 <= std_logic_vector(unsigned(sub_ln54_reg_3116) + unsigned(ap_const_lv10_1C));
    add_ln59_1_fu_1178_p2 <= std_logic_vector(unsigned(zext_ln60_1_fu_1174_p1) + unsigned(ap_const_lv7_2));
    add_ln59_2_fu_1194_p2 <= std_logic_vector(unsigned(zext_ln60_1_reg_3193) + unsigned(ap_const_lv7_3));
    add_ln59_3_fu_1233_p2 <= std_logic_vector(unsigned(zext_ln60_1_reg_3193) + unsigned(ap_const_lv7_4));
    add_ln59_4_fu_1308_p2 <= std_logic_vector(unsigned(zext_ln60_1_reg_3193) + unsigned(ap_const_lv7_5));
    add_ln59_5_fu_1442_p2 <= std_logic_vector(unsigned(zext_ln60_1_reg_3193) + unsigned(ap_const_lv7_6));
    add_ln59_6_fu_1748_p2 <= std_logic_vector(unsigned(zext_ln60_1_reg_3193) + unsigned(ap_const_lv7_7));
    add_ln59_7_fu_1590_p2 <= std_logic_vector(unsigned(zext_ln60_1_reg_3193) + unsigned(ap_const_lv7_8));
    add_ln59_8_fu_1164_p2 <= std_logic_vector(unsigned(zext_ln59_fu_1160_p1) + unsigned(zext_ln36_1_fu_1150_p1));
    add_ln59_fu_1218_p2 <= std_logic_vector(unsigned(zext_ln60_1_reg_3193) + unsigned(ap_const_lv7_1));
    add_ln60_1_fu_2189_p2 <= std_logic_vector(unsigned(mul_ln60_2_reg_3488) + unsigned(mul_ln60_3_fu_2053_p2));
    add_ln60_2_fu_2342_p2 <= std_logic_vector(signed(sext_ln60_10_fu_2339_p1) + signed(sext_ln47_fu_2197_p1));
    add_ln60_3_fu_2706_p2 <= std_logic_vector(signed(sext_ln60_11_fu_2703_p1) + signed(sext_ln60_9_fu_2699_p1));
    add_ln60_4_fu_2491_p2 <= std_logic_vector(unsigned(mul_ln60_4_reg_3560) + unsigned(mul_ln60_5_fu_2355_p2));
    add_ln60_6_fu_2721_p2 <= std_logic_vector(signed(sext_ln60_14_fu_2718_p1) + signed(sext_ln51_3_fu_2712_p1));
    add_ln60_7_fu_2731_p2 <= std_logic_vector(signed(sext_ln60_15_fu_2727_p1) + signed(sext_ln60_13_fu_2715_p1));
    add_ln60_fu_2694_p2 <= std_logic_vector(signed(sext_ln59_fu_2652_p1) + signed(mul_ln60_reg_3391));
    add_ln64_1_fu_2683_p2 <= std_logic_vector(unsigned(sub_ln37_fu_2674_p2) + unsigned(zext_ln64_3_fu_2680_p1));
    add_ln64_fu_2642_p2 <= std_logic_vector(unsigned(sub_ln64_fu_2633_p2) + unsigned(zext_ln64_1_fu_2639_p1));
    and_ln17_fu_2886_p2 <= (tmp_15_reg_3751 and or_ln17_reg_3745);
    and_ln18_2_fu_2919_p2 <= (xor_ln17_fu_2913_p2 and and_ln18_fu_2890_p2);
    and_ln18_fu_2890_p2 <= (tmp_17_reg_3771 and or_ln17_reg_3745);
    and_ln36_fu_549_p2 <= (xor_ln36_fu_538_p2 and icmp_ln38_fu_543_p2);
    and_ln51_1_fu_725_p2 <= (icmp_ln51_fu_641_p2 and icmp_ln51_3_fu_719_p2);
    and_ln51_2_fu_731_p2 <= (icmp_ln51_2_fu_659_p2 and icmp_ln51_1_reg_3046);
    and_ln51_3_fu_736_p2 <= (icmp_ln51_3_fu_719_p2 and icmp_ln51_1_reg_3046);
    and_ln51_fu_665_p2 <= (icmp_ln51_fu_641_p2 and icmp_ln51_2_fu_659_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone_grp7_done_reg, ap_block_pp0_stage0_subdone_grp17_done_reg, ap_block_state19_pp0_stage0_iter2_grp17, ap_block_state10_io_grp7)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage0_iter2_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_io_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp17_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone_grp17_done_reg, ap_block_state19_pp0_stage0_iter2_grp17)
    begin
                ap_block_pp0_stage0_11001_grp17 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage0_iter2_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg));
    end process;


    ap_block_pp0_stage0_11001_grp7_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp7_done_reg, ap_block_state10_io_grp7)
    begin
                ap_block_pp0_stage0_11001_grp7 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_io_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone_grp7_done_reg, ap_block_pp0_stage0_subdone_grp17_done_reg, ap_block_state19_pp0_stage0_iter2_grp17, ap_block_state10_io_grp7)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage0_iter2_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_io_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_grp17_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone_grp17_done_reg, ap_block_state19_pp0_stage0_iter2_grp17)
    begin
                ap_block_pp0_stage0_subdone_grp17 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage0_iter2_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg));
    end process;


    ap_block_pp0_stage0_subdone_grp7_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp7_done_reg, ap_block_state10_io_grp7)
    begin
                ap_block_pp0_stage0_subdone_grp7 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_io_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage1_subdone_grp8_done_reg, ap_block_pp0_stage1_subdone_grp18_done_reg, ap_block_state20_pp0_stage1_iter2_grp18, ap_block_state11_io_grp8)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage1_iter2_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp18_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_io_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp8_done_reg)));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp18_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage1_subdone_grp18_done_reg, ap_block_state20_pp0_stage1_iter2_grp18)
    begin
                ap_block_pp0_stage1_11001_grp18 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage1_iter2_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp18_done_reg));
    end process;


    ap_block_pp0_stage1_11001_grp8_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone_grp8_done_reg, ap_block_state11_io_grp8)
    begin
                ap_block_pp0_stage1_11001_grp8 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_io_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp8_done_reg));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage1_subdone_grp8_done_reg, ap_block_pp0_stage1_subdone_grp18_done_reg, ap_block_state20_pp0_stage1_iter2_grp18, ap_block_state11_io_grp8)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage1_iter2_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp18_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_io_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp8_done_reg)));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_grp18_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage1_subdone_grp18_done_reg, ap_block_state20_pp0_stage1_iter2_grp18)
    begin
                ap_block_pp0_stage1_subdone_grp18 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage1_iter2_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp18_done_reg));
    end process;


    ap_block_pp0_stage1_subdone_grp8_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone_grp8_done_reg, ap_block_state11_io_grp8)
    begin
                ap_block_pp0_stage1_subdone_grp8 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_io_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp8_done_reg));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state12_pp0_stage2_iter1_grp9, ap_block_state12_io_grp9)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io_grp9) or (ap_const_boolean_1 = ap_block_state12_pp0_stage2_iter1_grp9)));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp9_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state12_pp0_stage2_iter1_grp9, ap_block_state12_io_grp9)
    begin
                ap_block_pp0_stage2_11001_grp9 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io_grp9) or (ap_const_boolean_1 = ap_block_state12_pp0_stage2_iter1_grp9)));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state12_pp0_stage2_iter1_grp9, ap_block_state12_io_grp9)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io_grp9) or (ap_const_boolean_1 = ap_block_state12_pp0_stage2_iter1_grp9)));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp1_done_reg, ap_block_pp0_stage3_subdone_grp11_done_reg, ap_block_state13_pp0_stage3_iter1_grp11, ap_block_state4_io_grp1)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage3_iter1_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp11_done_reg)) or ((ap_const_boolean_1 = ap_block_state4_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp1_done_reg)));
    end process;

        ap_block_pp0_stage3_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp1_done_reg, ap_block_state4_io_grp1)
    begin
                ap_block_pp0_stage3_11001_grp1 <= ((ap_const_boolean_1 = ap_block_state4_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage3_11001_grp11_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp11_done_reg, ap_block_state13_pp0_stage3_iter1_grp11)
    begin
                ap_block_pp0_stage3_11001_grp11 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage3_iter1_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp11_done_reg));
    end process;

        ap_block_pp0_stage3_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp1_done_reg, ap_block_pp0_stage3_subdone_grp11_done_reg, ap_block_state13_pp0_stage3_iter1_grp11, ap_block_state4_io_grp1)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage3_iter1_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp11_done_reg)) or ((ap_const_boolean_1 = ap_block_state4_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp1_done_reg)));
    end process;

        ap_block_pp0_stage3_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp1_done_reg, ap_block_state4_io_grp1)
    begin
                ap_block_pp0_stage3_subdone_grp1 <= ((ap_const_boolean_1 = ap_block_state4_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage3_subdone_grp11_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp11_done_reg, ap_block_state13_pp0_stage3_iter1_grp11)
    begin
                ap_block_pp0_stage3_subdone_grp11 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage3_iter1_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp11_done_reg));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_block_pp0_stage4_subdone_grp12_done_reg, ap_block_state14_pp0_stage4_iter1_grp12, ap_block_state5_io_grp2)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage4_iter1_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp12_done_reg)) or ((ap_const_boolean_1 = ap_block_state5_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg)));
    end process;

        ap_block_pp0_stage4_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_grp12_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage4_subdone_grp12_done_reg, ap_block_state14_pp0_stage4_iter1_grp12)
    begin
                ap_block_pp0_stage4_11001_grp12 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage4_iter1_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp12_done_reg));
    end process;


    ap_block_pp0_stage4_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_block_state5_io_grp2)
    begin
                ap_block_pp0_stage4_11001_grp2 <= ((ap_const_boolean_1 = ap_block_state5_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg));
    end process;

        ap_block_pp0_stage4_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_block_pp0_stage4_subdone_grp12_done_reg, ap_block_state14_pp0_stage4_iter1_grp12, ap_block_state5_io_grp2)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage4_iter1_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp12_done_reg)) or ((ap_const_boolean_1 = ap_block_state5_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg)));
    end process;

        ap_block_pp0_stage4_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_grp12_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage4_subdone_grp12_done_reg, ap_block_state14_pp0_stage4_iter1_grp12)
    begin
                ap_block_pp0_stage4_subdone_grp12 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage4_iter1_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp12_done_reg));
    end process;


    ap_block_pp0_stage4_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_block_state5_io_grp2)
    begin
                ap_block_pp0_stage4_subdone_grp2 <= ((ap_const_boolean_1 = ap_block_state5_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg));
    end process;

        ap_block_pp0_stage5_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp13_done_reg, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_block_state15_pp0_stage5_iter1_grp13, ap_block_state6_io_grp3)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage5_iter1_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp13_done_reg)) or ((ap_const_boolean_1 = ap_block_state6_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg)));
    end process;

        ap_block_pp0_stage5_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_grp13_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage5_subdone_grp13_done_reg, ap_block_state15_pp0_stage5_iter1_grp13)
    begin
                ap_block_pp0_stage5_11001_grp13 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage5_iter1_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp13_done_reg));
    end process;


    ap_block_pp0_stage5_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_block_state6_io_grp3)
    begin
                ap_block_pp0_stage5_11001_grp3 <= ((ap_const_boolean_1 = ap_block_state6_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg));
    end process;

        ap_block_pp0_stage5_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp13_done_reg, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_block_state15_pp0_stage5_iter1_grp13, ap_block_state6_io_grp3)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage5_iter1_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp13_done_reg)) or ((ap_const_boolean_1 = ap_block_state6_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg)));
    end process;

        ap_block_pp0_stage5_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_grp13_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage5_subdone_grp13_done_reg, ap_block_state15_pp0_stage5_iter1_grp13)
    begin
                ap_block_pp0_stage5_subdone_grp13 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage5_iter1_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp13_done_reg));
    end process;


    ap_block_pp0_stage5_subdone_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_block_state6_io_grp3)
    begin
                ap_block_pp0_stage5_subdone_grp3 <= ((ap_const_boolean_1 = ap_block_state6_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg));
    end process;

        ap_block_pp0_stage6_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp14_done_reg, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_block_state16_pp0_stage6_iter1_grp14, ap_block_state7_io_grp4)
    begin
                ap_block_pp0_stage6_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state16_pp0_stage6_iter1_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp14_done_reg)) or ((ap_const_boolean_1 = ap_block_state7_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg)));
    end process;

        ap_block_pp0_stage6_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_grp14_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage6_subdone_grp14_done_reg, ap_block_state16_pp0_stage6_iter1_grp14)
    begin
                ap_block_pp0_stage6_11001_grp14 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state16_pp0_stage6_iter1_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp14_done_reg));
    end process;


    ap_block_pp0_stage6_11001_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_block_state7_io_grp4)
    begin
                ap_block_pp0_stage6_11001_grp4 <= ((ap_const_boolean_1 = ap_block_state7_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg));
    end process;

        ap_block_pp0_stage6_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp14_done_reg, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_block_state16_pp0_stage6_iter1_grp14, ap_block_state7_io_grp4)
    begin
                ap_block_pp0_stage6_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state16_pp0_stage6_iter1_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp14_done_reg)) or ((ap_const_boolean_1 = ap_block_state7_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg)));
    end process;

        ap_block_pp0_stage6_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_grp14_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage6_subdone_grp14_done_reg, ap_block_state16_pp0_stage6_iter1_grp14)
    begin
                ap_block_pp0_stage6_subdone_grp14 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state16_pp0_stage6_iter1_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp14_done_reg));
    end process;


    ap_block_pp0_stage6_subdone_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_block_state7_io_grp4)
    begin
                ap_block_pp0_stage6_subdone_grp4 <= ((ap_const_boolean_1 = ap_block_state7_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_block_pp0_stage7_subdone_grp15_done_reg, ap_block_state17_pp0_stage7_iter1_grp15, ap_block_state8_io_grp5)
    begin
                ap_block_pp0_stage7_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage7_iter1_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp15_done_reg)) or ((ap_const_boolean_1 = ap_block_state8_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg)));
    end process;

        ap_block_pp0_stage7_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_grp15_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage7_subdone_grp15_done_reg, ap_block_state17_pp0_stage7_iter1_grp15)
    begin
                ap_block_pp0_stage7_11001_grp15 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage7_iter1_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp15_done_reg));
    end process;


    ap_block_pp0_stage7_11001_grp5_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_block_state8_io_grp5)
    begin
                ap_block_pp0_stage7_11001_grp5 <= ((ap_const_boolean_1 = ap_block_state8_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg));
    end process;

        ap_block_pp0_stage7_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_block_pp0_stage7_subdone_grp15_done_reg, ap_block_state17_pp0_stage7_iter1_grp15, ap_block_state8_io_grp5)
    begin
                ap_block_pp0_stage7_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage7_iter1_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp15_done_reg)) or ((ap_const_boolean_1 = ap_block_state8_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg)));
    end process;

        ap_block_pp0_stage7_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_grp15_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage7_subdone_grp15_done_reg, ap_block_state17_pp0_stage7_iter1_grp15)
    begin
                ap_block_pp0_stage7_subdone_grp15 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage7_iter1_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp15_done_reg));
    end process;


    ap_block_pp0_stage7_subdone_grp5_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_block_state8_io_grp5)
    begin
                ap_block_pp0_stage7_subdone_grp5 <= ((ap_const_boolean_1 = ap_block_state8_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg));
    end process;


    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state9_io_grp6, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_block_pp0_stage8_subdone_grp16_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_state18_pp0_stage8_iter1_grp16)
    begin
                ap_block_pp0_stage8_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage8_iter1_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp16_done_reg)) or ((ap_const_boolean_1 = ap_block_state9_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg)));
    end process;

        ap_block_pp0_stage8_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_grp16_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage8_subdone_grp16_done_reg, ap_block_state18_pp0_stage8_iter1_grp16)
    begin
                ap_block_pp0_stage8_11001_grp16 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage8_iter1_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp16_done_reg));
    end process;


    ap_block_pp0_stage8_11001_grp6_assign_proc : process(ap_block_state9_io_grp6, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage8_11001_grp6 <= ((ap_const_boolean_1 = ap_block_state9_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg));
    end process;

        ap_block_pp0_stage8_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state9_io_grp6, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_block_pp0_stage8_subdone_grp16_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_state18_pp0_stage8_iter1_grp16)
    begin
                ap_block_pp0_stage8_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage8_iter1_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp16_done_reg)) or ((ap_const_boolean_1 = ap_block_state9_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg)));
    end process;

        ap_block_pp0_stage8_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_grp16_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage8_subdone_grp16_done_reg, ap_block_state18_pp0_stage8_iter1_grp16)
    begin
                ap_block_pp0_stage8_subdone_grp16 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage8_iter1_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp16_done_reg));
    end process;


    ap_block_pp0_stage8_subdone_grp6_assign_proc : process(ap_block_state9_io_grp6, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage8_subdone_grp6 <= ((ap_const_boolean_1 = ap_block_state9_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg));
    end process;


    ap_block_state10_io_grp7_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op211_readreq_state10)
    begin
                ap_block_state10_io_grp7 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (ap_predicate_op211_readreq_state10 = ap_const_boolean_1));
    end process;


    ap_block_state11_io_grp8_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op225_readreq_state11)
    begin
                ap_block_state11_io_grp8 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (ap_predicate_op225_readreq_state11 = ap_const_boolean_1));
    end process;


    ap_block_state12_io_grp9_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op243_readreq_state12)
    begin
                ap_block_state12_io_grp9 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (ap_predicate_op243_readreq_state12 = ap_const_boolean_1));
    end process;


    ap_block_state12_pp0_stage2_iter1_grp9_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op235_read_state12)
    begin
                ap_block_state12_pp0_stage2_iter1_grp9 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op235_read_state12 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage3_iter1_grp11_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op257_read_state13)
    begin
                ap_block_state13_pp0_stage3_iter1_grp11 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op257_read_state13 = ap_const_boolean_1));
    end process;


    ap_block_state14_pp0_stage4_iter1_grp12_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op273_read_state14)
    begin
                ap_block_state14_pp0_stage4_iter1_grp12 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op273_read_state14 = ap_const_boolean_1));
    end process;


    ap_block_state15_pp0_stage5_iter1_grp13_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op288_read_state15)
    begin
                ap_block_state15_pp0_stage5_iter1_grp13 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op288_read_state15 = ap_const_boolean_1));
    end process;


    ap_block_state16_pp0_stage6_iter1_grp14_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln36_reg_3010_pp0_iter1_reg)
    begin
                ap_block_state16_pp0_stage6_iter1_grp14 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state17_pp0_stage7_iter1_grp15_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op329_read_state17)
    begin
                ap_block_state17_pp0_stage7_iter1_grp15 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op329_read_state17 = ap_const_boolean_1));
    end process;


    ap_block_state18_pp0_stage8_iter1_grp16_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op362_read_state18)
    begin
                ap_block_state18_pp0_stage8_iter1_grp16 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op362_read_state18 = ap_const_boolean_1));
    end process;


    ap_block_state19_pp0_stage0_iter2_grp17_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op396_read_state19)
    begin
                ap_block_state19_pp0_stage0_iter2_grp17 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op396_read_state19 = ap_const_boolean_1));
    end process;


    ap_block_state20_pp0_stage1_iter2_grp18_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op433_read_state20)
    begin
                ap_block_state20_pp0_stage1_iter2_grp18 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op433_read_state20 = ap_const_boolean_1));
    end process;


    ap_block_state4_io_grp1_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op126_readreq_state4)
    begin
                ap_block_state4_io_grp1 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (ap_predicate_op126_readreq_state4 = ap_const_boolean_1));
    end process;


    ap_block_state5_io_grp2_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op136_readreq_state5)
    begin
                ap_block_state5_io_grp2 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (ap_predicate_op136_readreq_state5 = ap_const_boolean_1));
    end process;


    ap_block_state6_io_grp3_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op153_readreq_state6)
    begin
                ap_block_state6_io_grp3 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (ap_predicate_op153_readreq_state6 = ap_const_boolean_1));
    end process;


    ap_block_state7_io_grp4_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op166_readreq_state7)
    begin
                ap_block_state7_io_grp4 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (ap_predicate_op166_readreq_state7 = ap_const_boolean_1));
    end process;


    ap_block_state8_io_grp5_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln36_reg_3010)
    begin
                ap_block_state8_io_grp5 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln36_reg_3010 = ap_const_lv1_0));
    end process;


    ap_block_state9_io_grp6_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op198_readreq_state9)
    begin
                ap_block_state9_io_grp6 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (ap_predicate_op198_readreq_state9 = ap_const_boolean_1));
    end process;


    ap_condition_3377_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage5_00001_grp0)
    begin
                ap_condition_3377 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_00001_grp0));
    end process;


    ap_condition_3380_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage6_00001_grp0)
    begin
                ap_condition_3380 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001_grp0));
    end process;


    ap_condition_exit_pp0_iter0_stage8_assign_proc : process(ap_CS_fsm_pp0_stage8, icmp_ln36_reg_3010, ap_block_pp0_stage8_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (icmp_ln36_reg_3010 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage8 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage8 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage8;

    ap_phi_mux_pixel_val_16_phi_fu_405_p4_assign_proc : process(icmp_ln36_reg_3010_pp0_iter2_reg, and_ln51_3_reg_3100_pp0_iter2_reg, result_27_fu_2600_p3)
    begin
        if (((icmp_ln36_reg_3010_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln51_3_reg_3100_pp0_iter2_reg))) then 
            ap_phi_mux_pixel_val_16_phi_fu_405_p4 <= result_27_fu_2600_p3;
        else 
            ap_phi_mux_pixel_val_16_phi_fu_405_p4 <= ap_const_lv8_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_pixel_val_10_reg_368 <= ap_const_lv8_0;
    ap_phi_reg_pp0_iter1_pixel_val_12_reg_379 <= ap_const_lv8_0;
    ap_phi_reg_pp0_iter1_pixel_val_14_reg_390 <= ap_const_lv8_0;
    ap_phi_reg_pp0_iter1_pixel_val_1_reg_324 <= ap_const_lv8_0;
    ap_phi_reg_pp0_iter1_pixel_val_3_reg_335 <= ap_const_lv8_0;
    ap_phi_reg_pp0_iter1_pixel_val_5_reg_346 <= ap_const_lv8_0;
    ap_phi_reg_pp0_iter1_pixel_val_7_reg_357 <= ap_const_lv8_0;

    ap_predicate_op126_readreq_state4_assign_proc : process(icmp_ln36_reg_3010, and_ln51_reg_3072)
    begin
                ap_predicate_op126_readreq_state4 <= ((ap_const_lv1_1 = and_ln51_reg_3072) and (icmp_ln36_reg_3010 = ap_const_lv1_0));
    end process;


    ap_predicate_op136_readreq_state5_assign_proc : process(icmp_ln36_reg_3010, icmp_ln51_reg_3058)
    begin
                ap_predicate_op136_readreq_state5 <= ((icmp_ln51_reg_3058 = ap_const_lv1_1) and (icmp_ln36_reg_3010 = ap_const_lv1_0));
    end process;


    ap_predicate_op153_readreq_state6_assign_proc : process(icmp_ln36_reg_3010, and_ln51_1_reg_3092)
    begin
                ap_predicate_op153_readreq_state6 <= ((ap_const_lv1_1 = and_ln51_1_reg_3092) and (icmp_ln36_reg_3010 = ap_const_lv1_0));
    end process;


    ap_predicate_op166_readreq_state7_assign_proc : process(icmp_ln36_reg_3010, icmp_ln51_2_reg_3068)
    begin
                ap_predicate_op166_readreq_state7 <= ((icmp_ln51_2_reg_3068 = ap_const_lv1_1) and (icmp_ln36_reg_3010 = ap_const_lv1_0));
    end process;


    ap_predicate_op198_readreq_state9_assign_proc : process(icmp_ln36_reg_3010, icmp_ln51_3_reg_3088)
    begin
                ap_predicate_op198_readreq_state9 <= ((icmp_ln51_3_reg_3088 = ap_const_lv1_1) and (icmp_ln36_reg_3010 = ap_const_lv1_0));
    end process;


    ap_predicate_op211_readreq_state10_assign_proc : process(icmp_ln36_reg_3010, and_ln51_2_reg_3096)
    begin
                ap_predicate_op211_readreq_state10 <= ((ap_const_lv1_1 = and_ln51_2_reg_3096) and (icmp_ln36_reg_3010 = ap_const_lv1_0));
    end process;


    ap_predicate_op225_readreq_state11_assign_proc : process(icmp_ln36_reg_3010_pp0_iter1_reg, icmp_ln51_1_reg_3046)
    begin
                ap_predicate_op225_readreq_state11 <= ((icmp_ln51_1_reg_3046 = ap_const_lv1_1) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op235_read_state12_assign_proc : process(icmp_ln36_reg_3010_pp0_iter1_reg, and_ln51_reg_3072)
    begin
                ap_predicate_op235_read_state12 <= ((icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln51_reg_3072));
    end process;


    ap_predicate_op243_readreq_state12_assign_proc : process(icmp_ln36_reg_3010_pp0_iter1_reg, and_ln51_3_reg_3100)
    begin
                ap_predicate_op243_readreq_state12 <= ((icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln51_3_reg_3100));
    end process;


    ap_predicate_op257_read_state13_assign_proc : process(icmp_ln36_reg_3010_pp0_iter1_reg, icmp_ln51_reg_3058_pp0_iter1_reg)
    begin
                ap_predicate_op257_read_state13 <= ((icmp_ln51_reg_3058_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op273_read_state14_assign_proc : process(icmp_ln36_reg_3010_pp0_iter1_reg, and_ln51_1_reg_3092_pp0_iter1_reg)
    begin
                ap_predicate_op273_read_state14 <= ((icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln51_1_reg_3092_pp0_iter1_reg));
    end process;


    ap_predicate_op288_read_state15_assign_proc : process(icmp_ln36_reg_3010_pp0_iter1_reg, icmp_ln51_2_reg_3068_pp0_iter1_reg)
    begin
                ap_predicate_op288_read_state15 <= ((icmp_ln51_2_reg_3068_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op329_read_state17_assign_proc : process(icmp_ln36_reg_3010_pp0_iter1_reg, icmp_ln51_3_reg_3088_pp0_iter1_reg)
    begin
                ap_predicate_op329_read_state17 <= ((icmp_ln51_3_reg_3088_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op362_read_state18_assign_proc : process(icmp_ln36_reg_3010_pp0_iter1_reg, and_ln51_2_reg_3096_pp0_iter1_reg)
    begin
                ap_predicate_op362_read_state18 <= ((icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln51_2_reg_3096_pp0_iter1_reg));
    end process;


    ap_predicate_op396_read_state19_assign_proc : process(icmp_ln36_reg_3010_pp0_iter1_reg, icmp_ln51_1_reg_3046_pp0_iter1_reg)
    begin
                ap_predicate_op396_read_state19 <= ((icmp_ln51_1_reg_3046_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op433_read_state20_assign_proc : process(icmp_ln36_reg_3010_pp0_iter2_reg, and_ln51_3_reg_3100_pp0_iter1_reg)
    begin
                ap_predicate_op433_read_state20 <= ((icmp_ln36_reg_3010_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln51_3_reg_3100_pp0_iter1_reg));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten35_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten35_fu_200)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten35_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten35_load <= indvar_flatten35_fu_200;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten_fu_192, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_192;
        end if; 
    end process;

    bitcast_ln54_1_fu_1204_p1 <= reg_431;
    bitcast_ln54_2_fu_1213_p1 <= reg_431;
    bitcast_ln54_3_fu_1228_p1 <= reg_431;
    bitcast_ln54_4_fu_1303_p1 <= reg_431;
    bitcast_ln54_5_fu_1437_p1 <= reg_431;
    bitcast_ln54_6_fu_1582_p1 <= reg_431;
    bitcast_ln54_7_fu_1740_p1 <= reg_431;
    bitcast_ln54_8_fu_1898_p1 <= reg_431;
    bitcast_ln54_fu_1189_p1 <= reg_431;
    conv1_b_address0 <= zext_ln36_fu_2611_p1(3 - 1 downto 0);

    conv1_b_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            conv1_b_ce0_local <= ap_const_logic_1;
        else 
            conv1_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    conv1_w_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, zext_ln60_3_fu_1184_p1, ap_block_pp0_stage3_grp0, zext_ln60_4_fu_1199_p1, ap_block_pp0_stage4_grp0, zext_ln60_fu_1209_p1, ap_block_pp0_stage5_grp0, zext_ln60_2_fu_1223_p1, ap_block_pp0_stage6_grp0, zext_ln60_5_fu_1238_p1, ap_block_pp0_stage7_grp0, zext_ln60_6_fu_1313_p1, ap_block_pp0_stage8_grp0, zext_ln60_7_fu_1447_p1, ap_block_pp0_stage0_grp0, zext_ln60_9_fu_1595_p1, ap_block_pp0_stage1_grp0, zext_ln60_8_fu_1753_p1, ap_block_pp0_stage2_grp0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            conv1_w_address0_local <= zext_ln60_8_fu_1753_p1(7 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0))) then 
            conv1_w_address0_local <= zext_ln60_9_fu_1595_p1(7 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
            conv1_w_address0_local <= zext_ln60_7_fu_1447_p1(7 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp0))) then 
            conv1_w_address0_local <= zext_ln60_6_fu_1313_p1(7 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp0))) then 
            conv1_w_address0_local <= zext_ln60_5_fu_1238_p1(7 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp0))) then 
            conv1_w_address0_local <= zext_ln60_2_fu_1223_p1(7 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0))) then 
            conv1_w_address0_local <= zext_ln60_fu_1209_p1(7 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp0))) then 
            conv1_w_address0_local <= zext_ln60_4_fu_1199_p1(7 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0))) then 
            conv1_w_address0_local <= zext_ln60_3_fu_1184_p1(7 - 1 downto 0);
        else 
            conv1_w_address0_local <= "XXXXXXX";
        end if; 
    end process;


    conv1_w_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)))) then 
            conv1_w_ce0_local <= ap_const_logic_1;
        else 
            conv1_w_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    data_1_fu_1377_p1 <= reg_435;
    data_2_fu_1522_p1 <= reg_435;
    data_3_fu_1680_p1 <= reg_435;
    data_4_fu_1838_p1 <= reg_435;
    data_5_fu_1986_p1 <= reg_435;
    data_6_fu_2129_p1 <= reg_435;
    data_7_fu_2279_p1 <= reg_435;
    data_8_fu_2431_p1 <= reg_435;
    data_9_fu_2753_p1 <= val_reg_3713;
    data_fu_1243_p1 <= reg_435;
    empty_fu_561_p2 <= (icmp_ln37_reg_3014 or and_ln36_fu_549_p2);

    gmem_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, m_axi_gmem_0_ARREADY, icmp_ln36_reg_3010, ap_predicate_op198_readreq_state9, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_enable_reg_pp0_iter0_reg, icmp_ln36_reg_3010_pp0_iter1_reg, and_ln51_2_reg_3096, ap_block_pp0_stage0_grp7, ap_block_pp0_stage0_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_grp5, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_grp4, icmp_ln51_2_reg_3068, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp1, and_ln51_reg_3072, ap_block_pp0_stage3_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp9, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp2, icmp_ln51_reg_3058, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_block_pp0_stage5_grp3, and_ln51_1_reg_3092, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_block_pp0_stage8_grp6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp8, icmp_ln51_1_reg_3046, ap_block_pp0_stage1_subdone_grp8_done_reg, and_ln51_3_reg_3100)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg) and (ap_predicate_op198_readreq_state9 = ap_const_boolean_1)) or ((icmp_ln51_1_reg_3046 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp8_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp8)) or ((icmp_ln51_reg_3058 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp2) and (icmp_ln36_reg_3010 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 
    = ap_block_pp0_stage3_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp1) and (ap_const_lv1_1 = and_ln51_reg_3072) and (icmp_ln36_reg_3010 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp3) and (ap_const_lv1_1 = and_ln51_1_reg_3092) and (icmp_ln36_reg_3010 = ap_const_lv1_0)) or ((icmp_ln51_2_reg_3068 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp4) and (icmp_ln36_reg_3010 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp5) and (icmp_ln36_reg_3010 
    = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp9) and (ap_const_lv1_1 = and_ln51_3_reg_3100)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp7) and (ap_const_lv1_1 = and_ln51_2_reg_3096) and (icmp_ln36_reg_3010 = ap_const_lv1_0)))) then 
            gmem_blk_n_AR <= m_axi_gmem_0_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, m_axi_gmem_0_RVALID, ap_block_pp0_stage8_subdone_grp16_done_reg, icmp_ln36_reg_3010_pp0_iter1_reg, ap_predicate_op362_read_state18, ap_block_pp0_stage8_grp16, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_grp14, ap_block_pp0_stage6_subdone_grp14_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp13, icmp_ln51_2_reg_3068_pp0_iter1_reg, ap_block_pp0_stage5_subdone_grp13_done_reg, ap_CS_fsm_pp0_stage3, and_ln51_reg_3072, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp9, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_grp11, icmp_ln51_reg_3058_pp0_iter1_reg, ap_block_pp0_stage3_subdone_grp11_done_reg, ap_block_pp0_stage4_grp12, and_ln51_1_reg_3092_pp0_iter1_reg, ap_block_pp0_stage4_subdone_grp12_done_reg, ap_block_pp0_stage7_grp15, icmp_ln51_3_reg_3088_pp0_iter1_reg, ap_block_pp0_stage7_subdone_grp15_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_grp17, icmp_ln51_1_reg_3046_pp0_iter1_reg, ap_block_pp0_stage0_subdone_grp17_done_reg, ap_block_pp0_stage1_grp18, icmp_ln36_reg_3010_pp0_iter2_reg, and_ln51_3_reg_3100_pp0_iter1_reg, ap_block_pp0_stage1_subdone_grp18_done_reg)
    begin
        if ((((icmp_ln36_reg_3010_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp18_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp18) and (ap_const_lv1_1 = and_ln51_3_reg_3100_pp0_iter1_reg)) or ((icmp_ln51_1_reg_3046_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp17)) or ((icmp_ln51_3_reg_3088_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp15_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp15)) or ((icmp_ln51_reg_3058_pp0_iter1_reg 
    = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp11_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp11)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_predicate_op362_read_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp16_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp12_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp12) and (ap_const_lv1_1 = and_ln51_1_reg_3092_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln36_reg_3010_pp0_iter1_reg 
    = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp9) and (ap_const_lv1_1 = and_ln51_reg_3072)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln51_2_reg_3068_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp13_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp13)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp14_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp14)))) then 
            gmem_blk_n_R <= m_axi_gmem_0_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_179_p_ce <= grp_fu_412_ce;
    grp_fu_179_p_din0 <= grp_fu_412_p0;
    grp_fu_179_p_din1 <= ap_const_lv32_42FE0000;
    grp_fu_183_p_ce <= grp_fu_425_ce;
    grp_fu_183_p_din0 <= val_reg_3713;
    grp_fu_183_p_din1 <= grp_fu_425_p1;
    grp_fu_183_p_opcode <= grp_fu_425_opcode;

    grp_fu_2954_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)))) then 
            grp_fu_2954_ce <= ap_const_logic_1;
        else 
            grp_fu_2954_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_412_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) 
    or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)))) then 
            grp_fu_412_ce <= ap_const_logic_1;
        else 
            grp_fu_412_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_412_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, bitcast_ln54_fu_1189_p1, bitcast_ln54_1_fu_1204_p1, bitcast_ln54_2_fu_1213_p1, bitcast_ln54_3_fu_1228_p1, bitcast_ln54_4_fu_1303_p1, bitcast_ln54_5_fu_1437_p1, bitcast_ln54_6_fu_1582_p1, bitcast_ln54_7_fu_1740_p1, bitcast_ln54_8_fu_1898_p1, ap_block_pp0_stage3_grp0, ap_block_pp0_stage4_grp0, ap_block_pp0_stage5_grp0, ap_block_pp0_stage6_grp0, ap_block_pp0_stage7_grp0, ap_block_pp0_stage8_grp0, ap_block_pp0_stage0_grp0, ap_block_pp0_stage1_grp0, ap_block_pp0_stage2_grp0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            grp_fu_412_p0 <= bitcast_ln54_8_fu_1898_p1;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0))) then 
            grp_fu_412_p0 <= bitcast_ln54_7_fu_1740_p1;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
            grp_fu_412_p0 <= bitcast_ln54_6_fu_1582_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp0))) then 
            grp_fu_412_p0 <= bitcast_ln54_5_fu_1437_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp0))) then 
            grp_fu_412_p0 <= bitcast_ln54_4_fu_1303_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp0))) then 
            grp_fu_412_p0 <= bitcast_ln54_3_fu_1228_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0))) then 
            grp_fu_412_p0 <= bitcast_ln54_2_fu_1213_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp0))) then 
            grp_fu_412_p0 <= bitcast_ln54_1_fu_1204_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0))) then 
            grp_fu_412_p0 <= bitcast_ln54_fu_1189_p1;
        else 
            grp_fu_412_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_417_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)))) then 
            grp_fu_417_ce <= ap_const_logic_1;
        else 
            grp_fu_417_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_422_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)))) then 
            grp_fu_422_ce <= ap_const_logic_1;
        else 
            grp_fu_422_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_422_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_4_reg_3698),32));


    grp_fu_425_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)))) then 
            grp_fu_425_ce <= ap_const_logic_1;
        else 
            grp_fu_425_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_425_opcode_assign_proc : process(ap_enable_reg_pp0_iter4, ap_condition_3377, ap_condition_3380)
    begin
        if ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_3380)) then 
                grp_fu_425_opcode <= ap_const_lv5_2;
            elsif ((ap_const_boolean_1 = ap_condition_3377)) then 
                grp_fu_425_opcode <= ap_const_lv5_4;
            else 
                grp_fu_425_opcode <= "XXXXX";
            end if;
        else 
            grp_fu_425_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_425_p1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp0, ap_block_pp0_stage6_grp0)
    begin
        if ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp0))) then 
                grp_fu_425_p1 <= ap_const_lv32_42FE0000;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0))) then 
                grp_fu_425_p1 <= ap_const_lv32_0;
            else 
                grp_fu_425_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_425_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln17_2_fu_2820_p2 <= "1" when (trunc_ln17_reg_3724 = ap_const_lv23_0) else "0";
    icmp_ln17_fu_2770_p2 <= "0" when (tmp_14_fu_2756_p4 = ap_const_lv8_FF) else "1";
    icmp_ln36_fu_470_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten35_load = ap_const_lv13_1880) else "0";
    icmp_ln37_fu_482_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv10_310) else "0";
    icmp_ln38_fu_543_p2 <= "1" when (x_fu_184 = ap_const_lv5_1C) else "0";
    icmp_ln51_1_fu_606_p2 <= "1" when (unsigned(add_ln46_1_mid2_fu_580_p3) < unsigned(ap_const_lv5_1C)) else "0";
    icmp_ln51_2_fu_659_p2 <= "1" when (unsigned(add_ln47_fu_649_p2) < unsigned(ap_const_lv6_1C)) else "0";
    icmp_ln51_3_fu_719_p2 <= "1" when (unsigned(add_ln47_1_fu_714_p2) < unsigned(ap_const_lv5_1C)) else "0";
    icmp_ln51_fu_641_p2 <= "1" when (unsigned(add_ln46_reg_3039) < unsigned(ap_const_lv6_1C)) else "0";
    layer1_out_address0 <= layer1_out_addr_reg_3683_pp0_iter4_reg;
    layer1_out_ce0 <= layer1_out_ce0_local;

    layer1_out_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
            layer1_out_ce0_local <= ap_const_logic_1;
        else 
            layer1_out_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer1_out_d0 <= retval_0_i_fu_2933_p9;
    layer1_out_we0 <= layer1_out_we0_local;

    layer1_out_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
            layer1_out_we0_local <= ap_const_logic_1;
        else 
            layer1_out_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln18_1_fu_1483_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_1_fu_1472_p1),to_integer(unsigned('0' & zext_ln18_1_fu_1479_p1(31-1 downto 0)))));
    lshr_ln18_2_fu_1641_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_2_fu_1630_p1),to_integer(unsigned('0' & zext_ln18_2_fu_1637_p1(31-1 downto 0)))));
    lshr_ln18_3_fu_1799_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_3_fu_1788_p1),to_integer(unsigned('0' & zext_ln18_3_fu_1795_p1(31-1 downto 0)))));
    lshr_ln18_4_fu_1947_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_4_fu_1936_p1),to_integer(unsigned('0' & zext_ln18_4_fu_1943_p1(31-1 downto 0)))));
    lshr_ln18_5_fu_2090_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_5_fu_2079_p1),to_integer(unsigned('0' & zext_ln18_5_fu_2086_p1(31-1 downto 0)))));
    lshr_ln18_6_fu_2240_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_6_fu_2229_p1),to_integer(unsigned('0' & zext_ln18_6_fu_2236_p1(31-1 downto 0)))));
    lshr_ln18_7_fu_2392_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_7_fu_2381_p1),to_integer(unsigned('0' & zext_ln18_7_fu_2388_p1(31-1 downto 0)))));
    lshr_ln18_8_fu_2540_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_8_fu_2529_p1),to_integer(unsigned('0' & zext_ln18_8_fu_2536_p1(31-1 downto 0)))));
    lshr_ln18_9_fu_2850_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_9_fu_2839_p1),to_integer(unsigned('0' & zext_ln18_9_fu_2846_p1(31-1 downto 0)))));
    lshr_ln18_fu_1338_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_fu_1327_p1),to_integer(unsigned('0' & zext_ln18_fu_1334_p1(31-1 downto 0)))));

    m_axi_gmem_0_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, icmp_ln36_reg_3010, ap_predicate_op198_readreq_state9, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp8_done_reg, ap_predicate_op243_readreq_state12, ap_block_pp0_stage2_11001_grp9, ap_predicate_op211_readreq_state10, ap_predicate_op225_readreq_state11, ap_block_pp0_stage1_11001_grp8, gmem_addr_reg_3076, gmem_addr_1_reg_3104, gmem_addr_2_reg_3110, gmem_addr_3_reg_3123, gmem_addr_4_reg_3134, gmem_addr_5_reg_3140, gmem_addr_6_reg_3161, gmem_addr_7_reg_3167, gmem_addr_8_reg_3173, ap_predicate_op126_readreq_state4, ap_block_pp0_stage3_11001_grp1, ap_predicate_op136_readreq_state5, ap_block_pp0_stage4_11001_grp2, ap_predicate_op153_readreq_state6, ap_block_pp0_stage5_11001_grp3, ap_predicate_op166_readreq_state7, ap_block_pp0_stage6_11001_grp4, ap_block_pp0_stage7_11001_grp5, ap_block_pp0_stage8_11001_grp6, ap_block_pp0_stage0_11001_grp7)
    begin
        if (((ap_predicate_op243_readreq_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp9))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_8_reg_3173;
        elsif (((ap_predicate_op225_readreq_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp8_done_reg))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_7_reg_3167;
        elsif (((ap_predicate_op211_readreq_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp7))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_6_reg_3161;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg) and (ap_predicate_op198_readreq_state9 = ap_const_boolean_1))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_5_reg_3140;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp5) and (icmp_ln36_reg_3010 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_4_reg_3134;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_predicate_op166_readreq_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp4))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_3_reg_3123;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_op153_readreq_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp3))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_2_reg_3110;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_predicate_op136_readreq_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp2))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_1_reg_3104;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op126_readreq_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp1))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_reg_3076;
        else 
            m_axi_gmem_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_0_ARID <= ap_const_lv1_0;
    m_axi_gmem_0_ARLEN <= ap_const_lv64_1(32 - 1 downto 0);
    m_axi_gmem_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_0_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, icmp_ln36_reg_3010, ap_predicate_op198_readreq_state9, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp8_done_reg, ap_predicate_op243_readreq_state12, ap_block_pp0_stage2_11001_grp9, ap_predicate_op211_readreq_state10, ap_predicate_op225_readreq_state11, ap_block_pp0_stage1_11001_grp8, ap_predicate_op126_readreq_state4, ap_block_pp0_stage3_11001_grp1, ap_predicate_op136_readreq_state5, ap_block_pp0_stage4_11001_grp2, ap_predicate_op153_readreq_state6, ap_block_pp0_stage5_11001_grp3, ap_predicate_op166_readreq_state7, ap_block_pp0_stage6_11001_grp4, ap_block_pp0_stage7_11001_grp5, ap_block_pp0_stage8_11001_grp6, ap_block_pp0_stage0_11001_grp7)
    begin
        if ((((ap_predicate_op225_readreq_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp8_done_reg)) or ((ap_predicate_op211_readreq_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp7)) or ((ap_predicate_op243_readreq_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp9)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg) and (ap_predicate_op198_readreq_state9 
    = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_predicate_op136_readreq_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op126_readreq_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_op153_readreq_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_predicate_op166_readreq_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0_reg 
    = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp4)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp5) and (icmp_ln36_reg_3010 = ap_const_lv1_0)))) then 
            m_axi_gmem_0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_0_BREADY <= ap_const_logic_0;

    m_axi_gmem_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone_grp16_done_reg, icmp_ln36_reg_3010_pp0_iter1_reg, ap_predicate_op362_read_state18, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp14_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp13_done_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_subdone_grp11_done_reg, ap_block_pp0_stage4_subdone_grp12_done_reg, ap_block_pp0_stage7_subdone_grp15_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_subdone_grp17_done_reg, ap_block_pp0_stage1_subdone_grp18_done_reg, ap_predicate_op235_read_state12, ap_block_pp0_stage2_11001_grp9, ap_predicate_op257_read_state13, ap_block_pp0_stage3_11001_grp11, ap_predicate_op273_read_state14, ap_block_pp0_stage4_11001_grp12, ap_predicate_op288_read_state15, ap_block_pp0_stage5_11001_grp13, ap_block_pp0_stage6_11001_grp14, ap_predicate_op329_read_state17, ap_block_pp0_stage7_11001_grp15, ap_block_pp0_stage8_11001_grp16, ap_predicate_op396_read_state19, ap_block_pp0_stage0_11001_grp17, ap_predicate_op433_read_state20, ap_block_pp0_stage1_11001_grp18)
    begin
        if ((((ap_predicate_op433_read_state20 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp18_done_reg)) or ((ap_predicate_op396_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp17_done_reg)) or ((ap_predicate_op329_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp15_done_reg)) or ((ap_predicate_op288_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 
    = ap_block_pp0_stage5_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp13_done_reg)) or ((ap_predicate_op273_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp12_done_reg)) or ((ap_predicate_op257_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp11_done_reg)) or ((ap_predicate_op235_read_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp9)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_predicate_op362_read_state18 = ap_const_boolean_1) 
    and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp16_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln36_reg_3010_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp14_done_reg)))) then 
            m_axi_gmem_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem_0_WID <= ap_const_lv1_0;
    m_axi_gmem_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_0_WVALID <= ap_const_logic_0;
    mantissa_1_fu_1463_p4 <= ((ap_const_lv1_1 & trunc_ln342_1_reg_3315) & ap_const_lv1_0);
    mantissa_2_fu_1621_p4 <= ((ap_const_lv1_1 & trunc_ln342_2_reg_3361) & ap_const_lv1_0);
    mantissa_3_fu_1779_p4 <= ((ap_const_lv1_1 & trunc_ln342_3_reg_3412) & ap_const_lv1_0);
    mantissa_4_fu_1927_p4 <= ((ap_const_lv1_1 & trunc_ln342_4_reg_3463) & ap_const_lv1_0);
    mantissa_5_fu_2070_p4 <= ((ap_const_lv1_1 & trunc_ln342_5_reg_3509) & ap_const_lv1_0);
    mantissa_6_fu_2220_p4 <= ((ap_const_lv1_1 & trunc_ln342_6_reg_3540) & ap_const_lv1_0);
    mantissa_7_fu_2372_p4 <= ((ap_const_lv1_1 & trunc_ln342_7_reg_3581) & ap_const_lv1_0);
    mantissa_8_fu_2520_p4 <= ((ap_const_lv1_1 & trunc_ln342_8_reg_3617) & ap_const_lv1_0);
    mantissa_9_fu_2830_p4 <= ((ap_const_lv1_1 & trunc_ln17_reg_3724) & ap_const_lv1_0);
    mantissa_fu_1318_p4 <= ((ap_const_lv1_1 & trunc_ln342_reg_3274) & ap_const_lv1_0);
    or_ln17_fu_2825_p2 <= (icmp_ln17_reg_3730 or icmp_ln17_2_fu_2820_p2);
    p_shl5_fu_2615_p3 <= (select_ln36_2_reg_3179_pp0_iter2_reg & ap_const_lv5_0);
    p_shl6_fu_617_p3 <= (add_ln46_reg_3039 & ap_const_lv5_0);
    p_shl_fu_836_p3 <= (select_ln37_reg_3032 & ap_const_lv5_0);
    result_20_fu_2366_p3 <= 
        sub_ln59_6_fu_2361_p2 when (xs_sign_6_reg_3535(0) = '1') else 
        val_3_reg_3570;
    result_21_fu_1921_p3 <= 
        sub_ln59_3_fu_1916_p2 when (xs_sign_3_reg_3407(0) = '1') else 
        val_5_reg_3452;
    result_22_fu_1457_p3 <= 
        sub_ln59_fu_1452_p2 when (xs_sign_reg_3269(0) = '1') else 
        val_6_reg_3304;
    result_23_fu_1615_p3 <= 
        sub_ln59_1_fu_1610_p2 when (xs_sign_1_reg_3310(0) = '1') else 
        val_7_reg_3350;
    result_24_fu_1773_p3 <= 
        sub_ln59_2_fu_1768_p2 when (xs_sign_2_reg_3356(0) = '1') else 
        val_8_reg_3401;
    result_25_fu_2214_p3 <= 
        sub_ln59_5_fu_2209_p2 when (xs_sign_5_reg_3504(0) = '1') else 
        val_9_reg_3529;
    result_26_fu_2514_p3 <= 
        sub_ln59_7_fu_2509_p2 when (xs_sign_7_reg_3576(0) = '1') else 
        val_10_reg_3606;
    result_27_fu_2600_p3 <= 
        sub_ln59_8_fu_2595_p2 when (xs_sign_8_reg_3612(0) = '1') else 
        val_11_reg_3647;
    result_fu_2064_p3 <= 
        sub_ln59_4_fu_2059_p2 when (xs_sign_4_reg_3458(0) = '1') else 
        val_4_reg_3498;
    retval_0_i_fu_2933_p6 <= 
        sub_ln59_9_fu_2901_p2 when (xs_sign_9_fu_2894_p3(0) = '1') else 
        val_2_reg_3776;
    retval_0_i_fu_2933_p7 <= "XXXXXXXX";
    retval_0_i_fu_2933_p8 <= (and_ln17_fu_2886_p2 & and_ln18_2_fu_2919_p2);
    select_ln18_11_fu_2038_p3 <= 
        sext_ln18_11_fu_2034_p1 when (tmp_53_fu_2020_p3(0) = '1') else 
        add_ln317_5_fu_2014_p2;
    select_ln18_13_fu_2181_p3 <= 
        sext_ln18_13_fu_2177_p1 when (tmp_55_fu_2163_p3(0) = '1') else 
        add_ln317_6_fu_2157_p2;
    select_ln18_15_fu_2331_p3 <= 
        sext_ln18_15_fu_2327_p1 when (tmp_57_fu_2313_p3(0) = '1') else 
        add_ln317_7_fu_2307_p2;
    select_ln18_17_fu_2483_p3 <= 
        sext_ln18_17_fu_2479_p1 when (tmp_59_fu_2465_p3(0) = '1') else 
        add_ln317_8_fu_2459_p2;
    select_ln18_19_fu_2812_p3 <= 
        sext_ln18_19_fu_2808_p1 when (tmp_61_fu_2794_p3(0) = '1') else 
        add_ln317_9_fu_2788_p2;
    select_ln18_2_fu_1429_p3 <= 
        sext_ln18_2_fu_1425_p1 when (tmp_45_fu_1411_p3(0) = '1') else 
        add_ln317_1_fu_1405_p2;
    select_ln18_4_fu_1574_p3 <= 
        sext_ln18_4_fu_1570_p1 when (tmp_47_fu_1556_p3(0) = '1') else 
        add_ln317_2_fu_1550_p2;
    select_ln18_6_fu_1732_p3 <= 
        sext_ln18_7_fu_1728_p1 when (tmp_49_fu_1714_p3(0) = '1') else 
        add_ln317_3_fu_1708_p2;
    select_ln18_8_fu_1890_p3 <= 
        sext_ln18_9_fu_1886_p1 when (tmp_51_fu_1872_p3(0) = '1') else 
        add_ln317_4_fu_1866_p2;
    select_ln18_fu_1295_p3 <= 
        sext_ln18_fu_1291_p1 when (tmp_43_fu_1277_p3(0) = '1') else 
        add_ln317_fu_1271_p2;
    select_ln36_1_fu_531_p3 <= 
        ap_const_lv5_0 when (icmp_ln37_reg_3014(0) = '1') else 
        add_ln46_1_fu_525_p2;
    select_ln36_2_fu_1138_p3 <= 
        add_ln36_fu_1132_p2 when (icmp_ln37_reg_3014_pp0_iter1_reg(0) = '1') else 
        oc_fu_196;
    select_ln36_fu_518_p3 <= 
        ap_const_lv5_0 when (icmp_ln37_reg_3014(0) = '1') else 
        y_fu_188;
    select_ln37_1_fu_494_p3 <= 
        ap_const_lv10_1 when (icmp_ln37_fu_482_p2(0) = '1') else 
        add_ln37_fu_488_p2;
    select_ln37_fu_588_p3 <= 
        add_ln46_2_fu_555_p2 when (and_ln36_fu_549_p2(0) = '1') else 
        select_ln36_fu_518_p3;
        sext_ln18_10_fu_1940_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_8_reg_3473),32));

        sext_ln18_11_fu_2034_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_5_fu_2028_p2),9));

        sext_ln18_12_fu_2083_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_11_reg_3519),32));

        sext_ln18_13_fu_2177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_6_fu_2171_p2),9));

        sext_ln18_14_fu_2233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_13_reg_3550),32));

        sext_ln18_15_fu_2327_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_7_fu_2321_p2),9));

        sext_ln18_16_fu_2385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_15_reg_3591),32));

        sext_ln18_17_fu_2479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_8_fu_2473_p2),9));

        sext_ln18_18_fu_2533_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_17_reg_3627),32));

        sext_ln18_19_fu_2808_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_9_fu_2802_p2),9));

        sext_ln18_20_fu_2843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_19_reg_3740),32));

        sext_ln18_2_fu_1425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_1_fu_1419_p2),9));

        sext_ln18_3_fu_1331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_reg_3284),32));

        sext_ln18_4_fu_1570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_2_fu_1564_p2),9));

        sext_ln18_5_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_2_reg_3325),32));

        sext_ln18_6_fu_1634_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_4_reg_3371),32));

        sext_ln18_7_fu_1728_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_3_fu_1722_p2),9));

        sext_ln18_8_fu_1792_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_6_reg_3422),32));

        sext_ln18_9_fu_1886_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_4_fu_1880_p2),9));

        sext_ln18_fu_1291_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_fu_1285_p2),9));

        sext_ln47_fu_2197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln60_1_reg_3442),17));

        sext_ln51_1_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln47_fu_649_p2),11));

        sext_ln51_2_fu_860_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln47_reg_3062),10));

        sext_ln51_3_fu_2712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln60_6_reg_3637),17));

        sext_ln51_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_fu_624_p3),11));

        sext_ln54_10_fu_762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_754_p3),64));

        sext_ln54_11_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_21_fu_799_p3),64));

        sext_ln54_1_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_1_fu_771_p4),64));

        sext_ln54_2_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_2_fu_816_p4),64));

        sext_ln54_3_fu_896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_3_fu_886_p4),64));

        sext_ln54_4_fu_941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_4_fu_931_p4),64));

        sext_ln54_5_fu_991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_5_fu_981_p4),64));

        sext_ln54_6_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_6_fu_1037_p4),64));

        sext_ln54_7_fu_1083_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_7_fu_1073_p4),64));

        sext_ln54_8_fu_1119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln54_8_fu_1109_p4),64));

        sext_ln54_9_fu_685_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_677_p3),64));

        sext_ln54_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_694_p4),64));

        sext_ln59_fu_2652_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv1_b_q0),16));

        sext_ln60_10_fu_2339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_1_reg_3555),17));

        sext_ln60_11_fu_2703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_2_reg_3596),18));

        sext_ln60_12_fu_2737_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_3_reg_3688),19));

        sext_ln60_13_fu_2715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_4_reg_3632),18));

        sext_ln60_14_fu_2718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2954_p3),17));

        sext_ln60_15_fu_2727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_6_fu_2721_p2),18));

        sext_ln60_16_fu_2740_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_7_reg_3693),19));

        sext_ln60_9_fu_2699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_fu_2694_p2),18));

    shl_ln18_1_fu_1489_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_1_fu_1472_p1),to_integer(unsigned('0' & zext_ln18_1_fu_1479_p1(31-1 downto 0)))));
    shl_ln18_2_fu_1647_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_2_fu_1630_p1),to_integer(unsigned('0' & zext_ln18_2_fu_1637_p1(31-1 downto 0)))));
    shl_ln18_3_fu_1805_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_3_fu_1788_p1),to_integer(unsigned('0' & zext_ln18_3_fu_1795_p1(31-1 downto 0)))));
    shl_ln18_4_fu_1953_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_4_fu_1936_p1),to_integer(unsigned('0' & zext_ln18_4_fu_1943_p1(31-1 downto 0)))));
    shl_ln18_5_fu_2096_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_5_fu_2079_p1),to_integer(unsigned('0' & zext_ln18_5_fu_2086_p1(31-1 downto 0)))));
    shl_ln18_6_fu_2246_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_6_fu_2229_p1),to_integer(unsigned('0' & zext_ln18_6_fu_2236_p1(31-1 downto 0)))));
    shl_ln18_7_fu_2398_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_7_fu_2381_p1),to_integer(unsigned('0' & zext_ln18_7_fu_2388_p1(31-1 downto 0)))));
    shl_ln18_8_fu_2546_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_8_fu_2529_p1),to_integer(unsigned('0' & zext_ln18_8_fu_2536_p1(31-1 downto 0)))));
    shl_ln18_9_fu_2866_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_9_reg_3756),to_integer(unsigned('0' & zext_ln18_9_reg_3761(31-1 downto 0)))));
    shl_ln18_fu_1344_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_fu_1327_p1),to_integer(unsigned('0' & zext_ln18_fu_1334_p1(31-1 downto 0)))));
    shl_ln54_3_fu_869_p3 <= (add_ln54_7_fu_863_p2 & ap_const_lv2_0);
    shl_ln54_4_fu_914_p3 <= (add_ln54_9_fu_909_p2 & ap_const_lv2_0);
    shl_ln54_5_fu_964_p3 <= (add_ln54_11_fu_959_p2 & ap_const_lv2_0);
    shl_ln54_6_fu_1021_p3 <= (add_ln54_13_reg_3146 & ap_const_lv2_0);
    shl_ln54_7_fu_1057_p3 <= (add_ln54_15_reg_3151 & ap_const_lv2_0);
    shl_ln54_8_fu_1093_p3 <= (add_ln54_17_reg_3156 & ap_const_lv2_0);
    sub_ln18_1_fu_1419_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_1_fu_1389_p3));
    sub_ln18_2_fu_1564_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_2_fu_1534_p3));
    sub_ln18_3_fu_1722_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_3_fu_1692_p3));
    sub_ln18_4_fu_1880_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_4_fu_1850_p3));
    sub_ln18_5_fu_2028_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_5_fu_1998_p3));
    sub_ln18_6_fu_2171_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_6_fu_2141_p3));
    sub_ln18_7_fu_2321_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_7_fu_2291_p3));
    sub_ln18_8_fu_2473_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_8_fu_2443_p3));
    sub_ln18_9_fu_2802_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_9_fu_2776_p3));
    sub_ln18_fu_1285_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_fu_1255_p3));
    sub_ln37_fu_2674_p2 <= std_logic_vector(unsigned(tmp_25_fu_2663_p3) - unsigned(zext_ln64_2_fu_2670_p1));
    sub_ln51_fu_635_p2 <= std_logic_vector(unsigned(p_shl6_fu_617_p3) - unsigned(sext_ln51_fu_631_p1));
    sub_ln54_fu_854_p2 <= std_logic_vector(unsigned(p_shl_fu_836_p3) - unsigned(zext_ln54_7_fu_850_p1));
    sub_ln59_1_fu_1610_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_7_reg_3350));
    sub_ln59_2_fu_1768_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_8_reg_3401));
    sub_ln59_3_fu_1916_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_5_reg_3452));
    sub_ln59_4_fu_2059_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_4_reg_3498));
    sub_ln59_5_fu_2209_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_9_reg_3529));
    sub_ln59_6_fu_2361_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_3_reg_3570));
    sub_ln59_7_fu_2509_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_10_reg_3606));
    sub_ln59_8_fu_2595_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_11_reg_3647));
    sub_ln59_9_fu_2901_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_2_reg_3776));
    sub_ln59_fu_1452_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(val_6_reg_3304));
    sub_ln64_fu_2633_p2 <= std_logic_vector(unsigned(p_shl5_fu_2615_p3) - unsigned(zext_ln64_fu_2629_p1));
    sum_4_fu_2743_p2 <= std_logic_vector(signed(sext_ln60_16_fu_2740_p1) + signed(sext_ln60_12_fu_2737_p1));
    tmp_11_fu_1153_p3 <= (select_ln36_2_reg_3179 & ap_const_lv3_0);
    tmp_12_fu_1350_p4 <= lshr_ln18_fu_1338_p2(31 downto 24);
    tmp_13_fu_2656_p3 <= (add_ln64_reg_3673 & ap_const_lv2_0);
    tmp_14_fu_2756_p4 <= data_9_fu_2753_p1(30 downto 23);
    tmp_16_fu_1360_p4 <= shl_ln18_fu_1344_p2(31 downto 24);
    tmp_18_fu_754_p3 <= (add_ln54_3_fu_749_p2 & ap_const_lv2_0);
    tmp_19_fu_1495_p4 <= lshr_ln18_1_fu_1483_p2(31 downto 24);
    tmp_20_fu_1505_p4 <= shl_ln18_1_fu_1489_p2(31 downto 24);
    tmp_21_fu_799_p3 <= (add_ln54_5_fu_794_p2 & ap_const_lv2_0);
    tmp_22_fu_1653_p4 <= lshr_ln18_2_fu_1641_p2(31 downto 24);
    tmp_23_fu_1663_p4 <= shl_ln18_2_fu_1647_p2(31 downto 24);
    tmp_24_fu_1811_p4 <= lshr_ln18_3_fu_1799_p2(31 downto 24);
    tmp_25_fu_2663_p3 <= (trunc_ln64_reg_3678 & ap_const_lv5_0);
    tmp_26_fu_624_p3 <= (add_ln46_reg_3039 & ap_const_lv2_0);
    tmp_27_fu_1821_p4 <= shl_ln18_3_fu_1805_p2(31 downto 24);
    tmp_28_fu_1959_p4 <= lshr_ln18_4_fu_1947_p2(31 downto 24);
    tmp_29_fu_1969_p4 <= shl_ln18_4_fu_1953_p2(31 downto 24);
    tmp_30_fu_2102_p4 <= lshr_ln18_5_fu_2090_p2(31 downto 24);
    tmp_31_fu_2112_p4 <= shl_ln18_5_fu_2096_p2(31 downto 24);
    tmp_32_fu_2252_p4 <= lshr_ln18_6_fu_2240_p2(31 downto 24);
    tmp_33_fu_2262_p4 <= shl_ln18_6_fu_2246_p2(31 downto 24);
    tmp_34_fu_2404_p4 <= lshr_ln18_7_fu_2392_p2(31 downto 24);
    tmp_35_fu_2414_p4 <= shl_ln18_7_fu_2398_p2(31 downto 24);
    tmp_36_fu_2552_p4 <= lshr_ln18_8_fu_2540_p2(31 downto 24);
    tmp_37_fu_2562_p4 <= shl_ln18_8_fu_2546_p2(31 downto 24);
    tmp_39_fu_2870_p4 <= shl_ln18_9_fu_2866_p2(31 downto 24);
    tmp_41_fu_843_p3 <= (select_ln37_reg_3032 & ap_const_lv2_0);
    tmp_43_fu_1277_p3 <= add_ln317_fu_1271_p2(8 downto 8);
    tmp_45_fu_1411_p3 <= add_ln317_1_fu_1405_p2(8 downto 8);
    tmp_47_fu_1556_p3 <= add_ln317_2_fu_1550_p2(8 downto 8);
    tmp_49_fu_1714_p3 <= add_ln317_3_fu_1708_p2(8 downto 8);
    tmp_51_fu_1872_p3 <= add_ln317_4_fu_1866_p2(8 downto 8);
    tmp_53_fu_2020_p3 <= add_ln317_5_fu_2014_p2(8 downto 8);
    tmp_55_fu_2163_p3 <= add_ln317_6_fu_2157_p2(8 downto 8);
    tmp_57_fu_2313_p3 <= add_ln317_7_fu_2307_p2(8 downto 8);
    tmp_59_fu_2465_p3 <= add_ln317_8_fu_2459_p2(8 downto 8);
    tmp_61_fu_2794_p3 <= add_ln317_9_fu_2788_p2(8 downto 8);
    tmp_fu_2622_p3 <= (select_ln36_2_reg_3179_pp0_iter2_reg & ap_const_lv2_0);
    tmp_s_fu_677_p3 <= (add_ln54_1_fu_671_p2 & ap_const_lv2_0);
    trunc_ln17_fu_2766_p1 <= data_9_fu_2753_p1(23 - 1 downto 0);
    trunc_ln1_fu_694_p4 <= add_ln54_2_fu_689_p2(63 downto 2);
    trunc_ln342_1_fu_1397_p1 <= data_1_fu_1377_p1(23 - 1 downto 0);
    trunc_ln342_2_fu_1542_p1 <= data_2_fu_1522_p1(23 - 1 downto 0);
    trunc_ln342_3_fu_1700_p1 <= data_3_fu_1680_p1(23 - 1 downto 0);
    trunc_ln342_4_fu_1858_p1 <= data_4_fu_1838_p1(23 - 1 downto 0);
    trunc_ln342_5_fu_2006_p1 <= data_5_fu_1986_p1(23 - 1 downto 0);
    trunc_ln342_6_fu_2149_p1 <= data_6_fu_2129_p1(23 - 1 downto 0);
    trunc_ln342_7_fu_2299_p1 <= data_7_fu_2279_p1(23 - 1 downto 0);
    trunc_ln342_8_fu_2451_p1 <= data_8_fu_2431_p1(23 - 1 downto 0);
    trunc_ln342_fu_1263_p1 <= data_fu_1243_p1(23 - 1 downto 0);
    trunc_ln54_1_fu_771_p4 <= add_ln54_4_fu_766_p2(63 downto 2);
    trunc_ln54_2_fu_816_p4 <= add_ln54_6_fu_811_p2(63 downto 2);
    trunc_ln54_3_fu_886_p4 <= add_ln54_8_fu_881_p2(63 downto 2);
    trunc_ln54_4_fu_931_p4 <= add_ln54_10_fu_926_p2(63 downto 2);
    trunc_ln54_5_fu_981_p4 <= add_ln54_12_fu_976_p2(63 downto 2);
    trunc_ln54_6_fu_1037_p4 <= add_ln54_14_fu_1032_p2(63 downto 2);
    trunc_ln54_7_fu_1073_p4 <= add_ln54_16_fu_1068_p2(63 downto 2);
    trunc_ln54_8_fu_1109_p4 <= add_ln54_18_fu_1104_p2(63 downto 2);
    trunc_ln60_fu_1170_p1 <= add_ln59_8_fu_1164_p2(6 - 1 downto 0);
    trunc_ln64_fu_2648_p1 <= add_ln64_fu_2642_p2(8 - 1 downto 0);
    val_10_fu_2424_p3 <= 
        tmp_34_fu_2404_p4 when (tmp_57_reg_3586(0) = '1') else 
        tmp_35_fu_2414_p4;
    val_11_fu_2572_p3 <= 
        tmp_36_fu_2552_p4 when (tmp_59_reg_3622(0) = '1') else 
        tmp_37_fu_2562_p4;
    val_2_fu_2880_p3 <= 
        tmp_38_reg_3766 when (tmp_61_reg_3735(0) = '1') else 
        tmp_39_fu_2870_p4;
    val_3_fu_2272_p3 <= 
        tmp_32_fu_2252_p4 when (tmp_55_reg_3545(0) = '1') else 
        tmp_33_fu_2262_p4;
    val_4_fu_1979_p3 <= 
        tmp_28_fu_1959_p4 when (tmp_51_reg_3468(0) = '1') else 
        tmp_29_fu_1969_p4;
    val_5_fu_1831_p3 <= 
        tmp_24_fu_1811_p4 when (tmp_49_reg_3417(0) = '1') else 
        tmp_27_fu_1821_p4;
    val_6_fu_1370_p3 <= 
        tmp_12_fu_1350_p4 when (tmp_43_reg_3279(0) = '1') else 
        tmp_16_fu_1360_p4;
    val_7_fu_1515_p3 <= 
        tmp_19_fu_1495_p4 when (tmp_45_reg_3320(0) = '1') else 
        tmp_20_fu_1505_p4;
    val_8_fu_1673_p3 <= 
        tmp_22_fu_1653_p4 when (tmp_47_reg_3366(0) = '1') else 
        tmp_23_fu_1663_p4;
    val_9_fu_2122_p3 <= 
        tmp_30_fu_2102_p4 when (tmp_53_reg_3514(0) = '1') else 
        tmp_31_fu_2112_p4;
    x_mid2_fu_566_p3 <= 
        ap_const_lv5_0 when (empty_fu_561_p2(0) = '1') else 
        x_fu_184;
    xor_ln17_fu_2913_p2 <= (ap_const_lv1_1 xor and_ln17_fu_2886_p2);
    xor_ln36_fu_538_p2 <= (icmp_ln37_reg_3014 xor ap_const_lv1_1);
    xs_exp_1_fu_1389_p3 <= data_1_fu_1377_p1(30 downto 23);
    xs_exp_2_fu_1534_p3 <= data_2_fu_1522_p1(30 downto 23);
    xs_exp_3_fu_1692_p3 <= data_3_fu_1680_p1(30 downto 23);
    xs_exp_4_fu_1850_p3 <= data_4_fu_1838_p1(30 downto 23);
    xs_exp_5_fu_1998_p3 <= data_5_fu_1986_p1(30 downto 23);
    xs_exp_6_fu_2141_p3 <= data_6_fu_2129_p1(30 downto 23);
    xs_exp_7_fu_2291_p3 <= data_7_fu_2279_p1(30 downto 23);
    xs_exp_8_fu_2443_p3 <= data_8_fu_2431_p1(30 downto 23);
    xs_exp_9_fu_2776_p3 <= data_9_fu_2753_p1(30 downto 23);
    xs_exp_fu_1255_p3 <= data_fu_1243_p1(30 downto 23);
    xs_sign_9_fu_2894_p3 <= data_9_reg_3719(31 downto 31);
    zext_ln15_1_fu_1472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_1_fu_1463_p4),55));
    zext_ln15_2_fu_1630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_2_fu_1621_p4),55));
    zext_ln15_3_fu_1788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_3_fu_1779_p4),55));
    zext_ln15_4_fu_1936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_4_fu_1927_p4),55));
    zext_ln15_5_fu_2079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_5_fu_2070_p4),55));
    zext_ln15_6_fu_2229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_6_fu_2220_p4),55));
    zext_ln15_7_fu_2381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_7_fu_2372_p4),55));
    zext_ln15_8_fu_2529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_8_fu_2520_p4),55));
    zext_ln15_9_fu_2839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_9_fu_2830_p4),55));
    zext_ln15_fu_1327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_fu_1318_p4),55));
    zext_ln18_1_fu_1479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_5_fu_1476_p1),55));
    zext_ln18_2_fu_1637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_6_fu_1634_p1),55));
    zext_ln18_3_fu_1795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_8_fu_1792_p1),55));
    zext_ln18_4_fu_1943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_10_fu_1940_p1),55));
    zext_ln18_5_fu_2086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_12_fu_2083_p1),55));
    zext_ln18_6_fu_2236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_14_fu_2233_p1),55));
    zext_ln18_7_fu_2388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_16_fu_2385_p1),55));
    zext_ln18_8_fu_2536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_18_fu_2533_p1),55));
    zext_ln18_9_fu_2846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_20_fu_2843_p1),55));
    zext_ln18_fu_1334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_3_fu_1331_p1),55));
    zext_ln317_1_fu_1401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_1_fu_1389_p3),9));
    zext_ln317_2_fu_1546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_2_fu_1534_p3),9));
    zext_ln317_3_fu_1704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_3_fu_1692_p3),9));
    zext_ln317_4_fu_1862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_4_fu_1850_p3),9));
    zext_ln317_5_fu_2010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_5_fu_1998_p3),9));
    zext_ln317_6_fu_2153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_6_fu_2141_p3),9));
    zext_ln317_7_fu_2303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_7_fu_2291_p3),9));
    zext_ln317_8_fu_2455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_8_fu_2443_p3),9));
    zext_ln317_9_fu_2784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_9_fu_2776_p3),9));
    zext_ln317_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_fu_1255_p3),9));
    zext_ln36_1_fu_1150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln36_2_reg_3179),8));
    zext_ln36_fu_2611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln36_2_reg_3179_pp0_iter2_reg),64));
    zext_ln37_fu_596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_fu_588_p3),6));
    zext_ln38_1_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_mid2_reg_3023),11));
    zext_ln38_2_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_mid2_reg_3023),6));
    zext_ln38_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_mid2_reg_3023),10));
    zext_ln51_1_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_1_reg_3082),11));
    zext_ln51_fu_956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_1_reg_3082),10));
    zext_ln54_1_fu_922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln54_4_fu_914_p3),64));
    zext_ln54_2_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln54_5_fu_964_p3),64));
    zext_ln54_3_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_reg_3062),10));
    zext_ln54_4_fu_1028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln54_6_fu_1021_p3),64));
    zext_ln54_5_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln54_7_fu_1057_p3),64));
    zext_ln54_6_fu_1100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln54_8_fu_1093_p3),64));
    zext_ln54_7_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_843_p3),10));
    zext_ln54_fu_877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln54_3_fu_869_p3),64));
    zext_ln59_fu_1160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_1153_p3),8));
    zext_ln60_1_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln60_fu_1170_p1),7));
    zext_ln60_2_fu_1223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln59_fu_1218_p2),64));
    zext_ln60_3_fu_1184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln59_1_fu_1178_p2),64));
    zext_ln60_4_fu_1199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln59_2_fu_1194_p2),64));
    zext_ln60_5_fu_1238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln59_3_fu_1233_p2),64));
    zext_ln60_6_fu_1313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln59_4_fu_1308_p2),64));
    zext_ln60_7_fu_1447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln59_5_fu_1442_p2),64));
    zext_ln60_8_fu_1753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln59_6_fu_1748_p2),64));
    zext_ln60_9_fu_1595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln59_7_fu_1590_p2),64));
    zext_ln60_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln59_8_reg_3188),64));
    zext_ln64_1_fu_2639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_reg_3032_pp0_iter2_reg),9));
    zext_ln64_2_fu_2670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_2656_p3),13));
    zext_ln64_3_fu_2680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_mid2_reg_3023_pp0_iter2_reg),13));
    zext_ln64_4_fu_2689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_1_fu_2683_p2),64));
    zext_ln64_fu_2629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_2622_p3),9));
end behav;
