
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F3)
	S6= LIMMEXT.Out=>B_EX.In                                    Premise(F4)
	S7= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F5)
	S8= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F6)
	S9= FU.Bub_IF=>CU_IF.Bub                                    Premise(F7)
	S10= FU.Halt_IF=>CU_IF.Halt                                 Premise(F8)
	S11= ICache.Hit=>CU_IF.ICacheHit                            Premise(F9)
	S12= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F10)
	S13= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F11)
	S14= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F12)
	S15= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F14)
	S17= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S18= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S19= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F17)
	S20= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F18)
	S21= ICache.Hit=>FU.ICacheHit                               Premise(F19)
	S22= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F20)
	S23= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F21)
	S24= IR_WB.Out=>FU.IR_WB                                    Premise(F22)
	S25= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F23)
	S26= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F24)
	S27= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F25)
	S28= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F26)
	S29= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F27)
	S30= ALUOut_WB.Out=>FU.InWB                                 Premise(F28)
	S31= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F29)
	S32= ALUOut_WB.Out=>GPR.WData                               Premise(F30)
	S33= IR_WB.Out20_16=>GPR.WReg                               Premise(F31)
	S34= IMMU.Addr=>IAddrReg.In                                 Premise(F32)
	S35= PC.Out=>ICache.IEA                                     Premise(F33)
	S36= ICache.IEA=addr                                        Path(S4,S35)
	S37= ICache.Hit=ICacheHit(addr)                             ICache-Search(S36)
	S38= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S37,S11)
	S39= FU.ICacheHit=ICacheHit(addr)                           Path(S37,S21)
	S40= PC.Out=>ICache.IEA                                     Premise(F34)
	S41= IMem.MEM8WordOut=>ICache.WData                         Premise(F35)
	S42= ICache.Out=>ICacheReg.In                               Premise(F36)
	S43= PC.Out=>IMMU.IEA                                       Premise(F37)
	S44= IMMU.IEA=addr                                          Path(S4,S43)
	S45= CP0.ASID=>IMMU.PID                                     Premise(F38)
	S46= IMMU.PID=pid                                           Path(S3,S45)
	S47= IMMU.Addr={pid,addr}                                   IMMU-Search(S46,S44)
	S48= IAddrReg.In={pid,addr}                                 Path(S47,S34)
	S49= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S46,S44)
	S50= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S49,S12)
	S51= IAddrReg.Out=>IMem.RAddr                               Premise(F39)
	S52= ICacheReg.Out=>IRMux.CacheData                         Premise(F40)
	S53= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F41)
	S54= IMem.Out=>IRMux.MemData                                Premise(F42)
	S55= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F43)
	S56= ICache.Out=>IR_ID.In                                   Premise(F44)
	S57= IRMux.Out=>IR_ID.In                                    Premise(F45)
	S58= ICache.Out=>IR_IMMU.In                                 Premise(F46)
	S59= IR_DMMU2.Out=>IR_WB.In                                 Premise(F47)
	S60= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F48)
	S61= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F49)
	S62= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F50)
	S63= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F51)
	S64= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F52)
	S65= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F53)
	S66= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F54)
	S67= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F55)
	S68= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F56)
	S69= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F57)
	S70= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F58)
	S71= IR_EX.Out31_26=>CU_EX.Op                               Premise(F59)
	S72= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F60)
	S73= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F61)
	S74= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F62)
	S75= IR_ID.Out31_26=>CU_ID.Op                               Premise(F63)
	S76= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F64)
	S77= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F65)
	S78= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F66)
	S79= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F67)
	S80= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F68)
	S81= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F69)
	S82= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F70)
	S83= IR_WB.Out31_26=>CU_WB.Op                               Premise(F71)
	S84= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F72)
	S85= CtrlA_EX=0                                             Premise(F73)
	S86= CtrlB_EX=0                                             Premise(F74)
	S87= CtrlALUOut_MEM=0                                       Premise(F75)
	S88= CtrlALUOut_DMMU1=0                                     Premise(F76)
	S89= CtrlALUOut_DMMU2=0                                     Premise(F77)
	S90= CtrlALUOut_WB=0                                        Premise(F78)
	S91= CtrlA_MEM=0                                            Premise(F79)
	S92= CtrlA_WB=0                                             Premise(F80)
	S93= CtrlB_MEM=0                                            Premise(F81)
	S94= CtrlB_WB=0                                             Premise(F82)
	S95= CtrlICache=0                                           Premise(F83)
	S96= CtrlIMMU=0                                             Premise(F84)
	S97= CtrlIR_DMMU1=0                                         Premise(F85)
	S98= CtrlIR_DMMU2=0                                         Premise(F86)
	S99= CtrlIR_EX=0                                            Premise(F87)
	S100= CtrlIR_ID=0                                           Premise(F88)
	S101= CtrlIR_IMMU=1                                         Premise(F89)
	S102= CtrlIR_MEM=0                                          Premise(F90)
	S103= CtrlIR_WB=0                                           Premise(F91)
	S104= CtrlGPR=0                                             Premise(F92)
	S105= CtrlIAddrReg=1                                        Premise(F93)
	S106= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S48,S105)
	S107= CtrlPC=0                                              Premise(F94)
	S108= CtrlPCInc=0                                           Premise(F95)
	S109= PC[Out]=addr                                          PC-Hold(S1,S107,S108)
	S110= CtrlIMem=0                                            Premise(F96)
	S111= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S110)
	S112= CtrlICacheReg=1                                       Premise(F97)
	S113= CtrlASIDIn=0                                          Premise(F98)
	S114= CtrlCP0=0                                             Premise(F99)
	S115= CP0[ASID]=pid                                         CP0-Hold(S0,S114)
	S116= CtrlEPCIn=0                                           Premise(F100)
	S117= CtrlExCodeIn=0                                        Premise(F101)
	S118= CtrlIRMux=0                                           Premise(F102)
	S119= GPR[rS]=a                                             Premise(F103)

IMMU	S120= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S106)
	S121= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S106)
	S122= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S106)
	S123= PC.Out=addr                                           PC-Out(S109)
	S124= CP0.ASID=pid                                          CP0-Read-ASID(S115)
	S125= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F104)
	S126= LIMMEXT.Out=>B_EX.In                                  Premise(F105)
	S127= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F106)
	S128= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F107)
	S129= FU.Bub_IF=>CU_IF.Bub                                  Premise(F108)
	S130= FU.Halt_IF=>CU_IF.Halt                                Premise(F109)
	S131= ICache.Hit=>CU_IF.ICacheHit                           Premise(F110)
	S132= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F111)
	S133= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F112)
	S134= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F113)
	S135= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F114)
	S136= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F115)
	S137= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F116)
	S138= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F117)
	S139= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F118)
	S140= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F119)
	S141= ICache.Hit=>FU.ICacheHit                              Premise(F120)
	S142= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F121)
	S143= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F122)
	S144= IR_WB.Out=>FU.IR_WB                                   Premise(F123)
	S145= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F124)
	S146= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F125)
	S147= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F126)
	S148= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F127)
	S149= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F128)
	S150= ALUOut_WB.Out=>FU.InWB                                Premise(F129)
	S151= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F130)
	S152= ALUOut_WB.Out=>GPR.WData                              Premise(F131)
	S153= IR_WB.Out20_16=>GPR.WReg                              Premise(F132)
	S154= IMMU.Addr=>IAddrReg.In                                Premise(F133)
	S155= PC.Out=>ICache.IEA                                    Premise(F134)
	S156= ICache.IEA=addr                                       Path(S123,S155)
	S157= ICache.Hit=ICacheHit(addr)                            ICache-Search(S156)
	S158= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S157,S131)
	S159= FU.ICacheHit=ICacheHit(addr)                          Path(S157,S141)
	S160= PC.Out=>ICache.IEA                                    Premise(F135)
	S161= IMem.MEM8WordOut=>ICache.WData                        Premise(F136)
	S162= ICache.Out=>ICacheReg.In                              Premise(F137)
	S163= PC.Out=>IMMU.IEA                                      Premise(F138)
	S164= IMMU.IEA=addr                                         Path(S123,S163)
	S165= CP0.ASID=>IMMU.PID                                    Premise(F139)
	S166= IMMU.PID=pid                                          Path(S124,S165)
	S167= IMMU.Addr={pid,addr}                                  IMMU-Search(S166,S164)
	S168= IAddrReg.In={pid,addr}                                Path(S167,S154)
	S169= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S166,S164)
	S170= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S169,S132)
	S171= IAddrReg.Out=>IMem.RAddr                              Premise(F140)
	S172= IMem.RAddr={pid,addr}                                 Path(S120,S171)
	S173= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S172,S111)
	S174= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S172,S111)
	S175= ICache.WData=IMemGet8Word({pid,addr})                 Path(S174,S161)
	S176= ICacheReg.Out=>IRMux.CacheData                        Premise(F141)
	S177= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F142)
	S178= IMem.Out=>IRMux.MemData                               Premise(F143)
	S179= IRMux.MemData={12,rS,rD,UIMM}                         Path(S173,S178)
	S180= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S179)
	S181= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F144)
	S182= ICache.Out=>IR_ID.In                                  Premise(F145)
	S183= IRMux.Out=>IR_ID.In                                   Premise(F146)
	S184= IR_ID.In={12,rS,rD,UIMM}                              Path(S180,S183)
	S185= ICache.Out=>IR_IMMU.In                                Premise(F147)
	S186= IR_DMMU2.Out=>IR_WB.In                                Premise(F148)
	S187= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F149)
	S188= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F150)
	S189= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F151)
	S190= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F152)
	S191= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F153)
	S192= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F154)
	S193= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F155)
	S194= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F156)
	S195= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F157)
	S196= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F158)
	S197= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F159)
	S198= IR_EX.Out31_26=>CU_EX.Op                              Premise(F160)
	S199= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F161)
	S200= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F162)
	S201= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F163)
	S202= IR_ID.Out31_26=>CU_ID.Op                              Premise(F164)
	S203= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F165)
	S204= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F166)
	S205= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F167)
	S206= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F168)
	S207= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F169)
	S208= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F170)
	S209= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F171)
	S210= IR_WB.Out31_26=>CU_WB.Op                              Premise(F172)
	S211= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F173)
	S212= CtrlA_EX=0                                            Premise(F174)
	S213= CtrlB_EX=0                                            Premise(F175)
	S214= CtrlALUOut_MEM=0                                      Premise(F176)
	S215= CtrlALUOut_DMMU1=0                                    Premise(F177)
	S216= CtrlALUOut_DMMU2=0                                    Premise(F178)
	S217= CtrlALUOut_WB=0                                       Premise(F179)
	S218= CtrlA_MEM=0                                           Premise(F180)
	S219= CtrlA_WB=0                                            Premise(F181)
	S220= CtrlB_MEM=0                                           Premise(F182)
	S221= CtrlB_WB=0                                            Premise(F183)
	S222= CtrlICache=1                                          Premise(F184)
	S223= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S156,S175,S222)
	S224= CtrlIMMU=0                                            Premise(F185)
	S225= CtrlIR_DMMU1=0                                        Premise(F186)
	S226= CtrlIR_DMMU2=0                                        Premise(F187)
	S227= CtrlIR_EX=0                                           Premise(F188)
	S228= CtrlIR_ID=1                                           Premise(F189)
	S229= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S184,S228)
	S230= CtrlIR_IMMU=0                                         Premise(F190)
	S231= CtrlIR_MEM=0                                          Premise(F191)
	S232= CtrlIR_WB=0                                           Premise(F192)
	S233= CtrlGPR=0                                             Premise(F193)
	S234= GPR[rS]=a                                             GPR-Hold(S119,S233)
	S235= CtrlIAddrReg=0                                        Premise(F194)
	S236= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S106,S235)
	S237= CtrlPC=0                                              Premise(F195)
	S238= CtrlPCInc=1                                           Premise(F196)
	S239= PC[Out]=addr+4                                        PC-Inc(S109,S237,S238)
	S240= PC[CIA]=addr                                          PC-Inc(S109,S237,S238)
	S241= CtrlIMem=0                                            Premise(F197)
	S242= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S111,S241)
	S243= CtrlICacheReg=0                                       Premise(F198)
	S244= CtrlASIDIn=0                                          Premise(F199)
	S245= CtrlCP0=0                                             Premise(F200)
	S246= CP0[ASID]=pid                                         CP0-Hold(S115,S245)
	S247= CtrlEPCIn=0                                           Premise(F201)
	S248= CtrlExCodeIn=0                                        Premise(F202)
	S249= CtrlIRMux=0                                           Premise(F203)

ID	S250= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S229)
	S251= IR_ID.Out31_26=12                                     IR-Out(S229)
	S252= IR_ID.Out25_21=rS                                     IR-Out(S229)
	S253= IR_ID.Out20_16=rD                                     IR-Out(S229)
	S254= IR_ID.Out15_0=UIMM                                    IR-Out(S229)
	S255= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S236)
	S256= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S236)
	S257= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S236)
	S258= PC.Out=addr+4                                         PC-Out(S239)
	S259= PC.CIA=addr                                           PC-Out(S240)
	S260= PC.CIA31_28=addr[31:28]                               PC-Out(S240)
	S261= CP0.ASID=pid                                          CP0-Read-ASID(S246)
	S262= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F204)
	S263= LIMMEXT.Out=>B_EX.In                                  Premise(F205)
	S264= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F206)
	S265= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F207)
	S266= FU.Bub_IF=>CU_IF.Bub                                  Premise(F208)
	S267= FU.Halt_IF=>CU_IF.Halt                                Premise(F209)
	S268= ICache.Hit=>CU_IF.ICacheHit                           Premise(F210)
	S269= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F211)
	S270= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F212)
	S271= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F213)
	S272= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F214)
	S273= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F215)
	S274= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F216)
	S275= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F217)
	S276= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F218)
	S277= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F219)
	S278= ICache.Hit=>FU.ICacheHit                              Premise(F220)
	S279= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F221)
	S280= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F222)
	S281= IR_WB.Out=>FU.IR_WB                                   Premise(F223)
	S282= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F224)
	S283= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F225)
	S284= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F226)
	S285= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F227)
	S286= FU.InID2_RReg=5'b00000                                Premise(F228)
	S287= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F229)
	S288= ALUOut_WB.Out=>FU.InWB                                Premise(F230)
	S289= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F231)
	S290= ALUOut_WB.Out=>GPR.WData                              Premise(F232)
	S291= IR_WB.Out20_16=>GPR.WReg                              Premise(F233)
	S292= IMMU.Addr=>IAddrReg.In                                Premise(F234)
	S293= PC.Out=>ICache.IEA                                    Premise(F235)
	S294= ICache.IEA=addr+4                                     Path(S258,S293)
	S295= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S294)
	S296= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S295,S268)
	S297= FU.ICacheHit=ICacheHit(addr+4)                        Path(S295,S278)
	S298= PC.Out=>ICache.IEA                                    Premise(F236)
	S299= IMem.MEM8WordOut=>ICache.WData                        Premise(F237)
	S300= ICache.Out=>ICacheReg.In                              Premise(F238)
	S301= PC.Out=>IMMU.IEA                                      Premise(F239)
	S302= IMMU.IEA=addr+4                                       Path(S258,S301)
	S303= CP0.ASID=>IMMU.PID                                    Premise(F240)
	S304= IMMU.PID=pid                                          Path(S261,S303)
	S305= IMMU.Addr={pid,addr+4}                                IMMU-Search(S304,S302)
	S306= IAddrReg.In={pid,addr+4}                              Path(S305,S292)
	S307= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S304,S302)
	S308= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S307,S269)
	S309= IAddrReg.Out=>IMem.RAddr                              Premise(F241)
	S310= IMem.RAddr={pid,addr}                                 Path(S255,S309)
	S311= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S310,S242)
	S312= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S310,S242)
	S313= ICache.WData=IMemGet8Word({pid,addr})                 Path(S312,S299)
	S314= ICacheReg.Out=>IRMux.CacheData                        Premise(F242)
	S315= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F243)
	S316= IMem.Out=>IRMux.MemData                               Premise(F244)
	S317= IRMux.MemData={12,rS,rD,UIMM}                         Path(S311,S316)
	S318= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S317)
	S319= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F245)
	S320= ICache.Out=>IR_ID.In                                  Premise(F246)
	S321= IRMux.Out=>IR_ID.In                                   Premise(F247)
	S322= IR_ID.In={12,rS,rD,UIMM}                              Path(S318,S321)
	S323= ICache.Out=>IR_IMMU.In                                Premise(F248)
	S324= IR_DMMU2.Out=>IR_WB.In                                Premise(F249)
	S325= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F250)
	S326= LIMMEXT.In=UIMM                                       Path(S254,S325)
	S327= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S326)
	S328= B_EX.In={16{0},UIMM}                                  Path(S327,S263)
	S329= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F251)
	S330= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F252)
	S331= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F253)
	S332= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F254)
	S333= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F255)
	S334= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F256)
	S335= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F257)
	S336= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F258)
	S337= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F259)
	S338= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F260)
	S339= IR_EX.Out31_26=>CU_EX.Op                              Premise(F261)
	S340= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F262)
	S341= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F263)
	S342= CU_ID.IRFunc1=rD                                      Path(S253,S341)
	S343= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F264)
	S344= CU_ID.IRFunc2=rS                                      Path(S252,S343)
	S345= IR_ID.Out31_26=>CU_ID.Op                              Premise(F265)
	S346= CU_ID.Op=12                                           Path(S251,S345)
	S347= CU_ID.Func=alu_add                                    CU_ID(S346)
	S348= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F266)
	S349= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F267)
	S350= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F268)
	S351= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F269)
	S352= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F270)
	S353= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F271)
	S354= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F272)
	S355= IR_WB.Out31_26=>CU_WB.Op                              Premise(F273)
	S356= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F274)
	S357= CtrlA_EX=1                                            Premise(F275)
	S358= CtrlB_EX=1                                            Premise(F276)
	S359= [B_EX]={16{0},UIMM}                                   B_EX-Write(S328,S358)
	S360= CtrlALUOut_MEM=0                                      Premise(F277)
	S361= CtrlALUOut_DMMU1=0                                    Premise(F278)
	S362= CtrlALUOut_DMMU2=0                                    Premise(F279)
	S363= CtrlALUOut_WB=0                                       Premise(F280)
	S364= CtrlA_MEM=0                                           Premise(F281)
	S365= CtrlA_WB=0                                            Premise(F282)
	S366= CtrlB_MEM=0                                           Premise(F283)
	S367= CtrlB_WB=0                                            Premise(F284)
	S368= CtrlICache=0                                          Premise(F285)
	S369= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S223,S368)
	S370= CtrlIMMU=0                                            Premise(F286)
	S371= CtrlIR_DMMU1=0                                        Premise(F287)
	S372= CtrlIR_DMMU2=0                                        Premise(F288)
	S373= CtrlIR_EX=1                                           Premise(F289)
	S374= CtrlIR_ID=0                                           Premise(F290)
	S375= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S229,S374)
	S376= CtrlIR_IMMU=0                                         Premise(F291)
	S377= CtrlIR_MEM=0                                          Premise(F292)
	S378= CtrlIR_WB=0                                           Premise(F293)
	S379= CtrlGPR=0                                             Premise(F294)
	S380= GPR[rS]=a                                             GPR-Hold(S234,S379)
	S381= CtrlIAddrReg=0                                        Premise(F295)
	S382= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S236,S381)
	S383= CtrlPC=0                                              Premise(F296)
	S384= CtrlPCInc=0                                           Premise(F297)
	S385= PC[CIA]=addr                                          PC-Hold(S240,S384)
	S386= PC[Out]=addr+4                                        PC-Hold(S239,S383,S384)
	S387= CtrlIMem=0                                            Premise(F298)
	S388= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S242,S387)
	S389= CtrlICacheReg=0                                       Premise(F299)
	S390= CtrlASIDIn=0                                          Premise(F300)
	S391= CtrlCP0=0                                             Premise(F301)
	S392= CP0[ASID]=pid                                         CP0-Hold(S246,S391)
	S393= CtrlEPCIn=0                                           Premise(F302)
	S394= CtrlExCodeIn=0                                        Premise(F303)
	S395= CtrlIRMux=0                                           Premise(F304)

EX	S396= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S359)
	S397= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S359)
	S398= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S359)
	S399= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S375)
	S400= IR_ID.Out31_26=12                                     IR-Out(S375)
	S401= IR_ID.Out25_21=rS                                     IR-Out(S375)
	S402= IR_ID.Out20_16=rD                                     IR-Out(S375)
	S403= IR_ID.Out15_0=UIMM                                    IR-Out(S375)
	S404= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S382)
	S405= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S382)
	S406= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S382)
	S407= PC.CIA=addr                                           PC-Out(S385)
	S408= PC.CIA31_28=addr[31:28]                               PC-Out(S385)
	S409= PC.Out=addr+4                                         PC-Out(S386)
	S410= CP0.ASID=pid                                          CP0-Read-ASID(S392)
	S411= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F305)
	S412= LIMMEXT.Out=>B_EX.In                                  Premise(F306)
	S413= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F307)
	S414= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F308)
	S415= FU.Bub_IF=>CU_IF.Bub                                  Premise(F309)
	S416= FU.Halt_IF=>CU_IF.Halt                                Premise(F310)
	S417= ICache.Hit=>CU_IF.ICacheHit                           Premise(F311)
	S418= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F312)
	S419= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F313)
	S420= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F314)
	S421= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F315)
	S422= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F316)
	S423= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F317)
	S424= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F318)
	S425= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F319)
	S426= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F320)
	S427= ICache.Hit=>FU.ICacheHit                              Premise(F321)
	S428= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F322)
	S429= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F323)
	S430= IR_WB.Out=>FU.IR_WB                                   Premise(F324)
	S431= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F325)
	S432= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F326)
	S433= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F327)
	S434= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F328)
	S435= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F329)
	S436= ALUOut_WB.Out=>FU.InWB                                Premise(F330)
	S437= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F331)
	S438= ALUOut_WB.Out=>GPR.WData                              Premise(F332)
	S439= IR_WB.Out20_16=>GPR.WReg                              Premise(F333)
	S440= IMMU.Addr=>IAddrReg.In                                Premise(F334)
	S441= PC.Out=>ICache.IEA                                    Premise(F335)
	S442= ICache.IEA=addr+4                                     Path(S409,S441)
	S443= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S442)
	S444= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S443,S417)
	S445= FU.ICacheHit=ICacheHit(addr+4)                        Path(S443,S427)
	S446= PC.Out=>ICache.IEA                                    Premise(F336)
	S447= IMem.MEM8WordOut=>ICache.WData                        Premise(F337)
	S448= ICache.Out=>ICacheReg.In                              Premise(F338)
	S449= PC.Out=>IMMU.IEA                                      Premise(F339)
	S450= IMMU.IEA=addr+4                                       Path(S409,S449)
	S451= CP0.ASID=>IMMU.PID                                    Premise(F340)
	S452= IMMU.PID=pid                                          Path(S410,S451)
	S453= IMMU.Addr={pid,addr+4}                                IMMU-Search(S452,S450)
	S454= IAddrReg.In={pid,addr+4}                              Path(S453,S440)
	S455= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S452,S450)
	S456= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S455,S418)
	S457= IAddrReg.Out=>IMem.RAddr                              Premise(F341)
	S458= IMem.RAddr={pid,addr}                                 Path(S404,S457)
	S459= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S458,S388)
	S460= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S458,S388)
	S461= ICache.WData=IMemGet8Word({pid,addr})                 Path(S460,S447)
	S462= ICacheReg.Out=>IRMux.CacheData                        Premise(F342)
	S463= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F343)
	S464= IMem.Out=>IRMux.MemData                               Premise(F344)
	S465= IRMux.MemData={12,rS,rD,UIMM}                         Path(S459,S464)
	S466= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S465)
	S467= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F345)
	S468= ICache.Out=>IR_ID.In                                  Premise(F346)
	S469= IRMux.Out=>IR_ID.In                                   Premise(F347)
	S470= IR_ID.In={12,rS,rD,UIMM}                              Path(S466,S469)
	S471= ICache.Out=>IR_IMMU.In                                Premise(F348)
	S472= IR_DMMU2.Out=>IR_WB.In                                Premise(F349)
	S473= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F350)
	S474= LIMMEXT.In=UIMM                                       Path(S403,S473)
	S475= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S474)
	S476= B_EX.In={16{0},UIMM}                                  Path(S475,S412)
	S477= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F351)
	S478= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F352)
	S479= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F353)
	S480= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F354)
	S481= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F355)
	S482= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F356)
	S483= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F357)
	S484= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F358)
	S485= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F359)
	S486= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F360)
	S487= IR_EX.Out31_26=>CU_EX.Op                              Premise(F361)
	S488= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F362)
	S489= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F363)
	S490= CU_ID.IRFunc1=rD                                      Path(S402,S489)
	S491= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F364)
	S492= CU_ID.IRFunc2=rS                                      Path(S401,S491)
	S493= IR_ID.Out31_26=>CU_ID.Op                              Premise(F365)
	S494= CU_ID.Op=12                                           Path(S400,S493)
	S495= CU_ID.Func=alu_add                                    CU_ID(S494)
	S496= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F366)
	S497= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F367)
	S498= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F368)
	S499= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F369)
	S500= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F370)
	S501= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F371)
	S502= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F372)
	S503= IR_WB.Out31_26=>CU_WB.Op                              Premise(F373)
	S504= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F374)
	S505= CtrlA_EX=0                                            Premise(F375)
	S506= CtrlB_EX=0                                            Premise(F376)
	S507= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S359,S506)
	S508= CtrlALUOut_MEM=1                                      Premise(F377)
	S509= CtrlALUOut_DMMU1=0                                    Premise(F378)
	S510= CtrlALUOut_DMMU2=0                                    Premise(F379)
	S511= CtrlALUOut_WB=0                                       Premise(F380)
	S512= CtrlA_MEM=0                                           Premise(F381)
	S513= CtrlA_WB=0                                            Premise(F382)
	S514= CtrlB_MEM=0                                           Premise(F383)
	S515= CtrlB_WB=0                                            Premise(F384)
	S516= CtrlICache=0                                          Premise(F385)
	S517= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S369,S516)
	S518= CtrlIMMU=0                                            Premise(F386)
	S519= CtrlIR_DMMU1=0                                        Premise(F387)
	S520= CtrlIR_DMMU2=0                                        Premise(F388)
	S521= CtrlIR_EX=0                                           Premise(F389)
	S522= CtrlIR_ID=0                                           Premise(F390)
	S523= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S375,S522)
	S524= CtrlIR_IMMU=0                                         Premise(F391)
	S525= CtrlIR_MEM=1                                          Premise(F392)
	S526= CtrlIR_WB=0                                           Premise(F393)
	S527= CtrlGPR=0                                             Premise(F394)
	S528= GPR[rS]=a                                             GPR-Hold(S380,S527)
	S529= CtrlIAddrReg=0                                        Premise(F395)
	S530= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S382,S529)
	S531= CtrlPC=0                                              Premise(F396)
	S532= CtrlPCInc=0                                           Premise(F397)
	S533= PC[CIA]=addr                                          PC-Hold(S385,S532)
	S534= PC[Out]=addr+4                                        PC-Hold(S386,S531,S532)
	S535= CtrlIMem=0                                            Premise(F398)
	S536= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S388,S535)
	S537= CtrlICacheReg=0                                       Premise(F399)
	S538= CtrlASIDIn=0                                          Premise(F400)
	S539= CtrlCP0=0                                             Premise(F401)
	S540= CP0[ASID]=pid                                         CP0-Hold(S392,S539)
	S541= CtrlEPCIn=0                                           Premise(F402)
	S542= CtrlExCodeIn=0                                        Premise(F403)
	S543= CtrlIRMux=0                                           Premise(F404)

MEM	S544= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S507)
	S545= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S507)
	S546= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S507)
	S547= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S523)
	S548= IR_ID.Out31_26=12                                     IR-Out(S523)
	S549= IR_ID.Out25_21=rS                                     IR-Out(S523)
	S550= IR_ID.Out20_16=rD                                     IR-Out(S523)
	S551= IR_ID.Out15_0=UIMM                                    IR-Out(S523)
	S552= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S530)
	S553= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S530)
	S554= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S530)
	S555= PC.CIA=addr                                           PC-Out(S533)
	S556= PC.CIA31_28=addr[31:28]                               PC-Out(S533)
	S557= PC.Out=addr+4                                         PC-Out(S534)
	S558= CP0.ASID=pid                                          CP0-Read-ASID(S540)
	S559= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F405)
	S560= LIMMEXT.Out=>B_EX.In                                  Premise(F406)
	S561= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F407)
	S562= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F408)
	S563= FU.Bub_IF=>CU_IF.Bub                                  Premise(F409)
	S564= FU.Halt_IF=>CU_IF.Halt                                Premise(F410)
	S565= ICache.Hit=>CU_IF.ICacheHit                           Premise(F411)
	S566= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F412)
	S567= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F413)
	S568= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F414)
	S569= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F415)
	S570= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F416)
	S571= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F417)
	S572= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F418)
	S573= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F419)
	S574= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F420)
	S575= ICache.Hit=>FU.ICacheHit                              Premise(F421)
	S576= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F422)
	S577= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F423)
	S578= IR_WB.Out=>FU.IR_WB                                   Premise(F424)
	S579= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F425)
	S580= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F426)
	S581= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F427)
	S582= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F428)
	S583= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F429)
	S584= ALUOut_WB.Out=>FU.InWB                                Premise(F430)
	S585= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F431)
	S586= ALUOut_WB.Out=>GPR.WData                              Premise(F432)
	S587= IR_WB.Out20_16=>GPR.WReg                              Premise(F433)
	S588= IMMU.Addr=>IAddrReg.In                                Premise(F434)
	S589= PC.Out=>ICache.IEA                                    Premise(F435)
	S590= ICache.IEA=addr+4                                     Path(S557,S589)
	S591= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S590)
	S592= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S591,S565)
	S593= FU.ICacheHit=ICacheHit(addr+4)                        Path(S591,S575)
	S594= PC.Out=>ICache.IEA                                    Premise(F436)
	S595= IMem.MEM8WordOut=>ICache.WData                        Premise(F437)
	S596= ICache.Out=>ICacheReg.In                              Premise(F438)
	S597= PC.Out=>IMMU.IEA                                      Premise(F439)
	S598= IMMU.IEA=addr+4                                       Path(S557,S597)
	S599= CP0.ASID=>IMMU.PID                                    Premise(F440)
	S600= IMMU.PID=pid                                          Path(S558,S599)
	S601= IMMU.Addr={pid,addr+4}                                IMMU-Search(S600,S598)
	S602= IAddrReg.In={pid,addr+4}                              Path(S601,S588)
	S603= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S600,S598)
	S604= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S603,S566)
	S605= IAddrReg.Out=>IMem.RAddr                              Premise(F441)
	S606= IMem.RAddr={pid,addr}                                 Path(S552,S605)
	S607= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S606,S536)
	S608= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S606,S536)
	S609= ICache.WData=IMemGet8Word({pid,addr})                 Path(S608,S595)
	S610= ICacheReg.Out=>IRMux.CacheData                        Premise(F442)
	S611= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F443)
	S612= IMem.Out=>IRMux.MemData                               Premise(F444)
	S613= IRMux.MemData={12,rS,rD,UIMM}                         Path(S607,S612)
	S614= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S613)
	S615= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F445)
	S616= ICache.Out=>IR_ID.In                                  Premise(F446)
	S617= IRMux.Out=>IR_ID.In                                   Premise(F447)
	S618= IR_ID.In={12,rS,rD,UIMM}                              Path(S614,S617)
	S619= ICache.Out=>IR_IMMU.In                                Premise(F448)
	S620= IR_DMMU2.Out=>IR_WB.In                                Premise(F449)
	S621= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F450)
	S622= LIMMEXT.In=UIMM                                       Path(S551,S621)
	S623= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S622)
	S624= B_EX.In={16{0},UIMM}                                  Path(S623,S560)
	S625= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F451)
	S626= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F452)
	S627= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F453)
	S628= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F454)
	S629= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F455)
	S630= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F456)
	S631= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F457)
	S632= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F458)
	S633= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F459)
	S634= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F460)
	S635= IR_EX.Out31_26=>CU_EX.Op                              Premise(F461)
	S636= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F462)
	S637= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F463)
	S638= CU_ID.IRFunc1=rD                                      Path(S550,S637)
	S639= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F464)
	S640= CU_ID.IRFunc2=rS                                      Path(S549,S639)
	S641= IR_ID.Out31_26=>CU_ID.Op                              Premise(F465)
	S642= CU_ID.Op=12                                           Path(S548,S641)
	S643= CU_ID.Func=alu_add                                    CU_ID(S642)
	S644= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F466)
	S645= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F467)
	S646= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F468)
	S647= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F469)
	S648= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F470)
	S649= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F471)
	S650= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F472)
	S651= IR_WB.Out31_26=>CU_WB.Op                              Premise(F473)
	S652= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F474)
	S653= CtrlA_EX=0                                            Premise(F475)
	S654= CtrlB_EX=0                                            Premise(F476)
	S655= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S507,S654)
	S656= CtrlALUOut_MEM=0                                      Premise(F477)
	S657= CtrlALUOut_DMMU1=1                                    Premise(F478)
	S658= CtrlALUOut_DMMU2=0                                    Premise(F479)
	S659= CtrlALUOut_WB=1                                       Premise(F480)
	S660= CtrlA_MEM=0                                           Premise(F481)
	S661= CtrlA_WB=1                                            Premise(F482)
	S662= CtrlB_MEM=0                                           Premise(F483)
	S663= CtrlB_WB=1                                            Premise(F484)
	S664= CtrlICache=0                                          Premise(F485)
	S665= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S517,S664)
	S666= CtrlIMMU=0                                            Premise(F486)
	S667= CtrlIR_DMMU1=1                                        Premise(F487)
	S668= CtrlIR_DMMU2=0                                        Premise(F488)
	S669= CtrlIR_EX=0                                           Premise(F489)
	S670= CtrlIR_ID=0                                           Premise(F490)
	S671= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S523,S670)
	S672= CtrlIR_IMMU=0                                         Premise(F491)
	S673= CtrlIR_MEM=0                                          Premise(F492)
	S674= CtrlIR_WB=1                                           Premise(F493)
	S675= CtrlGPR=0                                             Premise(F494)
	S676= GPR[rS]=a                                             GPR-Hold(S528,S675)
	S677= CtrlIAddrReg=0                                        Premise(F495)
	S678= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S530,S677)
	S679= CtrlPC=0                                              Premise(F496)
	S680= CtrlPCInc=0                                           Premise(F497)
	S681= PC[CIA]=addr                                          PC-Hold(S533,S680)
	S682= PC[Out]=addr+4                                        PC-Hold(S534,S679,S680)
	S683= CtrlIMem=0                                            Premise(F498)
	S684= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S536,S683)
	S685= CtrlICacheReg=0                                       Premise(F499)
	S686= CtrlASIDIn=0                                          Premise(F500)
	S687= CtrlCP0=0                                             Premise(F501)
	S688= CP0[ASID]=pid                                         CP0-Hold(S540,S687)
	S689= CtrlEPCIn=0                                           Premise(F502)
	S690= CtrlExCodeIn=0                                        Premise(F503)
	S691= CtrlIRMux=0                                           Premise(F504)

WB	S692= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S655)
	S693= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S655)
	S694= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S655)
	S695= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S671)
	S696= IR_ID.Out31_26=12                                     IR-Out(S671)
	S697= IR_ID.Out25_21=rS                                     IR-Out(S671)
	S698= IR_ID.Out20_16=rD                                     IR-Out(S671)
	S699= IR_ID.Out15_0=UIMM                                    IR-Out(S671)
	S700= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S678)
	S701= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S678)
	S702= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S678)
	S703= PC.CIA=addr                                           PC-Out(S681)
	S704= PC.CIA31_28=addr[31:28]                               PC-Out(S681)
	S705= PC.Out=addr+4                                         PC-Out(S682)
	S706= CP0.ASID=pid                                          CP0-Read-ASID(S688)
	S707= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F705)
	S708= LIMMEXT.Out=>B_EX.In                                  Premise(F706)
	S709= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F707)
	S710= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F708)
	S711= FU.Bub_IF=>CU_IF.Bub                                  Premise(F709)
	S712= FU.Halt_IF=>CU_IF.Halt                                Premise(F710)
	S713= ICache.Hit=>CU_IF.ICacheHit                           Premise(F711)
	S714= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F712)
	S715= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F713)
	S716= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F714)
	S717= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F715)
	S718= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F716)
	S719= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F717)
	S720= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F718)
	S721= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F719)
	S722= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F720)
	S723= ICache.Hit=>FU.ICacheHit                              Premise(F721)
	S724= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F722)
	S725= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F723)
	S726= IR_WB.Out=>FU.IR_WB                                   Premise(F724)
	S727= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F725)
	S728= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F726)
	S729= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F727)
	S730= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F728)
	S731= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F729)
	S732= ALUOut_WB.Out=>FU.InWB                                Premise(F730)
	S733= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F731)
	S734= ALUOut_WB.Out=>GPR.WData                              Premise(F732)
	S735= IR_WB.Out20_16=>GPR.WReg                              Premise(F733)
	S736= IMMU.Addr=>IAddrReg.In                                Premise(F734)
	S737= PC.Out=>ICache.IEA                                    Premise(F735)
	S738= ICache.IEA=addr+4                                     Path(S705,S737)
	S739= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S738)
	S740= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S739,S713)
	S741= FU.ICacheHit=ICacheHit(addr+4)                        Path(S739,S723)
	S742= PC.Out=>ICache.IEA                                    Premise(F736)
	S743= IMem.MEM8WordOut=>ICache.WData                        Premise(F737)
	S744= ICache.Out=>ICacheReg.In                              Premise(F738)
	S745= PC.Out=>IMMU.IEA                                      Premise(F739)
	S746= IMMU.IEA=addr+4                                       Path(S705,S745)
	S747= CP0.ASID=>IMMU.PID                                    Premise(F740)
	S748= IMMU.PID=pid                                          Path(S706,S747)
	S749= IMMU.Addr={pid,addr+4}                                IMMU-Search(S748,S746)
	S750= IAddrReg.In={pid,addr+4}                              Path(S749,S736)
	S751= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S748,S746)
	S752= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S751,S714)
	S753= IAddrReg.Out=>IMem.RAddr                              Premise(F741)
	S754= IMem.RAddr={pid,addr}                                 Path(S700,S753)
	S755= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S754,S684)
	S756= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S754,S684)
	S757= ICache.WData=IMemGet8Word({pid,addr})                 Path(S756,S743)
	S758= ICacheReg.Out=>IRMux.CacheData                        Premise(F742)
	S759= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F743)
	S760= IMem.Out=>IRMux.MemData                               Premise(F744)
	S761= IRMux.MemData={12,rS,rD,UIMM}                         Path(S755,S760)
	S762= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S761)
	S763= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F745)
	S764= ICache.Out=>IR_ID.In                                  Premise(F746)
	S765= IRMux.Out=>IR_ID.In                                   Premise(F747)
	S766= IR_ID.In={12,rS,rD,UIMM}                              Path(S762,S765)
	S767= ICache.Out=>IR_IMMU.In                                Premise(F748)
	S768= IR_DMMU2.Out=>IR_WB.In                                Premise(F749)
	S769= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F750)
	S770= LIMMEXT.In=UIMM                                       Path(S699,S769)
	S771= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S770)
	S772= B_EX.In={16{0},UIMM}                                  Path(S771,S708)
	S773= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F751)
	S774= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F752)
	S775= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F753)
	S776= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F754)
	S777= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F755)
	S778= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F756)
	S779= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F757)
	S780= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F758)
	S781= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F759)
	S782= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F760)
	S783= IR_EX.Out31_26=>CU_EX.Op                              Premise(F761)
	S784= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F762)
	S785= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F763)
	S786= CU_ID.IRFunc1=rD                                      Path(S698,S785)
	S787= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F764)
	S788= CU_ID.IRFunc2=rS                                      Path(S697,S787)
	S789= IR_ID.Out31_26=>CU_ID.Op                              Premise(F765)
	S790= CU_ID.Op=12                                           Path(S696,S789)
	S791= CU_ID.Func=alu_add                                    CU_ID(S790)
	S792= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F766)
	S793= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F767)
	S794= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F768)
	S795= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F769)
	S796= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F770)
	S797= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F771)
	S798= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F772)
	S799= IR_WB.Out31_26=>CU_WB.Op                              Premise(F773)
	S800= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F774)
	S801= CtrlA_EX=0                                            Premise(F775)
	S802= CtrlB_EX=0                                            Premise(F776)
	S803= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S655,S802)
	S804= CtrlALUOut_MEM=0                                      Premise(F777)
	S805= CtrlALUOut_DMMU1=0                                    Premise(F778)
	S806= CtrlALUOut_DMMU2=0                                    Premise(F779)
	S807= CtrlALUOut_WB=0                                       Premise(F780)
	S808= CtrlA_MEM=0                                           Premise(F781)
	S809= CtrlA_WB=0                                            Premise(F782)
	S810= CtrlB_MEM=0                                           Premise(F783)
	S811= CtrlB_WB=0                                            Premise(F784)
	S812= CtrlICache=0                                          Premise(F785)
	S813= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S665,S812)
	S814= CtrlIMMU=0                                            Premise(F786)
	S815= CtrlIR_DMMU1=0                                        Premise(F787)
	S816= CtrlIR_DMMU2=0                                        Premise(F788)
	S817= CtrlIR_EX=0                                           Premise(F789)
	S818= CtrlIR_ID=0                                           Premise(F790)
	S819= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S671,S818)
	S820= CtrlIR_IMMU=0                                         Premise(F791)
	S821= CtrlIR_MEM=0                                          Premise(F792)
	S822= CtrlIR_WB=0                                           Premise(F793)
	S823= CtrlGPR=1                                             Premise(F794)
	S824= CtrlIAddrReg=0                                        Premise(F795)
	S825= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S678,S824)
	S826= CtrlPC=0                                              Premise(F796)
	S827= CtrlPCInc=0                                           Premise(F797)
	S828= PC[CIA]=addr                                          PC-Hold(S681,S827)
	S829= PC[Out]=addr+4                                        PC-Hold(S682,S826,S827)
	S830= CtrlIMem=0                                            Premise(F798)
	S831= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S684,S830)
	S832= CtrlICacheReg=0                                       Premise(F799)
	S833= CtrlASIDIn=0                                          Premise(F800)
	S834= CtrlCP0=0                                             Premise(F801)
	S835= CP0[ASID]=pid                                         CP0-Hold(S688,S834)
	S836= CtrlEPCIn=0                                           Premise(F802)
	S837= CtrlExCodeIn=0                                        Premise(F803)
	S838= CtrlIRMux=0                                           Premise(F804)

POST	S803= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S655,S802)
	S813= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S665,S812)
	S819= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S671,S818)
	S825= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S678,S824)
	S828= PC[CIA]=addr                                          PC-Hold(S681,S827)
	S829= PC[Out]=addr+4                                        PC-Hold(S682,S826,S827)
	S831= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S684,S830)
	S835= CP0[ASID]=pid                                         CP0-Hold(S688,S834)

