#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jun 22 23:25:54 2019
# Process ID: 3936
# Current directory: D:/GithubRepo/LongXinCup/lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8624 D:\GithubRepo\LongXinCup\lab_2\lab_2.xpr
# Log file: D:/GithubRepo/LongXinCup/lab_2/vivado.log
# Journal file: D:/GithubRepo/LongXinCup/lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GithubRepo/LongXinCup/lab_2/lab_2.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports clk E3
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
file mkdir D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/constrs_1/new
close [ open D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/constrs_1/new/cons1.xdc w ]
add_files -fileset constrs_1 D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/constrs_1/new/cons1.xdc
set_property target_constrs_file D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/constrs_1/new/cons1.xdc [current_fileset -constrset]
save_constraints -force
refresh_design
place_ports {led[0]} H17
place_ports {led[1]} K15
place_ports {led[2]} J13
place_ports {led[3]} N14
place_ports {led[4]} R18
place_ports {led[5]} V17
place_ports {led[6]} U17
place_ports {led[7]} U16
place_ports {led[8]} V16
place_ports {led[9]} T15
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[9]} {led[8]} {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
place_ports rst V10
save_constraints
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
save_constraints
refresh_design
close_design
synth_design -rtl -name rtl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/GithubRepo/LongXinCup/lab_2/lab_2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/GithubRepo/LongXinCup/lab_2/lab_2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/GithubRepo/LongXinCup/lab_2/lab_2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
file mkdir D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sim_1/new/pc_tb.v w ]
add_files -fileset sim_1 D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sim_1/new/pc_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source pc_tb.tcl
close_sim
launch_simulation
source pc_tb.tcl
set_property -dict [list CONFIG.Write_Depth_A {256}] [get_ips ram]
generate_target all [get_files  D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/ip/ram/ram.xci]
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs -jobs 2 ram_synth_1
export_simulation -of_objects [get_files D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sources_1/ip/ram/ram.xci] -directory D:/GithubRepo/LongXinCup/lab_2/lab_2.ip_user_files/sim_scripts -ip_user_files_dir D:/GithubRepo/LongXinCup/lab_2/lab_2.ip_user_files -ipstatic_source_dir D:/GithubRepo/LongXinCup/lab_2/lab_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GithubRepo/LongXinCup/lab_2/lab_2.cache/compile_simlib/modelsim} {questa=D:/GithubRepo/LongXinCup/lab_2/lab_2.cache/compile_simlib/questa} {riviera=D:/GithubRepo/LongXinCup/lab_2/lab_2.cache/compile_simlib/riviera} {activehdl=D:/GithubRepo/LongXinCup/lab_2/lab_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source pc_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sim_1/new/pc_and_instr_rom_tb.v w ]
add_files -fileset sim_1 D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sim_1/new/pc_and_instr_rom_tb.v
update_compile_order -fileset sim_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/GithubRepo/LongXinCup/lab_2/lab_2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pc_and_instr_rom_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source pc_and_instr_rom_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sim_1/new/instr_rom_tb.v w ]
add_files -fileset sim_1 D:/GithubRepo/LongXinCup/lab_2/lab_2.srcs/sim_1/new/instr_rom_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top instr_rom_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source instr_rom_tb.tcl
close_sim
launch_simulation
source instr_rom_tb.tcl
close_sim
launch_simulation
source instr_rom_tb.tcl
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pc_and_instr_rom_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_4
close_sim
launch_simulation
source pc_and_instr_rom_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/GithubRepo/LongXinCup/lab_2/lab_2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
current_sim simulation_7
close_sim
close_sim
