# do SingleCycleProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/mati/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/mati/Documentos/Facultad/Arq._del_Computador {/home/mati/Documentos/Facultad/Arq._del_Computador/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:05 on Aug 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/mati/Documentos/Facultad/Arq._del_Computador" /home/mati/Documentos/Facultad/Arq._del_Computador/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:42:05 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/mati/Documentos/Facultad/Arq._del_Computador {/home/mati/Documentos/Facultad/Arq._del_Computador/alu_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:05 on Aug 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/mati/Documentos/Facultad/Arq._del_Computador" /home/mati/Documentos/Facultad/Arq._del_Computador/alu_tb.sv 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 12:42:05 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 12:42:05 on Aug 30,2024
# Loading sv_std.std
# Loading work.alu_tb
# Loading work.alu
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# stdin: <EOF>
# End time: 12:42:24 on Aug 30,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
