Loading plugins phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\DualCDC.cyprj -d CY8C5888LTI-LP097 -s C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.121ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.064ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DualCDC.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\DualCDC.cyprj -dcpsoc3 DualCDC.v -verilog
======================================================================

======================================================================
Compiling:  DualCDC.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\DualCDC.cyprj -dcpsoc3 DualCDC.v -verilog
======================================================================

======================================================================
Compiling:  DualCDC.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\DualCDC.cyprj -dcpsoc3 -verilog DualCDC.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Nov 26 22:29:44 2017


======================================================================
Compiling:  DualCDC.v
Program  :   vpp
Options  :    -yv2 -q10 DualCDC.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Nov 26 22:29:44 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DualCDC.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DualCDC.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\DualCDC.cyprj -dcpsoc3 -verilog DualCDC.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Nov 26 22:29:44 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\codegentemp\DualCDC.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\codegentemp\DualCDC.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  DualCDC.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\DualCDC.cyprj -dcpsoc3 -verilog DualCDC.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Nov 26 22:29:45 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\codegentemp\DualCDC.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\codegentemp\DualCDC.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	\UART0:BUART:reset_sr\
	\UART0:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART0:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_44
	\UART0:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART0:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART0:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART0:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART0:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART0:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART0:BUART:sRX:MODULE_5:lt\
	\UART0:BUART:sRX:MODULE_5:eq\
	\UART0:BUART:sRX:MODULE_5:gt\
	\UART0:BUART:sRX:MODULE_5:gte\
	\UART0:BUART:sRX:MODULE_5:lte\
	\UART1:BUART:reset_sr\
	\UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_31
	\UART1:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART1:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART1:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART1:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART1:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART1:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART1:BUART:sRX:MODULE_10:lt\
	\UART1:BUART:sRX:MODULE_10:eq\
	\UART1:BUART:sRX:MODULE_10:gt\
	\UART1:BUART:sRX:MODULE_10:gte\
	\UART1:BUART:sRX:MODULE_10:lte\


Deleted 66 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USB:tmpOE__Dm_net_0\
Aliasing \USB:tmpOE__Dp_net_0\ to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__RX0_net_0 to \USB:tmpOE__Dm_net_0\
Aliasing \UART0:BUART:tx_hd_send_break\ to zero
Aliasing \UART0:BUART:HalfDuplexSend\ to zero
Aliasing \UART0:BUART:FinalParityType_1\ to zero
Aliasing \UART0:BUART:FinalParityType_0\ to zero
Aliasing \UART0:BUART:FinalAddrMode_2\ to zero
Aliasing \UART0:BUART:FinalAddrMode_1\ to zero
Aliasing \UART0:BUART:FinalAddrMode_0\ to zero
Aliasing \UART0:BUART:tx_ctrl_mark\ to zero
Aliasing \UART0:BUART:tx_status_6\ to zero
Aliasing \UART0:BUART:tx_status_5\ to zero
Aliasing \UART0:BUART:tx_status_4\ to zero
Aliasing \UART0:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART0:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USB:tmpOE__Dm_net_0\
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \USB:tmpOE__Dm_net_0\
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \USB:tmpOE__Dm_net_0\
Aliasing \UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART0:BUART:rx_status_1\ to zero
Aliasing \UART0:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART0:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART0:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART0:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART0:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART0:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART0:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART0:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \USB:tmpOE__Dm_net_0\
Aliasing \UART0:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \USB:tmpOE__Dm_net_0\
Aliasing \UART0:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__TX1_net_0 to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__TX0_net_0 to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__RX1_net_0 to \USB:tmpOE__Dm_net_0\
Aliasing \UART1:BUART:tx_hd_send_break\ to zero
Aliasing \UART1:BUART:HalfDuplexSend\ to zero
Aliasing \UART1:BUART:FinalParityType_1\ to zero
Aliasing \UART1:BUART:FinalParityType_0\ to zero
Aliasing \UART1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART1:BUART:tx_status_6\ to zero
Aliasing \UART1:BUART:tx_status_5\ to zero
Aliasing \UART1:BUART:tx_status_4\ to zero
Aliasing \UART1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USB:tmpOE__Dm_net_0\
Aliasing \UART1:BUART:sRX:s23Poll:MODIN6_1\ to \UART1:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART1:BUART:sRX:s23Poll:MODIN6_0\ to \UART1:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to \USB:tmpOE__Dm_net_0\
Aliasing \UART1:BUART:sRX:s23Poll:MODIN7_1\ to \UART1:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART1:BUART:sRX:s23Poll:MODIN7_0\ to \UART1:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to \USB:tmpOE__Dm_net_0\
Aliasing \UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART1:BUART:rx_status_1\ to zero
Aliasing \UART1:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART1:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART1:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART1:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART1:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART1:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART1:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART1:BUART:sRX:MODULE_9:g2:a0:newb_2\ to \USB:tmpOE__Dm_net_0\
Aliasing \UART1:BUART:sRX:MODULE_9:g2:a0:newb_1\ to \USB:tmpOE__Dm_net_0\
Aliasing \UART1:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__UsrLed_net_0 to \USB:tmpOE__Dm_net_0\
Aliasing tmpOE__UsrBtn_net_0 to \USB:tmpOE__Dm_net_0\
Aliasing \UART0:BUART:reset_reg\\D\ to zero
Aliasing Net_45D to zero
Aliasing \UART0:BUART:rx_break_status\\D\ to zero
Aliasing \UART1:BUART:reset_reg\\D\ to zero
Aliasing Net_32D to zero
Aliasing \UART1:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire one[9] = \USB:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire tmpOE__RX0_net_0[66] = one[9]
Removing Rhs of wire Net_49[72] = \UART0:BUART:tx_interrupt_out\[93]
Removing Rhs of wire Net_50[76] = \UART0:BUART:rx_interrupt_out\[94]
Removing Lhs of wire \UART0:Net_61\[77] = \UART0:Net_9\[74]
Removing Lhs of wire \UART0:BUART:tx_hd_send_break\[81] = zero[4]
Removing Lhs of wire \UART0:BUART:HalfDuplexSend\[82] = zero[4]
Removing Lhs of wire \UART0:BUART:FinalParityType_1\[83] = zero[4]
Removing Lhs of wire \UART0:BUART:FinalParityType_0\[84] = zero[4]
Removing Lhs of wire \UART0:BUART:FinalAddrMode_2\[85] = zero[4]
Removing Lhs of wire \UART0:BUART:FinalAddrMode_1\[86] = zero[4]
Removing Lhs of wire \UART0:BUART:FinalAddrMode_0\[87] = zero[4]
Removing Lhs of wire \UART0:BUART:tx_ctrl_mark\[88] = zero[4]
Removing Rhs of wire \UART0:BUART:tx_bitclk_enable_pre\[98] = \UART0:BUART:tx_bitclk_dp\[134]
Removing Lhs of wire \UART0:BUART:tx_counter_tc\[144] = \UART0:BUART:tx_counter_dp\[135]
Removing Lhs of wire \UART0:BUART:tx_status_6\[145] = zero[4]
Removing Lhs of wire \UART0:BUART:tx_status_5\[146] = zero[4]
Removing Lhs of wire \UART0:BUART:tx_status_4\[147] = zero[4]
Removing Lhs of wire \UART0:BUART:tx_status_1\[149] = \UART0:BUART:tx_fifo_empty\[112]
Removing Lhs of wire \UART0:BUART:tx_status_3\[151] = \UART0:BUART:tx_fifo_notfull\[111]
Removing Lhs of wire \UART0:BUART:rx_count7_bit8_wire\[211] = zero[4]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[218] = \UART0:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[229]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[220] = \UART0:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[230]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[221] = \UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[246]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[222] = \UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[260]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[223] = MODIN1_1[224]
Removing Rhs of wire MODIN1_1[224] = \UART0:BUART:pollcount_1\[217]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[225] = MODIN1_0[226]
Removing Rhs of wire MODIN1_0[226] = \UART0:BUART:pollcount_0\[219]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[232] = one[9]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[233] = one[9]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[234] = MODIN1_1[224]
Removing Lhs of wire MODIN2_1[235] = MODIN1_1[224]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[236] = MODIN1_0[226]
Removing Lhs of wire MODIN2_0[237] = MODIN1_0[226]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[238] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[239] = one[9]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[240] = MODIN1_1[224]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[241] = MODIN1_0[226]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[242] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[243] = one[9]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[248] = MODIN1_1[224]
Removing Lhs of wire MODIN3_1[249] = MODIN1_1[224]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[250] = MODIN1_0[226]
Removing Lhs of wire MODIN3_0[251] = MODIN1_0[226]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[252] = one[9]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[253] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[254] = MODIN1_1[224]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[255] = MODIN1_0[226]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[256] = one[9]
Removing Lhs of wire \UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[257] = zero[4]
Removing Lhs of wire \UART0:BUART:rx_status_1\[264] = zero[4]
Removing Rhs of wire \UART0:BUART:rx_status_2\[265] = \UART0:BUART:rx_parity_error_status\[266]
Removing Rhs of wire \UART0:BUART:rx_status_3\[267] = \UART0:BUART:rx_stop_bit_error\[268]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[278] = \UART0:BUART:sRX:MODULE_4:g2:a0:lta_0\[327]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[282] = \UART0:BUART:sRX:MODULE_5:g1:a0:xneq\[349]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newa_6\[283] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newa_5\[284] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newa_4\[285] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newa_3\[286] = MODIN4_6[287]
Removing Rhs of wire MODIN4_6[287] = \UART0:BUART:rx_count_6\[206]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newa_2\[288] = MODIN4_5[289]
Removing Rhs of wire MODIN4_5[289] = \UART0:BUART:rx_count_5\[207]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newa_1\[290] = MODIN4_4[291]
Removing Rhs of wire MODIN4_4[291] = \UART0:BUART:rx_count_4\[208]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newa_0\[292] = MODIN4_3[293]
Removing Rhs of wire MODIN4_3[293] = \UART0:BUART:rx_count_3\[209]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newb_6\[294] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newb_5\[295] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newb_4\[296] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newb_3\[297] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newb_2\[298] = one[9]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newb_1\[299] = one[9]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:newb_0\[300] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:dataa_6\[301] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:dataa_5\[302] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:dataa_4\[303] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:dataa_3\[304] = MODIN4_6[287]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:dataa_2\[305] = MODIN4_5[289]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:dataa_1\[306] = MODIN4_4[291]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:dataa_0\[307] = MODIN4_3[293]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:datab_6\[308] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:datab_5\[309] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:datab_4\[310] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:datab_3\[311] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:datab_2\[312] = one[9]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:datab_1\[313] = one[9]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_4:g2:a0:datab_0\[314] = zero[4]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_5:g1:a0:newa_0\[329] = \UART0:BUART:rx_postpoll\[165]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_5:g1:a0:newb_0\[330] = \UART0:BUART:rx_parity_bit\[281]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_5:g1:a0:dataa_0\[331] = \UART0:BUART:rx_postpoll\[165]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_5:g1:a0:datab_0\[332] = \UART0:BUART:rx_parity_bit\[281]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[333] = \UART0:BUART:rx_postpoll\[165]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[334] = \UART0:BUART:rx_parity_bit\[281]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[336] = one[9]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[337] = \UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[335]
Removing Lhs of wire \UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[338] = \UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[335]
Removing Lhs of wire tmpOE__TX1_net_0[360] = one[9]
Removing Lhs of wire tmpOE__TX0_net_0[367] = one[9]
Removing Lhs of wire tmpOE__RX1_net_0[373] = one[9]
Removing Rhs of wire Net_36[379] = \UART1:BUART:tx_interrupt_out\[399]
Removing Rhs of wire Net_37[383] = \UART1:BUART:rx_interrupt_out\[400]
Removing Lhs of wire \UART1:Net_61\[384] = \UART1:Net_9\[381]
Removing Lhs of wire \UART1:BUART:tx_hd_send_break\[388] = zero[4]
Removing Lhs of wire \UART1:BUART:HalfDuplexSend\[389] = zero[4]
Removing Lhs of wire \UART1:BUART:FinalParityType_1\[390] = zero[4]
Removing Lhs of wire \UART1:BUART:FinalParityType_0\[391] = zero[4]
Removing Lhs of wire \UART1:BUART:FinalAddrMode_2\[392] = zero[4]
Removing Lhs of wire \UART1:BUART:FinalAddrMode_1\[393] = zero[4]
Removing Lhs of wire \UART1:BUART:FinalAddrMode_0\[394] = zero[4]
Removing Lhs of wire \UART1:BUART:tx_ctrl_mark\[395] = zero[4]
Removing Rhs of wire \UART1:BUART:tx_bitclk_enable_pre\[404] = \UART1:BUART:tx_bitclk_dp\[440]
Removing Lhs of wire \UART1:BUART:tx_counter_tc\[450] = \UART1:BUART:tx_counter_dp\[441]
Removing Lhs of wire \UART1:BUART:tx_status_6\[451] = zero[4]
Removing Lhs of wire \UART1:BUART:tx_status_5\[452] = zero[4]
Removing Lhs of wire \UART1:BUART:tx_status_4\[453] = zero[4]
Removing Lhs of wire \UART1:BUART:tx_status_1\[455] = \UART1:BUART:tx_fifo_empty\[418]
Removing Lhs of wire \UART1:BUART:tx_status_3\[457] = \UART1:BUART:tx_fifo_notfull\[417]
Removing Lhs of wire \UART1:BUART:rx_count7_bit8_wire\[517] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[524] = \UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[535]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[526] = \UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[536]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[527] = \UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[552]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[528] = \UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[566]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[529] = \UART1:BUART:sRX:s23Poll:MODIN5_1\[530]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODIN5_1\[530] = \UART1:BUART:pollcount_1\[523]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[531] = \UART1:BUART:sRX:s23Poll:MODIN5_0\[532]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODIN5_0\[532] = \UART1:BUART:pollcount_0\[525]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[538] = one[9]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[539] = one[9]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[540] = \UART1:BUART:pollcount_1\[523]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODIN6_1\[541] = \UART1:BUART:pollcount_1\[523]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[542] = \UART1:BUART:pollcount_0\[525]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODIN6_0\[543] = \UART1:BUART:pollcount_0\[525]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[544] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[545] = one[9]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[546] = \UART1:BUART:pollcount_1\[523]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[547] = \UART1:BUART:pollcount_0\[525]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[548] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[549] = one[9]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[554] = \UART1:BUART:pollcount_1\[523]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODIN7_1\[555] = \UART1:BUART:pollcount_1\[523]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[556] = \UART1:BUART:pollcount_0\[525]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODIN7_0\[557] = \UART1:BUART:pollcount_0\[525]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[558] = one[9]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[559] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[560] = \UART1:BUART:pollcount_1\[523]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[561] = \UART1:BUART:pollcount_0\[525]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[562] = one[9]
Removing Lhs of wire \UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[563] = zero[4]
Removing Lhs of wire \UART1:BUART:rx_status_1\[570] = zero[4]
Removing Rhs of wire \UART1:BUART:rx_status_2\[571] = \UART1:BUART:rx_parity_error_status\[572]
Removing Rhs of wire \UART1:BUART:rx_status_3\[573] = \UART1:BUART:rx_stop_bit_error\[574]
Removing Lhs of wire \UART1:BUART:sRX:cmp_vv_vv_MODGEN_9\[584] = \UART1:BUART:sRX:MODULE_9:g2:a0:lta_0\[633]
Removing Lhs of wire \UART1:BUART:sRX:cmp_vv_vv_MODGEN_10\[588] = \UART1:BUART:sRX:MODULE_10:g1:a0:xneq\[655]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newa_6\[589] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newa_5\[590] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newa_4\[591] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newa_3\[592] = \UART1:BUART:sRX:MODIN8_6\[593]
Removing Lhs of wire \UART1:BUART:sRX:MODIN8_6\[593] = \UART1:BUART:rx_count_6\[512]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newa_2\[594] = \UART1:BUART:sRX:MODIN8_5\[595]
Removing Lhs of wire \UART1:BUART:sRX:MODIN8_5\[595] = \UART1:BUART:rx_count_5\[513]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newa_1\[596] = \UART1:BUART:sRX:MODIN8_4\[597]
Removing Lhs of wire \UART1:BUART:sRX:MODIN8_4\[597] = \UART1:BUART:rx_count_4\[514]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newa_0\[598] = \UART1:BUART:sRX:MODIN8_3\[599]
Removing Lhs of wire \UART1:BUART:sRX:MODIN8_3\[599] = \UART1:BUART:rx_count_3\[515]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newb_6\[600] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newb_5\[601] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newb_4\[602] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newb_3\[603] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newb_2\[604] = one[9]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newb_1\[605] = one[9]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:newb_0\[606] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:dataa_6\[607] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:dataa_5\[608] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:dataa_4\[609] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:dataa_3\[610] = \UART1:BUART:rx_count_6\[512]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:dataa_2\[611] = \UART1:BUART:rx_count_5\[513]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:dataa_1\[612] = \UART1:BUART:rx_count_4\[514]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:dataa_0\[613] = \UART1:BUART:rx_count_3\[515]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:datab_6\[614] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:datab_5\[615] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:datab_4\[616] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:datab_3\[617] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:datab_2\[618] = one[9]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:datab_1\[619] = one[9]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_9:g2:a0:datab_0\[620] = zero[4]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_10:g1:a0:newa_0\[635] = \UART1:BUART:rx_postpoll\[471]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_10:g1:a0:newb_0\[636] = \UART1:BUART:rx_parity_bit\[587]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_10:g1:a0:dataa_0\[637] = \UART1:BUART:rx_postpoll\[471]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_10:g1:a0:datab_0\[638] = \UART1:BUART:rx_parity_bit\[587]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[639] = \UART1:BUART:rx_postpoll\[471]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[640] = \UART1:BUART:rx_parity_bit\[587]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[642] = one[9]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[643] = \UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[641]
Removing Lhs of wire \UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[644] = \UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[641]
Removing Lhs of wire tmpOE__UsrLed_net_0[666] = one[9]
Removing Lhs of wire tmpOE__UsrBtn_net_0[672] = one[9]
Removing Lhs of wire \UART0:BUART:reset_reg\\D\[677] = zero[4]
Removing Lhs of wire Net_45D[682] = zero[4]
Removing Lhs of wire \UART0:BUART:rx_bitclk\\D\[692] = \UART0:BUART:rx_bitclk_pre\[200]
Removing Lhs of wire \UART0:BUART:rx_parity_error_pre\\D\[701] = \UART0:BUART:rx_parity_error_pre\[276]
Removing Lhs of wire \UART0:BUART:rx_break_status\\D\[702] = zero[4]
Removing Lhs of wire \UART1:BUART:reset_reg\\D\[706] = zero[4]
Removing Lhs of wire Net_32D[711] = zero[4]
Removing Lhs of wire \UART1:BUART:rx_bitclk\\D\[721] = \UART1:BUART:rx_bitclk_pre\[506]
Removing Lhs of wire \UART1:BUART:rx_parity_error_pre\\D\[730] = \UART1:BUART:rx_parity_error_pre\[582]
Removing Lhs of wire \UART1:BUART:rx_break_status\\D\[731] = zero[4]

------------------------------------------------------
Aliased 0 equations, 208 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART0:BUART:rx_addressmatch\' (cost = 0):
\UART0:BUART:rx_addressmatch\ <= (\UART0:BUART:rx_addressmatch2\
	OR \UART0:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART0:BUART:rx_bitclk_pre\' (cost = 1):
\UART0:BUART:rx_bitclk_pre\ <= ((not \UART0:BUART:rx_count_2\ and not \UART0:BUART:rx_count_1\ and not \UART0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART0:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART0:BUART:rx_bitclk_pre16x\ <= ((not \UART0:BUART:rx_count_2\ and \UART0:BUART:rx_count_1\ and \UART0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART0:BUART:rx_poll_bit1\' (cost = 1):
\UART0:BUART:rx_poll_bit1\ <= ((not \UART0:BUART:rx_count_2\ and not \UART0:BUART:rx_count_1\ and \UART0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART0:BUART:rx_poll_bit2\' (cost = 1):
\UART0:BUART:rx_poll_bit2\ <= ((not \UART0:BUART:rx_count_2\ and not \UART0:BUART:rx_count_1\ and not \UART0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART0:BUART:pollingrange\' (cost = 4):
\UART0:BUART:pollingrange\ <= ((not \UART0:BUART:rx_count_2\ and not \UART0:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART0:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART0:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART0:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART0:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART0:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART0:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART0:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART0:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART0:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART0:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART0:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART0:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART0:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART0:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART0:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART1:BUART:rx_addressmatch\' (cost = 0):
\UART1:BUART:rx_addressmatch\ <= (\UART1:BUART:rx_addressmatch2\
	OR \UART1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART1:BUART:rx_bitclk_pre\' (cost = 1):
\UART1:BUART:rx_bitclk_pre\ <= ((not \UART1:BUART:rx_count_2\ and not \UART1:BUART:rx_count_1\ and not \UART1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART1:BUART:rx_bitclk_pre16x\ <= ((not \UART1:BUART:rx_count_2\ and \UART1:BUART:rx_count_1\ and \UART1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART1:BUART:rx_poll_bit1\' (cost = 1):
\UART1:BUART:rx_poll_bit1\ <= ((not \UART1:BUART:rx_count_2\ and not \UART1:BUART:rx_count_1\ and \UART1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART1:BUART:rx_poll_bit2\' (cost = 1):
\UART1:BUART:rx_poll_bit2\ <= ((not \UART1:BUART:rx_count_2\ and not \UART1:BUART:rx_count_1\ and not \UART1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART1:BUART:pollingrange\' (cost = 4):
\UART1:BUART:pollingrange\ <= ((not \UART1:BUART:rx_count_2\ and not \UART1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART1:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART1:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART1:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART1:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART1:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART1:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART1:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART1:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART1:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART1:BUART:rx_count_6\ and not \UART1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART1:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART1:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART1:BUART:rx_count_6\ and not \UART1:BUART:rx_count_4\)
	OR (not \UART1:BUART:rx_count_6\ and not \UART1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART1:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART1:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART1:BUART:rx_count_6\ and not \UART1:BUART:rx_count_4\)
	OR (not \UART1:BUART:rx_count_6\ and not \UART1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART0:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART0:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART1:BUART:pollcount_1\ and not \UART1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART1:BUART:pollcount_0\ and \UART1:BUART:pollcount_1\)
	OR (not \UART1:BUART:pollcount_1\ and \UART1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART0:BUART:rx_postpoll\' (cost = 72):
\UART0:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_48 and MODIN1_0));

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_48 and not MODIN1_1 and not \UART0:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART0:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART0:BUART:rx_parity_bit\)
	OR (Net_48 and MODIN1_0 and \UART0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART0:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_48 and not MODIN1_1 and not \UART0:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART0:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART0:BUART:rx_parity_bit\)
	OR (Net_48 and MODIN1_0 and \UART0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART1:BUART:rx_postpoll\' (cost = 72):
\UART1:BUART:rx_postpoll\ <= (\UART1:BUART:pollcount_1\
	OR (Net_35 and \UART1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_35 and not \UART1:BUART:pollcount_1\ and not \UART1:BUART:rx_parity_bit\)
	OR (not \UART1:BUART:pollcount_1\ and not \UART1:BUART:pollcount_0\ and not \UART1:BUART:rx_parity_bit\)
	OR (\UART1:BUART:pollcount_1\ and \UART1:BUART:rx_parity_bit\)
	OR (Net_35 and \UART1:BUART:pollcount_0\ and \UART1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_35 and not \UART1:BUART:pollcount_1\ and not \UART1:BUART:rx_parity_bit\)
	OR (not \UART1:BUART:pollcount_1\ and not \UART1:BUART:pollcount_0\ and not \UART1:BUART:rx_parity_bit\)
	OR (\UART1:BUART:pollcount_1\ and \UART1:BUART:rx_parity_bit\)
	OR (Net_35 and \UART1:BUART:pollcount_0\ and \UART1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 64 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART0:BUART:rx_status_0\ to zero
Aliasing \UART0:BUART:rx_status_6\ to zero
Aliasing \UART1:BUART:rx_status_0\ to zero
Aliasing \UART1:BUART:rx_status_6\ to zero
Aliasing \UART0:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART0:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART0:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART0:BUART:rx_bitclk_enable\[164] = \UART0:BUART:rx_bitclk\[212]
Removing Lhs of wire \UART0:BUART:rx_status_0\[262] = zero[4]
Removing Lhs of wire \UART0:BUART:rx_status_6\[271] = zero[4]
Removing Rhs of wire \UART1:BUART:rx_bitclk_enable\[470] = \UART1:BUART:rx_bitclk\[518]
Removing Lhs of wire \UART1:BUART:rx_status_0\[568] = zero[4]
Removing Lhs of wire \UART1:BUART:rx_status_6\[577] = zero[4]
Removing Lhs of wire \UART0:BUART:tx_ctrl_mark_last\\D\[684] = \UART0:BUART:tx_ctrl_mark_last\[155]
Removing Lhs of wire \UART0:BUART:rx_markspace_status\\D\[696] = zero[4]
Removing Lhs of wire \UART0:BUART:rx_parity_error_status\\D\[697] = zero[4]
Removing Lhs of wire \UART0:BUART:rx_addr_match_status\\D\[699] = zero[4]
Removing Lhs of wire \UART0:BUART:rx_markspace_pre\\D\[700] = \UART0:BUART:rx_markspace_pre\[275]
Removing Lhs of wire \UART0:BUART:rx_parity_bit\\D\[705] = \UART0:BUART:rx_parity_bit\[281]
Removing Lhs of wire \UART1:BUART:tx_ctrl_mark_last\\D\[713] = \UART1:BUART:tx_ctrl_mark_last\[461]
Removing Lhs of wire \UART1:BUART:rx_markspace_status\\D\[725] = zero[4]
Removing Lhs of wire \UART1:BUART:rx_parity_error_status\\D\[726] = zero[4]
Removing Lhs of wire \UART1:BUART:rx_addr_match_status\\D\[728] = zero[4]
Removing Lhs of wire \UART1:BUART:rx_markspace_pre\\D\[729] = \UART1:BUART:rx_markspace_pre\[581]
Removing Lhs of wire \UART1:BUART:rx_parity_bit\\D\[734] = \UART1:BUART:rx_parity_bit\[587]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART0:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART0:BUART:rx_parity_bit\ and Net_48 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART0:BUART:rx_parity_bit\)
	OR (not Net_48 and not MODIN1_1 and \UART0:BUART:rx_parity_bit\)
	OR (not \UART0:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART1:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART1:BUART:rx_parity_bit\ and Net_35 and \UART1:BUART:pollcount_0\)
	OR (not \UART1:BUART:pollcount_1\ and not \UART1:BUART:pollcount_0\ and \UART1:BUART:rx_parity_bit\)
	OR (not Net_35 and not \UART1:BUART:pollcount_1\ and \UART1:BUART:rx_parity_bit\)
	OR (not \UART1:BUART:rx_parity_bit\ and \UART1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\DualCDC.cyprj -dcpsoc3 DualCDC.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.896ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Sunday, 26 November 2017 22:29:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sungjune\Personal\Projects\dualcdc\DualCDC.cydsn\DualCDC.cyprj -d CY8C5888LTI-LP097 DualCDC.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART0:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_45 from registered to combinatorial
    Converted constant MacroCell: \UART0:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART0:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART0:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART0:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_32 from registered to combinatorial
    Converted constant MacroCell: \UART1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART1:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART0_IntClock'. Fanout=1, Signal=\UART0:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'UART1_IntClock'. Fanout=1, Signal=\UART1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART0:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART0_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART0_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART1:BUART:rx_parity_bit\, Duplicate of \UART1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART1:BUART:rx_address_detected\, Duplicate of \UART1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART1:BUART:rx_parity_error_pre\, Duplicate of \UART1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART1:BUART:rx_markspace_pre\, Duplicate of \UART1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART1:BUART:rx_state_1\, Duplicate of \UART1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART1:BUART:rx_state_1\ (fanout=8)

    Removing \UART1:BUART:tx_parity_bit\, Duplicate of \UART1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART1:BUART:tx_mark\, Duplicate of \UART1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART1:BUART:tx_mark\ (fanout=0)

    Removing \UART0:BUART:rx_parity_bit\, Duplicate of \UART0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART0:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART0:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART0:BUART:rx_address_detected\, Duplicate of \UART0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART0:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART0:BUART:rx_address_detected\ (fanout=0)

    Removing \UART0:BUART:rx_parity_error_pre\, Duplicate of \UART0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART0:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART0:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART0:BUART:rx_markspace_pre\, Duplicate of \UART0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART0:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART0:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART0:BUART:rx_state_1\, Duplicate of \UART0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART0:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART0:BUART:rx_state_1\ (fanout=8)

    Removing \UART0:BUART:tx_parity_bit\, Duplicate of \UART0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART0:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART0:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART0:BUART:tx_mark\, Duplicate of \UART0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART0:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART0:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = RX0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX0(0)__PA ,
            fb => Net_48 ,
            pad => RX0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX1(0)__PA ,
            pin_input => Net_30 ,
            pad => TX1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX0(0)__PA ,
            pin_input => Net_43 ,
            pad => TX0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX1(0)__PA ,
            fb => Net_35 ,
            pad => RX1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UsrLed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UsrLed(0)__PA ,
            pad => UsrLed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UsrBtn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => UsrBtn(0)__PA ,
            pad => UsrBtn(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_43, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART0:BUART:txn\
        );
        Output = Net_43 (fanout=1)

    MacroCell: Name=\UART0:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\
            + !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              !\UART0:BUART:tx_state_2\
        );
        Output = \UART0:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART0:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\ * 
              \UART0:BUART:tx_fifo_empty\ * \UART0:BUART:tx_state_2\
        );
        Output = \UART0:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART0:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART0:BUART:tx_fifo_notfull\
        );
        Output = \UART0:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART0:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\
        );
        Output = \UART0:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART0:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_48 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART0:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART0:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART0:BUART:rx_load_fifo\ * \UART0:BUART:rx_fifofull\
        );
        Output = \UART0:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART0:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART0:BUART:rx_fifonotempty\ * 
              \UART0:BUART:rx_state_stop1_reg\
        );
        Output = \UART0:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_30, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART1:BUART:txn\
        );
        Output = Net_30 (fanout=1)

    MacroCell: Name=\UART1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\
            + !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              !\UART1:BUART:tx_state_2\
        );
        Output = \UART1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\ * 
              \UART1:BUART:tx_fifo_empty\ * \UART1:BUART:tx_state_2\
        );
        Output = \UART1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART1:BUART:tx_fifo_notfull\
        );
        Output = \UART1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\
        );
        Output = \UART1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_35 * \UART1:BUART:pollcount_0\
            + \UART1:BUART:pollcount_1\
        );
        Output = \UART1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART1:BUART:rx_load_fifo\ * \UART1:BUART:rx_fifofull\
        );
        Output = \UART1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART1:BUART:rx_fifonotempty\ * 
              \UART1:BUART:rx_state_stop1_reg\
        );
        Output = \UART1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART0:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART0:BUART:txn\ * \UART0:BUART:tx_state_1\ * 
              !\UART0:BUART:tx_bitclk\
            + \UART0:BUART:txn\ * \UART0:BUART:tx_state_2\
            + !\UART0:BUART:tx_state_1\ * \UART0:BUART:tx_state_0\ * 
              !\UART0:BUART:tx_shift_out\ * !\UART0:BUART:tx_state_2\
            + !\UART0:BUART:tx_state_1\ * \UART0:BUART:tx_state_0\ * 
              !\UART0:BUART:tx_state_2\ * !\UART0:BUART:tx_bitclk\
            + \UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              !\UART0:BUART:tx_shift_out\ * !\UART0:BUART:tx_state_2\ * 
              !\UART0:BUART:tx_counter_dp\ * \UART0:BUART:tx_bitclk\
        );
        Output = \UART0:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART0:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART0:BUART:tx_state_1\ * \UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\ * \UART0:BUART:tx_state_2\
            + \UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_2\ * 
              \UART0:BUART:tx_counter_dp\ * \UART0:BUART:tx_bitclk\
            + \UART0:BUART:tx_state_0\ * !\UART0:BUART:tx_state_2\ * 
              \UART0:BUART:tx_bitclk\
        );
        Output = \UART0:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART0:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\ * 
              !\UART0:BUART:tx_fifo_empty\
            + !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              !\UART0:BUART:tx_fifo_empty\ * !\UART0:BUART:tx_state_2\
            + \UART0:BUART:tx_state_1\ * \UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\ * 
              \UART0:BUART:tx_fifo_empty\ * \UART0:BUART:tx_state_2\
            + \UART0:BUART:tx_state_0\ * !\UART0:BUART:tx_state_2\ * 
              \UART0:BUART:tx_bitclk\
        );
        Output = \UART0:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART0:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\ * \UART0:BUART:tx_state_2\
            + \UART0:BUART:tx_state_1\ * \UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\ * \UART0:BUART:tx_state_2\
            + \UART0:BUART:tx_state_1\ * \UART0:BUART:tx_state_0\ * 
              !\UART0:BUART:tx_state_2\ * \UART0:BUART:tx_bitclk\
            + \UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_2\ * 
              \UART0:BUART:tx_counter_dp\ * \UART0:BUART:tx_bitclk\
        );
        Output = \UART0:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART0:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_state_2\
            + !\UART0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART0:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART0:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART0:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART0:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_48 * !\UART0:BUART:tx_ctrl_mark_last\ * 
              !\UART0:BUART:rx_state_0\ * \UART0:BUART:rx_bitclk_enable\ * 
              !\UART0:BUART:rx_state_3\ * \UART0:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_bitclk_enable\ * !\UART0:BUART:rx_state_3\ * 
              \UART0:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART0:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART0:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_bitclk_enable\ * \UART0:BUART:rx_state_3\ * 
              !\UART0:BUART:rx_state_2\
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART0:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART0:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_bitclk_enable\ * \UART0:BUART:rx_state_3\ * 
              \UART0:BUART:rx_state_2\
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART0:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART0:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_48 * !\UART0:BUART:tx_ctrl_mark_last\ * 
              !\UART0:BUART:rx_state_0\ * !\UART0:BUART:rx_state_3\ * 
              !\UART0:BUART:rx_state_2\ * \UART0:BUART:rx_last\
            + !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_bitclk_enable\ * \UART0:BUART:rx_state_3\
            + !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_bitclk_enable\ * \UART0:BUART:rx_state_2\
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART0:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART0:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART0:BUART:rx_count_2\ * !\UART0:BUART:rx_count_1\ * 
              !\UART0:BUART:rx_count_0\
        );
        Output = \UART0:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART0:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_state_3\ * \UART0:BUART:rx_state_2\
        );
        Output = \UART0:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_48 * !\UART0:BUART:rx_count_2\ * !\UART0:BUART:rx_count_1\ * 
              MODIN1_1
            + Net_48 * !\UART0:BUART:rx_count_2\ * !\UART0:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0
            + !\UART0:BUART:rx_count_2\ * !\UART0:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_48 * !\UART0:BUART:rx_count_2\ * !\UART0:BUART:rx_count_1\ * 
              MODIN1_0
            + Net_48 * !\UART0:BUART:rx_count_2\ * !\UART0:BUART:rx_count_1\ * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART0:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_48 * !\UART0:BUART:tx_ctrl_mark_last\ * 
              !\UART0:BUART:rx_state_0\ * \UART0:BUART:rx_bitclk_enable\ * 
              \UART0:BUART:rx_state_3\ * \UART0:BUART:rx_state_2\ * !MODIN1_1
            + !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_bitclk_enable\ * \UART0:BUART:rx_state_3\ * 
              \UART0:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART0:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART0:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_48
        );
        Output = \UART0:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART1:BUART:txn\ * \UART1:BUART:tx_state_1\ * 
              !\UART1:BUART:tx_bitclk\
            + \UART1:BUART:txn\ * \UART1:BUART:tx_state_2\
            + !\UART1:BUART:tx_state_1\ * \UART1:BUART:tx_state_0\ * 
              !\UART1:BUART:tx_shift_out\ * !\UART1:BUART:tx_state_2\
            + !\UART1:BUART:tx_state_1\ * \UART1:BUART:tx_state_0\ * 
              !\UART1:BUART:tx_state_2\ * !\UART1:BUART:tx_bitclk\
            + \UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              !\UART1:BUART:tx_shift_out\ * !\UART1:BUART:tx_state_2\ * 
              !\UART1:BUART:tx_counter_dp\ * \UART1:BUART:tx_bitclk\
        );
        Output = \UART1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART1:BUART:tx_state_1\ * \UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\ * \UART1:BUART:tx_state_2\
            + \UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_2\ * 
              \UART1:BUART:tx_counter_dp\ * \UART1:BUART:tx_bitclk\
            + \UART1:BUART:tx_state_0\ * !\UART1:BUART:tx_state_2\ * 
              \UART1:BUART:tx_bitclk\
        );
        Output = \UART1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\ * 
              !\UART1:BUART:tx_fifo_empty\
            + !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              !\UART1:BUART:tx_fifo_empty\ * !\UART1:BUART:tx_state_2\
            + \UART1:BUART:tx_state_1\ * \UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\ * 
              \UART1:BUART:tx_fifo_empty\ * \UART1:BUART:tx_state_2\
            + \UART1:BUART:tx_state_0\ * !\UART1:BUART:tx_state_2\ * 
              \UART1:BUART:tx_bitclk\
        );
        Output = \UART1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\ * \UART1:BUART:tx_state_2\
            + \UART1:BUART:tx_state_1\ * \UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\ * \UART1:BUART:tx_state_2\
            + \UART1:BUART:tx_state_1\ * \UART1:BUART:tx_state_0\ * 
              !\UART1:BUART:tx_state_2\ * \UART1:BUART:tx_bitclk\
            + \UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_2\ * 
              \UART1:BUART:tx_counter_dp\ * \UART1:BUART:tx_bitclk\
        );
        Output = \UART1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_state_2\
            + !\UART1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_35 * !\UART1:BUART:tx_ctrl_mark_last\ * 
              !\UART1:BUART:rx_state_0\ * \UART1:BUART:rx_bitclk_enable\ * 
              !\UART1:BUART:rx_state_3\ * \UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:pollcount_1\
            + !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_bitclk_enable\ * !\UART1:BUART:rx_state_3\ * 
              \UART1:BUART:rx_state_2\ * !\UART1:BUART:pollcount_1\ * 
              !\UART1:BUART:pollcount_0\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_5\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_4\
        );
        Output = \UART1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_bitclk_enable\ * \UART1:BUART:rx_state_3\ * 
              !\UART1:BUART:rx_state_2\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_5\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_4\
        );
        Output = \UART1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_bitclk_enable\ * \UART1:BUART:rx_state_3\ * 
              \UART1:BUART:rx_state_2\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_5\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_4\
        );
        Output = \UART1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_35 * !\UART1:BUART:tx_ctrl_mark_last\ * 
              !\UART1:BUART:rx_state_0\ * !\UART1:BUART:rx_state_3\ * 
              !\UART1:BUART:rx_state_2\ * \UART1:BUART:rx_last\
            + !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_bitclk_enable\ * \UART1:BUART:rx_state_3\
            + !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_bitclk_enable\ * \UART1:BUART:rx_state_2\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_5\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_4\
        );
        Output = \UART1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART1:BUART:rx_count_2\ * !\UART1:BUART:rx_count_1\ * 
              !\UART1:BUART:rx_count_0\
        );
        Output = \UART1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_state_3\ * \UART1:BUART:rx_state_2\
        );
        Output = \UART1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_35 * !\UART1:BUART:rx_count_2\ * !\UART1:BUART:rx_count_1\ * 
              \UART1:BUART:pollcount_1\
            + Net_35 * !\UART1:BUART:rx_count_2\ * !\UART1:BUART:rx_count_1\ * 
              !\UART1:BUART:pollcount_1\ * \UART1:BUART:pollcount_0\
            + !\UART1:BUART:rx_count_2\ * !\UART1:BUART:rx_count_1\ * 
              \UART1:BUART:pollcount_1\ * !\UART1:BUART:pollcount_0\
        );
        Output = \UART1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_35 * !\UART1:BUART:rx_count_2\ * !\UART1:BUART:rx_count_1\ * 
              \UART1:BUART:pollcount_0\
            + Net_35 * !\UART1:BUART:rx_count_2\ * !\UART1:BUART:rx_count_1\ * 
              !\UART1:BUART:pollcount_0\
        );
        Output = \UART1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_35 * !\UART1:BUART:tx_ctrl_mark_last\ * 
              !\UART1:BUART:rx_state_0\ * \UART1:BUART:rx_bitclk_enable\ * 
              \UART1:BUART:rx_state_3\ * \UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:pollcount_1\
            + !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_bitclk_enable\ * \UART1:BUART:rx_state_3\ * 
              \UART1:BUART:rx_state_2\ * !\UART1:BUART:pollcount_1\ * 
              !\UART1:BUART:pollcount_0\
        );
        Output = \UART1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_35
        );
        Output = \UART1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART0:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART0:Net_9\ ,
            cs_addr_2 => \UART0:BUART:tx_state_1\ ,
            cs_addr_1 => \UART0:BUART:tx_state_0\ ,
            cs_addr_0 => \UART0:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART0:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART0:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART0:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART0:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART0:Net_9\ ,
            cs_addr_0 => \UART0:BUART:counter_load_not\ ,
            ce0_reg => \UART0:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART0:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART0:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART0:Net_9\ ,
            cs_addr_2 => \UART0:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART0:BUART:rx_state_0\ ,
            cs_addr_0 => \UART0:BUART:rx_bitclk_enable\ ,
            route_si => \UART0:BUART:rx_postpoll\ ,
            f0_load => \UART0:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART0:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART0:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART1:Net_9\ ,
            cs_addr_2 => \UART1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART1:Net_9\ ,
            cs_addr_0 => \UART1:BUART:counter_load_not\ ,
            ce0_reg => \UART1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART1:Net_9\ ,
            cs_addr_2 => \UART1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART1:BUART:rx_bitclk_enable\ ,
            route_si => \UART1:BUART:rx_postpoll\ ,
            f0_load => \UART1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART0:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART0:Net_9\ ,
            status_3 => \UART0:BUART:tx_fifo_notfull\ ,
            status_2 => \UART0:BUART:tx_status_2\ ,
            status_1 => \UART0:BUART:tx_fifo_empty\ ,
            status_0 => \UART0:BUART:tx_status_0\ ,
            interrupt => Net_49 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART0:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART0:Net_9\ ,
            status_5 => \UART0:BUART:rx_status_5\ ,
            status_4 => \UART0:BUART:rx_status_4\ ,
            status_3 => \UART0:BUART:rx_status_3\ ,
            interrupt => Net_50 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART1:Net_9\ ,
            status_3 => \UART1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART1:BUART:tx_status_2\ ,
            status_1 => \UART1:BUART:tx_fifo_empty\ ,
            status_0 => \UART1:BUART:tx_status_0\ ,
            interrupt => Net_36 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART1:Net_9\ ,
            status_5 => \UART1:BUART:rx_status_5\ ,
            status_4 => \UART1:BUART:rx_status_4\ ,
            status_3 => \UART1:BUART:rx_status_3\ ,
            interrupt => Net_37 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART0:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART0:Net_9\ ,
            load => \UART0:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART0:BUART:rx_count_2\ ,
            count_1 => \UART0:BUART:rx_count_1\ ,
            count_0 => \UART0:BUART:rx_count_0\ ,
            tc => \UART0:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART1:Net_9\ ,
            load => \UART1:BUART:rx_counter_load\ ,
            count_6 => \UART1:BUART:rx_count_6\ ,
            count_5 => \UART1:BUART:rx_count_5\ ,
            count_4 => \UART1:BUART:rx_count_4\ ,
            count_3 => \UART1:BUART:rx_count_3\ ,
            count_2 => \UART1:BUART:rx_count_2\ ,
            count_1 => \UART1:BUART:rx_count_1\ ,
            count_0 => \UART1:BUART:rx_count_0\ ,
            tc => \UART1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_4\
        PORT MAP (
            interrupt => \USB:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_3\
        PORT MAP (
            interrupt => \USB:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_5\
        PORT MAP (
            interrupt => \USB:ep_int_5\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_6\
        PORT MAP (
            interrupt => \USB:ep_int_6\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART0:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_49 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART0:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_50 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_36 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_37 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   14 :   18 :   32 : 43.75 %
IO                            :   11 :   37 :   48 : 22.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   48 :  144 :  192 : 25.00 %
  Unique P-terms              :   88 :  296 :  384 : 22.92 %
  Total P-terms               :  106 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.116ms
Tech Mapping phase: Elapsed time ==> 0s.174ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : RX0(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : RX1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : TX0(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : TX1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : UsrBtn(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : UsrLed(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USB:USB\
Analog Placement phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.270ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.13
                   Pterms :            6.06
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :      10.63 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\ * 
              !\UART1:BUART:tx_fifo_empty\
            + !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              !\UART1:BUART:tx_fifo_empty\ * !\UART1:BUART:tx_state_2\
            + \UART1:BUART:tx_state_1\ * \UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\ * 
              \UART1:BUART:tx_fifo_empty\ * \UART1:BUART:tx_state_2\
            + \UART1:BUART:tx_state_0\ * !\UART1:BUART:tx_state_2\ * 
              \UART1:BUART:tx_bitclk\
        );
        Output = \UART1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_state_2\
            + !\UART1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART1:BUART:tx_state_1\ * \UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\ * \UART1:BUART:tx_state_2\
            + \UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_2\ * 
              \UART1:BUART:tx_counter_dp\ * \UART1:BUART:tx_bitclk\
            + \UART1:BUART:tx_state_0\ * !\UART1:BUART:tx_state_2\ * 
              \UART1:BUART:tx_bitclk\
        );
        Output = \UART1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\ * \UART1:BUART:tx_state_2\
            + \UART1:BUART:tx_state_1\ * \UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\ * \UART1:BUART:tx_state_2\
            + \UART1:BUART:tx_state_1\ * \UART1:BUART:tx_state_0\ * 
              !\UART1:BUART:tx_state_2\ * \UART1:BUART:tx_bitclk\
            + \UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_2\ * 
              \UART1:BUART:tx_counter_dp\ * \UART1:BUART:tx_bitclk\
        );
        Output = \UART1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\
            + !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              !\UART1:BUART:tx_state_2\
        );
        Output = \UART1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART1:Net_9\ ,
        cs_addr_0 => \UART1:BUART:counter_load_not\ ,
        ce0_reg => \UART1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART1:Net_9\ ,
        status_3 => \UART1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART1:BUART:tx_status_2\ ,
        status_1 => \UART1:BUART:tx_fifo_empty\ ,
        status_0 => \UART1:BUART:tx_status_0\ ,
        interrupt => Net_36 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART0:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\ * 
              !\UART0:BUART:tx_fifo_empty\
            + !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              !\UART0:BUART:tx_fifo_empty\ * !\UART0:BUART:tx_state_2\
            + \UART0:BUART:tx_state_1\ * \UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\ * 
              \UART0:BUART:tx_fifo_empty\ * \UART0:BUART:tx_state_2\
            + \UART0:BUART:tx_state_0\ * !\UART0:BUART:tx_state_2\ * 
              \UART0:BUART:tx_bitclk\
        );
        Output = \UART0:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART0:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_state_2\
            + !\UART0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART0:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              \UART1:BUART:tx_bitclk_enable_pre\ * 
              \UART1:BUART:tx_fifo_empty\ * \UART1:BUART:tx_state_2\
        );
        Output = \UART1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART0:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\ * 
              \UART0:BUART:tx_fifo_empty\ * \UART0:BUART:tx_state_2\
        );
        Output = \UART0:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART1:BUART:txn\ * \UART1:BUART:tx_state_1\ * 
              !\UART1:BUART:tx_bitclk\
            + \UART1:BUART:txn\ * \UART1:BUART:tx_state_2\
            + !\UART1:BUART:tx_state_1\ * \UART1:BUART:tx_state_0\ * 
              !\UART1:BUART:tx_shift_out\ * !\UART1:BUART:tx_state_2\
            + !\UART1:BUART:tx_state_1\ * \UART1:BUART:tx_state_0\ * 
              !\UART1:BUART:tx_state_2\ * !\UART1:BUART:tx_bitclk\
            + \UART1:BUART:tx_state_1\ * !\UART1:BUART:tx_state_0\ * 
              !\UART1:BUART:tx_shift_out\ * !\UART1:BUART:tx_state_2\ * 
              !\UART1:BUART:tx_counter_dp\ * \UART1:BUART:tx_bitclk\
        );
        Output = \UART1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_30, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART1:BUART:txn\
        );
        Output = Net_30 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART1:BUART:tx_fifo_notfull\
        );
        Output = \UART1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART1:Net_9\ ,
        cs_addr_2 => \UART1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_43, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART0:BUART:txn\
        );
        Output = Net_43 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART0:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART0:BUART:tx_fifo_notfull\
        );
        Output = \UART0:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART1:BUART:rx_load_fifo\ * \UART1:BUART:rx_fifofull\
        );
        Output = \UART1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART0:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART0:Net_9\ ,
        cs_addr_2 => \UART0:BUART:tx_state_1\ ,
        cs_addr_1 => \UART0:BUART:tx_state_0\ ,
        cs_addr_0 => \UART0:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART0:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART0:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART0:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART0:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART0:Net_9\ ,
        status_3 => \UART0:BUART:tx_fifo_notfull\ ,
        status_2 => \UART0:BUART:tx_status_2\ ,
        status_1 => \UART0:BUART:tx_fifo_empty\ ,
        status_0 => \UART0:BUART:tx_status_0\ ,
        interrupt => Net_49 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART1:BUART:rx_fifonotempty\ * 
              \UART1:BUART:rx_state_stop1_reg\
        );
        Output = \UART1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART0:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART0:BUART:rx_load_fifo\ * \UART0:BUART:rx_fifofull\
        );
        Output = \UART0:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART0:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART0:BUART:rx_fifonotempty\ * 
              \UART0:BUART:rx_state_stop1_reg\
        );
        Output = \UART0:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_35
        );
        Output = \UART1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART0:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART0:Net_9\ ,
        status_5 => \UART0:BUART:rx_status_5\ ,
        status_4 => \UART0:BUART:rx_status_4\ ,
        status_3 => \UART0:BUART:rx_status_3\ ,
        interrupt => Net_50 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_48 * !\UART0:BUART:rx_count_2\ * !\UART0:BUART:rx_count_1\ * 
              MODIN1_1
            + Net_48 * !\UART0:BUART:rx_count_2\ * !\UART0:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0
            + !\UART0:BUART:rx_count_2\ * !\UART0:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART0:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_48 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART0:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_48 * !\UART0:BUART:rx_count_2\ * !\UART0:BUART:rx_count_1\ * 
              MODIN1_0
            + Net_48 * !\UART0:BUART:rx_count_2\ * !\UART0:BUART:rx_count_1\ * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART0:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART0:BUART:rx_count_2\ * !\UART0:BUART:rx_count_1\ * 
              !\UART0:BUART:rx_count_0\
        );
        Output = \UART0:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART0:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_48 * !\UART0:BUART:tx_ctrl_mark_last\ * 
              !\UART0:BUART:rx_state_0\ * \UART0:BUART:rx_bitclk_enable\ * 
              !\UART0:BUART:rx_state_3\ * \UART0:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_bitclk_enable\ * !\UART0:BUART:rx_state_3\ * 
              \UART0:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART0:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART0:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_48 * !\UART0:BUART:tx_ctrl_mark_last\ * 
              !\UART0:BUART:rx_state_0\ * \UART0:BUART:rx_bitclk_enable\ * 
              \UART0:BUART:rx_state_3\ * \UART0:BUART:rx_state_2\ * !MODIN1_1
            + !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_bitclk_enable\ * \UART0:BUART:rx_state_3\ * 
              \UART0:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART0:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART0:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_bitclk_enable\ * \UART0:BUART:rx_state_3\ * 
              \UART0:BUART:rx_state_2\
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART0:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART0:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_bitclk_enable\ * \UART0:BUART:rx_state_3\ * 
              !\UART0:BUART:rx_state_2\
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART0:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART0:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART0:Net_9\ ,
        cs_addr_2 => \UART0:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART0:BUART:rx_state_0\ ,
        cs_addr_0 => \UART0:BUART:rx_bitclk_enable\ ,
        route_si => \UART0:BUART:rx_postpoll\ ,
        f0_load => \UART0:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART0:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART0:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART0:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART0:BUART:txn\ * \UART0:BUART:tx_state_1\ * 
              !\UART0:BUART:tx_bitclk\
            + \UART0:BUART:txn\ * \UART0:BUART:tx_state_2\
            + !\UART0:BUART:tx_state_1\ * \UART0:BUART:tx_state_0\ * 
              !\UART0:BUART:tx_shift_out\ * !\UART0:BUART:tx_state_2\
            + !\UART0:BUART:tx_state_1\ * \UART0:BUART:tx_state_0\ * 
              !\UART0:BUART:tx_state_2\ * !\UART0:BUART:tx_bitclk\
            + \UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              !\UART0:BUART:tx_shift_out\ * !\UART0:BUART:tx_state_2\ * 
              !\UART0:BUART:tx_counter_dp\ * \UART0:BUART:tx_bitclk\
        );
        Output = \UART0:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART0:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART0:BUART:tx_state_1\ * \UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\ * \UART0:BUART:tx_state_2\
            + \UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_2\ * 
              \UART0:BUART:tx_counter_dp\ * \UART0:BUART:tx_bitclk\
            + \UART0:BUART:tx_state_0\ * !\UART0:BUART:tx_state_2\ * 
              \UART0:BUART:tx_bitclk\
        );
        Output = \UART0:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART0:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\ * \UART0:BUART:tx_state_2\
            + \UART0:BUART:tx_state_1\ * \UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\ * \UART0:BUART:tx_state_2\
            + \UART0:BUART:tx_state_1\ * \UART0:BUART:tx_state_0\ * 
              !\UART0:BUART:tx_state_2\ * \UART0:BUART:tx_bitclk\
            + \UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_2\ * 
              \UART0:BUART:tx_counter_dp\ * \UART0:BUART:tx_bitclk\
        );
        Output = \UART0:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART0:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              \UART0:BUART:tx_bitclk_enable_pre\
            + !\UART0:BUART:tx_state_1\ * !\UART0:BUART:tx_state_0\ * 
              !\UART0:BUART:tx_state_2\
        );
        Output = \UART0:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART0:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_48
        );
        Output = \UART0:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART0:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART0:Net_9\ ,
        cs_addr_0 => \UART0:BUART:counter_load_not\ ,
        ce0_reg => \UART0:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART0:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART1:Net_9\ ,
        status_5 => \UART1:BUART:rx_status_5\ ,
        status_4 => \UART1:BUART:rx_status_4\ ,
        status_3 => \UART1:BUART:rx_status_3\ ,
        interrupt => Net_37 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_35 * !\UART1:BUART:rx_count_2\ * !\UART1:BUART:rx_count_1\ * 
              \UART1:BUART:pollcount_1\
            + Net_35 * !\UART1:BUART:rx_count_2\ * !\UART1:BUART:rx_count_1\ * 
              !\UART1:BUART:pollcount_1\ * \UART1:BUART:pollcount_0\
            + !\UART1:BUART:rx_count_2\ * !\UART1:BUART:rx_count_1\ * 
              \UART1:BUART:pollcount_1\ * !\UART1:BUART:pollcount_0\
        );
        Output = \UART1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_35 * \UART1:BUART:pollcount_0\
            + \UART1:BUART:pollcount_1\
        );
        Output = \UART1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_35 * !\UART1:BUART:rx_count_2\ * !\UART1:BUART:rx_count_1\ * 
              \UART1:BUART:pollcount_0\
            + Net_35 * !\UART1:BUART:rx_count_2\ * !\UART1:BUART:rx_count_1\ * 
              !\UART1:BUART:pollcount_0\
        );
        Output = \UART1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART1:BUART:rx_count_2\ * !\UART1:BUART:rx_count_1\ * 
              !\UART1:BUART:rx_count_0\
        );
        Output = \UART1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART0:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_48 * !\UART0:BUART:tx_ctrl_mark_last\ * 
              !\UART0:BUART:rx_state_0\ * !\UART0:BUART:rx_state_3\ * 
              !\UART0:BUART:rx_state_2\ * \UART0:BUART:rx_last\
            + !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_bitclk_enable\ * \UART0:BUART:rx_state_3\
            + !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_bitclk_enable\ * \UART0:BUART:rx_state_2\
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART0:BUART:tx_ctrl_mark_last\ * \UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART0:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART0:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART0:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART0:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              !\UART0:BUART:rx_state_3\ * !\UART0:BUART:rx_state_2\
        );
        Output = \UART0:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART0:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART0:BUART:tx_ctrl_mark_last\ * !\UART0:BUART:rx_state_0\ * 
              \UART0:BUART:rx_state_3\ * \UART0:BUART:rx_state_2\
        );
        Output = \UART0:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART1:Net_9\ ,
        cs_addr_2 => \UART1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART1:BUART:rx_bitclk_enable\ ,
        route_si => \UART1:BUART:rx_postpoll\ ,
        f0_load => \UART1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART0:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART0:Net_9\ ,
        load => \UART0:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART0:BUART:rx_count_2\ ,
        count_1 => \UART0:BUART:rx_count_1\ ,
        count_0 => \UART0:BUART:rx_count_0\ ,
        tc => \UART0:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_35 * !\UART1:BUART:tx_ctrl_mark_last\ * 
              !\UART1:BUART:rx_state_0\ * \UART1:BUART:rx_bitclk_enable\ * 
              !\UART1:BUART:rx_state_3\ * \UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:pollcount_1\
            + !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_bitclk_enable\ * !\UART1:BUART:rx_state_3\ * 
              \UART1:BUART:rx_state_2\ * !\UART1:BUART:pollcount_1\ * 
              !\UART1:BUART:pollcount_0\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_5\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_4\
        );
        Output = \UART1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\
        );
        Output = \UART1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_bitclk_enable\ * \UART1:BUART:rx_state_3\ * 
              \UART1:BUART:rx_state_2\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_5\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_4\
        );
        Output = \UART1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_bitclk_enable\ * \UART1:BUART:rx_state_3\ * 
              !\UART1:BUART:rx_state_2\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_5\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_4\
        );
        Output = \UART1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_35 * !\UART1:BUART:tx_ctrl_mark_last\ * 
              !\UART1:BUART:rx_state_0\ * !\UART1:BUART:rx_state_3\ * 
              !\UART1:BUART:rx_state_2\ * \UART1:BUART:rx_last\
            + !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_bitclk_enable\ * \UART1:BUART:rx_state_3\
            + !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_bitclk_enable\ * \UART1:BUART:rx_state_2\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_5\
            + !\UART1:BUART:tx_ctrl_mark_last\ * \UART1:BUART:rx_state_0\ * 
              !\UART1:BUART:rx_state_3\ * !\UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:rx_count_6\ * !\UART1:BUART:rx_count_4\
        );
        Output = \UART1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_35 * !\UART1:BUART:tx_ctrl_mark_last\ * 
              !\UART1:BUART:rx_state_0\ * \UART1:BUART:rx_bitclk_enable\ * 
              \UART1:BUART:rx_state_3\ * \UART1:BUART:rx_state_2\ * 
              !\UART1:BUART:pollcount_1\
            + !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_bitclk_enable\ * \UART1:BUART:rx_state_3\ * 
              \UART1:BUART:rx_state_2\ * !\UART1:BUART:pollcount_1\ * 
              !\UART1:BUART:pollcount_0\
        );
        Output = \UART1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART1:BUART:tx_ctrl_mark_last\ * !\UART1:BUART:rx_state_0\ * 
              \UART1:BUART:rx_state_3\ * \UART1:BUART:rx_state_2\
        );
        Output = \UART1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART1:Net_9\ ,
        load => \UART1:BUART:rx_counter_load\ ,
        count_6 => \UART1:BUART:rx_count_6\ ,
        count_5 => \UART1:BUART:rx_count_5\ ,
        count_4 => \UART1:BUART:rx_count_4\ ,
        count_3 => \UART1:BUART:rx_count_3\ ,
        count_2 => \UART1:BUART:rx_count_2\ ,
        count_1 => \UART1:BUART:rx_count_1\ ,
        count_0 => \UART1:BUART:rx_count_0\ ,
        tc => \UART1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART0:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_50 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART0:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_49 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_37 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_36 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USB:ep_3\
        PORT MAP (
            interrupt => \USB:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USB:ep_4\
        PORT MAP (
            interrupt => \USB:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USB:ep_5\
        PORT MAP (
            interrupt => \USB:ep_int_5\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\USB:ep_6\
        PORT MAP (
            interrupt => \USB:ep_int_6\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = UsrLed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UsrLed(0)__PA ,
        pad => UsrLed(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = UsrBtn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => UsrBtn(0)__PA ,
        pad => UsrBtn(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = RX1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX1(0)__PA ,
        fb => Net_35 ,
        pad => RX1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TX1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX1(0)__PA ,
        pin_input => Net_30 ,
        pad => TX1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RX0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX0(0)__PA ,
        fb => Net_48 ,
        pad => RX0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TX0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX0(0)__PA ,
        pin_input => Net_43 ,
        pad => TX0(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "39a77459-97e1-4303-894f-1205c5f0a998/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART0:Net_9\ ,
            dclk_0 => \UART0:Net_9_local\ ,
            dclk_glb_1 => \UART1:Net_9\ ,
            dclk_1 => \UART1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_57 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-----------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |   UsrLed(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |   UsrBtn(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------
  12 |   2 |     * |      NONE |    RES_PULL_DOWN |      RX1(0) | FB(Net_35)
     |   3 |     * |      NONE |         CMOS_OUT |      TX1(0) | In(Net_30)
     |   6 |     * |      NONE |    RES_PULL_DOWN |      RX0(0) | FB(Net_48)
     |   7 |     * |      NONE |         CMOS_OUT |      TX0(0) | In(Net_43)
-----+-----+-------+-----------+------------------+-------------+-----------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USB:Dm(0)\ | Analog(\USB:Net_597\)
----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.037ms
Digital Placement phase: Elapsed time ==> 1s.082ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "DualCDC_r.vh2" --pcf-path "DualCDC.pco" --des-name "DualCDC" --dsf-path "DualCDC.dsf" --sdc-path "DualCDC.sdc" --lib-path "DualCDC_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.925ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.228ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DualCDC_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.398ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.430ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.431ms
API generation phase: Elapsed time ==> 1s.840ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.001ms
