{
   "ActiveEmotionalView":"Color Coded No Loops Reduced Jogs",
   "Color Coded No Loops Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Color Coded No Loops Reduced Jogs_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port dip_switches_16bits -pg 1 -lvl 10 -x 2840 -y 210 -defaultsOSRD
preplace port led_16bits -pg 1 -lvl 10 -x 2840 -y 70 -defaultsOSRD
preplace port usb_uart -pg 1 -lvl 10 -x 2840 -y 730 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port port-id_seg_dp -pg 1 -lvl 10 -x 2840 -y 870 -defaultsOSRD
preplace port port-id_add_value -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace portBus seg_display -pg 1 -lvl 10 -x 2840 -y 840 -defaultsOSRD
preplace portBus seg_select -pg 1 -lvl 10 -x 2840 -y 810 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 6 -x 1630 -y 160 -defaultsOSRD -pinDir INTERRUPT left -pinY INTERRUPT 20L -pinDir DLMB left -pinY DLMB 140L -pinDir ILMB left -pinY ILMB 160L -pinDir M_AXI_DP right -pinY M_AXI_DP 20R -pinDir DEBUG left -pinY DEBUG 290L -pinDir Clk left -pinY Clk 310L -pinDir Reset left -pinY Reset 330L
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 1250 -y 280 -defaultsOSRD -pinDir DLMB right -pinY DLMB 20R -pinDir ILMB right -pinY ILMB 40R -pinDir LMB_Clk left -pinY LMB_Clk 20L -pinDir SYS_Rst left -pinY SYS_Rst 40L
preplace inst microblaze_0_axi_periph -pg 1 -lvl 7 -x 2000 -y 50 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 56 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 74 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 38 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 157 148 158 149 159 150 160 151 161 152 162 153 163 154 164 155 165 156} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 130L -pinDir M00_AXI left -pinY M00_AXI 70L -pinDir M01_AXI right -pinY M01_AXI 160R -pinDir M02_AXI right -pinY M02_AXI 300R -pinDir M03_AXI right -pinY M03_AXI 20R -pinDir M04_AXI right -pinY M04_AXI 440R -pinDir M05_AXI right -pinY M05_AXI 500R -pinDir M06_AXI right -pinY M06_AXI 660R -pinDir ACLK left -pinY ACLK 500L -pinDir ARESETN left -pinY ARESETN 150L -pinDir S00_ACLK left -pinY S00_ACLK 520L -pinDir S00_ARESETN left -pinY S00_ARESETN 170L -pinDir M00_ACLK left -pinY M00_ACLK 540L -pinDir M00_ARESETN left -pinY M00_ARESETN 190L -pinDir M01_ACLK left -pinY M01_ACLK 560L -pinDir M01_ARESETN left -pinY M01_ARESETN 210L -pinDir M02_ACLK left -pinY M02_ACLK 580L -pinDir M02_ARESETN left -pinY M02_ARESETN 230L -pinDir M03_ACLK left -pinY M03_ACLK 600L -pinDir M03_ARESETN left -pinY M03_ARESETN 250L -pinDir M04_ACLK left -pinY M04_ACLK 620L -pinDir M04_ARESETN left -pinY M04_ARESETN 270L -pinDir M05_ACLK left -pinY M05_ACLK 640L -pinDir M05_ARESETN left -pinY M05_ARESETN 290L -pinDir M06_ACLK left -pinY M06_ACLK 660L -pinDir M06_ARESETN left -pinY M06_ARESETN 310L
preplace inst microblaze_0_axi_intc -pg 1 -lvl 5 -x 1250 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 26 24 23 25} -defaultsOSRD -pinDir s_axi right -pinY s_axi 20R -pinDir interrupt right -pinY interrupt 80R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 100L -pinBusDir intr left -pinBusY intr 60L -pinDir processor_clk left -pinY processor_clk 40L -pinDir processor_rst left -pinY processor_rst 80L
preplace inst mdm_1 -pg 1 -lvl 5 -x 1250 -y 430 -defaultsOSRD -pinDir MBDEBUG_0 right -pinY MBDEBUG_0 20R -pinDir Debug_SYS_Rst left -pinY Debug_SYS_Rst 20L
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 110 -y 180 -defaultsOSRD -pinDir reset left -pinY reset 20L -pinDir clk_out1 right -pinY clk_out1 20R -pinDir locked right -pinY locked 40R -pinDir clk_in1 left -pinY clk_in1 40L
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 400 -y 260 -swap {0 2 4 9 1 3 5 6 8 7} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 20L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 80L -pinDir mb_debug_sys_rst right -pinY mb_debug_sys_rst 190R -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 120R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst switches_gpio -pg 1 -lvl 8 -x 2350 -y 190 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir GPIO right -pinY GPIO 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst decimal_digit_splitt_0 -pg 1 -lvl 8 -x 2350 -y 1010 -swap {2 1 3 0 4 5 6 7} -defaultsOSRD -pinDir input_r_ap_vld left -pinY input_r_ap_vld 60L -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst left -pinY ap_rst 80L -pinBusDir input_r left -pinBusY input_r 20L -pinBusDir digit_1 right -pinBusY digit_1 20R -pinBusDir digit_2 right -pinBusY digit_2 40R -pinBusDir digit_3 right -pinBusY digit_3 60R -pinBusDir digit_4 right -pinBusY digit_4 80R
preplace inst seg_14_bit_io -pg 1 -lvl 8 -x 2350 -y 330 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir GPIO left -pinY GPIO 40L -pinDir GPIO.gpio_io_o left -pinY GPIO.gpio_io_o 60L -pinDir s_axi_aclk left -pinY s_axi_aclk 100L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 80L
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 2000 -y 810 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst four_digit_7_seg_dri_0 -pg 1 -lvl 9 -x 2660 -y 790 -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst left -pinY ap_rst 40L -pinDir next_digit left -pinY next_digit 100L -pinBusDir digit_1 left -pinBusY digit_1 240L -pinBusDir digit_2 left -pinBusY digit_2 260L -pinBusDir digit_3 left -pinBusY digit_3 280L -pinBusDir digit_4 left -pinBusY digit_4 300L -pinBusDir dp_enable left -pinBusY dp_enable 400L -pinBusDir seg_select right -pinBusY seg_select 20R -pinBusDir seg_display right -pinBusY seg_display 50R -pinDir seg_dp right -pinY seg_dp 80R
preplace inst xlconstant_1 -pg 1 -lvl 8 -x 2350 -y 1170 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst seg_driver_clock_div_0 -pg 1 -lvl 8 -x 2350 -y 870 -swap {0 2 1 3} -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst left -pinY ap_rst 60L -pinDir input_r left -pinY input_r 40L -pinDir output_r right -pinY output_r 20R
preplace inst leds_gpio -pg 1 -lvl 8 -x 2350 -y 50 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir GPIO right -pinY GPIO 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst debouncer_0 -pg 1 -lvl 3 -x 680 -y 180 -swap {0 2 1 3} -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst left -pinY ap_rst 60L -pinDir input_r left -pinY input_r 40L -pinDir output_r right -pinY output_r 20R
preplace inst edge_detector_0 -pg 1 -lvl 4 -x 940 -y 140 -swap {0 2 1 3} -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst left -pinY ap_rst 100L -pinDir input_r left -pinY input_r 60L -pinDir rising_edge_r right -pinY rising_edge_r 20R
preplace inst axis_adder -pg 1 -lvl 9 -x 2660 -y 470 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22 24} -defaultsOSRD -pinDir s_axi_ap_controls left -pinY s_axi_ap_controls 20L -pinDir input_data left -pinY input_data 80L -pinDir ap_clk left -pinY ap_clk 200L -pinDir ap_rst_n left -pinY ap_rst_n 180L -pinDir interrupt right -pinY interrupt 20R
preplace inst axi_fifo_to_adder -pg 1 -lvl 8 -x 2350 -y 530 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 25 24 26} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir AXI_STR_TXD right -pinY AXI_STR_TXD 20R -pinDir interrupt right -pinY interrupt 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 60R
preplace inst axi_uartlite_0 -pg 1 -lvl 8 -x 2350 -y 690 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21 23} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir UART right -pinY UART 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir interrupt right -pinY interrupt 60R
preplace netloc microblaze_0_Clk 1 1 8 240 200 560 140 800 100 1120 370 1400 550 1860 770 2180 810 2500
preplace netloc clk_wiz_1_locked 1 1 1 200 220n
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 4 NJ 300 NJ 300 1100 390 1380J
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 NJ 320 NJ 320 N
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 7 NJ 360 NJ 360 1080 60 NJ 60 1860 10 2140 650 NJ
preplace netloc mdm_1_debug_sys_rst 1 2 3 NJ 450 NJ 450 NJ
preplace netloc reset_1 1 0 2 20 320 NJ
preplace netloc rst_clk_wiz_1_100M_peripheral_reset 1 2 7 560 340 800 890 NJ 890 NJ 890 NJ 890 2160 830 N
preplace netloc axi_gpio_1_gpio_io_o 1 7 1 2200 390n
preplace netloc xlconstant_0_dout 1 7 1 2140 830n
preplace netloc decimal_digit_splitt_0_digit_1 1 8 1 N 1030
preplace netloc decimal_digit_splitt_0_digit_2 1 8 1 N 1050
preplace netloc decimal_digit_splitt_0_digit_3 1 8 1 N 1070
preplace netloc decimal_digit_splitt_0_digit_4 1 8 1 N 1090
preplace netloc xlconstant_1_dout 1 8 1 N 1190
preplace netloc seg_driver_clock_div_0_output_r 1 8 1 N 890
preplace netloc four_digit_7_seg_dri_0_seg_display 1 9 1 NJ 840
preplace netloc four_digit_7_seg_dri_0_seg_select 1 9 1 NJ 810
preplace netloc four_digit_7_seg_dri_0_seg_dp 1 9 1 NJ 870
preplace netloc input_r_0_1 1 0 3 NJ 280 220J 220 NJ
preplace netloc debouncer_0_output_r 1 3 1 N 200
preplace netloc edge_detector_0_rising_edge_r 1 4 1 N 160
preplace netloc sys_clock_1 1 0 1 NJ 220
preplace netloc microblaze_0_dlmb_1 1 5 1 N 300
preplace netloc microblaze_0_ilmb_1 1 5 1 N 320
preplace netloc microblaze_0_axi_dp 1 6 1 N 180
preplace netloc microblaze_0_interrupt 1 5 1 N 180
preplace netloc microblaze_0_intc_axi 1 5 2 NJ 120 N
preplace netloc microblaze_0_debug 1 5 1 N 450
preplace netloc axi_gpio_0_GPIO 1 8 2 NJ 210 NJ
preplace netloc microblaze_0_axi_periph_M01_AXI 1 7 1 N 210
preplace netloc microblaze_0_axi_periph_M02_AXI 1 7 1 N 350
preplace netloc axi_gpio_2_GPIO 1 8 2 NJ 70 NJ
preplace netloc microblaze_0_axi_periph_M03_AXI 1 7 1 N 70
preplace netloc microblaze_0_axi_periph_M04_AXI 1 7 2 N 490 NJ
preplace netloc microblaze_0_axi_periph_M05_AXI 1 7 1 N 550
preplace netloc axi_fifo_mm_s_0_AXI_STR_TXD 1 8 1 N 550
preplace netloc microblaze_0_axi_periph_M06_AXI 1 7 1 N 710
preplace netloc axi_uartlite_0_UART 1 8 2 NJ 730 NJ
levelinfo -pg 1 0 110 400 680 940 1250 1630 2000 2350 2660 2840
pagesize -pg 1 -db -bbox -sgen -120 0 3020 1250
",
   "Color Coded No Loops Reduced Jogs_ScaleFactor":"1.21906",
   "Color Coded No Loops Reduced Jogs_TopLeft":"-113,-119",
   "Default View_ScaleFactor":"2.32865",
   "Default View_TopLeft":"13,-12",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 850 -y 330 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 1250 -y 340 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -x 1250 -y 120 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 5 -x 1520 -y 260 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 4 -x 1250 -y 470 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -x 420 -y 330 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 120 -y 610 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 420 -y 580 -defaultsOSRD
preplace netloc microblaze_0_intr 1 4 1 1390J 270n
preplace netloc microblaze_0_Clk 1 1 4 230 420 600 420 1090 240 1400
preplace netloc clk_wiz_1_locked 1 1 1 N 620
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 3 610 550 NJ 550 1400
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 2 NJ 560 1110
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 3 NJ 620 1100 250 NJ
preplace netloc mdm_1_debug_sys_rst 1 1 2 240 400 590
preplace netloc microblaze_0_dlmb_1 1 3 1 N 310
preplace netloc microblaze_0_ilmb_1 1 3 1 N 330
preplace netloc microblaze_0_axi_dp 1 3 1 1080 60n
preplace netloc microblaze_0_interrupt 1 2 4 620 540 NJ 540 NJ 540 1640
preplace netloc microblaze_0_intc_axi 1 4 1 1400 120n
preplace netloc microblaze_0_debug 1 2 1 N 320
levelinfo -pg 1 0 120 420 850 1250 1520 1660
pagesize -pg 1 -db -bbox -sgen 0 0 1660 680
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"6",
   "da_clkrst_cnt":"5",
   "da_mb_cnt":"2"
}
