// Seed: 1621603804
`define pp_1 0
module module_0 #(
    parameter id_12 = 32'd67
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  reg id_10;
  always @(posedge 1 or posedge 1 % id_9) begin
    if ((id_8)) begin
      if (id_3[1] == 1) id_10 <= (1);
    end else begin
      id_1 <= 1;
    end
  end
  assign id_7 = id_4[1 : 1'h0] ? id_10 : id_4;
  reg   id_11 = id_1;
  logic _id_12;
  logic id_13;
  logic id_14;
  assign id_12 = id_2;
  assign id_2  = "";
  logic id_15;
  initial begin
    id_2 <= id_8;
    if (id_5) id_1 <= id_3;
    else id_3[id_12] <= id_1;
  end
endmodule
