Checking out license 'RTL_Compiler_Physical'... (1 second elapsed)
License RTL_Compiler_Physical checkout failed
Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/abp250/.cadence/rc.gui'.

                       Cadence Encounter(R) RTL Compiler
               Version v10.10-s209_1 (64-bit), built Feb  3 2011


Copyright notice: Copyright 1997-2010 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  dp_perform_rewriting_operations
       design  lp_optimize_dynamic_power_first
       design  multipass_mux_optimization
       design  name_mapping_record_name_changes
       design  name_mapping_version
       design  output_name_mapping_file
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_area_mode
         root  dp_perform_csa_operations
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  dp_perform_speculation_operations
         root  exact_match_seqs_async_controls
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  ple_parameter_source_priority
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_no_exit
         root  wlec_old_lp_ec_flow
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_skip_iso_check_hier_compare
         root  wlec_skip_lvl_check_hier_compare
         root  wlec_verbose
    subdesign  allow_csa_subdesign
    subdesign  allow_sharing_subdesign
    subdesign  allow_speculation_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
================================================================================

rc:/> 	else if (iRST_N ==1)
	                |
Warning : Ignoring redundant edge check. [VLOGPT-417]
        : Edge signal 'iRST_N' in file '../rtl/ALT_MULTADD.v' on line 22, column 18.

  Setting attribute of root '/': 'lib_search_path' = ../libdir
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Tue Sep 30 10:33:15 -0500 2014)...
module ALT_MULTADD(iCLK, iRST_N, iSEL,  iA0, iA1, iB0, iB1, oRESULT);
                 |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'ALT_MULTADD' with Verilog module in file '../rtl/ALT_MULTADD.v' on line 1, column 18.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
	else if (iRST_N ==1)
	                |
Warning : Ignoring redundant edge check. [VLOGPT-417]
        : Edge signal 'iRST_N' in file '../rtl/ALT_MULTADD.v' on line 22, column 18.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'ALT_MULTADD' in library 'default' with newly read Verilog module 'ALT_MULTADD' in the same library in file '../rtl/ALT_MULTADD.v' on line 1.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
  Library has 432 usable logic and 280 usable sequential lib-cells.
  Elaborating top-level block 'ALT_MULTADD' from file '../rtl/ALT_MULTADD.v'.
  Done elaborating 'ALT_MULTADD'.
  Setting attribute of clock 'clk': 'clock_network_late_latency' = 1.0 1.0 1.0 1.0
  Setting attribute of clock 'clk': 'clock_source_early_latency' = 1.5 1.5 1.5 1.5
  Setting attribute of clock 'clk': 'clock_setup_uncertainty' = 100.0 50.0
  Setting attribute of clock 'clk': 'slew' = 100.0 110.0 110.0 120.0
============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Sep 30 2014  10:33:16 am
  Module:                 ALT_MULTADD
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

 Clock                            Clock    Source     No of   
 Name   Period   Rise    Fall     Domain  Pin/Port  Registers 
--------------------------------------------------------------
 clk     400.0   200.0   200.0   domain_1   iCLK           49 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

        Network   Network   Source   Source     Setup        Setup    
Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
 Name    Rise      Fall      Rise     Fall       Rise         Fall    
----------------------------------------------------------------------
clk         1.0       1.0      0.0      0.0        100.0         50.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

  From    To    R->R    R->F    F->R    F->F 
---------------------------------------------
  clk    clk   300.0   350.0   300.0   350.0 
  Setting attribute of port 'iCLK': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iRST_N': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iSEL': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'oRESULT[16]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[15]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[14]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[13]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[12]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[11]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[10]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[9]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[8]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[7]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[6]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[5]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[4]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[3]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[2]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[1]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[0]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of design 'ALT_MULTADD': 'max_fanout' = 10.000
  Setting attribute of root '/': 'power_optimization_effort' = high
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 5 hierarchical instances.
        : Optimizations like for example constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 4 CSA groups in module 'ALT_MULTADD_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'ALT_MULTADD_csa_cluster'... Rejected.
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'final_adder_add_11_19' and 'final_adder_add_31_30' in design 'ALT_MULTADD'.
	: RTL resource sharing move has been accepted
Mapping ALT_MULTADD to gates.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 1 hierarchical instance.
 
Global mapping target info
==========================
Cost Group 'default' target slack: -1219 ps
Target path end-point (Pin: oRESULT_reg[16]/d)

 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       7592   -1445  A1_reg[6]/CP --> oRESULT_reg[16]/D
 
Global incremental target info
==============================
Cost Group 'default' target slack: -1441 ps
Target path end-point (Pin: oRESULT_reg[16]/D (DFCNQD1/D))

 
Global incremental optimization status
======================================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_inc       5786   -1459  A1_reg[4]/CP --> oRESULT_reg[16]/D
Info    : 'Conformal LEC9.1-s400' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC9.1-s400' or later builds is recommended to get better verification results.
Generating a dofile for design 'ALT_MULTADD' in file 'fv/ALT_MULTADD/rtl_to_g1.do' ...
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt        5786   -1459         0        0        0
            Path: A1_reg[4]/CP --> oRESULT_reg[16]/D
 
Incremental optimization status (pre-loop)
==========================================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 simp_cc_in       5725   -1459         0        0        0
            Path: A1_reg[4]/CP --> oRESULT_reg[16]/D
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       5725   -1459         0        0        0
            Path: A1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       5893   -1429         0        0        0
            Path: A0_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       5913   -1425         0        0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       5920   -1424         0        0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       5998   -1418         0        0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[15]/D
 incr_delay       6070   -1413         0        0        0
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       6080   -1410         0        0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       6091   -1409         0        0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       6043   -1408         0        0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[14]/D
 incr_delay       7192   -1334         0        0        0
            Path: B1_reg[1]/CP --> oRESULT_reg[14]/D
 incr_delay       7311   -1328         0        0        0
            Path: B0_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       7424   -1317         0        0        0
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7654   -1292         0        0       11
            Path: B1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7709   -1286         0        0       11
            Path: B1_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       7846   -1274         0        0       11
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8068   -1257         0        0       11
            Path: B0_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8118   -1250         0        0       11
            Path: B1_reg[2]/CP --> oRESULT_reg[15]/D
 incr_delay       8121   -1247         0        0       12
            Path: A0_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       8179   -1240         0        0       12
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8181   -1240         0        0       12
            Path: B0_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8187   -1239         0        0       12
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8200   -1239         0        0       12
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8194   -1239         0        0       12
            Path: B0_reg[4]/CP --> oRESULT_reg[15]/D
 incr_delay       8199   -1238         0        0       12
            Path: A0_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8207   -1237         0        0       12
            Path: A0_reg[7]/CP --> oRESULT_reg[15]/D
 incr_delay       8234   -1235         0        0       12
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       8257   -1233         0        0       12
            Path: B0_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       8290   -1231         0        0       12
            Path: A1_reg[6]/CP --> oRESULT_reg[15]/D
 incr_delay       8295   -1231         0        0       12
            Path: A0_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8313   -1229         0        0       12
            Path: A1_reg[2]/CP --> oRESULT_reg[15]/D
 incr_delay       8321   -1228         0        0       12
            Path: A1_reg[6]/CP --> oRESULT_reg[15]/D
 incr_delay       8343   -1227         0        0       12
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8338   -1225         0        0       12
            Path: A1_reg[6]/CP --> oRESULT_reg[15]/D
 incr_delay       8356   -1224         0        0       12
            Path: A0_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8358   -1224         0        0       12
            Path: A0_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8357   -1224         0        0       12
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8376   -1221         0        0       12
            Path: A0_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8399   -1219         0        0       12
            Path: A0_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8406   -1219         0        0       12
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 init_drc         8406   -1219         0        0       12
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_drc         8428   -1219         0        0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 init_area        8428   -1219         0        0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 undup            8427   -1219         0        0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 rem_buf          8382   -1219         0        0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 rem_inv          8292   -1219         0        0        0
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 merge_bi         8207   -1219         0        0        0
            Path: A0_reg[7]/CP --> oRESULT_reg[16]/D
 io_phase         8123   -1219         0        0        0
            Path: A0_reg[7]/CP --> oRESULT_reg[16]/D
 gate_comp        8054   -1219         0        0        0
            Path: A1_reg[2]/CP --> oRESULT_reg[16]/D
 glob_area        7960   -1219         0        0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 area_down        7899   -1219         0        0        0
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 rem_buf          7893   -1219         0        0        0
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 rem_inv          7876   -1219         0        0        0
            Path: B0_reg[1]/CP --> oRESULT_reg[16]/D
 merge_bi         7869   -1219         0        0        0
            Path: B0_reg[1]/CP --> oRESULT_reg[16]/D
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       7869   -1219         0        0        0
            Path: B0_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       7870   -1219         0        0        0
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7892   -1218         0        0        0
            Path: B1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7905   -1218         0        0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7914   -1217         0        0        0
            Path: B0_reg[7]/CP --> oRESULT_reg[15]/D
 incr_delay       7919   -1217         0        0        0
            Path: A1_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       7946   -1216         0        0        0
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       7979   -1215         0        0        0
            Path: B0_reg[7]/CP --> oRESULT_reg[15]/D
 incr_delay       8005   -1214         0        0        0
            Path: B1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8007   -1214         0        0        0
            Path: A0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8036   -1212         0        0        0
            Path: B0_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8041   -1212         0        0        0
            Path: B0_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       8044   -1212         0        0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8047   -1212         0        0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       8058   -1212         0        0        0
            Path: B0_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       8056   -1212         0        0        0
            Path: B1_reg[4]/CP --> oRESULT_reg[15]/D
 incr_delay       8058   -1211         0        0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 init_drc         8058   -1211         0        0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 init_area        8058   -1211         0        0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 undup            8053   -1211         0        0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 rem_buf          8040   -1211         0        0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 rem_inv          8009   -1211         0        0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 merge_bi         7988   -1211         0        0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 io_phase         7969   -1211         0        0        0
            Path: B0_reg[5]/CP --> oRESULT_reg[16]/D
 gate_comp        7937   -1211         0        0        0
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 glob_area        7910   -1211         0        0        0
            Path: B0_reg[5]/CP --> oRESULT_reg[16]/D
 area_down        7886   -1211         0        0        0
            Path: B0_reg[5]/CP --> oRESULT_reg[16]/D
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       7886   -1211         0        0        0
            Path: B0_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       7892   -1211         0        0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 init_drc         7892   -1211         0        0        0
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D

  Done mapping ALT_MULTADD
  Synthesis succeeded.

*** INTERRUPTED *** [signal 1]
