{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553254374433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553254374501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 12:32:54 2019 " "Processing started: Fri Mar 22 12:32:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553254374501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254374501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spwm_gen -c spwm_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off spwm_gen -c spwm_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254374501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553254376323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553254376324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spwm_gen_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spwm_gen_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwm_gen_delay-a " "Found design unit 1: spwm_gen_delay-a" {  } { { "spwm_gen_delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400442 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwm_gen_delay " "Found entity 1: spwm_gen_delay" {  } { { "spwm_gen_delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254400442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay-a " "Found design unit 1: delay-a" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400447 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254400447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangle-Behavioral " "Found design unit 1: triangle-Behavioral" {  } { { "triangle.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/triangle.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400466 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangle " "Found entity 1: triangle" {  } { { "triangle.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/triangle.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254400466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spwm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spwm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwm_gen-a " "Found design unit 1: spwm_gen-a" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400495 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwm_gen " "Found entity 1: spwm_gen" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254400495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_240.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_240.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_240-Behavioral " "Found design unit 1: sin_240-Behavioral" {  } { { "sin_240.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin_240.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400514 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_240 " "Found entity 1: sin_240" {  } { { "sin_240.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin_240.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254400514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_120.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_120.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_120-Behavioral " "Found design unit 1: sin_120-Behavioral" {  } { { "sin_120.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin_120.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400533 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_120 " "Found entity 1: sin_120" {  } { { "sin_120.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin_120.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254400533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin-Behavioral " "Found design unit 1: sin-Behavioral" {  } { { "sin.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400554 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "sin.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254400554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254400554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spwm_gen_delay " "Elaborating entity \"spwm_gen_delay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553254400927 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangular spwm_gen_delay.vhd(128) " "VHDL Process Statement warning at spwm_gen_delay.vhd(128): signal \"triangular\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spwm_gen_delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254400930 "|spwm_gen_delay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seno spwm_gen_delay.vhd(128) " "VHDL Process Statement warning at spwm_gen_delay.vhd(128): signal \"seno\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spwm_gen_delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254400930 "|spwm_gen_delay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangular spwm_gen_delay.vhd(134) " "VHDL Process Statement warning at spwm_gen_delay.vhd(134): signal \"triangular\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spwm_gen_delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254400930 "|spwm_gen_delay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seno120 spwm_gen_delay.vhd(134) " "VHDL Process Statement warning at spwm_gen_delay.vhd(134): signal \"seno120\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spwm_gen_delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254400931 "|spwm_gen_delay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangular spwm_gen_delay.vhd(140) " "VHDL Process Statement warning at spwm_gen_delay.vhd(140): signal \"triangular\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spwm_gen_delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254400931 "|spwm_gen_delay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seno240 spwm_gen_delay.vhd(140) " "VHDL Process Statement warning at spwm_gen_delay.vhd(140): signal \"seno240\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spwm_gen_delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254400931 "|spwm_gen_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle triangle:inst1 " "Elaborating entity \"triangle\" for hierarchy \"triangle:inst1\"" {  } { { "spwm_gen_delay.vhd" "inst1" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553254400946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin sin:inst2 " "Elaborating entity \"sin\" for hierarchy \"sin:inst2\"" {  } { { "spwm_gen_delay.vhd" "inst2" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553254401083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_120 sin_120:inst3 " "Elaborating entity \"sin_120\" for hierarchy \"sin_120:inst3\"" {  } { { "spwm_gen_delay.vhd" "inst3" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553254401238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_240 sin_240:inst4 " "Elaborating entity \"sin_240\" for hierarchy \"sin_240:inst4\"" {  } { { "spwm_gen_delay.vhd" "inst4" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553254401391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:inst5 " "Elaborating entity \"delay\" for hierarchy \"delay:inst5\"" {  } { { "spwm_gen_delay.vhd" "inst5" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen_delay.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553254401544 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_phase1a delay.vhd(55) " "VHDL Process Statement warning at delay.vhd(55): signal \"status_phase1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401569 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase1a delay.vhd(55) " "VHDL Process Statement warning at delay.vhd(55): signal \"phase1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401569 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_1a delay.vhd(58) " "VHDL Process Statement warning at delay.vhd(58): signal \"cont_1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401569 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "espera delay.vhd(58) " "VHDL Process Statement warning at delay.vhd(58): signal \"espera\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401569 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_1a delay.vhd(60) " "VHDL Process Statement warning at delay.vhd(60): signal \"cont_1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401569 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase1a delay.vhd(62) " "VHDL Process Statement warning at delay.vhd(62): signal \"phase1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401569 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase1a delay.vhd(63) " "VHDL Process Statement warning at delay.vhd(63): signal \"phase1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401569 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase1a delay.vhd(67) " "VHDL Process Statement warning at delay.vhd(67): signal \"phase1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401569 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase1a delay.vhd(68) " "VHDL Process Statement warning at delay.vhd(68): signal \"phase1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401569 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_1a delay.vhd(53) " "VHDL Process Statement warning at delay.vhd(53): inferring latch(es) for signal or variable \"cont_1a\", which holds its previous value in one or more paths through the process" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status_phase1a delay.vhd(53) " "VHDL Process Statement warning at delay.vhd(53): inferring latch(es) for signal or variable \"status_phase1a\", which holds its previous value in one or more paths through the process" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_phase1b delay.vhd(76) " "VHDL Process Statement warning at delay.vhd(76): signal \"status_phase1b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase1b delay.vhd(76) " "VHDL Process Statement warning at delay.vhd(76): signal \"phase1b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_1b delay.vhd(77) " "VHDL Process Statement warning at delay.vhd(77): signal \"cont_1b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "espera delay.vhd(77) " "VHDL Process Statement warning at delay.vhd(77): signal \"espera\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_1b delay.vhd(79) " "VHDL Process Statement warning at delay.vhd(79): signal \"cont_1b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase1b delay.vhd(81) " "VHDL Process Statement warning at delay.vhd(81): signal \"phase1b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase1b delay.vhd(82) " "VHDL Process Statement warning at delay.vhd(82): signal \"phase1b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase1b delay.vhd(86) " "VHDL Process Statement warning at delay.vhd(86): signal \"phase1b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase1b delay.vhd(87) " "VHDL Process Statement warning at delay.vhd(87): signal \"phase1b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_1b delay.vhd(74) " "VHDL Process Statement warning at delay.vhd(74): inferring latch(es) for signal or variable \"cont_1b\", which holds its previous value in one or more paths through the process" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status_phase1b delay.vhd(74) " "VHDL Process Statement warning at delay.vhd(74): inferring latch(es) for signal or variable \"status_phase1b\", which holds its previous value in one or more paths through the process" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_phase2a delay.vhd(93) " "VHDL Process Statement warning at delay.vhd(93): signal \"status_phase2a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase2a delay.vhd(93) " "VHDL Process Statement warning at delay.vhd(93): signal \"phase2a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_2a delay.vhd(94) " "VHDL Process Statement warning at delay.vhd(94): signal \"cont_2a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "espera delay.vhd(94) " "VHDL Process Statement warning at delay.vhd(94): signal \"espera\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_2a delay.vhd(96) " "VHDL Process Statement warning at delay.vhd(96): signal \"cont_2a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase2a delay.vhd(98) " "VHDL Process Statement warning at delay.vhd(98): signal \"phase2a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase2a delay.vhd(99) " "VHDL Process Statement warning at delay.vhd(99): signal \"phase2a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase2a delay.vhd(103) " "VHDL Process Statement warning at delay.vhd(103): signal \"phase2a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase2a delay.vhd(104) " "VHDL Process Statement warning at delay.vhd(104): signal \"phase2a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_2a delay.vhd(91) " "VHDL Process Statement warning at delay.vhd(91): inferring latch(es) for signal or variable \"cont_2a\", which holds its previous value in one or more paths through the process" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553254401572 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status_phase2a delay.vhd(91) " "VHDL Process Statement warning at delay.vhd(91): inferring latch(es) for signal or variable \"status_phase2a\", which holds its previous value in one or more paths through the process" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_phase2b delay.vhd(110) " "VHDL Process Statement warning at delay.vhd(110): signal \"status_phase2b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase2b delay.vhd(110) " "VHDL Process Statement warning at delay.vhd(110): signal \"phase2b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_2b delay.vhd(111) " "VHDL Process Statement warning at delay.vhd(111): signal \"cont_2b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "espera delay.vhd(111) " "VHDL Process Statement warning at delay.vhd(111): signal \"espera\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_2b delay.vhd(113) " "VHDL Process Statement warning at delay.vhd(113): signal \"cont_2b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase2b delay.vhd(115) " "VHDL Process Statement warning at delay.vhd(115): signal \"phase2b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase2b delay.vhd(116) " "VHDL Process Statement warning at delay.vhd(116): signal \"phase2b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase2b delay.vhd(120) " "VHDL Process Statement warning at delay.vhd(120): signal \"phase2b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase2b delay.vhd(121) " "VHDL Process Statement warning at delay.vhd(121): signal \"phase2b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_2b delay.vhd(108) " "VHDL Process Statement warning at delay.vhd(108): inferring latch(es) for signal or variable \"cont_2b\", which holds its previous value in one or more paths through the process" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status_phase2b delay.vhd(108) " "VHDL Process Statement warning at delay.vhd(108): inferring latch(es) for signal or variable \"status_phase2b\", which holds its previous value in one or more paths through the process" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_phase3a delay.vhd(127) " "VHDL Process Statement warning at delay.vhd(127): signal \"status_phase3a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase3a delay.vhd(127) " "VHDL Process Statement warning at delay.vhd(127): signal \"phase3a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_3a delay.vhd(128) " "VHDL Process Statement warning at delay.vhd(128): signal \"cont_3a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "espera delay.vhd(128) " "VHDL Process Statement warning at delay.vhd(128): signal \"espera\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_3a delay.vhd(130) " "VHDL Process Statement warning at delay.vhd(130): signal \"cont_3a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase3a delay.vhd(132) " "VHDL Process Statement warning at delay.vhd(132): signal \"phase3a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401573 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase3a delay.vhd(133) " "VHDL Process Statement warning at delay.vhd(133): signal \"phase3a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase3a delay.vhd(137) " "VHDL Process Statement warning at delay.vhd(137): signal \"phase3a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase3a delay.vhd(138) " "VHDL Process Statement warning at delay.vhd(138): signal \"phase3a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_3a delay.vhd(125) " "VHDL Process Statement warning at delay.vhd(125): inferring latch(es) for signal or variable \"cont_3a\", which holds its previous value in one or more paths through the process" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status_phase3a delay.vhd(125) " "VHDL Process Statement warning at delay.vhd(125): inferring latch(es) for signal or variable \"status_phase3a\", which holds its previous value in one or more paths through the process" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_phase3b delay.vhd(144) " "VHDL Process Statement warning at delay.vhd(144): signal \"status_phase3b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase3b delay.vhd(144) " "VHDL Process Statement warning at delay.vhd(144): signal \"phase3b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_3b delay.vhd(145) " "VHDL Process Statement warning at delay.vhd(145): signal \"cont_3b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "espera delay.vhd(145) " "VHDL Process Statement warning at delay.vhd(145): signal \"espera\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_3b delay.vhd(147) " "VHDL Process Statement warning at delay.vhd(147): signal \"cont_3b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase3b delay.vhd(149) " "VHDL Process Statement warning at delay.vhd(149): signal \"phase3b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase3b delay.vhd(150) " "VHDL Process Statement warning at delay.vhd(150): signal \"phase3b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase3b delay.vhd(154) " "VHDL Process Statement warning at delay.vhd(154): signal \"phase3b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "phase3b delay.vhd(155) " "VHDL Process Statement warning at delay.vhd(155): signal \"phase3b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_3b delay.vhd(142) " "VHDL Process Statement warning at delay.vhd(142): inferring latch(es) for signal or variable \"cont_3b\", which holds its previous value in one or more paths through the process" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status_phase3b delay.vhd(142) " "VHDL Process Statement warning at delay.vhd(142): inferring latch(es) for signal or variable \"status_phase3b\", which holds its previous value in one or more paths through the process" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553254401574 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_phase3b delay.vhd(142) " "Inferred latch for \"status_phase3b\" at delay.vhd(142)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401575 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3b\[0\] delay.vhd(142) " "Inferred latch for \"cont_3b\[0\]\" at delay.vhd(142)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401575 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3b\[1\] delay.vhd(142) " "Inferred latch for \"cont_3b\[1\]\" at delay.vhd(142)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401575 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3b\[2\] delay.vhd(142) " "Inferred latch for \"cont_3b\[2\]\" at delay.vhd(142)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401575 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3b\[3\] delay.vhd(142) " "Inferred latch for \"cont_3b\[3\]\" at delay.vhd(142)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401575 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3b\[4\] delay.vhd(142) " "Inferred latch for \"cont_3b\[4\]\" at delay.vhd(142)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401575 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3b\[5\] delay.vhd(142) " "Inferred latch for \"cont_3b\[5\]\" at delay.vhd(142)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401575 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3b\[6\] delay.vhd(142) " "Inferred latch for \"cont_3b\[6\]\" at delay.vhd(142)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401575 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3b\[7\] delay.vhd(142) " "Inferred latch for \"cont_3b\[7\]\" at delay.vhd(142)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401575 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3b\[8\] delay.vhd(142) " "Inferred latch for \"cont_3b\[8\]\" at delay.vhd(142)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401575 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3b\[9\] delay.vhd(142) " "Inferred latch for \"cont_3b\[9\]\" at delay.vhd(142)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_phase3a delay.vhd(125) " "Inferred latch for \"status_phase3a\" at delay.vhd(125)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3a\[0\] delay.vhd(125) " "Inferred latch for \"cont_3a\[0\]\" at delay.vhd(125)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3a\[1\] delay.vhd(125) " "Inferred latch for \"cont_3a\[1\]\" at delay.vhd(125)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3a\[2\] delay.vhd(125) " "Inferred latch for \"cont_3a\[2\]\" at delay.vhd(125)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3a\[3\] delay.vhd(125) " "Inferred latch for \"cont_3a\[3\]\" at delay.vhd(125)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3a\[4\] delay.vhd(125) " "Inferred latch for \"cont_3a\[4\]\" at delay.vhd(125)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3a\[5\] delay.vhd(125) " "Inferred latch for \"cont_3a\[5\]\" at delay.vhd(125)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3a\[6\] delay.vhd(125) " "Inferred latch for \"cont_3a\[6\]\" at delay.vhd(125)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3a\[7\] delay.vhd(125) " "Inferred latch for \"cont_3a\[7\]\" at delay.vhd(125)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3a\[8\] delay.vhd(125) " "Inferred latch for \"cont_3a\[8\]\" at delay.vhd(125)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_3a\[9\] delay.vhd(125) " "Inferred latch for \"cont_3a\[9\]\" at delay.vhd(125)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_phase2b delay.vhd(108) " "Inferred latch for \"status_phase2b\" at delay.vhd(108)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2b\[0\] delay.vhd(108) " "Inferred latch for \"cont_2b\[0\]\" at delay.vhd(108)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2b\[1\] delay.vhd(108) " "Inferred latch for \"cont_2b\[1\]\" at delay.vhd(108)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2b\[2\] delay.vhd(108) " "Inferred latch for \"cont_2b\[2\]\" at delay.vhd(108)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401576 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2b\[3\] delay.vhd(108) " "Inferred latch for \"cont_2b\[3\]\" at delay.vhd(108)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2b\[4\] delay.vhd(108) " "Inferred latch for \"cont_2b\[4\]\" at delay.vhd(108)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2b\[5\] delay.vhd(108) " "Inferred latch for \"cont_2b\[5\]\" at delay.vhd(108)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2b\[6\] delay.vhd(108) " "Inferred latch for \"cont_2b\[6\]\" at delay.vhd(108)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2b\[7\] delay.vhd(108) " "Inferred latch for \"cont_2b\[7\]\" at delay.vhd(108)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2b\[8\] delay.vhd(108) " "Inferred latch for \"cont_2b\[8\]\" at delay.vhd(108)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2b\[9\] delay.vhd(108) " "Inferred latch for \"cont_2b\[9\]\" at delay.vhd(108)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_phase2a delay.vhd(91) " "Inferred latch for \"status_phase2a\" at delay.vhd(91)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2a\[0\] delay.vhd(91) " "Inferred latch for \"cont_2a\[0\]\" at delay.vhd(91)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2a\[1\] delay.vhd(91) " "Inferred latch for \"cont_2a\[1\]\" at delay.vhd(91)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2a\[2\] delay.vhd(91) " "Inferred latch for \"cont_2a\[2\]\" at delay.vhd(91)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2a\[3\] delay.vhd(91) " "Inferred latch for \"cont_2a\[3\]\" at delay.vhd(91)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2a\[4\] delay.vhd(91) " "Inferred latch for \"cont_2a\[4\]\" at delay.vhd(91)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2a\[5\] delay.vhd(91) " "Inferred latch for \"cont_2a\[5\]\" at delay.vhd(91)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2a\[6\] delay.vhd(91) " "Inferred latch for \"cont_2a\[6\]\" at delay.vhd(91)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2a\[7\] delay.vhd(91) " "Inferred latch for \"cont_2a\[7\]\" at delay.vhd(91)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2a\[8\] delay.vhd(91) " "Inferred latch for \"cont_2a\[8\]\" at delay.vhd(91)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_2a\[9\] delay.vhd(91) " "Inferred latch for \"cont_2a\[9\]\" at delay.vhd(91)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401577 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_phase1b delay.vhd(74) " "Inferred latch for \"status_phase1b\" at delay.vhd(74)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1b\[0\] delay.vhd(74) " "Inferred latch for \"cont_1b\[0\]\" at delay.vhd(74)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1b\[1\] delay.vhd(74) " "Inferred latch for \"cont_1b\[1\]\" at delay.vhd(74)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1b\[2\] delay.vhd(74) " "Inferred latch for \"cont_1b\[2\]\" at delay.vhd(74)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1b\[3\] delay.vhd(74) " "Inferred latch for \"cont_1b\[3\]\" at delay.vhd(74)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1b\[4\] delay.vhd(74) " "Inferred latch for \"cont_1b\[4\]\" at delay.vhd(74)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1b\[5\] delay.vhd(74) " "Inferred latch for \"cont_1b\[5\]\" at delay.vhd(74)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1b\[6\] delay.vhd(74) " "Inferred latch for \"cont_1b\[6\]\" at delay.vhd(74)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1b\[7\] delay.vhd(74) " "Inferred latch for \"cont_1b\[7\]\" at delay.vhd(74)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1b\[8\] delay.vhd(74) " "Inferred latch for \"cont_1b\[8\]\" at delay.vhd(74)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1b\[9\] delay.vhd(74) " "Inferred latch for \"cont_1b\[9\]\" at delay.vhd(74)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_phase1a delay.vhd(53) " "Inferred latch for \"status_phase1a\" at delay.vhd(53)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1a\[0\] delay.vhd(53) " "Inferred latch for \"cont_1a\[0\]\" at delay.vhd(53)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1a\[1\] delay.vhd(53) " "Inferred latch for \"cont_1a\[1\]\" at delay.vhd(53)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1a\[2\] delay.vhd(53) " "Inferred latch for \"cont_1a\[2\]\" at delay.vhd(53)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1a\[3\] delay.vhd(53) " "Inferred latch for \"cont_1a\[3\]\" at delay.vhd(53)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1a\[4\] delay.vhd(53) " "Inferred latch for \"cont_1a\[4\]\" at delay.vhd(53)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1a\[5\] delay.vhd(53) " "Inferred latch for \"cont_1a\[5\]\" at delay.vhd(53)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1a\[6\] delay.vhd(53) " "Inferred latch for \"cont_1a\[6\]\" at delay.vhd(53)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1a\[7\] delay.vhd(53) " "Inferred latch for \"cont_1a\[7\]\" at delay.vhd(53)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1a\[8\] delay.vhd(53) " "Inferred latch for \"cont_1a\[8\]\" at delay.vhd(53)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401578 "|spwm_gen_delay|delay:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_1a\[9\] delay.vhd(53) " "Inferred latch for \"cont_1a\[9\]\" at delay.vhd(53)" {  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254401579 "|spwm_gen_delay|delay:inst5"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sin_240:inst4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sin_240:inst4\|Div0\"" {  } { { "sin_240.vhd" "Div0" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin_240.vhd" 1292 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553254422917 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "triangle:inst1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"triangle:inst1\|Div0\"" {  } { { "triangle.vhd" "Div0" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/triangle.vhd" 1297 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553254422917 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "triangle:inst1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"triangle:inst1\|Mod0\"" {  } { { "triangle.vhd" "Mod0" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/triangle.vhd" 1299 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553254422917 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sin:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sin:inst2\|Mod0\"" {  } { { "sin.vhd" "Mod0" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin.vhd" 1294 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553254422917 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1553254422917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_240:inst4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sin_240:inst4\|lpm_divide:Div0\"" {  } { { "sin_240.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin_240.vhd" 1292 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553254423272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_240:inst4\|lpm_divide:Div0 " "Instantiated megafunction \"sin_240:inst4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423272 ""}  } { { "sin_240.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin_240.vhd" 1292 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553254423272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254423371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254423371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254423418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254423418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/db/alt_u_div_k2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254423491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254423491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangle:inst1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"triangle:inst1\|lpm_divide:Div0\"" {  } { { "triangle.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/triangle.vhd" 1297 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553254423604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangle:inst1\|lpm_divide:Div0 " "Instantiated megafunction \"triangle:inst1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423604 ""}  } { { "triangle.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/triangle.vhd" 1297 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553254423604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangle:inst1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"triangle:inst1\|lpm_divide:Mod0\"" {  } { { "triangle.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/triangle.vhd" 1299 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553254423642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangle:inst1\|lpm_divide:Mod0 " "Instantiated megafunction \"triangle:inst1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423642 ""}  } { { "triangle.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/triangle.vhd" 1299 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553254423642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553254423688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254423688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:inst2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sin:inst2\|lpm_divide:Mod0\"" {  } { { "sin.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin.vhd" 1294 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553254423788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:inst2\|lpm_divide:Mod0 " "Instantiated megafunction \"sin:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553254423788 ""}  } { { "sin.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin.vhd" 1294 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553254423788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "delay:inst5\|status_phase1a " "Latch delay:inst5\|status_phase1a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1553254425415 ""}  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1553254425415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "delay:inst5\|status_phase2a " "Latch delay:inst5\|status_phase2a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan1~synth " "Ports D and ENA on the latch are fed by the same signal LessThan1~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1553254425416 ""}  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1553254425416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "delay:inst5\|status_phase3a " "Latch delay:inst5\|status_phase3a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan2~synth " "Ports D and ENA on the latch are fed by the same signal LessThan2~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1553254425417 ""}  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1553254425417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "delay:inst5\|status_phase1b " "Latch delay:inst5\|status_phase1b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1553254425417 ""}  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1553254425417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "delay:inst5\|status_phase2b " "Latch delay:inst5\|status_phase2b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan1~synth " "Ports D and ENA on the latch are fed by the same signal LessThan1~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1553254425417 ""}  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1553254425417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "delay:inst5\|status_phase3b " "Latch delay:inst5\|status_phase3b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan2~synth " "Ports D and ENA on the latch are fed by the same signal LessThan2~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1553254425417 ""}  } { { "delay.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/delay.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1553254425417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553254431600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553254435980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553254435980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9719 " "Implemented 9719 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553254437284 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553254437284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9712 " "Implemented 9712 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553254437284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553254437284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1128 " "Peak virtual memory: 1128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553254437330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 12:33:57 2019 " "Processing ended: Fri Mar 22 12:33:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553254437330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553254437330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553254437330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553254437330 ""}
