// This file is part of the materials accompanying the book 
// "The Elements of Computing Systems" by Nisan and Schocken, 
// MIT Press. Book site: www.idc.ac.il/tecs
// File name: projects/03/2/RAM4K.hdl

/**
 * Memory of 4K registers, each 16-bit wide.  
 * The chip facilitates read and write operations, as follows:
 *     Read:  out(t) = RAM4K[address(t)](t)
 *     Write: If load(t-1) then RAM4K[address(t-1)](t) = in(t-1)
 * In words: the chip always outputs the value stored at the memory 
 * location specified by address. If load=1, the in value is loaded 
 * into the memory location specified by address.  This value becomes 
 * available through the out output starting from the next time step.
 */

CHIP RAM4K {

    IN  in[16], load, address[12];
    OUT out[16];

    PARTS:
    // Works
    DMux8Way(in=load, sel=address[0..2], 
        a=ramALoad,
        b=ramBLoad,
        c=ramCLoad,
        d=ramDLoad,
        e=ramELoad,
        f=ramFLoad,
        g=ramGLoad,
        h=ramHLoad);

    RAM512(in=in, load=ramALoad, address=address[3..11], out=ramA);
    RAM512(in=in, load=ramBLoad, address=address[3..11], out=ramB);
    RAM512(in=in, load=ramCLoad, address=address[3..11], out=ramC);
    RAM512(in=in, load=ramDLoad, address=address[3..11], out=ramD);
    RAM512(in=in, load=ramELoad, address=address[3..11], out=ramE);
    RAM512(in=in, load=ramFLoad, address=address[3..11], out=ramF);
    RAM512(in=in, load=ramGLoad, address=address[3..11], out=ramG);
    RAM512(in=in, load=ramHLoad, address=address[3..11], out=ramH);

    Mux8Way16(sel=address[0..2], a=ramA, b=ramB, c=ramC, d=ramD, e=ramE, f=ramF, g=ramG, h=ramH, 
            out=out);
}
