/// Auto-generated register definitions for AES
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::aes {

// ============================================================================
// AES - Advanced encryption standard hardware accelerator 1
// Base Address: 0x50060000
// ============================================================================

/// AES Register Structure
struct AES_Registers {

    /// control register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR;

    /// status register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR;

    /// data input register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DINR;

    /// data output register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DOUTR;

    /// key register 0
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t KEYR0;

    /// key register 1
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t KEYR1;

    /// key register 2
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t KEYR2;

    /// key register 3
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t KEYR3;

    /// initialization vector register 0
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IVR0;

    /// initialization vector register 1
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IVR1;

    /// initialization vector register 2
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IVR2;

    /// initialization vector register 3
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IVR3;

    /// key register 4
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t KEYR4;

    /// key register 5
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t KEYR5;

    /// key register 6
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t KEYR6;

    /// key register 7
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t KEYR7;

    /// AES suspend register 0
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SUSP0R;

    /// AES suspend register 1
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SUSP1R;

    /// AES suspend register 2
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SUSP2R;

    /// AES suspend register 3
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SUSP3R;

    /// AES suspend register 4
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SUSP4R;

    /// AES suspend register 5
    /// Offset: 0x0054
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SUSP5R;

    /// AES suspend register 6
    /// Offset: 0x0058
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SUSP6R;

    /// AES suspend register 7
    /// Offset: 0x005C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SUSP7R;
};

static_assert(sizeof(AES_Registers) >= 96, "AES_Registers size mismatch");

/// AES peripheral instance
inline AES_Registers* AES() {
    return reinterpret_cast<AES_Registers*>(0x50060000);
}

}  // namespace alloy::hal::st::stm32f7::aes
