// Seed: 2549351657
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_0 #(
    parameter id_0 = 32'd70
) (
    input tri0 _id_0,
    input tri  module_1,
    input tri  id_2
);
  reg id_4[id_0 : 1];
  parameter id_5 = 1;
  assign id_4 = 1 - 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  generate
    wire id_6;
    ;
    assign id_4 = -1'b0;
    always @(negedge -1 or id_4 == -1'b0 - 1 - id_4) begin : LABEL_0
      id_4 <= 1'b0;
    end
  endgenerate
endmodule
