Version 3.2 HI-TECH Software Intermediate Code
"7 AD7147.h
[v _write_AD7147 `(v ~T0 @X0 0 ef3`Cui`ui`*ui ]
"6 spi.h
[v _w32_spi `(v ~T0 @X0 0 ef2`ui`ui ]
"12
[v _w16_r16_spi `(ui ~T0 @X0 0 ef1`ui ]
"3052 C:\Program Files (x86)\Microchip\xc8\v1.38\include\pic18f87j10.h
[s S188 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S188 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"3062
[s S189 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S189 . T1OSO T1OSI CCP1 SCK SDI SDO TX RX ]
"3072
[s S190 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S190 . T13CKI CCP2 . SCL SDA . CK DT ]
"3082
[s S191 :2 `uc 1 :1 `uc 1 ]
[n S191 . . PA1 ]
"3086
[s S192 :1 `uc 1 :1 `uc 1 ]
[n S192 . . PA2 ]
"3051
[u S187 `S188 1 `S189 1 `S190 1 `S191 1 `S192 1 ]
[n S187 . . . . . . ]
"3091
[v _PORTCbits `VS187 ~T0 @X0 0 e@3970 ]
"11752
[v _SSP1BUF `Vuc ~T0 @X0 0 e@4041 ]
"10801
[s S576 :2 `uc 1 :1 `uc 1 ]
[n S576 . . R_NOT_W ]
"10805
[s S577 :5 `uc 1 :1 `uc 1 ]
[n S577 . . D_NOT_A ]
"10809
[s S578 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S578 . BF UA R_nW S P D_nA CKE SMP ]
"10819
[s S579 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S579 . . R_W . D_A ]
"10825
[s S580 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S580 . . I2C_READ I2C_START I2C_STOP I2C_DAT ]
"10832
[s S581 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S581 . . nW . nA ]
"10838
[s S582 :2 `uc 1 :1 `uc 1 ]
[n S582 . . NOT_WRITE ]
"10842
[s S583 :5 `uc 1 :1 `uc 1 ]
[n S583 . . NOT_ADDRESS ]
"10846
[s S584 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S584 . . nWRITE . nADDRESS ]
"10852
[s S585 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S585 . . READ_WRITE . DATA_ADDRESS ]
"10858
[s S586 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S586 . . R . D ]
"10864
[s S587 :1 `uc 1 ]
[n S587 . BF1 ]
"10867
[s S588 :6 `uc 1 :1 `uc 1 ]
[n S588 . . CKE1 ]
"10871
[s S589 :5 `uc 1 :1 `uc 1 ]
[n S589 . . DA ]
"10875
[s S590 :5 `uc 1 :1 `uc 1 ]
[n S590 . . DA1 ]
"10879
[s S591 :2 `uc 1 :1 `uc 1 ]
[n S591 . . RW ]
"10883
[s S592 :2 `uc 1 :1 `uc 1 ]
[n S592 . . RW1 ]
"10887
[s S593 :7 `uc 1 :1 `uc 1 ]
[n S593 . . SMP1 ]
"10891
[s S594 :3 `uc 1 :1 `uc 1 ]
[n S594 . . START ]
"10895
[s S595 :3 `uc 1 :1 `uc 1 ]
[n S595 . . START1 ]
"10899
[s S596 :4 `uc 1 :1 `uc 1 ]
[n S596 . . STOP ]
"10903
[s S597 :4 `uc 1 :1 `uc 1 ]
[n S597 . . STOP1 ]
"10907
[s S598 :1 `uc 1 :1 `uc 1 ]
[n S598 . . UA1 ]
"10911
[s S599 :2 `uc 1 :1 `uc 1 ]
[n S599 . . NOT_W ]
"10915
[s S600 :5 `uc 1 :1 `uc 1 ]
[n S600 . . NOT_A ]
"10800
[u S575 `S576 1 `S577 1 `S578 1 `S579 1 `S580 1 `S581 1 `S582 1 `S583 1 `S584 1 `S585 1 `S586 1 `S587 1 `S588 1 `S589 1 `S590 1 `S591 1 `S592 1 `S593 1 `S594 1 `S595 1 `S596 1 `S597 1 `S598 1 `S599 1 `S600 1 ]
[n S575 . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"10920
[v _SSP1STATbits `VS575 ~T0 @X0 0 e@4039 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f87j10.h: 49: extern volatile unsigned char SSP2CON2 @ 0xF62;
"51 C:\Program Files (x86)\Microchip\xc8\v1.38\include\pic18f87j10.h
[; ;pic18f87j10.h: 51: asm("SSP2CON2 equ 0F62h");
[; <" SSP2CON2 equ 0F62h ;# ">
[; ;pic18f87j10.h: 54: typedef union {
[; ;pic18f87j10.h: 55: struct {
[; ;pic18f87j10.h: 56: unsigned SEN :1;
[; ;pic18f87j10.h: 57: unsigned RSEN :1;
[; ;pic18f87j10.h: 58: unsigned PEN :1;
[; ;pic18f87j10.h: 59: unsigned RCEN :1;
[; ;pic18f87j10.h: 60: unsigned ACKEN :1;
[; ;pic18f87j10.h: 61: unsigned ACKDT :1;
[; ;pic18f87j10.h: 62: unsigned ACKSTAT :1;
[; ;pic18f87j10.h: 63: unsigned GCEN :1;
[; ;pic18f87j10.h: 64: };
[; ;pic18f87j10.h: 65: struct {
[; ;pic18f87j10.h: 66: unsigned :1;
[; ;pic18f87j10.h: 67: unsigned ADMSK1 :1;
[; ;pic18f87j10.h: 68: unsigned ADMSK2 :1;
[; ;pic18f87j10.h: 69: unsigned ADMSK3 :1;
[; ;pic18f87j10.h: 70: unsigned ADMSK4 :1;
[; ;pic18f87j10.h: 71: unsigned ADMSK5 :1;
[; ;pic18f87j10.h: 72: };
[; ;pic18f87j10.h: 73: struct {
[; ;pic18f87j10.h: 74: unsigned :5;
[; ;pic18f87j10.h: 75: unsigned ACKDT2 :1;
[; ;pic18f87j10.h: 76: };
[; ;pic18f87j10.h: 77: struct {
[; ;pic18f87j10.h: 78: unsigned :4;
[; ;pic18f87j10.h: 79: unsigned ACKEN2 :1;
[; ;pic18f87j10.h: 80: };
[; ;pic18f87j10.h: 81: struct {
[; ;pic18f87j10.h: 82: unsigned :6;
[; ;pic18f87j10.h: 83: unsigned ACKSTAT2 :1;
[; ;pic18f87j10.h: 84: };
[; ;pic18f87j10.h: 85: struct {
[; ;pic18f87j10.h: 86: unsigned :1;
[; ;pic18f87j10.h: 87: unsigned ADMSK12 :1;
[; ;pic18f87j10.h: 88: };
[; ;pic18f87j10.h: 89: struct {
[; ;pic18f87j10.h: 90: unsigned :2;
[; ;pic18f87j10.h: 91: unsigned ADMSK22 :1;
[; ;pic18f87j10.h: 92: };
[; ;pic18f87j10.h: 93: struct {
[; ;pic18f87j10.h: 94: unsigned :3;
[; ;pic18f87j10.h: 95: unsigned ADMSK32 :1;
[; ;pic18f87j10.h: 96: };
[; ;pic18f87j10.h: 97: struct {
[; ;pic18f87j10.h: 98: unsigned :4;
[; ;pic18f87j10.h: 99: unsigned ADMSK42 :1;
[; ;pic18f87j10.h: 100: };
[; ;pic18f87j10.h: 101: struct {
[; ;pic18f87j10.h: 102: unsigned :5;
[; ;pic18f87j10.h: 103: unsigned ADMSK52 :1;
[; ;pic18f87j10.h: 104: };
[; ;pic18f87j10.h: 105: struct {
[; ;pic18f87j10.h: 106: unsigned :7;
[; ;pic18f87j10.h: 107: unsigned GCEN2 :1;
[; ;pic18f87j10.h: 108: };
[; ;pic18f87j10.h: 109: struct {
[; ;pic18f87j10.h: 110: unsigned :2;
[; ;pic18f87j10.h: 111: unsigned PEN2 :1;
[; ;pic18f87j10.h: 112: };
[; ;pic18f87j10.h: 113: struct {
[; ;pic18f87j10.h: 114: unsigned :3;
[; ;pic18f87j10.h: 115: unsigned RCEN2 :1;
[; ;pic18f87j10.h: 116: };
[; ;pic18f87j10.h: 117: struct {
[; ;pic18f87j10.h: 118: unsigned :1;
[; ;pic18f87j10.h: 119: unsigned RSEN2 :1;
[; ;pic18f87j10.h: 120: };
[; ;pic18f87j10.h: 121: struct {
[; ;pic18f87j10.h: 122: unsigned SEN2 :1;
[; ;pic18f87j10.h: 123: };
[; ;pic18f87j10.h: 124: } SSP2CON2bits_t;
[; ;pic18f87j10.h: 125: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF62;
[; ;pic18f87j10.h: 259: extern volatile unsigned char SSP2CON1 @ 0xF63;
"261
[; ;pic18f87j10.h: 261: asm("SSP2CON1 equ 0F63h");
[; <" SSP2CON1 equ 0F63h ;# ">
[; ;pic18f87j10.h: 264: typedef union {
[; ;pic18f87j10.h: 265: struct {
[; ;pic18f87j10.h: 266: unsigned SSPM :4;
[; ;pic18f87j10.h: 267: unsigned CKP :1;
[; ;pic18f87j10.h: 268: unsigned SSPEN :1;
[; ;pic18f87j10.h: 269: unsigned SSPOV :1;
[; ;pic18f87j10.h: 270: unsigned WCOL :1;
[; ;pic18f87j10.h: 271: };
[; ;pic18f87j10.h: 272: struct {
[; ;pic18f87j10.h: 273: unsigned SSPM0 :1;
[; ;pic18f87j10.h: 274: unsigned SSPM1 :1;
[; ;pic18f87j10.h: 275: unsigned SSPM2 :1;
[; ;pic18f87j10.h: 276: unsigned SSPM3 :1;
[; ;pic18f87j10.h: 277: };
[; ;pic18f87j10.h: 278: struct {
[; ;pic18f87j10.h: 279: unsigned :4;
[; ;pic18f87j10.h: 280: unsigned CKP2 :1;
[; ;pic18f87j10.h: 281: };
[; ;pic18f87j10.h: 282: struct {
[; ;pic18f87j10.h: 283: unsigned :5;
[; ;pic18f87j10.h: 284: unsigned SSPEN2 :1;
[; ;pic18f87j10.h: 285: };
[; ;pic18f87j10.h: 286: struct {
[; ;pic18f87j10.h: 287: unsigned SSPM02 :1;
[; ;pic18f87j10.h: 288: };
[; ;pic18f87j10.h: 289: struct {
[; ;pic18f87j10.h: 290: unsigned :1;
[; ;pic18f87j10.h: 291: unsigned SSPM12 :1;
[; ;pic18f87j10.h: 292: };
[; ;pic18f87j10.h: 293: struct {
[; ;pic18f87j10.h: 294: unsigned :2;
[; ;pic18f87j10.h: 295: unsigned SSPM22 :1;
[; ;pic18f87j10.h: 296: };
[; ;pic18f87j10.h: 297: struct {
[; ;pic18f87j10.h: 298: unsigned :3;
[; ;pic18f87j10.h: 299: unsigned SSPM32 :1;
[; ;pic18f87j10.h: 300: };
[; ;pic18f87j10.h: 301: struct {
[; ;pic18f87j10.h: 302: unsigned :6;
[; ;pic18f87j10.h: 303: unsigned SSPOV2 :1;
[; ;pic18f87j10.h: 304: };
[; ;pic18f87j10.h: 305: struct {
[; ;pic18f87j10.h: 306: unsigned :7;
[; ;pic18f87j10.h: 307: unsigned WCOL2 :1;
[; ;pic18f87j10.h: 308: };
[; ;pic18f87j10.h: 309: } SSP2CON1bits_t;
[; ;pic18f87j10.h: 310: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF63;
[; ;pic18f87j10.h: 399: extern volatile unsigned char SSP2STAT @ 0xF64;
"401
[; ;pic18f87j10.h: 401: asm("SSP2STAT equ 0F64h");
[; <" SSP2STAT equ 0F64h ;# ">
[; ;pic18f87j10.h: 404: typedef union {
[; ;pic18f87j10.h: 405: struct {
[; ;pic18f87j10.h: 406: unsigned :2;
[; ;pic18f87j10.h: 407: unsigned R_NOT_W :1;
[; ;pic18f87j10.h: 408: };
[; ;pic18f87j10.h: 409: struct {
[; ;pic18f87j10.h: 410: unsigned :5;
[; ;pic18f87j10.h: 411: unsigned D_NOT_A :1;
[; ;pic18f87j10.h: 412: };
[; ;pic18f87j10.h: 413: struct {
[; ;pic18f87j10.h: 414: unsigned BF :1;
[; ;pic18f87j10.h: 415: unsigned UA :1;
[; ;pic18f87j10.h: 416: unsigned R_nW :1;
[; ;pic18f87j10.h: 417: unsigned S :1;
[; ;pic18f87j10.h: 418: unsigned P :1;
[; ;pic18f87j10.h: 419: unsigned D_nA :1;
[; ;pic18f87j10.h: 420: unsigned CKE :1;
[; ;pic18f87j10.h: 421: unsigned SMP :1;
[; ;pic18f87j10.h: 422: };
[; ;pic18f87j10.h: 423: struct {
[; ;pic18f87j10.h: 424: unsigned :2;
[; ;pic18f87j10.h: 425: unsigned R_W :1;
[; ;pic18f87j10.h: 426: unsigned :2;
[; ;pic18f87j10.h: 427: unsigned D_A :1;
[; ;pic18f87j10.h: 428: };
[; ;pic18f87j10.h: 429: struct {
[; ;pic18f87j10.h: 430: unsigned :2;
[; ;pic18f87j10.h: 431: unsigned I2C_READ :1;
[; ;pic18f87j10.h: 432: unsigned I2C_START :1;
[; ;pic18f87j10.h: 433: unsigned I2C_STOP :1;
[; ;pic18f87j10.h: 434: unsigned I2C_DAT :1;
[; ;pic18f87j10.h: 435: };
[; ;pic18f87j10.h: 436: struct {
[; ;pic18f87j10.h: 437: unsigned :2;
[; ;pic18f87j10.h: 438: unsigned nW :1;
[; ;pic18f87j10.h: 439: unsigned :2;
[; ;pic18f87j10.h: 440: unsigned nA :1;
[; ;pic18f87j10.h: 441: };
[; ;pic18f87j10.h: 442: struct {
[; ;pic18f87j10.h: 443: unsigned :2;
[; ;pic18f87j10.h: 444: unsigned NOT_WRITE :1;
[; ;pic18f87j10.h: 445: };
[; ;pic18f87j10.h: 446: struct {
[; ;pic18f87j10.h: 447: unsigned :5;
[; ;pic18f87j10.h: 448: unsigned NOT_ADDRESS :1;
[; ;pic18f87j10.h: 449: };
[; ;pic18f87j10.h: 450: struct {
[; ;pic18f87j10.h: 451: unsigned :2;
[; ;pic18f87j10.h: 452: unsigned nWRITE :1;
[; ;pic18f87j10.h: 453: unsigned :2;
[; ;pic18f87j10.h: 454: unsigned nADDRESS :1;
[; ;pic18f87j10.h: 455: };
[; ;pic18f87j10.h: 456: struct {
[; ;pic18f87j10.h: 457: unsigned :2;
[; ;pic18f87j10.h: 458: unsigned READ_WRITE :1;
[; ;pic18f87j10.h: 459: unsigned :2;
[; ;pic18f87j10.h: 460: unsigned DATA_ADDRESS :1;
[; ;pic18f87j10.h: 461: };
[; ;pic18f87j10.h: 462: struct {
[; ;pic18f87j10.h: 463: unsigned :2;
[; ;pic18f87j10.h: 464: unsigned R :1;
[; ;pic18f87j10.h: 465: unsigned :2;
[; ;pic18f87j10.h: 466: unsigned D :1;
[; ;pic18f87j10.h: 467: };
[; ;pic18f87j10.h: 468: struct {
[; ;pic18f87j10.h: 469: unsigned BF2 :1;
[; ;pic18f87j10.h: 470: };
[; ;pic18f87j10.h: 471: struct {
[; ;pic18f87j10.h: 472: unsigned :6;
[; ;pic18f87j10.h: 473: unsigned CKE2 :1;
[; ;pic18f87j10.h: 474: };
[; ;pic18f87j10.h: 475: struct {
[; ;pic18f87j10.h: 476: unsigned :5;
[; ;pic18f87j10.h: 477: unsigned DA2 :1;
[; ;pic18f87j10.h: 478: };
[; ;pic18f87j10.h: 479: struct {
[; ;pic18f87j10.h: 480: unsigned :5;
[; ;pic18f87j10.h: 481: unsigned DATA_ADDRESS2 :1;
[; ;pic18f87j10.h: 482: };
[; ;pic18f87j10.h: 483: struct {
[; ;pic18f87j10.h: 484: unsigned :5;
[; ;pic18f87j10.h: 485: unsigned D_A2 :1;
[; ;pic18f87j10.h: 486: };
[; ;pic18f87j10.h: 487: struct {
[; ;pic18f87j10.h: 488: unsigned :5;
[; ;pic18f87j10.h: 489: unsigned D_nA2 :1;
[; ;pic18f87j10.h: 490: };
[; ;pic18f87j10.h: 491: struct {
[; ;pic18f87j10.h: 492: unsigned :5;
[; ;pic18f87j10.h: 493: unsigned I2C_DAT2 :1;
[; ;pic18f87j10.h: 494: };
[; ;pic18f87j10.h: 495: struct {
[; ;pic18f87j10.h: 496: unsigned :2;
[; ;pic18f87j10.h: 497: unsigned I2C_READ2 :1;
[; ;pic18f87j10.h: 498: };
[; ;pic18f87j10.h: 499: struct {
[; ;pic18f87j10.h: 500: unsigned :3;
[; ;pic18f87j10.h: 501: unsigned I2C_START2 :1;
[; ;pic18f87j10.h: 502: };
[; ;pic18f87j10.h: 503: struct {
[; ;pic18f87j10.h: 504: unsigned :4;
[; ;pic18f87j10.h: 505: unsigned I2C_STOP2 :1;
[; ;pic18f87j10.h: 506: };
[; ;pic18f87j10.h: 507: struct {
[; ;pic18f87j10.h: 508: unsigned :4;
[; ;pic18f87j10.h: 509: unsigned P2 :1;
[; ;pic18f87j10.h: 510: };
[; ;pic18f87j10.h: 511: struct {
[; ;pic18f87j10.h: 512: unsigned :2;
[; ;pic18f87j10.h: 513: unsigned READ_WRITE2 :1;
[; ;pic18f87j10.h: 514: };
[; ;pic18f87j10.h: 515: struct {
[; ;pic18f87j10.h: 516: unsigned :2;
[; ;pic18f87j10.h: 517: unsigned RW2 :1;
[; ;pic18f87j10.h: 518: };
[; ;pic18f87j10.h: 519: struct {
[; ;pic18f87j10.h: 520: unsigned :2;
[; ;pic18f87j10.h: 521: unsigned R_W2 :1;
[; ;pic18f87j10.h: 522: };
[; ;pic18f87j10.h: 523: struct {
[; ;pic18f87j10.h: 524: unsigned :2;
[; ;pic18f87j10.h: 525: unsigned R_nW2 :1;
[; ;pic18f87j10.h: 526: };
[; ;pic18f87j10.h: 527: struct {
[; ;pic18f87j10.h: 528: unsigned :3;
[; ;pic18f87j10.h: 529: unsigned S2 :1;
[; ;pic18f87j10.h: 530: };
[; ;pic18f87j10.h: 531: struct {
[; ;pic18f87j10.h: 532: unsigned :7;
[; ;pic18f87j10.h: 533: unsigned SMP2 :1;
[; ;pic18f87j10.h: 534: };
[; ;pic18f87j10.h: 535: struct {
[; ;pic18f87j10.h: 536: unsigned :3;
[; ;pic18f87j10.h: 537: unsigned START2 :1;
[; ;pic18f87j10.h: 538: };
[; ;pic18f87j10.h: 539: struct {
[; ;pic18f87j10.h: 540: unsigned :4;
[; ;pic18f87j10.h: 541: unsigned STOP2 :1;
[; ;pic18f87j10.h: 542: };
[; ;pic18f87j10.h: 543: struct {
[; ;pic18f87j10.h: 544: unsigned :1;
[; ;pic18f87j10.h: 545: unsigned UA2 :1;
[; ;pic18f87j10.h: 546: };
[; ;pic18f87j10.h: 547: struct {
[; ;pic18f87j10.h: 548: unsigned :5;
[; ;pic18f87j10.h: 549: unsigned nA2 :1;
[; ;pic18f87j10.h: 550: };
[; ;pic18f87j10.h: 551: struct {
[; ;pic18f87j10.h: 552: unsigned :5;
[; ;pic18f87j10.h: 553: unsigned nADDRESS2 :1;
[; ;pic18f87j10.h: 554: };
[; ;pic18f87j10.h: 555: struct {
[; ;pic18f87j10.h: 556: unsigned :2;
[; ;pic18f87j10.h: 557: unsigned nW2 :1;
[; ;pic18f87j10.h: 558: };
[; ;pic18f87j10.h: 559: struct {
[; ;pic18f87j10.h: 560: unsigned :2;
[; ;pic18f87j10.h: 561: unsigned nWRITE2 :1;
[; ;pic18f87j10.h: 562: };
[; ;pic18f87j10.h: 563: } SSP2STATbits_t;
[; ;pic18f87j10.h: 564: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF64;
[; ;pic18f87j10.h: 818: extern volatile unsigned char SSP2ADD @ 0xF65;
"820
[; ;pic18f87j10.h: 820: asm("SSP2ADD equ 0F65h");
[; <" SSP2ADD equ 0F65h ;# ">
[; ;pic18f87j10.h: 823: typedef union {
[; ;pic18f87j10.h: 824: struct {
[; ;pic18f87j10.h: 825: unsigned MSK02 :1;
[; ;pic18f87j10.h: 826: };
[; ;pic18f87j10.h: 827: struct {
[; ;pic18f87j10.h: 828: unsigned :1;
[; ;pic18f87j10.h: 829: unsigned MSK12 :1;
[; ;pic18f87j10.h: 830: };
[; ;pic18f87j10.h: 831: struct {
[; ;pic18f87j10.h: 832: unsigned :2;
[; ;pic18f87j10.h: 833: unsigned MSK22 :1;
[; ;pic18f87j10.h: 834: };
[; ;pic18f87j10.h: 835: struct {
[; ;pic18f87j10.h: 836: unsigned :3;
[; ;pic18f87j10.h: 837: unsigned MSK32 :1;
[; ;pic18f87j10.h: 838: };
[; ;pic18f87j10.h: 839: struct {
[; ;pic18f87j10.h: 840: unsigned :4;
[; ;pic18f87j10.h: 841: unsigned MSK42 :1;
[; ;pic18f87j10.h: 842: };
[; ;pic18f87j10.h: 843: struct {
[; ;pic18f87j10.h: 844: unsigned :5;
[; ;pic18f87j10.h: 845: unsigned MSK52 :1;
[; ;pic18f87j10.h: 846: };
[; ;pic18f87j10.h: 847: struct {
[; ;pic18f87j10.h: 848: unsigned :6;
[; ;pic18f87j10.h: 849: unsigned MSK62 :1;
[; ;pic18f87j10.h: 850: };
[; ;pic18f87j10.h: 851: struct {
[; ;pic18f87j10.h: 852: unsigned :7;
[; ;pic18f87j10.h: 853: unsigned MSK72 :1;
[; ;pic18f87j10.h: 854: };
[; ;pic18f87j10.h: 855: } SSP2ADDbits_t;
[; ;pic18f87j10.h: 856: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF65;
[; ;pic18f87j10.h: 900: extern volatile unsigned char SSP2BUF @ 0xF66;
"902
[; ;pic18f87j10.h: 902: asm("SSP2BUF equ 0F66h");
[; <" SSP2BUF equ 0F66h ;# ">
[; ;pic18f87j10.h: 906: extern volatile unsigned char ECCP2DEL @ 0xF67;
"908
[; ;pic18f87j10.h: 908: asm("ECCP2DEL equ 0F67h");
[; <" ECCP2DEL equ 0F67h ;# ">
[; ;pic18f87j10.h: 911: typedef union {
[; ;pic18f87j10.h: 912: struct {
[; ;pic18f87j10.h: 913: unsigned PDC :7;
[; ;pic18f87j10.h: 914: unsigned PRSEN :1;
[; ;pic18f87j10.h: 915: };
[; ;pic18f87j10.h: 916: struct {
[; ;pic18f87j10.h: 917: unsigned PDC0 :1;
[; ;pic18f87j10.h: 918: unsigned PDC1 :1;
[; ;pic18f87j10.h: 919: unsigned PDC2 :1;
[; ;pic18f87j10.h: 920: unsigned PDC3 :1;
[; ;pic18f87j10.h: 921: unsigned PDC4 :1;
[; ;pic18f87j10.h: 922: unsigned PDC5 :1;
[; ;pic18f87j10.h: 923: unsigned PDC6 :1;
[; ;pic18f87j10.h: 924: };
[; ;pic18f87j10.h: 925: struct {
[; ;pic18f87j10.h: 926: unsigned P2DC0 :1;
[; ;pic18f87j10.h: 927: unsigned P2DC1 :1;
[; ;pic18f87j10.h: 928: unsigned P2DC2 :1;
[; ;pic18f87j10.h: 929: unsigned P2DC3 :1;
[; ;pic18f87j10.h: 930: unsigned P2DC4 :1;
[; ;pic18f87j10.h: 931: unsigned P2DC5 :1;
[; ;pic18f87j10.h: 932: unsigned P2DC6 :1;
[; ;pic18f87j10.h: 933: unsigned P2RSEN :1;
[; ;pic18f87j10.h: 934: };
[; ;pic18f87j10.h: 935: } ECCP2DELbits_t;
[; ;pic18f87j10.h: 936: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xF67;
[; ;pic18f87j10.h: 1025: extern volatile unsigned char ECCP2AS @ 0xF68;
"1027
[; ;pic18f87j10.h: 1027: asm("ECCP2AS equ 0F68h");
[; <" ECCP2AS equ 0F68h ;# ">
[; ;pic18f87j10.h: 1030: typedef union {
[; ;pic18f87j10.h: 1031: struct {
[; ;pic18f87j10.h: 1032: unsigned PSSBD :2;
[; ;pic18f87j10.h: 1033: unsigned PSSAC :2;
[; ;pic18f87j10.h: 1034: unsigned ECCPAS :3;
[; ;pic18f87j10.h: 1035: unsigned ECCPASE :1;
[; ;pic18f87j10.h: 1036: };
[; ;pic18f87j10.h: 1037: struct {
[; ;pic18f87j10.h: 1038: unsigned PSSBD0 :1;
[; ;pic18f87j10.h: 1039: unsigned PSSBD1 :1;
[; ;pic18f87j10.h: 1040: unsigned PSSAC0 :1;
[; ;pic18f87j10.h: 1041: unsigned PSSAC1 :1;
[; ;pic18f87j10.h: 1042: unsigned ECCPAS0 :1;
[; ;pic18f87j10.h: 1043: unsigned ECCPAS1 :1;
[; ;pic18f87j10.h: 1044: unsigned ECCPAS2 :1;
[; ;pic18f87j10.h: 1045: };
[; ;pic18f87j10.h: 1046: struct {
[; ;pic18f87j10.h: 1047: unsigned PSS2BD0 :1;
[; ;pic18f87j10.h: 1048: unsigned PSS2BD1 :1;
[; ;pic18f87j10.h: 1049: unsigned PSS2AC0 :1;
[; ;pic18f87j10.h: 1050: unsigned PSS2AC1 :1;
[; ;pic18f87j10.h: 1051: unsigned ECCP2AS0 :1;
[; ;pic18f87j10.h: 1052: unsigned ECCP2AS1 :1;
[; ;pic18f87j10.h: 1053: unsigned ECCP2AS2 :1;
[; ;pic18f87j10.h: 1054: unsigned ECCP2ASE :1;
[; ;pic18f87j10.h: 1055: };
[; ;pic18f87j10.h: 1056: } ECCP2ASbits_t;
[; ;pic18f87j10.h: 1057: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xF68;
[; ;pic18f87j10.h: 1156: extern volatile unsigned char ECCP3DEL @ 0xF69;
"1158
[; ;pic18f87j10.h: 1158: asm("ECCP3DEL equ 0F69h");
[; <" ECCP3DEL equ 0F69h ;# ">
[; ;pic18f87j10.h: 1161: typedef union {
[; ;pic18f87j10.h: 1162: struct {
[; ;pic18f87j10.h: 1163: unsigned PDC :7;
[; ;pic18f87j10.h: 1164: unsigned PRSEN :1;
[; ;pic18f87j10.h: 1165: };
[; ;pic18f87j10.h: 1166: struct {
[; ;pic18f87j10.h: 1167: unsigned PDC0 :1;
[; ;pic18f87j10.h: 1168: unsigned PDC1 :1;
[; ;pic18f87j10.h: 1169: unsigned PDC2 :1;
[; ;pic18f87j10.h: 1170: unsigned PDC3 :1;
[; ;pic18f87j10.h: 1171: unsigned PDC4 :1;
[; ;pic18f87j10.h: 1172: unsigned PDC5 :1;
[; ;pic18f87j10.h: 1173: unsigned PDC6 :1;
[; ;pic18f87j10.h: 1174: };
[; ;pic18f87j10.h: 1175: struct {
[; ;pic18f87j10.h: 1176: unsigned P3DC0 :1;
[; ;pic18f87j10.h: 1177: unsigned P3DC1 :1;
[; ;pic18f87j10.h: 1178: unsigned P3DC2 :1;
[; ;pic18f87j10.h: 1179: unsigned P3DC3 :1;
[; ;pic18f87j10.h: 1180: unsigned P3DC4 :1;
[; ;pic18f87j10.h: 1181: unsigned P3DC5 :1;
[; ;pic18f87j10.h: 1182: unsigned P3DC6 :1;
[; ;pic18f87j10.h: 1183: unsigned P3RSEN :1;
[; ;pic18f87j10.h: 1184: };
[; ;pic18f87j10.h: 1185: } ECCP3DELbits_t;
[; ;pic18f87j10.h: 1186: extern volatile ECCP3DELbits_t ECCP3DELbits @ 0xF69;
[; ;pic18f87j10.h: 1275: extern volatile unsigned char ECCP3AS @ 0xF6A;
"1277
[; ;pic18f87j10.h: 1277: asm("ECCP3AS equ 0F6Ah");
[; <" ECCP3AS equ 0F6Ah ;# ">
[; ;pic18f87j10.h: 1280: typedef union {
[; ;pic18f87j10.h: 1281: struct {
[; ;pic18f87j10.h: 1282: unsigned PSSBD :2;
[; ;pic18f87j10.h: 1283: unsigned PSSAC :2;
[; ;pic18f87j10.h: 1284: unsigned ECCPAS :3;
[; ;pic18f87j10.h: 1285: unsigned ECCPASE :1;
[; ;pic18f87j10.h: 1286: };
[; ;pic18f87j10.h: 1287: struct {
[; ;pic18f87j10.h: 1288: unsigned PSSBD0 :1;
[; ;pic18f87j10.h: 1289: unsigned PSSBD1 :1;
[; ;pic18f87j10.h: 1290: unsigned PSSAC0 :1;
[; ;pic18f87j10.h: 1291: unsigned PSSAC1 :1;
[; ;pic18f87j10.h: 1292: unsigned ECCPAS0 :1;
[; ;pic18f87j10.h: 1293: unsigned ECCPAS1 :1;
[; ;pic18f87j10.h: 1294: unsigned ECCPAS2 :1;
[; ;pic18f87j10.h: 1295: };
[; ;pic18f87j10.h: 1296: struct {
[; ;pic18f87j10.h: 1297: unsigned PSS3BD0 :1;
[; ;pic18f87j10.h: 1298: unsigned PSS3BD1 :1;
[; ;pic18f87j10.h: 1299: unsigned PSS3AC0 :1;
[; ;pic18f87j10.h: 1300: unsigned PSS3AC1 :1;
[; ;pic18f87j10.h: 1301: unsigned ECCP3AS0 :1;
[; ;pic18f87j10.h: 1302: unsigned ECCP3AS1 :1;
[; ;pic18f87j10.h: 1303: unsigned ECCP3AS2 :1;
[; ;pic18f87j10.h: 1304: unsigned ECCP3ASE :1;
[; ;pic18f87j10.h: 1305: };
[; ;pic18f87j10.h: 1306: } ECCP3ASbits_t;
[; ;pic18f87j10.h: 1307: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF6A;
[; ;pic18f87j10.h: 1406: extern volatile unsigned char RCSTA2 @ 0xF6B;
"1408
[; ;pic18f87j10.h: 1408: asm("RCSTA2 equ 0F6Bh");
[; <" RCSTA2 equ 0F6Bh ;# ">
[; ;pic18f87j10.h: 1411: typedef union {
[; ;pic18f87j10.h: 1412: struct {
[; ;pic18f87j10.h: 1413: unsigned RX9D :1;
[; ;pic18f87j10.h: 1414: unsigned OERR :1;
[; ;pic18f87j10.h: 1415: unsigned FERR :1;
[; ;pic18f87j10.h: 1416: unsigned ADDEN :1;
[; ;pic18f87j10.h: 1417: unsigned CREN :1;
[; ;pic18f87j10.h: 1418: unsigned SREN :1;
[; ;pic18f87j10.h: 1419: unsigned RX9 :1;
[; ;pic18f87j10.h: 1420: unsigned SPEN :1;
[; ;pic18f87j10.h: 1421: };
[; ;pic18f87j10.h: 1422: struct {
[; ;pic18f87j10.h: 1423: unsigned RCD8 :1;
[; ;pic18f87j10.h: 1424: unsigned :5;
[; ;pic18f87j10.h: 1425: unsigned RC9 :1;
[; ;pic18f87j10.h: 1426: };
[; ;pic18f87j10.h: 1427: struct {
[; ;pic18f87j10.h: 1428: unsigned :6;
[; ;pic18f87j10.h: 1429: unsigned NOT_RC8 :1;
[; ;pic18f87j10.h: 1430: };
[; ;pic18f87j10.h: 1431: struct {
[; ;pic18f87j10.h: 1432: unsigned :6;
[; ;pic18f87j10.h: 1433: unsigned nRC8 :1;
[; ;pic18f87j10.h: 1434: };
[; ;pic18f87j10.h: 1435: struct {
[; ;pic18f87j10.h: 1436: unsigned :6;
[; ;pic18f87j10.h: 1437: unsigned RC8_9 :1;
[; ;pic18f87j10.h: 1438: };
[; ;pic18f87j10.h: 1439: struct {
[; ;pic18f87j10.h: 1440: unsigned RX9D2 :1;
[; ;pic18f87j10.h: 1441: unsigned OERR2 :1;
[; ;pic18f87j10.h: 1442: unsigned FERR2 :1;
[; ;pic18f87j10.h: 1443: unsigned ADDEN2 :1;
[; ;pic18f87j10.h: 1444: unsigned CREN2 :1;
[; ;pic18f87j10.h: 1445: unsigned SREN2 :1;
[; ;pic18f87j10.h: 1446: unsigned RX92 :1;
[; ;pic18f87j10.h: 1447: unsigned SPEN2 :1;
[; ;pic18f87j10.h: 1448: };
[; ;pic18f87j10.h: 1449: struct {
[; ;pic18f87j10.h: 1450: unsigned :6;
[; ;pic18f87j10.h: 1451: unsigned RC8_92 :1;
[; ;pic18f87j10.h: 1452: };
[; ;pic18f87j10.h: 1453: struct {
[; ;pic18f87j10.h: 1454: unsigned :6;
[; ;pic18f87j10.h: 1455: unsigned RC92 :1;
[; ;pic18f87j10.h: 1456: };
[; ;pic18f87j10.h: 1457: struct {
[; ;pic18f87j10.h: 1458: unsigned RCD82 :1;
[; ;pic18f87j10.h: 1459: };
[; ;pic18f87j10.h: 1460: } RCSTA2bits_t;
[; ;pic18f87j10.h: 1461: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF6B;
[; ;pic18f87j10.h: 1585: extern volatile unsigned char TXSTA2 @ 0xF6C;
"1587
[; ;pic18f87j10.h: 1587: asm("TXSTA2 equ 0F6Ch");
[; <" TXSTA2 equ 0F6Ch ;# ">
[; ;pic18f87j10.h: 1590: typedef union {
[; ;pic18f87j10.h: 1591: struct {
[; ;pic18f87j10.h: 1592: unsigned TX9D :1;
[; ;pic18f87j10.h: 1593: unsigned TRMT :1;
[; ;pic18f87j10.h: 1594: unsigned BRGH :1;
[; ;pic18f87j10.h: 1595: unsigned SENDB :1;
[; ;pic18f87j10.h: 1596: unsigned SYNC :1;
[; ;pic18f87j10.h: 1597: unsigned TXEN :1;
[; ;pic18f87j10.h: 1598: unsigned TX9 :1;
[; ;pic18f87j10.h: 1599: unsigned CSRC :1;
[; ;pic18f87j10.h: 1600: };
[; ;pic18f87j10.h: 1601: struct {
[; ;pic18f87j10.h: 1602: unsigned TXD8 :1;
[; ;pic18f87j10.h: 1603: unsigned :5;
[; ;pic18f87j10.h: 1604: unsigned TX8_9 :1;
[; ;pic18f87j10.h: 1605: };
[; ;pic18f87j10.h: 1606: struct {
[; ;pic18f87j10.h: 1607: unsigned :6;
[; ;pic18f87j10.h: 1608: unsigned NOT_TX8 :1;
[; ;pic18f87j10.h: 1609: };
[; ;pic18f87j10.h: 1610: struct {
[; ;pic18f87j10.h: 1611: unsigned :6;
[; ;pic18f87j10.h: 1612: unsigned nTX8 :1;
[; ;pic18f87j10.h: 1613: };
[; ;pic18f87j10.h: 1614: struct {
[; ;pic18f87j10.h: 1615: unsigned TX9D2 :1;
[; ;pic18f87j10.h: 1616: unsigned TRMT2 :1;
[; ;pic18f87j10.h: 1617: unsigned BRGH2 :1;
[; ;pic18f87j10.h: 1618: unsigned SENDB2 :1;
[; ;pic18f87j10.h: 1619: unsigned SYNC2 :1;
[; ;pic18f87j10.h: 1620: unsigned TXEN2 :1;
[; ;pic18f87j10.h: 1621: unsigned TX92 :1;
[; ;pic18f87j10.h: 1622: unsigned CSRC2 :1;
[; ;pic18f87j10.h: 1623: };
[; ;pic18f87j10.h: 1624: struct {
[; ;pic18f87j10.h: 1625: unsigned :6;
[; ;pic18f87j10.h: 1626: unsigned TX8_92 :1;
[; ;pic18f87j10.h: 1627: };
[; ;pic18f87j10.h: 1628: struct {
[; ;pic18f87j10.h: 1629: unsigned TXD82 :1;
[; ;pic18f87j10.h: 1630: };
[; ;pic18f87j10.h: 1631: } TXSTA2bits_t;
[; ;pic18f87j10.h: 1632: extern volatile TXSTA2bits_t TXSTA2bits @ 0xF6C;
[; ;pic18f87j10.h: 1746: extern volatile unsigned char TXREG2 @ 0xF6D;
"1748
[; ;pic18f87j10.h: 1748: asm("TXREG2 equ 0F6Dh");
[; <" TXREG2 equ 0F6Dh ;# ">
[; ;pic18f87j10.h: 1752: extern volatile unsigned char RCREG2 @ 0xF6E;
"1754
[; ;pic18f87j10.h: 1754: asm("RCREG2 equ 0F6Eh");
[; <" RCREG2 equ 0F6Eh ;# ">
[; ;pic18f87j10.h: 1758: extern volatile unsigned char SPBRG2 @ 0xF6F;
"1760
[; ;pic18f87j10.h: 1760: asm("SPBRG2 equ 0F6Fh");
[; <" SPBRG2 equ 0F6Fh ;# ">
[; ;pic18f87j10.h: 1764: extern volatile unsigned char CCP5CON @ 0xF70;
"1766
[; ;pic18f87j10.h: 1766: asm("CCP5CON equ 0F70h");
[; <" CCP5CON equ 0F70h ;# ">
[; ;pic18f87j10.h: 1769: typedef union {
[; ;pic18f87j10.h: 1770: struct {
[; ;pic18f87j10.h: 1771: unsigned CCP5M :4;
[; ;pic18f87j10.h: 1772: unsigned DC5B :2;
[; ;pic18f87j10.h: 1773: };
[; ;pic18f87j10.h: 1774: struct {
[; ;pic18f87j10.h: 1775: unsigned CCP5M0 :1;
[; ;pic18f87j10.h: 1776: unsigned CCP5M1 :1;
[; ;pic18f87j10.h: 1777: unsigned CCP5M2 :1;
[; ;pic18f87j10.h: 1778: unsigned CCP5M3 :1;
[; ;pic18f87j10.h: 1779: unsigned DCCP5Y :1;
[; ;pic18f87j10.h: 1780: unsigned DCCP5X :1;
[; ;pic18f87j10.h: 1781: };
[; ;pic18f87j10.h: 1782: struct {
[; ;pic18f87j10.h: 1783: unsigned :4;
[; ;pic18f87j10.h: 1784: unsigned DC5B0 :1;
[; ;pic18f87j10.h: 1785: unsigned DC5B1 :1;
[; ;pic18f87j10.h: 1786: };
[; ;pic18f87j10.h: 1787: } CCP5CONbits_t;
[; ;pic18f87j10.h: 1788: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF70;
[; ;pic18f87j10.h: 1842: extern volatile unsigned short CCPR5 @ 0xF71;
"1844
[; ;pic18f87j10.h: 1844: asm("CCPR5 equ 0F71h");
[; <" CCPR5 equ 0F71h ;# ">
[; ;pic18f87j10.h: 1848: extern volatile unsigned char CCPR5L @ 0xF71;
"1850
[; ;pic18f87j10.h: 1850: asm("CCPR5L equ 0F71h");
[; <" CCPR5L equ 0F71h ;# ">
[; ;pic18f87j10.h: 1854: extern volatile unsigned char CCPR5H @ 0xF72;
"1856
[; ;pic18f87j10.h: 1856: asm("CCPR5H equ 0F72h");
[; <" CCPR5H equ 0F72h ;# ">
[; ;pic18f87j10.h: 1860: extern volatile unsigned char CCP4CON @ 0xF73;
"1862
[; ;pic18f87j10.h: 1862: asm("CCP4CON equ 0F73h");
[; <" CCP4CON equ 0F73h ;# ">
[; ;pic18f87j10.h: 1865: typedef union {
[; ;pic18f87j10.h: 1866: struct {
[; ;pic18f87j10.h: 1867: unsigned CCP4M :4;
[; ;pic18f87j10.h: 1868: unsigned DC4B :2;
[; ;pic18f87j10.h: 1869: };
[; ;pic18f87j10.h: 1870: struct {
[; ;pic18f87j10.h: 1871: unsigned CCP4M0 :1;
[; ;pic18f87j10.h: 1872: unsigned CCP4M1 :1;
[; ;pic18f87j10.h: 1873: unsigned CCP4M2 :1;
[; ;pic18f87j10.h: 1874: unsigned CCP4M3 :1;
[; ;pic18f87j10.h: 1875: unsigned DCCP4Y :1;
[; ;pic18f87j10.h: 1876: unsigned DCCP4X :1;
[; ;pic18f87j10.h: 1877: };
[; ;pic18f87j10.h: 1878: struct {
[; ;pic18f87j10.h: 1879: unsigned :4;
[; ;pic18f87j10.h: 1880: unsigned DC4B0 :1;
[; ;pic18f87j10.h: 1881: unsigned DC4B1 :1;
[; ;pic18f87j10.h: 1882: };
[; ;pic18f87j10.h: 1883: } CCP4CONbits_t;
[; ;pic18f87j10.h: 1884: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF73;
[; ;pic18f87j10.h: 1938: extern volatile unsigned short CCPR4 @ 0xF74;
"1940
[; ;pic18f87j10.h: 1940: asm("CCPR4 equ 0F74h");
[; <" CCPR4 equ 0F74h ;# ">
[; ;pic18f87j10.h: 1944: extern volatile unsigned char CCPR4L @ 0xF74;
"1946
[; ;pic18f87j10.h: 1946: asm("CCPR4L equ 0F74h");
[; <" CCPR4L equ 0F74h ;# ">
[; ;pic18f87j10.h: 1950: extern volatile unsigned char CCPR4H @ 0xF75;
"1952
[; ;pic18f87j10.h: 1952: asm("CCPR4H equ 0F75h");
[; <" CCPR4H equ 0F75h ;# ">
[; ;pic18f87j10.h: 1956: extern volatile unsigned char T4CON @ 0xF76;
"1958
[; ;pic18f87j10.h: 1958: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f87j10.h: 1961: typedef union {
[; ;pic18f87j10.h: 1962: struct {
[; ;pic18f87j10.h: 1963: unsigned T4CKPS :2;
[; ;pic18f87j10.h: 1964: unsigned TMR4ON :1;
[; ;pic18f87j10.h: 1965: unsigned T4OUTPS :4;
[; ;pic18f87j10.h: 1966: };
[; ;pic18f87j10.h: 1967: struct {
[; ;pic18f87j10.h: 1968: unsigned T4CKPS0 :1;
[; ;pic18f87j10.h: 1969: unsigned T4CKPS1 :1;
[; ;pic18f87j10.h: 1970: unsigned :1;
[; ;pic18f87j10.h: 1971: unsigned T4OUTPS0 :1;
[; ;pic18f87j10.h: 1972: unsigned T4OUTPS1 :1;
[; ;pic18f87j10.h: 1973: unsigned T4OUTPS2 :1;
[; ;pic18f87j10.h: 1974: unsigned T4OUTPS3 :1;
[; ;pic18f87j10.h: 1975: };
[; ;pic18f87j10.h: 1976: } T4CONbits_t;
[; ;pic18f87j10.h: 1977: extern volatile T4CONbits_t T4CONbits @ 0xF76;
[; ;pic18f87j10.h: 2026: extern volatile unsigned char PR4 @ 0xF77;
"2028
[; ;pic18f87j10.h: 2028: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f87j10.h: 2032: extern volatile unsigned char TMR4 @ 0xF78;
"2034
[; ;pic18f87j10.h: 2034: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f87j10.h: 2038: extern volatile unsigned char ECCP1DEL @ 0xF79;
"2040
[; ;pic18f87j10.h: 2040: asm("ECCP1DEL equ 0F79h");
[; <" ECCP1DEL equ 0F79h ;# ">
[; ;pic18f87j10.h: 2043: typedef union {
[; ;pic18f87j10.h: 2044: struct {
[; ;pic18f87j10.h: 2045: unsigned PDC :7;
[; ;pic18f87j10.h: 2046: unsigned PRSEN :1;
[; ;pic18f87j10.h: 2047: };
[; ;pic18f87j10.h: 2048: struct {
[; ;pic18f87j10.h: 2049: unsigned PDC0 :1;
[; ;pic18f87j10.h: 2050: unsigned PDC1 :1;
[; ;pic18f87j10.h: 2051: unsigned PDC2 :1;
[; ;pic18f87j10.h: 2052: unsigned PDC3 :1;
[; ;pic18f87j10.h: 2053: unsigned PDC4 :1;
[; ;pic18f87j10.h: 2054: unsigned PDC5 :1;
[; ;pic18f87j10.h: 2055: unsigned PDC6 :1;
[; ;pic18f87j10.h: 2056: };
[; ;pic18f87j10.h: 2057: struct {
[; ;pic18f87j10.h: 2058: unsigned P1DC0 :1;
[; ;pic18f87j10.h: 2059: unsigned P1DC1 :1;
[; ;pic18f87j10.h: 2060: unsigned P1DC2 :1;
[; ;pic18f87j10.h: 2061: unsigned P1DC3 :1;
[; ;pic18f87j10.h: 2062: unsigned P1DC4 :1;
[; ;pic18f87j10.h: 2063: unsigned P1DC5 :1;
[; ;pic18f87j10.h: 2064: unsigned P1DC6 :1;
[; ;pic18f87j10.h: 2065: unsigned P1RSEN :1;
[; ;pic18f87j10.h: 2066: };
[; ;pic18f87j10.h: 2067: } ECCP1DELbits_t;
[; ;pic18f87j10.h: 2068: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xF79;
[; ;pic18f87j10.h: 2157: extern volatile unsigned char BAUDCON2 @ 0xF7C;
"2159
[; ;pic18f87j10.h: 2159: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f87j10.h: 2162: typedef union {
[; ;pic18f87j10.h: 2163: struct {
[; ;pic18f87j10.h: 2164: unsigned ABDEN :1;
[; ;pic18f87j10.h: 2165: unsigned WUE :1;
[; ;pic18f87j10.h: 2166: unsigned :1;
[; ;pic18f87j10.h: 2167: unsigned BRG16 :1;
[; ;pic18f87j10.h: 2168: unsigned SCKP :1;
[; ;pic18f87j10.h: 2169: unsigned :1;
[; ;pic18f87j10.h: 2170: unsigned RCMT :1;
[; ;pic18f87j10.h: 2171: unsigned ABDOVF :1;
[; ;pic18f87j10.h: 2172: };
[; ;pic18f87j10.h: 2173: struct {
[; ;pic18f87j10.h: 2174: unsigned :6;
[; ;pic18f87j10.h: 2175: unsigned RCIDL :1;
[; ;pic18f87j10.h: 2176: };
[; ;pic18f87j10.h: 2177: struct {
[; ;pic18f87j10.h: 2178: unsigned ABDEN2 :1;
[; ;pic18f87j10.h: 2179: };
[; ;pic18f87j10.h: 2180: struct {
[; ;pic18f87j10.h: 2181: unsigned :7;
[; ;pic18f87j10.h: 2182: unsigned ABDOVF2 :1;
[; ;pic18f87j10.h: 2183: };
[; ;pic18f87j10.h: 2184: struct {
[; ;pic18f87j10.h: 2185: unsigned :3;
[; ;pic18f87j10.h: 2186: unsigned BRG162 :1;
[; ;pic18f87j10.h: 2187: };
[; ;pic18f87j10.h: 2188: struct {
[; ;pic18f87j10.h: 2189: unsigned :6;
[; ;pic18f87j10.h: 2190: unsigned RCIDL2 :1;
[; ;pic18f87j10.h: 2191: };
[; ;pic18f87j10.h: 2192: struct {
[; ;pic18f87j10.h: 2193: unsigned :6;
[; ;pic18f87j10.h: 2194: unsigned RCMT2 :1;
[; ;pic18f87j10.h: 2195: };
[; ;pic18f87j10.h: 2196: struct {
[; ;pic18f87j10.h: 2197: unsigned :4;
[; ;pic18f87j10.h: 2198: unsigned SCKP2 :1;
[; ;pic18f87j10.h: 2199: };
[; ;pic18f87j10.h: 2200: struct {
[; ;pic18f87j10.h: 2201: unsigned :4;
[; ;pic18f87j10.h: 2202: unsigned TXCKP2 :1;
[; ;pic18f87j10.h: 2203: };
[; ;pic18f87j10.h: 2204: struct {
[; ;pic18f87j10.h: 2205: unsigned :1;
[; ;pic18f87j10.h: 2206: unsigned WUE2 :1;
[; ;pic18f87j10.h: 2207: };
[; ;pic18f87j10.h: 2208: } BAUDCON2bits_t;
[; ;pic18f87j10.h: 2209: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF7C;
[; ;pic18f87j10.h: 2288: extern volatile unsigned char SPBRGH2 @ 0xF7D;
"2290
[; ;pic18f87j10.h: 2290: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f87j10.h: 2294: extern volatile unsigned char BAUDCON1 @ 0xF7E;
"2296
[; ;pic18f87j10.h: 2296: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f87j10.h: 2299: extern volatile unsigned char BAUDCON @ 0xF7E;
"2301
[; ;pic18f87j10.h: 2301: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f87j10.h: 2303: extern volatile unsigned char BAUDCTL @ 0xF7E;
"2305
[; ;pic18f87j10.h: 2305: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f87j10.h: 2308: typedef union {
[; ;pic18f87j10.h: 2309: struct {
[; ;pic18f87j10.h: 2310: unsigned ABDEN :1;
[; ;pic18f87j10.h: 2311: unsigned WUE :1;
[; ;pic18f87j10.h: 2312: unsigned :1;
[; ;pic18f87j10.h: 2313: unsigned BRG16 :1;
[; ;pic18f87j10.h: 2314: unsigned SCKP :1;
[; ;pic18f87j10.h: 2315: unsigned :1;
[; ;pic18f87j10.h: 2316: unsigned RCMT :1;
[; ;pic18f87j10.h: 2317: unsigned ABDOVF :1;
[; ;pic18f87j10.h: 2318: };
[; ;pic18f87j10.h: 2319: struct {
[; ;pic18f87j10.h: 2320: unsigned :6;
[; ;pic18f87j10.h: 2321: unsigned RCIDL :1;
[; ;pic18f87j10.h: 2322: };
[; ;pic18f87j10.h: 2323: struct {
[; ;pic18f87j10.h: 2324: unsigned ABDEN1 :1;
[; ;pic18f87j10.h: 2325: };
[; ;pic18f87j10.h: 2326: struct {
[; ;pic18f87j10.h: 2327: unsigned :7;
[; ;pic18f87j10.h: 2328: unsigned ABDOVF1 :1;
[; ;pic18f87j10.h: 2329: };
[; ;pic18f87j10.h: 2330: struct {
[; ;pic18f87j10.h: 2331: unsigned :3;
[; ;pic18f87j10.h: 2332: unsigned BRG161 :1;
[; ;pic18f87j10.h: 2333: };
[; ;pic18f87j10.h: 2334: struct {
[; ;pic18f87j10.h: 2335: unsigned :4;
[; ;pic18f87j10.h: 2336: unsigned CKTXP :1;
[; ;pic18f87j10.h: 2337: };
[; ;pic18f87j10.h: 2338: struct {
[; ;pic18f87j10.h: 2339: unsigned :6;
[; ;pic18f87j10.h: 2340: unsigned RCIDL1 :1;
[; ;pic18f87j10.h: 2341: };
[; ;pic18f87j10.h: 2342: struct {
[; ;pic18f87j10.h: 2343: unsigned :6;
[; ;pic18f87j10.h: 2344: unsigned RCMT1 :1;
[; ;pic18f87j10.h: 2345: };
[; ;pic18f87j10.h: 2346: struct {
[; ;pic18f87j10.h: 2347: unsigned :4;
[; ;pic18f87j10.h: 2348: unsigned SCKP1 :1;
[; ;pic18f87j10.h: 2349: };
[; ;pic18f87j10.h: 2350: struct {
[; ;pic18f87j10.h: 2351: unsigned :4;
[; ;pic18f87j10.h: 2352: unsigned TXCKP :1;
[; ;pic18f87j10.h: 2353: };
[; ;pic18f87j10.h: 2354: struct {
[; ;pic18f87j10.h: 2355: unsigned :4;
[; ;pic18f87j10.h: 2356: unsigned TXCKP1 :1;
[; ;pic18f87j10.h: 2357: };
[; ;pic18f87j10.h: 2358: struct {
[; ;pic18f87j10.h: 2359: unsigned :1;
[; ;pic18f87j10.h: 2360: unsigned WUE1 :1;
[; ;pic18f87j10.h: 2361: };
[; ;pic18f87j10.h: 2362: struct {
[; ;pic18f87j10.h: 2363: unsigned :1;
[; ;pic18f87j10.h: 2364: unsigned W4E :1;
[; ;pic18f87j10.h: 2365: };
[; ;pic18f87j10.h: 2366: } BAUDCON1bits_t;
[; ;pic18f87j10.h: 2367: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF7E;
[; ;pic18f87j10.h: 2460: typedef union {
[; ;pic18f87j10.h: 2461: struct {
[; ;pic18f87j10.h: 2462: unsigned ABDEN :1;
[; ;pic18f87j10.h: 2463: unsigned WUE :1;
[; ;pic18f87j10.h: 2464: unsigned :1;
[; ;pic18f87j10.h: 2465: unsigned BRG16 :1;
[; ;pic18f87j10.h: 2466: unsigned SCKP :1;
[; ;pic18f87j10.h: 2467: unsigned :1;
[; ;pic18f87j10.h: 2468: unsigned RCMT :1;
[; ;pic18f87j10.h: 2469: unsigned ABDOVF :1;
[; ;pic18f87j10.h: 2470: };
[; ;pic18f87j10.h: 2471: struct {
[; ;pic18f87j10.h: 2472: unsigned :6;
[; ;pic18f87j10.h: 2473: unsigned RCIDL :1;
[; ;pic18f87j10.h: 2474: };
[; ;pic18f87j10.h: 2475: struct {
[; ;pic18f87j10.h: 2476: unsigned ABDEN1 :1;
[; ;pic18f87j10.h: 2477: };
[; ;pic18f87j10.h: 2478: struct {
[; ;pic18f87j10.h: 2479: unsigned :7;
[; ;pic18f87j10.h: 2480: unsigned ABDOVF1 :1;
[; ;pic18f87j10.h: 2481: };
[; ;pic18f87j10.h: 2482: struct {
[; ;pic18f87j10.h: 2483: unsigned :3;
[; ;pic18f87j10.h: 2484: unsigned BRG161 :1;
[; ;pic18f87j10.h: 2485: };
[; ;pic18f87j10.h: 2486: struct {
[; ;pic18f87j10.h: 2487: unsigned :4;
[; ;pic18f87j10.h: 2488: unsigned CKTXP :1;
[; ;pic18f87j10.h: 2489: };
[; ;pic18f87j10.h: 2490: struct {
[; ;pic18f87j10.h: 2491: unsigned :6;
[; ;pic18f87j10.h: 2492: unsigned RCIDL1 :1;
[; ;pic18f87j10.h: 2493: };
[; ;pic18f87j10.h: 2494: struct {
[; ;pic18f87j10.h: 2495: unsigned :6;
[; ;pic18f87j10.h: 2496: unsigned RCMT1 :1;
[; ;pic18f87j10.h: 2497: };
[; ;pic18f87j10.h: 2498: struct {
[; ;pic18f87j10.h: 2499: unsigned :4;
[; ;pic18f87j10.h: 2500: unsigned SCKP1 :1;
[; ;pic18f87j10.h: 2501: };
[; ;pic18f87j10.h: 2502: struct {
[; ;pic18f87j10.h: 2503: unsigned :4;
[; ;pic18f87j10.h: 2504: unsigned TXCKP :1;
[; ;pic18f87j10.h: 2505: };
[; ;pic18f87j10.h: 2506: struct {
[; ;pic18f87j10.h: 2507: unsigned :4;
[; ;pic18f87j10.h: 2508: unsigned TXCKP1 :1;
[; ;pic18f87j10.h: 2509: };
[; ;pic18f87j10.h: 2510: struct {
[; ;pic18f87j10.h: 2511: unsigned :1;
[; ;pic18f87j10.h: 2512: unsigned WUE1 :1;
[; ;pic18f87j10.h: 2513: };
[; ;pic18f87j10.h: 2514: struct {
[; ;pic18f87j10.h: 2515: unsigned :1;
[; ;pic18f87j10.h: 2516: unsigned W4E :1;
[; ;pic18f87j10.h: 2517: };
[; ;pic18f87j10.h: 2518: } BAUDCONbits_t;
[; ;pic18f87j10.h: 2519: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF7E;
[; ;pic18f87j10.h: 2611: typedef union {
[; ;pic18f87j10.h: 2612: struct {
[; ;pic18f87j10.h: 2613: unsigned ABDEN :1;
[; ;pic18f87j10.h: 2614: unsigned WUE :1;
[; ;pic18f87j10.h: 2615: unsigned :1;
[; ;pic18f87j10.h: 2616: unsigned BRG16 :1;
[; ;pic18f87j10.h: 2617: unsigned SCKP :1;
[; ;pic18f87j10.h: 2618: unsigned :1;
[; ;pic18f87j10.h: 2619: unsigned RCMT :1;
[; ;pic18f87j10.h: 2620: unsigned ABDOVF :1;
[; ;pic18f87j10.h: 2621: };
[; ;pic18f87j10.h: 2622: struct {
[; ;pic18f87j10.h: 2623: unsigned :6;
[; ;pic18f87j10.h: 2624: unsigned RCIDL :1;
[; ;pic18f87j10.h: 2625: };
[; ;pic18f87j10.h: 2626: struct {
[; ;pic18f87j10.h: 2627: unsigned ABDEN1 :1;
[; ;pic18f87j10.h: 2628: };
[; ;pic18f87j10.h: 2629: struct {
[; ;pic18f87j10.h: 2630: unsigned :7;
[; ;pic18f87j10.h: 2631: unsigned ABDOVF1 :1;
[; ;pic18f87j10.h: 2632: };
[; ;pic18f87j10.h: 2633: struct {
[; ;pic18f87j10.h: 2634: unsigned :3;
[; ;pic18f87j10.h: 2635: unsigned BRG161 :1;
[; ;pic18f87j10.h: 2636: };
[; ;pic18f87j10.h: 2637: struct {
[; ;pic18f87j10.h: 2638: unsigned :4;
[; ;pic18f87j10.h: 2639: unsigned CKTXP :1;
[; ;pic18f87j10.h: 2640: };
[; ;pic18f87j10.h: 2641: struct {
[; ;pic18f87j10.h: 2642: unsigned :6;
[; ;pic18f87j10.h: 2643: unsigned RCIDL1 :1;
[; ;pic18f87j10.h: 2644: };
[; ;pic18f87j10.h: 2645: struct {
[; ;pic18f87j10.h: 2646: unsigned :6;
[; ;pic18f87j10.h: 2647: unsigned RCMT1 :1;
[; ;pic18f87j10.h: 2648: };
[; ;pic18f87j10.h: 2649: struct {
[; ;pic18f87j10.h: 2650: unsigned :4;
[; ;pic18f87j10.h: 2651: unsigned SCKP1 :1;
[; ;pic18f87j10.h: 2652: };
[; ;pic18f87j10.h: 2653: struct {
[; ;pic18f87j10.h: 2654: unsigned :4;
[; ;pic18f87j10.h: 2655: unsigned TXCKP :1;
[; ;pic18f87j10.h: 2656: };
[; ;pic18f87j10.h: 2657: struct {
[; ;pic18f87j10.h: 2658: unsigned :4;
[; ;pic18f87j10.h: 2659: unsigned TXCKP1 :1;
[; ;pic18f87j10.h: 2660: };
[; ;pic18f87j10.h: 2661: struct {
[; ;pic18f87j10.h: 2662: unsigned :1;
[; ;pic18f87j10.h: 2663: unsigned WUE1 :1;
[; ;pic18f87j10.h: 2664: };
[; ;pic18f87j10.h: 2665: struct {
[; ;pic18f87j10.h: 2666: unsigned :1;
[; ;pic18f87j10.h: 2667: unsigned W4E :1;
[; ;pic18f87j10.h: 2668: };
[; ;pic18f87j10.h: 2669: } BAUDCTLbits_t;
[; ;pic18f87j10.h: 2670: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF7E;
[; ;pic18f87j10.h: 2764: extern volatile unsigned char SPBRGH1 @ 0xF7F;
"2766
[; ;pic18f87j10.h: 2766: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f87j10.h: 2770: extern volatile unsigned char PORTA @ 0xF80;
"2772
[; ;pic18f87j10.h: 2772: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f87j10.h: 2775: typedef union {
[; ;pic18f87j10.h: 2776: struct {
[; ;pic18f87j10.h: 2777: unsigned RA0 :1;
[; ;pic18f87j10.h: 2778: unsigned RA1 :1;
[; ;pic18f87j10.h: 2779: unsigned RA2 :1;
[; ;pic18f87j10.h: 2780: unsigned RA3 :1;
[; ;pic18f87j10.h: 2781: unsigned RA4 :1;
[; ;pic18f87j10.h: 2782: unsigned RA5 :1;
[; ;pic18f87j10.h: 2783: };
[; ;pic18f87j10.h: 2784: struct {
[; ;pic18f87j10.h: 2785: unsigned AN0 :1;
[; ;pic18f87j10.h: 2786: unsigned AN1 :1;
[; ;pic18f87j10.h: 2787: unsigned AN2 :1;
[; ;pic18f87j10.h: 2788: unsigned AN3 :1;
[; ;pic18f87j10.h: 2789: unsigned T0CKI :1;
[; ;pic18f87j10.h: 2790: unsigned AN4 :1;
[; ;pic18f87j10.h: 2791: unsigned OSC2 :1;
[; ;pic18f87j10.h: 2792: };
[; ;pic18f87j10.h: 2793: struct {
[; ;pic18f87j10.h: 2794: unsigned :2;
[; ;pic18f87j10.h: 2795: unsigned VREFM :1;
[; ;pic18f87j10.h: 2796: unsigned VREFP :1;
[; ;pic18f87j10.h: 2797: unsigned :2;
[; ;pic18f87j10.h: 2798: unsigned CLKO :1;
[; ;pic18f87j10.h: 2799: };
[; ;pic18f87j10.h: 2800: struct {
[; ;pic18f87j10.h: 2801: unsigned :5;
[; ;pic18f87j10.h: 2802: unsigned LVDIN :1;
[; ;pic18f87j10.h: 2803: };
[; ;pic18f87j10.h: 2804: struct {
[; ;pic18f87j10.h: 2805: unsigned :6;
[; ;pic18f87j10.h: 2806: unsigned RA6 :1;
[; ;pic18f87j10.h: 2807: };
[; ;pic18f87j10.h: 2808: struct {
[; ;pic18f87j10.h: 2809: unsigned ULPWUIN :1;
[; ;pic18f87j10.h: 2810: };
[; ;pic18f87j10.h: 2811: } PORTAbits_t;
[; ;pic18f87j10.h: 2812: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f87j10.h: 2911: extern volatile unsigned char PORTB @ 0xF81;
"2913
[; ;pic18f87j10.h: 2913: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f87j10.h: 2916: typedef union {
[; ;pic18f87j10.h: 2917: struct {
[; ;pic18f87j10.h: 2918: unsigned RB0 :1;
[; ;pic18f87j10.h: 2919: unsigned RB1 :1;
[; ;pic18f87j10.h: 2920: unsigned RB2 :1;
[; ;pic18f87j10.h: 2921: unsigned RB3 :1;
[; ;pic18f87j10.h: 2922: unsigned RB4 :1;
[; ;pic18f87j10.h: 2923: unsigned RB5 :1;
[; ;pic18f87j10.h: 2924: unsigned RB6 :1;
[; ;pic18f87j10.h: 2925: unsigned RB7 :1;
[; ;pic18f87j10.h: 2926: };
[; ;pic18f87j10.h: 2927: struct {
[; ;pic18f87j10.h: 2928: unsigned INT0 :1;
[; ;pic18f87j10.h: 2929: unsigned INT1 :1;
[; ;pic18f87j10.h: 2930: unsigned INT2 :1;
[; ;pic18f87j10.h: 2931: unsigned INT3 :1;
[; ;pic18f87j10.h: 2932: unsigned KBI0 :1;
[; ;pic18f87j10.h: 2933: unsigned KBI1 :1;
[; ;pic18f87j10.h: 2934: unsigned KBI2 :1;
[; ;pic18f87j10.h: 2935: unsigned KBI3 :1;
[; ;pic18f87j10.h: 2936: };
[; ;pic18f87j10.h: 2937: struct {
[; ;pic18f87j10.h: 2938: unsigned :6;
[; ;pic18f87j10.h: 2939: unsigned PGC :1;
[; ;pic18f87j10.h: 2940: unsigned PGD :1;
[; ;pic18f87j10.h: 2941: };
[; ;pic18f87j10.h: 2942: struct {
[; ;pic18f87j10.h: 2943: unsigned :3;
[; ;pic18f87j10.h: 2944: unsigned CCP2_PA2 :1;
[; ;pic18f87j10.h: 2945: };
[; ;pic18f87j10.h: 2946: } PORTBbits_t;
[; ;pic18f87j10.h: 2947: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f87j10.h: 3046: extern volatile unsigned char PORTC @ 0xF82;
"3048
[; ;pic18f87j10.h: 3048: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f87j10.h: 3051: typedef union {
[; ;pic18f87j10.h: 3052: struct {
[; ;pic18f87j10.h: 3053: unsigned RC0 :1;
[; ;pic18f87j10.h: 3054: unsigned RC1 :1;
[; ;pic18f87j10.h: 3055: unsigned RC2 :1;
[; ;pic18f87j10.h: 3056: unsigned RC3 :1;
[; ;pic18f87j10.h: 3057: unsigned RC4 :1;
[; ;pic18f87j10.h: 3058: unsigned RC5 :1;
[; ;pic18f87j10.h: 3059: unsigned RC6 :1;
[; ;pic18f87j10.h: 3060: unsigned RC7 :1;
[; ;pic18f87j10.h: 3061: };
[; ;pic18f87j10.h: 3062: struct {
[; ;pic18f87j10.h: 3063: unsigned T1OSO :1;
[; ;pic18f87j10.h: 3064: unsigned T1OSI :1;
[; ;pic18f87j10.h: 3065: unsigned CCP1 :1;
[; ;pic18f87j10.h: 3066: unsigned SCK :1;
[; ;pic18f87j10.h: 3067: unsigned SDI :1;
[; ;pic18f87j10.h: 3068: unsigned SDO :1;
[; ;pic18f87j10.h: 3069: unsigned TX :1;
[; ;pic18f87j10.h: 3070: unsigned RX :1;
[; ;pic18f87j10.h: 3071: };
[; ;pic18f87j10.h: 3072: struct {
[; ;pic18f87j10.h: 3073: unsigned T13CKI :1;
[; ;pic18f87j10.h: 3074: unsigned CCP2 :1;
[; ;pic18f87j10.h: 3075: unsigned :1;
[; ;pic18f87j10.h: 3076: unsigned SCL :1;
[; ;pic18f87j10.h: 3077: unsigned SDA :1;
[; ;pic18f87j10.h: 3078: unsigned :1;
[; ;pic18f87j10.h: 3079: unsigned CK :1;
[; ;pic18f87j10.h: 3080: unsigned DT :1;
[; ;pic18f87j10.h: 3081: };
[; ;pic18f87j10.h: 3082: struct {
[; ;pic18f87j10.h: 3083: unsigned :2;
[; ;pic18f87j10.h: 3084: unsigned PA1 :1;
[; ;pic18f87j10.h: 3085: };
[; ;pic18f87j10.h: 3086: struct {
[; ;pic18f87j10.h: 3087: unsigned :1;
[; ;pic18f87j10.h: 3088: unsigned PA2 :1;
[; ;pic18f87j10.h: 3089: };
[; ;pic18f87j10.h: 3090: } PORTCbits_t;
[; ;pic18f87j10.h: 3091: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f87j10.h: 3215: extern volatile unsigned char PORTD @ 0xF83;
"3217
[; ;pic18f87j10.h: 3217: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f87j10.h: 3220: typedef union {
[; ;pic18f87j10.h: 3221: struct {
[; ;pic18f87j10.h: 3222: unsigned RD0 :1;
[; ;pic18f87j10.h: 3223: unsigned RD1 :1;
[; ;pic18f87j10.h: 3224: unsigned RD2 :1;
[; ;pic18f87j10.h: 3225: unsigned RD3 :1;
[; ;pic18f87j10.h: 3226: unsigned RD4 :1;
[; ;pic18f87j10.h: 3227: unsigned RD5 :1;
[; ;pic18f87j10.h: 3228: unsigned RD6 :1;
[; ;pic18f87j10.h: 3229: unsigned RD7 :1;
[; ;pic18f87j10.h: 3230: };
[; ;pic18f87j10.h: 3231: struct {
[; ;pic18f87j10.h: 3232: unsigned PSP0 :1;
[; ;pic18f87j10.h: 3233: unsigned PSP1 :1;
[; ;pic18f87j10.h: 3234: unsigned PSP2 :1;
[; ;pic18f87j10.h: 3235: unsigned PSP3 :1;
[; ;pic18f87j10.h: 3236: unsigned PSP4 :1;
[; ;pic18f87j10.h: 3237: unsigned PSP5 :1;
[; ;pic18f87j10.h: 3238: unsigned PSP6 :1;
[; ;pic18f87j10.h: 3239: unsigned PSP7 :1;
[; ;pic18f87j10.h: 3240: };
[; ;pic18f87j10.h: 3241: struct {
[; ;pic18f87j10.h: 3242: unsigned AD00 :1;
[; ;pic18f87j10.h: 3243: unsigned AD01 :1;
[; ;pic18f87j10.h: 3244: unsigned AD02 :1;
[; ;pic18f87j10.h: 3245: unsigned AD03 :1;
[; ;pic18f87j10.h: 3246: unsigned AD04 :1;
[; ;pic18f87j10.h: 3247: unsigned AD05 :1;
[; ;pic18f87j10.h: 3248: unsigned AD06 :1;
[; ;pic18f87j10.h: 3249: unsigned AD07 :1;
[; ;pic18f87j10.h: 3250: };
[; ;pic18f87j10.h: 3251: struct {
[; ;pic18f87j10.h: 3252: unsigned :5;
[; ;pic18f87j10.h: 3253: unsigned SDA2 :1;
[; ;pic18f87j10.h: 3254: unsigned SCL2 :1;
[; ;pic18f87j10.h: 3255: unsigned SS2 :1;
[; ;pic18f87j10.h: 3256: };
[; ;pic18f87j10.h: 3257: struct {
[; ;pic18f87j10.h: 3258: unsigned :4;
[; ;pic18f87j10.h: 3259: unsigned SDO2 :1;
[; ;pic18f87j10.h: 3260: unsigned SDI2 :1;
[; ;pic18f87j10.h: 3261: unsigned SCK2 :1;
[; ;pic18f87j10.h: 3262: };
[; ;pic18f87j10.h: 3263: } PORTDbits_t;
[; ;pic18f87j10.h: 3264: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f87j10.h: 3418: extern volatile unsigned char PORTE @ 0xF84;
"3420
[; ;pic18f87j10.h: 3420: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f87j10.h: 3423: typedef union {
[; ;pic18f87j10.h: 3424: struct {
[; ;pic18f87j10.h: 3425: unsigned RE0 :1;
[; ;pic18f87j10.h: 3426: unsigned RE1 :1;
[; ;pic18f87j10.h: 3427: unsigned RE2 :1;
[; ;pic18f87j10.h: 3428: unsigned RE3 :1;
[; ;pic18f87j10.h: 3429: unsigned RE4 :1;
[; ;pic18f87j10.h: 3430: unsigned RE5 :1;
[; ;pic18f87j10.h: 3431: unsigned RE6 :1;
[; ;pic18f87j10.h: 3432: unsigned RE7 :1;
[; ;pic18f87j10.h: 3433: };
[; ;pic18f87j10.h: 3434: struct {
[; ;pic18f87j10.h: 3435: unsigned RD :1;
[; ;pic18f87j10.h: 3436: unsigned WR :1;
[; ;pic18f87j10.h: 3437: unsigned CS :1;
[; ;pic18f87j10.h: 3438: };
[; ;pic18f87j10.h: 3439: struct {
[; ;pic18f87j10.h: 3440: unsigned AD8 :1;
[; ;pic18f87j10.h: 3441: unsigned AD9 :1;
[; ;pic18f87j10.h: 3442: unsigned AD10 :1;
[; ;pic18f87j10.h: 3443: unsigned AD11 :1;
[; ;pic18f87j10.h: 3444: unsigned AD12 :1;
[; ;pic18f87j10.h: 3445: unsigned AD13 :1;
[; ;pic18f87j10.h: 3446: unsigned AD14 :1;
[; ;pic18f87j10.h: 3447: unsigned AD15 :1;
[; ;pic18f87j10.h: 3448: };
[; ;pic18f87j10.h: 3449: struct {
[; ;pic18f87j10.h: 3450: unsigned :2;
[; ;pic18f87j10.h: 3451: unsigned CCP10 :1;
[; ;pic18f87j10.h: 3452: };
[; ;pic18f87j10.h: 3453: struct {
[; ;pic18f87j10.h: 3454: unsigned :7;
[; ;pic18f87j10.h: 3455: unsigned CCP2E :1;
[; ;pic18f87j10.h: 3456: };
[; ;pic18f87j10.h: 3457: struct {
[; ;pic18f87j10.h: 3458: unsigned :6;
[; ;pic18f87j10.h: 3459: unsigned CCP6E :1;
[; ;pic18f87j10.h: 3460: };
[; ;pic18f87j10.h: 3461: struct {
[; ;pic18f87j10.h: 3462: unsigned :5;
[; ;pic18f87j10.h: 3463: unsigned CCP7E :1;
[; ;pic18f87j10.h: 3464: };
[; ;pic18f87j10.h: 3465: struct {
[; ;pic18f87j10.h: 3466: unsigned :4;
[; ;pic18f87j10.h: 3467: unsigned CCP8E :1;
[; ;pic18f87j10.h: 3468: };
[; ;pic18f87j10.h: 3469: struct {
[; ;pic18f87j10.h: 3470: unsigned :3;
[; ;pic18f87j10.h: 3471: unsigned CCP9E :1;
[; ;pic18f87j10.h: 3472: };
[; ;pic18f87j10.h: 3473: struct {
[; ;pic18f87j10.h: 3474: unsigned :7;
[; ;pic18f87j10.h: 3475: unsigned PA2E :1;
[; ;pic18f87j10.h: 3476: };
[; ;pic18f87j10.h: 3477: struct {
[; ;pic18f87j10.h: 3478: unsigned :6;
[; ;pic18f87j10.h: 3479: unsigned PB1E :1;
[; ;pic18f87j10.h: 3480: };
[; ;pic18f87j10.h: 3481: struct {
[; ;pic18f87j10.h: 3482: unsigned :2;
[; ;pic18f87j10.h: 3483: unsigned PB2 :1;
[; ;pic18f87j10.h: 3484: };
[; ;pic18f87j10.h: 3485: struct {
[; ;pic18f87j10.h: 3486: unsigned :4;
[; ;pic18f87j10.h: 3487: unsigned PB3E :1;
[; ;pic18f87j10.h: 3488: };
[; ;pic18f87j10.h: 3489: struct {
[; ;pic18f87j10.h: 3490: unsigned :5;
[; ;pic18f87j10.h: 3491: unsigned PC1E :1;
[; ;pic18f87j10.h: 3492: };
[; ;pic18f87j10.h: 3493: struct {
[; ;pic18f87j10.h: 3494: unsigned :1;
[; ;pic18f87j10.h: 3495: unsigned PC2 :1;
[; ;pic18f87j10.h: 3496: };
[; ;pic18f87j10.h: 3497: struct {
[; ;pic18f87j10.h: 3498: unsigned :3;
[; ;pic18f87j10.h: 3499: unsigned PC3E :1;
[; ;pic18f87j10.h: 3500: };
[; ;pic18f87j10.h: 3501: struct {
[; ;pic18f87j10.h: 3502: unsigned PD2 :1;
[; ;pic18f87j10.h: 3503: };
[; ;pic18f87j10.h: 3504: struct {
[; ;pic18f87j10.h: 3505: unsigned RDE :1;
[; ;pic18f87j10.h: 3506: };
[; ;pic18f87j10.h: 3507: struct {
[; ;pic18f87j10.h: 3508: unsigned :1;
[; ;pic18f87j10.h: 3509: unsigned WRE :1;
[; ;pic18f87j10.h: 3510: };
[; ;pic18f87j10.h: 3511: } PORTEbits_t;
[; ;pic18f87j10.h: 3512: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f87j10.h: 3691: extern volatile unsigned char PORTF @ 0xF85;
"3693
[; ;pic18f87j10.h: 3693: asm("PORTF equ 0F85h");
[; <" PORTF equ 0F85h ;# ">
[; ;pic18f87j10.h: 3696: typedef union {
[; ;pic18f87j10.h: 3697: struct {
[; ;pic18f87j10.h: 3698: unsigned :1;
[; ;pic18f87j10.h: 3699: unsigned RF1 :1;
[; ;pic18f87j10.h: 3700: unsigned RF2 :1;
[; ;pic18f87j10.h: 3701: unsigned RF3 :1;
[; ;pic18f87j10.h: 3702: unsigned RF4 :1;
[; ;pic18f87j10.h: 3703: unsigned RF5 :1;
[; ;pic18f87j10.h: 3704: unsigned RF6 :1;
[; ;pic18f87j10.h: 3705: unsigned RF7 :1;
[; ;pic18f87j10.h: 3706: };
[; ;pic18f87j10.h: 3707: struct {
[; ;pic18f87j10.h: 3708: unsigned :1;
[; ;pic18f87j10.h: 3709: unsigned AN6 :1;
[; ;pic18f87j10.h: 3710: unsigned AN7 :1;
[; ;pic18f87j10.h: 3711: unsigned AN8 :1;
[; ;pic18f87j10.h: 3712: unsigned AN9 :1;
[; ;pic18f87j10.h: 3713: unsigned AN10 :1;
[; ;pic18f87j10.h: 3714: unsigned AN11 :1;
[; ;pic18f87j10.h: 3715: unsigned SS :1;
[; ;pic18f87j10.h: 3716: };
[; ;pic18f87j10.h: 3717: struct {
[; ;pic18f87j10.h: 3718: unsigned :3;
[; ;pic18f87j10.h: 3719: unsigned CVREF :1;
[; ;pic18f87j10.h: 3720: };
[; ;pic18f87j10.h: 3721: struct {
[; ;pic18f87j10.h: 3722: unsigned :2;
[; ;pic18f87j10.h: 3723: unsigned C1OUTF :1;
[; ;pic18f87j10.h: 3724: };
[; ;pic18f87j10.h: 3725: struct {
[; ;pic18f87j10.h: 3726: unsigned :1;
[; ;pic18f87j10.h: 3727: unsigned C2OUTF :1;
[; ;pic18f87j10.h: 3728: };
[; ;pic18f87j10.h: 3729: } PORTFbits_t;
[; ;pic18f87j10.h: 3730: extern volatile PORTFbits_t PORTFbits @ 0xF85;
[; ;pic18f87j10.h: 3819: extern volatile unsigned char PORTG @ 0xF86;
"3821
[; ;pic18f87j10.h: 3821: asm("PORTG equ 0F86h");
[; <" PORTG equ 0F86h ;# ">
[; ;pic18f87j10.h: 3824: typedef union {
[; ;pic18f87j10.h: 3825: struct {
[; ;pic18f87j10.h: 3826: unsigned RG0 :1;
[; ;pic18f87j10.h: 3827: unsigned RG1 :1;
[; ;pic18f87j10.h: 3828: unsigned RG2 :1;
[; ;pic18f87j10.h: 3829: unsigned RG3 :1;
[; ;pic18f87j10.h: 3830: unsigned RG4 :1;
[; ;pic18f87j10.h: 3831: unsigned RJPU :1;
[; ;pic18f87j10.h: 3832: unsigned REPU :1;
[; ;pic18f87j10.h: 3833: unsigned RDPU :1;
[; ;pic18f87j10.h: 3834: };
[; ;pic18f87j10.h: 3835: struct {
[; ;pic18f87j10.h: 3836: unsigned CCP3 :1;
[; ;pic18f87j10.h: 3837: unsigned TX2 :1;
[; ;pic18f87j10.h: 3838: unsigned RX2 :1;
[; ;pic18f87j10.h: 3839: unsigned CCP4 :1;
[; ;pic18f87j10.h: 3840: unsigned CCP5 :1;
[; ;pic18f87j10.h: 3841: };
[; ;pic18f87j10.h: 3842: struct {
[; ;pic18f87j10.h: 3843: unsigned :1;
[; ;pic18f87j10.h: 3844: unsigned CK2 :1;
[; ;pic18f87j10.h: 3845: unsigned DT2 :1;
[; ;pic18f87j10.h: 3846: };
[; ;pic18f87j10.h: 3847: struct {
[; ;pic18f87j10.h: 3848: unsigned :1;
[; ;pic18f87j10.h: 3849: unsigned C3OUTG :1;
[; ;pic18f87j10.h: 3850: };
[; ;pic18f87j10.h: 3851: struct {
[; ;pic18f87j10.h: 3852: unsigned :5;
[; ;pic18f87j10.h: 3853: unsigned RG5 :1;
[; ;pic18f87j10.h: 3854: };
[; ;pic18f87j10.h: 3855: struct {
[; ;pic18f87j10.h: 3856: unsigned :6;
[; ;pic18f87j10.h: 3857: unsigned RG6 :1;
[; ;pic18f87j10.h: 3858: };
[; ;pic18f87j10.h: 3859: struct {
[; ;pic18f87j10.h: 3860: unsigned :7;
[; ;pic18f87j10.h: 3861: unsigned RG7 :1;
[; ;pic18f87j10.h: 3862: };
[; ;pic18f87j10.h: 3863: } PORTGbits_t;
[; ;pic18f87j10.h: 3864: extern volatile PORTGbits_t PORTGbits @ 0xF86;
[; ;pic18f87j10.h: 3963: extern volatile unsigned char PORTH @ 0xF87;
"3965
[; ;pic18f87j10.h: 3965: asm("PORTH equ 0F87h");
[; <" PORTH equ 0F87h ;# ">
[; ;pic18f87j10.h: 3968: typedef union {
[; ;pic18f87j10.h: 3969: struct {
[; ;pic18f87j10.h: 3970: unsigned RH0 :1;
[; ;pic18f87j10.h: 3971: unsigned RH1 :1;
[; ;pic18f87j10.h: 3972: unsigned RH2 :1;
[; ;pic18f87j10.h: 3973: unsigned RH3 :1;
[; ;pic18f87j10.h: 3974: unsigned RH4 :1;
[; ;pic18f87j10.h: 3975: unsigned RH5 :1;
[; ;pic18f87j10.h: 3976: unsigned RH6 :1;
[; ;pic18f87j10.h: 3977: unsigned RH7 :1;
[; ;pic18f87j10.h: 3978: };
[; ;pic18f87j10.h: 3979: struct {
[; ;pic18f87j10.h: 3980: unsigned AD16 :1;
[; ;pic18f87j10.h: 3981: unsigned AD17 :1;
[; ;pic18f87j10.h: 3982: unsigned AD18 :1;
[; ;pic18f87j10.h: 3983: unsigned AD19 :1;
[; ;pic18f87j10.h: 3984: unsigned AN12 :1;
[; ;pic18f87j10.h: 3985: unsigned AN13 :1;
[; ;pic18f87j10.h: 3986: unsigned AN14 :1;
[; ;pic18f87j10.h: 3987: unsigned AN15 :1;
[; ;pic18f87j10.h: 3988: };
[; ;pic18f87j10.h: 3989: struct {
[; ;pic18f87j10.h: 3990: unsigned :7;
[; ;pic18f87j10.h: 3991: unsigned CCP6 :1;
[; ;pic18f87j10.h: 3992: };
[; ;pic18f87j10.h: 3993: struct {
[; ;pic18f87j10.h: 3994: unsigned :6;
[; ;pic18f87j10.h: 3995: unsigned CCP7 :1;
[; ;pic18f87j10.h: 3996: };
[; ;pic18f87j10.h: 3997: struct {
[; ;pic18f87j10.h: 3998: unsigned :5;
[; ;pic18f87j10.h: 3999: unsigned CCP8 :1;
[; ;pic18f87j10.h: 4000: };
[; ;pic18f87j10.h: 4001: struct {
[; ;pic18f87j10.h: 4002: unsigned :4;
[; ;pic18f87j10.h: 4003: unsigned CCP9 :1;
[; ;pic18f87j10.h: 4004: };
[; ;pic18f87j10.h: 4005: struct {
[; ;pic18f87j10.h: 4006: unsigned :7;
[; ;pic18f87j10.h: 4007: unsigned PB1 :1;
[; ;pic18f87j10.h: 4008: };
[; ;pic18f87j10.h: 4009: struct {
[; ;pic18f87j10.h: 4010: unsigned :5;
[; ;pic18f87j10.h: 4011: unsigned PB3 :1;
[; ;pic18f87j10.h: 4012: };
[; ;pic18f87j10.h: 4013: struct {
[; ;pic18f87j10.h: 4014: unsigned :6;
[; ;pic18f87j10.h: 4015: unsigned PC1 :1;
[; ;pic18f87j10.h: 4016: };
[; ;pic18f87j10.h: 4017: struct {
[; ;pic18f87j10.h: 4018: unsigned :4;
[; ;pic18f87j10.h: 4019: unsigned PC3 :1;
[; ;pic18f87j10.h: 4020: };
[; ;pic18f87j10.h: 4021: } PORTHbits_t;
[; ;pic18f87j10.h: 4022: extern volatile PORTHbits_t PORTHbits @ 0xF87;
[; ;pic18f87j10.h: 4146: extern volatile unsigned char PORTJ @ 0xF88;
"4148
[; ;pic18f87j10.h: 4148: asm("PORTJ equ 0F88h");
[; <" PORTJ equ 0F88h ;# ">
[; ;pic18f87j10.h: 4151: typedef union {
[; ;pic18f87j10.h: 4152: struct {
[; ;pic18f87j10.h: 4153: unsigned RJ0 :1;
[; ;pic18f87j10.h: 4154: unsigned RJ1 :1;
[; ;pic18f87j10.h: 4155: unsigned RJ2 :1;
[; ;pic18f87j10.h: 4156: unsigned RJ3 :1;
[; ;pic18f87j10.h: 4157: unsigned RJ4 :1;
[; ;pic18f87j10.h: 4158: unsigned RJ5 :1;
[; ;pic18f87j10.h: 4159: unsigned RJ6 :1;
[; ;pic18f87j10.h: 4160: unsigned RJ7 :1;
[; ;pic18f87j10.h: 4161: };
[; ;pic18f87j10.h: 4162: struct {
[; ;pic18f87j10.h: 4163: unsigned ALE :1;
[; ;pic18f87j10.h: 4164: unsigned OE :1;
[; ;pic18f87j10.h: 4165: unsigned WRL :1;
[; ;pic18f87j10.h: 4166: unsigned WRH :1;
[; ;pic18f87j10.h: 4167: unsigned BA0 :1;
[; ;pic18f87j10.h: 4168: unsigned CE :1;
[; ;pic18f87j10.h: 4169: unsigned LB :1;
[; ;pic18f87j10.h: 4170: unsigned UB :1;
[; ;pic18f87j10.h: 4171: };
[; ;pic18f87j10.h: 4172: } PORTJbits_t;
[; ;pic18f87j10.h: 4173: extern volatile PORTJbits_t PORTJbits @ 0xF88;
[; ;pic18f87j10.h: 4257: extern volatile unsigned char LATA @ 0xF89;
"4259
[; ;pic18f87j10.h: 4259: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f87j10.h: 4262: typedef union {
[; ;pic18f87j10.h: 4263: struct {
[; ;pic18f87j10.h: 4264: unsigned LATA0 :1;
[; ;pic18f87j10.h: 4265: unsigned LATA1 :1;
[; ;pic18f87j10.h: 4266: unsigned LATA2 :1;
[; ;pic18f87j10.h: 4267: unsigned LATA3 :1;
[; ;pic18f87j10.h: 4268: unsigned LATA4 :1;
[; ;pic18f87j10.h: 4269: unsigned LATA5 :1;
[; ;pic18f87j10.h: 4270: };
[; ;pic18f87j10.h: 4271: struct {
[; ;pic18f87j10.h: 4272: unsigned LA0 :1;
[; ;pic18f87j10.h: 4273: };
[; ;pic18f87j10.h: 4274: struct {
[; ;pic18f87j10.h: 4275: unsigned :1;
[; ;pic18f87j10.h: 4276: unsigned LA1 :1;
[; ;pic18f87j10.h: 4277: };
[; ;pic18f87j10.h: 4278: struct {
[; ;pic18f87j10.h: 4279: unsigned :2;
[; ;pic18f87j10.h: 4280: unsigned LA2 :1;
[; ;pic18f87j10.h: 4281: };
[; ;pic18f87j10.h: 4282: struct {
[; ;pic18f87j10.h: 4283: unsigned :3;
[; ;pic18f87j10.h: 4284: unsigned LA3 :1;
[; ;pic18f87j10.h: 4285: };
[; ;pic18f87j10.h: 4286: struct {
[; ;pic18f87j10.h: 4287: unsigned :4;
[; ;pic18f87j10.h: 4288: unsigned LA4 :1;
[; ;pic18f87j10.h: 4289: };
[; ;pic18f87j10.h: 4290: struct {
[; ;pic18f87j10.h: 4291: unsigned :5;
[; ;pic18f87j10.h: 4292: unsigned LA5 :1;
[; ;pic18f87j10.h: 4293: };
[; ;pic18f87j10.h: 4294: } LATAbits_t;
[; ;pic18f87j10.h: 4295: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f87j10.h: 4359: extern volatile unsigned char LATB @ 0xF8A;
"4361
[; ;pic18f87j10.h: 4361: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f87j10.h: 4364: typedef union {
[; ;pic18f87j10.h: 4365: struct {
[; ;pic18f87j10.h: 4366: unsigned LATB0 :1;
[; ;pic18f87j10.h: 4367: unsigned LATB1 :1;
[; ;pic18f87j10.h: 4368: unsigned LATB2 :1;
[; ;pic18f87j10.h: 4369: unsigned LATB3 :1;
[; ;pic18f87j10.h: 4370: unsigned LATB4 :1;
[; ;pic18f87j10.h: 4371: unsigned LATB5 :1;
[; ;pic18f87j10.h: 4372: unsigned LATB6 :1;
[; ;pic18f87j10.h: 4373: unsigned LATB7 :1;
[; ;pic18f87j10.h: 4374: };
[; ;pic18f87j10.h: 4375: struct {
[; ;pic18f87j10.h: 4376: unsigned LB0 :1;
[; ;pic18f87j10.h: 4377: };
[; ;pic18f87j10.h: 4378: struct {
[; ;pic18f87j10.h: 4379: unsigned :1;
[; ;pic18f87j10.h: 4380: unsigned LB1 :1;
[; ;pic18f87j10.h: 4381: };
[; ;pic18f87j10.h: 4382: struct {
[; ;pic18f87j10.h: 4383: unsigned :2;
[; ;pic18f87j10.h: 4384: unsigned LB2 :1;
[; ;pic18f87j10.h: 4385: };
[; ;pic18f87j10.h: 4386: struct {
[; ;pic18f87j10.h: 4387: unsigned :3;
[; ;pic18f87j10.h: 4388: unsigned LB3 :1;
[; ;pic18f87j10.h: 4389: };
[; ;pic18f87j10.h: 4390: struct {
[; ;pic18f87j10.h: 4391: unsigned :4;
[; ;pic18f87j10.h: 4392: unsigned LB4 :1;
[; ;pic18f87j10.h: 4393: };
[; ;pic18f87j10.h: 4394: struct {
[; ;pic18f87j10.h: 4395: unsigned :5;
[; ;pic18f87j10.h: 4396: unsigned LB5 :1;
[; ;pic18f87j10.h: 4397: };
[; ;pic18f87j10.h: 4398: struct {
[; ;pic18f87j10.h: 4399: unsigned :6;
[; ;pic18f87j10.h: 4400: unsigned LB6 :1;
[; ;pic18f87j10.h: 4401: };
[; ;pic18f87j10.h: 4402: struct {
[; ;pic18f87j10.h: 4403: unsigned :7;
[; ;pic18f87j10.h: 4404: unsigned LB7 :1;
[; ;pic18f87j10.h: 4405: };
[; ;pic18f87j10.h: 4406: } LATBbits_t;
[; ;pic18f87j10.h: 4407: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f87j10.h: 4491: extern volatile unsigned char LATC @ 0xF8B;
"4493
[; ;pic18f87j10.h: 4493: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f87j10.h: 4496: typedef union {
[; ;pic18f87j10.h: 4497: struct {
[; ;pic18f87j10.h: 4498: unsigned LATC0 :1;
[; ;pic18f87j10.h: 4499: unsigned LATC1 :1;
[; ;pic18f87j10.h: 4500: unsigned LATC2 :1;
[; ;pic18f87j10.h: 4501: unsigned LATC3 :1;
[; ;pic18f87j10.h: 4502: unsigned LATC4 :1;
[; ;pic18f87j10.h: 4503: unsigned LATC5 :1;
[; ;pic18f87j10.h: 4504: unsigned LATC6 :1;
[; ;pic18f87j10.h: 4505: unsigned LATC7 :1;
[; ;pic18f87j10.h: 4506: };
[; ;pic18f87j10.h: 4507: struct {
[; ;pic18f87j10.h: 4508: unsigned LC0 :1;
[; ;pic18f87j10.h: 4509: };
[; ;pic18f87j10.h: 4510: struct {
[; ;pic18f87j10.h: 4511: unsigned :1;
[; ;pic18f87j10.h: 4512: unsigned LC1 :1;
[; ;pic18f87j10.h: 4513: };
[; ;pic18f87j10.h: 4514: struct {
[; ;pic18f87j10.h: 4515: unsigned :2;
[; ;pic18f87j10.h: 4516: unsigned LC2 :1;
[; ;pic18f87j10.h: 4517: };
[; ;pic18f87j10.h: 4518: struct {
[; ;pic18f87j10.h: 4519: unsigned :3;
[; ;pic18f87j10.h: 4520: unsigned LC3 :1;
[; ;pic18f87j10.h: 4521: };
[; ;pic18f87j10.h: 4522: struct {
[; ;pic18f87j10.h: 4523: unsigned :4;
[; ;pic18f87j10.h: 4524: unsigned LC4 :1;
[; ;pic18f87j10.h: 4525: };
[; ;pic18f87j10.h: 4526: struct {
[; ;pic18f87j10.h: 4527: unsigned :5;
[; ;pic18f87j10.h: 4528: unsigned LC5 :1;
[; ;pic18f87j10.h: 4529: };
[; ;pic18f87j10.h: 4530: struct {
[; ;pic18f87j10.h: 4531: unsigned :6;
[; ;pic18f87j10.h: 4532: unsigned LC6 :1;
[; ;pic18f87j10.h: 4533: };
[; ;pic18f87j10.h: 4534: struct {
[; ;pic18f87j10.h: 4535: unsigned :7;
[; ;pic18f87j10.h: 4536: unsigned LC7 :1;
[; ;pic18f87j10.h: 4537: };
[; ;pic18f87j10.h: 4538: } LATCbits_t;
[; ;pic18f87j10.h: 4539: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f87j10.h: 4623: extern volatile unsigned char LATD @ 0xF8C;
"4625
[; ;pic18f87j10.h: 4625: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f87j10.h: 4628: typedef union {
[; ;pic18f87j10.h: 4629: struct {
[; ;pic18f87j10.h: 4630: unsigned LATD0 :1;
[; ;pic18f87j10.h: 4631: unsigned LATD1 :1;
[; ;pic18f87j10.h: 4632: unsigned LATD2 :1;
[; ;pic18f87j10.h: 4633: unsigned LATD3 :1;
[; ;pic18f87j10.h: 4634: unsigned LATD4 :1;
[; ;pic18f87j10.h: 4635: unsigned LATD5 :1;
[; ;pic18f87j10.h: 4636: unsigned LATD6 :1;
[; ;pic18f87j10.h: 4637: unsigned LATD7 :1;
[; ;pic18f87j10.h: 4638: };
[; ;pic18f87j10.h: 4639: struct {
[; ;pic18f87j10.h: 4640: unsigned LD0 :1;
[; ;pic18f87j10.h: 4641: };
[; ;pic18f87j10.h: 4642: struct {
[; ;pic18f87j10.h: 4643: unsigned :1;
[; ;pic18f87j10.h: 4644: unsigned LD1 :1;
[; ;pic18f87j10.h: 4645: };
[; ;pic18f87j10.h: 4646: struct {
[; ;pic18f87j10.h: 4647: unsigned :2;
[; ;pic18f87j10.h: 4648: unsigned LD2 :1;
[; ;pic18f87j10.h: 4649: };
[; ;pic18f87j10.h: 4650: struct {
[; ;pic18f87j10.h: 4651: unsigned :3;
[; ;pic18f87j10.h: 4652: unsigned LD3 :1;
[; ;pic18f87j10.h: 4653: };
[; ;pic18f87j10.h: 4654: struct {
[; ;pic18f87j10.h: 4655: unsigned :4;
[; ;pic18f87j10.h: 4656: unsigned LD4 :1;
[; ;pic18f87j10.h: 4657: };
[; ;pic18f87j10.h: 4658: struct {
[; ;pic18f87j10.h: 4659: unsigned :5;
[; ;pic18f87j10.h: 4660: unsigned LD5 :1;
[; ;pic18f87j10.h: 4661: };
[; ;pic18f87j10.h: 4662: struct {
[; ;pic18f87j10.h: 4663: unsigned :6;
[; ;pic18f87j10.h: 4664: unsigned LD6 :1;
[; ;pic18f87j10.h: 4665: };
[; ;pic18f87j10.h: 4666: struct {
[; ;pic18f87j10.h: 4667: unsigned :7;
[; ;pic18f87j10.h: 4668: unsigned LD7 :1;
[; ;pic18f87j10.h: 4669: };
[; ;pic18f87j10.h: 4670: } LATDbits_t;
[; ;pic18f87j10.h: 4671: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f87j10.h: 4755: extern volatile unsigned char LATE @ 0xF8D;
"4757
[; ;pic18f87j10.h: 4757: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f87j10.h: 4760: typedef union {
[; ;pic18f87j10.h: 4761: struct {
[; ;pic18f87j10.h: 4762: unsigned LATE0 :1;
[; ;pic18f87j10.h: 4763: unsigned LATE1 :1;
[; ;pic18f87j10.h: 4764: unsigned LATE2 :1;
[; ;pic18f87j10.h: 4765: unsigned LATE3 :1;
[; ;pic18f87j10.h: 4766: unsigned LATE4 :1;
[; ;pic18f87j10.h: 4767: unsigned LATE5 :1;
[; ;pic18f87j10.h: 4768: unsigned LATE6 :1;
[; ;pic18f87j10.h: 4769: unsigned LATE7 :1;
[; ;pic18f87j10.h: 4770: };
[; ;pic18f87j10.h: 4771: struct {
[; ;pic18f87j10.h: 4772: unsigned LE0 :1;
[; ;pic18f87j10.h: 4773: };
[; ;pic18f87j10.h: 4774: struct {
[; ;pic18f87j10.h: 4775: unsigned :1;
[; ;pic18f87j10.h: 4776: unsigned LE1 :1;
[; ;pic18f87j10.h: 4777: };
[; ;pic18f87j10.h: 4778: struct {
[; ;pic18f87j10.h: 4779: unsigned :2;
[; ;pic18f87j10.h: 4780: unsigned LE2 :1;
[; ;pic18f87j10.h: 4781: };
[; ;pic18f87j10.h: 4782: struct {
[; ;pic18f87j10.h: 4783: unsigned :3;
[; ;pic18f87j10.h: 4784: unsigned LE3 :1;
[; ;pic18f87j10.h: 4785: };
[; ;pic18f87j10.h: 4786: struct {
[; ;pic18f87j10.h: 4787: unsigned :4;
[; ;pic18f87j10.h: 4788: unsigned LE4 :1;
[; ;pic18f87j10.h: 4789: };
[; ;pic18f87j10.h: 4790: struct {
[; ;pic18f87j10.h: 4791: unsigned :5;
[; ;pic18f87j10.h: 4792: unsigned LE5 :1;
[; ;pic18f87j10.h: 4793: };
[; ;pic18f87j10.h: 4794: struct {
[; ;pic18f87j10.h: 4795: unsigned :6;
[; ;pic18f87j10.h: 4796: unsigned LE6 :1;
[; ;pic18f87j10.h: 4797: };
[; ;pic18f87j10.h: 4798: struct {
[; ;pic18f87j10.h: 4799: unsigned :7;
[; ;pic18f87j10.h: 4800: unsigned LE7 :1;
[; ;pic18f87j10.h: 4801: };
[; ;pic18f87j10.h: 4802: } LATEbits_t;
[; ;pic18f87j10.h: 4803: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f87j10.h: 4887: extern volatile unsigned char LATF @ 0xF8E;
"4889
[; ;pic18f87j10.h: 4889: asm("LATF equ 0F8Eh");
[; <" LATF equ 0F8Eh ;# ">
[; ;pic18f87j10.h: 4892: typedef union {
[; ;pic18f87j10.h: 4893: struct {
[; ;pic18f87j10.h: 4894: unsigned :1;
[; ;pic18f87j10.h: 4895: unsigned LATF1 :1;
[; ;pic18f87j10.h: 4896: unsigned LATF2 :1;
[; ;pic18f87j10.h: 4897: unsigned LATF3 :1;
[; ;pic18f87j10.h: 4898: unsigned LATF4 :1;
[; ;pic18f87j10.h: 4899: unsigned LATF5 :1;
[; ;pic18f87j10.h: 4900: unsigned LATF6 :1;
[; ;pic18f87j10.h: 4901: unsigned LATF7 :1;
[; ;pic18f87j10.h: 4902: };
[; ;pic18f87j10.h: 4903: struct {
[; ;pic18f87j10.h: 4904: unsigned :1;
[; ;pic18f87j10.h: 4905: unsigned LF1 :1;
[; ;pic18f87j10.h: 4906: };
[; ;pic18f87j10.h: 4907: struct {
[; ;pic18f87j10.h: 4908: unsigned :2;
[; ;pic18f87j10.h: 4909: unsigned LF2 :1;
[; ;pic18f87j10.h: 4910: };
[; ;pic18f87j10.h: 4911: struct {
[; ;pic18f87j10.h: 4912: unsigned :3;
[; ;pic18f87j10.h: 4913: unsigned LF3 :1;
[; ;pic18f87j10.h: 4914: };
[; ;pic18f87j10.h: 4915: struct {
[; ;pic18f87j10.h: 4916: unsigned :4;
[; ;pic18f87j10.h: 4917: unsigned LF4 :1;
[; ;pic18f87j10.h: 4918: };
[; ;pic18f87j10.h: 4919: struct {
[; ;pic18f87j10.h: 4920: unsigned :5;
[; ;pic18f87j10.h: 4921: unsigned LF5 :1;
[; ;pic18f87j10.h: 4922: };
[; ;pic18f87j10.h: 4923: struct {
[; ;pic18f87j10.h: 4924: unsigned :6;
[; ;pic18f87j10.h: 4925: unsigned LF6 :1;
[; ;pic18f87j10.h: 4926: };
[; ;pic18f87j10.h: 4927: struct {
[; ;pic18f87j10.h: 4928: unsigned :7;
[; ;pic18f87j10.h: 4929: unsigned LF7 :1;
[; ;pic18f87j10.h: 4930: };
[; ;pic18f87j10.h: 4931: } LATFbits_t;
[; ;pic18f87j10.h: 4932: extern volatile LATFbits_t LATFbits @ 0xF8E;
[; ;pic18f87j10.h: 5006: extern volatile unsigned char LATG @ 0xF8F;
"5008
[; ;pic18f87j10.h: 5008: asm("LATG equ 0F8Fh");
[; <" LATG equ 0F8Fh ;# ">
[; ;pic18f87j10.h: 5011: typedef union {
[; ;pic18f87j10.h: 5012: struct {
[; ;pic18f87j10.h: 5013: unsigned LATG0 :1;
[; ;pic18f87j10.h: 5014: unsigned LATG1 :1;
[; ;pic18f87j10.h: 5015: unsigned LATG2 :1;
[; ;pic18f87j10.h: 5016: unsigned LATG3 :1;
[; ;pic18f87j10.h: 5017: unsigned LATG4 :1;
[; ;pic18f87j10.h: 5018: };
[; ;pic18f87j10.h: 5019: struct {
[; ;pic18f87j10.h: 5020: unsigned LG0 :1;
[; ;pic18f87j10.h: 5021: };
[; ;pic18f87j10.h: 5022: struct {
[; ;pic18f87j10.h: 5023: unsigned :1;
[; ;pic18f87j10.h: 5024: unsigned LG1 :1;
[; ;pic18f87j10.h: 5025: };
[; ;pic18f87j10.h: 5026: struct {
[; ;pic18f87j10.h: 5027: unsigned :2;
[; ;pic18f87j10.h: 5028: unsigned LG2 :1;
[; ;pic18f87j10.h: 5029: };
[; ;pic18f87j10.h: 5030: struct {
[; ;pic18f87j10.h: 5031: unsigned :3;
[; ;pic18f87j10.h: 5032: unsigned LG3 :1;
[; ;pic18f87j10.h: 5033: };
[; ;pic18f87j10.h: 5034: struct {
[; ;pic18f87j10.h: 5035: unsigned :4;
[; ;pic18f87j10.h: 5036: unsigned LG4 :1;
[; ;pic18f87j10.h: 5037: };
[; ;pic18f87j10.h: 5038: } LATGbits_t;
[; ;pic18f87j10.h: 5039: extern volatile LATGbits_t LATGbits @ 0xF8F;
[; ;pic18f87j10.h: 5093: extern volatile unsigned char LATH @ 0xF90;
"5095
[; ;pic18f87j10.h: 5095: asm("LATH equ 0F90h");
[; <" LATH equ 0F90h ;# ">
[; ;pic18f87j10.h: 5098: typedef union {
[; ;pic18f87j10.h: 5099: struct {
[; ;pic18f87j10.h: 5100: unsigned LATH0 :1;
[; ;pic18f87j10.h: 5101: unsigned LATH1 :1;
[; ;pic18f87j10.h: 5102: unsigned LATH2 :1;
[; ;pic18f87j10.h: 5103: unsigned LATH3 :1;
[; ;pic18f87j10.h: 5104: unsigned LATH4 :1;
[; ;pic18f87j10.h: 5105: unsigned LATH5 :1;
[; ;pic18f87j10.h: 5106: unsigned LATH6 :1;
[; ;pic18f87j10.h: 5107: unsigned LATH7 :1;
[; ;pic18f87j10.h: 5108: };
[; ;pic18f87j10.h: 5109: struct {
[; ;pic18f87j10.h: 5110: unsigned LH0 :1;
[; ;pic18f87j10.h: 5111: };
[; ;pic18f87j10.h: 5112: struct {
[; ;pic18f87j10.h: 5113: unsigned :1;
[; ;pic18f87j10.h: 5114: unsigned LH1 :1;
[; ;pic18f87j10.h: 5115: };
[; ;pic18f87j10.h: 5116: struct {
[; ;pic18f87j10.h: 5117: unsigned :2;
[; ;pic18f87j10.h: 5118: unsigned LH2 :1;
[; ;pic18f87j10.h: 5119: };
[; ;pic18f87j10.h: 5120: struct {
[; ;pic18f87j10.h: 5121: unsigned :3;
[; ;pic18f87j10.h: 5122: unsigned LH3 :1;
[; ;pic18f87j10.h: 5123: };
[; ;pic18f87j10.h: 5124: struct {
[; ;pic18f87j10.h: 5125: unsigned :4;
[; ;pic18f87j10.h: 5126: unsigned LH4 :1;
[; ;pic18f87j10.h: 5127: };
[; ;pic18f87j10.h: 5128: struct {
[; ;pic18f87j10.h: 5129: unsigned :5;
[; ;pic18f87j10.h: 5130: unsigned LH5 :1;
[; ;pic18f87j10.h: 5131: };
[; ;pic18f87j10.h: 5132: struct {
[; ;pic18f87j10.h: 5133: unsigned :6;
[; ;pic18f87j10.h: 5134: unsigned LH6 :1;
[; ;pic18f87j10.h: 5135: };
[; ;pic18f87j10.h: 5136: struct {
[; ;pic18f87j10.h: 5137: unsigned :7;
[; ;pic18f87j10.h: 5138: unsigned LH7 :1;
[; ;pic18f87j10.h: 5139: };
[; ;pic18f87j10.h: 5140: } LATHbits_t;
[; ;pic18f87j10.h: 5141: extern volatile LATHbits_t LATHbits @ 0xF90;
[; ;pic18f87j10.h: 5225: extern volatile unsigned char LATJ @ 0xF91;
"5227
[; ;pic18f87j10.h: 5227: asm("LATJ equ 0F91h");
[; <" LATJ equ 0F91h ;# ">
[; ;pic18f87j10.h: 5230: typedef union {
[; ;pic18f87j10.h: 5231: struct {
[; ;pic18f87j10.h: 5232: unsigned LATJ0 :1;
[; ;pic18f87j10.h: 5233: unsigned LATJ1 :1;
[; ;pic18f87j10.h: 5234: unsigned LATJ2 :1;
[; ;pic18f87j10.h: 5235: unsigned LATJ3 :1;
[; ;pic18f87j10.h: 5236: unsigned LATJ4 :1;
[; ;pic18f87j10.h: 5237: unsigned LATJ5 :1;
[; ;pic18f87j10.h: 5238: unsigned LATJ6 :1;
[; ;pic18f87j10.h: 5239: unsigned LATJ7 :1;
[; ;pic18f87j10.h: 5240: };
[; ;pic18f87j10.h: 5241: struct {
[; ;pic18f87j10.h: 5242: unsigned LJ0 :1;
[; ;pic18f87j10.h: 5243: };
[; ;pic18f87j10.h: 5244: struct {
[; ;pic18f87j10.h: 5245: unsigned :1;
[; ;pic18f87j10.h: 5246: unsigned LJ1 :1;
[; ;pic18f87j10.h: 5247: };
[; ;pic18f87j10.h: 5248: struct {
[; ;pic18f87j10.h: 5249: unsigned :2;
[; ;pic18f87j10.h: 5250: unsigned LJ2 :1;
[; ;pic18f87j10.h: 5251: };
[; ;pic18f87j10.h: 5252: struct {
[; ;pic18f87j10.h: 5253: unsigned :3;
[; ;pic18f87j10.h: 5254: unsigned LJ3 :1;
[; ;pic18f87j10.h: 5255: };
[; ;pic18f87j10.h: 5256: struct {
[; ;pic18f87j10.h: 5257: unsigned :4;
[; ;pic18f87j10.h: 5258: unsigned LJ4 :1;
[; ;pic18f87j10.h: 5259: };
[; ;pic18f87j10.h: 5260: struct {
[; ;pic18f87j10.h: 5261: unsigned :5;
[; ;pic18f87j10.h: 5262: unsigned LJ5 :1;
[; ;pic18f87j10.h: 5263: };
[; ;pic18f87j10.h: 5264: struct {
[; ;pic18f87j10.h: 5265: unsigned :6;
[; ;pic18f87j10.h: 5266: unsigned LJ6 :1;
[; ;pic18f87j10.h: 5267: };
[; ;pic18f87j10.h: 5268: struct {
[; ;pic18f87j10.h: 5269: unsigned :7;
[; ;pic18f87j10.h: 5270: unsigned LJ7 :1;
[; ;pic18f87j10.h: 5271: };
[; ;pic18f87j10.h: 5272: } LATJbits_t;
[; ;pic18f87j10.h: 5273: extern volatile LATJbits_t LATJbits @ 0xF91;
[; ;pic18f87j10.h: 5357: extern volatile unsigned char TRISA @ 0xF92;
"5359
[; ;pic18f87j10.h: 5359: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f87j10.h: 5362: extern volatile unsigned char DDRA @ 0xF92;
"5364
[; ;pic18f87j10.h: 5364: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f87j10.h: 5367: typedef union {
[; ;pic18f87j10.h: 5368: struct {
[; ;pic18f87j10.h: 5369: unsigned TRISA0 :1;
[; ;pic18f87j10.h: 5370: unsigned TRISA1 :1;
[; ;pic18f87j10.h: 5371: unsigned TRISA2 :1;
[; ;pic18f87j10.h: 5372: unsigned TRISA3 :1;
[; ;pic18f87j10.h: 5373: unsigned TRISA4 :1;
[; ;pic18f87j10.h: 5374: unsigned TRISA5 :1;
[; ;pic18f87j10.h: 5375: };
[; ;pic18f87j10.h: 5376: struct {
[; ;pic18f87j10.h: 5377: unsigned RA0 :1;
[; ;pic18f87j10.h: 5378: unsigned RA1 :1;
[; ;pic18f87j10.h: 5379: unsigned RA2 :1;
[; ;pic18f87j10.h: 5380: unsigned RA3 :1;
[; ;pic18f87j10.h: 5381: unsigned RA4 :1;
[; ;pic18f87j10.h: 5382: unsigned RA5 :1;
[; ;pic18f87j10.h: 5383: };
[; ;pic18f87j10.h: 5384: } TRISAbits_t;
[; ;pic18f87j10.h: 5385: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f87j10.h: 5448: typedef union {
[; ;pic18f87j10.h: 5449: struct {
[; ;pic18f87j10.h: 5450: unsigned TRISA0 :1;
[; ;pic18f87j10.h: 5451: unsigned TRISA1 :1;
[; ;pic18f87j10.h: 5452: unsigned TRISA2 :1;
[; ;pic18f87j10.h: 5453: unsigned TRISA3 :1;
[; ;pic18f87j10.h: 5454: unsigned TRISA4 :1;
[; ;pic18f87j10.h: 5455: unsigned TRISA5 :1;
[; ;pic18f87j10.h: 5456: };
[; ;pic18f87j10.h: 5457: struct {
[; ;pic18f87j10.h: 5458: unsigned RA0 :1;
[; ;pic18f87j10.h: 5459: unsigned RA1 :1;
[; ;pic18f87j10.h: 5460: unsigned RA2 :1;
[; ;pic18f87j10.h: 5461: unsigned RA3 :1;
[; ;pic18f87j10.h: 5462: unsigned RA4 :1;
[; ;pic18f87j10.h: 5463: unsigned RA5 :1;
[; ;pic18f87j10.h: 5464: };
[; ;pic18f87j10.h: 5465: } DDRAbits_t;
[; ;pic18f87j10.h: 5466: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f87j10.h: 5530: extern volatile unsigned char TRISB @ 0xF93;
"5532
[; ;pic18f87j10.h: 5532: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f87j10.h: 5535: extern volatile unsigned char DDRB @ 0xF93;
"5537
[; ;pic18f87j10.h: 5537: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f87j10.h: 5540: typedef union {
[; ;pic18f87j10.h: 5541: struct {
[; ;pic18f87j10.h: 5542: unsigned TRISB0 :1;
[; ;pic18f87j10.h: 5543: unsigned TRISB1 :1;
[; ;pic18f87j10.h: 5544: unsigned TRISB2 :1;
[; ;pic18f87j10.h: 5545: unsigned TRISB3 :1;
[; ;pic18f87j10.h: 5546: unsigned TRISB4 :1;
[; ;pic18f87j10.h: 5547: unsigned TRISB5 :1;
[; ;pic18f87j10.h: 5548: unsigned TRISB6 :1;
[; ;pic18f87j10.h: 5549: unsigned TRISB7 :1;
[; ;pic18f87j10.h: 5550: };
[; ;pic18f87j10.h: 5551: struct {
[; ;pic18f87j10.h: 5552: unsigned RB0 :1;
[; ;pic18f87j10.h: 5553: unsigned RB1 :1;
[; ;pic18f87j10.h: 5554: unsigned RB2 :1;
[; ;pic18f87j10.h: 5555: unsigned RB3 :1;
[; ;pic18f87j10.h: 5556: unsigned RB4 :1;
[; ;pic18f87j10.h: 5557: unsigned RB5 :1;
[; ;pic18f87j10.h: 5558: unsigned RB6 :1;
[; ;pic18f87j10.h: 5559: unsigned RB7 :1;
[; ;pic18f87j10.h: 5560: };
[; ;pic18f87j10.h: 5561: } TRISBbits_t;
[; ;pic18f87j10.h: 5562: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f87j10.h: 5645: typedef union {
[; ;pic18f87j10.h: 5646: struct {
[; ;pic18f87j10.h: 5647: unsigned TRISB0 :1;
[; ;pic18f87j10.h: 5648: unsigned TRISB1 :1;
[; ;pic18f87j10.h: 5649: unsigned TRISB2 :1;
[; ;pic18f87j10.h: 5650: unsigned TRISB3 :1;
[; ;pic18f87j10.h: 5651: unsigned TRISB4 :1;
[; ;pic18f87j10.h: 5652: unsigned TRISB5 :1;
[; ;pic18f87j10.h: 5653: unsigned TRISB6 :1;
[; ;pic18f87j10.h: 5654: unsigned TRISB7 :1;
[; ;pic18f87j10.h: 5655: };
[; ;pic18f87j10.h: 5656: struct {
[; ;pic18f87j10.h: 5657: unsigned RB0 :1;
[; ;pic18f87j10.h: 5658: unsigned RB1 :1;
[; ;pic18f87j10.h: 5659: unsigned RB2 :1;
[; ;pic18f87j10.h: 5660: unsigned RB3 :1;
[; ;pic18f87j10.h: 5661: unsigned RB4 :1;
[; ;pic18f87j10.h: 5662: unsigned RB5 :1;
[; ;pic18f87j10.h: 5663: unsigned RB6 :1;
[; ;pic18f87j10.h: 5664: unsigned RB7 :1;
[; ;pic18f87j10.h: 5665: };
[; ;pic18f87j10.h: 5666: } DDRBbits_t;
[; ;pic18f87j10.h: 5667: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f87j10.h: 5751: extern volatile unsigned char TRISC @ 0xF94;
"5753
[; ;pic18f87j10.h: 5753: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f87j10.h: 5756: extern volatile unsigned char DDRC @ 0xF94;
"5758
[; ;pic18f87j10.h: 5758: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f87j10.h: 5761: typedef union {
[; ;pic18f87j10.h: 5762: struct {
[; ;pic18f87j10.h: 5763: unsigned TRISC0 :1;
[; ;pic18f87j10.h: 5764: unsigned TRISC1 :1;
[; ;pic18f87j10.h: 5765: unsigned TRISC2 :1;
[; ;pic18f87j10.h: 5766: unsigned TRISC3 :1;
[; ;pic18f87j10.h: 5767: unsigned TRISC4 :1;
[; ;pic18f87j10.h: 5768: unsigned TRISC5 :1;
[; ;pic18f87j10.h: 5769: unsigned TRISC6 :1;
[; ;pic18f87j10.h: 5770: unsigned TRISC7 :1;
[; ;pic18f87j10.h: 5771: };
[; ;pic18f87j10.h: 5772: struct {
[; ;pic18f87j10.h: 5773: unsigned RC0 :1;
[; ;pic18f87j10.h: 5774: unsigned RC1 :1;
[; ;pic18f87j10.h: 5775: unsigned RC2 :1;
[; ;pic18f87j10.h: 5776: unsigned RC3 :1;
[; ;pic18f87j10.h: 5777: unsigned RC4 :1;
[; ;pic18f87j10.h: 5778: unsigned RC5 :1;
[; ;pic18f87j10.h: 5779: unsigned RC6 :1;
[; ;pic18f87j10.h: 5780: unsigned RC7 :1;
[; ;pic18f87j10.h: 5781: };
[; ;pic18f87j10.h: 5782: } TRISCbits_t;
[; ;pic18f87j10.h: 5783: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f87j10.h: 5866: typedef union {
[; ;pic18f87j10.h: 5867: struct {
[; ;pic18f87j10.h: 5868: unsigned TRISC0 :1;
[; ;pic18f87j10.h: 5869: unsigned TRISC1 :1;
[; ;pic18f87j10.h: 5870: unsigned TRISC2 :1;
[; ;pic18f87j10.h: 5871: unsigned TRISC3 :1;
[; ;pic18f87j10.h: 5872: unsigned TRISC4 :1;
[; ;pic18f87j10.h: 5873: unsigned TRISC5 :1;
[; ;pic18f87j10.h: 5874: unsigned TRISC6 :1;
[; ;pic18f87j10.h: 5875: unsigned TRISC7 :1;
[; ;pic18f87j10.h: 5876: };
[; ;pic18f87j10.h: 5877: struct {
[; ;pic18f87j10.h: 5878: unsigned RC0 :1;
[; ;pic18f87j10.h: 5879: unsigned RC1 :1;
[; ;pic18f87j10.h: 5880: unsigned RC2 :1;
[; ;pic18f87j10.h: 5881: unsigned RC3 :1;
[; ;pic18f87j10.h: 5882: unsigned RC4 :1;
[; ;pic18f87j10.h: 5883: unsigned RC5 :1;
[; ;pic18f87j10.h: 5884: unsigned RC6 :1;
[; ;pic18f87j10.h: 5885: unsigned RC7 :1;
[; ;pic18f87j10.h: 5886: };
[; ;pic18f87j10.h: 5887: } DDRCbits_t;
[; ;pic18f87j10.h: 5888: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f87j10.h: 5972: extern volatile unsigned char TRISD @ 0xF95;
"5974
[; ;pic18f87j10.h: 5974: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f87j10.h: 5977: extern volatile unsigned char DDRD @ 0xF95;
"5979
[; ;pic18f87j10.h: 5979: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f87j10.h: 5982: typedef union {
[; ;pic18f87j10.h: 5983: struct {
[; ;pic18f87j10.h: 5984: unsigned TRISD0 :1;
[; ;pic18f87j10.h: 5985: unsigned TRISD1 :1;
[; ;pic18f87j10.h: 5986: unsigned TRISD2 :1;
[; ;pic18f87j10.h: 5987: unsigned TRISD3 :1;
[; ;pic18f87j10.h: 5988: unsigned TRISD4 :1;
[; ;pic18f87j10.h: 5989: unsigned TRISD5 :1;
[; ;pic18f87j10.h: 5990: unsigned TRISD6 :1;
[; ;pic18f87j10.h: 5991: unsigned TRISD7 :1;
[; ;pic18f87j10.h: 5992: };
[; ;pic18f87j10.h: 5993: struct {
[; ;pic18f87j10.h: 5994: unsigned RD0 :1;
[; ;pic18f87j10.h: 5995: unsigned RD1 :1;
[; ;pic18f87j10.h: 5996: unsigned RD2 :1;
[; ;pic18f87j10.h: 5997: unsigned RD3 :1;
[; ;pic18f87j10.h: 5998: unsigned RD4 :1;
[; ;pic18f87j10.h: 5999: unsigned RD5 :1;
[; ;pic18f87j10.h: 6000: unsigned RD6 :1;
[; ;pic18f87j10.h: 6001: unsigned RD7 :1;
[; ;pic18f87j10.h: 6002: };
[; ;pic18f87j10.h: 6003: } TRISDbits_t;
[; ;pic18f87j10.h: 6004: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f87j10.h: 6087: typedef union {
[; ;pic18f87j10.h: 6088: struct {
[; ;pic18f87j10.h: 6089: unsigned TRISD0 :1;
[; ;pic18f87j10.h: 6090: unsigned TRISD1 :1;
[; ;pic18f87j10.h: 6091: unsigned TRISD2 :1;
[; ;pic18f87j10.h: 6092: unsigned TRISD3 :1;
[; ;pic18f87j10.h: 6093: unsigned TRISD4 :1;
[; ;pic18f87j10.h: 6094: unsigned TRISD5 :1;
[; ;pic18f87j10.h: 6095: unsigned TRISD6 :1;
[; ;pic18f87j10.h: 6096: unsigned TRISD7 :1;
[; ;pic18f87j10.h: 6097: };
[; ;pic18f87j10.h: 6098: struct {
[; ;pic18f87j10.h: 6099: unsigned RD0 :1;
[; ;pic18f87j10.h: 6100: unsigned RD1 :1;
[; ;pic18f87j10.h: 6101: unsigned RD2 :1;
[; ;pic18f87j10.h: 6102: unsigned RD3 :1;
[; ;pic18f87j10.h: 6103: unsigned RD4 :1;
[; ;pic18f87j10.h: 6104: unsigned RD5 :1;
[; ;pic18f87j10.h: 6105: unsigned RD6 :1;
[; ;pic18f87j10.h: 6106: unsigned RD7 :1;
[; ;pic18f87j10.h: 6107: };
[; ;pic18f87j10.h: 6108: } DDRDbits_t;
[; ;pic18f87j10.h: 6109: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f87j10.h: 6193: extern volatile unsigned char TRISE @ 0xF96;
"6195
[; ;pic18f87j10.h: 6195: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f87j10.h: 6198: extern volatile unsigned char DDRE @ 0xF96;
"6200
[; ;pic18f87j10.h: 6200: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f87j10.h: 6203: typedef union {
[; ;pic18f87j10.h: 6204: struct {
[; ;pic18f87j10.h: 6205: unsigned TRISE0 :1;
[; ;pic18f87j10.h: 6206: unsigned TRISE1 :1;
[; ;pic18f87j10.h: 6207: unsigned TRISE2 :1;
[; ;pic18f87j10.h: 6208: unsigned TRISE3 :1;
[; ;pic18f87j10.h: 6209: unsigned TRISE4 :1;
[; ;pic18f87j10.h: 6210: unsigned TRISE5 :1;
[; ;pic18f87j10.h: 6211: unsigned TRISE6 :1;
[; ;pic18f87j10.h: 6212: unsigned TRISE7 :1;
[; ;pic18f87j10.h: 6213: };
[; ;pic18f87j10.h: 6214: struct {
[; ;pic18f87j10.h: 6215: unsigned RE0 :1;
[; ;pic18f87j10.h: 6216: unsigned RE1 :1;
[; ;pic18f87j10.h: 6217: unsigned RE2 :1;
[; ;pic18f87j10.h: 6218: unsigned RE3 :1;
[; ;pic18f87j10.h: 6219: unsigned RE4 :1;
[; ;pic18f87j10.h: 6220: unsigned RE5 :1;
[; ;pic18f87j10.h: 6221: unsigned RE6 :1;
[; ;pic18f87j10.h: 6222: unsigned RE7 :1;
[; ;pic18f87j10.h: 6223: };
[; ;pic18f87j10.h: 6224: } TRISEbits_t;
[; ;pic18f87j10.h: 6225: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f87j10.h: 6308: typedef union {
[; ;pic18f87j10.h: 6309: struct {
[; ;pic18f87j10.h: 6310: unsigned TRISE0 :1;
[; ;pic18f87j10.h: 6311: unsigned TRISE1 :1;
[; ;pic18f87j10.h: 6312: unsigned TRISE2 :1;
[; ;pic18f87j10.h: 6313: unsigned TRISE3 :1;
[; ;pic18f87j10.h: 6314: unsigned TRISE4 :1;
[; ;pic18f87j10.h: 6315: unsigned TRISE5 :1;
[; ;pic18f87j10.h: 6316: unsigned TRISE6 :1;
[; ;pic18f87j10.h: 6317: unsigned TRISE7 :1;
[; ;pic18f87j10.h: 6318: };
[; ;pic18f87j10.h: 6319: struct {
[; ;pic18f87j10.h: 6320: unsigned RE0 :1;
[; ;pic18f87j10.h: 6321: unsigned RE1 :1;
[; ;pic18f87j10.h: 6322: unsigned RE2 :1;
[; ;pic18f87j10.h: 6323: unsigned RE3 :1;
[; ;pic18f87j10.h: 6324: unsigned RE4 :1;
[; ;pic18f87j10.h: 6325: unsigned RE5 :1;
[; ;pic18f87j10.h: 6326: unsigned RE6 :1;
[; ;pic18f87j10.h: 6327: unsigned RE7 :1;
[; ;pic18f87j10.h: 6328: };
[; ;pic18f87j10.h: 6329: } DDREbits_t;
[; ;pic18f87j10.h: 6330: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f87j10.h: 6414: extern volatile unsigned char TRISF @ 0xF97;
"6416
[; ;pic18f87j10.h: 6416: asm("TRISF equ 0F97h");
[; <" TRISF equ 0F97h ;# ">
[; ;pic18f87j10.h: 6419: extern volatile unsigned char DDRF @ 0xF97;
"6421
[; ;pic18f87j10.h: 6421: asm("DDRF equ 0F97h");
[; <" DDRF equ 0F97h ;# ">
[; ;pic18f87j10.h: 6424: typedef union {
[; ;pic18f87j10.h: 6425: struct {
[; ;pic18f87j10.h: 6426: unsigned :1;
[; ;pic18f87j10.h: 6427: unsigned TRISF1 :1;
[; ;pic18f87j10.h: 6428: unsigned TRISF2 :1;
[; ;pic18f87j10.h: 6429: unsigned TRISF3 :1;
[; ;pic18f87j10.h: 6430: unsigned TRISF4 :1;
[; ;pic18f87j10.h: 6431: unsigned TRISF5 :1;
[; ;pic18f87j10.h: 6432: unsigned TRISF6 :1;
[; ;pic18f87j10.h: 6433: unsigned TRISF7 :1;
[; ;pic18f87j10.h: 6434: };
[; ;pic18f87j10.h: 6435: struct {
[; ;pic18f87j10.h: 6436: unsigned :1;
[; ;pic18f87j10.h: 6437: unsigned RF1 :1;
[; ;pic18f87j10.h: 6438: unsigned RF2 :1;
[; ;pic18f87j10.h: 6439: unsigned RF3 :1;
[; ;pic18f87j10.h: 6440: unsigned RF4 :1;
[; ;pic18f87j10.h: 6441: unsigned RF5 :1;
[; ;pic18f87j10.h: 6442: unsigned RF6 :1;
[; ;pic18f87j10.h: 6443: unsigned RF7 :1;
[; ;pic18f87j10.h: 6444: };
[; ;pic18f87j10.h: 6445: } TRISFbits_t;
[; ;pic18f87j10.h: 6446: extern volatile TRISFbits_t TRISFbits @ 0xF97;
[; ;pic18f87j10.h: 6519: typedef union {
[; ;pic18f87j10.h: 6520: struct {
[; ;pic18f87j10.h: 6521: unsigned :1;
[; ;pic18f87j10.h: 6522: unsigned TRISF1 :1;
[; ;pic18f87j10.h: 6523: unsigned TRISF2 :1;
[; ;pic18f87j10.h: 6524: unsigned TRISF3 :1;
[; ;pic18f87j10.h: 6525: unsigned TRISF4 :1;
[; ;pic18f87j10.h: 6526: unsigned TRISF5 :1;
[; ;pic18f87j10.h: 6527: unsigned TRISF6 :1;
[; ;pic18f87j10.h: 6528: unsigned TRISF7 :1;
[; ;pic18f87j10.h: 6529: };
[; ;pic18f87j10.h: 6530: struct {
[; ;pic18f87j10.h: 6531: unsigned :1;
[; ;pic18f87j10.h: 6532: unsigned RF1 :1;
[; ;pic18f87j10.h: 6533: unsigned RF2 :1;
[; ;pic18f87j10.h: 6534: unsigned RF3 :1;
[; ;pic18f87j10.h: 6535: unsigned RF4 :1;
[; ;pic18f87j10.h: 6536: unsigned RF5 :1;
[; ;pic18f87j10.h: 6537: unsigned RF6 :1;
[; ;pic18f87j10.h: 6538: unsigned RF7 :1;
[; ;pic18f87j10.h: 6539: };
[; ;pic18f87j10.h: 6540: } DDRFbits_t;
[; ;pic18f87j10.h: 6541: extern volatile DDRFbits_t DDRFbits @ 0xF97;
[; ;pic18f87j10.h: 6615: extern volatile unsigned char TRISG @ 0xF98;
"6617
[; ;pic18f87j10.h: 6617: asm("TRISG equ 0F98h");
[; <" TRISG equ 0F98h ;# ">
[; ;pic18f87j10.h: 6620: extern volatile unsigned char DDRG @ 0xF98;
"6622
[; ;pic18f87j10.h: 6622: asm("DDRG equ 0F98h");
[; <" DDRG equ 0F98h ;# ">
[; ;pic18f87j10.h: 6625: typedef union {
[; ;pic18f87j10.h: 6626: struct {
[; ;pic18f87j10.h: 6627: unsigned TRISG0 :1;
[; ;pic18f87j10.h: 6628: unsigned TRISG1 :1;
[; ;pic18f87j10.h: 6629: unsigned TRISG2 :1;
[; ;pic18f87j10.h: 6630: unsigned TRISG3 :1;
[; ;pic18f87j10.h: 6631: unsigned TRISG4 :1;
[; ;pic18f87j10.h: 6632: };
[; ;pic18f87j10.h: 6633: struct {
[; ;pic18f87j10.h: 6634: unsigned RG0 :1;
[; ;pic18f87j10.h: 6635: unsigned RG1 :1;
[; ;pic18f87j10.h: 6636: unsigned RG2 :1;
[; ;pic18f87j10.h: 6637: unsigned RG3 :1;
[; ;pic18f87j10.h: 6638: unsigned RG4 :1;
[; ;pic18f87j10.h: 6639: };
[; ;pic18f87j10.h: 6640: } TRISGbits_t;
[; ;pic18f87j10.h: 6641: extern volatile TRISGbits_t TRISGbits @ 0xF98;
[; ;pic18f87j10.h: 6694: typedef union {
[; ;pic18f87j10.h: 6695: struct {
[; ;pic18f87j10.h: 6696: unsigned TRISG0 :1;
[; ;pic18f87j10.h: 6697: unsigned TRISG1 :1;
[; ;pic18f87j10.h: 6698: unsigned TRISG2 :1;
[; ;pic18f87j10.h: 6699: unsigned TRISG3 :1;
[; ;pic18f87j10.h: 6700: unsigned TRISG4 :1;
[; ;pic18f87j10.h: 6701: };
[; ;pic18f87j10.h: 6702: struct {
[; ;pic18f87j10.h: 6703: unsigned RG0 :1;
[; ;pic18f87j10.h: 6704: unsigned RG1 :1;
[; ;pic18f87j10.h: 6705: unsigned RG2 :1;
[; ;pic18f87j10.h: 6706: unsigned RG3 :1;
[; ;pic18f87j10.h: 6707: unsigned RG4 :1;
[; ;pic18f87j10.h: 6708: };
[; ;pic18f87j10.h: 6709: } DDRGbits_t;
[; ;pic18f87j10.h: 6710: extern volatile DDRGbits_t DDRGbits @ 0xF98;
[; ;pic18f87j10.h: 6764: extern volatile unsigned char TRISH @ 0xF99;
"6766
[; ;pic18f87j10.h: 6766: asm("TRISH equ 0F99h");
[; <" TRISH equ 0F99h ;# ">
[; ;pic18f87j10.h: 6769: extern volatile unsigned char DDRH @ 0xF99;
"6771
[; ;pic18f87j10.h: 6771: asm("DDRH equ 0F99h");
[; <" DDRH equ 0F99h ;# ">
[; ;pic18f87j10.h: 6774: typedef union {
[; ;pic18f87j10.h: 6775: struct {
[; ;pic18f87j10.h: 6776: unsigned TRISH0 :1;
[; ;pic18f87j10.h: 6777: unsigned TRISH1 :1;
[; ;pic18f87j10.h: 6778: unsigned TRISH2 :1;
[; ;pic18f87j10.h: 6779: unsigned TRISH3 :1;
[; ;pic18f87j10.h: 6780: unsigned TRISH4 :1;
[; ;pic18f87j10.h: 6781: unsigned TRISH5 :1;
[; ;pic18f87j10.h: 6782: unsigned TRISH6 :1;
[; ;pic18f87j10.h: 6783: unsigned TRISH7 :1;
[; ;pic18f87j10.h: 6784: };
[; ;pic18f87j10.h: 6785: struct {
[; ;pic18f87j10.h: 6786: unsigned RH0 :1;
[; ;pic18f87j10.h: 6787: unsigned RH1 :1;
[; ;pic18f87j10.h: 6788: unsigned RH2 :1;
[; ;pic18f87j10.h: 6789: unsigned RH3 :1;
[; ;pic18f87j10.h: 6790: unsigned RH4 :1;
[; ;pic18f87j10.h: 6791: unsigned RH5 :1;
[; ;pic18f87j10.h: 6792: unsigned RH6 :1;
[; ;pic18f87j10.h: 6793: unsigned RH7 :1;
[; ;pic18f87j10.h: 6794: };
[; ;pic18f87j10.h: 6795: } TRISHbits_t;
[; ;pic18f87j10.h: 6796: extern volatile TRISHbits_t TRISHbits @ 0xF99;
[; ;pic18f87j10.h: 6879: typedef union {
[; ;pic18f87j10.h: 6880: struct {
[; ;pic18f87j10.h: 6881: unsigned TRISH0 :1;
[; ;pic18f87j10.h: 6882: unsigned TRISH1 :1;
[; ;pic18f87j10.h: 6883: unsigned TRISH2 :1;
[; ;pic18f87j10.h: 6884: unsigned TRISH3 :1;
[; ;pic18f87j10.h: 6885: unsigned TRISH4 :1;
[; ;pic18f87j10.h: 6886: unsigned TRISH5 :1;
[; ;pic18f87j10.h: 6887: unsigned TRISH6 :1;
[; ;pic18f87j10.h: 6888: unsigned TRISH7 :1;
[; ;pic18f87j10.h: 6889: };
[; ;pic18f87j10.h: 6890: struct {
[; ;pic18f87j10.h: 6891: unsigned RH0 :1;
[; ;pic18f87j10.h: 6892: unsigned RH1 :1;
[; ;pic18f87j10.h: 6893: unsigned RH2 :1;
[; ;pic18f87j10.h: 6894: unsigned RH3 :1;
[; ;pic18f87j10.h: 6895: unsigned RH4 :1;
[; ;pic18f87j10.h: 6896: unsigned RH5 :1;
[; ;pic18f87j10.h: 6897: unsigned RH6 :1;
[; ;pic18f87j10.h: 6898: unsigned RH7 :1;
[; ;pic18f87j10.h: 6899: };
[; ;pic18f87j10.h: 6900: } DDRHbits_t;
[; ;pic18f87j10.h: 6901: extern volatile DDRHbits_t DDRHbits @ 0xF99;
[; ;pic18f87j10.h: 6985: extern volatile unsigned char TRISJ @ 0xF9A;
"6987
[; ;pic18f87j10.h: 6987: asm("TRISJ equ 0F9Ah");
[; <" TRISJ equ 0F9Ah ;# ">
[; ;pic18f87j10.h: 6990: extern volatile unsigned char DDRJ @ 0xF9A;
"6992
[; ;pic18f87j10.h: 6992: asm("DDRJ equ 0F9Ah");
[; <" DDRJ equ 0F9Ah ;# ">
[; ;pic18f87j10.h: 6995: typedef union {
[; ;pic18f87j10.h: 6996: struct {
[; ;pic18f87j10.h: 6997: unsigned TRISJ0 :1;
[; ;pic18f87j10.h: 6998: unsigned TRISJ1 :1;
[; ;pic18f87j10.h: 6999: unsigned TRISJ2 :1;
[; ;pic18f87j10.h: 7000: unsigned TRISJ3 :1;
[; ;pic18f87j10.h: 7001: unsigned TRISJ4 :1;
[; ;pic18f87j10.h: 7002: unsigned TRISJ5 :1;
[; ;pic18f87j10.h: 7003: unsigned TRISJ6 :1;
[; ;pic18f87j10.h: 7004: unsigned TRISJ7 :1;
[; ;pic18f87j10.h: 7005: };
[; ;pic18f87j10.h: 7006: struct {
[; ;pic18f87j10.h: 7007: unsigned RJ0 :1;
[; ;pic18f87j10.h: 7008: unsigned RJ1 :1;
[; ;pic18f87j10.h: 7009: unsigned RJ2 :1;
[; ;pic18f87j10.h: 7010: unsigned RJ3 :1;
[; ;pic18f87j10.h: 7011: unsigned RJ4 :1;
[; ;pic18f87j10.h: 7012: unsigned RJ5 :1;
[; ;pic18f87j10.h: 7013: unsigned RJ6 :1;
[; ;pic18f87j10.h: 7014: unsigned RJ7 :1;
[; ;pic18f87j10.h: 7015: };
[; ;pic18f87j10.h: 7016: } TRISJbits_t;
[; ;pic18f87j10.h: 7017: extern volatile TRISJbits_t TRISJbits @ 0xF9A;
[; ;pic18f87j10.h: 7100: typedef union {
[; ;pic18f87j10.h: 7101: struct {
[; ;pic18f87j10.h: 7102: unsigned TRISJ0 :1;
[; ;pic18f87j10.h: 7103: unsigned TRISJ1 :1;
[; ;pic18f87j10.h: 7104: unsigned TRISJ2 :1;
[; ;pic18f87j10.h: 7105: unsigned TRISJ3 :1;
[; ;pic18f87j10.h: 7106: unsigned TRISJ4 :1;
[; ;pic18f87j10.h: 7107: unsigned TRISJ5 :1;
[; ;pic18f87j10.h: 7108: unsigned TRISJ6 :1;
[; ;pic18f87j10.h: 7109: unsigned TRISJ7 :1;
[; ;pic18f87j10.h: 7110: };
[; ;pic18f87j10.h: 7111: struct {
[; ;pic18f87j10.h: 7112: unsigned RJ0 :1;
[; ;pic18f87j10.h: 7113: unsigned RJ1 :1;
[; ;pic18f87j10.h: 7114: unsigned RJ2 :1;
[; ;pic18f87j10.h: 7115: unsigned RJ3 :1;
[; ;pic18f87j10.h: 7116: unsigned RJ4 :1;
[; ;pic18f87j10.h: 7117: unsigned RJ5 :1;
[; ;pic18f87j10.h: 7118: unsigned RJ6 :1;
[; ;pic18f87j10.h: 7119: unsigned RJ7 :1;
[; ;pic18f87j10.h: 7120: };
[; ;pic18f87j10.h: 7121: } DDRJbits_t;
[; ;pic18f87j10.h: 7122: extern volatile DDRJbits_t DDRJbits @ 0xF9A;
[; ;pic18f87j10.h: 7206: extern volatile unsigned char OSCTUNE @ 0xF9B;
"7208
[; ;pic18f87j10.h: 7208: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f87j10.h: 7211: typedef union {
[; ;pic18f87j10.h: 7212: struct {
[; ;pic18f87j10.h: 7213: unsigned :6;
[; ;pic18f87j10.h: 7214: unsigned PLLEN :1;
[; ;pic18f87j10.h: 7215: };
[; ;pic18f87j10.h: 7216: } OSCTUNEbits_t;
[; ;pic18f87j10.h: 7217: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f87j10.h: 7226: extern volatile unsigned char MEMCON @ 0xF9C;
"7228
[; ;pic18f87j10.h: 7228: asm("MEMCON equ 0F9Ch");
[; <" MEMCON equ 0F9Ch ;# ">
[; ;pic18f87j10.h: 7231: typedef union {
[; ;pic18f87j10.h: 7232: struct {
[; ;pic18f87j10.h: 7233: unsigned WM :2;
[; ;pic18f87j10.h: 7234: unsigned :2;
[; ;pic18f87j10.h: 7235: unsigned WAIT :2;
[; ;pic18f87j10.h: 7236: unsigned :1;
[; ;pic18f87j10.h: 7237: unsigned EBDIS :1;
[; ;pic18f87j10.h: 7238: };
[; ;pic18f87j10.h: 7239: struct {
[; ;pic18f87j10.h: 7240: unsigned WM0 :1;
[; ;pic18f87j10.h: 7241: unsigned WM1 :1;
[; ;pic18f87j10.h: 7242: unsigned :2;
[; ;pic18f87j10.h: 7243: unsigned WAIT0 :1;
[; ;pic18f87j10.h: 7244: unsigned WAIT1 :1;
[; ;pic18f87j10.h: 7245: };
[; ;pic18f87j10.h: 7246: } MEMCONbits_t;
[; ;pic18f87j10.h: 7247: extern volatile MEMCONbits_t MEMCONbits @ 0xF9C;
[; ;pic18f87j10.h: 7286: extern volatile unsigned char PIE1 @ 0xF9D;
"7288
[; ;pic18f87j10.h: 7288: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f87j10.h: 7291: typedef union {
[; ;pic18f87j10.h: 7292: struct {
[; ;pic18f87j10.h: 7293: unsigned TMR1IE :1;
[; ;pic18f87j10.h: 7294: unsigned TMR2IE :1;
[; ;pic18f87j10.h: 7295: unsigned CCP1IE :1;
[; ;pic18f87j10.h: 7296: unsigned SSP1IE :1;
[; ;pic18f87j10.h: 7297: unsigned TX1IE :1;
[; ;pic18f87j10.h: 7298: unsigned RC1IE :1;
[; ;pic18f87j10.h: 7299: unsigned ADIE :1;
[; ;pic18f87j10.h: 7300: unsigned PSPIE :1;
[; ;pic18f87j10.h: 7301: };
[; ;pic18f87j10.h: 7302: struct {
[; ;pic18f87j10.h: 7303: unsigned :2;
[; ;pic18f87j10.h: 7304: unsigned CCPIE :1;
[; ;pic18f87j10.h: 7305: unsigned SSPIE :1;
[; ;pic18f87j10.h: 7306: unsigned TXIE :1;
[; ;pic18f87j10.h: 7307: unsigned RCIE :1;
[; ;pic18f87j10.h: 7308: };
[; ;pic18f87j10.h: 7309: } PIE1bits_t;
[; ;pic18f87j10.h: 7310: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f87j10.h: 7374: extern volatile unsigned char PIR1 @ 0xF9E;
"7376
[; ;pic18f87j10.h: 7376: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f87j10.h: 7379: typedef union {
[; ;pic18f87j10.h: 7380: struct {
[; ;pic18f87j10.h: 7381: unsigned TMR1IF :1;
[; ;pic18f87j10.h: 7382: unsigned TMR2IF :1;
[; ;pic18f87j10.h: 7383: unsigned CCP1IF :1;
[; ;pic18f87j10.h: 7384: unsigned SSP1IF :1;
[; ;pic18f87j10.h: 7385: unsigned TX1IF :1;
[; ;pic18f87j10.h: 7386: unsigned RC1IF :1;
[; ;pic18f87j10.h: 7387: unsigned ADIF :1;
[; ;pic18f87j10.h: 7388: unsigned PSPIF :1;
[; ;pic18f87j10.h: 7389: };
[; ;pic18f87j10.h: 7390: struct {
[; ;pic18f87j10.h: 7391: unsigned :2;
[; ;pic18f87j10.h: 7392: unsigned CCPIF :1;
[; ;pic18f87j10.h: 7393: unsigned SSPIF :1;
[; ;pic18f87j10.h: 7394: unsigned TXIF :1;
[; ;pic18f87j10.h: 7395: unsigned RCIF :1;
[; ;pic18f87j10.h: 7396: };
[; ;pic18f87j10.h: 7397: } PIR1bits_t;
[; ;pic18f87j10.h: 7398: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f87j10.h: 7462: extern volatile unsigned char IPR1 @ 0xF9F;
"7464
[; ;pic18f87j10.h: 7464: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f87j10.h: 7467: typedef union {
[; ;pic18f87j10.h: 7468: struct {
[; ;pic18f87j10.h: 7469: unsigned TMR1IP :1;
[; ;pic18f87j10.h: 7470: unsigned TMR2IP :1;
[; ;pic18f87j10.h: 7471: unsigned CCP1IP :1;
[; ;pic18f87j10.h: 7472: unsigned SSP1IP :1;
[; ;pic18f87j10.h: 7473: unsigned TX1IP :1;
[; ;pic18f87j10.h: 7474: unsigned RC1IP :1;
[; ;pic18f87j10.h: 7475: unsigned ADIP :1;
[; ;pic18f87j10.h: 7476: unsigned PSPIP :1;
[; ;pic18f87j10.h: 7477: };
[; ;pic18f87j10.h: 7478: struct {
[; ;pic18f87j10.h: 7479: unsigned :2;
[; ;pic18f87j10.h: 7480: unsigned CCPIP :1;
[; ;pic18f87j10.h: 7481: unsigned SSPIP :1;
[; ;pic18f87j10.h: 7482: unsigned TXIP :1;
[; ;pic18f87j10.h: 7483: unsigned RCIP :1;
[; ;pic18f87j10.h: 7484: };
[; ;pic18f87j10.h: 7485: } IPR1bits_t;
[; ;pic18f87j10.h: 7486: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f87j10.h: 7550: extern volatile unsigned char PIE2 @ 0xFA0;
"7552
[; ;pic18f87j10.h: 7552: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f87j10.h: 7555: typedef union {
[; ;pic18f87j10.h: 7556: struct {
[; ;pic18f87j10.h: 7557: unsigned CCP2IE :1;
[; ;pic18f87j10.h: 7558: unsigned TMR3IE :1;
[; ;pic18f87j10.h: 7559: unsigned :1;
[; ;pic18f87j10.h: 7560: unsigned BCL1IE :1;
[; ;pic18f87j10.h: 7561: unsigned :2;
[; ;pic18f87j10.h: 7562: unsigned CMIE :1;
[; ;pic18f87j10.h: 7563: unsigned OSCFIE :1;
[; ;pic18f87j10.h: 7564: };
[; ;pic18f87j10.h: 7565: struct {
[; ;pic18f87j10.h: 7566: unsigned :3;
[; ;pic18f87j10.h: 7567: unsigned BCLIE :1;
[; ;pic18f87j10.h: 7568: };
[; ;pic18f87j10.h: 7569: } PIE2bits_t;
[; ;pic18f87j10.h: 7570: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f87j10.h: 7604: extern volatile unsigned char PIR2 @ 0xFA1;
"7606
[; ;pic18f87j10.h: 7606: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f87j10.h: 7609: typedef union {
[; ;pic18f87j10.h: 7610: struct {
[; ;pic18f87j10.h: 7611: unsigned CCP2IF :1;
[; ;pic18f87j10.h: 7612: unsigned TMR3IF :1;
[; ;pic18f87j10.h: 7613: unsigned :1;
[; ;pic18f87j10.h: 7614: unsigned BCL1IF :1;
[; ;pic18f87j10.h: 7615: unsigned :2;
[; ;pic18f87j10.h: 7616: unsigned CMIF :1;
[; ;pic18f87j10.h: 7617: unsigned OSCFIF :1;
[; ;pic18f87j10.h: 7618: };
[; ;pic18f87j10.h: 7619: struct {
[; ;pic18f87j10.h: 7620: unsigned :3;
[; ;pic18f87j10.h: 7621: unsigned BCLIF :1;
[; ;pic18f87j10.h: 7622: };
[; ;pic18f87j10.h: 7623: } PIR2bits_t;
[; ;pic18f87j10.h: 7624: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f87j10.h: 7658: extern volatile unsigned char IPR2 @ 0xFA2;
"7660
[; ;pic18f87j10.h: 7660: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f87j10.h: 7663: typedef union {
[; ;pic18f87j10.h: 7664: struct {
[; ;pic18f87j10.h: 7665: unsigned CCP2IP :1;
[; ;pic18f87j10.h: 7666: unsigned TMR3IP :1;
[; ;pic18f87j10.h: 7667: unsigned :1;
[; ;pic18f87j10.h: 7668: unsigned BCL1IP :1;
[; ;pic18f87j10.h: 7669: unsigned :2;
[; ;pic18f87j10.h: 7670: unsigned CMIP :1;
[; ;pic18f87j10.h: 7671: unsigned OSCFIP :1;
[; ;pic18f87j10.h: 7672: };
[; ;pic18f87j10.h: 7673: struct {
[; ;pic18f87j10.h: 7674: unsigned :3;
[; ;pic18f87j10.h: 7675: unsigned BCLIP :1;
[; ;pic18f87j10.h: 7676: };
[; ;pic18f87j10.h: 7677: } IPR2bits_t;
[; ;pic18f87j10.h: 7678: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f87j10.h: 7712: extern volatile unsigned char PIE3 @ 0xFA3;
"7714
[; ;pic18f87j10.h: 7714: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f87j10.h: 7717: typedef union {
[; ;pic18f87j10.h: 7718: struct {
[; ;pic18f87j10.h: 7719: unsigned CCP3IE :1;
[; ;pic18f87j10.h: 7720: unsigned CCP4IE :1;
[; ;pic18f87j10.h: 7721: unsigned CCP5IE :1;
[; ;pic18f87j10.h: 7722: unsigned TMR4IE :1;
[; ;pic18f87j10.h: 7723: unsigned TX2IE :1;
[; ;pic18f87j10.h: 7724: unsigned RC2IE :1;
[; ;pic18f87j10.h: 7725: unsigned BCL2IE :1;
[; ;pic18f87j10.h: 7726: unsigned SSP2IE :1;
[; ;pic18f87j10.h: 7727: };
[; ;pic18f87j10.h: 7728: struct {
[; ;pic18f87j10.h: 7729: unsigned RXB0IE :1;
[; ;pic18f87j10.h: 7730: };
[; ;pic18f87j10.h: 7731: struct {
[; ;pic18f87j10.h: 7732: unsigned :1;
[; ;pic18f87j10.h: 7733: unsigned RXB1IE :1;
[; ;pic18f87j10.h: 7734: };
[; ;pic18f87j10.h: 7735: struct {
[; ;pic18f87j10.h: 7736: unsigned :1;
[; ;pic18f87j10.h: 7737: unsigned RXBNIE :1;
[; ;pic18f87j10.h: 7738: };
[; ;pic18f87j10.h: 7739: struct {
[; ;pic18f87j10.h: 7740: unsigned :2;
[; ;pic18f87j10.h: 7741: unsigned TXB0IE :1;
[; ;pic18f87j10.h: 7742: };
[; ;pic18f87j10.h: 7743: struct {
[; ;pic18f87j10.h: 7744: unsigned :3;
[; ;pic18f87j10.h: 7745: unsigned TXB1IE :1;
[; ;pic18f87j10.h: 7746: };
[; ;pic18f87j10.h: 7747: struct {
[; ;pic18f87j10.h: 7748: unsigned :4;
[; ;pic18f87j10.h: 7749: unsigned TXB2IE :1;
[; ;pic18f87j10.h: 7750: };
[; ;pic18f87j10.h: 7751: struct {
[; ;pic18f87j10.h: 7752: unsigned :4;
[; ;pic18f87j10.h: 7753: unsigned TXBNIE :1;
[; ;pic18f87j10.h: 7754: };
[; ;pic18f87j10.h: 7755: } PIE3bits_t;
[; ;pic18f87j10.h: 7756: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f87j10.h: 7835: extern volatile unsigned char PIR3 @ 0xFA4;
"7837
[; ;pic18f87j10.h: 7837: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f87j10.h: 7840: typedef union {
[; ;pic18f87j10.h: 7841: struct {
[; ;pic18f87j10.h: 7842: unsigned CCP3IF :1;
[; ;pic18f87j10.h: 7843: unsigned CCP4IF :1;
[; ;pic18f87j10.h: 7844: unsigned CCP5IF :1;
[; ;pic18f87j10.h: 7845: unsigned TMR4IF :1;
[; ;pic18f87j10.h: 7846: unsigned TX2IF :1;
[; ;pic18f87j10.h: 7847: unsigned RC2IF :1;
[; ;pic18f87j10.h: 7848: unsigned BCL2IF :1;
[; ;pic18f87j10.h: 7849: unsigned SSP2IF :1;
[; ;pic18f87j10.h: 7850: };
[; ;pic18f87j10.h: 7851: struct {
[; ;pic18f87j10.h: 7852: unsigned :1;
[; ;pic18f87j10.h: 7853: unsigned RXBNIF :1;
[; ;pic18f87j10.h: 7854: };
[; ;pic18f87j10.h: 7855: struct {
[; ;pic18f87j10.h: 7856: unsigned :4;
[; ;pic18f87j10.h: 7857: unsigned TXBNIF :1;
[; ;pic18f87j10.h: 7858: };
[; ;pic18f87j10.h: 7859: } PIR3bits_t;
[; ;pic18f87j10.h: 7860: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f87j10.h: 7914: extern volatile unsigned char IPR3 @ 0xFA5;
"7916
[; ;pic18f87j10.h: 7916: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f87j10.h: 7919: typedef union {
[; ;pic18f87j10.h: 7920: struct {
[; ;pic18f87j10.h: 7921: unsigned CCP3IP :1;
[; ;pic18f87j10.h: 7922: unsigned CCP4IP :1;
[; ;pic18f87j10.h: 7923: unsigned CCP5IP :1;
[; ;pic18f87j10.h: 7924: unsigned TMR4IP :1;
[; ;pic18f87j10.h: 7925: unsigned TX2IP :1;
[; ;pic18f87j10.h: 7926: unsigned RC2IP :1;
[; ;pic18f87j10.h: 7927: unsigned BCL2IP :1;
[; ;pic18f87j10.h: 7928: unsigned SSP2IP :1;
[; ;pic18f87j10.h: 7929: };
[; ;pic18f87j10.h: 7930: struct {
[; ;pic18f87j10.h: 7931: unsigned :1;
[; ;pic18f87j10.h: 7932: unsigned RXBNIP :1;
[; ;pic18f87j10.h: 7933: };
[; ;pic18f87j10.h: 7934: struct {
[; ;pic18f87j10.h: 7935: unsigned :4;
[; ;pic18f87j10.h: 7936: unsigned TXBNIP :1;
[; ;pic18f87j10.h: 7937: };
[; ;pic18f87j10.h: 7938: } IPR3bits_t;
[; ;pic18f87j10.h: 7939: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f87j10.h: 7993: extern volatile unsigned char EECON1 @ 0xFA6;
"7995
[; ;pic18f87j10.h: 7995: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f87j10.h: 7998: typedef union {
[; ;pic18f87j10.h: 7999: struct {
[; ;pic18f87j10.h: 8000: unsigned :1;
[; ;pic18f87j10.h: 8001: unsigned WR :1;
[; ;pic18f87j10.h: 8002: unsigned WREN :1;
[; ;pic18f87j10.h: 8003: unsigned WRERR :1;
[; ;pic18f87j10.h: 8004: unsigned FREE :1;
[; ;pic18f87j10.h: 8005: };
[; ;pic18f87j10.h: 8006: } EECON1bits_t;
[; ;pic18f87j10.h: 8007: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f87j10.h: 8031: extern volatile unsigned char EECON2 @ 0xFA7;
"8033
[; ;pic18f87j10.h: 8033: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f87j10.h: 8037: extern volatile unsigned char RCSTA1 @ 0xFAB;
"8039
[; ;pic18f87j10.h: 8039: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f87j10.h: 8042: extern volatile unsigned char RCSTA @ 0xFAB;
"8044
[; ;pic18f87j10.h: 8044: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f87j10.h: 8047: typedef union {
[; ;pic18f87j10.h: 8048: struct {
[; ;pic18f87j10.h: 8049: unsigned RX9D :1;
[; ;pic18f87j10.h: 8050: unsigned OERR :1;
[; ;pic18f87j10.h: 8051: unsigned FERR :1;
[; ;pic18f87j10.h: 8052: unsigned ADDEN :1;
[; ;pic18f87j10.h: 8053: unsigned CREN :1;
[; ;pic18f87j10.h: 8054: unsigned SREN :1;
[; ;pic18f87j10.h: 8055: unsigned RX9 :1;
[; ;pic18f87j10.h: 8056: unsigned SPEN :1;
[; ;pic18f87j10.h: 8057: };
[; ;pic18f87j10.h: 8058: struct {
[; ;pic18f87j10.h: 8059: unsigned RCD8 :1;
[; ;pic18f87j10.h: 8060: unsigned :5;
[; ;pic18f87j10.h: 8061: unsigned RC9 :1;
[; ;pic18f87j10.h: 8062: };
[; ;pic18f87j10.h: 8063: struct {
[; ;pic18f87j10.h: 8064: unsigned :6;
[; ;pic18f87j10.h: 8065: unsigned NOT_RC8 :1;
[; ;pic18f87j10.h: 8066: };
[; ;pic18f87j10.h: 8067: struct {
[; ;pic18f87j10.h: 8068: unsigned :6;
[; ;pic18f87j10.h: 8069: unsigned nRC8 :1;
[; ;pic18f87j10.h: 8070: };
[; ;pic18f87j10.h: 8071: struct {
[; ;pic18f87j10.h: 8072: unsigned :6;
[; ;pic18f87j10.h: 8073: unsigned RC8_9 :1;
[; ;pic18f87j10.h: 8074: };
[; ;pic18f87j10.h: 8075: struct {
[; ;pic18f87j10.h: 8076: unsigned RX9D1 :1;
[; ;pic18f87j10.h: 8077: unsigned OERR1 :1;
[; ;pic18f87j10.h: 8078: unsigned FERR1 :1;
[; ;pic18f87j10.h: 8079: unsigned ADDEN1 :1;
[; ;pic18f87j10.h: 8080: unsigned CREN1 :1;
[; ;pic18f87j10.h: 8081: unsigned SREN1 :1;
[; ;pic18f87j10.h: 8082: unsigned RX91 :1;
[; ;pic18f87j10.h: 8083: unsigned SPEN1 :1;
[; ;pic18f87j10.h: 8084: };
[; ;pic18f87j10.h: 8085: struct {
[; ;pic18f87j10.h: 8086: unsigned :5;
[; ;pic18f87j10.h: 8087: unsigned SRENA :1;
[; ;pic18f87j10.h: 8088: };
[; ;pic18f87j10.h: 8089: } RCSTA1bits_t;
[; ;pic18f87j10.h: 8090: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f87j10.h: 8203: typedef union {
[; ;pic18f87j10.h: 8204: struct {
[; ;pic18f87j10.h: 8205: unsigned RX9D :1;
[; ;pic18f87j10.h: 8206: unsigned OERR :1;
[; ;pic18f87j10.h: 8207: unsigned FERR :1;
[; ;pic18f87j10.h: 8208: unsigned ADDEN :1;
[; ;pic18f87j10.h: 8209: unsigned CREN :1;
[; ;pic18f87j10.h: 8210: unsigned SREN :1;
[; ;pic18f87j10.h: 8211: unsigned RX9 :1;
[; ;pic18f87j10.h: 8212: unsigned SPEN :1;
[; ;pic18f87j10.h: 8213: };
[; ;pic18f87j10.h: 8214: struct {
[; ;pic18f87j10.h: 8215: unsigned RCD8 :1;
[; ;pic18f87j10.h: 8216: unsigned :5;
[; ;pic18f87j10.h: 8217: unsigned RC9 :1;
[; ;pic18f87j10.h: 8218: };
[; ;pic18f87j10.h: 8219: struct {
[; ;pic18f87j10.h: 8220: unsigned :6;
[; ;pic18f87j10.h: 8221: unsigned NOT_RC8 :1;
[; ;pic18f87j10.h: 8222: };
[; ;pic18f87j10.h: 8223: struct {
[; ;pic18f87j10.h: 8224: unsigned :6;
[; ;pic18f87j10.h: 8225: unsigned nRC8 :1;
[; ;pic18f87j10.h: 8226: };
[; ;pic18f87j10.h: 8227: struct {
[; ;pic18f87j10.h: 8228: unsigned :6;
[; ;pic18f87j10.h: 8229: unsigned RC8_9 :1;
[; ;pic18f87j10.h: 8230: };
[; ;pic18f87j10.h: 8231: struct {
[; ;pic18f87j10.h: 8232: unsigned RX9D1 :1;
[; ;pic18f87j10.h: 8233: unsigned OERR1 :1;
[; ;pic18f87j10.h: 8234: unsigned FERR1 :1;
[; ;pic18f87j10.h: 8235: unsigned ADDEN1 :1;
[; ;pic18f87j10.h: 8236: unsigned CREN1 :1;
[; ;pic18f87j10.h: 8237: unsigned SREN1 :1;
[; ;pic18f87j10.h: 8238: unsigned RX91 :1;
[; ;pic18f87j10.h: 8239: unsigned SPEN1 :1;
[; ;pic18f87j10.h: 8240: };
[; ;pic18f87j10.h: 8241: struct {
[; ;pic18f87j10.h: 8242: unsigned :5;
[; ;pic18f87j10.h: 8243: unsigned SRENA :1;
[; ;pic18f87j10.h: 8244: };
[; ;pic18f87j10.h: 8245: } RCSTAbits_t;
[; ;pic18f87j10.h: 8246: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f87j10.h: 8360: extern volatile unsigned char TXSTA1 @ 0xFAC;
"8362
[; ;pic18f87j10.h: 8362: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f87j10.h: 8365: extern volatile unsigned char TXSTA @ 0xFAC;
"8367
[; ;pic18f87j10.h: 8367: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f87j10.h: 8370: typedef union {
[; ;pic18f87j10.h: 8371: struct {
[; ;pic18f87j10.h: 8372: unsigned TX9D :1;
[; ;pic18f87j10.h: 8373: unsigned TRMT :1;
[; ;pic18f87j10.h: 8374: unsigned BRGH :1;
[; ;pic18f87j10.h: 8375: unsigned SENDB :1;
[; ;pic18f87j10.h: 8376: unsigned SYNC :1;
[; ;pic18f87j10.h: 8377: unsigned TXEN :1;
[; ;pic18f87j10.h: 8378: unsigned TX9 :1;
[; ;pic18f87j10.h: 8379: unsigned CSRC :1;
[; ;pic18f87j10.h: 8380: };
[; ;pic18f87j10.h: 8381: struct {
[; ;pic18f87j10.h: 8382: unsigned TXD8 :1;
[; ;pic18f87j10.h: 8383: unsigned :5;
[; ;pic18f87j10.h: 8384: unsigned TX8_9 :1;
[; ;pic18f87j10.h: 8385: };
[; ;pic18f87j10.h: 8386: struct {
[; ;pic18f87j10.h: 8387: unsigned :6;
[; ;pic18f87j10.h: 8388: unsigned NOT_TX8 :1;
[; ;pic18f87j10.h: 8389: };
[; ;pic18f87j10.h: 8390: struct {
[; ;pic18f87j10.h: 8391: unsigned :6;
[; ;pic18f87j10.h: 8392: unsigned nTX8 :1;
[; ;pic18f87j10.h: 8393: };
[; ;pic18f87j10.h: 8394: struct {
[; ;pic18f87j10.h: 8395: unsigned TX9D1 :1;
[; ;pic18f87j10.h: 8396: unsigned TRMT1 :1;
[; ;pic18f87j10.h: 8397: unsigned BRGH1 :1;
[; ;pic18f87j10.h: 8398: unsigned SENDB1 :1;
[; ;pic18f87j10.h: 8399: unsigned SYNC1 :1;
[; ;pic18f87j10.h: 8400: unsigned TXEN1 :1;
[; ;pic18f87j10.h: 8401: unsigned TX91 :1;
[; ;pic18f87j10.h: 8402: unsigned CSRC1 :1;
[; ;pic18f87j10.h: 8403: };
[; ;pic18f87j10.h: 8404: } TXSTA1bits_t;
[; ;pic18f87j10.h: 8405: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f87j10.h: 8508: typedef union {
[; ;pic18f87j10.h: 8509: struct {
[; ;pic18f87j10.h: 8510: unsigned TX9D :1;
[; ;pic18f87j10.h: 8511: unsigned TRMT :1;
[; ;pic18f87j10.h: 8512: unsigned BRGH :1;
[; ;pic18f87j10.h: 8513: unsigned SENDB :1;
[; ;pic18f87j10.h: 8514: unsigned SYNC :1;
[; ;pic18f87j10.h: 8515: unsigned TXEN :1;
[; ;pic18f87j10.h: 8516: unsigned TX9 :1;
[; ;pic18f87j10.h: 8517: unsigned CSRC :1;
[; ;pic18f87j10.h: 8518: };
[; ;pic18f87j10.h: 8519: struct {
[; ;pic18f87j10.h: 8520: unsigned TXD8 :1;
[; ;pic18f87j10.h: 8521: unsigned :5;
[; ;pic18f87j10.h: 8522: unsigned TX8_9 :1;
[; ;pic18f87j10.h: 8523: };
[; ;pic18f87j10.h: 8524: struct {
[; ;pic18f87j10.h: 8525: unsigned :6;
[; ;pic18f87j10.h: 8526: unsigned NOT_TX8 :1;
[; ;pic18f87j10.h: 8527: };
[; ;pic18f87j10.h: 8528: struct {
[; ;pic18f87j10.h: 8529: unsigned :6;
[; ;pic18f87j10.h: 8530: unsigned nTX8 :1;
[; ;pic18f87j10.h: 8531: };
[; ;pic18f87j10.h: 8532: struct {
[; ;pic18f87j10.h: 8533: unsigned TX9D1 :1;
[; ;pic18f87j10.h: 8534: unsigned TRMT1 :1;
[; ;pic18f87j10.h: 8535: unsigned BRGH1 :1;
[; ;pic18f87j10.h: 8536: unsigned SENDB1 :1;
[; ;pic18f87j10.h: 8537: unsigned SYNC1 :1;
[; ;pic18f87j10.h: 8538: unsigned TXEN1 :1;
[; ;pic18f87j10.h: 8539: unsigned TX91 :1;
[; ;pic18f87j10.h: 8540: unsigned CSRC1 :1;
[; ;pic18f87j10.h: 8541: };
[; ;pic18f87j10.h: 8542: } TXSTAbits_t;
[; ;pic18f87j10.h: 8543: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f87j10.h: 8647: extern volatile unsigned char TXREG1 @ 0xFAD;
"8649
[; ;pic18f87j10.h: 8649: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f87j10.h: 8652: extern volatile unsigned char TXREG @ 0xFAD;
"8654
[; ;pic18f87j10.h: 8654: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f87j10.h: 8658: extern volatile unsigned char RCREG1 @ 0xFAE;
"8660
[; ;pic18f87j10.h: 8660: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f87j10.h: 8663: extern volatile unsigned char RCREG @ 0xFAE;
"8665
[; ;pic18f87j10.h: 8665: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f87j10.h: 8669: extern volatile unsigned char SPBRG1 @ 0xFAF;
"8671
[; ;pic18f87j10.h: 8671: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f87j10.h: 8674: extern volatile unsigned char SPBRG @ 0xFAF;
"8676
[; ;pic18f87j10.h: 8676: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f87j10.h: 8680: extern volatile unsigned char PSPCON @ 0xFB0;
"8682
[; ;pic18f87j10.h: 8682: asm("PSPCON equ 0FB0h");
[; <" PSPCON equ 0FB0h ;# ">
[; ;pic18f87j10.h: 8685: typedef union {
[; ;pic18f87j10.h: 8686: struct {
[; ;pic18f87j10.h: 8687: unsigned :4;
[; ;pic18f87j10.h: 8688: unsigned PSPMODE :1;
[; ;pic18f87j10.h: 8689: unsigned IBOV :1;
[; ;pic18f87j10.h: 8690: unsigned OBF :1;
[; ;pic18f87j10.h: 8691: unsigned IBF :1;
[; ;pic18f87j10.h: 8692: };
[; ;pic18f87j10.h: 8693: } PSPCONbits_t;
[; ;pic18f87j10.h: 8694: extern volatile PSPCONbits_t PSPCONbits @ 0xFB0;
[; ;pic18f87j10.h: 8718: extern volatile unsigned char T3CON @ 0xFB1;
"8720
[; ;pic18f87j10.h: 8720: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f87j10.h: 8723: typedef union {
[; ;pic18f87j10.h: 8724: struct {
[; ;pic18f87j10.h: 8725: unsigned :2;
[; ;pic18f87j10.h: 8726: unsigned NOT_T3SYNC :1;
[; ;pic18f87j10.h: 8727: };
[; ;pic18f87j10.h: 8728: struct {
[; ;pic18f87j10.h: 8729: unsigned TMR3ON :1;
[; ;pic18f87j10.h: 8730: unsigned TMR3CS :1;
[; ;pic18f87j10.h: 8731: unsigned nT3SYNC :1;
[; ;pic18f87j10.h: 8732: unsigned T3CCP1 :1;
[; ;pic18f87j10.h: 8733: unsigned T3CKPS :2;
[; ;pic18f87j10.h: 8734: unsigned T3CCP2 :1;
[; ;pic18f87j10.h: 8735: unsigned RD16 :1;
[; ;pic18f87j10.h: 8736: };
[; ;pic18f87j10.h: 8737: struct {
[; ;pic18f87j10.h: 8738: unsigned :2;
[; ;pic18f87j10.h: 8739: unsigned T3SYNC :1;
[; ;pic18f87j10.h: 8740: unsigned :1;
[; ;pic18f87j10.h: 8741: unsigned T3CKPS0 :1;
[; ;pic18f87j10.h: 8742: unsigned T3CKPS1 :1;
[; ;pic18f87j10.h: 8743: };
[; ;pic18f87j10.h: 8744: struct {
[; ;pic18f87j10.h: 8745: unsigned :2;
[; ;pic18f87j10.h: 8746: unsigned T3INSYNC :1;
[; ;pic18f87j10.h: 8747: };
[; ;pic18f87j10.h: 8748: struct {
[; ;pic18f87j10.h: 8749: unsigned :7;
[; ;pic18f87j10.h: 8750: unsigned RD163 :1;
[; ;pic18f87j10.h: 8751: };
[; ;pic18f87j10.h: 8752: struct {
[; ;pic18f87j10.h: 8753: unsigned :3;
[; ;pic18f87j10.h: 8754: unsigned SOSCEN3 :1;
[; ;pic18f87j10.h: 8755: };
[; ;pic18f87j10.h: 8756: struct {
[; ;pic18f87j10.h: 8757: unsigned :7;
[; ;pic18f87j10.h: 8758: unsigned T3RD16 :1;
[; ;pic18f87j10.h: 8759: };
[; ;pic18f87j10.h: 8760: } T3CONbits_t;
[; ;pic18f87j10.h: 8761: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f87j10.h: 8840: extern volatile unsigned short TMR3 @ 0xFB2;
"8842
[; ;pic18f87j10.h: 8842: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f87j10.h: 8846: extern volatile unsigned char TMR3L @ 0xFB2;
"8848
[; ;pic18f87j10.h: 8848: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f87j10.h: 8852: extern volatile unsigned char TMR3H @ 0xFB3;
"8854
[; ;pic18f87j10.h: 8854: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f87j10.h: 8858: extern volatile unsigned char CMCON @ 0xFB4;
"8860
[; ;pic18f87j10.h: 8860: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f87j10.h: 8863: typedef union {
[; ;pic18f87j10.h: 8864: struct {
[; ;pic18f87j10.h: 8865: unsigned CM :3;
[; ;pic18f87j10.h: 8866: unsigned CIS :1;
[; ;pic18f87j10.h: 8867: unsigned C1INV :1;
[; ;pic18f87j10.h: 8868: unsigned C2INV :1;
[; ;pic18f87j10.h: 8869: unsigned C1OUT :1;
[; ;pic18f87j10.h: 8870: unsigned C2OUT :1;
[; ;pic18f87j10.h: 8871: };
[; ;pic18f87j10.h: 8872: struct {
[; ;pic18f87j10.h: 8873: unsigned CM0 :1;
[; ;pic18f87j10.h: 8874: unsigned CM1 :1;
[; ;pic18f87j10.h: 8875: unsigned CM2 :1;
[; ;pic18f87j10.h: 8876: };
[; ;pic18f87j10.h: 8877: struct {
[; ;pic18f87j10.h: 8878: unsigned CMEN0 :1;
[; ;pic18f87j10.h: 8879: };
[; ;pic18f87j10.h: 8880: struct {
[; ;pic18f87j10.h: 8881: unsigned :1;
[; ;pic18f87j10.h: 8882: unsigned CMEN1 :1;
[; ;pic18f87j10.h: 8883: };
[; ;pic18f87j10.h: 8884: struct {
[; ;pic18f87j10.h: 8885: unsigned :2;
[; ;pic18f87j10.h: 8886: unsigned CMEN2 :1;
[; ;pic18f87j10.h: 8887: };
[; ;pic18f87j10.h: 8888: } CMCONbits_t;
[; ;pic18f87j10.h: 8889: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f87j10.h: 8953: extern volatile unsigned char CVRCON @ 0xFB5;
"8955
[; ;pic18f87j10.h: 8955: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f87j10.h: 8958: typedef union {
[; ;pic18f87j10.h: 8959: struct {
[; ;pic18f87j10.h: 8960: unsigned CVR :4;
[; ;pic18f87j10.h: 8961: unsigned CVRSS :1;
[; ;pic18f87j10.h: 8962: unsigned CVRR :1;
[; ;pic18f87j10.h: 8963: unsigned CVROE :1;
[; ;pic18f87j10.h: 8964: unsigned CVREN :1;
[; ;pic18f87j10.h: 8965: };
[; ;pic18f87j10.h: 8966: struct {
[; ;pic18f87j10.h: 8967: unsigned CVR0 :1;
[; ;pic18f87j10.h: 8968: unsigned CVR1 :1;
[; ;pic18f87j10.h: 8969: unsigned CVR2 :1;
[; ;pic18f87j10.h: 8970: unsigned CVR3 :1;
[; ;pic18f87j10.h: 8971: };
[; ;pic18f87j10.h: 8972: struct {
[; ;pic18f87j10.h: 8973: unsigned :6;
[; ;pic18f87j10.h: 8974: unsigned CVROEN :1;
[; ;pic18f87j10.h: 8975: };
[; ;pic18f87j10.h: 8976: } CVRCONbits_t;
[; ;pic18f87j10.h: 8977: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f87j10.h: 9031: extern volatile unsigned char ECCP1AS @ 0xFB6;
"9033
[; ;pic18f87j10.h: 9033: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f87j10.h: 9036: typedef union {
[; ;pic18f87j10.h: 9037: struct {
[; ;pic18f87j10.h: 9038: unsigned PSSBD :2;
[; ;pic18f87j10.h: 9039: unsigned PSSAC :2;
[; ;pic18f87j10.h: 9040: unsigned ECCPAS :3;
[; ;pic18f87j10.h: 9041: unsigned ECCPASE :1;
[; ;pic18f87j10.h: 9042: };
[; ;pic18f87j10.h: 9043: struct {
[; ;pic18f87j10.h: 9044: unsigned PSSBD0 :1;
[; ;pic18f87j10.h: 9045: unsigned PSSBD1 :1;
[; ;pic18f87j10.h: 9046: unsigned PSSAC0 :1;
[; ;pic18f87j10.h: 9047: unsigned PSSAC1 :1;
[; ;pic18f87j10.h: 9048: unsigned ECCPAS0 :1;
[; ;pic18f87j10.h: 9049: unsigned ECCPAS1 :1;
[; ;pic18f87j10.h: 9050: unsigned ECCPAS2 :1;
[; ;pic18f87j10.h: 9051: };
[; ;pic18f87j10.h: 9052: struct {
[; ;pic18f87j10.h: 9053: unsigned PSS1BD0 :1;
[; ;pic18f87j10.h: 9054: unsigned PSS1BD1 :1;
[; ;pic18f87j10.h: 9055: unsigned PSS1AC0 :1;
[; ;pic18f87j10.h: 9056: unsigned PSS1AC1 :1;
[; ;pic18f87j10.h: 9057: unsigned ECCP1AS0 :1;
[; ;pic18f87j10.h: 9058: unsigned ECCP1AS1 :1;
[; ;pic18f87j10.h: 9059: unsigned ECCP1AS2 :1;
[; ;pic18f87j10.h: 9060: unsigned ECCP1ASE :1;
[; ;pic18f87j10.h: 9061: };
[; ;pic18f87j10.h: 9062: } ECCP1ASbits_t;
[; ;pic18f87j10.h: 9063: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f87j10.h: 9162: extern volatile unsigned char ECCP3CON @ 0xFB7;
"9164
[; ;pic18f87j10.h: 9164: asm("ECCP3CON equ 0FB7h");
[; <" ECCP3CON equ 0FB7h ;# ">
[; ;pic18f87j10.h: 9167: extern volatile unsigned char CCP3CON @ 0xFB7;
"9169
[; ;pic18f87j10.h: 9169: asm("CCP3CON equ 0FB7h");
[; <" CCP3CON equ 0FB7h ;# ">
[; ;pic18f87j10.h: 9172: typedef union {
[; ;pic18f87j10.h: 9173: struct {
[; ;pic18f87j10.h: 9174: unsigned CCP3M :4;
[; ;pic18f87j10.h: 9175: unsigned DC3B :2;
[; ;pic18f87j10.h: 9176: unsigned P3M :2;
[; ;pic18f87j10.h: 9177: };
[; ;pic18f87j10.h: 9178: struct {
[; ;pic18f87j10.h: 9179: unsigned CCP3M0 :1;
[; ;pic18f87j10.h: 9180: unsigned CCP3M1 :1;
[; ;pic18f87j10.h: 9181: unsigned CCP3M2 :1;
[; ;pic18f87j10.h: 9182: unsigned CCP3M3 :1;
[; ;pic18f87j10.h: 9183: unsigned DC3B0 :1;
[; ;pic18f87j10.h: 9184: unsigned DC3B1 :1;
[; ;pic18f87j10.h: 9185: unsigned P3M0 :1;
[; ;pic18f87j10.h: 9186: unsigned P3M1 :1;
[; ;pic18f87j10.h: 9187: };
[; ;pic18f87j10.h: 9188: struct {
[; ;pic18f87j10.h: 9189: unsigned :4;
[; ;pic18f87j10.h: 9190: unsigned CCP3Y :1;
[; ;pic18f87j10.h: 9191: unsigned CCP3X :1;
[; ;pic18f87j10.h: 9192: };
[; ;pic18f87j10.h: 9193: } ECCP3CONbits_t;
[; ;pic18f87j10.h: 9194: extern volatile ECCP3CONbits_t ECCP3CONbits @ 0xFB7;
[; ;pic18f87j10.h: 9262: typedef union {
[; ;pic18f87j10.h: 9263: struct {
[; ;pic18f87j10.h: 9264: unsigned CCP3M :4;
[; ;pic18f87j10.h: 9265: unsigned DC3B :2;
[; ;pic18f87j10.h: 9266: unsigned P3M :2;
[; ;pic18f87j10.h: 9267: };
[; ;pic18f87j10.h: 9268: struct {
[; ;pic18f87j10.h: 9269: unsigned CCP3M0 :1;
[; ;pic18f87j10.h: 9270: unsigned CCP3M1 :1;
[; ;pic18f87j10.h: 9271: unsigned CCP3M2 :1;
[; ;pic18f87j10.h: 9272: unsigned CCP3M3 :1;
[; ;pic18f87j10.h: 9273: unsigned DC3B0 :1;
[; ;pic18f87j10.h: 9274: unsigned DC3B1 :1;
[; ;pic18f87j10.h: 9275: unsigned P3M0 :1;
[; ;pic18f87j10.h: 9276: unsigned P3M1 :1;
[; ;pic18f87j10.h: 9277: };
[; ;pic18f87j10.h: 9278: struct {
[; ;pic18f87j10.h: 9279: unsigned :4;
[; ;pic18f87j10.h: 9280: unsigned CCP3Y :1;
[; ;pic18f87j10.h: 9281: unsigned CCP3X :1;
[; ;pic18f87j10.h: 9282: };
[; ;pic18f87j10.h: 9283: } CCP3CONbits_t;
[; ;pic18f87j10.h: 9284: extern volatile CCP3CONbits_t CCP3CONbits @ 0xFB7;
[; ;pic18f87j10.h: 9353: extern volatile unsigned short CCPR3 @ 0xFB8;
"9355
[; ;pic18f87j10.h: 9355: asm("CCPR3 equ 0FB8h");
[; <" CCPR3 equ 0FB8h ;# ">
[; ;pic18f87j10.h: 9359: extern volatile unsigned char CCPR3L @ 0xFB8;
"9361
[; ;pic18f87j10.h: 9361: asm("CCPR3L equ 0FB8h");
[; <" CCPR3L equ 0FB8h ;# ">
[; ;pic18f87j10.h: 9365: extern volatile unsigned char CCPR3H @ 0xFB9;
"9367
[; ;pic18f87j10.h: 9367: asm("CCPR3H equ 0FB9h");
[; <" CCPR3H equ 0FB9h ;# ">
[; ;pic18f87j10.h: 9371: extern volatile unsigned char ECCP2CON @ 0xFBA;
"9373
[; ;pic18f87j10.h: 9373: asm("ECCP2CON equ 0FBAh");
[; <" ECCP2CON equ 0FBAh ;# ">
[; ;pic18f87j10.h: 9376: extern volatile unsigned char CCP2CON @ 0xFBA;
"9378
[; ;pic18f87j10.h: 9378: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f87j10.h: 9381: typedef union {
[; ;pic18f87j10.h: 9382: struct {
[; ;pic18f87j10.h: 9383: unsigned CCP2M :4;
[; ;pic18f87j10.h: 9384: unsigned DC2B :2;
[; ;pic18f87j10.h: 9385: unsigned P2M :2;
[; ;pic18f87j10.h: 9386: };
[; ;pic18f87j10.h: 9387: struct {
[; ;pic18f87j10.h: 9388: unsigned CCP2M0 :1;
[; ;pic18f87j10.h: 9389: unsigned CCP2M1 :1;
[; ;pic18f87j10.h: 9390: unsigned CCP2M2 :1;
[; ;pic18f87j10.h: 9391: unsigned CCP2M3 :1;
[; ;pic18f87j10.h: 9392: unsigned DC2B0 :1;
[; ;pic18f87j10.h: 9393: unsigned DC2B1 :1;
[; ;pic18f87j10.h: 9394: unsigned P2M0 :1;
[; ;pic18f87j10.h: 9395: unsigned P2M1 :1;
[; ;pic18f87j10.h: 9396: };
[; ;pic18f87j10.h: 9397: struct {
[; ;pic18f87j10.h: 9398: unsigned :4;
[; ;pic18f87j10.h: 9399: unsigned CCP2Y :1;
[; ;pic18f87j10.h: 9400: unsigned CCP2X :1;
[; ;pic18f87j10.h: 9401: };
[; ;pic18f87j10.h: 9402: } ECCP2CONbits_t;
[; ;pic18f87j10.h: 9403: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xFBA;
[; ;pic18f87j10.h: 9471: typedef union {
[; ;pic18f87j10.h: 9472: struct {
[; ;pic18f87j10.h: 9473: unsigned CCP2M :4;
[; ;pic18f87j10.h: 9474: unsigned DC2B :2;
[; ;pic18f87j10.h: 9475: unsigned P2M :2;
[; ;pic18f87j10.h: 9476: };
[; ;pic18f87j10.h: 9477: struct {
[; ;pic18f87j10.h: 9478: unsigned CCP2M0 :1;
[; ;pic18f87j10.h: 9479: unsigned CCP2M1 :1;
[; ;pic18f87j10.h: 9480: unsigned CCP2M2 :1;
[; ;pic18f87j10.h: 9481: unsigned CCP2M3 :1;
[; ;pic18f87j10.h: 9482: unsigned DC2B0 :1;
[; ;pic18f87j10.h: 9483: unsigned DC2B1 :1;
[; ;pic18f87j10.h: 9484: unsigned P2M0 :1;
[; ;pic18f87j10.h: 9485: unsigned P2M1 :1;
[; ;pic18f87j10.h: 9486: };
[; ;pic18f87j10.h: 9487: struct {
[; ;pic18f87j10.h: 9488: unsigned :4;
[; ;pic18f87j10.h: 9489: unsigned CCP2Y :1;
[; ;pic18f87j10.h: 9490: unsigned CCP2X :1;
[; ;pic18f87j10.h: 9491: };
[; ;pic18f87j10.h: 9492: } CCP2CONbits_t;
[; ;pic18f87j10.h: 9493: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f87j10.h: 9562: extern volatile unsigned short CCPR2 @ 0xFBB;
"9564
[; ;pic18f87j10.h: 9564: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f87j10.h: 9568: extern volatile unsigned char CCPR2L @ 0xFBB;
"9570
[; ;pic18f87j10.h: 9570: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f87j10.h: 9574: extern volatile unsigned char CCPR2H @ 0xFBC;
"9576
[; ;pic18f87j10.h: 9576: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f87j10.h: 9580: extern volatile unsigned char ECCP1CON @ 0xFBD;
"9582
[; ;pic18f87j10.h: 9582: asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
[; ;pic18f87j10.h: 9585: extern volatile unsigned char CCP1CON @ 0xFBD;
"9587
[; ;pic18f87j10.h: 9587: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f87j10.h: 9590: typedef union {
[; ;pic18f87j10.h: 9591: struct {
[; ;pic18f87j10.h: 9592: unsigned CCP1M :4;
[; ;pic18f87j10.h: 9593: unsigned DC1B :2;
[; ;pic18f87j10.h: 9594: unsigned P1M :2;
[; ;pic18f87j10.h: 9595: };
[; ;pic18f87j10.h: 9596: struct {
[; ;pic18f87j10.h: 9597: unsigned CCP1M0 :1;
[; ;pic18f87j10.h: 9598: unsigned CCP1M1 :1;
[; ;pic18f87j10.h: 9599: unsigned CCP1M2 :1;
[; ;pic18f87j10.h: 9600: unsigned CCP1M3 :1;
[; ;pic18f87j10.h: 9601: unsigned DC1B0 :1;
[; ;pic18f87j10.h: 9602: unsigned DC1B1 :1;
[; ;pic18f87j10.h: 9603: unsigned P1M0 :1;
[; ;pic18f87j10.h: 9604: unsigned P1M1 :1;
[; ;pic18f87j10.h: 9605: };
[; ;pic18f87j10.h: 9606: struct {
[; ;pic18f87j10.h: 9607: unsigned :4;
[; ;pic18f87j10.h: 9608: unsigned CCP1Y :1;
[; ;pic18f87j10.h: 9609: unsigned CCP1X :1;
[; ;pic18f87j10.h: 9610: };
[; ;pic18f87j10.h: 9611: } ECCP1CONbits_t;
[; ;pic18f87j10.h: 9612: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBD;
[; ;pic18f87j10.h: 9680: typedef union {
[; ;pic18f87j10.h: 9681: struct {
[; ;pic18f87j10.h: 9682: unsigned CCP1M :4;
[; ;pic18f87j10.h: 9683: unsigned DC1B :2;
[; ;pic18f87j10.h: 9684: unsigned P1M :2;
[; ;pic18f87j10.h: 9685: };
[; ;pic18f87j10.h: 9686: struct {
[; ;pic18f87j10.h: 9687: unsigned CCP1M0 :1;
[; ;pic18f87j10.h: 9688: unsigned CCP1M1 :1;
[; ;pic18f87j10.h: 9689: unsigned CCP1M2 :1;
[; ;pic18f87j10.h: 9690: unsigned CCP1M3 :1;
[; ;pic18f87j10.h: 9691: unsigned DC1B0 :1;
[; ;pic18f87j10.h: 9692: unsigned DC1B1 :1;
[; ;pic18f87j10.h: 9693: unsigned P1M0 :1;
[; ;pic18f87j10.h: 9694: unsigned P1M1 :1;
[; ;pic18f87j10.h: 9695: };
[; ;pic18f87j10.h: 9696: struct {
[; ;pic18f87j10.h: 9697: unsigned :4;
[; ;pic18f87j10.h: 9698: unsigned CCP1Y :1;
[; ;pic18f87j10.h: 9699: unsigned CCP1X :1;
[; ;pic18f87j10.h: 9700: };
[; ;pic18f87j10.h: 9701: } CCP1CONbits_t;
[; ;pic18f87j10.h: 9702: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f87j10.h: 9771: extern volatile unsigned short CCPR1 @ 0xFBE;
"9773
[; ;pic18f87j10.h: 9773: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f87j10.h: 9777: extern volatile unsigned char CCPR1L @ 0xFBE;
"9779
[; ;pic18f87j10.h: 9779: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f87j10.h: 9783: extern volatile unsigned char CCPR1H @ 0xFBF;
"9785
[; ;pic18f87j10.h: 9785: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f87j10.h: 9789: extern volatile unsigned char ADCON2 @ 0xFC0;
"9791
[; ;pic18f87j10.h: 9791: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f87j10.h: 9794: typedef union {
[; ;pic18f87j10.h: 9795: struct {
[; ;pic18f87j10.h: 9796: unsigned ADCS :3;
[; ;pic18f87j10.h: 9797: unsigned ACQT :3;
[; ;pic18f87j10.h: 9798: unsigned :1;
[; ;pic18f87j10.h: 9799: unsigned ADFM :1;
[; ;pic18f87j10.h: 9800: };
[; ;pic18f87j10.h: 9801: struct {
[; ;pic18f87j10.h: 9802: unsigned ADCS0 :1;
[; ;pic18f87j10.h: 9803: unsigned ADCS1 :1;
[; ;pic18f87j10.h: 9804: unsigned ADCS2 :1;
[; ;pic18f87j10.h: 9805: unsigned ACQT0 :1;
[; ;pic18f87j10.h: 9806: unsigned ACQT1 :1;
[; ;pic18f87j10.h: 9807: unsigned ACQT2 :1;
[; ;pic18f87j10.h: 9808: };
[; ;pic18f87j10.h: 9809: } ADCON2bits_t;
[; ;pic18f87j10.h: 9810: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f87j10.h: 9859: extern volatile unsigned char ADCON1 @ 0xFC1;
"9861
[; ;pic18f87j10.h: 9861: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f87j10.h: 9864: typedef union {
[; ;pic18f87j10.h: 9865: struct {
[; ;pic18f87j10.h: 9866: unsigned PCFG :4;
[; ;pic18f87j10.h: 9867: unsigned VCFG :2;
[; ;pic18f87j10.h: 9868: };
[; ;pic18f87j10.h: 9869: struct {
[; ;pic18f87j10.h: 9870: unsigned PCFG0 :1;
[; ;pic18f87j10.h: 9871: unsigned PCFG1 :1;
[; ;pic18f87j10.h: 9872: unsigned PCFG2 :1;
[; ;pic18f87j10.h: 9873: unsigned PCFG3 :1;
[; ;pic18f87j10.h: 9874: unsigned VCFG0 :1;
[; ;pic18f87j10.h: 9875: unsigned VCFG1 :1;
[; ;pic18f87j10.h: 9876: };
[; ;pic18f87j10.h: 9877: struct {
[; ;pic18f87j10.h: 9878: unsigned :3;
[; ;pic18f87j10.h: 9879: unsigned CHSN3 :1;
[; ;pic18f87j10.h: 9880: };
[; ;pic18f87j10.h: 9881: struct {
[; ;pic18f87j10.h: 9882: unsigned :4;
[; ;pic18f87j10.h: 9883: unsigned VCFG01 :1;
[; ;pic18f87j10.h: 9884: };
[; ;pic18f87j10.h: 9885: struct {
[; ;pic18f87j10.h: 9886: unsigned :5;
[; ;pic18f87j10.h: 9887: unsigned VCFG11 :1;
[; ;pic18f87j10.h: 9888: };
[; ;pic18f87j10.h: 9889: } ADCON1bits_t;
[; ;pic18f87j10.h: 9890: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f87j10.h: 9949: extern volatile unsigned char ADCON0 @ 0xFC2;
"9951
[; ;pic18f87j10.h: 9951: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f87j10.h: 9954: typedef union {
[; ;pic18f87j10.h: 9955: struct {
[; ;pic18f87j10.h: 9956: unsigned :1;
[; ;pic18f87j10.h: 9957: unsigned GO_NOT_DONE :1;
[; ;pic18f87j10.h: 9958: };
[; ;pic18f87j10.h: 9959: struct {
[; ;pic18f87j10.h: 9960: unsigned ADON :1;
[; ;pic18f87j10.h: 9961: unsigned GO_nDONE :1;
[; ;pic18f87j10.h: 9962: unsigned CHS :4;
[; ;pic18f87j10.h: 9963: };
[; ;pic18f87j10.h: 9964: struct {
[; ;pic18f87j10.h: 9965: unsigned :1;
[; ;pic18f87j10.h: 9966: unsigned DONE :1;
[; ;pic18f87j10.h: 9967: unsigned CHS0 :1;
[; ;pic18f87j10.h: 9968: unsigned CHS1 :1;
[; ;pic18f87j10.h: 9969: unsigned CHS2 :1;
[; ;pic18f87j10.h: 9970: unsigned CHS3 :1;
[; ;pic18f87j10.h: 9971: unsigned :1;
[; ;pic18f87j10.h: 9972: unsigned ADCAL :1;
[; ;pic18f87j10.h: 9973: };
[; ;pic18f87j10.h: 9974: struct {
[; ;pic18f87j10.h: 9975: unsigned :1;
[; ;pic18f87j10.h: 9976: unsigned GO_DONE :1;
[; ;pic18f87j10.h: 9977: };
[; ;pic18f87j10.h: 9978: struct {
[; ;pic18f87j10.h: 9979: unsigned :1;
[; ;pic18f87j10.h: 9980: unsigned GO :1;
[; ;pic18f87j10.h: 9981: };
[; ;pic18f87j10.h: 9982: struct {
[; ;pic18f87j10.h: 9983: unsigned :1;
[; ;pic18f87j10.h: 9984: unsigned NOT_DONE :1;
[; ;pic18f87j10.h: 9985: };
[; ;pic18f87j10.h: 9986: struct {
[; ;pic18f87j10.h: 9987: unsigned :1;
[; ;pic18f87j10.h: 9988: unsigned nDONE :1;
[; ;pic18f87j10.h: 9989: };
[; ;pic18f87j10.h: 9990: struct {
[; ;pic18f87j10.h: 9991: unsigned :1;
[; ;pic18f87j10.h: 9992: unsigned GODONE :1;
[; ;pic18f87j10.h: 9993: };
[; ;pic18f87j10.h: 9994: } ADCON0bits_t;
[; ;pic18f87j10.h: 9995: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f87j10.h: 10074: extern volatile unsigned short ADRES @ 0xFC3;
"10076
[; ;pic18f87j10.h: 10076: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f87j10.h: 10080: extern volatile unsigned char ADRESL @ 0xFC3;
"10082
[; ;pic18f87j10.h: 10082: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f87j10.h: 10086: extern volatile unsigned char ADRESH @ 0xFC4;
"10088
[; ;pic18f87j10.h: 10088: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f87j10.h: 10092: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"10094
[; ;pic18f87j10.h: 10094: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f87j10.h: 10097: extern volatile unsigned char SSPCON2 @ 0xFC5;
"10099
[; ;pic18f87j10.h: 10099: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f87j10.h: 10102: typedef union {
[; ;pic18f87j10.h: 10103: struct {
[; ;pic18f87j10.h: 10104: unsigned SEN :1;
[; ;pic18f87j10.h: 10105: unsigned RSEN :1;
[; ;pic18f87j10.h: 10106: unsigned PEN :1;
[; ;pic18f87j10.h: 10107: unsigned RCEN :1;
[; ;pic18f87j10.h: 10108: unsigned ACKEN :1;
[; ;pic18f87j10.h: 10109: unsigned ACKDT :1;
[; ;pic18f87j10.h: 10110: unsigned ACKSTAT :1;
[; ;pic18f87j10.h: 10111: unsigned GCEN :1;
[; ;pic18f87j10.h: 10112: };
[; ;pic18f87j10.h: 10113: struct {
[; ;pic18f87j10.h: 10114: unsigned :1;
[; ;pic18f87j10.h: 10115: unsigned ADMSK1 :1;
[; ;pic18f87j10.h: 10116: unsigned ADMSK2 :1;
[; ;pic18f87j10.h: 10117: unsigned ADMSK3 :1;
[; ;pic18f87j10.h: 10118: unsigned ADMSK4 :1;
[; ;pic18f87j10.h: 10119: unsigned ADMSK5 :1;
[; ;pic18f87j10.h: 10120: };
[; ;pic18f87j10.h: 10121: struct {
[; ;pic18f87j10.h: 10122: unsigned :5;
[; ;pic18f87j10.h: 10123: unsigned ACKDT1 :1;
[; ;pic18f87j10.h: 10124: };
[; ;pic18f87j10.h: 10125: struct {
[; ;pic18f87j10.h: 10126: unsigned :4;
[; ;pic18f87j10.h: 10127: unsigned ACKEN1 :1;
[; ;pic18f87j10.h: 10128: };
[; ;pic18f87j10.h: 10129: struct {
[; ;pic18f87j10.h: 10130: unsigned :6;
[; ;pic18f87j10.h: 10131: unsigned ACKSTAT1 :1;
[; ;pic18f87j10.h: 10132: };
[; ;pic18f87j10.h: 10133: struct {
[; ;pic18f87j10.h: 10134: unsigned :1;
[; ;pic18f87j10.h: 10135: unsigned ADMSK11 :1;
[; ;pic18f87j10.h: 10136: };
[; ;pic18f87j10.h: 10137: struct {
[; ;pic18f87j10.h: 10138: unsigned :2;
[; ;pic18f87j10.h: 10139: unsigned ADMSK21 :1;
[; ;pic18f87j10.h: 10140: };
[; ;pic18f87j10.h: 10141: struct {
[; ;pic18f87j10.h: 10142: unsigned :3;
[; ;pic18f87j10.h: 10143: unsigned ADMSK31 :1;
[; ;pic18f87j10.h: 10144: };
[; ;pic18f87j10.h: 10145: struct {
[; ;pic18f87j10.h: 10146: unsigned :4;
[; ;pic18f87j10.h: 10147: unsigned ADMSK41 :1;
[; ;pic18f87j10.h: 10148: };
[; ;pic18f87j10.h: 10149: struct {
[; ;pic18f87j10.h: 10150: unsigned :5;
[; ;pic18f87j10.h: 10151: unsigned ADMSK51 :1;
[; ;pic18f87j10.h: 10152: };
[; ;pic18f87j10.h: 10153: struct {
[; ;pic18f87j10.h: 10154: unsigned :7;
[; ;pic18f87j10.h: 10155: unsigned GCEN1 :1;
[; ;pic18f87j10.h: 10156: };
[; ;pic18f87j10.h: 10157: struct {
[; ;pic18f87j10.h: 10158: unsigned :2;
[; ;pic18f87j10.h: 10159: unsigned PEN1 :1;
[; ;pic18f87j10.h: 10160: };
[; ;pic18f87j10.h: 10161: struct {
[; ;pic18f87j10.h: 10162: unsigned :3;
[; ;pic18f87j10.h: 10163: unsigned RCEN1 :1;
[; ;pic18f87j10.h: 10164: };
[; ;pic18f87j10.h: 10165: struct {
[; ;pic18f87j10.h: 10166: unsigned :1;
[; ;pic18f87j10.h: 10167: unsigned RSEN1 :1;
[; ;pic18f87j10.h: 10168: };
[; ;pic18f87j10.h: 10169: struct {
[; ;pic18f87j10.h: 10170: unsigned SEN1 :1;
[; ;pic18f87j10.h: 10171: };
[; ;pic18f87j10.h: 10172: } SSP1CON2bits_t;
[; ;pic18f87j10.h: 10173: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f87j10.h: 10306: typedef union {
[; ;pic18f87j10.h: 10307: struct {
[; ;pic18f87j10.h: 10308: unsigned SEN :1;
[; ;pic18f87j10.h: 10309: unsigned RSEN :1;
[; ;pic18f87j10.h: 10310: unsigned PEN :1;
[; ;pic18f87j10.h: 10311: unsigned RCEN :1;
[; ;pic18f87j10.h: 10312: unsigned ACKEN :1;
[; ;pic18f87j10.h: 10313: unsigned ACKDT :1;
[; ;pic18f87j10.h: 10314: unsigned ACKSTAT :1;
[; ;pic18f87j10.h: 10315: unsigned GCEN :1;
[; ;pic18f87j10.h: 10316: };
[; ;pic18f87j10.h: 10317: struct {
[; ;pic18f87j10.h: 10318: unsigned :1;
[; ;pic18f87j10.h: 10319: unsigned ADMSK1 :1;
[; ;pic18f87j10.h: 10320: unsigned ADMSK2 :1;
[; ;pic18f87j10.h: 10321: unsigned ADMSK3 :1;
[; ;pic18f87j10.h: 10322: unsigned ADMSK4 :1;
[; ;pic18f87j10.h: 10323: unsigned ADMSK5 :1;
[; ;pic18f87j10.h: 10324: };
[; ;pic18f87j10.h: 10325: struct {
[; ;pic18f87j10.h: 10326: unsigned :5;
[; ;pic18f87j10.h: 10327: unsigned ACKDT1 :1;
[; ;pic18f87j10.h: 10328: };
[; ;pic18f87j10.h: 10329: struct {
[; ;pic18f87j10.h: 10330: unsigned :4;
[; ;pic18f87j10.h: 10331: unsigned ACKEN1 :1;
[; ;pic18f87j10.h: 10332: };
[; ;pic18f87j10.h: 10333: struct {
[; ;pic18f87j10.h: 10334: unsigned :6;
[; ;pic18f87j10.h: 10335: unsigned ACKSTAT1 :1;
[; ;pic18f87j10.h: 10336: };
[; ;pic18f87j10.h: 10337: struct {
[; ;pic18f87j10.h: 10338: unsigned :1;
[; ;pic18f87j10.h: 10339: unsigned ADMSK11 :1;
[; ;pic18f87j10.h: 10340: };
[; ;pic18f87j10.h: 10341: struct {
[; ;pic18f87j10.h: 10342: unsigned :2;
[; ;pic18f87j10.h: 10343: unsigned ADMSK21 :1;
[; ;pic18f87j10.h: 10344: };
[; ;pic18f87j10.h: 10345: struct {
[; ;pic18f87j10.h: 10346: unsigned :3;
[; ;pic18f87j10.h: 10347: unsigned ADMSK31 :1;
[; ;pic18f87j10.h: 10348: };
[; ;pic18f87j10.h: 10349: struct {
[; ;pic18f87j10.h: 10350: unsigned :4;
[; ;pic18f87j10.h: 10351: unsigned ADMSK41 :1;
[; ;pic18f87j10.h: 10352: };
[; ;pic18f87j10.h: 10353: struct {
[; ;pic18f87j10.h: 10354: unsigned :5;
[; ;pic18f87j10.h: 10355: unsigned ADMSK51 :1;
[; ;pic18f87j10.h: 10356: };
[; ;pic18f87j10.h: 10357: struct {
[; ;pic18f87j10.h: 10358: unsigned :7;
[; ;pic18f87j10.h: 10359: unsigned GCEN1 :1;
[; ;pic18f87j10.h: 10360: };
[; ;pic18f87j10.h: 10361: struct {
[; ;pic18f87j10.h: 10362: unsigned :2;
[; ;pic18f87j10.h: 10363: unsigned PEN1 :1;
[; ;pic18f87j10.h: 10364: };
[; ;pic18f87j10.h: 10365: struct {
[; ;pic18f87j10.h: 10366: unsigned :3;
[; ;pic18f87j10.h: 10367: unsigned RCEN1 :1;
[; ;pic18f87j10.h: 10368: };
[; ;pic18f87j10.h: 10369: struct {
[; ;pic18f87j10.h: 10370: unsigned :1;
[; ;pic18f87j10.h: 10371: unsigned RSEN1 :1;
[; ;pic18f87j10.h: 10372: };
[; ;pic18f87j10.h: 10373: struct {
[; ;pic18f87j10.h: 10374: unsigned SEN1 :1;
[; ;pic18f87j10.h: 10375: };
[; ;pic18f87j10.h: 10376: } SSPCON2bits_t;
[; ;pic18f87j10.h: 10377: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f87j10.h: 10511: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"10513
[; ;pic18f87j10.h: 10513: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f87j10.h: 10516: extern volatile unsigned char SSPCON1 @ 0xFC6;
"10518
[; ;pic18f87j10.h: 10518: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f87j10.h: 10521: typedef union {
[; ;pic18f87j10.h: 10522: struct {
[; ;pic18f87j10.h: 10523: unsigned SSPM :4;
[; ;pic18f87j10.h: 10524: unsigned CKP :1;
[; ;pic18f87j10.h: 10525: unsigned SSPEN :1;
[; ;pic18f87j10.h: 10526: unsigned SSPOV :1;
[; ;pic18f87j10.h: 10527: unsigned WCOL :1;
[; ;pic18f87j10.h: 10528: };
[; ;pic18f87j10.h: 10529: struct {
[; ;pic18f87j10.h: 10530: unsigned SSPM0 :1;
[; ;pic18f87j10.h: 10531: unsigned SSPM1 :1;
[; ;pic18f87j10.h: 10532: unsigned SSPM2 :1;
[; ;pic18f87j10.h: 10533: unsigned SSPM3 :1;
[; ;pic18f87j10.h: 10534: };
[; ;pic18f87j10.h: 10535: struct {
[; ;pic18f87j10.h: 10536: unsigned :4;
[; ;pic18f87j10.h: 10537: unsigned CKP1 :1;
[; ;pic18f87j10.h: 10538: };
[; ;pic18f87j10.h: 10539: struct {
[; ;pic18f87j10.h: 10540: unsigned :5;
[; ;pic18f87j10.h: 10541: unsigned SSPEN1 :1;
[; ;pic18f87j10.h: 10542: };
[; ;pic18f87j10.h: 10543: struct {
[; ;pic18f87j10.h: 10544: unsigned SSPM01 :1;
[; ;pic18f87j10.h: 10545: };
[; ;pic18f87j10.h: 10546: struct {
[; ;pic18f87j10.h: 10547: unsigned :1;
[; ;pic18f87j10.h: 10548: unsigned SSPM11 :1;
[; ;pic18f87j10.h: 10549: };
[; ;pic18f87j10.h: 10550: struct {
[; ;pic18f87j10.h: 10551: unsigned :2;
[; ;pic18f87j10.h: 10552: unsigned SSPM21 :1;
[; ;pic18f87j10.h: 10553: };
[; ;pic18f87j10.h: 10554: struct {
[; ;pic18f87j10.h: 10555: unsigned :3;
[; ;pic18f87j10.h: 10556: unsigned SSPM31 :1;
[; ;pic18f87j10.h: 10557: };
[; ;pic18f87j10.h: 10558: struct {
[; ;pic18f87j10.h: 10559: unsigned :6;
[; ;pic18f87j10.h: 10560: unsigned SSPOV1 :1;
[; ;pic18f87j10.h: 10561: };
[; ;pic18f87j10.h: 10562: struct {
[; ;pic18f87j10.h: 10563: unsigned :7;
[; ;pic18f87j10.h: 10564: unsigned WCOL1 :1;
[; ;pic18f87j10.h: 10565: };
[; ;pic18f87j10.h: 10566: } SSP1CON1bits_t;
[; ;pic18f87j10.h: 10567: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f87j10.h: 10655: typedef union {
[; ;pic18f87j10.h: 10656: struct {
[; ;pic18f87j10.h: 10657: unsigned SSPM :4;
[; ;pic18f87j10.h: 10658: unsigned CKP :1;
[; ;pic18f87j10.h: 10659: unsigned SSPEN :1;
[; ;pic18f87j10.h: 10660: unsigned SSPOV :1;
[; ;pic18f87j10.h: 10661: unsigned WCOL :1;
[; ;pic18f87j10.h: 10662: };
[; ;pic18f87j10.h: 10663: struct {
[; ;pic18f87j10.h: 10664: unsigned SSPM0 :1;
[; ;pic18f87j10.h: 10665: unsigned SSPM1 :1;
[; ;pic18f87j10.h: 10666: unsigned SSPM2 :1;
[; ;pic18f87j10.h: 10667: unsigned SSPM3 :1;
[; ;pic18f87j10.h: 10668: };
[; ;pic18f87j10.h: 10669: struct {
[; ;pic18f87j10.h: 10670: unsigned :4;
[; ;pic18f87j10.h: 10671: unsigned CKP1 :1;
[; ;pic18f87j10.h: 10672: };
[; ;pic18f87j10.h: 10673: struct {
[; ;pic18f87j10.h: 10674: unsigned :5;
[; ;pic18f87j10.h: 10675: unsigned SSPEN1 :1;
[; ;pic18f87j10.h: 10676: };
[; ;pic18f87j10.h: 10677: struct {
[; ;pic18f87j10.h: 10678: unsigned SSPM01 :1;
[; ;pic18f87j10.h: 10679: };
[; ;pic18f87j10.h: 10680: struct {
[; ;pic18f87j10.h: 10681: unsigned :1;
[; ;pic18f87j10.h: 10682: unsigned SSPM11 :1;
[; ;pic18f87j10.h: 10683: };
[; ;pic18f87j10.h: 10684: struct {
[; ;pic18f87j10.h: 10685: unsigned :2;
[; ;pic18f87j10.h: 10686: unsigned SSPM21 :1;
[; ;pic18f87j10.h: 10687: };
[; ;pic18f87j10.h: 10688: struct {
[; ;pic18f87j10.h: 10689: unsigned :3;
[; ;pic18f87j10.h: 10690: unsigned SSPM31 :1;
[; ;pic18f87j10.h: 10691: };
[; ;pic18f87j10.h: 10692: struct {
[; ;pic18f87j10.h: 10693: unsigned :6;
[; ;pic18f87j10.h: 10694: unsigned SSPOV1 :1;
[; ;pic18f87j10.h: 10695: };
[; ;pic18f87j10.h: 10696: struct {
[; ;pic18f87j10.h: 10697: unsigned :7;
[; ;pic18f87j10.h: 10698: unsigned WCOL1 :1;
[; ;pic18f87j10.h: 10699: };
[; ;pic18f87j10.h: 10700: } SSPCON1bits_t;
[; ;pic18f87j10.h: 10701: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f87j10.h: 10790: extern volatile unsigned char SSP1STAT @ 0xFC7;
"10792
[; ;pic18f87j10.h: 10792: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f87j10.h: 10795: extern volatile unsigned char SSPSTAT @ 0xFC7;
"10797
[; ;pic18f87j10.h: 10797: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f87j10.h: 10800: typedef union {
[; ;pic18f87j10.h: 10801: struct {
[; ;pic18f87j10.h: 10802: unsigned :2;
[; ;pic18f87j10.h: 10803: unsigned R_NOT_W :1;
[; ;pic18f87j10.h: 10804: };
[; ;pic18f87j10.h: 10805: struct {
[; ;pic18f87j10.h: 10806: unsigned :5;
[; ;pic18f87j10.h: 10807: unsigned D_NOT_A :1;
[; ;pic18f87j10.h: 10808: };
[; ;pic18f87j10.h: 10809: struct {
[; ;pic18f87j10.h: 10810: unsigned BF :1;
[; ;pic18f87j10.h: 10811: unsigned UA :1;
[; ;pic18f87j10.h: 10812: unsigned R_nW :1;
[; ;pic18f87j10.h: 10813: unsigned S :1;
[; ;pic18f87j10.h: 10814: unsigned P :1;
[; ;pic18f87j10.h: 10815: unsigned D_nA :1;
[; ;pic18f87j10.h: 10816: unsigned CKE :1;
[; ;pic18f87j10.h: 10817: unsigned SMP :1;
[; ;pic18f87j10.h: 10818: };
[; ;pic18f87j10.h: 10819: struct {
[; ;pic18f87j10.h: 10820: unsigned :2;
[; ;pic18f87j10.h: 10821: unsigned R_W :1;
[; ;pic18f87j10.h: 10822: unsigned :2;
[; ;pic18f87j10.h: 10823: unsigned D_A :1;
[; ;pic18f87j10.h: 10824: };
[; ;pic18f87j10.h: 10825: struct {
[; ;pic18f87j10.h: 10826: unsigned :2;
[; ;pic18f87j10.h: 10827: unsigned I2C_READ :1;
[; ;pic18f87j10.h: 10828: unsigned I2C_START :1;
[; ;pic18f87j10.h: 10829: unsigned I2C_STOP :1;
[; ;pic18f87j10.h: 10830: unsigned I2C_DAT :1;
[; ;pic18f87j10.h: 10831: };
[; ;pic18f87j10.h: 10832: struct {
[; ;pic18f87j10.h: 10833: unsigned :2;
[; ;pic18f87j10.h: 10834: unsigned nW :1;
[; ;pic18f87j10.h: 10835: unsigned :2;
[; ;pic18f87j10.h: 10836: unsigned nA :1;
[; ;pic18f87j10.h: 10837: };
[; ;pic18f87j10.h: 10838: struct {
[; ;pic18f87j10.h: 10839: unsigned :2;
[; ;pic18f87j10.h: 10840: unsigned NOT_WRITE :1;
[; ;pic18f87j10.h: 10841: };
[; ;pic18f87j10.h: 10842: struct {
[; ;pic18f87j10.h: 10843: unsigned :5;
[; ;pic18f87j10.h: 10844: unsigned NOT_ADDRESS :1;
[; ;pic18f87j10.h: 10845: };
[; ;pic18f87j10.h: 10846: struct {
[; ;pic18f87j10.h: 10847: unsigned :2;
[; ;pic18f87j10.h: 10848: unsigned nWRITE :1;
[; ;pic18f87j10.h: 10849: unsigned :2;
[; ;pic18f87j10.h: 10850: unsigned nADDRESS :1;
[; ;pic18f87j10.h: 10851: };
[; ;pic18f87j10.h: 10852: struct {
[; ;pic18f87j10.h: 10853: unsigned :2;
[; ;pic18f87j10.h: 10854: unsigned READ_WRITE :1;
[; ;pic18f87j10.h: 10855: unsigned :2;
[; ;pic18f87j10.h: 10856: unsigned DATA_ADDRESS :1;
[; ;pic18f87j10.h: 10857: };
[; ;pic18f87j10.h: 10858: struct {
[; ;pic18f87j10.h: 10859: unsigned :2;
[; ;pic18f87j10.h: 10860: unsigned R :1;
[; ;pic18f87j10.h: 10861: unsigned :2;
[; ;pic18f87j10.h: 10862: unsigned D :1;
[; ;pic18f87j10.h: 10863: };
[; ;pic18f87j10.h: 10864: struct {
[; ;pic18f87j10.h: 10865: unsigned BF1 :1;
[; ;pic18f87j10.h: 10866: };
[; ;pic18f87j10.h: 10867: struct {
[; ;pic18f87j10.h: 10868: unsigned :6;
[; ;pic18f87j10.h: 10869: unsigned CKE1 :1;
[; ;pic18f87j10.h: 10870: };
[; ;pic18f87j10.h: 10871: struct {
[; ;pic18f87j10.h: 10872: unsigned :5;
[; ;pic18f87j10.h: 10873: unsigned DA :1;
[; ;pic18f87j10.h: 10874: };
[; ;pic18f87j10.h: 10875: struct {
[; ;pic18f87j10.h: 10876: unsigned :5;
[; ;pic18f87j10.h: 10877: unsigned DA1 :1;
[; ;pic18f87j10.h: 10878: };
[; ;pic18f87j10.h: 10879: struct {
[; ;pic18f87j10.h: 10880: unsigned :2;
[; ;pic18f87j10.h: 10881: unsigned RW :1;
[; ;pic18f87j10.h: 10882: };
[; ;pic18f87j10.h: 10883: struct {
[; ;pic18f87j10.h: 10884: unsigned :2;
[; ;pic18f87j10.h: 10885: unsigned RW1 :1;
[; ;pic18f87j10.h: 10886: };
[; ;pic18f87j10.h: 10887: struct {
[; ;pic18f87j10.h: 10888: unsigned :7;
[; ;pic18f87j10.h: 10889: unsigned SMP1 :1;
[; ;pic18f87j10.h: 10890: };
[; ;pic18f87j10.h: 10891: struct {
[; ;pic18f87j10.h: 10892: unsigned :3;
[; ;pic18f87j10.h: 10893: unsigned START :1;
[; ;pic18f87j10.h: 10894: };
[; ;pic18f87j10.h: 10895: struct {
[; ;pic18f87j10.h: 10896: unsigned :3;
[; ;pic18f87j10.h: 10897: unsigned START1 :1;
[; ;pic18f87j10.h: 10898: };
[; ;pic18f87j10.h: 10899: struct {
[; ;pic18f87j10.h: 10900: unsigned :4;
[; ;pic18f87j10.h: 10901: unsigned STOP :1;
[; ;pic18f87j10.h: 10902: };
[; ;pic18f87j10.h: 10903: struct {
[; ;pic18f87j10.h: 10904: unsigned :4;
[; ;pic18f87j10.h: 10905: unsigned STOP1 :1;
[; ;pic18f87j10.h: 10906: };
[; ;pic18f87j10.h: 10907: struct {
[; ;pic18f87j10.h: 10908: unsigned :1;
[; ;pic18f87j10.h: 10909: unsigned UA1 :1;
[; ;pic18f87j10.h: 10910: };
[; ;pic18f87j10.h: 10911: struct {
[; ;pic18f87j10.h: 10912: unsigned :2;
[; ;pic18f87j10.h: 10913: unsigned NOT_W :1;
[; ;pic18f87j10.h: 10914: };
[; ;pic18f87j10.h: 10915: struct {
[; ;pic18f87j10.h: 10916: unsigned :5;
[; ;pic18f87j10.h: 10917: unsigned NOT_A :1;
[; ;pic18f87j10.h: 10918: };
[; ;pic18f87j10.h: 10919: } SSP1STATbits_t;
[; ;pic18f87j10.h: 10920: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f87j10.h: 11123: typedef union {
[; ;pic18f87j10.h: 11124: struct {
[; ;pic18f87j10.h: 11125: unsigned :2;
[; ;pic18f87j10.h: 11126: unsigned R_NOT_W :1;
[; ;pic18f87j10.h: 11127: };
[; ;pic18f87j10.h: 11128: struct {
[; ;pic18f87j10.h: 11129: unsigned :5;
[; ;pic18f87j10.h: 11130: unsigned D_NOT_A :1;
[; ;pic18f87j10.h: 11131: };
[; ;pic18f87j10.h: 11132: struct {
[; ;pic18f87j10.h: 11133: unsigned BF :1;
[; ;pic18f87j10.h: 11134: unsigned UA :1;
[; ;pic18f87j10.h: 11135: unsigned R_nW :1;
[; ;pic18f87j10.h: 11136: unsigned S :1;
[; ;pic18f87j10.h: 11137: unsigned P :1;
[; ;pic18f87j10.h: 11138: unsigned D_nA :1;
[; ;pic18f87j10.h: 11139: unsigned CKE :1;
[; ;pic18f87j10.h: 11140: unsigned SMP :1;
[; ;pic18f87j10.h: 11141: };
[; ;pic18f87j10.h: 11142: struct {
[; ;pic18f87j10.h: 11143: unsigned :2;
[; ;pic18f87j10.h: 11144: unsigned R_W :1;
[; ;pic18f87j10.h: 11145: unsigned :2;
[; ;pic18f87j10.h: 11146: unsigned D_A :1;
[; ;pic18f87j10.h: 11147: };
[; ;pic18f87j10.h: 11148: struct {
[; ;pic18f87j10.h: 11149: unsigned :2;
[; ;pic18f87j10.h: 11150: unsigned I2C_READ :1;
[; ;pic18f87j10.h: 11151: unsigned I2C_START :1;
[; ;pic18f87j10.h: 11152: unsigned I2C_STOP :1;
[; ;pic18f87j10.h: 11153: unsigned I2C_DAT :1;
[; ;pic18f87j10.h: 11154: };
[; ;pic18f87j10.h: 11155: struct {
[; ;pic18f87j10.h: 11156: unsigned :2;
[; ;pic18f87j10.h: 11157: unsigned nW :1;
[; ;pic18f87j10.h: 11158: unsigned :2;
[; ;pic18f87j10.h: 11159: unsigned nA :1;
[; ;pic18f87j10.h: 11160: };
[; ;pic18f87j10.h: 11161: struct {
[; ;pic18f87j10.h: 11162: unsigned :2;
[; ;pic18f87j10.h: 11163: unsigned NOT_WRITE :1;
[; ;pic18f87j10.h: 11164: };
[; ;pic18f87j10.h: 11165: struct {
[; ;pic18f87j10.h: 11166: unsigned :5;
[; ;pic18f87j10.h: 11167: unsigned NOT_ADDRESS :1;
[; ;pic18f87j10.h: 11168: };
[; ;pic18f87j10.h: 11169: struct {
[; ;pic18f87j10.h: 11170: unsigned :2;
[; ;pic18f87j10.h: 11171: unsigned nWRITE :1;
[; ;pic18f87j10.h: 11172: unsigned :2;
[; ;pic18f87j10.h: 11173: unsigned nADDRESS :1;
[; ;pic18f87j10.h: 11174: };
[; ;pic18f87j10.h: 11175: struct {
[; ;pic18f87j10.h: 11176: unsigned :2;
[; ;pic18f87j10.h: 11177: unsigned READ_WRITE :1;
[; ;pic18f87j10.h: 11178: unsigned :2;
[; ;pic18f87j10.h: 11179: unsigned DATA_ADDRESS :1;
[; ;pic18f87j10.h: 11180: };
[; ;pic18f87j10.h: 11181: struct {
[; ;pic18f87j10.h: 11182: unsigned :2;
[; ;pic18f87j10.h: 11183: unsigned R :1;
[; ;pic18f87j10.h: 11184: unsigned :2;
[; ;pic18f87j10.h: 11185: unsigned D :1;
[; ;pic18f87j10.h: 11186: };
[; ;pic18f87j10.h: 11187: struct {
[; ;pic18f87j10.h: 11188: unsigned BF1 :1;
[; ;pic18f87j10.h: 11189: };
[; ;pic18f87j10.h: 11190: struct {
[; ;pic18f87j10.h: 11191: unsigned :6;
[; ;pic18f87j10.h: 11192: unsigned CKE1 :1;
[; ;pic18f87j10.h: 11193: };
[; ;pic18f87j10.h: 11194: struct {
[; ;pic18f87j10.h: 11195: unsigned :5;
[; ;pic18f87j10.h: 11196: unsigned DA :1;
[; ;pic18f87j10.h: 11197: };
[; ;pic18f87j10.h: 11198: struct {
[; ;pic18f87j10.h: 11199: unsigned :5;
[; ;pic18f87j10.h: 11200: unsigned DA1 :1;
[; ;pic18f87j10.h: 11201: };
[; ;pic18f87j10.h: 11202: struct {
[; ;pic18f87j10.h: 11203: unsigned :2;
[; ;pic18f87j10.h: 11204: unsigned RW :1;
[; ;pic18f87j10.h: 11205: };
[; ;pic18f87j10.h: 11206: struct {
[; ;pic18f87j10.h: 11207: unsigned :2;
[; ;pic18f87j10.h: 11208: unsigned RW1 :1;
[; ;pic18f87j10.h: 11209: };
[; ;pic18f87j10.h: 11210: struct {
[; ;pic18f87j10.h: 11211: unsigned :7;
[; ;pic18f87j10.h: 11212: unsigned SMP1 :1;
[; ;pic18f87j10.h: 11213: };
[; ;pic18f87j10.h: 11214: struct {
[; ;pic18f87j10.h: 11215: unsigned :3;
[; ;pic18f87j10.h: 11216: unsigned START :1;
[; ;pic18f87j10.h: 11217: };
[; ;pic18f87j10.h: 11218: struct {
[; ;pic18f87j10.h: 11219: unsigned :3;
[; ;pic18f87j10.h: 11220: unsigned START1 :1;
[; ;pic18f87j10.h: 11221: };
[; ;pic18f87j10.h: 11222: struct {
[; ;pic18f87j10.h: 11223: unsigned :4;
[; ;pic18f87j10.h: 11224: unsigned STOP :1;
[; ;pic18f87j10.h: 11225: };
[; ;pic18f87j10.h: 11226: struct {
[; ;pic18f87j10.h: 11227: unsigned :4;
[; ;pic18f87j10.h: 11228: unsigned STOP1 :1;
[; ;pic18f87j10.h: 11229: };
[; ;pic18f87j10.h: 11230: struct {
[; ;pic18f87j10.h: 11231: unsigned :1;
[; ;pic18f87j10.h: 11232: unsigned UA1 :1;
[; ;pic18f87j10.h: 11233: };
[; ;pic18f87j10.h: 11234: struct {
[; ;pic18f87j10.h: 11235: unsigned :2;
[; ;pic18f87j10.h: 11236: unsigned NOT_W :1;
[; ;pic18f87j10.h: 11237: };
[; ;pic18f87j10.h: 11238: struct {
[; ;pic18f87j10.h: 11239: unsigned :5;
[; ;pic18f87j10.h: 11240: unsigned NOT_A :1;
[; ;pic18f87j10.h: 11241: };
[; ;pic18f87j10.h: 11242: } SSPSTATbits_t;
[; ;pic18f87j10.h: 11243: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f87j10.h: 11447: extern volatile unsigned char SSP1ADD @ 0xFC8;
"11449
[; ;pic18f87j10.h: 11449: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f87j10.h: 11452: extern volatile unsigned char SSPADD @ 0xFC8;
"11454
[; ;pic18f87j10.h: 11454: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f87j10.h: 11457: typedef union {
[; ;pic18f87j10.h: 11458: struct {
[; ;pic18f87j10.h: 11459: unsigned MSK0 :1;
[; ;pic18f87j10.h: 11460: };
[; ;pic18f87j10.h: 11461: struct {
[; ;pic18f87j10.h: 11462: unsigned MSK01 :1;
[; ;pic18f87j10.h: 11463: };
[; ;pic18f87j10.h: 11464: struct {
[; ;pic18f87j10.h: 11465: unsigned :1;
[; ;pic18f87j10.h: 11466: unsigned MSK1 :1;
[; ;pic18f87j10.h: 11467: };
[; ;pic18f87j10.h: 11468: struct {
[; ;pic18f87j10.h: 11469: unsigned :1;
[; ;pic18f87j10.h: 11470: unsigned MSK11 :1;
[; ;pic18f87j10.h: 11471: };
[; ;pic18f87j10.h: 11472: struct {
[; ;pic18f87j10.h: 11473: unsigned :2;
[; ;pic18f87j10.h: 11474: unsigned MSK2 :1;
[; ;pic18f87j10.h: 11475: };
[; ;pic18f87j10.h: 11476: struct {
[; ;pic18f87j10.h: 11477: unsigned :2;
[; ;pic18f87j10.h: 11478: unsigned MSK21 :1;
[; ;pic18f87j10.h: 11479: };
[; ;pic18f87j10.h: 11480: struct {
[; ;pic18f87j10.h: 11481: unsigned :3;
[; ;pic18f87j10.h: 11482: unsigned MSK3 :1;
[; ;pic18f87j10.h: 11483: };
[; ;pic18f87j10.h: 11484: struct {
[; ;pic18f87j10.h: 11485: unsigned :3;
[; ;pic18f87j10.h: 11486: unsigned MSK31 :1;
[; ;pic18f87j10.h: 11487: };
[; ;pic18f87j10.h: 11488: struct {
[; ;pic18f87j10.h: 11489: unsigned :4;
[; ;pic18f87j10.h: 11490: unsigned MSK4 :1;
[; ;pic18f87j10.h: 11491: };
[; ;pic18f87j10.h: 11492: struct {
[; ;pic18f87j10.h: 11493: unsigned :4;
[; ;pic18f87j10.h: 11494: unsigned MSK41 :1;
[; ;pic18f87j10.h: 11495: };
[; ;pic18f87j10.h: 11496: struct {
[; ;pic18f87j10.h: 11497: unsigned :5;
[; ;pic18f87j10.h: 11498: unsigned MSK5 :1;
[; ;pic18f87j10.h: 11499: };
[; ;pic18f87j10.h: 11500: struct {
[; ;pic18f87j10.h: 11501: unsigned :5;
[; ;pic18f87j10.h: 11502: unsigned MSK51 :1;
[; ;pic18f87j10.h: 11503: };
[; ;pic18f87j10.h: 11504: struct {
[; ;pic18f87j10.h: 11505: unsigned :6;
[; ;pic18f87j10.h: 11506: unsigned MSK6 :1;
[; ;pic18f87j10.h: 11507: };
[; ;pic18f87j10.h: 11508: struct {
[; ;pic18f87j10.h: 11509: unsigned :6;
[; ;pic18f87j10.h: 11510: unsigned MSK61 :1;
[; ;pic18f87j10.h: 11511: };
[; ;pic18f87j10.h: 11512: struct {
[; ;pic18f87j10.h: 11513: unsigned :7;
[; ;pic18f87j10.h: 11514: unsigned MSK7 :1;
[; ;pic18f87j10.h: 11515: };
[; ;pic18f87j10.h: 11516: struct {
[; ;pic18f87j10.h: 11517: unsigned :7;
[; ;pic18f87j10.h: 11518: unsigned MSK71 :1;
[; ;pic18f87j10.h: 11519: };
[; ;pic18f87j10.h: 11520: } SSP1ADDbits_t;
[; ;pic18f87j10.h: 11521: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f87j10.h: 11604: typedef union {
[; ;pic18f87j10.h: 11605: struct {
[; ;pic18f87j10.h: 11606: unsigned MSK0 :1;
[; ;pic18f87j10.h: 11607: };
[; ;pic18f87j10.h: 11608: struct {
[; ;pic18f87j10.h: 11609: unsigned MSK01 :1;
[; ;pic18f87j10.h: 11610: };
[; ;pic18f87j10.h: 11611: struct {
[; ;pic18f87j10.h: 11612: unsigned :1;
[; ;pic18f87j10.h: 11613: unsigned MSK1 :1;
[; ;pic18f87j10.h: 11614: };
[; ;pic18f87j10.h: 11615: struct {
[; ;pic18f87j10.h: 11616: unsigned :1;
[; ;pic18f87j10.h: 11617: unsigned MSK11 :1;
[; ;pic18f87j10.h: 11618: };
[; ;pic18f87j10.h: 11619: struct {
[; ;pic18f87j10.h: 11620: unsigned :2;
[; ;pic18f87j10.h: 11621: unsigned MSK2 :1;
[; ;pic18f87j10.h: 11622: };
[; ;pic18f87j10.h: 11623: struct {
[; ;pic18f87j10.h: 11624: unsigned :2;
[; ;pic18f87j10.h: 11625: unsigned MSK21 :1;
[; ;pic18f87j10.h: 11626: };
[; ;pic18f87j10.h: 11627: struct {
[; ;pic18f87j10.h: 11628: unsigned :3;
[; ;pic18f87j10.h: 11629: unsigned MSK3 :1;
[; ;pic18f87j10.h: 11630: };
[; ;pic18f87j10.h: 11631: struct {
[; ;pic18f87j10.h: 11632: unsigned :3;
[; ;pic18f87j10.h: 11633: unsigned MSK31 :1;
[; ;pic18f87j10.h: 11634: };
[; ;pic18f87j10.h: 11635: struct {
[; ;pic18f87j10.h: 11636: unsigned :4;
[; ;pic18f87j10.h: 11637: unsigned MSK4 :1;
[; ;pic18f87j10.h: 11638: };
[; ;pic18f87j10.h: 11639: struct {
[; ;pic18f87j10.h: 11640: unsigned :4;
[; ;pic18f87j10.h: 11641: unsigned MSK41 :1;
[; ;pic18f87j10.h: 11642: };
[; ;pic18f87j10.h: 11643: struct {
[; ;pic18f87j10.h: 11644: unsigned :5;
[; ;pic18f87j10.h: 11645: unsigned MSK5 :1;
[; ;pic18f87j10.h: 11646: };
[; ;pic18f87j10.h: 11647: struct {
[; ;pic18f87j10.h: 11648: unsigned :5;
[; ;pic18f87j10.h: 11649: unsigned MSK51 :1;
[; ;pic18f87j10.h: 11650: };
[; ;pic18f87j10.h: 11651: struct {
[; ;pic18f87j10.h: 11652: unsigned :6;
[; ;pic18f87j10.h: 11653: unsigned MSK6 :1;
[; ;pic18f87j10.h: 11654: };
[; ;pic18f87j10.h: 11655: struct {
[; ;pic18f87j10.h: 11656: unsigned :6;
[; ;pic18f87j10.h: 11657: unsigned MSK61 :1;
[; ;pic18f87j10.h: 11658: };
[; ;pic18f87j10.h: 11659: struct {
[; ;pic18f87j10.h: 11660: unsigned :7;
[; ;pic18f87j10.h: 11661: unsigned MSK7 :1;
[; ;pic18f87j10.h: 11662: };
[; ;pic18f87j10.h: 11663: struct {
[; ;pic18f87j10.h: 11664: unsigned :7;
[; ;pic18f87j10.h: 11665: unsigned MSK71 :1;
[; ;pic18f87j10.h: 11666: };
[; ;pic18f87j10.h: 11667: } SSPADDbits_t;
[; ;pic18f87j10.h: 11668: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f87j10.h: 11752: extern volatile unsigned char SSP1BUF @ 0xFC9;
"11754
[; ;pic18f87j10.h: 11754: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f87j10.h: 11757: extern volatile unsigned char SSPBUF @ 0xFC9;
"11759
[; ;pic18f87j10.h: 11759: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f87j10.h: 11763: extern volatile unsigned char T2CON @ 0xFCA;
"11765
[; ;pic18f87j10.h: 11765: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f87j10.h: 11768: typedef union {
[; ;pic18f87j10.h: 11769: struct {
[; ;pic18f87j10.h: 11770: unsigned T2CKPS :2;
[; ;pic18f87j10.h: 11771: unsigned TMR2ON :1;
[; ;pic18f87j10.h: 11772: unsigned TOUTPS :4;
[; ;pic18f87j10.h: 11773: };
[; ;pic18f87j10.h: 11774: struct {
[; ;pic18f87j10.h: 11775: unsigned T2CKPS0 :1;
[; ;pic18f87j10.h: 11776: unsigned T2CKPS1 :1;
[; ;pic18f87j10.h: 11777: unsigned :1;
[; ;pic18f87j10.h: 11778: unsigned T2OUTPS0 :1;
[; ;pic18f87j10.h: 11779: unsigned T2OUTPS1 :1;
[; ;pic18f87j10.h: 11780: unsigned T2OUTPS2 :1;
[; ;pic18f87j10.h: 11781: unsigned T2OUTPS3 :1;
[; ;pic18f87j10.h: 11782: };
[; ;pic18f87j10.h: 11783: } T2CONbits_t;
[; ;pic18f87j10.h: 11784: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f87j10.h: 11833: extern volatile unsigned char PR2 @ 0xFCB;
"11835
[; ;pic18f87j10.h: 11835: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f87j10.h: 11839: extern volatile unsigned char TMR2 @ 0xFCC;
"11841
[; ;pic18f87j10.h: 11841: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f87j10.h: 11845: extern volatile unsigned char T1CON @ 0xFCD;
"11847
[; ;pic18f87j10.h: 11847: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f87j10.h: 11850: typedef union {
[; ;pic18f87j10.h: 11851: struct {
[; ;pic18f87j10.h: 11852: unsigned :2;
[; ;pic18f87j10.h: 11853: unsigned NOT_T1SYNC :1;
[; ;pic18f87j10.h: 11854: };
[; ;pic18f87j10.h: 11855: struct {
[; ;pic18f87j10.h: 11856: unsigned TMR1ON :1;
[; ;pic18f87j10.h: 11857: unsigned TMR1CS :1;
[; ;pic18f87j10.h: 11858: unsigned nT1SYNC :1;
[; ;pic18f87j10.h: 11859: unsigned T1OSCEN :1;
[; ;pic18f87j10.h: 11860: unsigned T1CKPS :2;
[; ;pic18f87j10.h: 11861: unsigned T1RUN :1;
[; ;pic18f87j10.h: 11862: unsigned RD16 :1;
[; ;pic18f87j10.h: 11863: };
[; ;pic18f87j10.h: 11864: struct {
[; ;pic18f87j10.h: 11865: unsigned :2;
[; ;pic18f87j10.h: 11866: unsigned T1SYNC :1;
[; ;pic18f87j10.h: 11867: unsigned :1;
[; ;pic18f87j10.h: 11868: unsigned T1CKPS0 :1;
[; ;pic18f87j10.h: 11869: unsigned T1CKPS1 :1;
[; ;pic18f87j10.h: 11870: };
[; ;pic18f87j10.h: 11871: struct {
[; ;pic18f87j10.h: 11872: unsigned :2;
[; ;pic18f87j10.h: 11873: unsigned T1INSYNC :1;
[; ;pic18f87j10.h: 11874: };
[; ;pic18f87j10.h: 11875: struct {
[; ;pic18f87j10.h: 11876: unsigned :3;
[; ;pic18f87j10.h: 11877: unsigned SOSCEN :1;
[; ;pic18f87j10.h: 11878: };
[; ;pic18f87j10.h: 11879: struct {
[; ;pic18f87j10.h: 11880: unsigned :7;
[; ;pic18f87j10.h: 11881: unsigned T1RD16 :1;
[; ;pic18f87j10.h: 11882: };
[; ;pic18f87j10.h: 11883: } T1CONbits_t;
[; ;pic18f87j10.h: 11884: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f87j10.h: 11958: extern volatile unsigned short TMR1 @ 0xFCE;
"11960
[; ;pic18f87j10.h: 11960: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f87j10.h: 11964: extern volatile unsigned char TMR1L @ 0xFCE;
"11966
[; ;pic18f87j10.h: 11966: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f87j10.h: 11970: extern volatile unsigned char TMR1H @ 0xFCF;
"11972
[; ;pic18f87j10.h: 11972: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f87j10.h: 11976: extern volatile unsigned char RCON @ 0xFD0;
"11978
[; ;pic18f87j10.h: 11978: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f87j10.h: 11981: typedef union {
[; ;pic18f87j10.h: 11982: struct {
[; ;pic18f87j10.h: 11983: unsigned NOT_BOR :1;
[; ;pic18f87j10.h: 11984: };
[; ;pic18f87j10.h: 11985: struct {
[; ;pic18f87j10.h: 11986: unsigned :1;
[; ;pic18f87j10.h: 11987: unsigned NOT_POR :1;
[; ;pic18f87j10.h: 11988: };
[; ;pic18f87j10.h: 11989: struct {
[; ;pic18f87j10.h: 11990: unsigned :2;
[; ;pic18f87j10.h: 11991: unsigned NOT_PD :1;
[; ;pic18f87j10.h: 11992: };
[; ;pic18f87j10.h: 11993: struct {
[; ;pic18f87j10.h: 11994: unsigned :3;
[; ;pic18f87j10.h: 11995: unsigned NOT_TO :1;
[; ;pic18f87j10.h: 11996: };
[; ;pic18f87j10.h: 11997: struct {
[; ;pic18f87j10.h: 11998: unsigned :4;
[; ;pic18f87j10.h: 11999: unsigned NOT_RI :1;
[; ;pic18f87j10.h: 12000: };
[; ;pic18f87j10.h: 12001: struct {
[; ;pic18f87j10.h: 12002: unsigned nBOR :1;
[; ;pic18f87j10.h: 12003: unsigned nPOR :1;
[; ;pic18f87j10.h: 12004: unsigned nPD :1;
[; ;pic18f87j10.h: 12005: unsigned nTO :1;
[; ;pic18f87j10.h: 12006: unsigned nRI :1;
[; ;pic18f87j10.h: 12007: unsigned :2;
[; ;pic18f87j10.h: 12008: unsigned IPEN :1;
[; ;pic18f87j10.h: 12009: };
[; ;pic18f87j10.h: 12010: struct {
[; ;pic18f87j10.h: 12011: unsigned BOR :1;
[; ;pic18f87j10.h: 12012: unsigned POR :1;
[; ;pic18f87j10.h: 12013: unsigned PD :1;
[; ;pic18f87j10.h: 12014: unsigned TO :1;
[; ;pic18f87j10.h: 12015: unsigned RI :1;
[; ;pic18f87j10.h: 12016: };
[; ;pic18f87j10.h: 12017: } RCONbits_t;
[; ;pic18f87j10.h: 12018: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f87j10.h: 12102: extern volatile unsigned char WDTCON @ 0xFD1;
"12104
[; ;pic18f87j10.h: 12104: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f87j10.h: 12107: typedef union {
[; ;pic18f87j10.h: 12108: struct {
[; ;pic18f87j10.h: 12109: unsigned SWDTEN :1;
[; ;pic18f87j10.h: 12110: };
[; ;pic18f87j10.h: 12111: struct {
[; ;pic18f87j10.h: 12112: unsigned SWDTE :1;
[; ;pic18f87j10.h: 12113: };
[; ;pic18f87j10.h: 12114: } WDTCONbits_t;
[; ;pic18f87j10.h: 12115: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f87j10.h: 12129: extern volatile unsigned char OSCCON @ 0xFD3;
"12131
[; ;pic18f87j10.h: 12131: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f87j10.h: 12134: typedef union {
[; ;pic18f87j10.h: 12135: struct {
[; ;pic18f87j10.h: 12136: unsigned SCS :2;
[; ;pic18f87j10.h: 12137: unsigned :1;
[; ;pic18f87j10.h: 12138: unsigned OSTS :1;
[; ;pic18f87j10.h: 12139: unsigned :3;
[; ;pic18f87j10.h: 12140: unsigned IDLEN :1;
[; ;pic18f87j10.h: 12141: };
[; ;pic18f87j10.h: 12142: struct {
[; ;pic18f87j10.h: 12143: unsigned SCS0 :1;
[; ;pic18f87j10.h: 12144: unsigned SCS1 :1;
[; ;pic18f87j10.h: 12145: };
[; ;pic18f87j10.h: 12146: } OSCCONbits_t;
[; ;pic18f87j10.h: 12147: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f87j10.h: 12176: extern volatile unsigned char T0CON @ 0xFD5;
"12178
[; ;pic18f87j10.h: 12178: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f87j10.h: 12181: typedef union {
[; ;pic18f87j10.h: 12182: struct {
[; ;pic18f87j10.h: 12183: unsigned T0PS :3;
[; ;pic18f87j10.h: 12184: unsigned PSA :1;
[; ;pic18f87j10.h: 12185: unsigned T0SE :1;
[; ;pic18f87j10.h: 12186: unsigned T0CS :1;
[; ;pic18f87j10.h: 12187: unsigned T08BIT :1;
[; ;pic18f87j10.h: 12188: unsigned TMR0ON :1;
[; ;pic18f87j10.h: 12189: };
[; ;pic18f87j10.h: 12190: struct {
[; ;pic18f87j10.h: 12191: unsigned T0PS0 :1;
[; ;pic18f87j10.h: 12192: unsigned T0PS1 :1;
[; ;pic18f87j10.h: 12193: unsigned T0PS2 :1;
[; ;pic18f87j10.h: 12194: unsigned T0PS3 :1;
[; ;pic18f87j10.h: 12195: };
[; ;pic18f87j10.h: 12196: } T0CONbits_t;
[; ;pic18f87j10.h: 12197: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f87j10.h: 12251: extern volatile unsigned short TMR0 @ 0xFD6;
"12253
[; ;pic18f87j10.h: 12253: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f87j10.h: 12257: extern volatile unsigned char TMR0L @ 0xFD6;
"12259
[; ;pic18f87j10.h: 12259: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f87j10.h: 12263: extern volatile unsigned char TMR0H @ 0xFD7;
"12265
[; ;pic18f87j10.h: 12265: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f87j10.h: 12269: extern volatile unsigned char STATUS @ 0xFD8;
"12271
[; ;pic18f87j10.h: 12271: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f87j10.h: 12274: typedef union {
[; ;pic18f87j10.h: 12275: struct {
[; ;pic18f87j10.h: 12276: unsigned C :1;
[; ;pic18f87j10.h: 12277: unsigned DC :1;
[; ;pic18f87j10.h: 12278: unsigned Z :1;
[; ;pic18f87j10.h: 12279: unsigned OV :1;
[; ;pic18f87j10.h: 12280: unsigned N :1;
[; ;pic18f87j10.h: 12281: };
[; ;pic18f87j10.h: 12282: struct {
[; ;pic18f87j10.h: 12283: unsigned CARRY :1;
[; ;pic18f87j10.h: 12284: };
[; ;pic18f87j10.h: 12285: struct {
[; ;pic18f87j10.h: 12286: unsigned :4;
[; ;pic18f87j10.h: 12287: unsigned NEGATIVE :1;
[; ;pic18f87j10.h: 12288: };
[; ;pic18f87j10.h: 12289: struct {
[; ;pic18f87j10.h: 12290: unsigned :3;
[; ;pic18f87j10.h: 12291: unsigned OVERFLOW :1;
[; ;pic18f87j10.h: 12292: };
[; ;pic18f87j10.h: 12293: struct {
[; ;pic18f87j10.h: 12294: unsigned :2;
[; ;pic18f87j10.h: 12295: unsigned ZERO :1;
[; ;pic18f87j10.h: 12296: };
[; ;pic18f87j10.h: 12297: } STATUSbits_t;
[; ;pic18f87j10.h: 12298: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f87j10.h: 12347: extern volatile unsigned short FSR2 @ 0xFD9;
"12349
[; ;pic18f87j10.h: 12349: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f87j10.h: 12353: extern volatile unsigned char FSR2L @ 0xFD9;
"12355
[; ;pic18f87j10.h: 12355: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f87j10.h: 12359: extern volatile unsigned char FSR2H @ 0xFDA;
"12361
[; ;pic18f87j10.h: 12361: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f87j10.h: 12365: extern volatile unsigned char PLUSW2 @ 0xFDB;
"12367
[; ;pic18f87j10.h: 12367: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f87j10.h: 12371: extern volatile unsigned char PREINC2 @ 0xFDC;
"12373
[; ;pic18f87j10.h: 12373: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f87j10.h: 12377: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"12379
[; ;pic18f87j10.h: 12379: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f87j10.h: 12383: extern volatile unsigned char POSTINC2 @ 0xFDE;
"12385
[; ;pic18f87j10.h: 12385: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f87j10.h: 12389: extern volatile unsigned char INDF2 @ 0xFDF;
"12391
[; ;pic18f87j10.h: 12391: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f87j10.h: 12395: extern volatile unsigned char BSR @ 0xFE0;
"12397
[; ;pic18f87j10.h: 12397: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f87j10.h: 12401: extern volatile unsigned short FSR1 @ 0xFE1;
"12403
[; ;pic18f87j10.h: 12403: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f87j10.h: 12407: extern volatile unsigned char FSR1L @ 0xFE1;
"12409
[; ;pic18f87j10.h: 12409: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f87j10.h: 12413: extern volatile unsigned char FSR1H @ 0xFE2;
"12415
[; ;pic18f87j10.h: 12415: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f87j10.h: 12419: extern volatile unsigned char PLUSW1 @ 0xFE3;
"12421
[; ;pic18f87j10.h: 12421: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f87j10.h: 12425: extern volatile unsigned char PREINC1 @ 0xFE4;
"12427
[; ;pic18f87j10.h: 12427: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f87j10.h: 12431: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"12433
[; ;pic18f87j10.h: 12433: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f87j10.h: 12437: extern volatile unsigned char POSTINC1 @ 0xFE6;
"12439
[; ;pic18f87j10.h: 12439: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f87j10.h: 12443: extern volatile unsigned char INDF1 @ 0xFE7;
"12445
[; ;pic18f87j10.h: 12445: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f87j10.h: 12449: extern volatile unsigned char WREG @ 0xFE8;
"12451
[; ;pic18f87j10.h: 12451: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f87j10.h: 12455: extern volatile unsigned short FSR0 @ 0xFE9;
"12457
[; ;pic18f87j10.h: 12457: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f87j10.h: 12461: extern volatile unsigned char FSR0L @ 0xFE9;
"12463
[; ;pic18f87j10.h: 12463: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f87j10.h: 12467: extern volatile unsigned char FSR0H @ 0xFEA;
"12469
[; ;pic18f87j10.h: 12469: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f87j10.h: 12473: extern volatile unsigned char PLUSW0 @ 0xFEB;
"12475
[; ;pic18f87j10.h: 12475: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f87j10.h: 12479: extern volatile unsigned char PREINC0 @ 0xFEC;
"12481
[; ;pic18f87j10.h: 12481: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f87j10.h: 12485: extern volatile unsigned char POSTDEC0 @ 0xFED;
"12487
[; ;pic18f87j10.h: 12487: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f87j10.h: 12491: extern volatile unsigned char POSTINC0 @ 0xFEE;
"12493
[; ;pic18f87j10.h: 12493: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f87j10.h: 12497: extern volatile unsigned char INDF0 @ 0xFEF;
"12499
[; ;pic18f87j10.h: 12499: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f87j10.h: 12503: extern volatile unsigned char INTCON3 @ 0xFF0;
"12505
[; ;pic18f87j10.h: 12505: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f87j10.h: 12508: typedef union {
[; ;pic18f87j10.h: 12509: struct {
[; ;pic18f87j10.h: 12510: unsigned INT1IF :1;
[; ;pic18f87j10.h: 12511: unsigned INT2IF :1;
[; ;pic18f87j10.h: 12512: unsigned INT3IF :1;
[; ;pic18f87j10.h: 12513: unsigned INT1IE :1;
[; ;pic18f87j10.h: 12514: unsigned INT2IE :1;
[; ;pic18f87j10.h: 12515: unsigned INT3IE :1;
[; ;pic18f87j10.h: 12516: unsigned INT1IP :1;
[; ;pic18f87j10.h: 12517: unsigned INT2IP :1;
[; ;pic18f87j10.h: 12518: };
[; ;pic18f87j10.h: 12519: struct {
[; ;pic18f87j10.h: 12520: unsigned INT1F :1;
[; ;pic18f87j10.h: 12521: unsigned INT2F :1;
[; ;pic18f87j10.h: 12522: unsigned INT3F :1;
[; ;pic18f87j10.h: 12523: unsigned INT1E :1;
[; ;pic18f87j10.h: 12524: unsigned INT2E :1;
[; ;pic18f87j10.h: 12525: unsigned INT3E :1;
[; ;pic18f87j10.h: 12526: unsigned INT1P :1;
[; ;pic18f87j10.h: 12527: unsigned INT2P :1;
[; ;pic18f87j10.h: 12528: };
[; ;pic18f87j10.h: 12529: } INTCON3bits_t;
[; ;pic18f87j10.h: 12530: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f87j10.h: 12614: extern volatile unsigned char INTCON2 @ 0xFF1;
"12616
[; ;pic18f87j10.h: 12616: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f87j10.h: 12619: typedef union {
[; ;pic18f87j10.h: 12620: struct {
[; ;pic18f87j10.h: 12621: unsigned :7;
[; ;pic18f87j10.h: 12622: unsigned NOT_RBPU :1;
[; ;pic18f87j10.h: 12623: };
[; ;pic18f87j10.h: 12624: struct {
[; ;pic18f87j10.h: 12625: unsigned RBIP :1;
[; ;pic18f87j10.h: 12626: unsigned INT3IP :1;
[; ;pic18f87j10.h: 12627: unsigned TMR0IP :1;
[; ;pic18f87j10.h: 12628: unsigned INTEDG3 :1;
[; ;pic18f87j10.h: 12629: unsigned INTEDG2 :1;
[; ;pic18f87j10.h: 12630: unsigned INTEDG1 :1;
[; ;pic18f87j10.h: 12631: unsigned INTEDG0 :1;
[; ;pic18f87j10.h: 12632: unsigned nRBPU :1;
[; ;pic18f87j10.h: 12633: };
[; ;pic18f87j10.h: 12634: struct {
[; ;pic18f87j10.h: 12635: unsigned :1;
[; ;pic18f87j10.h: 12636: unsigned INT3P :1;
[; ;pic18f87j10.h: 12637: unsigned T0IP :1;
[; ;pic18f87j10.h: 12638: unsigned :4;
[; ;pic18f87j10.h: 12639: unsigned RBPU :1;
[; ;pic18f87j10.h: 12640: };
[; ;pic18f87j10.h: 12641: } INTCON2bits_t;
[; ;pic18f87j10.h: 12642: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f87j10.h: 12706: extern volatile unsigned char INTCON @ 0xFF2;
"12708
[; ;pic18f87j10.h: 12708: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f87j10.h: 12711: typedef union {
[; ;pic18f87j10.h: 12712: struct {
[; ;pic18f87j10.h: 12713: unsigned RBIF :1;
[; ;pic18f87j10.h: 12714: unsigned INT0IF :1;
[; ;pic18f87j10.h: 12715: unsigned TMR0IF :1;
[; ;pic18f87j10.h: 12716: unsigned RBIE :1;
[; ;pic18f87j10.h: 12717: unsigned INT0IE :1;
[; ;pic18f87j10.h: 12718: unsigned TMR0IE :1;
[; ;pic18f87j10.h: 12719: unsigned PEIE_GIEL :1;
[; ;pic18f87j10.h: 12720: unsigned GIE_GIEH :1;
[; ;pic18f87j10.h: 12721: };
[; ;pic18f87j10.h: 12722: struct {
[; ;pic18f87j10.h: 12723: unsigned :1;
[; ;pic18f87j10.h: 12724: unsigned INT0F :1;
[; ;pic18f87j10.h: 12725: unsigned T0IF :1;
[; ;pic18f87j10.h: 12726: unsigned :1;
[; ;pic18f87j10.h: 12727: unsigned INT0E :1;
[; ;pic18f87j10.h: 12728: unsigned T0IE :1;
[; ;pic18f87j10.h: 12729: unsigned PEIE :1;
[; ;pic18f87j10.h: 12730: unsigned GIE :1;
[; ;pic18f87j10.h: 12731: };
[; ;pic18f87j10.h: 12732: struct {
[; ;pic18f87j10.h: 12733: unsigned :6;
[; ;pic18f87j10.h: 12734: unsigned GIEL :1;
[; ;pic18f87j10.h: 12735: unsigned GIEH :1;
[; ;pic18f87j10.h: 12736: };
[; ;pic18f87j10.h: 12737: } INTCONbits_t;
[; ;pic18f87j10.h: 12738: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f87j10.h: 12822: extern volatile unsigned short PROD @ 0xFF3;
"12824
[; ;pic18f87j10.h: 12824: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f87j10.h: 12828: extern volatile unsigned char PRODL @ 0xFF3;
"12830
[; ;pic18f87j10.h: 12830: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f87j10.h: 12834: extern volatile unsigned char PRODH @ 0xFF4;
"12836
[; ;pic18f87j10.h: 12836: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f87j10.h: 12840: extern volatile unsigned char TABLAT @ 0xFF5;
"12842
[; ;pic18f87j10.h: 12842: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f87j10.h: 12847: extern volatile unsigned short long TBLPTR @ 0xFF6;
"12850
[; ;pic18f87j10.h: 12850: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f87j10.h: 12854: extern volatile unsigned char TBLPTRL @ 0xFF6;
"12856
[; ;pic18f87j10.h: 12856: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f87j10.h: 12860: extern volatile unsigned char TBLPTRH @ 0xFF7;
"12862
[; ;pic18f87j10.h: 12862: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f87j10.h: 12866: extern volatile unsigned char TBLPTRU @ 0xFF8;
"12868
[; ;pic18f87j10.h: 12868: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f87j10.h: 12873: extern volatile unsigned short long PCLAT @ 0xFF9;
"12876
[; ;pic18f87j10.h: 12876: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f87j10.h: 12880: extern volatile unsigned short long PC @ 0xFF9;
"12883
[; ;pic18f87j10.h: 12883: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f87j10.h: 12887: extern volatile unsigned char PCL @ 0xFF9;
"12889
[; ;pic18f87j10.h: 12889: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f87j10.h: 12893: extern volatile unsigned char PCLATH @ 0xFFA;
"12895
[; ;pic18f87j10.h: 12895: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f87j10.h: 12899: extern volatile unsigned char PCLATU @ 0xFFB;
"12901
[; ;pic18f87j10.h: 12901: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f87j10.h: 12905: extern volatile unsigned char STKPTR @ 0xFFC;
"12907
[; ;pic18f87j10.h: 12907: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f87j10.h: 12910: typedef union {
[; ;pic18f87j10.h: 12911: struct {
[; ;pic18f87j10.h: 12912: unsigned STKPTR :5;
[; ;pic18f87j10.h: 12913: unsigned :1;
[; ;pic18f87j10.h: 12914: unsigned STKUNF :1;
[; ;pic18f87j10.h: 12915: unsigned STKFUL :1;
[; ;pic18f87j10.h: 12916: };
[; ;pic18f87j10.h: 12917: struct {
[; ;pic18f87j10.h: 12918: unsigned STKPTR0 :1;
[; ;pic18f87j10.h: 12919: unsigned STKPTR1 :1;
[; ;pic18f87j10.h: 12920: unsigned STKPTR2 :1;
[; ;pic18f87j10.h: 12921: unsigned STKPTR3 :1;
[; ;pic18f87j10.h: 12922: unsigned STKPTR4 :1;
[; ;pic18f87j10.h: 12923: unsigned :2;
[; ;pic18f87j10.h: 12924: unsigned STKOVF :1;
[; ;pic18f87j10.h: 12925: };
[; ;pic18f87j10.h: 12926: struct {
[; ;pic18f87j10.h: 12927: unsigned SP0 :1;
[; ;pic18f87j10.h: 12928: unsigned SP1 :1;
[; ;pic18f87j10.h: 12929: unsigned SP2 :1;
[; ;pic18f87j10.h: 12930: unsigned SP3 :1;
[; ;pic18f87j10.h: 12931: unsigned SP4 :1;
[; ;pic18f87j10.h: 12932: };
[; ;pic18f87j10.h: 12933: } STKPTRbits_t;
[; ;pic18f87j10.h: 12934: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f87j10.h: 13009: extern volatile unsigned short long TOS @ 0xFFD;
"13012
[; ;pic18f87j10.h: 13012: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f87j10.h: 13016: extern volatile unsigned char TOSL @ 0xFFD;
"13018
[; ;pic18f87j10.h: 13018: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f87j10.h: 13022: extern volatile unsigned char TOSH @ 0xFFE;
"13024
[; ;pic18f87j10.h: 13024: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f87j10.h: 13028: extern volatile unsigned char TOSU @ 0xFFF;
"13030
[; ;pic18f87j10.h: 13030: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f87j10.h: 13040: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f87j10.h: 13042: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f87j10.h: 13044: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f87j10.h: 13046: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f87j10.h: 13048: extern volatile __bit __attribute__((__deprecated__)) ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f87j10.h: 13050: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f87j10.h: 13052: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f87j10.h: 13054: extern volatile __bit __attribute__((__deprecated__)) ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f87j10.h: 13056: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f87j10.h: 13058: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f87j10.h: 13060: extern volatile __bit __attribute__((__deprecated__)) ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f87j10.h: 13062: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f87j10.h: 13064: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f87j10.h: 13066: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f87j10.h: 13068: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f87j10.h: 13070: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f87j10.h: 13072: extern volatile __bit AD00 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f87j10.h: 13074: extern volatile __bit AD01 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f87j10.h: 13076: extern volatile __bit AD02 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f87j10.h: 13078: extern volatile __bit AD03 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f87j10.h: 13080: extern volatile __bit AD04 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f87j10.h: 13082: extern volatile __bit AD05 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f87j10.h: 13084: extern volatile __bit AD06 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f87j10.h: 13086: extern volatile __bit AD07 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f87j10.h: 13088: extern volatile __bit AD10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f87j10.h: 13090: extern volatile __bit AD11 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f87j10.h: 13092: extern volatile __bit AD12 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f87j10.h: 13094: extern volatile __bit AD13 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f87j10.h: 13096: extern volatile __bit AD14 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f87j10.h: 13098: extern volatile __bit AD15 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f87j10.h: 13100: extern volatile __bit AD16 @ (((unsigned) &PORTH)*8) + 0;
[; ;pic18f87j10.h: 13102: extern volatile __bit AD17 @ (((unsigned) &PORTH)*8) + 1;
[; ;pic18f87j10.h: 13104: extern volatile __bit AD18 @ (((unsigned) &PORTH)*8) + 2;
[; ;pic18f87j10.h: 13106: extern volatile __bit AD19 @ (((unsigned) &PORTH)*8) + 3;
[; ;pic18f87j10.h: 13108: extern volatile __bit AD8 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f87j10.h: 13110: extern volatile __bit AD9 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f87j10.h: 13112: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f87j10.h: 13114: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f87j10.h: 13116: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f87j10.h: 13118: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f87j10.h: 13120: extern volatile __bit __attribute__((__deprecated__)) ADDEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f87j10.h: 13122: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f87j10.h: 13124: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f87j10.h: 13126: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f87j10.h: 13128: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f87j10.h: 13130: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f87j10.h: 13132: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f87j10.h: 13134: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f87j10.h: 13136: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f87j10.h: 13138: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f87j10.h: 13140: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f87j10.h: 13142: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f87j10.h: 13144: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f87j10.h: 13146: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f87j10.h: 13148: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f87j10.h: 13150: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f87j10.h: 13152: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f87j10.h: 13154: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f87j10.h: 13156: extern volatile __bit ALE @ (((unsigned) &PORTJ)*8) + 0;
[; ;pic18f87j10.h: 13158: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f87j10.h: 13160: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f87j10.h: 13162: extern volatile __bit AN10 @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f87j10.h: 13164: extern volatile __bit AN11 @ (((unsigned) &PORTF)*8) + 6;
[; ;pic18f87j10.h: 13166: extern volatile __bit AN12 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f87j10.h: 13168: extern volatile __bit AN13 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f87j10.h: 13170: extern volatile __bit AN14 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f87j10.h: 13172: extern volatile __bit AN15 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f87j10.h: 13174: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f87j10.h: 13176: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f87j10.h: 13178: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f87j10.h: 13180: extern volatile __bit AN6 @ (((unsigned) &PORTF)*8) + 1;
[; ;pic18f87j10.h: 13182: extern volatile __bit AN7 @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f87j10.h: 13184: extern volatile __bit AN8 @ (((unsigned) &PORTF)*8) + 3;
[; ;pic18f87j10.h: 13186: extern volatile __bit AN9 @ (((unsigned) &PORTF)*8) + 4;
[; ;pic18f87j10.h: 13188: extern volatile __bit BA0 @ (((unsigned) &PORTJ)*8) + 4;
[; ;pic18f87j10.h: 13190: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f87j10.h: 13192: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f87j10.h: 13194: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f87j10.h: 13196: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f87j10.h: 13198: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f87j10.h: 13200: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f87j10.h: 13202: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f87j10.h: 13204: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f87j10.h: 13206: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f87j10.h: 13208: extern volatile __bit __attribute__((__deprecated__)) BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f87j10.h: 13210: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f87j10.h: 13212: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f87j10.h: 13214: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f87j10.h: 13216: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f87j10.h: 13218: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f87j10.h: 13220: extern volatile __bit __attribute__((__deprecated__)) BRGH @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f87j10.h: 13222: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f87j10.h: 13224: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f87j10.h: 13226: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f87j10.h: 13228: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f87j10.h: 13230: extern volatile __bit C1OUTF @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f87j10.h: 13232: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f87j10.h: 13234: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f87j10.h: 13236: extern volatile __bit C2OUTF @ (((unsigned) &PORTF)*8) + 1;
[; ;pic18f87j10.h: 13238: extern volatile __bit C3OUTG @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f87j10.h: 13240: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f87j10.h: 13242: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f87j10.h: 13244: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f87j10.h: 13246: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f87j10.h: 13248: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f87j10.h: 13250: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f87j10.h: 13252: extern volatile __bit CCP1M0 @ (((unsigned) &ECCP1CON)*8) + 0;
[; ;pic18f87j10.h: 13254: extern volatile __bit CCP1M1 @ (((unsigned) &ECCP1CON)*8) + 1;
[; ;pic18f87j10.h: 13256: extern volatile __bit CCP1M2 @ (((unsigned) &ECCP1CON)*8) + 2;
[; ;pic18f87j10.h: 13258: extern volatile __bit CCP1M3 @ (((unsigned) &ECCP1CON)*8) + 3;
[; ;pic18f87j10.h: 13260: extern volatile __bit CCP1X @ (((unsigned) &ECCP1CON)*8) + 5;
[; ;pic18f87j10.h: 13262: extern volatile __bit CCP1Y @ (((unsigned) &ECCP1CON)*8) + 4;
[; ;pic18f87j10.h: 13264: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f87j10.h: 13266: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f87j10.h: 13268: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f87j10.h: 13270: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f87j10.h: 13272: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f87j10.h: 13274: extern volatile __bit CCP2M0 @ (((unsigned) &ECCP2CON)*8) + 0;
[; ;pic18f87j10.h: 13276: extern volatile __bit CCP2M1 @ (((unsigned) &ECCP2CON)*8) + 1;
[; ;pic18f87j10.h: 13278: extern volatile __bit CCP2M2 @ (((unsigned) &ECCP2CON)*8) + 2;
[; ;pic18f87j10.h: 13280: extern volatile __bit CCP2M3 @ (((unsigned) &ECCP2CON)*8) + 3;
[; ;pic18f87j10.h: 13282: extern volatile __bit CCP2X @ (((unsigned) &ECCP2CON)*8) + 5;
[; ;pic18f87j10.h: 13284: extern volatile __bit CCP2Y @ (((unsigned) &ECCP2CON)*8) + 4;
[; ;pic18f87j10.h: 13286: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f87j10.h: 13288: extern volatile __bit CCP3 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f87j10.h: 13290: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f87j10.h: 13292: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f87j10.h: 13294: extern volatile __bit CCP3IP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f87j10.h: 13296: extern volatile __bit CCP3M0 @ (((unsigned) &ECCP3CON)*8) + 0;
[; ;pic18f87j10.h: 13298: extern volatile __bit CCP3M1 @ (((unsigned) &ECCP3CON)*8) + 1;
[; ;pic18f87j10.h: 13300: extern volatile __bit CCP3M2 @ (((unsigned) &ECCP3CON)*8) + 2;
[; ;pic18f87j10.h: 13302: extern volatile __bit CCP3M3 @ (((unsigned) &ECCP3CON)*8) + 3;
[; ;pic18f87j10.h: 13304: extern volatile __bit CCP3X @ (((unsigned) &ECCP3CON)*8) + 5;
[; ;pic18f87j10.h: 13306: extern volatile __bit CCP3Y @ (((unsigned) &ECCP3CON)*8) + 4;
[; ;pic18f87j10.h: 13308: extern volatile __bit CCP4 @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f87j10.h: 13310: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f87j10.h: 13312: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f87j10.h: 13314: extern volatile __bit CCP4IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f87j10.h: 13316: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f87j10.h: 13318: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f87j10.h: 13320: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f87j10.h: 13322: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f87j10.h: 13324: extern volatile __bit CCP5 @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f87j10.h: 13326: extern volatile __bit CCP5IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f87j10.h: 13328: extern volatile __bit CCP5IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f87j10.h: 13330: extern volatile __bit CCP5IP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f87j10.h: 13332: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f87j10.h: 13334: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f87j10.h: 13336: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f87j10.h: 13338: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f87j10.h: 13340: extern volatile __bit CCP6 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f87j10.h: 13342: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f87j10.h: 13344: extern volatile __bit CCP7 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f87j10.h: 13346: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f87j10.h: 13348: extern volatile __bit CCP8 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f87j10.h: 13350: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f87j10.h: 13352: extern volatile __bit CCP9 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f87j10.h: 13354: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f87j10.h: 13356: extern volatile __bit CCPIE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f87j10.h: 13358: extern volatile __bit CCPIF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f87j10.h: 13360: extern volatile __bit CCPIP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f87j10.h: 13362: extern volatile __bit CE @ (((unsigned) &PORTJ)*8) + 5;
[; ;pic18f87j10.h: 13364: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f87j10.h: 13366: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f87j10.h: 13368: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f87j10.h: 13370: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f87j10.h: 13372: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f87j10.h: 13374: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f87j10.h: 13376: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f87j10.h: 13378: extern volatile __bit CK2 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f87j10.h: 13380: extern volatile __bit __attribute__((__deprecated__)) CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f87j10.h: 13382: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f87j10.h: 13384: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f87j10.h: 13386: extern volatile __bit __attribute__((__deprecated__)) CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f87j10.h: 13388: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f87j10.h: 13390: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f87j10.h: 13392: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f87j10.h: 13394: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f87j10.h: 13396: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f87j10.h: 13398: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f87j10.h: 13400: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f87j10.h: 13402: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f87j10.h: 13404: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f87j10.h: 13406: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f87j10.h: 13408: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f87j10.h: 13410: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f87j10.h: 13412: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f87j10.h: 13414: extern volatile __bit __attribute__((__deprecated__)) CREN @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f87j10.h: 13416: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f87j10.h: 13418: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f87j10.h: 13420: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f87j10.h: 13422: extern volatile __bit __attribute__((__deprecated__)) CSRC @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f87j10.h: 13424: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f87j10.h: 13426: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f87j10.h: 13428: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f87j10.h: 13430: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f87j10.h: 13432: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f87j10.h: 13434: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f87j10.h: 13436: extern volatile __bit CVREF @ (((unsigned) &PORTF)*8) + 3;
[; ;pic18f87j10.h: 13438: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f87j10.h: 13440: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f87j10.h: 13442: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f87j10.h: 13444: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f87j10.h: 13446: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f87j10.h: 13448: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f87j10.h: 13450: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f87j10.h: 13452: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f87j10.h: 13454: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f87j10.h: 13456: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f87j10.h: 13458: extern volatile __bit DC1B0 @ (((unsigned) &ECCP1CON)*8) + 4;
[; ;pic18f87j10.h: 13460: extern volatile __bit DC1B1 @ (((unsigned) &ECCP1CON)*8) + 5;
[; ;pic18f87j10.h: 13462: extern volatile __bit DC2B0 @ (((unsigned) &ECCP2CON)*8) + 4;
[; ;pic18f87j10.h: 13464: extern volatile __bit DC2B1 @ (((unsigned) &ECCP2CON)*8) + 5;
[; ;pic18f87j10.h: 13466: extern volatile __bit DC3B0 @ (((unsigned) &ECCP3CON)*8) + 4;
[; ;pic18f87j10.h: 13468: extern volatile __bit DC3B1 @ (((unsigned) &ECCP3CON)*8) + 5;
[; ;pic18f87j10.h: 13470: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f87j10.h: 13472: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f87j10.h: 13474: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f87j10.h: 13476: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f87j10.h: 13478: extern volatile __bit DCCP4X @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f87j10.h: 13480: extern volatile __bit DCCP4Y @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f87j10.h: 13482: extern volatile __bit DCCP5X @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f87j10.h: 13484: extern volatile __bit DCCP5Y @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f87j10.h: 13486: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f87j10.h: 13488: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f87j10.h: 13490: extern volatile __bit DT2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f87j10.h: 13492: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f87j10.h: 13494: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f87j10.h: 13496: extern volatile __bit EBDIS @ (((unsigned) &MEMCON)*8) + 7;
[; ;pic18f87j10.h: 13498: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f87j10.h: 13500: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f87j10.h: 13502: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f87j10.h: 13504: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f87j10.h: 13506: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f87j10.h: 13508: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f87j10.h: 13510: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f87j10.h: 13512: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f87j10.h: 13514: extern volatile __bit ECCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f87j10.h: 13516: extern volatile __bit ECCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f87j10.h: 13518: extern volatile __bit ECCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f87j10.h: 13520: extern volatile __bit ECCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f87j10.h: 13522: extern volatile __bit __attribute__((__deprecated__)) FERR @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f87j10.h: 13524: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f87j10.h: 13526: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f87j10.h: 13528: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f87j10.h: 13530: extern volatile __bit __attribute__((__deprecated__)) GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f87j10.h: 13532: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f87j10.h: 13534: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f87j10.h: 13536: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f87j10.h: 13538: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f87j10.h: 13540: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f87j10.h: 13542: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f87j10.h: 13544: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f87j10.h: 13546: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f87j10.h: 13548: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f87j10.h: 13550: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f87j10.h: 13552: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f87j10.h: 13554: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f87j10.h: 13556: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f87j10.h: 13558: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f87j10.h: 13560: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f87j10.h: 13562: extern volatile __bit IBF @ (((unsigned) &PSPCON)*8) + 7;
[; ;pic18f87j10.h: 13564: extern volatile __bit IBOV @ (((unsigned) &PSPCON)*8) + 5;
[; ;pic18f87j10.h: 13566: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f87j10.h: 13568: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f87j10.h: 13570: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f87j10.h: 13572: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f87j10.h: 13574: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f87j10.h: 13576: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f87j10.h: 13578: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f87j10.h: 13580: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f87j10.h: 13582: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f87j10.h: 13584: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f87j10.h: 13586: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f87j10.h: 13588: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f87j10.h: 13590: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f87j10.h: 13592: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f87j10.h: 13594: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f87j10.h: 13596: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f87j10.h: 13598: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f87j10.h: 13600: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f87j10.h: 13602: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f87j10.h: 13604: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f87j10.h: 13606: extern volatile __bit INT3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f87j10.h: 13608: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f87j10.h: 13610: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f87j10.h: 13612: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f87j10.h: 13614: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f87j10.h: 13616: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f87j10.h: 13618: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f87j10.h: 13620: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f87j10.h: 13622: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f87j10.h: 13624: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f87j10.h: 13626: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f87j10.h: 13628: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f87j10.h: 13630: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f87j10.h: 13632: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f87j10.h: 13634: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f87j10.h: 13636: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f87j10.h: 13638: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f87j10.h: 13640: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f87j10.h: 13642: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f87j10.h: 13644: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f87j10.h: 13646: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f87j10.h: 13648: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f87j10.h: 13650: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f87j10.h: 13652: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f87j10.h: 13654: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f87j10.h: 13656: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f87j10.h: 13658: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f87j10.h: 13660: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f87j10.h: 13662: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f87j10.h: 13664: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f87j10.h: 13666: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f87j10.h: 13668: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f87j10.h: 13670: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f87j10.h: 13672: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f87j10.h: 13674: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f87j10.h: 13676: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f87j10.h: 13678: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f87j10.h: 13680: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f87j10.h: 13682: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f87j10.h: 13684: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f87j10.h: 13686: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f87j10.h: 13688: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f87j10.h: 13690: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f87j10.h: 13692: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f87j10.h: 13694: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f87j10.h: 13696: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f87j10.h: 13698: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f87j10.h: 13700: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f87j10.h: 13702: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f87j10.h: 13704: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f87j10.h: 13706: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f87j10.h: 13708: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f87j10.h: 13710: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f87j10.h: 13712: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f87j10.h: 13714: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f87j10.h: 13716: extern volatile __bit LATE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f87j10.h: 13718: extern volatile __bit LATE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f87j10.h: 13720: extern volatile __bit LATE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f87j10.h: 13722: extern volatile __bit LATE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f87j10.h: 13724: extern volatile __bit LATE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f87j10.h: 13726: extern volatile __bit LATF1 @ (((unsigned) &LATF)*8) + 1;
[; ;pic18f87j10.h: 13728: extern volatile __bit LATF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic18f87j10.h: 13730: extern volatile __bit LATF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic18f87j10.h: 13732: extern volatile __bit LATF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic18f87j10.h: 13734: extern volatile __bit LATF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic18f87j10.h: 13736: extern volatile __bit LATF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic18f87j10.h: 13738: extern volatile __bit LATF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic18f87j10.h: 13740: extern volatile __bit LATG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic18f87j10.h: 13742: extern volatile __bit LATG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic18f87j10.h: 13744: extern volatile __bit LATG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic18f87j10.h: 13746: extern volatile __bit LATG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic18f87j10.h: 13748: extern volatile __bit LATG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic18f87j10.h: 13750: extern volatile __bit LATH0 @ (((unsigned) &LATH)*8) + 0;
[; ;pic18f87j10.h: 13752: extern volatile __bit LATH1 @ (((unsigned) &LATH)*8) + 1;
[; ;pic18f87j10.h: 13754: extern volatile __bit LATH2 @ (((unsigned) &LATH)*8) + 2;
[; ;pic18f87j10.h: 13756: extern volatile __bit LATH3 @ (((unsigned) &LATH)*8) + 3;
[; ;pic18f87j10.h: 13758: extern volatile __bit LATH4 @ (((unsigned) &LATH)*8) + 4;
[; ;pic18f87j10.h: 13760: extern volatile __bit LATH5 @ (((unsigned) &LATH)*8) + 5;
[; ;pic18f87j10.h: 13762: extern volatile __bit LATH6 @ (((unsigned) &LATH)*8) + 6;
[; ;pic18f87j10.h: 13764: extern volatile __bit LATH7 @ (((unsigned) &LATH)*8) + 7;
[; ;pic18f87j10.h: 13766: extern volatile __bit LATJ0 @ (((unsigned) &LATJ)*8) + 0;
[; ;pic18f87j10.h: 13768: extern volatile __bit LATJ1 @ (((unsigned) &LATJ)*8) + 1;
[; ;pic18f87j10.h: 13770: extern volatile __bit LATJ2 @ (((unsigned) &LATJ)*8) + 2;
[; ;pic18f87j10.h: 13772: extern volatile __bit LATJ3 @ (((unsigned) &LATJ)*8) + 3;
[; ;pic18f87j10.h: 13774: extern volatile __bit LATJ4 @ (((unsigned) &LATJ)*8) + 4;
[; ;pic18f87j10.h: 13776: extern volatile __bit LATJ5 @ (((unsigned) &LATJ)*8) + 5;
[; ;pic18f87j10.h: 13778: extern volatile __bit LATJ6 @ (((unsigned) &LATJ)*8) + 6;
[; ;pic18f87j10.h: 13780: extern volatile __bit LATJ7 @ (((unsigned) &LATJ)*8) + 7;
[; ;pic18f87j10.h: 13782: extern volatile __bit LB @ (((unsigned) &PORTJ)*8) + 6;
[; ;pic18f87j10.h: 13784: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f87j10.h: 13786: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f87j10.h: 13788: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f87j10.h: 13790: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f87j10.h: 13792: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f87j10.h: 13794: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f87j10.h: 13796: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f87j10.h: 13798: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f87j10.h: 13800: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f87j10.h: 13802: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f87j10.h: 13804: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f87j10.h: 13806: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f87j10.h: 13808: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f87j10.h: 13810: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f87j10.h: 13812: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f87j10.h: 13814: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f87j10.h: 13816: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f87j10.h: 13818: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f87j10.h: 13820: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f87j10.h: 13822: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f87j10.h: 13824: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f87j10.h: 13826: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f87j10.h: 13828: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f87j10.h: 13830: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f87j10.h: 13832: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f87j10.h: 13834: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f87j10.h: 13836: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f87j10.h: 13838: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f87j10.h: 13840: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f87j10.h: 13842: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f87j10.h: 13844: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f87j10.h: 13846: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f87j10.h: 13848: extern volatile __bit LF1 @ (((unsigned) &LATF)*8) + 1;
[; ;pic18f87j10.h: 13850: extern volatile __bit LF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic18f87j10.h: 13852: extern volatile __bit LF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic18f87j10.h: 13854: extern volatile __bit LF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic18f87j10.h: 13856: extern volatile __bit LF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic18f87j10.h: 13858: extern volatile __bit LF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic18f87j10.h: 13860: extern volatile __bit LF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic18f87j10.h: 13862: extern volatile __bit LG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic18f87j10.h: 13864: extern volatile __bit LG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic18f87j10.h: 13866: extern volatile __bit LG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic18f87j10.h: 13868: extern volatile __bit LG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic18f87j10.h: 13870: extern volatile __bit LG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic18f87j10.h: 13872: extern volatile __bit LH0 @ (((unsigned) &LATH)*8) + 0;
[; ;pic18f87j10.h: 13874: extern volatile __bit LH1 @ (((unsigned) &LATH)*8) + 1;
[; ;pic18f87j10.h: 13876: extern volatile __bit LH2 @ (((unsigned) &LATH)*8) + 2;
[; ;pic18f87j10.h: 13878: extern volatile __bit LH3 @ (((unsigned) &LATH)*8) + 3;
[; ;pic18f87j10.h: 13880: extern volatile __bit LH4 @ (((unsigned) &LATH)*8) + 4;
[; ;pic18f87j10.h: 13882: extern volatile __bit LH5 @ (((unsigned) &LATH)*8) + 5;
[; ;pic18f87j10.h: 13884: extern volatile __bit LH6 @ (((unsigned) &LATH)*8) + 6;
[; ;pic18f87j10.h: 13886: extern volatile __bit LH7 @ (((unsigned) &LATH)*8) + 7;
[; ;pic18f87j10.h: 13888: extern volatile __bit LJ0 @ (((unsigned) &LATJ)*8) + 0;
[; ;pic18f87j10.h: 13890: extern volatile __bit LJ1 @ (((unsigned) &LATJ)*8) + 1;
[; ;pic18f87j10.h: 13892: extern volatile __bit LJ2 @ (((unsigned) &LATJ)*8) + 2;
[; ;pic18f87j10.h: 13894: extern volatile __bit LJ3 @ (((unsigned) &LATJ)*8) + 3;
[; ;pic18f87j10.h: 13896: extern volatile __bit LJ4 @ (((unsigned) &LATJ)*8) + 4;
[; ;pic18f87j10.h: 13898: extern volatile __bit LJ5 @ (((unsigned) &LATJ)*8) + 5;
[; ;pic18f87j10.h: 13900: extern volatile __bit LJ6 @ (((unsigned) &LATJ)*8) + 6;
[; ;pic18f87j10.h: 13902: extern volatile __bit LJ7 @ (((unsigned) &LATJ)*8) + 7;
[; ;pic18f87j10.h: 13904: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f87j10.h: 13906: extern volatile __bit MSK0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f87j10.h: 13908: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f87j10.h: 13910: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f87j10.h: 13912: extern volatile __bit MSK1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f87j10.h: 13914: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f87j10.h: 13916: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f87j10.h: 13918: extern volatile __bit MSK2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f87j10.h: 13920: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f87j10.h: 13922: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f87j10.h: 13924: extern volatile __bit MSK3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f87j10.h: 13926: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f87j10.h: 13928: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f87j10.h: 13930: extern volatile __bit MSK4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f87j10.h: 13932: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f87j10.h: 13934: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f87j10.h: 13936: extern volatile __bit MSK5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f87j10.h: 13938: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f87j10.h: 13940: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f87j10.h: 13942: extern volatile __bit MSK6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f87j10.h: 13944: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f87j10.h: 13946: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f87j10.h: 13948: extern volatile __bit MSK7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f87j10.h: 13950: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f87j10.h: 13952: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f87j10.h: 13954: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f87j10.h: 13956: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f87j10.h: 13958: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f87j10.h: 13960: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f87j10.h: 13962: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f87j10.h: 13964: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f87j10.h: 13966: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f87j10.h: 13968: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f87j10.h: 13970: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f87j10.h: 13972: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f87j10.h: 13974: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f87j10.h: 13976: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f87j10.h: 13978: extern volatile __bit OBF @ (((unsigned) &PSPCON)*8) + 6;
[; ;pic18f87j10.h: 13980: extern volatile __bit OE @ (((unsigned) &PORTJ)*8) + 1;
[; ;pic18f87j10.h: 13982: extern volatile __bit __attribute__((__deprecated__)) OERR @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f87j10.h: 13984: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f87j10.h: 13986: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f87j10.h: 13988: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f87j10.h: 13990: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f87j10.h: 13992: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f87j10.h: 13994: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f87j10.h: 13996: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f87j10.h: 13998: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f87j10.h: 14000: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f87j10.h: 14002: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f87j10.h: 14004: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f87j10.h: 14006: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f87j10.h: 14008: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f87j10.h: 14010: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f87j10.h: 14012: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f87j10.h: 14014: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f87j10.h: 14016: extern volatile __bit P1M0 @ (((unsigned) &ECCP1CON)*8) + 6;
[; ;pic18f87j10.h: 14018: extern volatile __bit P1M1 @ (((unsigned) &ECCP1CON)*8) + 7;
[; ;pic18f87j10.h: 14020: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f87j10.h: 14022: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f87j10.h: 14024: extern volatile __bit P2DC0 @ (((unsigned) &ECCP2DEL)*8) + 0;
[; ;pic18f87j10.h: 14026: extern volatile __bit P2DC1 @ (((unsigned) &ECCP2DEL)*8) + 1;
[; ;pic18f87j10.h: 14028: extern volatile __bit P2DC2 @ (((unsigned) &ECCP2DEL)*8) + 2;
[; ;pic18f87j10.h: 14030: extern volatile __bit P2DC3 @ (((unsigned) &ECCP2DEL)*8) + 3;
[; ;pic18f87j10.h: 14032: extern volatile __bit P2DC4 @ (((unsigned) &ECCP2DEL)*8) + 4;
[; ;pic18f87j10.h: 14034: extern volatile __bit P2DC5 @ (((unsigned) &ECCP2DEL)*8) + 5;
[; ;pic18f87j10.h: 14036: extern volatile __bit P2DC6 @ (((unsigned) &ECCP2DEL)*8) + 6;
[; ;pic18f87j10.h: 14038: extern volatile __bit P2M0 @ (((unsigned) &ECCP2CON)*8) + 6;
[; ;pic18f87j10.h: 14040: extern volatile __bit P2M1 @ (((unsigned) &ECCP2CON)*8) + 7;
[; ;pic18f87j10.h: 14042: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f87j10.h: 14044: extern volatile __bit P3DC0 @ (((unsigned) &ECCP3DEL)*8) + 0;
[; ;pic18f87j10.h: 14046: extern volatile __bit P3DC1 @ (((unsigned) &ECCP3DEL)*8) + 1;
[; ;pic18f87j10.h: 14048: extern volatile __bit P3DC2 @ (((unsigned) &ECCP3DEL)*8) + 2;
[; ;pic18f87j10.h: 14050: extern volatile __bit P3DC3 @ (((unsigned) &ECCP3DEL)*8) + 3;
[; ;pic18f87j10.h: 14052: extern volatile __bit P3DC4 @ (((unsigned) &ECCP3DEL)*8) + 4;
[; ;pic18f87j10.h: 14054: extern volatile __bit P3DC5 @ (((unsigned) &ECCP3DEL)*8) + 5;
[; ;pic18f87j10.h: 14056: extern volatile __bit P3DC6 @ (((unsigned) &ECCP3DEL)*8) + 6;
[; ;pic18f87j10.h: 14058: extern volatile __bit P3M0 @ (((unsigned) &ECCP3CON)*8) + 6;
[; ;pic18f87j10.h: 14060: extern volatile __bit P3M1 @ (((unsigned) &ECCP3CON)*8) + 7;
[; ;pic18f87j10.h: 14062: extern volatile __bit P3RSEN @ (((unsigned) &ECCP3DEL)*8) + 7;
[; ;pic18f87j10.h: 14064: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f87j10.h: 14066: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f87j10.h: 14068: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f87j10.h: 14070: extern volatile __bit PB1 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f87j10.h: 14072: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f87j10.h: 14074: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f87j10.h: 14076: extern volatile __bit PB3 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f87j10.h: 14078: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f87j10.h: 14080: extern volatile __bit PC1 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f87j10.h: 14082: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f87j10.h: 14084: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f87j10.h: 14086: extern volatile __bit PC3 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f87j10.h: 14088: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f87j10.h: 14090: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f87j10.h: 14092: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f87j10.h: 14094: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f87j10.h: 14096: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f87j10.h: 14098: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f87j10.h: 14100: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f87j10.h: 14102: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f87j10.h: 14104: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f87j10.h: 14106: extern volatile __bit __attribute__((__deprecated__)) PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f87j10.h: 14108: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f87j10.h: 14110: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f87j10.h: 14112: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f87j10.h: 14114: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f87j10.h: 14116: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f87j10.h: 14118: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f87j10.h: 14120: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f87j10.h: 14122: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f87j10.h: 14124: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f87j10.h: 14126: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f87j10.h: 14128: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f87j10.h: 14130: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f87j10.h: 14132: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f87j10.h: 14134: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f87j10.h: 14136: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f87j10.h: 14138: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f87j10.h: 14140: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f87j10.h: 14142: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f87j10.h: 14144: extern volatile __bit PSPMODE @ (((unsigned) &PSPCON)*8) + 4;
[; ;pic18f87j10.h: 14146: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f87j10.h: 14148: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f87j10.h: 14150: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f87j10.h: 14152: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f87j10.h: 14154: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f87j10.h: 14156: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f87j10.h: 14158: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f87j10.h: 14160: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f87j10.h: 14162: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f87j10.h: 14164: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f87j10.h: 14166: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f87j10.h: 14168: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f87j10.h: 14170: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f87j10.h: 14172: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f87j10.h: 14174: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f87j10.h: 14176: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f87j10.h: 14178: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f87j10.h: 14180: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f87j10.h: 14182: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f87j10.h: 14184: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f87j10.h: 14186: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f87j10.h: 14188: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f87j10.h: 14190: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f87j10.h: 14192: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f87j10.h: 14194: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f87j10.h: 14196: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f87j10.h: 14198: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f87j10.h: 14200: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f87j10.h: 14202: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f87j10.h: 14204: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f87j10.h: 14206: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f87j10.h: 14208: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f87j10.h: 14210: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f87j10.h: 14212: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f87j10.h: 14214: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f87j10.h: 14216: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f87j10.h: 14218: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f87j10.h: 14220: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f87j10.h: 14222: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f87j10.h: 14224: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f87j10.h: 14226: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f87j10.h: 14228: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f87j10.h: 14230: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f87j10.h: 14232: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f87j10.h: 14234: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f87j10.h: 14236: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f87j10.h: 14238: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f87j10.h: 14240: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f87j10.h: 14242: extern volatile __bit __attribute__((__deprecated__)) RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f87j10.h: 14244: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f87j10.h: 14246: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f87j10.h: 14248: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f87j10.h: 14250: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f87j10.h: 14252: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f87j10.h: 14254: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f87j10.h: 14256: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f87j10.h: 14258: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f87j10.h: 14260: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f87j10.h: 14262: extern volatile __bit RD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f87j10.h: 14264: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f87j10.h: 14266: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f87j10.h: 14268: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f87j10.h: 14270: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f87j10.h: 14272: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f87j10.h: 14274: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f87j10.h: 14276: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f87j10.h: 14278: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f87j10.h: 14280: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f87j10.h: 14282: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f87j10.h: 14284: extern volatile __bit RDPU @ (((unsigned) &PORTG)*8) + 7;
[; ;pic18f87j10.h: 14286: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f87j10.h: 14288: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f87j10.h: 14290: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f87j10.h: 14292: extern volatile __bit __attribute__((__deprecated__)) RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f87j10.h: 14294: extern volatile __bit __attribute__((__deprecated__)) RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f87j10.h: 14296: extern volatile __bit __attribute__((__deprecated__)) RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f87j10.h: 14298: extern volatile __bit __attribute__((__deprecated__)) RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f87j10.h: 14300: extern volatile __bit __attribute__((__deprecated__)) RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f87j10.h: 14302: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f87j10.h: 14304: extern volatile __bit REPU @ (((unsigned) &PORTG)*8) + 6;
[; ;pic18f87j10.h: 14306: extern volatile __bit __attribute__((__deprecated__)) RF1 @ (((unsigned) &PORTF)*8) + 1;
[; ;pic18f87j10.h: 14308: extern volatile __bit __attribute__((__deprecated__)) RF2 @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f87j10.h: 14310: extern volatile __bit __attribute__((__deprecated__)) RF3 @ (((unsigned) &PORTF)*8) + 3;
[; ;pic18f87j10.h: 14312: extern volatile __bit __attribute__((__deprecated__)) RF4 @ (((unsigned) &PORTF)*8) + 4;
[; ;pic18f87j10.h: 14314: extern volatile __bit __attribute__((__deprecated__)) RF5 @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f87j10.h: 14316: extern volatile __bit __attribute__((__deprecated__)) RF6 @ (((unsigned) &PORTF)*8) + 6;
[; ;pic18f87j10.h: 14318: extern volatile __bit __attribute__((__deprecated__)) RF7 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f87j10.h: 14320: extern volatile __bit __attribute__((__deprecated__)) RG0 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f87j10.h: 14322: extern volatile __bit __attribute__((__deprecated__)) RG1 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f87j10.h: 14324: extern volatile __bit __attribute__((__deprecated__)) RG2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f87j10.h: 14326: extern volatile __bit __attribute__((__deprecated__)) RG3 @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f87j10.h: 14328: extern volatile __bit __attribute__((__deprecated__)) RG4 @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f87j10.h: 14330: extern volatile __bit RG5 @ (((unsigned) &PORTG)*8) + 5;
[; ;pic18f87j10.h: 14332: extern volatile __bit RG6 @ (((unsigned) &PORTG)*8) + 6;
[; ;pic18f87j10.h: 14334: extern volatile __bit RG7 @ (((unsigned) &PORTG)*8) + 7;
[; ;pic18f87j10.h: 14336: extern volatile __bit __attribute__((__deprecated__)) RH0 @ (((unsigned) &PORTH)*8) + 0;
[; ;pic18f87j10.h: 14338: extern volatile __bit __attribute__((__deprecated__)) RH1 @ (((unsigned) &PORTH)*8) + 1;
[; ;pic18f87j10.h: 14340: extern volatile __bit __attribute__((__deprecated__)) RH2 @ (((unsigned) &PORTH)*8) + 2;
[; ;pic18f87j10.h: 14342: extern volatile __bit __attribute__((__deprecated__)) RH3 @ (((unsigned) &PORTH)*8) + 3;
[; ;pic18f87j10.h: 14344: extern volatile __bit __attribute__((__deprecated__)) RH4 @ (((unsigned) &PORTH)*8) + 4;
[; ;pic18f87j10.h: 14346: extern volatile __bit __attribute__((__deprecated__)) RH5 @ (((unsigned) &PORTH)*8) + 5;
[; ;pic18f87j10.h: 14348: extern volatile __bit __attribute__((__deprecated__)) RH6 @ (((unsigned) &PORTH)*8) + 6;
[; ;pic18f87j10.h: 14350: extern volatile __bit __attribute__((__deprecated__)) RH7 @ (((unsigned) &PORTH)*8) + 7;
[; ;pic18f87j10.h: 14352: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f87j10.h: 14354: extern volatile __bit __attribute__((__deprecated__)) RJ0 @ (((unsigned) &PORTJ)*8) + 0;
[; ;pic18f87j10.h: 14356: extern volatile __bit __attribute__((__deprecated__)) RJ1 @ (((unsigned) &PORTJ)*8) + 1;
[; ;pic18f87j10.h: 14358: extern volatile __bit __attribute__((__deprecated__)) RJ2 @ (((unsigned) &PORTJ)*8) + 2;
[; ;pic18f87j10.h: 14360: extern volatile __bit __attribute__((__deprecated__)) RJ3 @ (((unsigned) &PORTJ)*8) + 3;
[; ;pic18f87j10.h: 14362: extern volatile __bit __attribute__((__deprecated__)) RJ4 @ (((unsigned) &PORTJ)*8) + 4;
[; ;pic18f87j10.h: 14364: extern volatile __bit __attribute__((__deprecated__)) RJ5 @ (((unsigned) &PORTJ)*8) + 5;
[; ;pic18f87j10.h: 14366: extern volatile __bit __attribute__((__deprecated__)) RJ6 @ (((unsigned) &PORTJ)*8) + 6;
[; ;pic18f87j10.h: 14368: extern volatile __bit __attribute__((__deprecated__)) RJ7 @ (((unsigned) &PORTJ)*8) + 7;
[; ;pic18f87j10.h: 14370: extern volatile __bit RJPU @ (((unsigned) &PORTG)*8) + 5;
[; ;pic18f87j10.h: 14372: extern volatile __bit __attribute__((__deprecated__)) RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f87j10.h: 14374: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f87j10.h: 14376: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f87j10.h: 14378: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f87j10.h: 14380: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f87j10.h: 14382: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f87j10.h: 14384: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f87j10.h: 14386: extern volatile __bit RX2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f87j10.h: 14388: extern volatile __bit __attribute__((__deprecated__)) RX9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f87j10.h: 14390: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f87j10.h: 14392: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f87j10.h: 14394: extern volatile __bit __attribute__((__deprecated__)) RX9D @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f87j10.h: 14396: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f87j10.h: 14398: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f87j10.h: 14400: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f87j10.h: 14402: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f87j10.h: 14404: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f87j10.h: 14406: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f87j10.h: 14408: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f87j10.h: 14410: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f87j10.h: 14412: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f87j10.h: 14414: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f87j10.h: 14416: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f87j10.h: 14418: extern volatile __bit SCK2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f87j10.h: 14420: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f87j10.h: 14422: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f87j10.h: 14424: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f87j10.h: 14426: extern volatile __bit SCL2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f87j10.h: 14428: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f87j10.h: 14430: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f87j10.h: 14432: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f87j10.h: 14434: extern volatile __bit SDA2 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f87j10.h: 14436: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f87j10.h: 14438: extern volatile __bit SDI2 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f87j10.h: 14440: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f87j10.h: 14442: extern volatile __bit SDO2 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f87j10.h: 14444: extern volatile __bit __attribute__((__deprecated__)) SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f87j10.h: 14446: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f87j10.h: 14448: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f87j10.h: 14450: extern volatile __bit __attribute__((__deprecated__)) SENDB @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f87j10.h: 14452: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f87j10.h: 14454: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f87j10.h: 14456: extern volatile __bit __attribute__((__deprecated__)) SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f87j10.h: 14458: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f87j10.h: 14460: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f87j10.h: 14462: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f87j10.h: 14464: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f87j10.h: 14466: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f87j10.h: 14468: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f87j10.h: 14470: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f87j10.h: 14472: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f87j10.h: 14474: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f87j10.h: 14476: extern volatile __bit __attribute__((__deprecated__)) SPEN @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f87j10.h: 14478: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f87j10.h: 14480: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f87j10.h: 14482: extern volatile __bit __attribute__((__deprecated__)) SREN @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f87j10.h: 14484: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f87j10.h: 14486: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f87j10.h: 14488: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f87j10.h: 14490: extern volatile __bit SS @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f87j10.h: 14492: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f87j10.h: 14494: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f87j10.h: 14496: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f87j10.h: 14498: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f87j10.h: 14500: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f87j10.h: 14502: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f87j10.h: 14504: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f87j10.h: 14506: extern volatile __bit __attribute__((__deprecated__)) SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f87j10.h: 14508: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f87j10.h: 14510: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f87j10.h: 14512: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f87j10.h: 14514: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f87j10.h: 14516: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f87j10.h: 14518: extern volatile __bit __attribute__((__deprecated__)) SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f87j10.h: 14520: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f87j10.h: 14522: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f87j10.h: 14524: extern volatile __bit __attribute__((__deprecated__)) SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f87j10.h: 14526: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f87j10.h: 14528: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f87j10.h: 14530: extern volatile __bit __attribute__((__deprecated__)) SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f87j10.h: 14532: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f87j10.h: 14534: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f87j10.h: 14536: extern volatile __bit __attribute__((__deprecated__)) SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f87j10.h: 14538: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f87j10.h: 14540: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f87j10.h: 14542: extern volatile __bit __attribute__((__deprecated__)) SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f87j10.h: 14544: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f87j10.h: 14546: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f87j10.h: 14548: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f87j10.h: 14550: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f87j10.h: 14552: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f87j10.h: 14554: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f87j10.h: 14556: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f87j10.h: 14558: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f87j10.h: 14560: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f87j10.h: 14562: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f87j10.h: 14564: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f87j10.h: 14566: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f87j10.h: 14568: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f87j10.h: 14570: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f87j10.h: 14572: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f87j10.h: 14574: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f87j10.h: 14576: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f87j10.h: 14578: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f87j10.h: 14580: extern volatile __bit __attribute__((__deprecated__)) SYNC @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f87j10.h: 14582: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f87j10.h: 14584: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f87j10.h: 14586: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f87j10.h: 14588: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f87j10.h: 14590: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f87j10.h: 14592: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f87j10.h: 14594: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f87j10.h: 14596: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f87j10.h: 14598: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f87j10.h: 14600: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f87j10.h: 14602: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f87j10.h: 14604: extern volatile __bit T0PS3 @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f87j10.h: 14606: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f87j10.h: 14608: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f87j10.h: 14610: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f87j10.h: 14612: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f87j10.h: 14614: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f87j10.h: 14616: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f87j10.h: 14618: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f87j10.h: 14620: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f87j10.h: 14622: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f87j10.h: 14624: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f87j10.h: 14626: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f87j10.h: 14628: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f87j10.h: 14630: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f87j10.h: 14632: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f87j10.h: 14634: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f87j10.h: 14636: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f87j10.h: 14638: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f87j10.h: 14640: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f87j10.h: 14642: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f87j10.h: 14644: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f87j10.h: 14646: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f87j10.h: 14648: extern volatile __bit T3INSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f87j10.h: 14650: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f87j10.h: 14652: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f87j10.h: 14654: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f87j10.h: 14656: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f87j10.h: 14658: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f87j10.h: 14660: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f87j10.h: 14662: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f87j10.h: 14664: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f87j10.h: 14666: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f87j10.h: 14668: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f87j10.h: 14670: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f87j10.h: 14672: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f87j10.h: 14674: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f87j10.h: 14676: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f87j10.h: 14678: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f87j10.h: 14680: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f87j10.h: 14682: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f87j10.h: 14684: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f87j10.h: 14686: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f87j10.h: 14688: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f87j10.h: 14690: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f87j10.h: 14692: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f87j10.h: 14694: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f87j10.h: 14696: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f87j10.h: 14698: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f87j10.h: 14700: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f87j10.h: 14702: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f87j10.h: 14704: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f87j10.h: 14706: extern volatile __bit TMR4IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f87j10.h: 14708: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f87j10.h: 14710: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f87j10.h: 14712: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f87j10.h: 14714: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f87j10.h: 14716: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f87j10.h: 14718: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f87j10.h: 14720: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f87j10.h: 14722: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f87j10.h: 14724: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f87j10.h: 14726: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f87j10.h: 14728: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f87j10.h: 14730: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f87j10.h: 14732: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f87j10.h: 14734: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f87j10.h: 14736: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f87j10.h: 14738: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f87j10.h: 14740: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f87j10.h: 14742: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f87j10.h: 14744: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f87j10.h: 14746: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f87j10.h: 14748: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f87j10.h: 14750: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f87j10.h: 14752: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f87j10.h: 14754: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f87j10.h: 14756: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f87j10.h: 14758: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f87j10.h: 14760: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f87j10.h: 14762: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f87j10.h: 14764: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f87j10.h: 14766: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f87j10.h: 14768: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f87j10.h: 14770: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f87j10.h: 14772: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f87j10.h: 14774: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f87j10.h: 14776: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f87j10.h: 14778: extern volatile __bit TRISE3 @ (((unsigned) &TRISE)*8) + 3;
[; ;pic18f87j10.h: 14780: extern volatile __bit TRISE4 @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f87j10.h: 14782: extern volatile __bit TRISE5 @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f87j10.h: 14784: extern volatile __bit TRISE6 @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f87j10.h: 14786: extern volatile __bit TRISE7 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f87j10.h: 14788: extern volatile __bit TRISF1 @ (((unsigned) &TRISF)*8) + 1;
[; ;pic18f87j10.h: 14790: extern volatile __bit TRISF2 @ (((unsigned) &TRISF)*8) + 2;
[; ;pic18f87j10.h: 14792: extern volatile __bit TRISF3 @ (((unsigned) &TRISF)*8) + 3;
[; ;pic18f87j10.h: 14794: extern volatile __bit TRISF4 @ (((unsigned) &TRISF)*8) + 4;
[; ;pic18f87j10.h: 14796: extern volatile __bit TRISF5 @ (((unsigned) &TRISF)*8) + 5;
[; ;pic18f87j10.h: 14798: extern volatile __bit TRISF6 @ (((unsigned) &TRISF)*8) + 6;
[; ;pic18f87j10.h: 14800: extern volatile __bit TRISF7 @ (((unsigned) &TRISF)*8) + 7;
[; ;pic18f87j10.h: 14802: extern volatile __bit TRISG0 @ (((unsigned) &TRISG)*8) + 0;
[; ;pic18f87j10.h: 14804: extern volatile __bit TRISG1 @ (((unsigned) &TRISG)*8) + 1;
[; ;pic18f87j10.h: 14806: extern volatile __bit TRISG2 @ (((unsigned) &TRISG)*8) + 2;
[; ;pic18f87j10.h: 14808: extern volatile __bit TRISG3 @ (((unsigned) &TRISG)*8) + 3;
[; ;pic18f87j10.h: 14810: extern volatile __bit TRISG4 @ (((unsigned) &TRISG)*8) + 4;
[; ;pic18f87j10.h: 14812: extern volatile __bit TRISH0 @ (((unsigned) &TRISH)*8) + 0;
[; ;pic18f87j10.h: 14814: extern volatile __bit TRISH1 @ (((unsigned) &TRISH)*8) + 1;
[; ;pic18f87j10.h: 14816: extern volatile __bit TRISH2 @ (((unsigned) &TRISH)*8) + 2;
[; ;pic18f87j10.h: 14818: extern volatile __bit TRISH3 @ (((unsigned) &TRISH)*8) + 3;
[; ;pic18f87j10.h: 14820: extern volatile __bit TRISH4 @ (((unsigned) &TRISH)*8) + 4;
[; ;pic18f87j10.h: 14822: extern volatile __bit TRISH5 @ (((unsigned) &TRISH)*8) + 5;
[; ;pic18f87j10.h: 14824: extern volatile __bit TRISH6 @ (((unsigned) &TRISH)*8) + 6;
[; ;pic18f87j10.h: 14826: extern volatile __bit TRISH7 @ (((unsigned) &TRISH)*8) + 7;
[; ;pic18f87j10.h: 14828: extern volatile __bit TRISJ0 @ (((unsigned) &TRISJ)*8) + 0;
[; ;pic18f87j10.h: 14830: extern volatile __bit TRISJ1 @ (((unsigned) &TRISJ)*8) + 1;
[; ;pic18f87j10.h: 14832: extern volatile __bit TRISJ2 @ (((unsigned) &TRISJ)*8) + 2;
[; ;pic18f87j10.h: 14834: extern volatile __bit TRISJ3 @ (((unsigned) &TRISJ)*8) + 3;
[; ;pic18f87j10.h: 14836: extern volatile __bit TRISJ4 @ (((unsigned) &TRISJ)*8) + 4;
[; ;pic18f87j10.h: 14838: extern volatile __bit TRISJ5 @ (((unsigned) &TRISJ)*8) + 5;
[; ;pic18f87j10.h: 14840: extern volatile __bit TRISJ6 @ (((unsigned) &TRISJ)*8) + 6;
[; ;pic18f87j10.h: 14842: extern volatile __bit TRISJ7 @ (((unsigned) &TRISJ)*8) + 7;
[; ;pic18f87j10.h: 14844: extern volatile __bit __attribute__((__deprecated__)) TRMT @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f87j10.h: 14846: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f87j10.h: 14848: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f87j10.h: 14850: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f87j10.h: 14852: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f87j10.h: 14854: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f87j10.h: 14856: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f87j10.h: 14858: extern volatile __bit TX2 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f87j10.h: 14860: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f87j10.h: 14862: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f87j10.h: 14864: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f87j10.h: 14866: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f87j10.h: 14868: extern volatile __bit __attribute__((__deprecated__)) TX9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f87j10.h: 14870: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f87j10.h: 14872: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f87j10.h: 14874: extern volatile __bit __attribute__((__deprecated__)) TX9D @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f87j10.h: 14876: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f87j10.h: 14878: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f87j10.h: 14880: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f87j10.h: 14882: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f87j10.h: 14884: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f87j10.h: 14886: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f87j10.h: 14888: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f87j10.h: 14890: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f87j10.h: 14892: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f87j10.h: 14894: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f87j10.h: 14896: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f87j10.h: 14898: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f87j10.h: 14900: extern volatile __bit __attribute__((__deprecated__)) TXEN @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f87j10.h: 14902: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f87j10.h: 14904: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f87j10.h: 14906: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f87j10.h: 14908: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f87j10.h: 14910: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f87j10.h: 14912: extern volatile __bit __attribute__((__deprecated__)) UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f87j10.h: 14914: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f87j10.h: 14916: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f87j10.h: 14918: extern volatile __bit UB @ (((unsigned) &PORTJ)*8) + 7;
[; ;pic18f87j10.h: 14920: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f87j10.h: 14922: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f87j10.h: 14924: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f87j10.h: 14926: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f87j10.h: 14928: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f87j10.h: 14930: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f87j10.h: 14932: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f87j10.h: 14934: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f87j10.h: 14936: extern volatile __bit WAIT0 @ (((unsigned) &MEMCON)*8) + 4;
[; ;pic18f87j10.h: 14938: extern volatile __bit WAIT1 @ (((unsigned) &MEMCON)*8) + 5;
[; ;pic18f87j10.h: 14940: extern volatile __bit __attribute__((__deprecated__)) WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f87j10.h: 14942: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f87j10.h: 14944: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f87j10.h: 14946: extern volatile __bit WM0 @ (((unsigned) &MEMCON)*8) + 0;
[; ;pic18f87j10.h: 14948: extern volatile __bit WM1 @ (((unsigned) &MEMCON)*8) + 1;
[; ;pic18f87j10.h: 14950: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f87j10.h: 14952: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f87j10.h: 14954: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f87j10.h: 14956: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f87j10.h: 14958: extern volatile __bit WRH @ (((unsigned) &PORTJ)*8) + 3;
[; ;pic18f87j10.h: 14960: extern volatile __bit WRL @ (((unsigned) &PORTJ)*8) + 2;
[; ;pic18f87j10.h: 14962: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f87j10.h: 14964: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f87j10.h: 14966: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f87j10.h: 14968: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f87j10.h: 14970: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f87j10.h: 14972: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f87j10.h: 14974: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f87j10.h: 14976: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f87j10.h: 14978: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f87j10.h: 14980: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f87j10.h: 14982: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f87j10.h: 14984: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f87j10.h: 14986: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f87j10.h: 14988: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f87j10.h: 14990: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f87j10.h: 14992: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 157: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 159: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 161: extern __nonreentrant void _delay3(unsigned char);
"7 micro_setup.h
[p x WDTEN=OFF ]
"8
[p x STVREN=ON ]
"9
[p x XINST=OFF ]
"12
[p x CP0=OFF ]
"15
[p x FOSC=HS ]
"16
[p x FOSC2=ON ]
"17
[p x FCMEN=ON ]
"18
[p x IESO=OFF ]
"26
[p x DEBUG=ON ]
"65
[v _CDC_RESULT_REGISTER `ui ~T0 @X0 -> 12 `i e ]
[i _CDC_RESULT_REGISTER
:U ..
-> -> 11 `i `ui
-> -> 12 `i `ui
-> -> 13 `i `ui
-> -> 14 `i `ui
-> -> 15 `i `ui
"66
-> -> 16 `i `ui
-> -> 17 `i `ui
-> -> 18 `i `ui
-> -> 19 `i `ui
-> -> 20 `i `ui
-> -> 21 `i `ui
-> -> 22 `i `ui
..
]
[; ;micro_setup.h: 65: extern unsigned int CDC_RESULT_REGISTER[12] = {0x00B, 0x00C, 0x00D, 0x00E, 0x00F,
[; ;micro_setup.h: 66: 0x010, 0x011, 0x012, 0x013, 0x014, 0x015, 0x016};
"68
[v _CDC_RESULT `ui ~T0 @X0 -> 12 `i e ]
[i _CDC_RESULT
:U ..
-> -> 0 `i `ui
..
]
[; ;micro_setup.h: 68: extern unsigned int CDC_RESULT[12] = 0;
"69
[v _AD7147Registers `ui ~T0 @X0 -> 23 `i e ]
[i _AD7147Registers
:U ..
-> -> 0 `i `ui
..
]
[; ;micro_setup.h: 69: extern unsigned int AD7147Registers[23] = 0;
[; ;micro_setup.h: 196: void setup_mcu(void);
[; ;micro_setup.h: 198: void setup_port(void);
[; ;micro_setup.h: 200: void init_uart(void);
[; ;micro_setup.h: 202: void init_pin(void);
[; ;micro_setup.h: 204: void delay_ms(int n);
[; ;AD7147.h: 6: void setup_AD7147(void);
[; ;AD7147.h: 7: void write_AD7147(const unsigned int RegisterAddress, unsigned int NumberOfRegisters, unsigned int DataBuffer[]);
[; ;AD7147.h: 8: void read_AD7147(const unsigned int, unsigned int, unsigned int);
[; ;AD7147.h: 9: static int ServiceAD7147Isr(void);
[; ;AD7147.h: 10: unsigned int read_sensor(int);
[; ;AD7147.h: 11: unsigned int get_ID(void);
[; ;AD7147.h: 12: void read_sensors(void);
[; ;spi.h: 4: void setup_spi(void);
[; ;spi.h: 6: void w32_spi(unsigned int, unsigned int);
[; ;spi.h: 8: void w16_spi(unsigned int);
[; ;spi.h: 10: unsigned int r16_spi(void);
[; ;spi.h: 12: unsigned int w16_r16_spi(unsigned int);
"5 AD7147.c
[v _setup_AD7147 `(v ~T0 @X0 1 ef ]
"6
{
[; ;AD7147.c: 5: void setup_AD7147(void)
[; ;AD7147.c: 6: {
[e :U _setup_AD7147 ]
[f ]
"7
[v _StageBuffer `ui ~T0 @X0 -> 8 `i a ]
[; ;AD7147.c: 7: unsigned int StageBuffer[8];
[; ;AD7147.c: 23: StageBuffer[0] = 0x3FFE;
"23
[e = *U + &U _StageBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 16382 `i `ui ]
[; ;AD7147.c: 24: StageBuffer[1] = 0x1FFF;
"24
[e = *U + &U _StageBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8191 `i `ui ]
[; ;AD7147.c: 25: StageBuffer[2] = 0x0100;
"25
[e = *U + &U _StageBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 256 `i `ui ]
[; ;AD7147.c: 26: StageBuffer[3] = 0x2121;
"26
[e = *U + &U _StageBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8481 `i `ui ]
[; ;AD7147.c: 27: StageBuffer[4] = 4000;
"27
[e = *U + &U _StageBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 28: StageBuffer[5] = 4000;
"28
[e = *U + &U _StageBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 29: StageBuffer[6] = 4250;
"29
[e = *U + &U _StageBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 30: StageBuffer[7] = 4250;
"30
[e = *U + &U _StageBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 31: write_AD7147(0x80, 8, StageBuffer);
"31
[e ( _write_AD7147 (3 , , -> -> 128 `i `ui -> -> 8 `i `ui &U _StageBuffer ]
[; ;AD7147.c: 36: StageBuffer[0]=0x3FFB;
"36
[e = *U + &U _StageBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 16379 `i `ui ]
[; ;AD7147.c: 37: StageBuffer[1]=0x1FFF;
"37
[e = *U + &U _StageBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8191 `i `ui ]
[; ;AD7147.c: 38: StageBuffer[2]=0x0100;
"38
[e = *U + &U _StageBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 256 `i `ui ]
[; ;AD7147.c: 39: StageBuffer[3]=0x2121;
"39
[e = *U + &U _StageBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8481 `i `ui ]
[; ;AD7147.c: 40: StageBuffer[4]=4000;
"40
[e = *U + &U _StageBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 41: StageBuffer[5]=4000;
"41
[e = *U + &U _StageBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 42: StageBuffer[6]=4250;
"42
[e = *U + &U _StageBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 43: StageBuffer[7]=4250;
"43
[e = *U + &U _StageBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 44: write_AD7147(0x88, 8, StageBuffer);
"44
[e ( _write_AD7147 (3 , , -> -> 136 `i `ui -> -> 8 `i `ui &U _StageBuffer ]
[; ;AD7147.c: 49: StageBuffer[0]=0x3FEF;
"49
[e = *U + &U _StageBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 16367 `i `ui ]
[; ;AD7147.c: 50: StageBuffer[1]=0x1FFF;
"50
[e = *U + &U _StageBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8191 `i `ui ]
[; ;AD7147.c: 51: StageBuffer[2]=0x0100;
"51
[e = *U + &U _StageBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 256 `i `ui ]
[; ;AD7147.c: 52: StageBuffer[3]=0x2121;
"52
[e = *U + &U _StageBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8481 `i `ui ]
[; ;AD7147.c: 53: StageBuffer[4]=4000;
"53
[e = *U + &U _StageBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 54: StageBuffer[5]=4000;
"54
[e = *U + &U _StageBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 55: StageBuffer[6]=4250;
"55
[e = *U + &U _StageBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 56: StageBuffer[7]=4250;
"56
[e = *U + &U _StageBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 57: write_AD7147(0x90, 8, StageBuffer);
"57
[e ( _write_AD7147 (3 , , -> -> 144 `i `ui -> -> 8 `i `ui &U _StageBuffer ]
[; ;AD7147.c: 62: StageBuffer[0]=0x3FBF;
"62
[e = *U + &U _StageBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 16319 `i `ui ]
[; ;AD7147.c: 63: StageBuffer[1]=0x1FFF;
"63
[e = *U + &U _StageBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8191 `i `ui ]
[; ;AD7147.c: 64: StageBuffer[2]=0x0100;
"64
[e = *U + &U _StageBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 256 `i `ui ]
[; ;AD7147.c: 65: StageBuffer[3]=0x2121;
"65
[e = *U + &U _StageBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8481 `i `ui ]
[; ;AD7147.c: 66: StageBuffer[4]=4000;
"66
[e = *U + &U _StageBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 67: StageBuffer[5]=4000;
"67
[e = *U + &U _StageBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 68: StageBuffer[6]=4250;
"68
[e = *U + &U _StageBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 69: StageBuffer[7]=4250;
"69
[e = *U + &U _StageBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 70: write_AD7147(0x98, 8, StageBuffer);
"70
[e ( _write_AD7147 (3 , , -> -> 152 `i `ui -> -> 8 `i `ui &U _StageBuffer ]
[; ;AD7147.c: 75: StageBuffer[0]=0x3EFF;
"75
[e = *U + &U _StageBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 16127 `i `ui ]
[; ;AD7147.c: 76: StageBuffer[1]=0x1FFF;
"76
[e = *U + &U _StageBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8191 `i `ui ]
[; ;AD7147.c: 77: StageBuffer[2]=0x0100;
"77
[e = *U + &U _StageBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 256 `i `ui ]
[; ;AD7147.c: 78: StageBuffer[3]=0x2121;
"78
[e = *U + &U _StageBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8481 `i `ui ]
[; ;AD7147.c: 79: StageBuffer[4]=4000;
"79
[e = *U + &U _StageBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 80: StageBuffer[5]=4000;
"80
[e = *U + &U _StageBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 81: StageBuffer[6]=4250;
"81
[e = *U + &U _StageBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 82: StageBuffer[7]=4250;
"82
[e = *U + &U _StageBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 83: write_AD7147(0xA0, 8, StageBuffer);
"83
[e ( _write_AD7147 (3 , , -> -> 160 `i `ui -> -> 8 `i `ui &U _StageBuffer ]
[; ;AD7147.c: 88: StageBuffer[0]=0x3BFF;
"88
[e = *U + &U _StageBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 15359 `i `ui ]
[; ;AD7147.c: 89: StageBuffer[1]=0x1FFF;
"89
[e = *U + &U _StageBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8191 `i `ui ]
[; ;AD7147.c: 90: StageBuffer[2]=0x0100;
"90
[e = *U + &U _StageBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 256 `i `ui ]
[; ;AD7147.c: 91: StageBuffer[3]=0x2121;
"91
[e = *U + &U _StageBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8481 `i `ui ]
[; ;AD7147.c: 92: StageBuffer[4]=4000;
"92
[e = *U + &U _StageBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 93: StageBuffer[5]=4000;
"93
[e = *U + &U _StageBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 94: StageBuffer[6]=4250;
"94
[e = *U + &U _StageBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 95: StageBuffer[7]=4250;
"95
[e = *U + &U _StageBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 96: write_AD7147(0xA8, 8, StageBuffer);
"96
[e ( _write_AD7147 (3 , , -> -> 168 `i `ui -> -> 8 `i `ui &U _StageBuffer ]
[; ;AD7147.c: 101: StageBuffer[0]=0x2FFF;
"101
[e = *U + &U _StageBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 12287 `i `ui ]
[; ;AD7147.c: 102: StageBuffer[1]=0x1FFF;
"102
[e = *U + &U _StageBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8191 `i `ui ]
[; ;AD7147.c: 103: StageBuffer[2]=0x0100;
"103
[e = *U + &U _StageBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 256 `i `ui ]
[; ;AD7147.c: 104: StageBuffer[3]=0x2121;
"104
[e = *U + &U _StageBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8481 `i `ui ]
[; ;AD7147.c: 105: StageBuffer[4]=4000;
"105
[e = *U + &U _StageBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 106: StageBuffer[5]=4000;
"106
[e = *U + &U _StageBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 107: StageBuffer[6]=4250;
"107
[e = *U + &U _StageBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 108: StageBuffer[7]=4250;
"108
[e = *U + &U _StageBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 109: write_AD7147(0xB0, 8, StageBuffer);
"109
[e ( _write_AD7147 (3 , , -> -> 176 `i `ui -> -> 8 `i `ui &U _StageBuffer ]
[; ;AD7147.c: 114: StageBuffer[0]=0x3FFF;
"114
[e = *U + &U _StageBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 16383 `i `ui ]
[; ;AD7147.c: 115: StageBuffer[1]=0x1FFE;
"115
[e = *U + &U _StageBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8190 `i `ui ]
[; ;AD7147.c: 116: StageBuffer[2]=0x0100;
"116
[e = *U + &U _StageBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 256 `i `ui ]
[; ;AD7147.c: 117: StageBuffer[3]=0x2121;
"117
[e = *U + &U _StageBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8481 `i `ui ]
[; ;AD7147.c: 118: StageBuffer[4]=4000;
"118
[e = *U + &U _StageBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 119: StageBuffer[5]=4000;
"119
[e = *U + &U _StageBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 120: StageBuffer[6]=4250;
"120
[e = *U + &U _StageBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 121: StageBuffer[7]=4250;
"121
[e = *U + &U _StageBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 122: write_AD7147(0xB8, 8, StageBuffer);
"122
[e ( _write_AD7147 (3 , , -> -> 184 `i `ui -> -> 8 `i `ui &U _StageBuffer ]
[; ;AD7147.c: 127: StageBuffer[0]=0x3FFF;
"127
[e = *U + &U _StageBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 16383 `i `ui ]
[; ;AD7147.c: 128: StageBuffer[1]=0x1FFB;
"128
[e = *U + &U _StageBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8187 `i `ui ]
[; ;AD7147.c: 129: StageBuffer[2]=0x0100;
"129
[e = *U + &U _StageBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 256 `i `ui ]
[; ;AD7147.c: 130: StageBuffer[3]=0x2121;
"130
[e = *U + &U _StageBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8481 `i `ui ]
[; ;AD7147.c: 131: StageBuffer[4]=4000;
"131
[e = *U + &U _StageBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 132: StageBuffer[5]=4000;
"132
[e = *U + &U _StageBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 133: StageBuffer[6]=4250;
"133
[e = *U + &U _StageBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 134: StageBuffer[7]=4250;
"134
[e = *U + &U _StageBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 135: write_AD7147(0xC0, 8, StageBuffer);
"135
[e ( _write_AD7147 (3 , , -> -> 192 `i `ui -> -> 8 `i `ui &U _StageBuffer ]
[; ;AD7147.c: 140: StageBuffer[0]=0x3FFF;
"140
[e = *U + &U _StageBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 16383 `i `ui ]
[; ;AD7147.c: 141: StageBuffer[1]=0x1FEF;
"141
[e = *U + &U _StageBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8175 `i `ui ]
[; ;AD7147.c: 142: StageBuffer[2]=0x0100;
"142
[e = *U + &U _StageBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 256 `i `ui ]
[; ;AD7147.c: 143: StageBuffer[3]=0x2121;
"143
[e = *U + &U _StageBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8481 `i `ui ]
[; ;AD7147.c: 144: StageBuffer[4]=4000;
"144
[e = *U + &U _StageBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 145: StageBuffer[5]=4000;
"145
[e = *U + &U _StageBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 146: StageBuffer[6]=4250;
"146
[e = *U + &U _StageBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 147: StageBuffer[7]=4250;
"147
[e = *U + &U _StageBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 148: write_AD7147(0xC8, 8, StageBuffer);
"148
[e ( _write_AD7147 (3 , , -> -> 200 `i `ui -> -> 8 `i `ui &U _StageBuffer ]
[; ;AD7147.c: 153: StageBuffer[0]=0x3FFF;
"153
[e = *U + &U _StageBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 16383 `i `ui ]
[; ;AD7147.c: 154: StageBuffer[1]=0x1FBF;
"154
[e = *U + &U _StageBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8127 `i `ui ]
[; ;AD7147.c: 155: StageBuffer[2]=0x0100;
"155
[e = *U + &U _StageBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 256 `i `ui ]
[; ;AD7147.c: 156: StageBuffer[3]=0x2121;
"156
[e = *U + &U _StageBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8481 `i `ui ]
[; ;AD7147.c: 157: StageBuffer[4]=4000;
"157
[e = *U + &U _StageBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 158: StageBuffer[5]=4000;
"158
[e = *U + &U _StageBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 159: StageBuffer[6]=4250;
"159
[e = *U + &U _StageBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 160: StageBuffer[7]=4250;
"160
[e = *U + &U _StageBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 161: write_AD7147(0xD0, 8, StageBuffer);
"161
[e ( _write_AD7147 (3 , , -> -> 208 `i `ui -> -> 8 `i `ui &U _StageBuffer ]
[; ;AD7147.c: 166: StageBuffer[0]=0x3FFF;
"166
[e = *U + &U _StageBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 16383 `i `ui ]
[; ;AD7147.c: 167: StageBuffer[1]=0x1EFF;
"167
[e = *U + &U _StageBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 7935 `i `ui ]
[; ;AD7147.c: 168: StageBuffer[2]=0x0100;
"168
[e = *U + &U _StageBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 256 `i `ui ]
[; ;AD7147.c: 169: StageBuffer[3]=0x2121;
"169
[e = *U + &U _StageBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 8481 `i `ui ]
[; ;AD7147.c: 170: StageBuffer[4]=4000;
"170
[e = *U + &U _StageBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 171: StageBuffer[5]=4000;
"171
[e = *U + &U _StageBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4000 `i `ui ]
[; ;AD7147.c: 172: StageBuffer[6]=4250;
"172
[e = *U + &U _StageBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 173: StageBuffer[7]=4250;
"173
[e = *U + &U _StageBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _StageBuffer `ui `ux -> -> 4250 `i `ui ]
[; ;AD7147.c: 174: write_AD7147(0xD8, 8, StageBuffer);
"174
[e ( _write_AD7147 (3 , , -> -> 216 `i `ui -> -> 8 `i `ui &U _StageBuffer ]
[; ;AD7147.c: 181: AD7147Registers[0x000] = 0x02B2;
"181
[e = *U + &U _AD7147Registers * -> -> -> 0 `i `ui `ux -> -> # *U &U _AD7147Registers `ui `ux -> -> 690 `i `ui ]
[; ;AD7147.c: 182: write_AD7147(0x000, 1, AD7147Registers[0x000]);
"182
[e ( _write_AD7147 (3 , , -> -> 0 `i `ui -> -> 1 `i `ui -> *U + &U _AD7147Registers * -> -> -> 0 `i `ui `ux -> -> # *U &U _AD7147Registers `ui `ux `*ui ]
[; ;AD7147.c: 187: AD7147Registers[0x002] = 0x3230;
"187
[e = *U + &U _AD7147Registers * -> -> -> 2 `i `ui `ux -> -> # *U &U _AD7147Registers `ui `ux -> -> 12848 `i `ui ]
[; ;AD7147.c: 188: AD7147Registers[0x003] = 0x0419;
"188
[e = *U + &U _AD7147Registers * -> -> -> 3 `i `ui `ux -> -> # *U &U _AD7147Registers `ui `ux -> -> 1049 `i `ui ]
[; ;AD7147.c: 189: AD7147Registers[0x004] = 0x0832;
"189
[e = *U + &U _AD7147Registers * -> -> -> 4 `i `ui `ux -> -> # *U &U _AD7147Registers `ui `ux -> -> 2098 `i `ui ]
[; ;AD7147.c: 191: AD7147Registers[0x005] = 0x0000;
"191
[e = *U + &U _AD7147Registers * -> -> -> 5 `i `ui `ux -> -> # *U &U _AD7147Registers `ui `ux -> -> 0 `i `ui ]
[; ;AD7147.c: 192: AD7147Registers[0x006] = 0x0000;
"192
[e = *U + &U _AD7147Registers * -> -> -> 6 `i `ui `ux -> -> # *U &U _AD7147Registers `ui `ux -> -> 0 `i `ui ]
[; ;AD7147.c: 193: AD7147Registers[0x007] = 0x0001;
"193
[e = *U + &U _AD7147Registers * -> -> -> 7 `i `ui `ux -> -> # *U &U _AD7147Registers `ui `ux -> -> 1 `i `ui ]
[; ;AD7147.c: 194: write_AD7147(0x002, 6, AD7147Registers);
"194
[e ( _write_AD7147 (3 , , -> -> 2 `i `ui -> -> 6 `i `ui &U _AD7147Registers ]
[; ;AD7147.c: 197: AD7147Registers[0x001] = 0x0FFF;
"197
[e = *U + &U _AD7147Registers * -> -> -> 1 `i `ui `ux -> -> # *U &U _AD7147Registers `ui `ux -> -> 4095 `i `ui ]
[; ;AD7147.c: 198: write_AD7147(0x001, 1, AD7147Registers);
"198
[e ( _write_AD7147 (3 , , -> -> 1 `i `ui -> -> 1 `i `ui &U _AD7147Registers ]
[; ;AD7147.c: 202: }
"202
[e :UE 709 ]
}
"204
[v _write_AD7147 `(v ~T0 @X0 1 ef3`Cui`ui`*ui ]
"205
{
[; ;AD7147.c: 204: void write_AD7147(const unsigned int RegisterAddress, unsigned int NumberOfRegisters, unsigned int DataBuffer[])
[; ;AD7147.c: 205: {
[e :U _write_AD7147 ]
"204
[v _RegisterAddress `Cui ~T0 @X0 1 r1 ]
[v _NumberOfRegisters `ui ~T0 @X0 1 r2 ]
[v _DataBuffer `*ui ~T0 @X0 1 r3 ]
"205
[f ]
"206
[v _Register_Values `ui ~T0 @X0 -> 0 `x a ]
"207
[v _enable_word `ui ~T0 @X0 1 a ]
[; ;AD7147.c: 206: unsigned int Register_Values[];
[; ;AD7147.c: 207: unsigned int enable_word = 0xE000;
[e = _enable_word -> 57344 `ui ]
[; ;AD7147.c: 210: for (int i=0; i<NumberOfRegisters; i++)
"210
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $U 714  ]
"211
[e :U 711 ]
[; ;AD7147.c: 211: {
{
[; ;AD7147.c: 213: Register_Values[i] = enable_word + (RegisterAddress+i);
"213
[e = *U + &U _Register_Values * -> -> _i `ui `ux -> -> # *U &U _Register_Values `ui `ux + _enable_word + _RegisterAddress -> _i `ui ]
[; ;AD7147.c: 214: w32_spi(Register_Values[i],DataBuffer[i]);
"214
[e ( _w32_spi (2 , *U + &U _Register_Values * -> -> _i `ui `ux -> -> # *U &U _Register_Values `ui `ux *U + _DataBuffer * -> _i `x -> -> # *U _DataBuffer `i `x ]
"215
}
"210
[e ++ _i -> 1 `i ]
[e :U 714 ]
[e $ < -> _i `ui _NumberOfRegisters 711  ]
[e :U 712 ]
"215
}
[; ;AD7147.c: 215: }
[; ;AD7147.c: 218: }
"218
[e :UE 710 ]
}
"220
[v _read_AD7147 `(v ~T0 @X0 1 ef3`Cui`ui`ui ]
"221
{
[; ;AD7147.c: 220: void read_AD7147(const unsigned int RegisterAddress, unsigned int NumberOfRegisters, unsigned int sensor)
[; ;AD7147.c: 221: {
[e :U _read_AD7147 ]
"220
[v _RegisterAddress `Cui ~T0 @X0 1 r1 ]
[v _NumberOfRegisters `ui ~T0 @X0 1 r2 ]
[v _sensor `ui ~T0 @X0 1 r3 ]
"221
[f ]
"222
[v _Register_Values `ui ~T0 @X0 1 a ]
"223
[v _DataBuffer `ui ~T0 @X0 -> 0 `x a ]
"224
[v _enable_word `ui ~T0 @X0 1 a ]
[; ;AD7147.c: 222: unsigned int Register_Values;
[; ;AD7147.c: 223: unsigned int DataBuffer[];
[; ;AD7147.c: 224: unsigned int enable_word = 0xE400;
[e = _enable_word -> 58368 `ui ]
[; ;AD7147.c: 227: for (unsigned int i=0; i<NumberOfRegisters; i++)
"227
{
[v _i `ui ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `ui ]
[e $U 719  ]
"228
[e :U 716 ]
[; ;AD7147.c: 228: {
{
[; ;AD7147.c: 231: Register_Values = enable_word + CDC_RESULT_REGISTER[i];
"231
[e = _Register_Values + _enable_word *U + &U _CDC_RESULT_REGISTER * -> _i `ux -> -> # *U &U _CDC_RESULT_REGISTER `ui `ux ]
"233
}
"227
[e ++ _i -> -> 1 `i `ui ]
[e :U 719 ]
[e $ < _i _NumberOfRegisters 716  ]
[e :U 717 ]
"233
}
[; ;AD7147.c: 233: }
[; ;AD7147.c: 236: }
"236
[e :UE 715 ]
}
"238
[v _read_sensor `(ui ~T0 @X0 1 ef1`i ]
"239
{
[; ;AD7147.c: 238: unsigned int read_sensor(int sensor)
[; ;AD7147.c: 239: {
[e :U _read_sensor ]
"238
[v _sensor `i ~T0 @X0 1 r1 ]
"239
[f ]
"241
[v _register1 `ui ~T0 @X0 1 a ]
[; ;AD7147.c: 241: unsigned int register1 = 0x00B;
[e = _register1 -> -> 11 `i `ui ]
"242
[v _sensor_value `ui ~T0 @X0 1 a ]
[; ;AD7147.c: 242: unsigned int sensor_value = w16_r16_spi(register1);
[e = _sensor_value ( _w16_r16_spi (1 _register1 ]
[; ;AD7147.c: 249: return sensor_value;
"249
[e ) _sensor_value ]
[e $UE 720  ]
[; ;AD7147.c: 250: }
"250
[e :UE 720 ]
}
"257
[v _read_sensors `(v ~T0 @X0 1 ef ]
"258
{
[; ;AD7147.c: 257: void read_sensors()
[; ;AD7147.c: 258: {
[e :U _read_sensors ]
[f ]
"259
[v _Register_Values `ui ~T0 @X0 -> 12 `i a ]
"260
[v _address_low `ui ~T0 @X0 -> 12 `i a ]
"261
[v _address_high `ui ~T0 @X0 -> 12 `i a ]
"262
[v _enable_word `ui ~T0 @X0 1 a ]
[; ;AD7147.c: 259: unsigned int Register_Values[12];
[; ;AD7147.c: 260: unsigned int address_low[12];
[; ;AD7147.c: 261: unsigned int address_high[12];
[; ;AD7147.c: 262: unsigned int enable_word = 0xE400;
[e = _enable_word -> 58368 `ui ]
"263
[v _blank_low `ui ~T0 @X0 1 a ]
[; ;AD7147.c: 263: unsigned int blank_low = 0x000;
[e = _blank_low -> -> 0 `i `ui ]
"264
[v _blank_high `ui ~T0 @X0 1 a ]
[; ;AD7147.c: 264: unsigned int blank_high = 0x000;
[e = _blank_high -> -> 0 `i `ui ]
"265
[v _p1 `ui ~T0 @X0 1 a ]
[v _p2 `ui ~T0 @X0 1 a ]
[v _p3 `ui ~T0 @X0 1 a ]
[v _p4 `ui ~T0 @X0 1 a ]
"266
[v _temp_high `ui ~T0 @X0 1 a ]
[v _temp_low `ui ~T0 @X0 1 a ]
[; ;AD7147.c: 265: unsigned int p1, p2, p3, p4;
[; ;AD7147.c: 266: unsigned int temp_high, temp_low;
[; ;AD7147.c: 268: for(int i=0; i<12; i++)
"268
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i -> 12 `i 722  ]
[e $U 723  ]
"269
[e :U 722 ]
[; ;AD7147.c: 269: {
{
[; ;AD7147.c: 272: Register_Values[i] = enable_word + (0x00B+i);
"272
[e = *U + &U _Register_Values * -> -> _i `ui `ux -> -> # *U &U _Register_Values `ui `ux + _enable_word -> + -> 11 `i _i `ui ]
[; ;AD7147.c: 273: address_low[i] = Register_Values[i] & 0xFF;
"273
[e = *U + &U _address_low * -> -> _i `ui `ux -> -> # *U &U _address_low `ui `ux & *U + &U _Register_Values * -> -> _i `ui `ux -> -> # *U &U _Register_Values `ui `ux -> -> 255 `i `ui ]
[; ;AD7147.c: 274: address_high[i] = Register_Values[i] >> 8;
"274
[e = *U + &U _address_high * -> -> _i `ui `ux -> -> # *U &U _address_high `ui `ux >> *U + &U _Register_Values * -> -> _i `ui `ux -> -> # *U &U _Register_Values `ui `ux -> 8 `i ]
"275
}
"268
[e ++ _i -> 1 `i ]
[e $ < _i -> 12 `i 722  ]
[e :U 723 ]
"275
}
[; ;AD7147.c: 275: }
[; ;AD7147.c: 277: PORTCbits.RC2 = 0;
"277
[e = . . _PORTCbits 0 2 -> -> 0 `i `uc ]
[; ;AD7147.c: 278: for(int i=0; i<12; i++)
"278
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i -> 12 `i 725  ]
[e $U 726  ]
"279
[e :U 725 ]
[; ;AD7147.c: 279: {
{
[; ;AD7147.c: 280: temp_high = address_high[i];
"280
[e = _temp_high *U + &U _address_high * -> -> _i `ui `ux -> -> # *U &U _address_high `ui `ux ]
[; ;AD7147.c: 281: temp_low = address_low[i];
"281
[e = _temp_low *U + &U _address_low * -> -> _i `ui `ux -> -> # *U &U _address_low `ui `ux ]
[; ;AD7147.c: 283: SSP1BUF = temp_high;
"283
[e = _SSP1BUF -> _temp_high `uc ]
[; ;AD7147.c: 284: while(!SSP1STATbits.BF);
"284
[e $U 728  ]
[e :U 729 ]
[e :U 728 ]
[e $ ! != -> . . _SSP1STATbits 2 0 `i -> -> -> 0 `i `Vuc `i 729  ]
[e :U 730 ]
[; ;AD7147.c: 285: p1 = SSP1BUF;
"285
[e = _p1 -> _SSP1BUF `ui ]
[; ;AD7147.c: 287: SSP1BUF = temp_low;
"287
[e = _SSP1BUF -> _temp_low `uc ]
[; ;AD7147.c: 288: while(!SSP1STATbits.BF);
"288
[e $U 731  ]
[e :U 732 ]
[e :U 731 ]
[e $ ! != -> . . _SSP1STATbits 2 0 `i -> -> -> 0 `i `Vuc `i 732  ]
[e :U 733 ]
[; ;AD7147.c: 289: p2 = SSP1BUF;
"289
[e = _p2 -> _SSP1BUF `ui ]
[; ;AD7147.c: 291: SSP1BUF = blank_high;
"291
[e = _SSP1BUF -> _blank_high `uc ]
[; ;AD7147.c: 292: while(!SSP1STATbits.BF);
"292
[e $U 734  ]
[e :U 735 ]
[e :U 734 ]
[e $ ! != -> . . _SSP1STATbits 2 0 `i -> -> -> 0 `i `Vuc `i 735  ]
[e :U 736 ]
[; ;AD7147.c: 293: p3 = SSP1BUF;
"293
[e = _p3 -> _SSP1BUF `ui ]
[; ;AD7147.c: 295: SSP1BUF = blank_low;
"295
[e = _SSP1BUF -> _blank_low `uc ]
[; ;AD7147.c: 296: while(!SSP1STATbits.BF);
"296
[e $U 737  ]
[e :U 738 ]
[e :U 737 ]
[e $ ! != -> . . _SSP1STATbits 2 0 `i -> -> -> 0 `i `Vuc `i 738  ]
[e :U 739 ]
[; ;AD7147.c: 297: p4 = SSP1BUF;
"297
[e = _p4 -> _SSP1BUF `ui ]
[; ;AD7147.c: 299: CDC_RESULT[i] = (p3 << 8) + p4;
"299
[e = *U + &U _CDC_RESULT * -> -> _i `ui `ux -> -> # *U &U _CDC_RESULT `ui `ux + << _p3 -> 8 `i _p4 ]
"300
}
"278
[e ++ _i -> 1 `i ]
[e $ < _i -> 12 `i 725  ]
[e :U 726 ]
"300
}
[; ;AD7147.c: 300: }
[; ;AD7147.c: 301: PORTCbits.RC2 = 1;
"301
[e = . . _PORTCbits 0 2 -> -> 1 `i `uc ]
[; ;AD7147.c: 302: }
"302
[e :UE 721 ]
}
"304
[v _get_ID `(ui ~T0 @X0 1 ef ]
"305
{
[; ;AD7147.c: 304: unsigned int get_ID()
[; ;AD7147.c: 305: {
[e :U _get_ID ]
[f ]
"306
[v _result `ui ~T0 @X0 1 a ]
[; ;AD7147.c: 306: unsigned int result = (w16_r16_spi(0xE400 + 0x017) & 0b1111111111110000) >> 4;
[e = _result >> & ( _w16_r16_spi (1 + -> 58368 `ui -> -> 23 `i `ui -> 65520 `ui -> 4 `i ]
[; ;AD7147.c: 307: return result;
"307
[e ) _result ]
[e $UE 740  ]
[; ;AD7147.c: 308: }
"308
[e :UE 740 ]
}
